--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

H:\Kommon\Applications\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle
ise -v 3 -s 4 -n 3 -fastpaths -xml vga_controller.twx vga_controller.ncd -o
vga_controller.twr vga_controller.pcf

Design file:              vga_controller.ncd
Physical constraint file: vga_controller.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1228 paths analyzed, 428 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.473ns.
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_TQ0.G_TW[6].U_TQ (SLICE_X50Y56.BX), 51 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_9 (FF)
  Destination:          ila/U0/I_TQ0.G_TW[6].U_TQ (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.473ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_9 to ila/U0/I_TQ0.G_TW[6].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y84.YQ      Tcko                  0.587   vga_timer/CounterX<8>
                                                       vga_timer/CounterX_9
    SLICE_X46Y79.G3      net (fanout=6)        1.070   vga_timer/CounterX<9>
    SLICE_X46Y79.Y       Tilo                  0.759   ttt_logic/Mmux_vga_blue_reg155
                                                       ttt_logic/Mmux_vga_blue_reg12
    SLICE_X46Y79.F4      net (fanout=1)        0.343   ttt_logic/Mmux_vga_blue_reg12/O
    SLICE_X46Y79.X       Tilo                  0.759   ttt_logic/Mmux_vga_blue_reg155
                                                       ttt_logic/Mmux_vga_blue_reg155
    SLICE_X46Y80.G1      net (fanout=1)        0.411   ttt_logic/Mmux_vga_blue_reg155
    SLICE_X46Y80.Y       Tilo                  0.759   ila/U0/iTRIG_IN<5>
                                                       ttt_logic/Mmux_vga_blue_reg1222_SW0
    SLICE_X46Y80.F4      net (fanout=1)        0.023   ttt_logic/Mmux_vga_blue_reg1222_SW0/O
    SLICE_X46Y80.X       Tilo                  0.759   ila/U0/iTRIG_IN<5>
                                                       ttt_logic/Mmux_vga_blue_reg1222
    SLICE_X50Y56.BX      net (fanout=3)        2.643   VGA_BLUE_OBUF
    SLICE_X50Y56.CLK     Tdick                 0.360   ila/U0/iTRIG_IN<6>
                                                       ila/U0/I_TQ0.G_TW[6].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      8.473ns (3.983ns logic, 4.490ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterY_3 (FF)
  Destination:          ila/U0/I_TQ0.G_TW[6].U_TQ (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.389ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterY_3 to ila/U0/I_TQ0.G_TW[6].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y79.YQ      Tcko                  0.587   vga_timer/CounterY<2>
                                                       vga_timer/CounterY_3
    SLICE_X46Y78.F2      net (fanout=5)        1.210   vga_timer/CounterY<3>
    SLICE_X46Y78.X       Tilo                  0.759   ttt_logic/Mmux_vga_blue_reg136
                                                       ttt_logic/Mmux_vga_blue_reg136
    SLICE_X46Y79.F1      net (fanout=1)        0.119   ttt_logic/Mmux_vga_blue_reg136
    SLICE_X46Y79.X       Tilo                  0.759   ttt_logic/Mmux_vga_blue_reg155
                                                       ttt_logic/Mmux_vga_blue_reg155
    SLICE_X46Y80.G1      net (fanout=1)        0.411   ttt_logic/Mmux_vga_blue_reg155
    SLICE_X46Y80.Y       Tilo                  0.759   ila/U0/iTRIG_IN<5>
                                                       ttt_logic/Mmux_vga_blue_reg1222_SW0
    SLICE_X46Y80.F4      net (fanout=1)        0.023   ttt_logic/Mmux_vga_blue_reg1222_SW0/O
    SLICE_X46Y80.X       Tilo                  0.759   ila/U0/iTRIG_IN<5>
                                                       ttt_logic/Mmux_vga_blue_reg1222
    SLICE_X50Y56.BX      net (fanout=3)        2.643   VGA_BLUE_OBUF
    SLICE_X50Y56.CLK     Tdick                 0.360   ila/U0/iTRIG_IN<6>
                                                       ila/U0/I_TQ0.G_TW[6].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      8.389ns (3.983ns logic, 4.406ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterY_0 (FF)
  Destination:          ila/U0/I_TQ0.G_TW[6].U_TQ (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.239ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterY_0 to ila/U0/I_TQ0.G_TW[6].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y78.XQ      Tcko                  0.591   vga_timer/CounterY<0>
                                                       vga_timer/CounterY_0
    SLICE_X46Y79.G4      net (fanout=5)        0.832   vga_timer/CounterY<0>
    SLICE_X46Y79.Y       Tilo                  0.759   ttt_logic/Mmux_vga_blue_reg155
                                                       ttt_logic/Mmux_vga_blue_reg12
    SLICE_X46Y79.F4      net (fanout=1)        0.343   ttt_logic/Mmux_vga_blue_reg12/O
    SLICE_X46Y79.X       Tilo                  0.759   ttt_logic/Mmux_vga_blue_reg155
                                                       ttt_logic/Mmux_vga_blue_reg155
    SLICE_X46Y80.G1      net (fanout=1)        0.411   ttt_logic/Mmux_vga_blue_reg155
    SLICE_X46Y80.Y       Tilo                  0.759   ila/U0/iTRIG_IN<5>
                                                       ttt_logic/Mmux_vga_blue_reg1222_SW0
    SLICE_X46Y80.F4      net (fanout=1)        0.023   ttt_logic/Mmux_vga_blue_reg1222_SW0/O
    SLICE_X46Y80.X       Tilo                  0.759   ila/U0/iTRIG_IN<5>
                                                       ttt_logic/Mmux_vga_blue_reg1222
    SLICE_X50Y56.BX      net (fanout=3)        2.643   VGA_BLUE_OBUF
    SLICE_X50Y56.CLK     Tdick                 0.360   ila/U0/iTRIG_IN<6>
                                                       ila/U0/I_TQ0.G_TW[6].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      8.239ns (3.987ns logic, 4.252ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_TQ0.G_TW[0].U_TQ (SLICE_X49Y58.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     13.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterY_0 (FF)
  Destination:          ila/U0/I_TQ0.G_TW[0].U_TQ (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.651ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterY_0 to ila/U0/I_TQ0.G_TW[0].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y78.XQ      Tcko                  0.591   vga_timer/CounterY<0>
                                                       vga_timer/CounterY_0
    SLICE_X49Y58.BY      net (fanout=5)        5.699   vga_timer/CounterY<0>
    SLICE_X49Y58.CLK     Tdick                 0.361   ila/U0/iTRIG_IN<1>
                                                       ila/U0/I_TQ0.G_TW[0].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      6.651ns (0.952ns logic, 5.699ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[12].U_FDRE (SLICE_X45Y32.SR), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_NOLUT6.I_SRL_T2.I_NO_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[12].U_FDRE (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.014ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.023 - 0.033)
  Source Clock:         CLKIN_IBUFG_OUT_BUFG rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_NOLUT6.I_SRL_T2.I_NO_RPM.I_YES_OREG.OUT_REG to ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[12].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y35.XQ      Tcko                  0.591   ila/U0/I_NO_D.U_ILA/iCAP_STATE<1>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_NOLUT6.I_SRL_T2.I_NO_RPM.I_YES_OREG.OUT_REG
    SLICE_X44Y33.G2      net (fanout=38)       1.941   ila/U0/I_NO_D.U_ILA/iCAP_STATE<1>
    SLICE_X44Y33.F5      Tif5                  1.033   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO<1>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_NO_RPM.UG1_CFGLUT4
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_NO_RPM.U1_MUXF5
    SLICE_X44Y32.FXINB   net (fanout=1)        0.000   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO<1>
    SLICE_X44Y32.Y       Tif6y                 0.409   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_NO_RPM.I_NO_OREG.U_MUXF6
    SLICE_X45Y32.SR      net (fanout=7)        1.130   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X45Y32.CLK     Tsrck                 0.910   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<12>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[12].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      6.014ns (2.943ns logic, 3.071ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_NOLUT6.I_SRL_T2.I_NO_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[12].U_FDRE (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.014ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.023 - 0.033)
  Source Clock:         CLKIN_IBUFG_OUT_BUFG rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_NOLUT6.I_SRL_T2.I_NO_RPM.I_YES_OREG.OUT_REG to ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[12].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y35.XQ      Tcko                  0.591   ila/U0/I_NO_D.U_ILA/iCAP_STATE<1>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_NOLUT6.I_SRL_T2.I_NO_RPM.I_YES_OREG.OUT_REG
    SLICE_X44Y32.G2      net (fanout=38)       1.941   ila/U0/I_NO_D.U_ILA/iCAP_STATE<1>
    SLICE_X44Y32.F5      Tif5                  1.033   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_NO_RPM.UG0_CFGLUT4
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_NO_RPM.U0_MUXF5
    SLICE_X44Y32.FXINA   net (fanout=1)        0.000   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO<0>
    SLICE_X44Y32.Y       Tif6y                 0.409   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_NO_RPM.I_NO_OREG.U_MUXF6
    SLICE_X45Y32.SR      net (fanout=7)        1.130   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X45Y32.CLK     Tsrck                 0.910   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<12>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[12].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      6.014ns (2.943ns logic, 3.071ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_NOLUT6.I_SRL_T2.I_NO_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[12].U_FDRE (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.974ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.023 - 0.033)
  Source Clock:         CLKIN_IBUFG_OUT_BUFG rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_NOLUT6.I_SRL_T2.I_NO_RPM.I_YES_OREG.OUT_REG to ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[12].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y35.XQ      Tcko                  0.591   ila/U0/I_NO_D.U_ILA/iCAP_STATE<1>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_NOLUT6.I_SRL_T2.I_NO_RPM.I_YES_OREG.OUT_REG
    SLICE_X44Y32.F2      net (fanout=38)       1.901   ila/U0/I_NO_D.U_ILA/iCAP_STATE<1>
    SLICE_X44Y32.F5      Tif5                  1.033   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_NO_RPM.UF0_CFGLUT4
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_NO_RPM.U0_MUXF5
    SLICE_X44Y32.FXINA   net (fanout=1)        0.000   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO<0>
    SLICE_X44Y32.Y       Tif6y                 0.409   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_NO_RPM.I_NO_OREG.U_MUXF6
    SLICE_X45Y32.SR      net (fanout=7)        1.130   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X45Y32.CLK     Tsrck                 0.910   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<12>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[12].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.974ns (2.943ns logic, 3.031ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_TQ0.G_TW[5].U_TQ (SLICE_X46Y80.F3), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_timer/CounterY_5 (FF)
  Destination:          ila/U0/I_TQ0.G_TW[5].U_TQ (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.424ns (Levels of Logic = 2)
  Clock Path Skew:      2.408ns (1.648 - -0.760)
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_timer/CounterY_5 to ila/U0/I_TQ0.G_TW[5].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y80.YQ      Tcko                  0.470   vga_timer/CounterY<4>
                                                       vga_timer/CounterY_5
    SLICE_X47Y79.F4      net (fanout=6)        0.581   vga_timer/CounterY<5>
    SLICE_X47Y79.X       Tilo                  0.563   ttt_logic/Mmux_vga_blue_reg1186
                                                       ttt_logic/Mmux_vga_blue_reg1186
    SLICE_X46Y80.F3      net (fanout=1)        0.250   ttt_logic/Mmux_vga_blue_reg1186
    SLICE_X46Y80.CLK     Tckf        (-Th)    -0.560   ila/U0/iTRIG_IN<5>
                                                       ttt_logic/Mmux_vga_blue_reg1222
                                                       ila/U0/I_TQ0.G_TW[5].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      2.424ns (1.593ns logic, 0.831ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_timer/CounterY_4 (FF)
  Destination:          ila/U0/I_TQ0.G_TW[5].U_TQ (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.555ns (Levels of Logic = 2)
  Clock Path Skew:      2.408ns (1.648 - -0.760)
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_timer/CounterY_4 to ila/U0/I_TQ0.G_TW[5].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y80.XQ      Tcko                  0.473   vga_timer/CounterY<4>
                                                       vga_timer/CounterY_4
    SLICE_X47Y79.F2      net (fanout=4)        0.709   vga_timer/CounterY<4>
    SLICE_X47Y79.X       Tilo                  0.563   ttt_logic/Mmux_vga_blue_reg1186
                                                       ttt_logic/Mmux_vga_blue_reg1186
    SLICE_X46Y80.F3      net (fanout=1)        0.250   ttt_logic/Mmux_vga_blue_reg1186
    SLICE_X46Y80.CLK     Tckf        (-Th)    -0.560   ila/U0/iTRIG_IN<5>
                                                       ttt_logic/Mmux_vga_blue_reg1222
                                                       ila/U0/I_TQ0.G_TW[5].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      2.555ns (1.596ns logic, 0.959ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.624ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_timer/CounterY_3 (FF)
  Destination:          ila/U0/I_TQ0.G_TW[5].U_TQ (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.035ns (Levels of Logic = 3)
  Clock Path Skew:      2.411ns (1.648 - -0.763)
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_timer/CounterY_3 to ila/U0/I_TQ0.G_TW[5].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y79.YQ      Tcko                  0.470   vga_timer/CounterY<2>
                                                       vga_timer/CounterY_3
    SLICE_X46Y78.G3      net (fanout=5)        0.460   vga_timer/CounterY<3>
    SLICE_X46Y78.Y       Tilo                  0.607   ttt_logic/Mmux_vga_blue_reg136
                                                       ttt_logic/Mmux_vga_blue_reg1174
    SLICE_X47Y79.F1      net (fanout=1)        0.125   ttt_logic/Mmux_vga_blue_reg1174
    SLICE_X47Y79.X       Tilo                  0.563   ttt_logic/Mmux_vga_blue_reg1186
                                                       ttt_logic/Mmux_vga_blue_reg1186
    SLICE_X46Y80.F3      net (fanout=1)        0.250   ttt_logic/Mmux_vga_blue_reg1186
    SLICE_X46Y80.CLK     Tckf        (-Th)    -0.560   ila/U0/iTRIG_IN<5>
                                                       ttt_logic/Mmux_vga_blue_reg1222
                                                       ila/U0/I_TQ0.G_TW[5].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      3.035ns (2.200ns logic, 0.835ns route)
                                                       (72.5% logic, 27.5% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_TQ0.G_TW[5].U_TQ (SLICE_X46Y80.F4), 26 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.161ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_timer/CounterX_8 (FF)
  Destination:          ila/U0/I_TQ0.G_TW[5].U_TQ (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.557ns (Levels of Logic = 2)
  Clock Path Skew:      2.396ns (1.648 - -0.748)
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_timer/CounterX_8 to ila/U0/I_TQ0.G_TW[5].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y84.XQ      Tcko                  0.473   vga_timer/CounterX<8>
                                                       vga_timer/CounterX_8
    SLICE_X46Y80.G3      net (fanout=7)        0.899   vga_timer/CounterX<8>
    SLICE_X46Y80.Y       Tilo                  0.607   ila/U0/iTRIG_IN<5>
                                                       ttt_logic/Mmux_vga_blue_reg1222_SW0
    SLICE_X46Y80.F4      net (fanout=1)        0.018   ttt_logic/Mmux_vga_blue_reg1222_SW0/O
    SLICE_X46Y80.CLK     Tckf        (-Th)    -0.560   ila/U0/iTRIG_IN<5>
                                                       ttt_logic/Mmux_vga_blue_reg1222
                                                       ila/U0/I_TQ0.G_TW[5].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      2.557ns (1.640ns logic, 0.917ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.837ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_timer/vga_on (FF)
  Destination:          ila/U0/I_TQ0.G_TW[5].U_TQ (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.240ns (Levels of Logic = 2)
  Clock Path Skew:      2.403ns (1.648 - -0.755)
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_timer/vga_on to ila/U0/I_TQ0.G_TW[5].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y81.XQ      Tcko                  0.474   vga_timer/vga_on
                                                       vga_timer/vga_on
    SLICE_X46Y80.G2      net (fanout=2)        1.581   vga_timer/vga_on
    SLICE_X46Y80.Y       Tilo                  0.607   ila/U0/iTRIG_IN<5>
                                                       ttt_logic/Mmux_vga_blue_reg1222_SW0
    SLICE_X46Y80.F4      net (fanout=1)        0.018   ttt_logic/Mmux_vga_blue_reg1222_SW0/O
    SLICE_X46Y80.CLK     Tckf        (-Th)    -0.560   ila/U0/iTRIG_IN<5>
                                                       ttt_logic/Mmux_vga_blue_reg1222
                                                       ila/U0/I_TQ0.G_TW[5].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      3.240ns (1.641ns logic, 1.599ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.206ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_timer/CounterX_0 (FF)
  Destination:          ila/U0/I_TQ0.G_TW[5].U_TQ (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.609ns (Levels of Logic = 4)
  Clock Path Skew:      2.403ns (1.648 - -0.755)
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_timer/CounterX_0 to ila/U0/I_TQ0.G_TW[5].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y80.XQ      Tcko                  0.473   vga_timer/CounterX<0>
                                                       vga_timer/CounterX_0
    SLICE_X44Y80.G3      net (fanout=6)        0.397   vga_timer/CounterX<0>
    SLICE_X44Y80.Y       Tilo                  0.607   ttt_logic/Mmux_vga_blue_reg183
                                                       ttt_logic/Mmux_vga_blue_reg171
    SLICE_X44Y80.F4      net (fanout=1)        0.018   ttt_logic/Mmux_vga_blue_reg171/O
    SLICE_X44Y80.X       Tilo                  0.607   ttt_logic/Mmux_vga_blue_reg183
                                                       ttt_logic/Mmux_vga_blue_reg183
    SLICE_X46Y80.G4      net (fanout=1)        0.322   ttt_logic/Mmux_vga_blue_reg183
    SLICE_X46Y80.Y       Tilo                  0.607   ila/U0/iTRIG_IN<5>
                                                       ttt_logic/Mmux_vga_blue_reg1222_SW0
    SLICE_X46Y80.F4      net (fanout=1)        0.018   ttt_logic/Mmux_vga_blue_reg1222_SW0/O
    SLICE_X46Y80.CLK     Tckf        (-Th)    -0.560   ila/U0/iTRIG_IN<5>
                                                       ttt_logic/Mmux_vga_blue_reg1222
                                                       ila/U0/I_TQ0.G_TW[5].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      3.609ns (2.854ns logic, 0.755ns route)
                                                       (79.1% logic, 20.9% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_TQ0.G_TW[3].U_TQ (SLICE_X55Y61.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.204ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_timer/vga_HS (FF)
  Destination:          ila/U0/I_TQ0.G_TW[3].U_TQ (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.597ns (Levels of Logic = 0)
  Clock Path Skew:      2.393ns (1.636 - -0.757)
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_timer/vga_HS to ila/U0/I_TQ0.G_TW[3].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y83.XQ      Tcko                  0.473   vga_timer/vga_HS
                                                       vga_timer/vga_HS
    SLICE_X55Y61.BX      net (fanout=2)        2.031   vga_timer/vga_HS
    SLICE_X55Y61.CLK     Tckdi       (-Th)    -0.093   ila/U0/iTRIG_IN<3>
                                                       ila/U0/I_TQ0.G_TW[3].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      2.597ns (0.566ns logic, 2.031ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 12.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clock_divider/DCM_SP_INST/CLKIN
  Logical resource: clock_divider/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 12.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clock_divider/DCM_SP_INST/CLKIN
  Logical resource: clock_divider/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------
Slack: 15.834ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: clock_divider/DCM_SP_INST/CLKIN
  Logical resource: clock_divider/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clock_divider/CLKDV_BUF" derived 
from  NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;  multiplied by 2.00 to 40 
nS and duty cycle corrected to HIGH 20 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 692 paths analyzed, 128 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.249ns.
--------------------------------------------------------------------------------

Paths for end point debounce_rst/sync_out (SLICE_X29Y57.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_rst/count_6 (FF)
  Destination:          debounce_rst/sync_out (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.223ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.086 - 0.099)
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_rst/count_6 to debounce_rst/sync_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y84.XQ      Tcko                  0.591   debounce_rst/count<6>
                                                       debounce_rst/count_6
    SLICE_X24Y85.F4      net (fanout=2)        0.738   debounce_rst/count<6>
    SLICE_X24Y85.X       Tilo                  0.759   debounce_rst/out13
                                                       debounce_rst/out13
    SLICE_X24Y83.F2      net (fanout=1)        0.361   debounce_rst/out13
    SLICE_X24Y83.X       Tilo                  0.759   debounce_rst/count_MAX
                                                       debounce_rst/out26
    SLICE_X29Y57.CE      net (fanout=9)        2.460   debounce_rst/count_MAX
    SLICE_X29Y57.CLK     Tceck                 0.555   debounce_rst/sync_out
                                                       debounce_rst/sync_out
    -------------------------------------------------  ---------------------------
    Total                                      6.223ns (2.664ns logic, 3.559ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_rst/count_0 (FF)
  Destination:          debounce_rst/sync_out (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.118ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.086 - 0.093)
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_rst/count_0 to debounce_rst/sync_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y81.XQ      Tcko                  0.591   debounce_rst/count<0>
                                                       debounce_rst/count_0
    SLICE_X24Y84.F4      net (fanout=2)        0.682   debounce_rst/count<0>
    SLICE_X24Y84.X       Tilo                  0.759   debounce_rst/out1
                                                       debounce_rst/out1
    SLICE_X24Y83.F4      net (fanout=1)        0.312   debounce_rst/out1
    SLICE_X24Y83.X       Tilo                  0.759   debounce_rst/count_MAX
                                                       debounce_rst/out26
    SLICE_X29Y57.CE      net (fanout=9)        2.460   debounce_rst/count_MAX
    SLICE_X29Y57.CLK     Tceck                 0.555   debounce_rst/sync_out
                                                       debounce_rst/sync_out
    -------------------------------------------------  ---------------------------
    Total                                      6.118ns (2.664ns logic, 3.454ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_rst/count_8 (FF)
  Destination:          debounce_rst/sync_out (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.069ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.086 - 0.099)
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_rst/count_8 to debounce_rst/sync_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y85.XQ      Tcko                  0.591   debounce_rst/count<8>
                                                       debounce_rst/count_8
    SLICE_X24Y84.F1      net (fanout=2)        0.633   debounce_rst/count<8>
    SLICE_X24Y84.X       Tilo                  0.759   debounce_rst/out1
                                                       debounce_rst/out1
    SLICE_X24Y83.F4      net (fanout=1)        0.312   debounce_rst/out1
    SLICE_X24Y83.X       Tilo                  0.759   debounce_rst/count_MAX
                                                       debounce_rst/out26
    SLICE_X29Y57.CE      net (fanout=9)        2.460   debounce_rst/count_MAX
    SLICE_X29Y57.CLK     Tceck                 0.555   debounce_rst/sync_out
                                                       debounce_rst/sync_out
    -------------------------------------------------  ---------------------------
    Total                                      6.069ns (2.664ns logic, 3.405ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Paths for end point vga_timer/CounterX_8 (SLICE_X47Y84.SR), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_5 (FF)
  Destination:          vga_timer/CounterX_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.427ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_5 to vga_timer/CounterX_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y82.YQ      Tcko                  0.587   vga_timer/CounterX<4>
                                                       vga_timer/CounterX_5
    SLICE_X45Y83.F2      net (fanout=6)        1.186   vga_timer/CounterX<5>
    SLICE_X45Y83.X       Tilo                  0.704   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X46Y83.F2      net (fanout=1)        0.398   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X46Y83.X       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X47Y84.SR      net (fanout=11)       0.883   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X47Y84.CLK     Tsrck                 0.910   vga_timer/CounterX<8>
                                                       vga_timer/CounterX_8
    -------------------------------------------------  ---------------------------
    Total                                      5.427ns (2.960ns logic, 2.467ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_7 (FF)
  Destination:          vga_timer/CounterX_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.277ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_7 to vga_timer/CounterX_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y83.YQ      Tcko                  0.587   vga_timer/CounterX<6>
                                                       vga_timer/CounterX_7
    SLICE_X45Y83.F4      net (fanout=7)        1.036   vga_timer/CounterX<7>
    SLICE_X45Y83.X       Tilo                  0.704   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X46Y83.F2      net (fanout=1)        0.398   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X46Y83.X       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X47Y84.SR      net (fanout=11)       0.883   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X47Y84.CLK     Tsrck                 0.910   vga_timer/CounterX<8>
                                                       vga_timer/CounterX_8
    -------------------------------------------------  ---------------------------
    Total                                      5.277ns (2.960ns logic, 2.317ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_1 (FF)
  Destination:          vga_timer/CounterX_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.922ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_1 to vga_timer/CounterX_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y80.YQ      Tcko                  0.587   vga_timer/CounterX<0>
                                                       vga_timer/CounterX_1
    SLICE_X45Y83.F1      net (fanout=5)        0.681   vga_timer/CounterX<1>
    SLICE_X45Y83.X       Tilo                  0.704   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X46Y83.F2      net (fanout=1)        0.398   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X46Y83.X       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X47Y84.SR      net (fanout=11)       0.883   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X47Y84.CLK     Tsrck                 0.910   vga_timer/CounterX<8>
                                                       vga_timer/CounterX_8
    -------------------------------------------------  ---------------------------
    Total                                      4.922ns (2.960ns logic, 1.962ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------

Paths for end point vga_timer/CounterX_9 (SLICE_X47Y84.SR), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_5 (FF)
  Destination:          vga_timer/CounterX_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.427ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_5 to vga_timer/CounterX_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y82.YQ      Tcko                  0.587   vga_timer/CounterX<4>
                                                       vga_timer/CounterX_5
    SLICE_X45Y83.F2      net (fanout=6)        1.186   vga_timer/CounterX<5>
    SLICE_X45Y83.X       Tilo                  0.704   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X46Y83.F2      net (fanout=1)        0.398   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X46Y83.X       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X47Y84.SR      net (fanout=11)       0.883   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X47Y84.CLK     Tsrck                 0.910   vga_timer/CounterX<8>
                                                       vga_timer/CounterX_9
    -------------------------------------------------  ---------------------------
    Total                                      5.427ns (2.960ns logic, 2.467ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_7 (FF)
  Destination:          vga_timer/CounterX_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.277ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_7 to vga_timer/CounterX_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y83.YQ      Tcko                  0.587   vga_timer/CounterX<6>
                                                       vga_timer/CounterX_7
    SLICE_X45Y83.F4      net (fanout=7)        1.036   vga_timer/CounterX<7>
    SLICE_X45Y83.X       Tilo                  0.704   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X46Y83.F2      net (fanout=1)        0.398   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X46Y83.X       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X47Y84.SR      net (fanout=11)       0.883   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X47Y84.CLK     Tsrck                 0.910   vga_timer/CounterX<8>
                                                       vga_timer/CounterX_9
    -------------------------------------------------  ---------------------------
    Total                                      5.277ns (2.960ns logic, 2.317ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_1 (FF)
  Destination:          vga_timer/CounterX_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.922ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_1 to vga_timer/CounterX_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y80.YQ      Tcko                  0.587   vga_timer/CounterX<0>
                                                       vga_timer/CounterX_1
    SLICE_X45Y83.F1      net (fanout=5)        0.681   vga_timer/CounterX<1>
    SLICE_X45Y83.X       Tilo                  0.704   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X46Y83.F2      net (fanout=1)        0.398   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X46Y83.X       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X47Y84.SR      net (fanout=11)       0.883   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X47Y84.CLK     Tsrck                 0.910   vga_timer/CounterX<8>
                                                       vga_timer/CounterX_9
    -------------------------------------------------  ---------------------------
    Total                                      4.922ns (2.960ns logic, 1.962ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "clock_divider/CLKDV_BUF" derived from
 NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 

--------------------------------------------------------------------------------

Paths for end point vga_timer/vga_on (SLICE_X46Y81.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.325ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_timer/vga_on (FF)
  Destination:          vga_timer/vga_on (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.325ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 40.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_timer/vga_on to vga_timer/vga_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y81.XQ      Tcko                  0.474   vga_timer/vga_on
                                                       vga_timer/vga_on
    SLICE_X46Y81.F4      net (fanout=2)        0.291   vga_timer/vga_on
    SLICE_X46Y81.CLK     Tckf        (-Th)    -0.560   vga_timer/vga_on
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o164
                                                       vga_timer/vga_on
    -------------------------------------------------  ---------------------------
    Total                                      1.325ns (1.034ns logic, 0.291ns route)
                                                       (78.0% logic, 22.0% route)

--------------------------------------------------------------------------------

Paths for end point vga_timer/vga_HS (SLICE_X49Y83.F2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.481ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_timer/CounterX_9 (FF)
  Destination:          vga_timer/vga_HS (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.472ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.015 - 0.024)
  Source Clock:         clk_25mhz rising at 40.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_timer/CounterX_9 to vga_timer/vga_HS
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y84.YQ      Tcko                  0.470   vga_timer/CounterX<8>
                                                       vga_timer/CounterX_9
    SLICE_X49Y83.F2      net (fanout=6)        0.486   vga_timer/CounterX<9>
    SLICE_X49Y83.CLK     Tckf        (-Th)    -0.516   vga_timer/vga_HS
                                                       vga_timer/CounterX[9]_PWR_10_o_equal_11_o<9>
                                                       vga_timer/vga_HS
    -------------------------------------------------  ---------------------------
    Total                                      1.472ns (0.986ns logic, 0.486ns route)
                                                       (67.0% logic, 33.0% route)

--------------------------------------------------------------------------------

Paths for end point vga_timer/vga_HS (SLICE_X49Y83.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.653ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_timer/CounterX_8 (FF)
  Destination:          vga_timer/vga_HS (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.644ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.015 - 0.024)
  Source Clock:         clk_25mhz rising at 40.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_timer/CounterX_8 to vga_timer/vga_HS
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y84.XQ      Tcko                  0.473   vga_timer/CounterX<8>
                                                       vga_timer/CounterX_8
    SLICE_X49Y83.F3      net (fanout=7)        0.655   vga_timer/CounterX<8>
    SLICE_X49Y83.CLK     Tckf        (-Th)    -0.516   vga_timer/vga_HS
                                                       vga_timer/CounterX[9]_PWR_10_o_equal_11_o<9>
                                                       vga_timer/vga_HS
    -------------------------------------------------  ---------------------------
    Total                                      1.644ns (0.989ns logic, 0.655ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clock_divider/CLKDV_BUF" derived from
 NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 

--------------------------------------------------------------------------------
Slack: 33.751ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 6.249ns (160.026MHz) (Tdcmpdv)
  Physical resource: clock_divider/DCM_SP_INST/CLKDV
  Logical resource: clock_divider/DCM_SP_INST/CLKDV
  Location pin: DCM_X0Y1.CLKDV
  Clock network: clock_divider/CLKDV_BUF
--------------------------------------------------------------------------------
Slack: 38.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: vga_timer/vga_on/CLK
  Logical resource: vga_timer/vga_on/CK
  Location pin: SLICE_X46Y81.CLK
  Clock network: clk_25mhz
--------------------------------------------------------------------------------
Slack: 38.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: vga_timer/vga_on/CLK
  Logical resource: vga_timer/vga_on/CK
  Location pin: SLICE_X46Y81.CLK
  Clock network: clk_25mhz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for CLKIN_IBUFG_OUT
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|CLKIN_IBUFG_OUT                |     20.000ns|      8.473ns|      3.125ns|            0|            0|         1228|          692|
| clock_divider/CLKDV_BUF       |     40.000ns|      6.249ns|          N/A|            0|            0|          692|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CCLK           |    8.473|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1920 paths, 0 nets, and 921 connections

Design statistics:
   Minimum period:   8.473ns{1}   (Maximum frequency: 118.022MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat May 07 03:11:05 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 166 MB



