{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"0.232514",
   "Default View_TopLeft":"-1092,-9",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"/ethernet/dcmac_ip",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port s_axi -pg 1 -lvl 4 -x 1120 -y 120 -defaultsOSRD -right
preplace port GT_Serial -pg 1 -lvl 4 -x 1120 -y 100 -defaultsOSRD
preplace port DCMAC_GT_REFCLK -pg 1 -lvl 4 -x 1120 -y 80 -defaultsOSRD -right
preplace port axis_in -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port port-id_s_axi_aclk -pg 1 -lvl 4 -x 1120 -y 140 -defaultsOSRD -right
preplace port port-id_s_axi_aresetn -pg 1 -lvl 4 -x 1120 -y 560 -defaultsOSRD -right
preplace port port-id_axis_clk -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD -left
preplace port port-id_user_rx_core_reset -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD
preplace port port-id_user_tx_core_reset -pg 1 -lvl 0 -x 0 -y 140 -defaultsOSRD
preplace port port-id_user_rx_serdes_reset -pg 1 -lvl 0 -x 0 -y 160 -defaultsOSRD
preplace port port-id_user_tx_serdes_reset -pg 1 -lvl 0 -x 0 -y 180 -defaultsOSRD
preplace port port-id_user_gt_reset_all -pg 1 -lvl 0 -x 0 -y 200 -defaultsOSRD
preplace port port-id_user_gt_reset_rx_datapath -pg 1 -lvl 0 -x 0 -y 220 -defaultsOSRD
preplace port port-id_user_gt_reset_tx_datapath -pg 1 -lvl 0 -x 0 -y 240 -defaultsOSRD
preplace port port-id_axis_resetn -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD -left
preplace portBus gt_rx_reset_done -pg 1 -lvl 0 -x 0 -y 260 -defaultsOSRD -left
preplace portBus gt_tx_reset_done -pg 1 -lvl 0 -x 0 -y 280 -defaultsOSRD -left
preplace inst dcmac_ip -pg 1 -lvl 2 -x 680 -y 60 -swap {22 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 0 23 24 25 97 28 29 30 31 34 35 39 96 36 37 32 33 27 38 42 94 82 99 47 87 64 90 56 76 93 50 92 49 60 48 98 95 74 84 80 85 78 41 43 51 59 100 53 88 63 75 70 71 52 91 58 72 65 66 57 61 44 62 101 54 67 68 55 46 69 77 81 79 45 40 26 73 89 86 83} -defaultsOSRD -pinDir s_axi right -pinY s_axi 60R -pinDir GT_Serial right -pinY GT_Serial 40R -pinDir CLK_IN_D_0 right -pinY CLK_IN_D_0 20R -pinDir s_axi_aclk right -pinY s_axi_aclk 80R -pinDir s_axi_aresetn right -pinY s_axi_aresetn 500R -pinBusDir rx_axis_tdata0 right -pinBusY rx_axis_tdata0 180R -pinBusDir rx_axis_tdata1 right -pinBusY rx_axis_tdata1 200R -pinDir rx_axis_tuser_ena0 right -pinY rx_axis_tuser_ena0 220R -pinDir rx_axis_tuser_ena1 right -pinY rx_axis_tuser_ena1 240R -pinDir rx_axis_tuser_eop0 right -pinY rx_axis_tuser_eop0 300R -pinDir rx_axis_tuser_eop1 right -pinY rx_axis_tuser_eop1 320R -pinDir rx_axis_tuser_err0 right -pinY rx_axis_tuser_err0 400R -pinDir rx_axis_tuser_err1 right -pinY rx_axis_tuser_err1 440R -pinBusDir rx_axis_tuser_mty0 right -pinBusY rx_axis_tuser_mty0 340R -pinBusDir rx_axis_tuser_mty1 right -pinBusY rx_axis_tuser_mty1 360R -pinDir rx_axis_tuser_sop0 right -pinY rx_axis_tuser_sop0 260R -pinDir rx_axis_tuser_sop1 right -pinY rx_axis_tuser_sop1 280R -pinDir rx_axis_tvalid_0 right -pinY rx_axis_tvalid_0 160R -pinDir tx_axis_taf_0 right -pinY tx_axis_taf_0 380R -pinDir tx_axis_tready_0 left -pinY tx_axis_tready_0 40L -pinBusDir rx_alt_serdes_clk left -pinBusY rx_alt_serdes_clk 1080L -pinDir rx_axi_clk left -pinY rx_axi_clk 840L -pinDir rx_core_clk left -pinY rx_core_clk 1140L -pinDir rx_core_reset left -pinY rx_core_reset 140L -pinBusDir rx_flexif_clk left -pinBusY rx_flexif_clk 940L -pinDir rx_macif_clk left -pinY rx_macif_clk 480L -pinBusDir rx_serdes_clk left -pinBusY rx_serdes_clk 1000L -pinBusDir rx_serdes_reset left -pinBusY rx_serdes_reset 320L -pinBusDir ts_clk left -pinBusY ts_clk 720L -pinBusDir tx_alt_serdes_clk left -pinBusY tx_alt_serdes_clk 1060L -pinBusDir tx_axis_tdata0 left -pinBusY tx_axis_tdata0 200L -pinBusDir tx_axis_tdata1 left -pinBusY tx_axis_tdata1 1040L -pinDir tx_axis_tuser_ena0 left -pinY tx_axis_tuser_ena0 180L -pinDir tx_axis_tuser_ena1 left -pinY tx_axis_tuser_ena1 400L -pinDir tx_axis_tuser_eop0 left -pinY tx_axis_tuser_eop0 160L -pinDir tx_axis_tuser_eop1 left -pinY tx_axis_tuser_eop1 1120L -pinDir tx_axis_tuser_err0 left -pinY tx_axis_tuser_err0 1100L -pinDir tx_axis_tuser_err1 left -pinY tx_axis_tuser_err1 680L -pinBusDir tx_axis_tuser_mty0 left -pinBusY tx_axis_tuser_mty0 880L -pinBusDir tx_axis_tuser_mty1 left -pinBusY tx_axis_tuser_mty1 800L -pinDir tx_axis_tuser_sop0 left -pinY tx_axis_tuser_sop0 900L -pinDir tx_axis_tuser_sop1 left -pinY tx_axis_tuser_sop1 760L -pinDir tx_axis_tvalid_0 left -pinY tx_axis_tvalid_0 20L -pinDir tx_axi_clk left -pinY tx_axi_clk 60L -pinDir tx_core_clk left -pinY tx_core_clk 220L -pinDir tx_core_reset left -pinY tx_core_reset 380L -pinBusDir tx_flexif_clk left -pinBusY tx_flexif_clk 1160L -pinDir tx_macif_clk left -pinY tx_macif_clk 260L -pinBusDir tx_serdes_clk left -pinBusY tx_serdes_clk 960L -pinBusDir tx_serdes_reset left -pinBusY tx_serdes_reset 460L -pinDir gt_tx_reset_done_out_0 left -pinY gt_tx_reset_done_out_0 700L -pinDir gt_rx_reset_done_out_0 left -pinY gt_rx_reset_done_out_0 600L -pinDir gtpowergood_in left -pinY gtpowergood_in 620L -pinDir gt_reset_all_in left -pinY gt_reset_all_in 240L -pinDir gt_reset_tx_datapath_in_0 left -pinY gt_reset_tx_datapath_in_0 1020L -pinDir gt_reset_rx_datapath_in_0 left -pinY gt_reset_rx_datapath_in_0 360L -pinDir gt_tx_reset_done_out_1 left -pinY gt_tx_reset_done_out_1 640L -pinDir gt_rx_reset_done_out_1 left -pinY gt_rx_reset_done_out_1 500L -pinDir gt_reset_tx_datapath_in_1 left -pinY gt_reset_tx_datapath_in_1 520L -pinDir gt_reset_rx_datapath_in_1 left -pinY gt_reset_rx_datapath_in_1 340L -pinDir gt_tx_reset_done_out_2 left -pinY gt_tx_reset_done_out_2 420L -pinDir gt_rx_reset_done_out_2 left -pinY gt_rx_reset_done_out_2 80L -pinDir gt_reset_tx_datapath_in_2 left -pinY gt_reset_tx_datapath_in_2 440L -pinDir gt_reset_rx_datapath_in_2 left -pinY gt_reset_rx_datapath_in_2 1180L -pinDir gt_tx_reset_done_out_3 left -pinY gt_tx_reset_done_out_3 280L -pinDir gt_rx_reset_done_out_3 left -pinY gt_rx_reset_done_out_3 540L -pinDir gt_reset_tx_datapath_in_3 left -pinY gt_reset_tx_datapath_in_3 560L -pinDir gt_reset_rx_datapath_in_3 left -pinY gt_reset_rx_datapath_in_3 300L -pinDir IBUFDS_ODIV2 left -pinY IBUFDS_ODIV2 120L -pinBusDir ch0_tx_usr_clk_0 left -pinBusY ch0_tx_usr_clk_0 580L -pinBusDir ch0_tx_usr_clk2_0 left -pinBusY ch0_tx_usr_clk2_0 740L -pinBusDir ch0_rx_usr_clk_0 left -pinBusY ch0_rx_usr_clk_0 820L -pinBusDir ch0_rx_usr_clk2_0 left -pinBusY ch0_rx_usr_clk2_0 780L -pinDir gtpowergood_0 left -pinY gtpowergood_0 100L -pinBusDir gpo right -pinBusY gpo 420R -pinDir apb3clk_quad right -pinY apb3clk_quad 100R -pinBusDir gt_txmaincursor left -pinBusY gt_txmaincursor 660L -pinBusDir gt_txpostcursor left -pinBusY gt_txpostcursor 980L -pinBusDir gt_txprecursor left -pinBusY gt_txprecursor 920L -pinBusDir gt_txrate left -pinBusY gt_txrate 860L
preplace inst dcmac_helper -pg 1 -lvl 1 -x 250 -y 40 -swap {0 1 2 3 4 5 6 7 8 9 10 20 48 13 14 15 16 17 18 19 52 49 38 31 47 42 12 44 28 29 21 22 36 33 40 27 35 34 76 32 68 43 39 45 74 26 59 11 64 75 41 30 53 25 69 24 37 62 55 23 73 61 57 72 51 50 63 66 60 58 46 56 54 67 65 71 70} -defaultsOSRD -pinDir axis_in left -pinY axis_in 20L -pinDir tx_axis_0 right -pinY tx_axis_0 20R -pinDir tx_axis_0.tx_axis_tvalid_0 right -pinY tx_axis_0.tx_axis_tvalid_0 40R -pinDir tx_axis_0.tx_axis_tready_0 right -pinY tx_axis_0.tx_axis_tready_0 60R -pinDir axis_clk left -pinY axis_clk 40L -pinDir axis_resetn left -pinY axis_resetn 60L -pinDir gtpowergood_0 right -pinY gtpowergood_0 120R -pinDir gtpowergood_in right -pinY gtpowergood_in 640R -pinDir user_rx_core_reset left -pinY user_rx_core_reset 80L -pinDir user_tx_core_reset left -pinY user_tx_core_reset 100L -pinDir user_rx_serdes_reset left -pinY user_rx_serdes_reset 120L -pinDir user_tx_serdes_reset left -pinY user_tx_serdes_reset 140L -pinDir user_gt_reset_all left -pinY user_gt_reset_all 160L -pinDir user_gt_reset_rx_datapath left -pinY user_gt_reset_rx_datapath 180L -pinDir user_gt_reset_tx_datapath left -pinY user_gt_reset_tx_datapath 200L -pinDir gt_tx_reset_done_0 right -pinY gt_tx_reset_done_0 720R -pinDir gt_tx_reset_done_1 right -pinY gt_tx_reset_done_1 660R -pinDir gt_tx_reset_done_2 right -pinY gt_tx_reset_done_2 440R -pinDir gt_tx_reset_done_3 right -pinY gt_tx_reset_done_3 300R -pinDir gt_rx_reset_done_0 right -pinY gt_rx_reset_done_0 620R -pinDir gt_rx_reset_done_1 right -pinY gt_rx_reset_done_1 520R -pinDir gt_rx_reset_done_2 right -pinY gt_rx_reset_done_2 100R -pinDir gt_rx_reset_done_3 right -pinY gt_rx_reset_done_3 560R -pinBusDir gt_rx_reset_done left -pinBusY gt_rx_reset_done 220L -pinBusDir gt_tx_reset_done left -pinBusY gt_tx_reset_done 240L -pinDir IBUFDS_ODIV2 right -pinY IBUFDS_ODIV2 140R -pinDir dcmac_rx_core_reset right -pinY dcmac_rx_core_reset 160R -pinDir dcmac_tx_core_reset right -pinY dcmac_tx_core_reset 400R -pinBusDir rx_serdes_reset right -pinBusY rx_serdes_reset 340R -pinBusDir tx_serdes_reset right -pinBusY tx_serdes_reset 480R -pinDir gt_reset_all_in right -pinY gt_reset_all_in 260R -pinDir gt_reset_rx_datapath_in_0 right -pinY gt_reset_rx_datapath_in_0 380R -pinDir gt_reset_rx_datapath_in_1 right -pinY gt_reset_rx_datapath_in_1 360R -pinDir gt_reset_rx_datapath_in_2 right -pinY gt_reset_rx_datapath_in_2 1200R -pinDir gt_reset_rx_datapath_in_3 right -pinY gt_reset_rx_datapath_in_3 320R -pinDir gt_reset_tx_datapath_in_0 right -pinY gt_reset_tx_datapath_in_0 1040R -pinDir gt_reset_tx_datapath_in_1 right -pinY gt_reset_tx_datapath_in_1 540R -pinDir gt_reset_tx_datapath_in_2 right -pinY gt_reset_tx_datapath_in_2 460R -pinDir gt_reset_tx_datapath_in_3 right -pinY gt_reset_tx_datapath_in_3 580R -pinDir rx_core_clk right -pinY rx_core_clk 1160R -pinDir tx_core_clk right -pinY tx_core_clk 240R -pinDir rx_axi_clk right -pinY rx_axi_clk 860R -pinDir tx_axi_clk right -pinY tx_axi_clk 80R -pinBusDir rx_flexif_clk right -pinBusY rx_flexif_clk 960R -pinBusDir tx_flexif_clk right -pinBusY tx_flexif_clk 1180R -pinDir rx_macif_clk right -pinY rx_macif_clk 500R -pinDir tx_macif_clk right -pinY tx_macif_clk 280R -pinBusDir ts_clk right -pinBusY ts_clk 740R -pinBusDir tx_axis_tdata0 right -pinBusY tx_axis_tdata0 220R -pinBusDir tx_axis_tdata1 right -pinBusY tx_axis_tdata1 1060R -pinDir tx_axis_tuser_ena0 right -pinY tx_axis_tuser_ena0 200R -pinDir tx_axis_tuser_ena1 right -pinY tx_axis_tuser_ena1 420R -pinDir tx_axis_tuser_sop0 right -pinY tx_axis_tuser_sop0 920R -pinDir tx_axis_tuser_sop1 right -pinY tx_axis_tuser_sop1 780R -pinDir tx_axis_tuser_eop0 right -pinY tx_axis_tuser_eop0 180R -pinDir tx_axis_tuser_eop1 right -pinY tx_axis_tuser_eop1 1140R -pinDir tx_axis_tuser_mty0 right -pinY tx_axis_tuser_mty0 900R -pinDir tx_axis_tuser_mty1 right -pinY tx_axis_tuser_mty1 820R -pinDir tx_axis_tuser_err0 right -pinY tx_axis_tuser_err0 1120R -pinDir tx_axis_tuser_err1 right -pinY tx_axis_tuser_err1 700R -pinBusDir gt_txmaincursor right -pinBusY gt_txmaincursor 680R -pinBusDir gt_txprecursor right -pinBusY gt_txprecursor 940R -pinBusDir gt_txpostcursor right -pinBusY gt_txpostcursor 1000R -pinBusDir gt_txrate right -pinBusY gt_txrate 880R -pinDir ch0_rx_usr_clk_0 right -pinY ch0_rx_usr_clk_0 840R -pinDir ch0_tx_usr_clk_0 right -pinY ch0_tx_usr_clk_0 600R -pinDir ch0_rx_usr_clk2_0 right -pinY ch0_rx_usr_clk2_0 800R -pinDir ch0_tx_usr_clk2_0 right -pinY ch0_tx_usr_clk2_0 760R -pinBusDir rx_serdes_clk right -pinBusY rx_serdes_clk 1020R -pinBusDir tx_serdes_clk right -pinBusY tx_serdes_clk 980R -pinBusDir rx_alt_serdes_clk right -pinBusY rx_alt_serdes_clk 1100R -pinBusDir tx_alt_serdes_clk right -pinBusY tx_alt_serdes_clk 1080R
preplace inst axis_ila_0 -pg 1 -lvl 3 -x 1000 -y 180 -defaultsOSRD -pinDir clk left -pinY clk 20L -pinBusDir probe0 left -pinBusY probe0 40L -pinBusDir probe1 left -pinBusY probe1 60L -pinBusDir probe2 left -pinBusY probe2 80L -pinBusDir probe3 left -pinBusY probe3 100L -pinBusDir probe4 left -pinBusY probe4 120L -pinBusDir probe5 left -pinBusY probe5 140L -pinBusDir probe6 left -pinBusY probe6 160L -pinBusDir probe7 left -pinBusY probe7 180L -pinBusDir probe8 left -pinBusY probe8 200L -pinBusDir probe9 left -pinBusY probe9 220L -pinBusDir probe10 left -pinBusY probe10 240L -pinBusDir probe11 left -pinBusY probe11 280L -pinBusDir probe12 left -pinBusY probe12 320L
preplace netloc dcmac_helper_axis_clk 1 0 1 NJ 80
preplace netloc dcmac_helper_axis_resetn 1 0 1 NJ 100
preplace netloc dcmac_helper_gt_postcursor 1 1 1 N 1040
preplace netloc dcmac_helper_gt_precursor 1 1 1 N 980
preplace netloc dcmac_helper_gt_reset_rx_datapath_in_0 1 1 1 N 420
preplace netloc dcmac_helper_gt_reset_tx_datapath_in_0 1 1 1 N 1080
preplace netloc dcmac_helper_gt_txmaincursor 1 1 1 N 720
preplace netloc dcmac_helper_gt_txrate 1 1 1 N 920
preplace netloc dcmac_helper_gtpowergood_in 1 1 1 N 680
preplace netloc dcmac_helper_rx_alt_serdes_clk 1 1 1 N 1140
preplace netloc dcmac_helper_rx_axi_clk 1 1 1 N 900
preplace netloc dcmac_helper_rx_core_clk 1 1 1 N 1200
preplace netloc dcmac_helper_rx_flexif_clk 1 1 1 N 1000
preplace netloc dcmac_helper_rx_macif_clk 1 1 1 N 540
preplace netloc dcmac_helper_rx_serdes_clk 1 1 1 N 1060
preplace netloc dcmac_helper_rx_serdes_reset 1 1 1 N 380
preplace netloc dcmac_helper_ts_clk 1 1 1 N 780
preplace netloc dcmac_helper_tx_alt_serdes_clk 1 1 1 N 1120
preplace netloc dcmac_helper_tx_axi_clk 1 1 2 480 20 880
preplace netloc dcmac_helper_tx_axis_tdata0 1 1 1 N 260
preplace netloc dcmac_helper_tx_axis_tdata1 1 1 1 N 1100
preplace netloc dcmac_helper_tx_axis_tuser_ena0 1 1 1 N 240
preplace netloc dcmac_helper_tx_axis_tuser_ena1 1 1 1 N 460
preplace netloc dcmac_helper_tx_axis_tuser_eop0 1 1 1 N 220
preplace netloc dcmac_helper_tx_axis_tuser_eop1 1 1 1 N 1180
preplace netloc dcmac_helper_tx_axis_tuser_err0 1 1 1 N 1160
preplace netloc dcmac_helper_tx_axis_tuser_err1 1 1 1 N 740
preplace netloc dcmac_helper_tx_axis_tvalid_0 1 1 1 N 80
preplace netloc dcmac_helper_tx_core_clk 1 1 1 N 280
preplace netloc dcmac_helper_tx_core_reset 1 1 1 N 440
preplace netloc dcmac_helper_tx_macif_clk 1 1 1 N 320
preplace netloc dcmac_ip_IBUFDS_ODIV2 1 1 1 N 180
preplace netloc dcmac_ip_ch0_rx_usr_clk2_0 1 1 1 N 840
preplace netloc dcmac_ip_ch0_rx_usr_clk_0 1 1 1 N 880
preplace netloc dcmac_ip_ch0_tx_usr_clk2_0 1 1 1 N 800
preplace netloc dcmac_ip_ch0_tx_usr_clk_0 1 1 1 N 640
preplace netloc dcmac_ip_gtpowergood_0 1 1 1 N 160
preplace netloc dcmac_ip_rx_axis_tdata0 1 2 1 N 240
preplace netloc dcmac_ip_rx_axis_tdata1 1 2 1 N 260
preplace netloc dcmac_ip_rx_axis_tuser_ena0 1 2 1 N 280
preplace netloc dcmac_ip_rx_axis_tuser_ena1 1 2 1 N 300
preplace netloc dcmac_ip_rx_axis_tuser_eop0 1 2 1 N 360
preplace netloc dcmac_ip_rx_axis_tuser_eop1 1 2 1 N 380
preplace netloc dcmac_ip_rx_axis_tuser_err0 1 2 1 N 460
preplace netloc dcmac_ip_rx_axis_tuser_err1 1 2 1 N 500
preplace netloc dcmac_ip_rx_axis_tuser_mty0 1 2 1 N 400
preplace netloc dcmac_ip_rx_axis_tuser_mty1 1 2 1 N 420
preplace netloc dcmac_ip_rx_axis_tuser_sop0 1 2 1 N 320
preplace netloc dcmac_ip_rx_axis_tuser_sop1 1 2 1 N 340
preplace netloc dcmac_ip_rx_axis_tvalid_0 1 2 1 N 220
preplace netloc dcmac_ip_tx_axis_tready_1 1 1 1 N 100
preplace netloc gt_reset_all_in_1 1 1 1 N 300
preplace netloc gt_reset_rx_datapath_in_1_1 1 1 1 N 400
preplace netloc gt_reset_rx_datapath_in_2_1 1 1 1 N 1240
preplace netloc gt_reset_rx_datapath_in_3_1 1 1 1 N 360
preplace netloc gt_reset_tx_datapath_in_1_1 1 1 1 N 580
preplace netloc gt_reset_tx_datapath_in_2_1 1 1 1 N 500
preplace netloc gt_reset_tx_datapath_in_3_1 1 1 1 N 620
preplace netloc rx_core_reset_2 1 1 1 N 200
preplace netloc s_axi_aclk_1 1 2 2 900 140 NJ
preplace netloc s_axi_aresetn_1 1 2 2 NJ 560 NJ
preplace netloc tx_axis_tuser_mty0_1 1 1 1 N 940
preplace netloc tx_axis_tuser_mty1_1 1 1 1 N 860
preplace netloc tx_axis_tuser_sop0_1 1 1 1 N 960
preplace netloc tx_axis_tuser_sop1_1 1 1 1 N 820
preplace netloc tx_macif_clk_1 1 1 1 N 1220
preplace netloc tx_serdes_clk_1 1 1 1 N 1020
preplace netloc tx_serdes_reset_1 1 1 1 N 520
preplace netloc user_gt_reset_all_1 1 0 1 NJ 200
preplace netloc user_gt_reset_rx_datapath_1 1 0 1 NJ 220
preplace netloc user_gt_reset_tx_datapath_1 1 0 1 NJ 240
preplace netloc user_rx_core_reset_1 1 0 1 NJ 120
preplace netloc user_rx_serdes_reset_1 1 0 1 NJ 160
preplace netloc user_tx_core_reset_1 1 0 1 NJ 140
preplace netloc user_tx_serdes_reset_1 1 0 1 NJ 180
preplace netloc dcmac_ip_gt_rx_reset_done_out_2 1 1 1 N 140
preplace netloc dcmac_ip_gt_tx_reset_done_out_0 1 1 1 N 760
preplace netloc dcmac_ip_gt_tx_reset_done_out_1 1 1 1 N 700
preplace netloc dcmac_ip_gt_rx_reset_done_out_0 1 1 1 N 660
preplace netloc dcmac_ip_gt_rx_reset_done_out_3 1 1 1 N 600
preplace netloc dcmac_ip_gt_tx_reset_done_out_2 1 1 1 N 480
preplace netloc dcmac_ip_gt_rx_reset_done_out_1 1 1 1 N 560
preplace netloc dcmac_ip_gt_tx_reset_done_out_3 1 1 1 N 340
preplace netloc dcmac_helper_gt_rx_reset_done 1 0 1 NJ 260
preplace netloc dcmac_helper_gt_tx_reset_done 1 0 1 NJ 280
preplace netloc CLK_IN_D_0_1 1 2 2 NJ 80 NJ
preplace netloc axis_in_1 1 0 1 NJ 60
preplace netloc gt_quad_base_GT_Serial 1 2 2 NJ 100 NJ
preplace netloc s_axi_1 1 2 2 NJ 120 NJ
levelinfo -pg 1 0 250 680 1000 1120
pagesize -pg 1 -db -bbox -sgen -240 0 1320 1300
",
   "No Loops_ScaleFactor":"0.584426",
   "No Loops_TopLeft":"-407,2",
   "guistr":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port s_axi -pg 1 -lvl 0 -x -40 -y 480 -defaultsOSRD
preplace port ctl_txrx_port0 -pg 1 -lvl 0 -x -40 -y 500 -defaultsOSRD
preplace port ctl_txrx_port1 -pg 1 -lvl 0 -x -40 -y 520 -defaultsOSRD
preplace port ctl_txrx_port2 -pg 1 -lvl 0 -x -40 -y 540 -defaultsOSRD
preplace port ctl_txrx_port3 -pg 1 -lvl 0 -x -40 -y 560 -defaultsOSRD
preplace port ctl_txrx_port4 -pg 1 -lvl 0 -x -40 -y 580 -defaultsOSRD
preplace port ctl_txrx_port5 -pg 1 -lvl 0 -x -40 -y 600 -defaultsOSRD
preplace port ctl_port -pg 1 -lvl 0 -x -40 -y 620 -defaultsOSRD
preplace port GT_Serial -pg 1 -lvl 3 -x 4900 -y 50 -defaultsOSRD
preplace port CLK_IN_D_0 -pg 1 -lvl 0 -x -40 -y 2170 -defaultsOSRD
preplace port port-id_s_axi_aclk -pg 1 -lvl 0 -x -40 -y 640 -defaultsOSRD
preplace port port-id_s_axi_aresetn -pg 1 -lvl 0 -x -40 -y 660 -defaultsOSRD
preplace port port-id_rx_axis_tuser_ena0 -pg 1 -lvl 3 -x 4900 -y 110 -defaultsOSRD
preplace port port-id_rx_axis_tuser_ena1 -pg 1 -lvl 3 -x 4900 -y 130 -defaultsOSRD
preplace port port-id_rx_axis_tuser_eop0 -pg 1 -lvl 3 -x 4900 -y 150 -defaultsOSRD
preplace port port-id_rx_axis_tuser_eop1 -pg 1 -lvl 3 -x 4900 -y 170 -defaultsOSRD
preplace port port-id_rx_axis_tuser_err0 -pg 1 -lvl 3 -x 4900 -y 190 -defaultsOSRD
preplace port port-id_rx_axis_tuser_err1 -pg 1 -lvl 3 -x 4900 -y 210 -defaultsOSRD
preplace port port-id_rx_axis_tuser_sop0 -pg 1 -lvl 3 -x 4900 -y 270 -defaultsOSRD
preplace port port-id_rx_axis_tuser_sop1 -pg 1 -lvl 3 -x 4900 -y 290 -defaultsOSRD
preplace port port-id_rx_axis_tvalid_0 -pg 1 -lvl 3 -x 4900 -y 310 -defaultsOSRD
preplace port port-id_rx_lane_aligner_fill_start -pg 1 -lvl 3 -x 4900 -y 350 -defaultsOSRD
preplace port port-id_rx_lane_aligner_fill_valid -pg 1 -lvl 3 -x 4900 -y 370 -defaultsOSRD
preplace port port-id_rx_pcs_tdm_stats_start -pg 1 -lvl 3 -x 4900 -y 410 -defaultsOSRD
preplace port port-id_rx_pcs_tdm_stats_valid -pg 1 -lvl 3 -x 4900 -y 430 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_restart_0 -pg 1 -lvl 3 -x 4900 -y 490 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_restart_1 -pg 1 -lvl 3 -x 4900 -y 510 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_restart_2 -pg 1 -lvl 3 -x 4900 -y 530 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_restart_3 -pg 1 -lvl 3 -x 4900 -y 550 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_restart_4 -pg 1 -lvl 3 -x 4900 -y 570 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_restart_5 -pg 1 -lvl 3 -x 4900 -y 590 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_0 -pg 1 -lvl 3 -x 4900 -y 610 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_1 -pg 1 -lvl 3 -x 4900 -y 630 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_2 -pg 1 -lvl 3 -x 4900 -y 650 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_3 -pg 1 -lvl 3 -x 4900 -y 670 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_4 -pg 1 -lvl 3 -x 4900 -y 690 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_5 -pg 1 -lvl 3 -x 4900 -y 710 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_6 -pg 1 -lvl 3 -x 4900 -y 730 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_7 -pg 1 -lvl 3 -x 4900 -y 750 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_8 -pg 1 -lvl 3 -x 4900 -y 770 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_9 -pg 1 -lvl 3 -x 4900 -y 790 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_10 -pg 1 -lvl 3 -x 4900 -y 810 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_11 -pg 1 -lvl 3 -x 4900 -y 830 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_12 -pg 1 -lvl 3 -x 4900 -y 850 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_13 -pg 1 -lvl 3 -x 4900 -y 870 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_14 -pg 1 -lvl 3 -x 4900 -y 890 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_15 -pg 1 -lvl 3 -x 4900 -y 910 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_16 -pg 1 -lvl 3 -x 4900 -y 930 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_17 -pg 1 -lvl 3 -x 4900 -y 950 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_18 -pg 1 -lvl 3 -x 4900 -y 970 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_19 -pg 1 -lvl 3 -x 4900 -y 990 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_20 -pg 1 -lvl 3 -x 4900 -y 1010 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_21 -pg 1 -lvl 3 -x 4900 -y 1030 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_22 -pg 1 -lvl 3 -x 4900 -y 1050 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_23 -pg 1 -lvl 3 -x 4900 -y 1070 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagout_0 -pg 1 -lvl 3 -x 4900 -y 1090 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagout_1 -pg 1 -lvl 3 -x 4900 -y 1110 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagout_2 -pg 1 -lvl 3 -x 4900 -y 1130 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagout_3 -pg 1 -lvl 3 -x 4900 -y 1150 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagout_4 -pg 1 -lvl 3 -x 4900 -y 1170 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagout_5 -pg 1 -lvl 3 -x 4900 -y 1190 -defaultsOSRD
preplace port port-id_rx_tsmac_tdm_stats_valid -pg 1 -lvl 3 -x 4900 -y 1250 -defaultsOSRD
preplace port port-id_c0_stat_rx_corrected_lane_delay_valid -pg 1 -lvl 3 -x 4900 -y 1350 -defaultsOSRD
preplace port port-id_c1_stat_rx_corrected_lane_delay_valid -pg 1 -lvl 3 -x 4900 -y 1450 -defaultsOSRD
preplace port port-id_c2_stat_rx_corrected_lane_delay_valid -pg 1 -lvl 3 -x 4900 -y 1550 -defaultsOSRD
preplace port port-id_c3_stat_rx_corrected_lane_delay_valid -pg 1 -lvl 3 -x 4900 -y 1650 -defaultsOSRD
preplace port port-id_c4_stat_rx_corrected_lane_delay_valid -pg 1 -lvl 3 -x 4900 -y 1750 -defaultsOSRD
preplace port port-id_c5_stat_rx_corrected_lane_delay_valid -pg 1 -lvl 3 -x 4900 -y 1850 -defaultsOSRD
preplace port port-id_tx_all_channel_mac_pm_rdy -pg 1 -lvl 3 -x 4900 -y 1870 -defaultsOSRD
preplace port port-id_tx_axis_taf_0 -pg 1 -lvl 3 -x 4900 -y 1890 -defaultsOSRD
preplace port port-id_tx_axis_tready_0 -pg 1 -lvl 3 -x 4900 -y 1910 -defaultsOSRD
preplace port port-id_tx_pcs_tdm_stats_start -pg 1 -lvl 3 -x 4900 -y 1950 -defaultsOSRD
preplace port port-id_tx_pcs_tdm_stats_valid -pg 1 -lvl 3 -x 4900 -y 1970 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_0 -pg 1 -lvl 3 -x 4900 -y 2010 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_1 -pg 1 -lvl 3 -x 4900 -y 2030 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_2 -pg 1 -lvl 3 -x 4900 -y 2050 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_3 -pg 1 -lvl 3 -x 4900 -y 2070 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_4 -pg 1 -lvl 3 -x 4900 -y 2090 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_5 -pg 1 -lvl 3 -x 4900 -y 2110 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_prefifo_0 -pg 1 -lvl 3 -x 4900 -y 2130 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_prefifo_1 -pg 1 -lvl 3 -x 4900 -y 2150 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_prefifo_2 -pg 1 -lvl 3 -x 4900 -y 2170 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_prefifo_3 -pg 1 -lvl 3 -x 4900 -y 2190 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_prefifo_4 -pg 1 -lvl 3 -x 4900 -y 2210 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_prefifo_5 -pg 1 -lvl 3 -x 4900 -y 2230 -defaultsOSRD
preplace port port-id_tx_tsmac_tdm_stats_valid -pg 1 -lvl 3 -x 4900 -y 2290 -defaultsOSRD
preplace port port-id_rx_all_channel_mac_pm_tick -pg 1 -lvl 0 -x -40 -y 740 -defaultsOSRD
preplace port port-id_rx_axi_clk -pg 1 -lvl 0 -x -40 -y 780 -defaultsOSRD
preplace port port-id_rx_core_clk -pg 1 -lvl 0 -x -40 -y 840 -defaultsOSRD
preplace port port-id_rx_core_reset -pg 1 -lvl 0 -x -40 -y 860 -defaultsOSRD
preplace port port-id_rx_macif_clk -pg 1 -lvl 0 -x -40 -y 900 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagin_0 -pg 1 -lvl 0 -x -40 -y 940 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagin_1 -pg 1 -lvl 0 -x -40 -y 960 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagin_2 -pg 1 -lvl 0 -x -40 -y 980 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagin_3 -pg 1 -lvl 0 -x -40 -y 1000 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagin_4 -pg 1 -lvl 0 -x -40 -y 1020 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagin_5 -pg 1 -lvl 0 -x -40 -y 1040 -defaultsOSRD
preplace port port-id_tx_all_channel_mac_pm_tick -pg 1 -lvl 0 -x -40 -y 1100 -defaultsOSRD
preplace port port-id_tx_axis_tuser_ena0 -pg 1 -lvl 0 -x -40 -y 1180 -defaultsOSRD
preplace port port-id_tx_axis_tuser_ena1 -pg 1 -lvl 0 -x -40 -y 1200 -defaultsOSRD
preplace port port-id_tx_axis_tuser_eop0 -pg 1 -lvl 0 -x -40 -y 1220 -defaultsOSRD
preplace port port-id_tx_axis_tuser_eop1 -pg 1 -lvl 0 -x -40 -y 1240 -defaultsOSRD
preplace port port-id_tx_axis_tuser_err0 -pg 1 -lvl 0 -x -40 -y 1260 -defaultsOSRD
preplace port port-id_tx_axis_tuser_err1 -pg 1 -lvl 0 -x -40 -y 1280 -defaultsOSRD
preplace port port-id_tx_axis_tuser_sop0 -pg 1 -lvl 0 -x -40 -y 1340 -defaultsOSRD
preplace port port-id_tx_axis_tuser_sop1 -pg 1 -lvl 0 -x -40 -y 1360 -defaultsOSRD
preplace port port-id_tx_axis_tvalid_0 -pg 1 -lvl 0 -x -40 -y 1380 -defaultsOSRD
preplace port port-id_tx_axi_clk -pg 1 -lvl 0 -x -40 -y 1400 -defaultsOSRD
preplace port port-id_tx_core_clk -pg 1 -lvl 0 -x -40 -y 1440 -defaultsOSRD
preplace port port-id_tx_core_reset -pg 1 -lvl 0 -x -40 -y 1460 -defaultsOSRD
preplace port port-id_tx_macif_clk -pg 1 -lvl 0 -x -40 -y 1500 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_0 -pg 1 -lvl 3 -x 4900 -y 2310 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_0 -pg 1 -lvl 3 -x 4900 -y 2330 -defaultsOSRD
preplace port port-id_gtpowergood_in -pg 1 -lvl 0 -x -40 -y 1600 -defaultsOSRD
preplace port port-id_gt_reset_all_in -pg 1 -lvl 0 -x -40 -y 1620 -defaultsOSRD
preplace port port-id_gt_reset_tx_datapath_in_0 -pg 1 -lvl 0 -x -40 -y 1640 -defaultsOSRD
preplace port port-id_gt_reset_rx_datapath_in_0 -pg 1 -lvl 0 -x -40 -y 1660 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_1 -pg 1 -lvl 3 -x 4900 -y 2350 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_1 -pg 1 -lvl 3 -x 4900 -y 2370 -defaultsOSRD
preplace port port-id_gt_reset_tx_datapath_in_1 -pg 1 -lvl 0 -x -40 -y 1680 -defaultsOSRD
preplace port port-id_gt_reset_rx_datapath_in_1 -pg 1 -lvl 0 -x -40 -y 1700 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_2 -pg 1 -lvl 3 -x 4900 -y 2390 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_2 -pg 1 -lvl 3 -x 4900 -y 2410 -defaultsOSRD
preplace port port-id_gt_reset_tx_datapath_in_2 -pg 1 -lvl 0 -x -40 -y 1720 -defaultsOSRD
preplace port port-id_gt_reset_rx_datapath_in_2 -pg 1 -lvl 0 -x -40 -y 1740 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_3 -pg 1 -lvl 3 -x 4900 -y 2430 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_3 -pg 1 -lvl 3 -x 4900 -y 2450 -defaultsOSRD
preplace port port-id_gt_reset_tx_datapath_in_3 -pg 1 -lvl 0 -x -40 -y 1760 -defaultsOSRD
preplace port port-id_gt_reset_rx_datapath_in_3 -pg 1 -lvl 0 -x -40 -y 1780 -defaultsOSRD
preplace port port-id_IBUFDS_ODIV2 -pg 1 -lvl 3 -x 4900 -y 2470 -defaultsOSRD
preplace port port-id_ch0_tx_usr_clk2_0 -pg 1 -lvl 3 -x 4900 -y 2510 -defaultsOSRD
preplace port port-id_ch0_rx_usr_clk2_0 -pg 1 -lvl 3 -x 4900 -y 2550 -defaultsOSRD
preplace port port-id_gtpowergood_0 -pg 1 -lvl 3 -x 4900 -y 2570 -defaultsOSRD
preplace port port-id_gt_rxcdrhold -pg 1 -lvl 0 -x -40 -y 2260 -defaultsOSRD
preplace port port-id_apb3clk_quad -pg 1 -lvl 0 -x -40 -y 2240 -defaultsOSRD
preplace portBus rx_axis_tdata0 -pg 1 -lvl 3 -x 4900 -y 70 -defaultsOSRD
preplace portBus rx_axis_tdata1 -pg 1 -lvl 3 -x 4900 -y 90 -defaultsOSRD
preplace portBus rx_axis_tuser_mty0 -pg 1 -lvl 3 -x 4900 -y 230 -defaultsOSRD
preplace portBus rx_axis_tuser_mty1 -pg 1 -lvl 3 -x 4900 -y 250 -defaultsOSRD
preplace portBus rx_lane_aligner_fill -pg 1 -lvl 3 -x 4900 -y 330 -defaultsOSRD
preplace portBus rx_pcs_tdm_stats_data -pg 1 -lvl 3 -x 4900 -y 390 -defaultsOSRD
preplace portBus rx_port_pm_rdy -pg 1 -lvl 3 -x 4900 -y 450 -defaultsOSRD
preplace portBus rx_preambleout_0 -pg 1 -lvl 3 -x 4900 -y 470 -defaultsOSRD
preplace portBus rx_tsmac_tdm_stats_data -pg 1 -lvl 3 -x 4900 -y 1210 -defaultsOSRD
preplace portBus rx_tsmac_tdm_stats_id -pg 1 -lvl 3 -x 4900 -y 1230 -defaultsOSRD
preplace portBus c0_stat_rx_corrected_lane_delay_0 -pg 1 -lvl 3 -x 4900 -y 1270 -defaultsOSRD
preplace portBus c0_stat_rx_corrected_lane_delay_1 -pg 1 -lvl 3 -x 4900 -y 1290 -defaultsOSRD
preplace portBus c0_stat_rx_corrected_lane_delay_2 -pg 1 -lvl 3 -x 4900 -y 1310 -defaultsOSRD
preplace portBus c0_stat_rx_corrected_lane_delay_3 -pg 1 -lvl 3 -x 4900 -y 1330 -defaultsOSRD
preplace portBus c1_stat_rx_corrected_lane_delay_0 -pg 1 -lvl 3 -x 4900 -y 1370 -defaultsOSRD
preplace portBus c1_stat_rx_corrected_lane_delay_1 -pg 1 -lvl 3 -x 4900 -y 1390 -defaultsOSRD
preplace portBus c1_stat_rx_corrected_lane_delay_2 -pg 1 -lvl 3 -x 4900 -y 1410 -defaultsOSRD
preplace portBus c1_stat_rx_corrected_lane_delay_3 -pg 1 -lvl 3 -x 4900 -y 1430 -defaultsOSRD
preplace portBus c2_stat_rx_corrected_lane_delay_0 -pg 1 -lvl 3 -x 4900 -y 1470 -defaultsOSRD
preplace portBus c2_stat_rx_corrected_lane_delay_1 -pg 1 -lvl 3 -x 4900 -y 1490 -defaultsOSRD
preplace portBus c2_stat_rx_corrected_lane_delay_2 -pg 1 -lvl 3 -x 4900 -y 1510 -defaultsOSRD
preplace portBus c2_stat_rx_corrected_lane_delay_3 -pg 1 -lvl 3 -x 4900 -y 1530 -defaultsOSRD
preplace portBus c3_stat_rx_corrected_lane_delay_0 -pg 1 -lvl 3 -x 4900 -y 1570 -defaultsOSRD
preplace portBus c3_stat_rx_corrected_lane_delay_1 -pg 1 -lvl 3 -x 4900 -y 1590 -defaultsOSRD
preplace portBus c3_stat_rx_corrected_lane_delay_2 -pg 1 -lvl 3 -x 4900 -y 1610 -defaultsOSRD
preplace portBus c3_stat_rx_corrected_lane_delay_3 -pg 1 -lvl 3 -x 4900 -y 1630 -defaultsOSRD
preplace portBus c4_stat_rx_corrected_lane_delay_0 -pg 1 -lvl 3 -x 4900 -y 1670 -defaultsOSRD
preplace portBus c4_stat_rx_corrected_lane_delay_1 -pg 1 -lvl 3 -x 4900 -y 1690 -defaultsOSRD
preplace portBus c4_stat_rx_corrected_lane_delay_2 -pg 1 -lvl 3 -x 4900 -y 1710 -defaultsOSRD
preplace portBus c4_stat_rx_corrected_lane_delay_3 -pg 1 -lvl 3 -x 4900 -y 1730 -defaultsOSRD
preplace portBus c5_stat_rx_corrected_lane_delay_0 -pg 1 -lvl 3 -x 4900 -y 1770 -defaultsOSRD
preplace portBus c5_stat_rx_corrected_lane_delay_1 -pg 1 -lvl 3 -x 4900 -y 1790 -defaultsOSRD
preplace portBus c5_stat_rx_corrected_lane_delay_2 -pg 1 -lvl 3 -x 4900 -y 1810 -defaultsOSRD
preplace portBus c5_stat_rx_corrected_lane_delay_3 -pg 1 -lvl 3 -x 4900 -y 1830 -defaultsOSRD
preplace portBus tx_pcs_tdm_stats_data -pg 1 -lvl 3 -x 4900 -y 1930 -defaultsOSRD
preplace portBus tx_port_pm_rdy -pg 1 -lvl 3 -x 4900 -y 1990 -defaultsOSRD
preplace portBus tx_tsmac_tdm_stats_data -pg 1 -lvl 3 -x 4900 -y 2250 -defaultsOSRD
preplace portBus tx_tsmac_tdm_stats_id -pg 1 -lvl 3 -x 4900 -y 2270 -defaultsOSRD
preplace portBus ctl_rsvd_in -pg 1 -lvl 0 -x -40 -y 680 -defaultsOSRD
preplace portBus rsvd_in_rx_mac -pg 1 -lvl 0 -x -40 -y 700 -defaultsOSRD
preplace portBus rsvd_in_rx_phy -pg 1 -lvl 0 -x -40 -y 720 -defaultsOSRD
preplace portBus rx_alt_serdes_clk -pg 1 -lvl 0 -x -40 -y 760 -defaultsOSRD
preplace portBus rx_port_pm_tick -pg 1 -lvl 0 -x -40 -y 800 -defaultsOSRD
preplace portBus rx_channel_flush -pg 1 -lvl 0 -x -40 -y 820 -defaultsOSRD
preplace portBus rx_flexif_clk -pg 1 -lvl 0 -x -40 -y 880 -defaultsOSRD
preplace portBus rx_serdes_clk -pg 1 -lvl 0 -x -40 -y 920 -defaultsOSRD
preplace portBus rx_serdes_reset -pg 1 -lvl 0 -x -40 -y 1060 -defaultsOSRD
preplace portBus ts_clk -pg 1 -lvl 0 -x -40 -y 1080 -defaultsOSRD
preplace portBus tx_alt_serdes_clk -pg 1 -lvl 0 -x -40 -y 1120 -defaultsOSRD
preplace portBus tx_axis_tdata0 -pg 1 -lvl 0 -x -40 -y 1140 -defaultsOSRD
preplace portBus tx_axis_tdata1 -pg 1 -lvl 0 -x -40 -y 1160 -defaultsOSRD
preplace portBus tx_axis_tuser_mty0 -pg 1 -lvl 0 -x -40 -y 1300 -defaultsOSRD
preplace portBus tx_axis_tuser_mty1 -pg 1 -lvl 0 -x -40 -y 1320 -defaultsOSRD
preplace portBus tx_channel_flush -pg 1 -lvl 0 -x -40 -y 1420 -defaultsOSRD
preplace portBus tx_flexif_clk -pg 1 -lvl 0 -x -40 -y 1480 -defaultsOSRD
preplace portBus tx_port_pm_tick -pg 1 -lvl 0 -x -40 -y 1520 -defaultsOSRD
preplace portBus tx_preamblein_0 -pg 1 -lvl 0 -x -40 -y 1540 -defaultsOSRD
preplace portBus tx_serdes_clk -pg 1 -lvl 0 -x -40 -y 1560 -defaultsOSRD
preplace portBus tx_serdes_reset -pg 1 -lvl 0 -x -40 -y 1580 -defaultsOSRD
preplace portBus ch0_tx_usr_clk_0 -pg 1 -lvl 3 -x 4900 -y 2490 -defaultsOSRD
preplace portBus ch0_rx_usr_clk_0 -pg 1 -lvl 3 -x 4900 -y 2530 -defaultsOSRD
preplace portBus gt_txpostcursor -pg 1 -lvl 0 -x -40 -y 1820 -defaultsOSRD
preplace portBus gt_txprecursor -pg 1 -lvl 0 -x -40 -y 1840 -defaultsOSRD
preplace portBus gt_txmaincursor -pg 1 -lvl 0 -x -40 -y 1860 -defaultsOSRD
preplace portBus ch0_txrate_0 -pg 1 -lvl 0 -x -40 -y 1880 -defaultsOSRD
preplace portBus ch1_txrate_0 -pg 1 -lvl 0 -x -40 -y 1900 -defaultsOSRD
preplace portBus ch2_txrate_0 -pg 1 -lvl 0 -x -40 -y 1920 -defaultsOSRD
preplace portBus ch3_txrate_0 -pg 1 -lvl 0 -x -40 -y 1940 -defaultsOSRD
preplace portBus ch0_rxrate_0 -pg 1 -lvl 0 -x -40 -y 1980 -defaultsOSRD
preplace portBus ch1_rxrate_0 -pg 1 -lvl 0 -x -40 -y 2000 -defaultsOSRD
preplace portBus ch2_rxrate_0 -pg 1 -lvl 0 -x -40 -y 2020 -defaultsOSRD
preplace portBus ch3_rxrate_0 -pg 1 -lvl 0 -x -40 -y 2040 -defaultsOSRD
preplace portBus ch0_loopback_0 -pg 1 -lvl 0 -x -40 -y 2060 -defaultsOSRD
preplace portBus ch1_loopback_0 -pg 1 -lvl 0 -x -40 -y 2080 -defaultsOSRD
preplace portBus ch2_loopback_0 -pg 1 -lvl 0 -x -40 -y 2100 -defaultsOSRD
preplace portBus ch3_loopback_0 -pg 1 -lvl 0 -x -40 -y 2120 -defaultsOSRD
preplace portBus gpo -pg 1 -lvl 3 -x 4900 -y 2590 -defaultsOSRD
preplace inst dcmac_ip -pg 1 -lvl 2 -x 1260 -y 1322 -defaultsOSRD
preplace inst dcmac_ip|dcmac_0 -pg 1 -lvl 2 -x 2110 -y 2552 -defaultsOSRD
preplace inst dcmac_ip|xlconstant_0 -pg 1 -lvl 1 -x 1420 -y 4422 -defaultsOSRD
preplace inst dcmac_ip|bufg_gt_odiv2 -pg 1 -lvl 3 -x 2960 -y 3902 -defaultsOSRD
preplace inst dcmac_ip|util_ds_buf_mbufg_tx_0 -pg 1 -lvl 2 -x 2110 -y 4722 -defaultsOSRD
preplace inst dcmac_ip|util_ds_buf_mbufg_rx_0 -pg 1 -lvl 2 -x 2110 -y 4462 -defaultsOSRD
preplace inst dcmac_ip|gt_quad_base -pg 1 -lvl 3 -x 2960 -y 812 -defaultsOSRD
preplace inst dcmac_ip|util_ds_buf_0 -pg 1 -lvl 2 -x 2110 -y 752 -defaultsOSRD
preplace netloc s_axi_aclk_1 1 0 2 NJ 640 810J
preplace netloc s_axi_aresetn_1 1 0 2 20J 710 790J
preplace netloc dcmac_0_rx_axis_tdata0 1 2 1 3620J 70n
preplace netloc dcmac_0_rx_axis_tdata1 1 2 1 3630J 90n
preplace netloc dcmac_0_rx_axis_tuser_ena0 1 2 1 3640J 110n
preplace netloc dcmac_0_rx_axis_tuser_ena1 1 2 1 3650J 130n
preplace netloc dcmac_0_rx_axis_tuser_eop0 1 2 1 3660J 150n
preplace netloc dcmac_0_rx_axis_tuser_eop1 1 2 1 3670J 170n
preplace netloc dcmac_0_rx_axis_tuser_err0 1 2 1 3680J 190n
preplace netloc dcmac_0_rx_axis_tuser_err1 1 2 1 3690J 210n
preplace netloc dcmac_0_rx_axis_tuser_mty0 1 2 1 3700J 230n
preplace netloc dcmac_0_rx_axis_tuser_mty1 1 2 1 3710J 250n
preplace netloc dcmac_0_rx_axis_tuser_sop0 1 2 1 3720J 270n
preplace netloc dcmac_0_rx_axis_tuser_sop1 1 2 1 3730J 290n
preplace netloc dcmac_0_rx_axis_tvalid_0 1 2 1 3740J 310n
preplace netloc dcmac_0_rx_lane_aligner_fill 1 2 1 3750J 330n
preplace netloc dcmac_0_rx_lane_aligner_fill_start 1 2 1 3760J 350n
preplace netloc dcmac_0_rx_lane_aligner_fill_valid 1 2 1 3770J 370n
preplace netloc dcmac_0_rx_pcs_tdm_stats_data 1 2 1 3780J 390n
preplace netloc dcmac_0_rx_pcs_tdm_stats_start 1 2 1 3790J 410n
preplace netloc dcmac_0_rx_pcs_tdm_stats_valid 1 2 1 3800J 430n
preplace netloc dcmac_0_rx_port_pm_rdy 1 2 1 3810J 450n
preplace netloc dcmac_0_rx_preambleout_0 1 2 1 3820J 470n
preplace netloc dcmac_0_rx_serdes_albuf_restart_0 1 2 1 3830J 490n
preplace netloc dcmac_0_rx_serdes_albuf_restart_1 1 2 1 3840J 510n
preplace netloc dcmac_0_rx_serdes_albuf_restart_2 1 2 1 3850J 530n
preplace netloc dcmac_0_rx_serdes_albuf_restart_3 1 2 1 3860J 550n
preplace netloc dcmac_0_rx_serdes_albuf_restart_4 1 2 1 3870J 570n
preplace netloc dcmac_0_rx_serdes_albuf_restart_5 1 2 1 3880J 590n
preplace netloc dcmac_0_rx_serdes_albuf_slip_0 1 2 1 3890J 610n
preplace netloc dcmac_0_rx_serdes_albuf_slip_1 1 2 1 3900J 630n
preplace netloc dcmac_0_rx_serdes_albuf_slip_2 1 2 1 3910J 650n
preplace netloc dcmac_0_rx_serdes_albuf_slip_3 1 2 1 3920J 670n
preplace netloc dcmac_0_rx_serdes_albuf_slip_4 1 2 1 3930J 690n
preplace netloc dcmac_0_rx_serdes_albuf_slip_5 1 2 1 3940J 710n
preplace netloc dcmac_0_rx_serdes_albuf_slip_6 1 2 1 3950J 730n
preplace netloc dcmac_0_rx_serdes_albuf_slip_7 1 2 1 3960J 750n
preplace netloc dcmac_0_rx_serdes_albuf_slip_8 1 2 1 3970J 770n
preplace netloc dcmac_0_rx_serdes_albuf_slip_9 1 2 1 3980J 790n
preplace netloc dcmac_0_rx_serdes_albuf_slip_10 1 2 1 3990J 810n
preplace netloc dcmac_0_rx_serdes_albuf_slip_11 1 2 1 4000J 830n
preplace netloc dcmac_0_rx_serdes_albuf_slip_12 1 2 1 4010J 850n
preplace netloc dcmac_0_rx_serdes_albuf_slip_13 1 2 1 4020J 870n
preplace netloc dcmac_0_rx_serdes_albuf_slip_14 1 2 1 4030J 890n
preplace netloc dcmac_0_rx_serdes_albuf_slip_15 1 2 1 4040J 910n
preplace netloc dcmac_0_rx_serdes_albuf_slip_16 1 2 1 4050J 930n
preplace netloc dcmac_0_rx_serdes_albuf_slip_17 1 2 1 4060J 950n
preplace netloc dcmac_0_rx_serdes_albuf_slip_18 1 2 1 4070J 970n
preplace netloc dcmac_0_rx_serdes_albuf_slip_19 1 2 1 4080J 990n
preplace netloc dcmac_0_rx_serdes_albuf_slip_20 1 2 1 4090J 1010n
preplace netloc dcmac_0_rx_serdes_albuf_slip_21 1 2 1 4100J 1030n
preplace netloc dcmac_0_rx_serdes_albuf_slip_22 1 2 1 4110J 1050n
preplace netloc dcmac_0_rx_serdes_albuf_slip_23 1 2 1 4120J 1070n
preplace netloc dcmac_0_rx_serdes_fifo_flagout_0 1 2 1 4130J 1090n
preplace netloc dcmac_0_rx_serdes_fifo_flagout_1 1 2 1 4140J 1110n
preplace netloc dcmac_0_rx_serdes_fifo_flagout_2 1 2 1 4150J 1130n
preplace netloc dcmac_0_rx_serdes_fifo_flagout_3 1 2 1 4160J 1150n
preplace netloc dcmac_0_rx_serdes_fifo_flagout_4 1 2 1 4170J 1170n
preplace netloc dcmac_0_rx_serdes_fifo_flagout_5 1 2 1 4180J 1190n
preplace netloc dcmac_0_rx_tsmac_tdm_stats_data 1 2 1 4190J 1210n
preplace netloc dcmac_0_rx_tsmac_tdm_stats_id 1 2 1 4200J 1230n
preplace netloc dcmac_0_rx_tsmac_tdm_stats_valid 1 2 1 4210J 1250n
preplace netloc dcmac_0_c0_stat_rx_corrected_lane_delay_0 1 2 1 4220J 1270n
preplace netloc dcmac_0_c0_stat_rx_corrected_lane_delay_1 1 2 1 4230J 1290n
preplace netloc dcmac_0_c0_stat_rx_corrected_lane_delay_2 1 2 1 4240J 1310n
preplace netloc dcmac_0_c0_stat_rx_corrected_lane_delay_3 1 2 1 4250J 1330n
preplace netloc dcmac_0_c0_stat_rx_corrected_lane_delay_valid 1 2 1 4260J 1350n
preplace netloc dcmac_0_c1_stat_rx_corrected_lane_delay_0 1 2 1 4270J 1370n
preplace netloc dcmac_0_c1_stat_rx_corrected_lane_delay_1 1 2 1 4280J 1390n
preplace netloc dcmac_0_c1_stat_rx_corrected_lane_delay_2 1 2 1 4290J 1410n
preplace netloc dcmac_0_c1_stat_rx_corrected_lane_delay_3 1 2 1 4300J 1430n
preplace netloc dcmac_0_c1_stat_rx_corrected_lane_delay_valid 1 2 1 4310J 1450n
preplace netloc dcmac_0_c2_stat_rx_corrected_lane_delay_0 1 2 1 4320J 1470n
preplace netloc dcmac_0_c2_stat_rx_corrected_lane_delay_1 1 2 1 4330J 1490n
preplace netloc dcmac_0_c2_stat_rx_corrected_lane_delay_2 1 2 1 4340J 1510n
preplace netloc dcmac_0_c2_stat_rx_corrected_lane_delay_3 1 2 1 4350J 1530n
preplace netloc dcmac_0_c2_stat_rx_corrected_lane_delay_valid 1 2 1 4360J 1550n
preplace netloc dcmac_0_c3_stat_rx_corrected_lane_delay_0 1 2 1 4370J 1570n
preplace netloc dcmac_0_c3_stat_rx_corrected_lane_delay_1 1 2 1 4380J 1590n
preplace netloc dcmac_0_c3_stat_rx_corrected_lane_delay_2 1 2 1 4390J 1610n
preplace netloc dcmac_0_c3_stat_rx_corrected_lane_delay_3 1 2 1 4400J 1630n
preplace netloc dcmac_0_c3_stat_rx_corrected_lane_delay_valid 1 2 1 4410J 1650n
preplace netloc dcmac_0_c4_stat_rx_corrected_lane_delay_0 1 2 1 4420J 1670n
preplace netloc dcmac_0_c4_stat_rx_corrected_lane_delay_1 1 2 1 4430J 1690n
preplace netloc dcmac_0_c4_stat_rx_corrected_lane_delay_2 1 2 1 4440J 1710n
preplace netloc dcmac_0_c4_stat_rx_corrected_lane_delay_3 1 2 1 4450J 1730n
preplace netloc dcmac_0_c4_stat_rx_corrected_lane_delay_valid 1 2 1 4460J 1750n
preplace netloc dcmac_0_c5_stat_rx_corrected_lane_delay_0 1 2 1 4470J 1770n
preplace netloc dcmac_0_c5_stat_rx_corrected_lane_delay_1 1 2 1 4480J 1790n
preplace netloc dcmac_0_c5_stat_rx_corrected_lane_delay_2 1 2 1 4490J 1810n
preplace netloc dcmac_0_c5_stat_rx_corrected_lane_delay_3 1 2 1 4500J 1830n
preplace netloc dcmac_0_c5_stat_rx_corrected_lane_delay_valid 1 2 1 4510J 1850n
preplace netloc dcmac_0_tx_all_channel_mac_pm_rdy 1 2 1 4520J 1870n
preplace netloc dcmac_0_tx_axis_taf_0 1 2 1 4530J 1890n
preplace netloc dcmac_0_tx_axis_tready_0 1 2 1 4540J 1910n
preplace netloc dcmac_0_tx_pcs_tdm_stats_data 1 2 1 4550J 1930n
preplace netloc dcmac_0_tx_pcs_tdm_stats_start 1 2 1 4560J 1950n
preplace netloc dcmac_0_tx_pcs_tdm_stats_valid 1 2 1 4570J 1970n
preplace netloc dcmac_0_tx_port_pm_rdy 1 2 1 4580J 1990n
preplace netloc dcmac_0_tx_serdes_is_am_0 1 2 1 4590J 2010n
preplace netloc dcmac_0_tx_serdes_is_am_1 1 2 1 4600J 2030n
preplace netloc dcmac_0_tx_serdes_is_am_2 1 2 1 4610J 2050n
preplace netloc dcmac_0_tx_serdes_is_am_3 1 2 1 4620J 2070n
preplace netloc dcmac_0_tx_serdes_is_am_4 1 2 1 4630J 2090n
preplace netloc dcmac_0_tx_serdes_is_am_5 1 2 1 4640J 2110n
preplace netloc dcmac_0_tx_serdes_is_am_prefifo_0 1 2 1 4650J 2130n
preplace netloc dcmac_0_tx_serdes_is_am_prefifo_1 1 2 1 4660J 2150n
preplace netloc dcmac_0_tx_serdes_is_am_prefifo_2 1 2 1 4670J 2170n
preplace netloc dcmac_0_tx_serdes_is_am_prefifo_3 1 2 1 4680J 2190n
preplace netloc dcmac_0_tx_serdes_is_am_prefifo_4 1 2 1 4690J 2210n
preplace netloc dcmac_0_tx_serdes_is_am_prefifo_5 1 2 1 4700J 2230n
preplace netloc dcmac_0_tx_tsmac_tdm_stats_data 1 2 1 4710J 2250n
preplace netloc dcmac_0_tx_tsmac_tdm_stats_id 1 2 1 4720J 2270n
preplace netloc dcmac_0_tx_tsmac_tdm_stats_valid 1 2 1 4730J 2290n
preplace netloc ctl_rsvd_in_1 1 0 2 10J 720 780J
preplace netloc rsvd_in_rx_mac_1 1 0 2 -20J 730 770J
preplace netloc rsvd_in_rx_phy_1 1 0 2 0J 740 760J
preplace netloc rx_all_channel_mac_pm_tick_1 1 0 2 -20J 750 750J
preplace netloc rx_alt_serdes_clk_1 1 0 2 NJ 760 740J
preplace netloc rx_axi_clk_1 1 0 2 NJ 780 730J
preplace netloc rx_port_pm_tick_1 1 0 2 NJ 800 720J
preplace netloc rx_channel_flush_1 1 0 2 NJ 820 710J
preplace netloc rx_core_clk_1 1 0 2 NJ 840 700J
preplace netloc rx_core_reset_1 1 0 2 NJ 860 690J
preplace netloc rx_flexif_clk_1 1 0 2 NJ 880 680J
preplace netloc rx_macif_clk_1 1 0 2 NJ 900 670J
preplace netloc rx_serdes_clk_1 1 0 2 NJ 920 660J
preplace netloc rx_serdes_fifo_flagin_0_1 1 0 2 NJ 940 650J
preplace netloc rx_serdes_fifo_flagin_1_1 1 0 2 NJ 960 640J
preplace netloc rx_serdes_fifo_flagin_2_1 1 0 2 NJ 980 630J
preplace netloc rx_serdes_fifo_flagin_3_1 1 0 2 NJ 1000 620J
preplace netloc rx_serdes_fifo_flagin_4_1 1 0 2 NJ 1020 610J
preplace netloc rx_serdes_fifo_flagin_5_1 1 0 2 NJ 1040 600J
preplace netloc rx_serdes_reset_1 1 0 2 NJ 1060 590J
preplace netloc ts_clk_1 1 0 2 NJ 1080 580J
preplace netloc tx_all_channel_mac_pm_tick_1 1 0 2 NJ 1100 570J
preplace netloc tx_alt_serdes_clk_1 1 0 2 NJ 1120 560J
preplace netloc tx_axis_tdata0_1 1 0 2 NJ 1140 550J
preplace netloc tx_axis_tdata1_1 1 0 2 NJ 1160 540J
preplace netloc tx_axis_tuser_ena0_1 1 0 2 NJ 1180 530J
preplace netloc tx_axis_tuser_ena1_1 1 0 2 NJ 1200 520J
preplace netloc tx_axis_tuser_eop0_1 1 0 2 NJ 1220 510J
preplace netloc tx_axis_tuser_eop1_1 1 0 2 NJ 1240 500J
preplace netloc tx_axis_tuser_err0_1 1 0 2 NJ 1260 490J
preplace netloc tx_axis_tuser_err1_1 1 0 2 NJ 1280 480J
preplace netloc tx_axis_tuser_mty0_1 1 0 2 NJ 1300 470J
preplace netloc tx_axis_tuser_mty1_1 1 0 2 NJ 1320 460J
preplace netloc tx_axis_tuser_sop0_1 1 0 2 NJ 1340 450J
preplace netloc tx_axis_tuser_sop1_1 1 0 2 NJ 1360 440J
preplace netloc tx_axis_tvalid_0_1 1 0 2 NJ 1380 430J
preplace netloc tx_axi_clk_1 1 0 2 NJ 1400 420J
preplace netloc tx_channel_flush_1 1 0 2 NJ 1420 410J
preplace netloc tx_core_clk_1 1 0 2 NJ 1440 400J
preplace netloc tx_core_reset_1 1 0 2 NJ 1460 390J
preplace netloc tx_flexif_clk_1 1 0 2 NJ 1480 380J
preplace netloc tx_macif_clk_1 1 0 2 NJ 1500 370J
preplace netloc tx_port_pm_tick_1 1 0 2 NJ 1520 360J
preplace netloc tx_preamblein_0_1 1 0 2 NJ 1540 350J
preplace netloc tx_serdes_clk_1 1 0 2 NJ 1560 340J
preplace netloc tx_serdes_reset_1 1 0 2 NJ 1580 330J
preplace netloc dcmac_0_gt_tx_reset_done_out_0 1 2 1 4740J 2310n
preplace netloc dcmac_0_gt_rx_reset_done_out_0 1 2 1 4750J 2330n
preplace netloc gtpowergood_in_1 1 0 2 -20J 1630 310J
preplace netloc gt_reset_all_in_1 1 0 2 NJ 1620 320J
preplace netloc gt_reset_tx_datapath_in_0_1 1 0 2 NJ 1640 300J
preplace netloc gt_reset_rx_datapath_in_0_1 1 0 2 NJ 1660 290J
preplace netloc dcmac_0_gt_tx_reset_done_out_1 1 2 1 4760J 2350n
preplace netloc dcmac_0_gt_rx_reset_done_out_1 1 2 1 4770J 2370n
preplace netloc gt_reset_tx_datapath_in_1_1 1 0 2 NJ 1680 280J
preplace netloc gt_reset_rx_datapath_in_1_1 1 0 2 NJ 1700 270J
preplace netloc dcmac_0_gt_tx_reset_done_out_2 1 2 1 4780J 2390n
preplace netloc dcmac_0_gt_rx_reset_done_out_2 1 2 1 4790J 2410n
preplace netloc gt_reset_tx_datapath_in_2_1 1 0 2 NJ 1720 260J
preplace netloc gt_reset_rx_datapath_in_2_1 1 0 2 NJ 1740 250J
preplace netloc dcmac_0_gt_tx_reset_done_out_3 1 2 1 4800J 2430n
preplace netloc dcmac_0_gt_rx_reset_done_out_3 1 2 1 4810J 2450n
preplace netloc gt_reset_tx_datapath_in_3_1 1 0 2 NJ 1760 240J
preplace netloc gt_reset_rx_datapath_in_3_1 1 0 2 NJ 1780 230J
preplace netloc bufg_gt_odiv2_usrclk 1 2 1 4820J 2470n
preplace netloc util_ds_buf_mbufg_tx_0_MBUFG_GT_O1 1 2 1 4830J 2490n
preplace netloc util_ds_buf_mbufg_tx_0_MBUFG_GT_O2 1 2 1 4840J 2510n
preplace netloc util_ds_buf_mbufg_rx_0_MBUFG_GT_O1 1 2 1 4850J 2530n
preplace netloc util_ds_buf_mbufg_rx_0_MBUFG_GT_O2 1 2 1 4860J 2550n
preplace netloc gt_quad_base_gtpowergood 1 2 1 4870J 2570n
preplace netloc gt_txpostcursor_1 1 0 2 NJ 1820 220J
preplace netloc gt_txprecursor_1 1 0 2 NJ 1840 210J
preplace netloc gt_txmaincursor_1 1 0 2 NJ 1860 200J
preplace netloc ch0_txrate_0_1 1 0 2 NJ 1880 190J
preplace netloc ch1_txrate_0_1 1 0 2 NJ 1900 180J
preplace netloc ch2_txrate_0_1 1 0 2 NJ 1920 170J
preplace netloc ch3_txrate_0_1 1 0 2 NJ 1940 160J
preplace netloc gt_rxcdrhold_1 1 0 2 10J 1970 150J
preplace netloc ch0_rxrate_0_1 1 0 2 NJ 1980 140J
preplace netloc ch1_rxrate_0_1 1 0 2 NJ 2000 130J
preplace netloc ch2_rxrate_0_1 1 0 2 NJ 2020 120J
preplace netloc ch3_rxrate_0_1 1 0 2 NJ 2040 110J
preplace netloc ch0_loopback_0_1 1 0 2 NJ 2060 100J
preplace netloc ch1_loopback_0_1 1 0 2 NJ 2080 90J
preplace netloc ch2_loopback_0_1 1 0 2 NJ 2100 80J
preplace netloc ch3_loopback_0_1 1 0 2 NJ 2120 70J
preplace netloc gt_quad_base_gpo 1 2 1 4880J 2590n
preplace netloc apb3clk_quad_1 1 0 2 20J 2150 60J
preplace netloc s_axi_1 1 0 2 NJ 480 890J
preplace netloc ctl_txrx_port0_1 1 0 2 NJ 500 880J
preplace netloc ctl_txrx_port1_1 1 0 2 NJ 520 870J
preplace netloc ctl_txrx_port2_1 1 0 2 NJ 540 860J
preplace netloc ctl_txrx_port3_1 1 0 2 NJ 560 850J
preplace netloc ctl_txrx_port4_1 1 0 2 NJ 580 840J
preplace netloc ctl_txrx_port5_1 1 0 2 NJ 600 830J
preplace netloc ctl_port_1 1 0 2 NJ 620 820J
preplace netloc gt_quad_base_GT_Serial 1 2 1 3610J 50n
preplace netloc CLK_IN_D_0_1 1 0 2 -10J 700 800
preplace netloc dcmac_ip|dcmac_0_iloreset_out_0 1 2 1 2560 1222n
preplace netloc dcmac_ip|dcmac_0_iloreset_out_1 1 2 1 2580 1242n
preplace netloc dcmac_ip|dcmac_0_iloreset_out_2 1 2 1 2390 1262n
preplace netloc dcmac_ip|dcmac_0_iloreset_out_3 1 2 1 2620 1282n
preplace netloc dcmac_ip|dcmac_0_pllreset_out_0 1 2 1 2590 1022n
preplace netloc dcmac_ip|dcmac_0_tx_clr_out_0 1 1 2 1830 4592 2640
preplace netloc dcmac_ip|dcmac_0_tx_clrb_leaf_out_0 1 1 2 1850 4602 2590
preplace netloc dcmac_ip|dcmac_0_rx_clr_out_0 1 1 2 1820 4332 2440
preplace netloc dcmac_ip|dcmac_0_rx_clrb_leaf_out_0 1 1 2 1850 4342 2370
preplace netloc dcmac_ip|gt_quad_base_ch0_iloresetdone 1 1 3 1850 4272 2650J 2512 3230
preplace netloc dcmac_ip|gt_quad_base_ch1_iloresetdone 1 1 3 1820 4282 2660J 2522 3210
preplace netloc dcmac_ip|gt_quad_base_ch2_iloresetdone 1 1 3 1740 4292 2670J 2532 3200
preplace netloc dcmac_ip|gt_quad_base_ch3_iloresetdone 1 1 3 1640 4302 2690J 2542 3190
preplace netloc dcmac_ip|gt_quad_base_hsclk0_lcplllock 1 1 3 1570 4312 2710J 2552 3240
preplace netloc dcmac_ip|xlconstant_0_dout 1 1 1 1510 4422n
preplace netloc dcmac_ip|gt_quad_base_ch0_txoutclk 1 1 3 1670 4582 2720J 4442 3220
preplace netloc dcmac_ip|gt_quad_base_ch0_rxoutclk 1 1 3 1590 4322 2720J 3762 3180
preplace netloc dcmac_ip|s_axi_aclk_1 1 0 2 NJ 2012 N
preplace netloc dcmac_ip|s_axi_aresetn_1 1 0 3 1060J 2022 1820 822 2380J
preplace netloc dcmac_ip|dcmac_0_rx_axis_tdata0 1 2 2 2630 1602 3250J
preplace netloc dcmac_ip|dcmac_0_rx_axis_tdata1 1 2 2 2610 1612 3260J
preplace netloc dcmac_ip|dcmac_0_rx_axis_tuser_ena0 1 2 2 2600 1622 3270J
preplace netloc dcmac_ip|dcmac_0_rx_axis_tuser_ena1 1 2 2 2570 1632 3280J
preplace netloc dcmac_ip|dcmac_0_rx_axis_tuser_eop0 1 2 2 2550 1642 3290J
preplace netloc dcmac_ip|dcmac_0_rx_axis_tuser_eop1 1 2 2 2540 1652 3300J
preplace netloc dcmac_ip|dcmac_0_rx_axis_tuser_err0 1 2 2 2530 1662 3310J
preplace netloc dcmac_ip|dcmac_0_rx_axis_tuser_err1 1 2 2 2520 1672 3320J
preplace netloc dcmac_ip|dcmac_0_rx_axis_tuser_mty0 1 2 2 2510 1682 3330J
preplace netloc dcmac_ip|dcmac_0_rx_axis_tuser_mty1 1 2 2 2500 1692 3340J
preplace netloc dcmac_ip|dcmac_0_rx_axis_tuser_sop0 1 2 2 2470 1702 3350J
preplace netloc dcmac_ip|dcmac_0_rx_axis_tuser_sop1 1 2 2 2450 1712 3370J
preplace netloc dcmac_ip|dcmac_0_rx_axis_tvalid_0 1 2 2 2440 1722 3380J
preplace netloc dcmac_ip|dcmac_0_rx_lane_aligner_fill 1 2 2 2430 1732 3390J
preplace netloc dcmac_ip|dcmac_0_rx_lane_aligner_fill_start 1 2 2 2420 1742 3400J
preplace netloc dcmac_ip|dcmac_0_rx_lane_aligner_fill_valid 1 2 2 2410 1752 3410J
preplace netloc dcmac_ip|dcmac_0_rx_pcs_tdm_stats_data 1 2 2 2400 1762 3420J
preplace netloc dcmac_ip|dcmac_0_rx_pcs_tdm_stats_start 1 2 2 2380 1772 3430J
preplace netloc dcmac_ip|dcmac_0_rx_pcs_tdm_stats_valid 1 2 2 2370 1782 3440J
preplace netloc dcmac_ip|dcmac_0_rx_port_pm_rdy 1 2 2 N 1792 NJ
preplace netloc dcmac_ip|dcmac_0_rx_preambleout_0 1 2 2 N 1812 NJ
preplace netloc dcmac_ip|dcmac_0_rx_serdes_albuf_restart_0 1 2 2 N 1832 NJ
preplace netloc dcmac_ip|dcmac_0_rx_serdes_albuf_restart_1 1 2 2 N 1852 NJ
preplace netloc dcmac_ip|dcmac_0_rx_serdes_albuf_restart_2 1 2 2 N 1872 NJ
preplace netloc dcmac_ip|dcmac_0_rx_serdes_albuf_restart_3 1 2 2 N 1892 NJ
preplace netloc dcmac_ip|dcmac_0_rx_serdes_albuf_restart_4 1 2 2 N 1912 NJ
preplace netloc dcmac_ip|dcmac_0_rx_serdes_albuf_restart_5 1 2 2 N 1932 NJ
preplace netloc dcmac_ip|dcmac_0_rx_serdes_albuf_slip_0 1 2 2 N 1952 NJ
preplace netloc dcmac_ip|dcmac_0_rx_serdes_albuf_slip_1 1 2 2 N 1972 NJ
preplace netloc dcmac_ip|dcmac_0_rx_serdes_albuf_slip_2 1 2 2 N 1992 NJ
preplace netloc dcmac_ip|dcmac_0_rx_serdes_albuf_slip_3 1 2 2 N 2012 NJ
preplace netloc dcmac_ip|dcmac_0_rx_serdes_albuf_slip_4 1 2 2 N 2032 NJ
preplace netloc dcmac_ip|dcmac_0_rx_serdes_albuf_slip_5 1 2 2 N 2052 NJ
preplace netloc dcmac_ip|dcmac_0_rx_serdes_albuf_slip_6 1 2 2 N 2072 NJ
preplace netloc dcmac_ip|dcmac_0_rx_serdes_albuf_slip_7 1 2 2 N 2092 NJ
preplace netloc dcmac_ip|dcmac_0_rx_serdes_albuf_slip_8 1 2 2 N 2112 NJ
preplace netloc dcmac_ip|dcmac_0_rx_serdes_albuf_slip_9 1 2 2 N 2132 NJ
preplace netloc dcmac_ip|dcmac_0_rx_serdes_albuf_slip_10 1 2 2 N 2152 NJ
preplace netloc dcmac_ip|dcmac_0_rx_serdes_albuf_slip_11 1 2 2 N 2172 NJ
preplace netloc dcmac_ip|dcmac_0_rx_serdes_albuf_slip_12 1 2 2 N 2192 NJ
preplace netloc dcmac_ip|dcmac_0_rx_serdes_albuf_slip_13 1 2 2 N 2212 NJ
preplace netloc dcmac_ip|dcmac_0_rx_serdes_albuf_slip_14 1 2 2 N 2232 NJ
preplace netloc dcmac_ip|dcmac_0_rx_serdes_albuf_slip_15 1 2 2 N 2252 NJ
preplace netloc dcmac_ip|dcmac_0_rx_serdes_albuf_slip_16 1 2 2 N 2272 NJ
preplace netloc dcmac_ip|dcmac_0_rx_serdes_albuf_slip_17 1 2 2 N 2292 NJ
preplace netloc dcmac_ip|dcmac_0_rx_serdes_albuf_slip_18 1 2 2 N 2312 NJ
preplace netloc dcmac_ip|dcmac_0_rx_serdes_albuf_slip_19 1 2 2 N 2332 NJ
preplace netloc dcmac_ip|dcmac_0_rx_serdes_albuf_slip_20 1 2 2 N 2352 NJ
preplace netloc dcmac_ip|dcmac_0_rx_serdes_albuf_slip_21 1 2 2 N 2372 NJ
preplace netloc dcmac_ip|dcmac_0_rx_serdes_albuf_slip_22 1 2 2 N 2392 NJ
preplace netloc dcmac_ip|dcmac_0_rx_serdes_albuf_slip_23 1 2 2 N 2412 NJ
preplace netloc dcmac_ip|dcmac_0_rx_serdes_fifo_flagout_0 1 2 2 N 2432 NJ
preplace netloc dcmac_ip|dcmac_0_rx_serdes_fifo_flagout_1 1 2 2 N 2452 NJ
preplace netloc dcmac_ip|dcmac_0_rx_serdes_fifo_flagout_2 1 2 2 N 2472 NJ
preplace netloc dcmac_ip|dcmac_0_rx_serdes_fifo_flagout_3 1 2 2 N 2492 NJ
preplace netloc dcmac_ip|dcmac_0_rx_serdes_fifo_flagout_4 1 2 2 2610 2502 3260J
preplace netloc dcmac_ip|dcmac_0_rx_serdes_fifo_flagout_5 1 2 2 2400 2562 3410J
preplace netloc dcmac_ip|dcmac_0_rx_tsmac_tdm_stats_data 1 2 2 2380 2572 3430J
preplace netloc dcmac_ip|dcmac_0_rx_tsmac_tdm_stats_id 1 2 2 2370 2582 3440J
preplace netloc dcmac_ip|dcmac_0_rx_tsmac_tdm_stats_valid 1 2 2 N 2592 NJ
preplace netloc dcmac_ip|dcmac_0_c0_stat_rx_corrected_lane_delay_0 1 2 2 N 2612 NJ
preplace netloc dcmac_ip|dcmac_0_c0_stat_rx_corrected_lane_delay_1 1 2 2 N 2632 NJ
preplace netloc dcmac_ip|dcmac_0_c0_stat_rx_corrected_lane_delay_2 1 2 2 N 2652 NJ
preplace netloc dcmac_ip|dcmac_0_c0_stat_rx_corrected_lane_delay_3 1 2 2 N 2672 NJ
preplace netloc dcmac_ip|dcmac_0_c0_stat_rx_corrected_lane_delay_valid 1 2 2 N 2692 NJ
preplace netloc dcmac_ip|dcmac_0_c1_stat_rx_corrected_lane_delay_0 1 2 2 N 2712 NJ
preplace netloc dcmac_ip|dcmac_0_c1_stat_rx_corrected_lane_delay_1 1 2 2 N 2732 NJ
preplace netloc dcmac_ip|dcmac_0_c1_stat_rx_corrected_lane_delay_2 1 2 2 N 2752 NJ
preplace netloc dcmac_ip|dcmac_0_c1_stat_rx_corrected_lane_delay_3 1 2 2 N 2772 NJ
preplace netloc dcmac_ip|dcmac_0_c1_stat_rx_corrected_lane_delay_valid 1 2 2 N 2792 NJ
preplace netloc dcmac_ip|dcmac_0_c2_stat_rx_corrected_lane_delay_0 1 2 2 N 2812 NJ
preplace netloc dcmac_ip|dcmac_0_c2_stat_rx_corrected_lane_delay_1 1 2 2 N 2832 NJ
preplace netloc dcmac_ip|dcmac_0_c2_stat_rx_corrected_lane_delay_2 1 2 2 N 2852 NJ
preplace netloc dcmac_ip|dcmac_0_c2_stat_rx_corrected_lane_delay_3 1 2 2 N 2872 NJ
preplace netloc dcmac_ip|dcmac_0_c2_stat_rx_corrected_lane_delay_valid 1 2 2 N 2892 NJ
preplace netloc dcmac_ip|dcmac_0_c3_stat_rx_corrected_lane_delay_0 1 2 2 N 2912 NJ
preplace netloc dcmac_ip|dcmac_0_c3_stat_rx_corrected_lane_delay_1 1 2 2 N 2932 NJ
preplace netloc dcmac_ip|dcmac_0_c3_stat_rx_corrected_lane_delay_2 1 2 2 N 2952 NJ
preplace netloc dcmac_ip|dcmac_0_c3_stat_rx_corrected_lane_delay_3 1 2 2 N 2972 NJ
preplace netloc dcmac_ip|dcmac_0_c3_stat_rx_corrected_lane_delay_valid 1 2 2 N 2992 NJ
preplace netloc dcmac_ip|dcmac_0_c4_stat_rx_corrected_lane_delay_0 1 2 2 N 3012 NJ
preplace netloc dcmac_ip|dcmac_0_c4_stat_rx_corrected_lane_delay_1 1 2 2 N 3032 NJ
preplace netloc dcmac_ip|dcmac_0_c4_stat_rx_corrected_lane_delay_2 1 2 2 N 3052 NJ
preplace netloc dcmac_ip|dcmac_0_c4_stat_rx_corrected_lane_delay_3 1 2 2 N 3072 NJ
preplace netloc dcmac_ip|dcmac_0_c4_stat_rx_corrected_lane_delay_valid 1 2 2 N 3092 NJ
preplace netloc dcmac_ip|dcmac_0_c5_stat_rx_corrected_lane_delay_0 1 2 2 N 3112 NJ
preplace netloc dcmac_ip|dcmac_0_c5_stat_rx_corrected_lane_delay_1 1 2 2 N 3132 NJ
preplace netloc dcmac_ip|dcmac_0_c5_stat_rx_corrected_lane_delay_2 1 2 2 N 3152 NJ
preplace netloc dcmac_ip|dcmac_0_c5_stat_rx_corrected_lane_delay_3 1 2 2 N 3172 NJ
preplace netloc dcmac_ip|dcmac_0_c5_stat_rx_corrected_lane_delay_valid 1 2 2 N 3192 NJ
preplace netloc dcmac_ip|dcmac_0_tx_all_channel_mac_pm_rdy 1 2 2 N 3212 NJ
preplace netloc dcmac_ip|dcmac_0_tx_axis_taf_0 1 2 2 N 3232 NJ
preplace netloc dcmac_ip|dcmac_0_tx_axis_tready_0 1 2 2 N 3252 NJ
preplace netloc dcmac_ip|dcmac_0_tx_pcs_tdm_stats_data 1 2 2 N 3272 NJ
preplace netloc dcmac_ip|dcmac_0_tx_pcs_tdm_stats_start 1 2 2 N 3292 NJ
preplace netloc dcmac_ip|dcmac_0_tx_pcs_tdm_stats_valid 1 2 2 N 3312 NJ
preplace netloc dcmac_ip|dcmac_0_tx_port_pm_rdy 1 2 2 N 3332 NJ
preplace netloc dcmac_ip|dcmac_0_tx_serdes_is_am_0 1 2 2 N 3352 NJ
preplace netloc dcmac_ip|dcmac_0_tx_serdes_is_am_1 1 2 2 N 3372 NJ
preplace netloc dcmac_ip|dcmac_0_tx_serdes_is_am_2 1 2 2 N 3392 NJ
preplace netloc dcmac_ip|dcmac_0_tx_serdes_is_am_3 1 2 2 N 3412 NJ
preplace netloc dcmac_ip|dcmac_0_tx_serdes_is_am_4 1 2 2 N 3432 NJ
preplace netloc dcmac_ip|dcmac_0_tx_serdes_is_am_5 1 2 2 N 3452 NJ
preplace netloc dcmac_ip|dcmac_0_tx_serdes_is_am_prefifo_0 1 2 2 N 3472 NJ
preplace netloc dcmac_ip|dcmac_0_tx_serdes_is_am_prefifo_1 1 2 2 N 3492 NJ
preplace netloc dcmac_ip|dcmac_0_tx_serdes_is_am_prefifo_2 1 2 2 N 3512 NJ
preplace netloc dcmac_ip|dcmac_0_tx_serdes_is_am_prefifo_3 1 2 2 N 3532 NJ
preplace netloc dcmac_ip|dcmac_0_tx_serdes_is_am_prefifo_4 1 2 2 N 3552 NJ
preplace netloc dcmac_ip|dcmac_0_tx_serdes_is_am_prefifo_5 1 2 2 N 3572 NJ
preplace netloc dcmac_ip|dcmac_0_tx_tsmac_tdm_stats_data 1 2 2 N 3592 NJ
preplace netloc dcmac_ip|dcmac_0_tx_tsmac_tdm_stats_id 1 2 2 N 3612 NJ
preplace netloc dcmac_ip|dcmac_0_tx_tsmac_tdm_stats_valid 1 2 2 N 3632 NJ
preplace netloc dcmac_ip|ctl_rsvd_in_1 1 0 2 1070J 2032 1670
preplace netloc dcmac_ip|rsvd_in_rx_mac_1 1 0 2 1080J 2042 1650
preplace netloc dcmac_ip|rsvd_in_rx_phy_1 1 0 2 1090J 2052 1630
preplace netloc dcmac_ip|rx_all_channel_mac_pm_tick_1 1 0 2 1100J 2062 1610
preplace netloc dcmac_ip|rx_alt_serdes_clk_1 1 0 2 1110J 2072 1600
preplace netloc dcmac_ip|rx_axi_clk_1 1 0 2 1120J 2082 1580
preplace netloc dcmac_ip|rx_port_pm_tick_1 1 0 2 1130J 2092 1560
preplace netloc dcmac_ip|rx_channel_flush_1 1 0 2 1210J 2262 1780
preplace netloc dcmac_ip|rx_core_clk_1 1 0 2 1190J 2272 1790
preplace netloc dcmac_ip|rx_core_reset_1 1 0 2 1180J 2282 1800
preplace netloc dcmac_ip|rx_flexif_clk_1 1 0 2 1160J 2292 1820
preplace netloc dcmac_ip|rx_macif_clk_1 1 0 2 1150J 2302 1830
preplace netloc dcmac_ip|rx_serdes_clk_1 1 0 2 1080J 2312 1840
preplace netloc dcmac_ip|rx_serdes_fifo_flagin_0_1 1 0 2 1060J 2322 1850
preplace netloc dcmac_ip|rx_serdes_fifo_flagin_1_1 1 0 2 NJ 2332 N
preplace netloc dcmac_ip|rx_serdes_fifo_flagin_2_1 1 0 2 NJ 2352 N
preplace netloc dcmac_ip|rx_serdes_fifo_flagin_3_1 1 0 2 NJ 2372 N
preplace netloc dcmac_ip|rx_serdes_fifo_flagin_4_1 1 0 2 NJ 2392 N
preplace netloc dcmac_ip|rx_serdes_fifo_flagin_5_1 1 0 2 NJ 2412 N
preplace netloc dcmac_ip|rx_serdes_reset_1 1 0 2 NJ 2432 N
preplace netloc dcmac_ip|ts_clk_1 1 0 2 NJ 2452 N
preplace netloc dcmac_ip|tx_all_channel_mac_pm_tick_1 1 0 2 NJ 2472 N
preplace netloc dcmac_ip|tx_alt_serdes_clk_1 1 0 2 NJ 2492 N
preplace netloc dcmac_ip|tx_axis_tdata0_1 1 0 2 NJ 2512 N
preplace netloc dcmac_ip|tx_axis_tdata1_1 1 0 2 NJ 2532 N
preplace netloc dcmac_ip|tx_axis_tuser_ena0_1 1 0 2 NJ 2552 N
preplace netloc dcmac_ip|tx_axis_tuser_ena1_1 1 0 2 NJ 2572 N
preplace netloc dcmac_ip|tx_axis_tuser_eop0_1 1 0 2 NJ 2592 N
preplace netloc dcmac_ip|tx_axis_tuser_eop1_1 1 0 2 NJ 2612 N
preplace netloc dcmac_ip|tx_axis_tuser_err0_1 1 0 2 NJ 2632 N
preplace netloc dcmac_ip|tx_axis_tuser_err1_1 1 0 2 NJ 2652 N
preplace netloc dcmac_ip|tx_axis_tuser_mty0_1 1 0 2 NJ 2672 N
preplace netloc dcmac_ip|tx_axis_tuser_mty1_1 1 0 2 NJ 2692 N
preplace netloc dcmac_ip|tx_axis_tuser_sop0_1 1 0 2 NJ 2712 N
preplace netloc dcmac_ip|tx_axis_tuser_sop1_1 1 0 2 NJ 2732 N
preplace netloc dcmac_ip|tx_axis_tvalid_0_1 1 0 2 NJ 2752 N
preplace netloc dcmac_ip|tx_axi_clk_1 1 0 2 NJ 2772 N
preplace netloc dcmac_ip|tx_channel_flush_1 1 0 2 NJ 2792 N
preplace netloc dcmac_ip|tx_core_clk_1 1 0 2 NJ 2812 N
preplace netloc dcmac_ip|tx_core_reset_1 1 0 2 NJ 2832 N
preplace netloc dcmac_ip|tx_flexif_clk_1 1 0 2 NJ 2852 N
preplace netloc dcmac_ip|tx_macif_clk_1 1 0 2 NJ 2872 N
preplace netloc dcmac_ip|tx_port_pm_tick_1 1 0 2 NJ 2892 N
preplace netloc dcmac_ip|tx_preamblein_0_1 1 0 2 NJ 2912 N
preplace netloc dcmac_ip|tx_serdes_clk_1 1 0 2 NJ 2932 N
preplace netloc dcmac_ip|tx_serdes_reset_1 1 0 2 NJ 2952 N
preplace netloc dcmac_ip|dcmac_0_gt_tx_reset_done_out_0 1 2 2 N 3652 NJ
preplace netloc dcmac_ip|dcmac_0_gt_rx_reset_done_out_0 1 2 2 N 3672 NJ
preplace netloc dcmac_ip|gtpowergood_in_1 1 0 2 NJ 2972 N
preplace netloc dcmac_ip|gt_reset_all_in_1 1 0 2 NJ 2992 N
preplace netloc dcmac_ip|gt_reset_tx_datapath_in_0_1 1 0 2 NJ 3012 N
preplace netloc dcmac_ip|gt_reset_rx_datapath_in_0_1 1 0 2 NJ 3032 N
preplace netloc dcmac_ip|dcmac_0_gt_tx_reset_done_out_1 1 2 2 N 3692 NJ
preplace netloc dcmac_ip|dcmac_0_gt_rx_reset_done_out_1 1 2 2 N 3712 NJ
preplace netloc dcmac_ip|gt_reset_tx_datapath_in_1_1 1 0 2 NJ 3052 N
preplace netloc dcmac_ip|gt_reset_rx_datapath_in_1_1 1 0 2 NJ 3072 N
preplace netloc dcmac_ip|dcmac_0_gt_tx_reset_done_out_2 1 2 2 N 3732 NJ
preplace netloc dcmac_ip|dcmac_0_gt_rx_reset_done_out_2 1 2 2 N 3752 NJ
preplace netloc dcmac_ip|gt_reset_tx_datapath_in_2_1 1 0 2 NJ 3092 N
preplace netloc dcmac_ip|gt_reset_rx_datapath_in_2_1 1 0 2 NJ 3112 N
preplace netloc dcmac_ip|dcmac_0_gt_tx_reset_done_out_3 1 2 2 N 3772 NJ
preplace netloc dcmac_ip|dcmac_0_gt_rx_reset_done_out_3 1 2 2 N 3792 NJ
preplace netloc dcmac_ip|gt_reset_tx_datapath_in_3_1 1 0 2 NJ 3132 N
preplace netloc dcmac_ip|gt_reset_rx_datapath_in_3_1 1 0 2 NJ 3152 N
preplace netloc dcmac_ip|bufg_gt_odiv2_usrclk 1 3 1 NJ 3902
preplace netloc dcmac_ip|util_ds_buf_mbufg_tx_0_MBUFG_GT_O1 1 2 2 2710 4392 NJ
preplace netloc dcmac_ip|util_ds_buf_mbufg_tx_0_MBUFG_GT_O2 1 2 2 2680 4412 NJ
preplace netloc dcmac_ip|util_ds_buf_mbufg_rx_0_MBUFG_GT_O1 1 2 2 N 4432 NJ
preplace netloc dcmac_ip|util_ds_buf_mbufg_rx_0_MBUFG_GT_O2 1 2 2 2700 4452 NJ
preplace netloc dcmac_ip|gt_quad_base_gtpowergood 1 3 1 3360 712n
preplace netloc dcmac_ip|gt_txpostcursor_1 1 0 3 1270J 2252 1760J 682 2470
preplace netloc dcmac_ip|gt_txprecursor_1 1 0 3 1240J 2222 1700J 652 2720
preplace netloc dcmac_ip|gt_txmaincursor_1 1 0 3 1260J 2232 1720J 662 2700
preplace netloc dcmac_ip|ch0_txrate_0_1 1 0 3 1140J 2102 1510J 532 2420
preplace netloc dcmac_ip|ch1_txrate_0_1 1 0 3 1170J 2132 1540J 562 N
preplace netloc dcmac_ip|ch2_txrate_0_1 1 0 3 1230J 2182 1620J 612 2710
preplace netloc dcmac_ip|ch3_txrate_0_1 1 0 3 1300J 2212 1680J 642 2670
preplace netloc dcmac_ip|gt_rxcdrhold_1 1 0 3 1330J 2242 1740J 672 2660
preplace netloc dcmac_ip|ch0_rxrate_0_1 1 0 3 1220J 2152 1570J 582 2420
preplace netloc dcmac_ip|ch1_rxrate_0_1 1 0 3 1200J 2122 1530J 552 2690
preplace netloc dcmac_ip|ch2_rxrate_0_1 1 0 3 1290J 2172 1500J 602 2680
preplace netloc dcmac_ip|ch3_rxrate_0_1 1 0 3 1320J 2192 1640J 622 2460
preplace netloc dcmac_ip|ch0_loopback_0_1 1 0 3 1280J 2142 1550J 572 2380
preplace netloc dcmac_ip|ch1_loopback_0_1 1 0 3 1250J 2112 1520J 542 2390
preplace netloc dcmac_ip|ch2_loopback_0_1 1 0 3 1310J 2162 1590J 592 2400
preplace netloc dcmac_ip|ch3_loopback_0_1 1 0 3 1340J 2202 1660J 632 2410
preplace netloc dcmac_ip|gt_quad_base_gpo 1 2 2 2730 4492 NJ
preplace netloc dcmac_ip|apb3clk_quad_1 1 0 3 NJ 3492 1810J 832 2640
preplace netloc dcmac_ip|util_ds_buf_0_IBUFDS_GTME5_ODIV2 1 2 1 2490 762n
preplace netloc dcmac_ip|util_ds_buf_0_IBUFDS_GTME5_O 1 2 1 2650 742n
preplace netloc dcmac_ip|dcmac_0_gtm_tx_serdes_interface_0 1 2 1 2430 382n
preplace netloc dcmac_ip|dcmac_0_gtm_tx_serdes_interface_1 1 2 1 2440 482n
preplace netloc dcmac_ip|dcmac_0_gtm_tx_serdes_interface_2 1 2 1 2450 582n
preplace netloc dcmac_ip|dcmac_0_gtm_tx_serdes_interface_3 1 2 1 2480 682n
preplace netloc dcmac_ip|dcmac_0_gtm_rx_serdes_interface_0 1 2 1 2540 782n
preplace netloc dcmac_ip|dcmac_0_gtm_rx_serdes_interface_1 1 2 1 2550 842n
preplace netloc dcmac_ip|dcmac_0_gtm_rx_serdes_interface_2 1 2 1 2560 902n
preplace netloc dcmac_ip|dcmac_0_gtm_rx_serdes_interface_3 1 2 1 2580 962n
preplace netloc dcmac_ip|s_axi_1 1 0 2 NJ 1832 1800
preplace netloc dcmac_ip|ctl_txrx_port0_1 1 0 2 NJ 1852 1790
preplace netloc dcmac_ip|ctl_txrx_port1_1 1 0 2 NJ 1872 1780
preplace netloc dcmac_ip|ctl_txrx_port2_1 1 0 2 NJ 1892 1770
preplace netloc dcmac_ip|ctl_txrx_port3_1 1 0 2 NJ 1912 1750
preplace netloc dcmac_ip|ctl_txrx_port4_1 1 0 2 NJ 1932 1730
preplace netloc dcmac_ip|ctl_txrx_port5_1 1 0 2 NJ 1952 1710
preplace netloc dcmac_ip|ctl_port_1 1 0 2 NJ 1972 1690
preplace netloc dcmac_ip|gt_quad_base_GT_Serial 1 3 1 N 612
preplace netloc dcmac_ip|Conn1 1 0 2 NJ 1992 1600
levelinfo -pg 1 -40 40 1260 4900
levelinfo -hier dcmac_ip * 1420 2110 2960 *
pagesize -pg 1 -db -bbox -sgen -300 -10 5250 4870
pagesize -hier dcmac_ip -db -bbox -sgen 1030 22 3470 4842
"
}
0
