{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "DE2_115_SOPC.qsys DE2_115_SOPC.BAK.qsys " "Backing up file \"DE2_115_SOPC.qsys\" to \"DE2_115_SOPC.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1462972242276 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "DE2_115_SOPC/synthesis/DE2_115_SOPC.v DE2_115_SOPC.BAK.v " "Backing up file \"DE2_115_SOPC/synthesis/DE2_115_SOPC.v\" to \"DE2_115_SOPC.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1462972242292 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys DE2_115_SOPC.qsys " "Started upgrading IP component Qsys with file \"DE2_115_SOPC.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1462972242293 ""}
{ "Info" "" "" "2016.05.11.15:11:06 Info: Starting to upgrade the IP cores in the Qsys system" {  } {  } 0 0 "2016.05.11.15:11:06 Info: Starting to upgrade the IP cores in the Qsys system" 0 0 "Shell" 0 -1 1462972266447 ""}
{ "Info" "" "" "2016.05.11.15:11:07 Info: Upgrading from core type Nios II (Classic) Processor with version 15.1 to core type Nios II Processor with version 15.1" {  } {  } 0 0 "2016.05.11.15:11:07 Info: Upgrading from core type Nios II (Classic) Processor with version 15.1 to core type Nios II Processor with version 15.1" 0 0 "Shell" 0 -1 1462972267132 ""}
{ "Info" "" "" "2016.05.11.15:11:07 Info: Migration Successful" {  } {  } 0 0 "2016.05.11.15:11:07 Info: Migration Successful" 0 0 "Shell" 0 -1 1462972267132 ""}
{ "Info" "" "" "2016.05.11.15:11:07 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2016.05.11.15:11:07 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1462972267133 ""}
{ "Info" "DE2_115_SOPC_generation.rpt" "" "2016.05.11.15:11:31 Info: Saving generation log to D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC" {  } {  } 0 0 "2016.05.11.15:11:31 Info: Saving generation log to D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC" 0 0 "Shell" 0 -1 1462972291545 ""}
{ "Info" "" "" "2016.05.11.15:11:31 Info: Starting: Create simulation model" {  } {  } 0 0 "2016.05.11.15:11:31 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1462972291546 ""}
{ "Info" "" "" "2016.05.11.15:11:31 Info: qsys-generate D:\\Documents\\Quartus_VHDL\\DE2_115_MTL2_PAINTER\\DE2_115_SOPC.qsys --simulation=VERILOG --output-directory=D:\\Documents\\Quartus_VHDL\\DE2_115_MTL2_PAINTER\\DE2_115_SOPC\\simulation --family=\"Cyclone IV E\" --part=EP4CE115F29C7" {  } {  } 0 0 "2016.05.11.15:11:31 Info: qsys-generate D:\\Documents\\Quartus_VHDL\\DE2_115_MTL2_PAINTER\\DE2_115_SOPC.qsys --simulation=VERILOG --output-directory=D:\\Documents\\Quartus_VHDL\\DE2_115_MTL2_PAINTER\\DE2_115_SOPC\\simulation --family=\"Cyclone IV E\" --part=EP4CE115F29C7" 0 0 "Shell" 0 -1 1462972291564 ""}
{ "Info" "DE2_115_SOPC.qsys" "" "2016.05.11.15:11:31 Info: Loading DE2_115_MTL2_PAINTER" {  } {  } 0 0 "2016.05.11.15:11:31 Info: Loading DE2_115_MTL2_PAINTER" 0 0 "Shell" 0 -1 1462972291635 ""}
{ "Info" "" "" "2016.05.11.15:11:31 Info: Reading input file" {  } {  } 0 0 "2016.05.11.15:11:31 Info: Reading input file" 0 0 "Shell" 0 -1 1462972291810 ""}
{ "Info" "" "" "2016.05.11.15:11:31 Info: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\]" {  } {  } 0 0 "2016.05.11.15:11:31 Info: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\]" 0 0 "Shell" 0 -1 1462972291817 ""}
{ "Info" "" "" "2016.05.11.15:11:31 Info: Parameterizing module alt_vip_itc_0" {  } {  } 0 0 "2016.05.11.15:11:31 Info: Parameterizing module alt_vip_itc_0" 0 0 "Shell" 0 -1 1462972291818 ""}
{ "Info" "" "" "2016.05.11.15:11:31 Info: Adding alt_vip_vfr_0 \[alt_vip_vfr 14.0\]" {  } {  } 0 0 "2016.05.11.15:11:31 Info: Adding alt_vip_vfr_0 \[alt_vip_vfr 14.0\]" 0 0 "Shell" 0 -1 1462972291819 ""}
{ "Info" "" "" "2016.05.11.15:11:31 Info: Parameterizing module alt_vip_vfr_0" {  } {  } 0 0 "2016.05.11.15:11:31 Info: Parameterizing module alt_vip_vfr_0" 0 0 "Shell" 0 -1 1462972291820 ""}
{ "Info" "" "" "2016.05.11.15:11:31 Info: Adding altpll_0 \[altpll 15.1\]" {  } {  } 0 0 "2016.05.11.15:11:31 Info: Adding altpll_0 \[altpll 15.1\]" 0 0 "Shell" 0 -1 1462972291821 ""}
{ "Info" "" "" "2016.05.11.15:11:31 Info: Parameterizing module altpll_0" {  } {  } 0 0 "2016.05.11.15:11:31 Info: Parameterizing module altpll_0" 0 0 "Shell" 0 -1 1462972291822 ""}
{ "Info" "" "" "2016.05.11.15:11:31 Info: Adding cfi_flash \[altera_generic_tristate_controller 15.1\]" {  } {  } 0 0 "2016.05.11.15:11:31 Info: Adding cfi_flash \[altera_generic_tristate_controller 15.1\]" 0 0 "Shell" 0 -1 1462972291825 ""}
{ "Info" "" "" "2016.05.11.15:11:31 Info: Parameterizing module cfi_flash" {  } {  } 0 0 "2016.05.11.15:11:31 Info: Parameterizing module cfi_flash" 0 0 "Shell" 0 -1 1462972291827 ""}
{ "Info" "" "" "2016.05.11.15:11:31 Info: Adding clk_50 \[clock_source 15.1\]" {  } {  } 0 0 "2016.05.11.15:11:31 Info: Adding clk_50 \[clock_source 15.1\]" 0 0 "Shell" 0 -1 1462972291830 ""}
{ "Info" "" "" "2016.05.11.15:11:31 Info: Parameterizing module clk_50" {  } {  } 0 0 "2016.05.11.15:11:31 Info: Parameterizing module clk_50" 0 0 "Shell" 0 -1 1462972291831 ""}
{ "Info" "" "" "2016.05.11.15:11:31 Info: Adding clock_crossing_io \[altera_avalon_mm_clock_crossing_bridge 15.1\]" {  } {  } 0 0 "2016.05.11.15:11:31 Info: Adding clock_crossing_io \[altera_avalon_mm_clock_crossing_bridge 15.1\]" 0 0 "Shell" 0 -1 1462972291832 ""}
{ "Info" "" "" "2016.05.11.15:11:31 Info: Parameterizing module clock_crossing_io" {  } {  } 0 0 "2016.05.11.15:11:31 Info: Parameterizing module clock_crossing_io" 0 0 "Shell" 0 -1 1462972291833 ""}
{ "Info" "" "" "2016.05.11.15:11:31 Info: Adding cpu \[altera_nios2_gen2 15.1\]" {  } {  } 0 0 "2016.05.11.15:11:31 Info: Adding cpu \[altera_nios2_gen2 15.1\]" 0 0 "Shell" 0 -1 1462972291834 ""}
{ "Info" "" "" "2016.05.11.15:11:31 Info: Parameterizing module cpu" {  } {  } 0 0 "2016.05.11.15:11:31 Info: Parameterizing module cpu" 0 0 "Shell" 0 -1 1462972291836 ""}
{ "Info" "" "" "2016.05.11.15:11:31 Info: Adding epcs_flash_controller \[altera_avalon_epcs_flash_controller 15.1\]" {  } {  } 0 0 "2016.05.11.15:11:31 Info: Adding epcs_flash_controller \[altera_avalon_epcs_flash_controller 15.1\]" 0 0 "Shell" 0 -1 1462972291840 ""}
{ "Info" "" "" "2016.05.11.15:11:31 Info: Parameterizing module epcs_flash_controller" {  } {  } 0 0 "2016.05.11.15:11:31 Info: Parameterizing module epcs_flash_controller" 0 0 "Shell" 0 -1 1462972291840 ""}
{ "Info" "" "" "2016.05.11.15:11:31 Info: Adding i2c_opencores_0 \[i2c_opencores 12.0\]" {  } {  } 0 0 "2016.05.11.15:11:31 Info: Adding i2c_opencores_0 \[i2c_opencores 12.0\]" 0 0 "Shell" 0 -1 1462972291842 ""}
{ "Info" "" "" "2016.05.11.15:11:31 Info: Parameterizing module i2c_opencores_0" {  } {  } 0 0 "2016.05.11.15:11:31 Info: Parameterizing module i2c_opencores_0" 0 0 "Shell" 0 -1 1462972291842 ""}
{ "Info" "" "" "2016.05.11.15:11:31 Info: Adding jtag_uart \[altera_avalon_jtag_uart 15.1\]" {  } {  } 0 0 "2016.05.11.15:11:31 Info: Adding jtag_uart \[altera_avalon_jtag_uart 15.1\]" 0 0 "Shell" 0 -1 1462972291844 ""}
{ "Info" "" "" "2016.05.11.15:11:31 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2016.05.11.15:11:31 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1462972291845 ""}
{ "Info" "" "" "2016.05.11.15:11:31 Info: Adding key \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2016.05.11.15:11:31 Info: Adding key \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1462972291848 ""}
{ "Info" "" "" "2016.05.11.15:11:31 Info: Parameterizing module key" {  } {  } 0 0 "2016.05.11.15:11:31 Info: Parameterizing module key" 0 0 "Shell" 0 -1 1462972291850 ""}
{ "Info" "" "" "2016.05.11.15:11:31 Info: Adding lcd \[altera_avalon_lcd_16207 15.1\]" {  } {  } 0 0 "2016.05.11.15:11:31 Info: Adding lcd \[altera_avalon_lcd_16207 15.1\]" 0 0 "Shell" 0 -1 1462972291851 ""}
{ "Info" "" "" "2016.05.11.15:11:31 Info: Parameterizing module lcd" {  } {  } 0 0 "2016.05.11.15:11:31 Info: Parameterizing module lcd" 0 0 "Shell" 0 -1 1462972291852 ""}
{ "Info" "" "" "2016.05.11.15:11:31 Info: Adding lcd_touch_int \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2016.05.11.15:11:31 Info: Adding lcd_touch_int \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1462972291853 ""}
{ "Info" "" "" "2016.05.11.15:11:31 Info: Parameterizing module lcd_touch_int" {  } {  } 0 0 "2016.05.11.15:11:31 Info: Parameterizing module lcd_touch_int" 0 0 "Shell" 0 -1 1462972291855 ""}
{ "Info" "" "" "2016.05.11.15:11:31 Info: Adding led \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2016.05.11.15:11:31 Info: Adding led \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1462972291858 ""}
{ "Info" "" "" "2016.05.11.15:11:31 Info: Parameterizing module led" {  } {  } 0 0 "2016.05.11.15:11:31 Info: Parameterizing module led" 0 0 "Shell" 0 -1 1462972291859 ""}
{ "Info" "" "" "2016.05.11.15:11:31 Info: Adding sdram \[altera_avalon_new_sdram_controller 15.1\]" {  } {  } 0 0 "2016.05.11.15:11:31 Info: Adding sdram \[altera_avalon_new_sdram_controller 15.1\]" 0 0 "Shell" 0 -1 1462972291860 ""}
{ "Info" "" "" "2016.05.11.15:11:31 Info: Parameterizing module sdram" {  } {  } 0 0 "2016.05.11.15:11:31 Info: Parameterizing module sdram" 0 0 "Shell" 0 -1 1462972291861 ""}
{ "Info" "" "" "2016.05.11.15:11:31 Info: Adding sram \[TERASIC_SRAM 1.0\]" {  } {  } 0 0 "2016.05.11.15:11:31 Info: Adding sram \[TERASIC_SRAM 1.0\]" 0 0 "Shell" 0 -1 1462972291862 ""}
{ "Info" "" "" "2016.05.11.15:11:31 Info: Parameterizing module sram" {  } {  } 0 0 "2016.05.11.15:11:31 Info: Parameterizing module sram" 0 0 "Shell" 0 -1 1462972291863 ""}
{ "Info" "" "" "2016.05.11.15:11:31 Info: Adding sw \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2016.05.11.15:11:31 Info: Adding sw \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1462972291864 ""}
{ "Info" "" "" "2016.05.11.15:11:31 Info: Parameterizing module sw" {  } {  } 0 0 "2016.05.11.15:11:31 Info: Parameterizing module sw" 0 0 "Shell" 0 -1 1462972291865 ""}
{ "Info" "" "" "2016.05.11.15:11:31 Info: Adding sysid \[altera_avalon_sysid_qsys 15.1\]" {  } {  } 0 0 "2016.05.11.15:11:31 Info: Adding sysid \[altera_avalon_sysid_qsys 15.1\]" 0 0 "Shell" 0 -1 1462972291866 ""}
{ "Info" "" "" "2016.05.11.15:11:31 Info: Parameterizing module sysid" {  } {  } 0 0 "2016.05.11.15:11:31 Info: Parameterizing module sysid" 0 0 "Shell" 0 -1 1462972291867 ""}
{ "Info" "" "" "2016.05.11.15:11:31 Info: Adding timer \[altera_avalon_timer 15.1\]" {  } {  } 0 0 "2016.05.11.15:11:31 Info: Adding timer \[altera_avalon_timer 15.1\]" 0 0 "Shell" 0 -1 1462972291868 ""}
{ "Info" "" "" "2016.05.11.15:11:31 Info: Parameterizing module timer" {  } {  } 0 0 "2016.05.11.15:11:31 Info: Parameterizing module timer" 0 0 "Shell" 0 -1 1462972291869 ""}
{ "Info" "" "" "2016.05.11.15:11:31 Info: Adding tri_state_bridge_flash_bridge_0 \[altera_tristate_conduit_bridge 15.1\]" {  } {  } 0 0 "2016.05.11.15:11:31 Info: Adding tri_state_bridge_flash_bridge_0 \[altera_tristate_conduit_bridge 15.1\]" 0 0 "Shell" 0 -1 1462972291870 ""}
{ "Info" "" "" "2016.05.11.15:11:31 Info: Parameterizing module tri_state_bridge_flash_bridge_0" {  } {  } 0 0 "2016.05.11.15:11:31 Info: Parameterizing module tri_state_bridge_flash_bridge_0" 0 0 "Shell" 0 -1 1462972291871 ""}
{ "Info" "" "" "2016.05.11.15:11:31 Info: Adding tri_state_bridge_flash_pinSharer_0 \[altera_tristate_conduit_pin_sharer 15.1\]" {  } {  } 0 0 "2016.05.11.15:11:31 Info: Adding tri_state_bridge_flash_pinSharer_0 \[altera_tristate_conduit_pin_sharer 15.1\]" 0 0 "Shell" 0 -1 1462972291872 ""}
{ "Info" "" "" "2016.05.11.15:11:31 Info: Parameterizing module tri_state_bridge_flash_pinSharer_0" {  } {  } 0 0 "2016.05.11.15:11:31 Info: Parameterizing module tri_state_bridge_flash_pinSharer_0" 0 0 "Shell" 0 -1 1462972291873 ""}
{ "Info" "" "" "2016.05.11.15:11:31 Info: Building connections" {  } {  } 0 0 "2016.05.11.15:11:31 Info: Building connections" 0 0 "Shell" 0 -1 1462972291875 ""}
{ "Info" "" "" "2016.05.11.15:11:31 Info: Parameterizing connections" {  } {  } 0 0 "2016.05.11.15:11:31 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1462972291889 ""}
{ "Info" "" "" "2016.05.11.15:11:31 Info: Validating" {  } {  } 0 0 "2016.05.11.15:11:31 Info: Validating" 0 0 "Shell" 0 -1 1462972291893 ""}
{ "Info" "" "" "2016.05.11.15:11:34 Info: Done reading input file" {  } {  } 0 0 "2016.05.11.15:11:34 Info: Done reading input file" 0 0 "Shell" 0 -1 1462972294472 ""}
{ "Warning" "alt_vipvfr131_common_ram_fifo.vhd" "" "2016.05.11.15:11:36 Warning: DE2_115_SOPC.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl" {  } {  } 0 0 "2016.05.11.15:11:36 Warning: DE2_115_SOPC.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl" 0 0 "Shell" 0 -1 1462972296165 ""}
{ "Warning" "" "" "2016.05.11.15:11:36 Warning: DE2_115_SOPC.cfi_flash: Properties (isFlash,isMemoryDevice,isNonVolatileStorage) have been set on interface uas - in composed mode these are ignored" {  } {  } 0 0 "2016.05.11.15:11:36 Warning: DE2_115_SOPC.cfi_flash: Properties (isFlash,isMemoryDevice,isNonVolatileStorage) have been set on interface uas - in composed mode these are ignored" 0 0 "Shell" 0 -1 1462972296166 ""}
{ "Info" "" "" "2016.05.11.15:11:36 Info: DE2_115_SOPC.epcs_flash_controller: Dedicated AS interface is not supported, signals are exported to top level design." {  } {  } 0 0 "2016.05.11.15:11:36 Info: DE2_115_SOPC.epcs_flash_controller: Dedicated AS interface is not supported, signals are exported to top level design." 0 0 "Shell" 0 -1 1462972296167 ""}
{ "Info" "" "" "2016.05.11.15:11:36 Info: DE2_115_SOPC.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2016.05.11.15:11:36 Info: DE2_115_SOPC.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1462972296167 ""}
{ "Info" "" "" "2016.05.11.15:11:36 Info: DE2_115_SOPC.lcd_touch_int: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2016.05.11.15:11:36 Info: DE2_115_SOPC.lcd_touch_int: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1462972296168 ""}
{ "Info" "" "" "2016.05.11.15:11:36 Info: DE2_115_SOPC.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2016.05.11.15:11:36 Info: DE2_115_SOPC.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1462972296169 ""}
{ "Info" "" "" "2016.05.11.15:11:36 Info: DE2_115_SOPC.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2016.05.11.15:11:36 Info: DE2_115_SOPC.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1462972296169 ""}
{ "Info" "" "" "2016.05.11.15:11:36 Info: DE2_115_SOPC.sysid: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2016.05.11.15:11:36 Info: DE2_115_SOPC.sysid: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1462972296170 ""}
{ "Info" "" "" "2016.05.11.15:11:37 Info: DE2_115_SOPC: Generating DE2_115_SOPC \"DE2_115_SOPC\" for SIM_VERILOG" {  } {  } 0 0 "2016.05.11.15:11:37 Info: DE2_115_SOPC: Generating DE2_115_SOPC \"DE2_115_SOPC\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1462972297718 ""}
{ "Info" "" "" "2016.05.11.15:11:42 Info: Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_004.sink0" {  } {  } 0 0 "2016.05.11.15:11:42 Info: Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_004.sink0" 0 0 "Shell" 0 -1 1462972302813 ""}
{ "Info" "" "" "2016.05.11.15:11:42 Info: Inserting clock-crossing logic between cmd_demux_001.src7 and cmd_mux_007.sink0" {  } {  } 0 0 "2016.05.11.15:11:42 Info: Inserting clock-crossing logic between cmd_demux_001.src7 and cmd_mux_007.sink0" 0 0 "Shell" 0 -1 1462972302867 ""}
{ "Info" "" "" "2016.05.11.15:11:42 Info: Inserting clock-crossing logic between cmd_demux_001.src9 and cmd_mux_009.sink0" {  } {  } 0 0 "2016.05.11.15:11:42 Info: Inserting clock-crossing logic between cmd_demux_001.src9 and cmd_mux_009.sink0" 0 0 "Shell" 0 -1 1462972302884 ""}
{ "Info" "" "" "2016.05.11.15:11:42 Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux_001.sink4" {  } {  } 0 0 "2016.05.11.15:11:42 Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux_001.sink4" 0 0 "Shell" 0 -1 1462972302897 ""}
{ "Info" "" "" "2016.05.11.15:11:42 Info: Inserting clock-crossing logic between rsp_demux_007.src0 and rsp_mux_001.sink7" {  } {  } 0 0 "2016.05.11.15:11:42 Info: Inserting clock-crossing logic between rsp_demux_007.src0 and rsp_mux_001.sink7" 0 0 "Shell" 0 -1 1462972302912 ""}
{ "Info" "" "" "2016.05.11.15:11:42 Info: Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux_001.sink9" {  } {  } 0 0 "2016.05.11.15:11:42 Info: Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux_001.sink9" 0 0 "Shell" 0 -1 1462972302929 ""}
{ "Warning" "" "" "2016.05.11.15:11:51 Warning: DE2_115_SOPC: \"No matching role found for epcs_flash_controller:epcs_control_port:dataavailable (dataavailable)\"" {  } {  } 0 0 "2016.05.11.15:11:51 Warning: DE2_115_SOPC: \"No matching role found for epcs_flash_controller:epcs_control_port:dataavailable (dataavailable)\"" 0 0 "Shell" 0 -1 1462972311538 ""}
{ "Warning" "" "" "2016.05.11.15:11:51 Warning: DE2_115_SOPC: \"No matching role found for epcs_flash_controller:epcs_control_port:endofpacket (endofpacket)\"" {  } {  } 0 0 "2016.05.11.15:11:51 Warning: DE2_115_SOPC: \"No matching role found for epcs_flash_controller:epcs_control_port:endofpacket (endofpacket)\"" 0 0 "Shell" 0 -1 1462972311538 ""}
{ "Warning" "" "" "2016.05.11.15:11:51 Warning: DE2_115_SOPC: \"No matching role found for epcs_flash_controller:epcs_control_port:readyfordata (readyfordata)\"" {  } {  } 0 0 "2016.05.11.15:11:51 Warning: DE2_115_SOPC: \"No matching role found for epcs_flash_controller:epcs_control_port:readyfordata (readyfordata)\"" 0 0 "Shell" 0 -1 1462972311539 ""}
{ "Info" "" "" "2016.05.11.15:11:58 Info: alt_vip_itc_0: \"DE2_115_SOPC\" instantiated alt_vip_itc \"alt_vip_itc_0\"" {  } {  } 0 0 "2016.05.11.15:11:58 Info: alt_vip_itc_0: \"DE2_115_SOPC\" instantiated alt_vip_itc \"alt_vip_itc_0\"" 0 0 "Shell" 0 -1 1462972318286 ""}
{ "Info" "" "" "2016.05.11.15:12:03 Info: alt_vip_vfr_0: Generating Verilog simulation model" {  } {  } 0 0 "2016.05.11.15:12:03 Info: alt_vip_vfr_0: Generating Verilog simulation model" 0 0 "Shell" 0 -1 1462972323387 ""}
{ "Warning" "alt_vipvfr131_prc_read_master.v Line: 47" "" "2016.05.11.15:12:42 Warning: Verilog Module Declaration warning at alt_vipvfr131_prc_read_master.v(47): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"alt_vipvfr131_prc_read_master\" File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap" {  } {  } 0 0 "2016.05.11.15:12:42 Warning: Verilog Module Declaration warning at alt_vipvfr131_prc_read_master.v(47): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"alt_vipvfr131_prc_read_master\" File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1462972362237 ""}
{ "Warning" "alt_vipvfr131_prc.v Line: 142" "" "2016.05.11.15:12:42 Warning: Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(142): created implicit net for \"master_clock\" File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap" {  } {  } 0 0 "2016.05.11.15:12:42 Warning: Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(142): created implicit net for \"master_clock\" File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1462972362239 ""}
{ "Warning" "alt_vipvfr131_prc.v Line: 143" "" "2016.05.11.15:12:42 Warning: Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(143): created implicit net for \"master_reset\" File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap" {  } {  } 0 0 "2016.05.11.15:12:42 Warning: Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(143): created implicit net for \"master_reset\" File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1462972362240 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 178" "" "2016.05.11.15:12:42 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): subtype or type has null range File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap" {  } {  } 0 0 "2016.05.11.15:12:42 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): subtype or type has null range File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1462972362240 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 181" "" "2016.05.11.15:12:42 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(181): subtype or type has null range File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap" {  } {  } 0 0 "2016.05.11.15:12:42 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(181): subtype or type has null range File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1462972362241 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 261" "" "2016.05.11.15:12:42 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(261): subtype or type has null range File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap" {  } {  } 0 0 "2016.05.11.15:12:42 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(261): subtype or type has null range File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1462972362241 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 262" "" "2016.05.11.15:12:42 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(262): subtype or type has null range File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap" {  } {  } 0 0 "2016.05.11.15:12:42 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(262): subtype or type has null range File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1462972362242 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 178" "" "2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): object \"wdata_fifo_wrusedw\" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap" {  } {  } 0 0 "2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): object \"wdata_fifo_wrusedw\" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1462972362243 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 179" "" "2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(179): object \"wdata_fifo_full\" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap" {  } {  } 0 0 "2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(179): object \"wdata_fifo_full\" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1462972362243 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 180" "" "2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(180): object \"wdata_fifo_almost_full\" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap" {  } {  } 0 0 "2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(180): object \"wdata_fifo_almost_full\" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1462972362244 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 182" "" "2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(182): object \"wdata_fifo_empty\" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap" {  } {  } 0 0 "2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(182): object \"wdata_fifo_empty\" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1462972362244 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 215" "" "2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(183): object \"wdata_fifo_almost_empty\" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 183\n2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(184): object \"wdata_fifo_wrreq\" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 184\n2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(185): object \"wdata_fifo_data\" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 185\n2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(186): object \"wdata_fifo_rdreq\" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 186\n2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(187): object \"wdata_fifo_q\" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 187\n2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(189): object \"wdata_fifo_empty_next\" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 189\n2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(193): object \"rdata_fifo_full\" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 193\n2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(194): object \"rdata_fifo_almost_full\" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 194\n2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(195): object \"rdata_fifo_rdusedw\" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 195\n2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(197): object \"rdata_fifo_almost_empty\" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 197\n2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(212): object \"cmd_fifo_wrusedw\" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 212\n2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(214): object \"cmd_fifo_almost_full\" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 214\n2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(215): object \"cmd_fifo_rdusedw\" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap" {  } {  } 0 0 "2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(183): object \"wdata_fifo_almost_empty\" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 183\n2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(184): object \"wdata_fifo_wrreq\" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 184\n2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(185): object \"wdata_fifo_data\" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 185\n2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(186): object \"wdata_fifo_rdreq\" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 186\n2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(187): object \"wdata_fifo_q\" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 187\n2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(189): object \"wdata_fifo_empty_next\" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 189\n2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(193): object \"rdata_fifo_full\" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 193\n2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(194): object \"rdata_fifo_almost_full\" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 194\n2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(195): object \"rdata_fifo_rdusedw\" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 195\n2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(197): object \"rdata_fifo_almost_empty\" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 197\n2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(212): object \"cmd_fifo_wrusedw\" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 212\n2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(214): object \"cmd_fifo_almost_full\" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 214\n2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(215): object \"cmd_fifo_rdusedw\" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1462972362277 ""}
{ "Warning" "alt_vipvfr131_common_pulling_width_adapter.vhd Line: 86" "" "2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(217): object \"cmd_fifo_almost_empty\" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 217\n2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"writing\" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 229\n2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"reading\" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 229\n2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(239): object \"wdata_en\" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 239\n2016.05.11.15:12:42 Warning: VHDL Signal Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(260): used implicit default value for signal \"byte_enable_next\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 260\n2016.05.11.15:12:42 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(424): ignored assignment of value to null range File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 424\n2016.05.11.15:12:42 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(425): ignored assignment of value to null range File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 425\n2016.05.11.15:12:42 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(437): ignored assignment of value to null range File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 437\n2016.05.11.15:12:42 Warning: VHDL Process Statement warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641): inferring latch(es) for signal or variable \"byte_enable\", which holds its previous value in one or more paths through the process File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 641\n2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(230): object \"ram_fifo_empty\" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_general_fifo.vhd Line: 230\n2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_ram_fifo.vhd Line: 129\n2016.05.11.15:12:42 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(86): subtype or type has null range File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_pulling_width_adapter.vhd Line: 86\n2016.05.11.15:12:42 Warning: VHDL warning at alt_vipvfr131_common_pulling_width_adapter.vhd(86): ignored assignment of value to null range File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap" {  } {  } 0 0 "2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(217): object \"cmd_fifo_almost_empty\" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 217\n2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"writing\" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 229\n2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"reading\" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 229\n2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(239): object \"wdata_en\" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 239\n2016.05.11.15:12:42 Warning: VHDL Signal Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(260): used implicit default value for signal \"byte_enable_next\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 260\n2016.05.11.15:12:42 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(424): ignored assignment of value to null range File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 424\n2016.05.11.15:12:42 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(425): ignored assignment of value to null range File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 425\n2016.05.11.15:12:42 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(437): ignored assignment of value to null range File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 437\n2016.05.11.15:12:42 Warning: VHDL Process Statement warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641): inferring latch(es) for signal or variable \"byte_enable\", which holds its previous value in one or more paths through the process File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 641\n2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(230): object \"ram_fifo_empty\" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_general_fifo.vhd Line: 230\n2016.05.11.15:12:42 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_ram_fifo.vhd Line: 129\n2016.05.11.15:12:42 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(86): subtype or type has null range File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_pulling_width_adapter.vhd Line: 86\n2016.05.11.15:12:42 Warning: VHDL warning at alt_vipvfr131_common_pulling_width_adapter.vhd(86): ignored assignment of value to null range File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1462972362287 ""}
{ "Warning" "alt_vipvfr131_common_pulling_width_adapter.vhd Line: 102" "" "2016.05.11.15:12:42 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(98): subtype or type has null range File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_pulling_width_adapter.vhd Line: 98\n2016.05.11.15:12:42 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(102): subtype or type has null range File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap" {  } {  } 0 0 "2016.05.11.15:12:42 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(98): subtype or type has null range File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_pulling_width_adapter.vhd Line: 98\n2016.05.11.15:12:42 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(102): subtype or type has null range File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1462972362288 ""}
{ "Warning" "alt_vipvfr131_common_pulling_width_adapter.vhd Line: 102" "" "2016.05.11.15:12:42 Warning: VHDL warning at alt_vipvfr131_common_pulling_width_adapter.vhd(102): ignored assignment of value to null range File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap" {  } {  } 0 0 "2016.05.11.15:12:42 Warning: VHDL warning at alt_vipvfr131_common_pulling_width_adapter.vhd(102): ignored assignment of value to null range File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1462972362289 ""}
{ "Warning" "alt_vipvfr131_common_pulling_width_adapter.vhd Line: 131" "" "2016.05.11.15:12:42 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(131): subtype or type has null range File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap" {  } {  } 0 0 "2016.05.11.15:12:42 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(131): subtype or type has null range File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1462972362289 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_slave.v Line: 72" "" "2016.05.11.15:12:42 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_slave.v Line: 45\n2016.05.11.15:12:42 Warning: Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 35 to match size of target (32) File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap" {  } {  } 0 0 "2016.05.11.15:12:42 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_slave.v Line: 45\n2016.05.11.15:12:42 Warning: Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 35 to match size of target (32) File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1462972362290 ""}
{ "Warning" "alt_vipvfr131_vfr_control_packet_encoder.v Line: 62" "" "2016.05.11.15:12:42 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_slave.v Line: 45\n2016.05.11.15:12:42 Warning: Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 49 to match size of target (32) File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_slave.v Line: 72\n2016.05.11.15:12:42 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_vfr_control_packet_encoder.v(62): inferring latch(es) for variable \"control_data\", which holds its previous value in one or more paths through the always construct File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap" {  } {  } 0 0 "2016.05.11.15:12:42 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_slave.v Line: 45\n2016.05.11.15:12:42 Warning: Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 49 to match size of target (32) File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap/alt_vipvfr131_common_avalon_mm_slave.v Line: 72\n2016.05.11.15:12:42 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_vfr_control_packet_encoder.v(62): inferring latch(es) for variable \"control_data\", which holds its previous value in one or more paths through the always construct File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1462972362292 ""}
{ "Warning" "alt_vipvfr131_vfr_control_packet_encoder.v Line: 82" "" "2016.05.11.15:12:42 Warning: Verilog HDL assignment warning at alt_vipvfr131_vfr_control_packet_encoder.v(82): truncated value with size 32 to match size of target (4) File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap" {  } {  } 0 0 "2016.05.11.15:12:42 Warning: Verilog HDL assignment warning at alt_vipvfr131_vfr_control_packet_encoder.v(82): truncated value with size 32 to match size of target (4) File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1462972362292 ""}
{ "Warning" "alt_vipvfr131_vfr_control_packet_encoder.v Line: 58" "" "2016.05.11.15:12:42 Warning: Net \"control_header_state\[8..7\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0' File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap" {  } {  } 0 0 "2016.05.11.15:12:42 Warning: Net \"control_header_state\[8..7\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0' File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1462972362298 ""}
{ "Warning" "alt_vipvfr131_vfr_control_packet_encoder.v Line: 58" "" "2016.05.11.15:12:42 Warning: Net \"control_header_state\[5..4\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0' File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap" {  } {  } 0 0 "2016.05.11.15:12:42 Warning: Net \"control_header_state\[5..4\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0' File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1462972362299 ""}
{ "Warning" "alt_vipvfr131_vfr_control_packet_encoder.v Line: 58" "" "2016.05.11.15:12:42 Warning: Net \"control_header_state\[2..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0' File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap" {  } {  } 0 0 "2016.05.11.15:12:42 Warning: Net \"control_header_state\[2..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0' File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1462972362301 ""}
{ "Warning" "alt_vipvfr131_vfr_control_packet_encoder.v Line: 59" "" "2016.05.11.15:12:42 Warning: Net \"control_header_data\[8..7\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0' File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap" {  } {  } 0 0 "2016.05.11.15:12:42 Warning: Net \"control_header_data\[8..7\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0' File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1462972362301 ""}
{ "Warning" "alt_vipvfr131_vfr_control_packet_encoder.v Line: 59" "" "2016.05.11.15:12:42 Warning: Net \"control_header_data\[5..4\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0' File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap" {  } {  } 0 0 "2016.05.11.15:12:42 Warning: Net \"control_header_data\[5..4\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0' File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1462972362302 ""}
{ "Warning" "alt_vipvfr131_vfr_control_packet_encoder.v Line: 59" "" "2016.05.11.15:12:42 Warning: Net \"control_header_data\[2..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0' File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap" {  } {  } 0 0 "2016.05.11.15:12:42 Warning: Net \"control_header_data\[2..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0' File: C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0007_sopcqmap" 0 0 "Shell" 0 -1 1462972362303 ""}
{ "Info" "" "" "2016.05.11.15:12:42 Info: alt_vip_vfr_0: Generated simulation model DE2_115_SOPC_alt_vip_vfr_0.vo" {  } {  } 0 0 "2016.05.11.15:12:42 Info: alt_vip_vfr_0: Generated simulation model DE2_115_SOPC_alt_vip_vfr_0.vo" 0 0 "Shell" 0 -1 1462972362643 ""}
{ "Info" "" "" "2016.05.11.15:12:42 Info: alt_vip_vfr_0: \"DE2_115_SOPC\" instantiated alt_vip_vfr \"alt_vip_vfr_0\"" {  } {  } 0 0 "2016.05.11.15:12:42 Info: alt_vip_vfr_0: \"DE2_115_SOPC\" instantiated alt_vip_vfr \"alt_vip_vfr_0\"" 0 0 "Shell" 0 -1 1462972362670 ""}
{ "Info" "" "" "2016.05.11.15:12:48 Info: altpll_0: Generating Verilog simulation model" {  } {  } 0 0 "2016.05.11.15:12:48 Info: altpll_0: Generating Verilog simulation model" 0 0 "Shell" 0 -1 1462972368204 ""}
{ "Info" "" "" "2016.05.11.15:13:25 Info: altpll_0: Generated simulation model DE2_115_SOPC_altpll_0.vo" {  } {  } 0 0 "2016.05.11.15:13:25 Info: altpll_0: Generated simulation model DE2_115_SOPC_altpll_0.vo" 0 0 "Shell" 0 -1 1462972405194 ""}
{ "Info" "" "" "2016.05.11.15:13:25 Info: altpll_0: \"DE2_115_SOPC\" instantiated altpll \"altpll_0\"" {  } {  } 0 0 "2016.05.11.15:13:25 Info: altpll_0: \"DE2_115_SOPC\" instantiated altpll \"altpll_0\"" 0 0 "Shell" 0 -1 1462972405200 ""}
{ "Info" "" "" "2016.05.11.15:13:25 Info: cfi_flash: \"DE2_115_SOPC\" instantiated altera_generic_tristate_controller \"cfi_flash\"" {  } {  } 0 0 "2016.05.11.15:13:25 Info: cfi_flash: \"DE2_115_SOPC\" instantiated altera_generic_tristate_controller \"cfi_flash\"" 0 0 "Shell" 0 -1 1462972405725 ""}
{ "Info" "" "" "2016.05.11.15:13:25 Info: clock_crossing_io: \"DE2_115_SOPC\" instantiated altera_avalon_mm_clock_crossing_bridge \"clock_crossing_io\"" {  } {  } 0 0 "2016.05.11.15:13:25 Info: clock_crossing_io: \"DE2_115_SOPC\" instantiated altera_avalon_mm_clock_crossing_bridge \"clock_crossing_io\"" 0 0 "Shell" 0 -1 1462972405736 ""}
{ "Info" "" "" "2016.05.11.15:13:25 Info: cpu: \"DE2_115_SOPC\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 0 "2016.05.11.15:13:25 Info: cpu: \"DE2_115_SOPC\" instantiated altera_nios2_gen2 \"cpu\"" 0 0 "Shell" 0 -1 1462972405948 ""}
{ "Info" "" "" "2016.05.11.15:13:25 Info: epcs_flash_controller: Starting RTL generation for module 'DE2_115_SOPC_epcs_flash_controller'" {  } {  } 0 0 "2016.05.11.15:13:25 Info: epcs_flash_controller: Starting RTL generation for module 'DE2_115_SOPC_epcs_flash_controller'" 0 0 "Shell" 0 -1 1462972405965 ""}
{ "Info" "  ]" "" "2016.05.11.15:13:25 Info: epcs_flash_controller:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=DE2_115_SOPC_epcs_flash_controller --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0013_epcs_flash_controller_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0013_epcs_flash_controller_gen//DE2_115_SOPC_epcs_flash_controller_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0013_epcs_flash_controller_gen" {  } {  } 0 0 "2016.05.11.15:13:25 Info: epcs_flash_controller:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=DE2_115_SOPC_epcs_flash_controller --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0013_epcs_flash_controller_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0013_epcs_flash_controller_gen//DE2_115_SOPC_epcs_flash_controller_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0013_epcs_flash_controller_gen" 0 0 "Shell" 0 -1 1462972405966 ""}
{ "Info" "" "" "2016.05.11.15:13:27 Info: epcs_flash_controller: Done RTL generation for module 'DE2_115_SOPC_epcs_flash_controller'" {  } {  } 0 0 "2016.05.11.15:13:27 Info: epcs_flash_controller: Done RTL generation for module 'DE2_115_SOPC_epcs_flash_controller'" 0 0 "Shell" 0 -1 1462972407265 ""}
{ "Info" "" "" "2016.05.11.15:13:27 Info: epcs_flash_controller: \"DE2_115_SOPC\" instantiated altera_avalon_epcs_flash_controller \"epcs_flash_controller\"" {  } {  } 0 0 "2016.05.11.15:13:27 Info: epcs_flash_controller: \"DE2_115_SOPC\" instantiated altera_avalon_epcs_flash_controller \"epcs_flash_controller\"" 0 0 "Shell" 0 -1 1462972407279 ""}
{ "Info" "" "" "2016.05.11.15:13:27 Info: i2c_opencores_0: \"DE2_115_SOPC\" instantiated i2c_opencores \"i2c_opencores_0\"" {  } {  } 0 0 "2016.05.11.15:13:27 Info: i2c_opencores_0: \"DE2_115_SOPC\" instantiated i2c_opencores \"i2c_opencores_0\"" 0 0 "Shell" 0 -1 1462972407349 ""}
{ "Info" "" "" "2016.05.11.15:13:27 Info: jtag_uart: Starting RTL generation for module 'DE2_115_SOPC_jtag_uart'" {  } {  } 0 0 "2016.05.11.15:13:27 Info: jtag_uart: Starting RTL generation for module 'DE2_115_SOPC_jtag_uart'" 0 0 "Shell" 0 -1 1462972407414 ""}
{ "Info" "  ]" "" "2016.05.11.15:13:27 Info: jtag_uart:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE2_115_SOPC_jtag_uart --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0015_jtag_uart_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0015_jtag_uart_gen//DE2_115_SOPC_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0015_jtag_uart_gen" {  } {  } 0 0 "2016.05.11.15:13:27 Info: jtag_uart:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE2_115_SOPC_jtag_uart --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0015_jtag_uart_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0015_jtag_uart_gen//DE2_115_SOPC_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0015_jtag_uart_gen" 0 0 "Shell" 0 -1 1462972407415 ""}
{ "Info" "" "" "2016.05.11.15:13:28 Info: jtag_uart: Done RTL generation for module 'DE2_115_SOPC_jtag_uart'" {  } {  } 0 0 "2016.05.11.15:13:28 Info: jtag_uart: Done RTL generation for module 'DE2_115_SOPC_jtag_uart'" 0 0 "Shell" 0 -1 1462972408130 ""}
{ "Info" "" "" "2016.05.11.15:13:28 Info: jtag_uart: \"DE2_115_SOPC\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2016.05.11.15:13:28 Info: jtag_uart: \"DE2_115_SOPC\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1462972408139 ""}
{ "Info" "" "" "2016.05.11.15:13:28 Info: key: Starting RTL generation for module 'DE2_115_SOPC_key'" {  } {  } 0 0 "2016.05.11.15:13:28 Info: key: Starting RTL generation for module 'DE2_115_SOPC_key'" 0 0 "Shell" 0 -1 1462972408167 ""}
{ "Info" "  ]" "" "2016.05.11.15:13:28 Info: key:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SOPC_key --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0016_key_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0016_key_gen//DE2_115_SOPC_key_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0016_key_gen" {  } {  } 0 0 "2016.05.11.15:13:28 Info: key:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SOPC_key --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0016_key_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0016_key_gen//DE2_115_SOPC_key_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0016_key_gen" 0 0 "Shell" 0 -1 1462972408167 ""}
{ "Info" "" "" "2016.05.11.15:13:28 Info: key: Done RTL generation for module 'DE2_115_SOPC_key'" {  } {  } 0 0 "2016.05.11.15:13:28 Info: key: Done RTL generation for module 'DE2_115_SOPC_key'" 0 0 "Shell" 0 -1 1462972408793 ""}
{ "Info" "" "" "2016.05.11.15:13:28 Info: key: \"DE2_115_SOPC\" instantiated altera_avalon_pio \"key\"" {  } {  } 0 0 "2016.05.11.15:13:28 Info: key: \"DE2_115_SOPC\" instantiated altera_avalon_pio \"key\"" 0 0 "Shell" 0 -1 1462972408799 ""}
{ "Info" "" "" "2016.05.11.15:13:28 Info: lcd: Starting RTL generation for module 'DE2_115_SOPC_lcd'" {  } {  } 0 0 "2016.05.11.15:13:28 Info: lcd: Starting RTL generation for module 'DE2_115_SOPC_lcd'" 0 0 "Shell" 0 -1 1462972408810 ""}
{ "Info" "  ]" "" "2016.05.11.15:13:28 Info: lcd:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207 -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207/generate_rtl.pl --name=DE2_115_SOPC_lcd --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0017_lcd_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0017_lcd_gen//DE2_115_SOPC_lcd_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0017_lcd_gen" {  } {  } 0 0 "2016.05.11.15:13:28 Info: lcd:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207 -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207/generate_rtl.pl --name=DE2_115_SOPC_lcd --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0017_lcd_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0017_lcd_gen//DE2_115_SOPC_lcd_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0017_lcd_gen" 0 0 "Shell" 0 -1 1462972408810 ""}
{ "Info" "" "" "2016.05.11.15:13:29 Info: lcd: Done RTL generation for module 'DE2_115_SOPC_lcd'" {  } {  } 0 0 "2016.05.11.15:13:29 Info: lcd: Done RTL generation for module 'DE2_115_SOPC_lcd'" 0 0 "Shell" 0 -1 1462972409236 ""}
{ "Info" "" "" "2016.05.11.15:13:29 Info: lcd: \"DE2_115_SOPC\" instantiated altera_avalon_lcd_16207 \"lcd\"" {  } {  } 0 0 "2016.05.11.15:13:29 Info: lcd: \"DE2_115_SOPC\" instantiated altera_avalon_lcd_16207 \"lcd\"" 0 0 "Shell" 0 -1 1462972409241 ""}
{ "Info" "" "" "2016.05.11.15:13:29 Info: lcd_touch_int: Starting RTL generation for module 'DE2_115_SOPC_lcd_touch_int'" {  } {  } 0 0 "2016.05.11.15:13:29 Info: lcd_touch_int: Starting RTL generation for module 'DE2_115_SOPC_lcd_touch_int'" 0 0 "Shell" 0 -1 1462972409252 ""}
{ "Info" "  ]" "" "2016.05.11.15:13:29 Info: lcd_touch_int:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SOPC_lcd_touch_int --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0018_lcd_touch_int_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0018_lcd_touch_int_gen//DE2_115_SOPC_lcd_touch_int_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0018_lcd_touch_int_gen" {  } {  } 0 0 "2016.05.11.15:13:29 Info: lcd_touch_int:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SOPC_lcd_touch_int --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0018_lcd_touch_int_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0018_lcd_touch_int_gen//DE2_115_SOPC_lcd_touch_int_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0018_lcd_touch_int_gen" 0 0 "Shell" 0 -1 1462972409253 ""}
{ "Info" "" "" "2016.05.11.15:13:29 Info: lcd_touch_int: Done RTL generation for module 'DE2_115_SOPC_lcd_touch_int'" {  } {  } 0 0 "2016.05.11.15:13:29 Info: lcd_touch_int: Done RTL generation for module 'DE2_115_SOPC_lcd_touch_int'" 0 0 "Shell" 0 -1 1462972409601 ""}
{ "Info" "" "" "2016.05.11.15:13:29 Info: lcd_touch_int: \"DE2_115_SOPC\" instantiated altera_avalon_pio \"lcd_touch_int\"" {  } {  } 0 0 "2016.05.11.15:13:29 Info: lcd_touch_int: \"DE2_115_SOPC\" instantiated altera_avalon_pio \"lcd_touch_int\"" 0 0 "Shell" 0 -1 1462972409605 ""}
{ "Info" "" "" "2016.05.11.15:13:29 Info: led: Starting RTL generation for module 'DE2_115_SOPC_led'" {  } {  } 0 0 "2016.05.11.15:13:29 Info: led: Starting RTL generation for module 'DE2_115_SOPC_led'" 0 0 "Shell" 0 -1 1462972409616 ""}
{ "Info" "  ]" "" "2016.05.11.15:13:29 Info: led:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SOPC_led --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0019_led_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0019_led_gen//DE2_115_SOPC_led_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0019_led_gen" {  } {  } 0 0 "2016.05.11.15:13:29 Info: led:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SOPC_led --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0019_led_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0019_led_gen//DE2_115_SOPC_led_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0019_led_gen" 0 0 "Shell" 0 -1 1462972409616 ""}
{ "Info" "" "" "2016.05.11.15:13:29 Info: led: Done RTL generation for module 'DE2_115_SOPC_led'" {  } {  } 0 0 "2016.05.11.15:13:29 Info: led: Done RTL generation for module 'DE2_115_SOPC_led'" 0 0 "Shell" 0 -1 1462972409951 ""}
{ "Info" "" "" "2016.05.11.15:13:29 Info: led: \"DE2_115_SOPC\" instantiated altera_avalon_pio \"led\"" {  } {  } 0 0 "2016.05.11.15:13:29 Info: led: \"DE2_115_SOPC\" instantiated altera_avalon_pio \"led\"" 0 0 "Shell" 0 -1 1462972409955 ""}
{ "Info" "" "" "2016.05.11.15:13:29 Info: sdram: Starting RTL generation for module 'DE2_115_SOPC_sdram'" {  } {  } 0 0 "2016.05.11.15:13:29 Info: sdram: Starting RTL generation for module 'DE2_115_SOPC_sdram'" 0 0 "Shell" 0 -1 1462972409966 ""}
{ "Info" "  ]" "" "2016.05.11.15:13:29 Info: sdram:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE2_115_SOPC_sdram --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0020_sdram_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0020_sdram_gen//DE2_115_SOPC_sdram_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0020_sdram_gen" {  } {  } 0 0 "2016.05.11.15:13:29 Info: sdram:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE2_115_SOPC_sdram --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0020_sdram_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0020_sdram_gen//DE2_115_SOPC_sdram_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0020_sdram_gen" 0 0 "Shell" 0 -1 1462972409967 ""}
{ "Info" "" "" "2016.05.11.15:13:30 Info: sdram: Done RTL generation for module 'DE2_115_SOPC_sdram'" {  } {  } 0 0 "2016.05.11.15:13:30 Info: sdram: Done RTL generation for module 'DE2_115_SOPC_sdram'" 0 0 "Shell" 0 -1 1462972410825 ""}
{ "Info" "" "" "2016.05.11.15:13:30 Info: sdram: \"DE2_115_SOPC\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 0 "2016.05.11.15:13:30 Info: sdram: \"DE2_115_SOPC\" instantiated altera_avalon_new_sdram_controller \"sdram\"" 0 0 "Shell" 0 -1 1462972410830 ""}
{ "Info" "" "" "2016.05.11.15:13:32 Info: sram: \"DE2_115_SOPC\" instantiated TERASIC_SRAM \"sram\"" {  } {  } 0 0 "2016.05.11.15:13:32 Info: sram: \"DE2_115_SOPC\" instantiated TERASIC_SRAM \"sram\"" 0 0 "Shell" 0 -1 1462972412931 ""}
{ "Info" "" "" "2016.05.11.15:13:32 Info: sw: Starting RTL generation for module 'DE2_115_SOPC_sw'" {  } {  } 0 0 "2016.05.11.15:13:32 Info: sw: Starting RTL generation for module 'DE2_115_SOPC_sw'" 0 0 "Shell" 0 -1 1462972412951 ""}
{ "Info" "  ]" "" "2016.05.11.15:13:32 Info: sw:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SOPC_sw --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0022_sw_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0022_sw_gen//DE2_115_SOPC_sw_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0022_sw_gen" {  } {  } 0 0 "2016.05.11.15:13:32 Info: sw:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SOPC_sw --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0022_sw_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0022_sw_gen//DE2_115_SOPC_sw_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0022_sw_gen" 0 0 "Shell" 0 -1 1462972412952 ""}
{ "Info" "" "" "2016.05.11.15:13:33 Info: sw: Done RTL generation for module 'DE2_115_SOPC_sw'" {  } {  } 0 0 "2016.05.11.15:13:33 Info: sw: Done RTL generation for module 'DE2_115_SOPC_sw'" 0 0 "Shell" 0 -1 1462972413559 ""}
{ "Info" "" "" "2016.05.11.15:13:33 Info: sw: \"DE2_115_SOPC\" instantiated altera_avalon_pio \"sw\"" {  } {  } 0 0 "2016.05.11.15:13:33 Info: sw: \"DE2_115_SOPC\" instantiated altera_avalon_pio \"sw\"" 0 0 "Shell" 0 -1 1462972413564 ""}
{ "Info" "" "" "2016.05.11.15:13:33 Info: sysid: Generating Verilog simulation model" {  } {  } 0 0 "2016.05.11.15:13:33 Info: sysid: Generating Verilog simulation model" 0 0 "Shell" 0 -1 1462972413604 ""}
{ "Info" "" "" "2016.05.11.15:14:06 Info: sysid: Generated simulation model DE2_115_SOPC_sysid.vo" {  } {  } 0 0 "2016.05.11.15:14:06 Info: sysid: Generated simulation model DE2_115_SOPC_sysid.vo" 0 0 "Shell" 0 -1 1462972446992 ""}
{ "Info" "" "" "2016.05.11.15:14:06 Info: sysid: \"DE2_115_SOPC\" instantiated altera_avalon_sysid_qsys \"sysid\"" {  } {  } 0 0 "2016.05.11.15:14:06 Info: sysid: \"DE2_115_SOPC\" instantiated altera_avalon_sysid_qsys \"sysid\"" 0 0 "Shell" 0 -1 1462972446999 ""}
{ "Info" "" "" "2016.05.11.15:14:07 Info: timer: Starting RTL generation for module 'DE2_115_SOPC_timer'" {  } {  } 0 0 "2016.05.11.15:14:07 Info: timer: Starting RTL generation for module 'DE2_115_SOPC_timer'" 0 0 "Shell" 0 -1 1462972447148 ""}
{ "Info" "  ]" "" "2016.05.11.15:14:07 Info: timer:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64//perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64//perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE2_115_SOPC_timer --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0026_timer_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0026_timer_gen//DE2_115_SOPC_timer_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0026_timer_gen" {  } {  } 0 0 "2016.05.11.15:14:07 Info: timer:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64//perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64//perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE2_115_SOPC_timer --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0026_timer_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0026_timer_gen//DE2_115_SOPC_timer_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0026_timer_gen" 0 0 "Shell" 0 -1 1462972447149 ""}
{ "Info" "" "" "2016.05.11.15:14:09 Info: timer: Done RTL generation for module 'DE2_115_SOPC_timer'" {  } {  } 0 0 "2016.05.11.15:14:09 Info: timer: Done RTL generation for module 'DE2_115_SOPC_timer'" 0 0 "Shell" 0 -1 1462972449951 ""}
{ "Info" "" "" "2016.05.11.15:14:09 Info: timer: \"DE2_115_SOPC\" instantiated altera_avalon_timer \"timer\"" {  } {  } 0 0 "2016.05.11.15:14:09 Info: timer: \"DE2_115_SOPC\" instantiated altera_avalon_timer \"timer\"" 0 0 "Shell" 0 -1 1462972449961 ""}
{ "Info" "" "" "2016.05.11.15:14:10 Info: tri_state_bridge_flash_bridge_0: \"DE2_115_SOPC\" instantiated altera_tristate_conduit_bridge \"tri_state_bridge_flash_bridge_0\"" {  } {  } 0 0 "2016.05.11.15:14:10 Info: tri_state_bridge_flash_bridge_0: \"DE2_115_SOPC\" instantiated altera_tristate_conduit_bridge \"tri_state_bridge_flash_bridge_0\"" 0 0 "Shell" 0 -1 1462972450280 ""}
{ "Info" "" "" "2016.05.11.15:14:11 Info: tri_state_bridge_flash_pinSharer_0: \"DE2_115_SOPC\" instantiated altera_tristate_conduit_pin_sharer \"tri_state_bridge_flash_pinSharer_0\"" {  } {  } 0 0 "2016.05.11.15:14:11 Info: tri_state_bridge_flash_pinSharer_0: \"DE2_115_SOPC\" instantiated altera_tristate_conduit_pin_sharer \"tri_state_bridge_flash_pinSharer_0\"" 0 0 "Shell" 0 -1 1462972451047 ""}
{ "Info" "" "" "2016.05.11.15:14:20 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.05.11.15:14:20 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1462972460899 ""}
{ "Info" "" "" "2016.05.11.15:14:21 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.05.11.15:14:21 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1462972461374 ""}
{ "Info" "" "" "2016.05.11.15:14:21 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.05.11.15:14:21 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1462972461660 ""}
{ "Info" "" "" "2016.05.11.15:14:21 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.05.11.15:14:21 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1462972461929 ""}
{ "Info" "" "" "2016.05.11.15:14:22 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.05.11.15:14:22 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1462972462410 ""}
{ "Info" "" "" "2016.05.11.15:14:22 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.05.11.15:14:22 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1462972462771 ""}
{ "Info" "" "" "2016.05.11.15:14:23 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.05.11.15:14:23 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1462972463077 ""}
{ "Info" "" "" "2016.05.11.15:14:23 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.05.11.15:14:23 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1462972463345 ""}
{ "Info" "" "" "2016.05.11.15:14:23 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.05.11.15:14:23 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1462972463675 ""}
{ "Info" "" "" "2016.05.11.15:14:23 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.05.11.15:14:23 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1462972463960 ""}
{ "Info" "" "" "2016.05.11.15:14:24 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.05.11.15:14:24 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1462972464219 ""}
{ "Info" "" "" "2016.05.11.15:14:29 Info: mm_interconnect_0: \"DE2_115_SOPC\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2016.05.11.15:14:29 Info: mm_interconnect_0: \"DE2_115_SOPC\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1462972469508 ""}
{ "Info" "" "" "2016.05.11.15:14:33 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.05.11.15:14:33 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1462972473485 ""}
{ "Info" "" "" "2016.05.11.15:14:34 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.05.11.15:14:34 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1462972474056 ""}
{ "Info" "" "" "2016.05.11.15:14:35 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.05.11.15:14:35 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1462972475443 ""}
{ "Info" "" "" "2016.05.11.15:14:35 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.05.11.15:14:35 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1462972475838 ""}
{ "Info" "" "" "2016.05.11.15:14:36 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.05.11.15:14:36 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1462972476080 ""}
{ "Info" "" "" "2016.05.11.15:14:36 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.05.11.15:14:36 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1462972476385 ""}
{ "Info" "" "" "2016.05.11.15:14:37 Info: mm_interconnect_1: \"DE2_115_SOPC\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2016.05.11.15:14:37 Info: mm_interconnect_1: \"DE2_115_SOPC\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1462972477827 ""}
{ "Info" "" "" "2016.05.11.15:14:37 Info: irq_mapper: \"DE2_115_SOPC\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2016.05.11.15:14:37 Info: irq_mapper: \"DE2_115_SOPC\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1462972477882 ""}
{ "Info" "" "" "2016.05.11.15:14:37 Info: irq_synchronizer: \"DE2_115_SOPC\" instantiated altera_irq_clock_crosser \"irq_synchronizer\"" {  } {  } 0 0 "2016.05.11.15:14:37 Info: irq_synchronizer: \"DE2_115_SOPC\" instantiated altera_irq_clock_crosser \"irq_synchronizer\"" 0 0 "Shell" 0 -1 1462972477894 ""}
{ "Info" "" "" "2016.05.11.15:14:37 Info: rst_controller: \"DE2_115_SOPC\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2016.05.11.15:14:37 Info: rst_controller: \"DE2_115_SOPC\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1462972477922 ""}
{ "Info" "" "" "2016.05.11.15:14:37 Info: tdt: \"cfi_flash\" instantiated altera_tristate_controller_translator \"tdt\"" {  } {  } 0 0 "2016.05.11.15:14:37 Info: tdt: \"cfi_flash\" instantiated altera_tristate_controller_translator \"tdt\"" 0 0 "Shell" 0 -1 1462972477934 ""}
{ "Info" "" "" "2016.05.11.15:14:37 Info: slave_translator: \"cfi_flash\" instantiated altera_merlin_slave_translator \"slave_translator\"" {  } {  } 0 0 "2016.05.11.15:14:37 Info: slave_translator: \"cfi_flash\" instantiated altera_merlin_slave_translator \"slave_translator\"" 0 0 "Shell" 0 -1 1462972477953 ""}
{ "Info" "" "" "2016.05.11.15:14:37 Info: tda: \"cfi_flash\" instantiated altera_tristate_controller_aggregator \"tda\"" {  } {  } 0 0 "2016.05.11.15:14:37 Info: tda: \"cfi_flash\" instantiated altera_tristate_controller_aggregator \"tda\"" 0 0 "Shell" 0 -1 1462972477963 ""}
{ "Info" "" "" "2016.05.11.15:14:38 Info: cpu: Starting RTL generation for module 'DE2_115_SOPC_cpu_cpu'" {  } {  } 0 0 "2016.05.11.15:14:38 Info: cpu: Starting RTL generation for module 'DE2_115_SOPC_cpu_cpu'" 0 0 "Shell" 0 -1 1462972478008 ""}
{ "Info" "  ]" "" "2016.05.11.15:14:38 Info: cpu:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64//eperlcmd.exe -I C:/altera_lite/15.1/quartus/bin64//perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=DE2_115_SOPC_cpu_cpu --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0032_cpu_gen/ --quartus_bindir=C:/altera_lite/15.1/quartus/bin64/ --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0032_cpu_gen//DE2_115_SOPC_cpu_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0032_cpu_gen" {  } {  } 0 0 "2016.05.11.15:14:38 Info: cpu:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64//eperlcmd.exe -I C:/altera_lite/15.1/quartus/bin64//perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=DE2_115_SOPC_cpu_cpu --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0032_cpu_gen/ --quartus_bindir=C:/altera_lite/15.1/quartus/bin64/ --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0032_cpu_gen//DE2_115_SOPC_cpu_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0032_cpu_gen" 0 0 "Shell" 0 -1 1462972478009 ""}
{ "Info" "" "" "2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:14:40 (*) Starting Nios II generation" {  } {  } 0 0 "2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:14:40 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1462972534746 ""}
{ "Info" "" "" "2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:14:40 (*)   Checking for plaintext license." {  } {  } 0 0 "2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:14:40 (*)   Checking for plaintext license." 0 0 "Shell" 0 -1 1462972534746 ""}
{ "Info" "" "" "2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:14:42 (*)   Plaintext license not found." {  } {  } 0 0 "2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:14:42 (*)   Plaintext license not found." 0 0 "Shell" 0 -1 1462972534746 ""}
{ "Info" "" "" "2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:14:42 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 0 "2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:14:42 (*)   Checking for encrypted license (non-evaluation)." 0 0 "Shell" 0 -1 1462972534747 ""}
{ "Info" "" "" "2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:14:43 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 0 "2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:14:43 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" 0 0 "Shell" 0 -1 1462972534747 ""}
{ "Info" "" "" "2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:14:43 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:14:43 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1462972534748 ""}
{ "Info" "" "" "2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:14:43 (*)   Creating all objects for CPU" {  } {  } 0 0 "2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:14:43 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1462972534748 ""}
{ "Info" "" "" "2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:14:43 (*)     Testbench" {  } {  } 0 0 "2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:14:43 (*)     Testbench" 0 0 "Shell" 0 -1 1462972534749 ""}
{ "Info" "" "" "2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:14:45 (*)     Instruction decoding" {  } {  } 0 0 "2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:14:45 (*)     Instruction decoding" 0 0 "Shell" 0 -1 1462972534749 ""}
{ "Info" "" "" "2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:14:45 (*)       Instruction fields" {  } {  } 0 0 "2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:14:45 (*)       Instruction fields" 0 0 "Shell" 0 -1 1462972534750 ""}
{ "Info" "" "" "2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:14:45 (*)       Instruction decodes" {  } {  } 0 0 "2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:14:45 (*)       Instruction decodes" 0 0 "Shell" 0 -1 1462972534750 ""}
{ "Info" "" "" "2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:14:47 (*)       Signals for RTL simulation waveforms" {  } {  } 0 0 "2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:14:47 (*)       Signals for RTL simulation waveforms" 0 0 "Shell" 0 -1 1462972534751 ""}
{ "Info" "" "" "2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:14:47 (*)       Instruction controls" {  } {  } 0 0 "2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:14:47 (*)       Instruction controls" 0 0 "Shell" 0 -1 1462972534751 ""}
{ "Info" "" "" "2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:14:47 (*)     Pipeline frontend" {  } {  } 0 0 "2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:14:47 (*)     Pipeline frontend" 0 0 "Shell" 0 -1 1462972534752 ""}
{ "Info" "" "" "2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:14:47 (*)     Pipeline backend" {  } {  } 0 0 "2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:14:47 (*)     Pipeline backend" 0 0 "Shell" 0 -1 1462972534752 ""}
{ "Info" "DE2_115_SOPC_cpu_cpu_nios2_waves.do'" "" "2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:14:54 (*)   Creating 'C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0032_cpu_gen/" {  } {  } 0 0 "2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:14:54 (*)   Creating 'C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0032_cpu_gen/" 0 0 "Shell" 0 -1 1462972534752 ""}
{ "Info" "" "" "2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:14:54 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:14:54 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1462972534753 ""}
{ "Info" "" "" "2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:14:59 (*)   Creating encrypted RTL" {  } {  } 0 0 "2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:14:59 (*)   Creating encrypted RTL" 0 0 "Shell" 0 -1 1462972534753 ""}
{ "Info" "" "" "2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:15:01 (*)   Creating IP functional simulation model" {  } {  } 0 0 "2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:15:01 (*)   Creating IP functional simulation model" 0 0 "Shell" 0 -1 1462972534754 ""}
{ "Info" "" "" "2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:15:34 (*) Done Nios II generation" {  } {  } 0 0 "2016.05.11.15:15:34 Info: cpu: # 2016.05.11 15:15:34 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1462972534754 ""}
{ "Info" "" "" "2016.05.11.15:15:34 Info: cpu: Done RTL generation for module 'DE2_115_SOPC_cpu_cpu'" {  } {  } 0 0 "2016.05.11.15:15:34 Info: cpu: Done RTL generation for module 'DE2_115_SOPC_cpu_cpu'" 0 0 "Shell" 0 -1 1462972534755 ""}
{ "Info" "" "" "2016.05.11.15:15:34 Info: cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2016.05.11.15:15:34 Info: cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1462972534803 ""}
{ "Info" "" "" "2016.05.11.15:15:34 Info: pin_sharer: \"tri_state_bridge_flash_pinSharer_0\" instantiated altera_tristate_conduit_pin_sharer_core \"pin_sharer\"" {  } {  } 0 0 "2016.05.11.15:15:34 Info: pin_sharer: \"tri_state_bridge_flash_pinSharer_0\" instantiated altera_tristate_conduit_pin_sharer_core \"pin_sharer\"" 0 0 "Shell" 0 -1 1462972534992 ""}
{ "Info" "" "" "2016.05.11.15:15:35 Info: arbiter: \"tri_state_bridge_flash_pinSharer_0\" instantiated altera_merlin_std_arbitrator \"arbiter\"" {  } {  } 0 0 "2016.05.11.15:15:35 Info: arbiter: \"tri_state_bridge_flash_pinSharer_0\" instantiated altera_merlin_std_arbitrator \"arbiter\"" 0 0 "Shell" 0 -1 1462972535022 ""}
{ "Info" "" "" "2016.05.11.15:15:35 Info: alt_vip_vfr_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"alt_vip_vfr_0_avalon_master_translator\"" {  } {  } 0 0 "2016.05.11.15:15:35 Info: alt_vip_vfr_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"alt_vip_vfr_0_avalon_master_translator\"" 0 0 "Shell" 0 -1 1462972535043 ""}
{ "Info" "" "" "2016.05.11.15:15:35 Info: alt_vip_vfr_0_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"alt_vip_vfr_0_avalon_master_agent\"" {  } {  } 0 0 "2016.05.11.15:15:35 Info: alt_vip_vfr_0_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"alt_vip_vfr_0_avalon_master_agent\"" 0 0 "Shell" 0 -1 1462972535069 ""}
{ "Info" "" "" "2016.05.11.15:15:35 Info: sdram_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"sdram_s1_agent\"" {  } {  } 0 0 "2016.05.11.15:15:35 Info: sdram_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"sdram_s1_agent\"" 0 0 "Shell" 0 -1 1462972535090 ""}
{ "Info" "" "" "2016.05.11.15:15:35 Info: sdram_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"sdram_s1_agent_rsp_fifo\"" {  } {  } 0 0 "2016.05.11.15:15:35 Info: sdram_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"sdram_s1_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1462972535106 ""}
{ "Info" "" "" "2016.05.11.15:15:35 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2016.05.11.15:15:35 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1462972535140 ""}
{ "Info" "" "" "2016.05.11.15:15:35 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2016.05.11.15:15:35 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1462972535160 ""}
{ "Info" "" "" "2016.05.11.15:15:35 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2016.05.11.15:15:35 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1462972535186 ""}
{ "Info" "" "" "2016.05.11.15:15:35 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2016.05.11.15:15:35 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1462972535215 ""}
{ "Info" "" "" "2016.05.11.15:15:35 Info: router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 0 "2016.05.11.15:15:35 Info: router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" 0 0 "Shell" 0 -1 1462972535235 ""}
{ "Info" "" "" "2016.05.11.15:15:35 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 0 "2016.05.11.15:15:35 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" 0 0 "Shell" 0 -1 1462972535254 ""}
{ "Info" "" "" "2016.05.11.15:15:35 Info: router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" {  } {  } 0 0 "2016.05.11.15:15:35 Info: router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" 0 0 "Shell" 0 -1 1462972535273 ""}
{ "Info" "" "" "2016.05.11.15:15:35 Info: router_013: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_013\"" {  } {  } 0 0 "2016.05.11.15:15:35 Info: router_013: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_013\"" 0 0 "Shell" 0 -1 1462972535294 ""}
{ "Info" "" "" "2016.05.11.15:15:35 Info: cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\"" {  } {  } 0 0 "2016.05.11.15:15:35 Info: cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\"" 0 0 "Shell" 0 -1 1462972535321 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2016.05.11.15:15:35 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation/submodules" {  } {  } 0 0 "2016.05.11.15:15:35 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation/submodules" 0 0 "Shell" 0 -1 1462972535340 ""}
{ "Info" "" "" "2016.05.11.15:15:35 Info: sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" {  } {  } 0 0 "2016.05.11.15:15:35 Info: sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1462972535412 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2016.05.11.15:15:35 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation/submodules" {  } {  } 0 0 "2016.05.11.15:15:35 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation/submodules" 0 0 "Shell" 0 -1 1462972535462 ""}
{ "Info" "" "" "2016.05.11.15:15:35 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2016.05.11.15:15:35 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1462972535483 ""}
{ "Info" "" "" "2016.05.11.15:15:35 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2016.05.11.15:15:35 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1462972535504 ""}
{ "Info" "" "" "2016.05.11.15:15:35 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 0 "2016.05.11.15:15:35 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" 0 0 "Shell" 0 -1 1462972535527 ""}
{ "Info" "" "" "2016.05.11.15:15:35 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2016.05.11.15:15:35 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1462972535579 ""}
{ "Info" "" "" "2016.05.11.15:15:35 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2016.05.11.15:15:35 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1462972535633 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.05.11.15:15:35 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation/submodules" {  } {  } 0 0 "2016.05.11.15:15:35 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation/submodules" 0 0 "Shell" 0 -1 1462972535634 ""}
{ "Info" "" "" "2016.05.11.15:15:35 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2016.05.11.15:15:35 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1462972535660 ""}
{ "Info" "" "" "2016.05.11.15:15:35 Info: rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" {  } {  } 0 0 "2016.05.11.15:15:35 Info: rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" 0 0 "Shell" 0 -1 1462972535678 ""}
{ "Info" "" "" "2016.05.11.15:15:35 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2016.05.11.15:15:35 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1462972535715 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.05.11.15:15:35 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation/submodules" {  } {  } 0 0 "2016.05.11.15:15:35 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation/submodules" 0 0 "Shell" 0 -1 1462972535716 ""}
{ "Info" "" "" "2016.05.11.15:15:35 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2016.05.11.15:15:35 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1462972535761 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.05.11.15:15:35 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation/submodules" {  } {  } 0 0 "2016.05.11.15:15:35 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation/submodules" 0 0 "Shell" 0 -1 1462972535762 ""}
{ "Info" "" "" "2016.05.11.15:15:35 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 0 "2016.05.11.15:15:35 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" 0 0 "Shell" 0 -1 1462972535824 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.05.11.15:15:35 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation/submodules" {  } {  } 0 0 "2016.05.11.15:15:35 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation/submodules" 0 0 "Shell" 0 -1 1462972535825 ""}
{ "Info" "" "" "2016.05.11.15:15:35 Info: sram_avalon_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sram_avalon_slave_rsp_width_adapter\"" {  } {  } 0 0 "2016.05.11.15:15:35 Info: sram_avalon_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sram_avalon_slave_rsp_width_adapter\"" 0 0 "Shell" 0 -1 1462972535852 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2016.05.11.15:15:35 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation/submodules" {  } {  } 0 0 "2016.05.11.15:15:35 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation/submodules" 0 0 "Shell" 0 -1 1462972535866 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2016.05.11.15:15:35 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation/submodules" {  } {  } 0 0 "2016.05.11.15:15:35 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation/submodules" 0 0 "Shell" 0 -1 1462972535867 ""}
{ "Info" "" "" "2016.05.11.15:15:35 Info: crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 0 "2016.05.11.15:15:35 Info: crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" 0 0 "Shell" 0 -1 1462972535882 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2016.05.11.15:15:35 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation/submodules" {  } {  } 0 0 "2016.05.11.15:15:35 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation/submodules" 0 0 "Shell" 0 -1 1462972535885 ""}
{ "Info" "altera_std_synchronizer_nocut.v" "" "2016.05.11.15:15:35 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation/submodules" {  } {  } 0 0 "2016.05.11.15:15:35 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation/submodules" 0 0 "Shell" 0 -1 1462972535886 ""}
{ "Info" "" "" "2016.05.11.15:15:36 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2016.05.11.15:15:36 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1462972536084 ""}
{ "Info" "" "" "2016.05.11.15:15:36 Info: avalon_st_adapter_002: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_002\"" {  } {  } 0 0 "2016.05.11.15:15:36 Info: avalon_st_adapter_002: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_002\"" 0 0 "Shell" 0 -1 1462972536292 ""}
{ "Info" "" "" "2016.05.11.15:15:36 Info: avalon_st_adapter_010: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_010\"" {  } {  } 0 0 "2016.05.11.15:15:36 Info: avalon_st_adapter_010: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_010\"" 0 0 "Shell" 0 -1 1462972536508 ""}
{ "Info" "" "" "2016.05.11.15:15:36 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2016.05.11.15:15:36 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1462972536546 ""}
{ "Info" "" "" "2016.05.11.15:15:36 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2016.05.11.15:15:36 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1462972536580 ""}
{ "Info" "" "" "2016.05.11.15:15:36 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2016.05.11.15:15:36 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1462972536602 ""}
{ "Info" "" "" "2016.05.11.15:15:36 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2016.05.11.15:15:36 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1462972536646 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.05.11.15:15:36 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation/submodules" {  } {  } 0 0 "2016.05.11.15:15:36 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation/submodules" 0 0 "Shell" 0 -1 1462972536647 ""}
{ "Info" "" "" "2016.05.11.15:15:36 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2016.05.11.15:15:36 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1462972536672 ""}
{ "Info" "" "" "2016.05.11.15:15:36 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2016.05.11.15:15:36 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1462972536715 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.05.11.15:15:36 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation/submodules" {  } {  } 0 0 "2016.05.11.15:15:36 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation/submodules" 0 0 "Shell" 0 -1 1462972536716 ""}
{ "Info" "" "" "2016.05.11.15:15:36 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2016.05.11.15:15:36 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1462972536742 ""}
{ "Info" "" "" "2016.05.11.15:15:36 Info: error_adapter_0: \"avalon_st_adapter_002\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2016.05.11.15:15:36 Info: error_adapter_0: \"avalon_st_adapter_002\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1462972536759 ""}
{ "Info" "" "" "2016.05.11.15:15:36 Info: error_adapter_0: \"avalon_st_adapter_010\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2016.05.11.15:15:36 Info: error_adapter_0: \"avalon_st_adapter_010\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1462972536776 ""}
{ "Info" "" "" "2016.05.11.15:15:36 Info: DE2_115_SOPC: Done \"DE2_115_SOPC\" with 70 modules, 135 files" {  } {  } 0 0 "2016.05.11.15:15:36 Info: DE2_115_SOPC: Done \"DE2_115_SOPC\" with 70 modules, 135 files" 0 0 "Shell" 0 -1 1462972536784 ""}
{ "Info" "" "" "2016.05.11.15:15:36 Info: qsys-generate succeeded." {  } {  } 0 0 "2016.05.11.15:15:36 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1462972536906 ""}
{ "Info" "" "" "2016.05.11.15:15:36 Info: Finished: Create simulation model" {  } {  } 0 0 "2016.05.11.15:15:36 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1462972536907 ""}
{ "Info" "" "" "2016.05.11.15:15:36 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2016.05.11.15:15:36 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1462972536907 ""}
{ "Info" " --use-relative-paths=true" "" "2016.05.11.15:15:36 Info: sim-script-gen --spd=D:\\Documents\\Quartus_VHDL\\DE2_115_MTL2_PAINTER\\DE2_115_SOPC\\DE2_115_SOPC.spd --output-directory=D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation" {  } {  } 0 0 "2016.05.11.15:15:36 Info: sim-script-gen --spd=D:\\Documents\\Quartus_VHDL\\DE2_115_MTL2_PAINTER\\DE2_115_SOPC\\DE2_115_SOPC.spd --output-directory=D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation" 0 0 "Shell" 0 -1 1462972536908 ""}
{ "Info" " --use-relative-paths=true" "" "2016.05.11.15:15:36 Info: Doing: ip-make-simscript --spd=D:\\Documents\\Quartus_VHDL\\DE2_115_MTL2_PAINTER\\DE2_115_SOPC\\DE2_115_SOPC.spd --output-directory=D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation" {  } {  } 0 0 "2016.05.11.15:15:36 Info: Doing: ip-make-simscript --spd=D:\\Documents\\Quartus_VHDL\\DE2_115_MTL2_PAINTER\\DE2_115_SOPC\\DE2_115_SOPC.spd --output-directory=D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation" 0 0 "Shell" 0 -1 1462972536918 ""}
{ "Info" " directory:" "" "2016.05.11.15:15:38 Info: Generating the following file(s) for MODELSIM simulator in D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation" {  } {  } 0 0 "2016.05.11.15:15:38 Info: Generating the following file(s) for MODELSIM simulator in D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation" 0 0 "Shell" 0 -1 1462972538723 ""}
{ "Info" "msim_setup.tcl" "" "2016.05.11.15:15:38 Info:     mentor" {  } {  } 0 0 "2016.05.11.15:15:38 Info:     mentor" 0 0 "Shell" 0 -1 1462972538733 ""}
{ "Info" " directory:" "" "2016.05.11.15:15:38 Info: Generating the following file(s) for VCS simulator in D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation" {  } {  } 0 0 "2016.05.11.15:15:38 Info: Generating the following file(s) for VCS simulator in D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation" 0 0 "Shell" 0 -1 1462972538749 ""}
{ "Info" "vcs_setup.sh" "" "2016.05.11.15:15:38 Info:     synopsys/vcs" {  } {  } 0 0 "2016.05.11.15:15:38 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1462972538758 ""}
{ "Info" " directory:" "" "2016.05.11.15:15:38 Info: Generating the following file(s) for VCSMX simulator in D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation" {  } {  } 0 0 "2016.05.11.15:15:38 Info: Generating the following file(s) for VCSMX simulator in D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation" 0 0 "Shell" 0 -1 1462972538770 ""}
{ "Info" "synopsys_sim.setup" "" "2016.05.11.15:15:38 Info:     synopsys/vcsmx" {  } {  } 0 0 "2016.05.11.15:15:38 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1462972538775 ""}
{ "Info" "vcsmx_setup.sh" "" "2016.05.11.15:15:38 Info:     synopsys/vcsmx" {  } {  } 0 0 "2016.05.11.15:15:38 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1462972538781 ""}
{ "Info" " directory:" "" "2016.05.11.15:15:38 Info: Generating the following file(s) for NCSIM simulator in D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation" {  } {  } 0 0 "2016.05.11.15:15:38 Info: Generating the following file(s) for NCSIM simulator in D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation" 0 0 "Shell" 0 -1 1462972538819 ""}
{ "Info" "cds.lib" "" "2016.05.11.15:15:38 Info:     cadence" {  } {  } 0 0 "2016.05.11.15:15:38 Info:     cadence" 0 0 "Shell" 0 -1 1462972538826 ""}
{ "Info" "hdl.var" "" "2016.05.11.15:15:39 Info:     cadence" {  } {  } 0 0 "2016.05.11.15:15:39 Info:     cadence" 0 0 "Shell" 0 -1 1462972539114 ""}
{ "Info" "ncsim_setup.sh" "" "2016.05.11.15:15:39 Info:     cadence" {  } {  } 0 0 "2016.05.11.15:15:39 Info:     cadence" 0 0 "Shell" 0 -1 1462972539120 ""}
{ "Info" " directory" "" "2016.05.11.15:15:39 Info:     60 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2016.05.11.15:15:39 Info:     60 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1462972539120 ""}
{ "Info" " directory:" "" "2016.05.11.15:15:39 Info: Generating the following file(s) for RIVIERA simulator in D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation" {  } {  } 0 0 "2016.05.11.15:15:39 Info: Generating the following file(s) for RIVIERA simulator in D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation" 0 0 "Shell" 0 -1 1462972539150 ""}
{ "Info" "rivierapro_setup.tcl" "" "2016.05.11.15:15:39 Info:     aldec" {  } {  } 0 0 "2016.05.11.15:15:39 Info:     aldec" 0 0 "Shell" 0 -1 1462972539159 ""}
{ "Info" "." "" "2016.05.11.15:15:39 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation" {  } {  } 0 0 "2016.05.11.15:15:39 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/simulation" 0 0 "Shell" 0 -1 1462972539160 ""}
{ "Info" "" "" "2016.05.11.15:15:39 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2016.05.11.15:15:39 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1462972539160 ""}
{ "Info" "" "" "2016.05.11.15:15:39 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2016.05.11.15:15:39 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1462972539160 ""}
{ "Info" "" "" "2016.05.11.15:15:39 Info: qsys-generate D:\\Documents\\Quartus_VHDL\\DE2_115_MTL2_PAINTER\\DE2_115_SOPC.qsys --block-symbol-file --output-directory=D:\\Documents\\Quartus_VHDL\\DE2_115_MTL2_PAINTER\\DE2_115_SOPC --family=\"Cyclone IV E\" --part=EP4CE115F29C7" {  } {  } 0 0 "2016.05.11.15:15:39 Info: qsys-generate D:\\Documents\\Quartus_VHDL\\DE2_115_MTL2_PAINTER\\DE2_115_SOPC.qsys --block-symbol-file --output-directory=D:\\Documents\\Quartus_VHDL\\DE2_115_MTL2_PAINTER\\DE2_115_SOPC --family=\"Cyclone IV E\" --part=EP4CE115F29C7" 0 0 "Shell" 0 -1 1462972539161 ""}
{ "Info" "DE2_115_SOPC.qsys" "" "2016.05.11.15:15:39 Info: Loading DE2_115_MTL2_PAINTER" {  } {  } 0 0 "2016.05.11.15:15:39 Info: Loading DE2_115_MTL2_PAINTER" 0 0 "Shell" 0 -1 1462972539170 ""}
{ "Info" "" "" "2016.05.11.15:15:39 Info: Reading input file" {  } {  } 0 0 "2016.05.11.15:15:39 Info: Reading input file" 0 0 "Shell" 0 -1 1462972539320 ""}
{ "Info" "" "" "2016.05.11.15:15:39 Info: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\]" {  } {  } 0 0 "2016.05.11.15:15:39 Info: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\]" 0 0 "Shell" 0 -1 1462972539326 ""}
{ "Info" "" "" "2016.05.11.15:15:39 Info: Parameterizing module alt_vip_itc_0" {  } {  } 0 0 "2016.05.11.15:15:39 Info: Parameterizing module alt_vip_itc_0" 0 0 "Shell" 0 -1 1462972539328 ""}
{ "Info" "" "" "2016.05.11.15:15:39 Info: Adding alt_vip_vfr_0 \[alt_vip_vfr 14.0\]" {  } {  } 0 0 "2016.05.11.15:15:39 Info: Adding alt_vip_vfr_0 \[alt_vip_vfr 14.0\]" 0 0 "Shell" 0 -1 1462972539329 ""}
{ "Info" "" "" "2016.05.11.15:15:39 Info: Parameterizing module alt_vip_vfr_0" {  } {  } 0 0 "2016.05.11.15:15:39 Info: Parameterizing module alt_vip_vfr_0" 0 0 "Shell" 0 -1 1462972539331 ""}
{ "Info" "" "" "2016.05.11.15:15:39 Info: Adding altpll_0 \[altpll 15.1\]" {  } {  } 0 0 "2016.05.11.15:15:39 Info: Adding altpll_0 \[altpll 15.1\]" 0 0 "Shell" 0 -1 1462972539332 ""}
{ "Info" "" "" "2016.05.11.15:15:39 Info: Parameterizing module altpll_0" {  } {  } 0 0 "2016.05.11.15:15:39 Info: Parameterizing module altpll_0" 0 0 "Shell" 0 -1 1462972539334 ""}
{ "Info" "" "" "2016.05.11.15:15:39 Info: Adding cfi_flash \[altera_generic_tristate_controller 15.1\]" {  } {  } 0 0 "2016.05.11.15:15:39 Info: Adding cfi_flash \[altera_generic_tristate_controller 15.1\]" 0 0 "Shell" 0 -1 1462972539336 ""}
{ "Info" "" "" "2016.05.11.15:15:39 Info: Parameterizing module cfi_flash" {  } {  } 0 0 "2016.05.11.15:15:39 Info: Parameterizing module cfi_flash" 0 0 "Shell" 0 -1 1462972539337 ""}
{ "Info" "" "" "2016.05.11.15:15:39 Info: Adding clk_50 \[clock_source 15.1\]" {  } {  } 0 0 "2016.05.11.15:15:39 Info: Adding clk_50 \[clock_source 15.1\]" 0 0 "Shell" 0 -1 1462972539339 ""}
{ "Info" "" "" "2016.05.11.15:15:39 Info: Parameterizing module clk_50" {  } {  } 0 0 "2016.05.11.15:15:39 Info: Parameterizing module clk_50" 0 0 "Shell" 0 -1 1462972539340 ""}
{ "Info" "" "" "2016.05.11.15:15:39 Info: Adding clock_crossing_io \[altera_avalon_mm_clock_crossing_bridge 15.1\]" {  } {  } 0 0 "2016.05.11.15:15:39 Info: Adding clock_crossing_io \[altera_avalon_mm_clock_crossing_bridge 15.1\]" 0 0 "Shell" 0 -1 1462972539341 ""}
{ "Info" "" "" "2016.05.11.15:15:39 Info: Parameterizing module clock_crossing_io" {  } {  } 0 0 "2016.05.11.15:15:39 Info: Parameterizing module clock_crossing_io" 0 0 "Shell" 0 -1 1462972539342 ""}
{ "Info" "" "" "2016.05.11.15:15:39 Info: Adding cpu \[altera_nios2_gen2 15.1\]" {  } {  } 0 0 "2016.05.11.15:15:39 Info: Adding cpu \[altera_nios2_gen2 15.1\]" 0 0 "Shell" 0 -1 1462972539344 ""}
{ "Info" "" "" "2016.05.11.15:15:39 Info: Parameterizing module cpu" {  } {  } 0 0 "2016.05.11.15:15:39 Info: Parameterizing module cpu" 0 0 "Shell" 0 -1 1462972539348 ""}
{ "Info" "" "" "2016.05.11.15:15:39 Info: Adding epcs_flash_controller \[altera_avalon_epcs_flash_controller 15.1\]" {  } {  } 0 0 "2016.05.11.15:15:39 Info: Adding epcs_flash_controller \[altera_avalon_epcs_flash_controller 15.1\]" 0 0 "Shell" 0 -1 1462972539353 ""}
{ "Info" "" "" "2016.05.11.15:15:39 Info: Parameterizing module epcs_flash_controller" {  } {  } 0 0 "2016.05.11.15:15:39 Info: Parameterizing module epcs_flash_controller" 0 0 "Shell" 0 -1 1462972539354 ""}
{ "Info" "" "" "2016.05.11.15:15:39 Info: Adding i2c_opencores_0 \[i2c_opencores 12.0\]" {  } {  } 0 0 "2016.05.11.15:15:39 Info: Adding i2c_opencores_0 \[i2c_opencores 12.0\]" 0 0 "Shell" 0 -1 1462972539366 ""}
{ "Info" "" "" "2016.05.11.15:15:39 Info: Parameterizing module i2c_opencores_0" {  } {  } 0 0 "2016.05.11.15:15:39 Info: Parameterizing module i2c_opencores_0" 0 0 "Shell" 0 -1 1462972539367 ""}
{ "Info" "" "" "2016.05.11.15:15:39 Info: Adding jtag_uart \[altera_avalon_jtag_uart 15.1\]" {  } {  } 0 0 "2016.05.11.15:15:39 Info: Adding jtag_uart \[altera_avalon_jtag_uart 15.1\]" 0 0 "Shell" 0 -1 1462972539368 ""}
{ "Info" "" "" "2016.05.11.15:15:39 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2016.05.11.15:15:39 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1462972539368 ""}
{ "Info" "" "" "2016.05.11.15:15:39 Info: Adding key \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2016.05.11.15:15:39 Info: Adding key \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1462972539369 ""}
{ "Info" "" "" "2016.05.11.15:15:39 Info: Parameterizing module key" {  } {  } 0 0 "2016.05.11.15:15:39 Info: Parameterizing module key" 0 0 "Shell" 0 -1 1462972539370 ""}
{ "Info" "" "" "2016.05.11.15:15:39 Info: Adding lcd \[altera_avalon_lcd_16207 15.1\]" {  } {  } 0 0 "2016.05.11.15:15:39 Info: Adding lcd \[altera_avalon_lcd_16207 15.1\]" 0 0 "Shell" 0 -1 1462972539371 ""}
{ "Info" "" "" "2016.05.11.15:15:39 Info: Parameterizing module lcd" {  } {  } 0 0 "2016.05.11.15:15:39 Info: Parameterizing module lcd" 0 0 "Shell" 0 -1 1462972539371 ""}
{ "Info" "" "" "2016.05.11.15:15:39 Info: Adding lcd_touch_int \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2016.05.11.15:15:39 Info: Adding lcd_touch_int \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1462972539372 ""}
{ "Info" "" "" "2016.05.11.15:15:39 Info: Parameterizing module lcd_touch_int" {  } {  } 0 0 "2016.05.11.15:15:39 Info: Parameterizing module lcd_touch_int" 0 0 "Shell" 0 -1 1462972539372 ""}
{ "Info" "" "" "2016.05.11.15:15:39 Info: Adding led \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2016.05.11.15:15:39 Info: Adding led \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1462972539373 ""}
{ "Info" "" "" "2016.05.11.15:15:39 Info: Parameterizing module led" {  } {  } 0 0 "2016.05.11.15:15:39 Info: Parameterizing module led" 0 0 "Shell" 0 -1 1462972539373 ""}
{ "Info" "" "" "2016.05.11.15:15:39 Info: Adding sdram \[altera_avalon_new_sdram_controller 15.1\]" {  } {  } 0 0 "2016.05.11.15:15:39 Info: Adding sdram \[altera_avalon_new_sdram_controller 15.1\]" 0 0 "Shell" 0 -1 1462972539374 ""}
{ "Info" "" "" "2016.05.11.15:15:39 Info: Parameterizing module sdram" {  } {  } 0 0 "2016.05.11.15:15:39 Info: Parameterizing module sdram" 0 0 "Shell" 0 -1 1462972539374 ""}
{ "Info" "" "" "2016.05.11.15:15:39 Info: Adding sram \[TERASIC_SRAM 1.0\]" {  } {  } 0 0 "2016.05.11.15:15:39 Info: Adding sram \[TERASIC_SRAM 1.0\]" 0 0 "Shell" 0 -1 1462972539376 ""}
{ "Info" "" "" "2016.05.11.15:15:39 Info: Parameterizing module sram" {  } {  } 0 0 "2016.05.11.15:15:39 Info: Parameterizing module sram" 0 0 "Shell" 0 -1 1462972539377 ""}
{ "Info" "" "" "2016.05.11.15:15:39 Info: Adding sw \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2016.05.11.15:15:39 Info: Adding sw \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1462972539380 ""}
{ "Info" "" "" "2016.05.11.15:15:39 Info: Parameterizing module sw" {  } {  } 0 0 "2016.05.11.15:15:39 Info: Parameterizing module sw" 0 0 "Shell" 0 -1 1462972539383 ""}
{ "Info" "" "" "2016.05.11.15:15:39 Info: Adding sysid \[altera_avalon_sysid_qsys 15.1\]" {  } {  } 0 0 "2016.05.11.15:15:39 Info: Adding sysid \[altera_avalon_sysid_qsys 15.1\]" 0 0 "Shell" 0 -1 1462972539384 ""}
{ "Info" "" "" "2016.05.11.15:15:39 Info: Parameterizing module sysid" {  } {  } 0 0 "2016.05.11.15:15:39 Info: Parameterizing module sysid" 0 0 "Shell" 0 -1 1462972539386 ""}
{ "Info" "" "" "2016.05.11.15:15:39 Info: Adding timer \[altera_avalon_timer 15.1\]" {  } {  } 0 0 "2016.05.11.15:15:39 Info: Adding timer \[altera_avalon_timer 15.1\]" 0 0 "Shell" 0 -1 1462972539387 ""}
{ "Info" "" "" "2016.05.11.15:15:39 Info: Parameterizing module timer" {  } {  } 0 0 "2016.05.11.15:15:39 Info: Parameterizing module timer" 0 0 "Shell" 0 -1 1462972539388 ""}
{ "Info" "" "" "2016.05.11.15:15:39 Info: Adding tri_state_bridge_flash_bridge_0 \[altera_tristate_conduit_bridge 15.1\]" {  } {  } 0 0 "2016.05.11.15:15:39 Info: Adding tri_state_bridge_flash_bridge_0 \[altera_tristate_conduit_bridge 15.1\]" 0 0 "Shell" 0 -1 1462972539391 ""}
{ "Info" "" "" "2016.05.11.15:15:39 Info: Parameterizing module tri_state_bridge_flash_bridge_0" {  } {  } 0 0 "2016.05.11.15:15:39 Info: Parameterizing module tri_state_bridge_flash_bridge_0" 0 0 "Shell" 0 -1 1462972539393 ""}
{ "Info" "" "" "2016.05.11.15:15:39 Info: Adding tri_state_bridge_flash_pinSharer_0 \[altera_tristate_conduit_pin_sharer 15.1\]" {  } {  } 0 0 "2016.05.11.15:15:39 Info: Adding tri_state_bridge_flash_pinSharer_0 \[altera_tristate_conduit_pin_sharer 15.1\]" 0 0 "Shell" 0 -1 1462972539394 ""}
{ "Info" "" "" "2016.05.11.15:15:39 Info: Parameterizing module tri_state_bridge_flash_pinSharer_0" {  } {  } 0 0 "2016.05.11.15:15:39 Info: Parameterizing module tri_state_bridge_flash_pinSharer_0" 0 0 "Shell" 0 -1 1462972539395 ""}
{ "Info" "" "" "2016.05.11.15:15:39 Info: Building connections" {  } {  } 0 0 "2016.05.11.15:15:39 Info: Building connections" 0 0 "Shell" 0 -1 1462972539396 ""}
{ "Info" "" "" "2016.05.11.15:15:39 Info: Parameterizing connections" {  } {  } 0 0 "2016.05.11.15:15:39 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1462972539437 ""}
{ "Info" "" "" "2016.05.11.15:15:39 Info: Validating" {  } {  } 0 0 "2016.05.11.15:15:39 Info: Validating" 0 0 "Shell" 0 -1 1462972539440 ""}
{ "Info" "" "" "2016.05.11.15:15:40 Info: Done reading input file" {  } {  } 0 0 "2016.05.11.15:15:40 Info: Done reading input file" 0 0 "Shell" 0 -1 1462972540990 ""}
{ "Warning" "alt_vipvfr131_common_ram_fifo.vhd" "" "2016.05.11.15:15:41 Warning: DE2_115_SOPC.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl" {  } {  } 0 0 "2016.05.11.15:15:41 Warning: DE2_115_SOPC.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl" 0 0 "Shell" 0 -1 1462972541862 ""}
{ "Warning" "" "" "2016.05.11.15:15:41 Warning: DE2_115_SOPC.cfi_flash: Properties (isFlash,isMemoryDevice,isNonVolatileStorage) have been set on interface uas - in composed mode these are ignored\n2016.05.11.15:15:41 Info: DE2_115_SOPC.epcs_flash_controller: Dedicated AS interface is not supported, signals are exported to top level design." {  } {  } 0 0 "2016.05.11.15:15:41 Warning: DE2_115_SOPC.cfi_flash: Properties (isFlash,isMemoryDevice,isNonVolatileStorage) have been set on interface uas - in composed mode these are ignored\n2016.05.11.15:15:41 Info: DE2_115_SOPC.epcs_flash_controller: Dedicated AS interface is not supported, signals are exported to top level design." 0 0 "Shell" 0 -1 1462972541862 ""}
{ "Info" "" "" "2016.05.11.15:15:41 Info: DE2_115_SOPC.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.\n2016.05.11.15:15:41 Info: DE2_115_SOPC.lcd_touch_int: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2016.05.11.15:15:41 Info: DE2_115_SOPC.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.\n2016.05.11.15:15:41 Info: DE2_115_SOPC.lcd_touch_int: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1462972541862 ""}
{ "Info" "" "" "2016.05.11.15:15:41 Info: DE2_115_SOPC.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2016.05.11.15:15:41 Info: DE2_115_SOPC.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1462972541863 ""}
{ "Info" "" "" "2016.05.11.15:15:41 Info: DE2_115_SOPC.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2016.05.11.15:15:41 Info: DE2_115_SOPC.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1462972541863 ""}
{ "Info" "" "" "2016.05.11.15:15:41 Info: DE2_115_SOPC.sysid: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2016.05.11.15:15:41 Info: DE2_115_SOPC.sysid: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1462972541863 ""}
{ "Info" "" "" "2016.05.11.15:15:42 Info: qsys-generate succeeded." {  } {  } 0 0 "2016.05.11.15:15:42 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1462972542467 ""}
{ "Info" "" "" "2016.05.11.15:15:42 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2016.05.11.15:15:42 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1462972542467 ""}
{ "Info" "" "" "2016.05.11.15:15:42 Info:" {  } {  } 0 0 "2016.05.11.15:15:42 Info:" 0 0 "Shell" 0 -1 1462972542467 ""}
{ "Info" "" "" "2016.05.11.15:15:42 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2016.05.11.15:15:42 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1462972542468 ""}
{ "Info" "" "" "2016.05.11.15:15:42 Info: qsys-generate D:\\Documents\\Quartus_VHDL\\DE2_115_MTL2_PAINTER\\DE2_115_SOPC.qsys --synthesis=VERILOG --output-directory=D:\\Documents\\Quartus_VHDL\\DE2_115_MTL2_PAINTER\\DE2_115_SOPC\\synthesis --family=\"Cyclone IV E\" --part=EP4CE115F29C7" {  } {  } 0 0 "2016.05.11.15:15:42 Info: qsys-generate D:\\Documents\\Quartus_VHDL\\DE2_115_MTL2_PAINTER\\DE2_115_SOPC.qsys --synthesis=VERILOG --output-directory=D:\\Documents\\Quartus_VHDL\\DE2_115_MTL2_PAINTER\\DE2_115_SOPC\\synthesis --family=\"Cyclone IV E\" --part=EP4CE115F29C7" 0 0 "Shell" 0 -1 1462972542468 ""}
{ "Info" "DE2_115_SOPC.qsys" "" "2016.05.11.15:15:42 Info: Loading DE2_115_MTL2_PAINTER" {  } {  } 0 0 "2016.05.11.15:15:42 Info: Loading DE2_115_MTL2_PAINTER" 0 0 "Shell" 0 -1 1462972542476 ""}
{ "Info" "" "" "2016.05.11.15:15:42 Info: Reading input file" {  } {  } 0 0 "2016.05.11.15:15:42 Info: Reading input file" 0 0 "Shell" 0 -1 1462972542739 ""}
{ "Info" "" "" "2016.05.11.15:15:42 Info: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\]" {  } {  } 0 0 "2016.05.11.15:15:42 Info: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\]" 0 0 "Shell" 0 -1 1462972542743 ""}
{ "Info" "" "" "2016.05.11.15:15:42 Info: Parameterizing module alt_vip_itc_0" {  } {  } 0 0 "2016.05.11.15:15:42 Info: Parameterizing module alt_vip_itc_0" 0 0 "Shell" 0 -1 1462972542744 ""}
{ "Info" "" "" "2016.05.11.15:15:42 Info: Adding alt_vip_vfr_0 \[alt_vip_vfr 14.0\]" {  } {  } 0 0 "2016.05.11.15:15:42 Info: Adding alt_vip_vfr_0 \[alt_vip_vfr 14.0\]" 0 0 "Shell" 0 -1 1462972542745 ""}
{ "Info" "" "" "2016.05.11.15:15:42 Info: Parameterizing module alt_vip_vfr_0" {  } {  } 0 0 "2016.05.11.15:15:42 Info: Parameterizing module alt_vip_vfr_0" 0 0 "Shell" 0 -1 1462972542746 ""}
{ "Info" "" "" "2016.05.11.15:15:42 Info: Adding altpll_0 \[altpll 15.1\]" {  } {  } 0 0 "2016.05.11.15:15:42 Info: Adding altpll_0 \[altpll 15.1\]" 0 0 "Shell" 0 -1 1462972542746 ""}
{ "Info" "" "" "2016.05.11.15:15:42 Info: Parameterizing module altpll_0" {  } {  } 0 0 "2016.05.11.15:15:42 Info: Parameterizing module altpll_0" 0 0 "Shell" 0 -1 1462972542746 ""}
{ "Info" "" "" "2016.05.11.15:15:42 Info: Adding cfi_flash \[altera_generic_tristate_controller 15.1\]" {  } {  } 0 0 "2016.05.11.15:15:42 Info: Adding cfi_flash \[altera_generic_tristate_controller 15.1\]" 0 0 "Shell" 0 -1 1462972542748 ""}
{ "Info" "" "" "2016.05.11.15:15:42 Info: Parameterizing module cfi_flash" {  } {  } 0 0 "2016.05.11.15:15:42 Info: Parameterizing module cfi_flash" 0 0 "Shell" 0 -1 1462972542749 ""}
{ "Info" "" "" "2016.05.11.15:15:42 Info: Adding clk_50 \[clock_source 15.1\]" {  } {  } 0 0 "2016.05.11.15:15:42 Info: Adding clk_50 \[clock_source 15.1\]" 0 0 "Shell" 0 -1 1462972542751 ""}
{ "Info" "" "" "2016.05.11.15:15:42 Info: Parameterizing module clk_50" {  } {  } 0 0 "2016.05.11.15:15:42 Info: Parameterizing module clk_50" 0 0 "Shell" 0 -1 1462972542751 ""}
{ "Info" "" "" "2016.05.11.15:15:42 Info: Adding clock_crossing_io \[altera_avalon_mm_clock_crossing_bridge 15.1\]" {  } {  } 0 0 "2016.05.11.15:15:42 Info: Adding clock_crossing_io \[altera_avalon_mm_clock_crossing_bridge 15.1\]" 0 0 "Shell" 0 -1 1462972542752 ""}
{ "Info" "" "" "2016.05.11.15:15:42 Info: Parameterizing module clock_crossing_io" {  } {  } 0 0 "2016.05.11.15:15:42 Info: Parameterizing module clock_crossing_io" 0 0 "Shell" 0 -1 1462972542753 ""}
{ "Info" "" "" "2016.05.11.15:15:42 Info: Adding cpu \[altera_nios2_gen2 15.1\]" {  } {  } 0 0 "2016.05.11.15:15:42 Info: Adding cpu \[altera_nios2_gen2 15.1\]" 0 0 "Shell" 0 -1 1462972542754 ""}
{ "Info" "" "" "2016.05.11.15:15:42 Info: Parameterizing module cpu" {  } {  } 0 0 "2016.05.11.15:15:42 Info: Parameterizing module cpu" 0 0 "Shell" 0 -1 1462972542757 ""}
{ "Info" "" "" "2016.05.11.15:15:42 Info: Adding epcs_flash_controller \[altera_avalon_epcs_flash_controller 15.1\]" {  } {  } 0 0 "2016.05.11.15:15:42 Info: Adding epcs_flash_controller \[altera_avalon_epcs_flash_controller 15.1\]" 0 0 "Shell" 0 -1 1462972542760 ""}
{ "Info" "" "" "2016.05.11.15:15:42 Info: Parameterizing module epcs_flash_controller" {  } {  } 0 0 "2016.05.11.15:15:42 Info: Parameterizing module epcs_flash_controller" 0 0 "Shell" 0 -1 1462972542761 ""}
{ "Info" "" "" "2016.05.11.15:15:42 Info: Adding i2c_opencores_0 \[i2c_opencores 12.0\]" {  } {  } 0 0 "2016.05.11.15:15:42 Info: Adding i2c_opencores_0 \[i2c_opencores 12.0\]" 0 0 "Shell" 0 -1 1462972542761 ""}
{ "Info" "" "" "2016.05.11.15:15:42 Info: Parameterizing module i2c_opencores_0" {  } {  } 0 0 "2016.05.11.15:15:42 Info: Parameterizing module i2c_opencores_0" 0 0 "Shell" 0 -1 1462972542762 ""}
{ "Info" "" "" "2016.05.11.15:15:42 Info: Adding jtag_uart \[altera_avalon_jtag_uart 15.1\]" {  } {  } 0 0 "2016.05.11.15:15:42 Info: Adding jtag_uart \[altera_avalon_jtag_uart 15.1\]" 0 0 "Shell" 0 -1 1462972542762 ""}
{ "Info" "" "" "2016.05.11.15:15:42 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2016.05.11.15:15:42 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1462972542763 ""}
{ "Info" "" "" "2016.05.11.15:15:42 Info: Adding key \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2016.05.11.15:15:42 Info: Adding key \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1462972542764 ""}
{ "Info" "" "" "2016.05.11.15:15:42 Info: Parameterizing module key" {  } {  } 0 0 "2016.05.11.15:15:42 Info: Parameterizing module key" 0 0 "Shell" 0 -1 1462972542764 ""}
{ "Info" "" "" "2016.05.11.15:15:42 Info: Adding lcd \[altera_avalon_lcd_16207 15.1\]" {  } {  } 0 0 "2016.05.11.15:15:42 Info: Adding lcd \[altera_avalon_lcd_16207 15.1\]" 0 0 "Shell" 0 -1 1462972542770 ""}
{ "Info" "" "" "2016.05.11.15:15:42 Info: Parameterizing module lcd" {  } {  } 0 0 "2016.05.11.15:15:42 Info: Parameterizing module lcd" 0 0 "Shell" 0 -1 1462972542771 ""}
{ "Info" "" "" "2016.05.11.15:15:42 Info: Adding lcd_touch_int \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2016.05.11.15:15:42 Info: Adding lcd_touch_int \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1462972542771 ""}
{ "Info" "" "" "2016.05.11.15:15:42 Info: Parameterizing module lcd_touch_int" {  } {  } 0 0 "2016.05.11.15:15:42 Info: Parameterizing module lcd_touch_int" 0 0 "Shell" 0 -1 1462972542772 ""}
{ "Info" "" "" "2016.05.11.15:15:42 Info: Adding led \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2016.05.11.15:15:42 Info: Adding led \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1462972542772 ""}
{ "Info" "" "" "2016.05.11.15:15:42 Info: Parameterizing module led" {  } {  } 0 0 "2016.05.11.15:15:42 Info: Parameterizing module led" 0 0 "Shell" 0 -1 1462972542773 ""}
{ "Info" "" "" "2016.05.11.15:15:42 Info: Adding sdram \[altera_avalon_new_sdram_controller 15.1\]" {  } {  } 0 0 "2016.05.11.15:15:42 Info: Adding sdram \[altera_avalon_new_sdram_controller 15.1\]" 0 0 "Shell" 0 -1 1462972542774 ""}
{ "Info" "" "" "2016.05.11.15:15:42 Info: Parameterizing module sdram" {  } {  } 0 0 "2016.05.11.15:15:42 Info: Parameterizing module sdram" 0 0 "Shell" 0 -1 1462972542775 ""}
{ "Info" "" "" "2016.05.11.15:15:42 Info: Adding sram \[TERASIC_SRAM 1.0\]" {  } {  } 0 0 "2016.05.11.15:15:42 Info: Adding sram \[TERASIC_SRAM 1.0\]" 0 0 "Shell" 0 -1 1462972542776 ""}
{ "Info" "" "" "2016.05.11.15:15:42 Info: Parameterizing module sram" {  } {  } 0 0 "2016.05.11.15:15:42 Info: Parameterizing module sram" 0 0 "Shell" 0 -1 1462972542777 ""}
{ "Info" "" "" "2016.05.11.15:15:42 Info: Adding sw \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2016.05.11.15:15:42 Info: Adding sw \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1462972542777 ""}
{ "Info" "" "" "2016.05.11.15:15:42 Info: Parameterizing module sw" {  } {  } 0 0 "2016.05.11.15:15:42 Info: Parameterizing module sw" 0 0 "Shell" 0 -1 1462972542778 ""}
{ "Info" "" "" "2016.05.11.15:15:42 Info: Adding sysid \[altera_avalon_sysid_qsys 15.1\]" {  } {  } 0 0 "2016.05.11.15:15:42 Info: Adding sysid \[altera_avalon_sysid_qsys 15.1\]" 0 0 "Shell" 0 -1 1462972542778 ""}
{ "Info" "" "" "2016.05.11.15:15:42 Info: Parameterizing module sysid" {  } {  } 0 0 "2016.05.11.15:15:42 Info: Parameterizing module sysid" 0 0 "Shell" 0 -1 1462972542779 ""}
{ "Info" "" "" "2016.05.11.15:15:42 Info: Adding timer \[altera_avalon_timer 15.1\]" {  } {  } 0 0 "2016.05.11.15:15:42 Info: Adding timer \[altera_avalon_timer 15.1\]" 0 0 "Shell" 0 -1 1462972542779 ""}
{ "Info" "" "" "2016.05.11.15:15:42 Info: Parameterizing module timer" {  } {  } 0 0 "2016.05.11.15:15:42 Info: Parameterizing module timer" 0 0 "Shell" 0 -1 1462972542779 ""}
{ "Info" "" "" "2016.05.11.15:15:42 Info: Adding tri_state_bridge_flash_bridge_0 \[altera_tristate_conduit_bridge 15.1\]" {  } {  } 0 0 "2016.05.11.15:15:42 Info: Adding tri_state_bridge_flash_bridge_0 \[altera_tristate_conduit_bridge 15.1\]" 0 0 "Shell" 0 -1 1462972542780 ""}
{ "Info" "" "" "2016.05.11.15:15:42 Info: Parameterizing module tri_state_bridge_flash_bridge_0" {  } {  } 0 0 "2016.05.11.15:15:42 Info: Parameterizing module tri_state_bridge_flash_bridge_0" 0 0 "Shell" 0 -1 1462972542780 ""}
{ "Info" "" "" "2016.05.11.15:15:42 Info: Adding tri_state_bridge_flash_pinSharer_0 \[altera_tristate_conduit_pin_sharer 15.1\]" {  } {  } 0 0 "2016.05.11.15:15:42 Info: Adding tri_state_bridge_flash_pinSharer_0 \[altera_tristate_conduit_pin_sharer 15.1\]" 0 0 "Shell" 0 -1 1462972542781 ""}
{ "Info" "" "" "2016.05.11.15:15:42 Info: Parameterizing module tri_state_bridge_flash_pinSharer_0" {  } {  } 0 0 "2016.05.11.15:15:42 Info: Parameterizing module tri_state_bridge_flash_pinSharer_0" 0 0 "Shell" 0 -1 1462972542781 ""}
{ "Info" "" "" "2016.05.11.15:15:42 Info: Building connections" {  } {  } 0 0 "2016.05.11.15:15:42 Info: Building connections" 0 0 "Shell" 0 -1 1462972542781 ""}
{ "Info" "" "" "2016.05.11.15:15:42 Info: Parameterizing connections" {  } {  } 0 0 "2016.05.11.15:15:42 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1462972542789 ""}
{ "Info" "" "" "2016.05.11.15:15:42 Info: Validating" {  } {  } 0 0 "2016.05.11.15:15:42 Info: Validating" 0 0 "Shell" 0 -1 1462972542791 ""}
{ "Info" "" "" "2016.05.11.15:15:44 Info: Done reading input file" {  } {  } 0 0 "2016.05.11.15:15:44 Info: Done reading input file" 0 0 "Shell" 0 -1 1462972544541 ""}
{ "Warning" "alt_vipvfr131_common_ram_fifo.vhd" "" "2016.05.11.15:15:45 Warning: DE2_115_SOPC.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl" {  } {  } 0 0 "2016.05.11.15:15:45 Warning: DE2_115_SOPC.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/altera_lite/15.1/ip/altera/frame_reader/common_hdl" 0 0 "Shell" 0 -1 1462972545435 ""}
{ "Warning" "" "" "2016.05.11.15:15:45 Warning: DE2_115_SOPC.cfi_flash: Properties (isFlash,isMemoryDevice,isNonVolatileStorage) have been set on interface uas - in composed mode these are ignored" {  } {  } 0 0 "2016.05.11.15:15:45 Warning: DE2_115_SOPC.cfi_flash: Properties (isFlash,isMemoryDevice,isNonVolatileStorage) have been set on interface uas - in composed mode these are ignored" 0 0 "Shell" 0 -1 1462972545435 ""}
{ "Info" "" "" "2016.05.11.15:15:45 Info: DE2_115_SOPC.epcs_flash_controller: Dedicated AS interface is not supported, signals are exported to top level design." {  } {  } 0 0 "2016.05.11.15:15:45 Info: DE2_115_SOPC.epcs_flash_controller: Dedicated AS interface is not supported, signals are exported to top level design." 0 0 "Shell" 0 -1 1462972545435 ""}
{ "Info" "" "" "2016.05.11.15:15:45 Info: DE2_115_SOPC.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2016.05.11.15:15:45 Info: DE2_115_SOPC.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1462972545435 ""}
{ "Info" "" "" "2016.05.11.15:15:45 Info: DE2_115_SOPC.lcd_touch_int: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2016.05.11.15:15:45 Info: DE2_115_SOPC.lcd_touch_int: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1462972545436 ""}
{ "Info" "" "" "2016.05.11.15:15:45 Info: DE2_115_SOPC.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2016.05.11.15:15:45 Info: DE2_115_SOPC.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1462972545436 ""}
{ "Info" "" "" "2016.05.11.15:15:45 Info: DE2_115_SOPC.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2016.05.11.15:15:45 Info: DE2_115_SOPC.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1462972545436 ""}
{ "Info" "" "" "2016.05.11.15:15:45 Info: DE2_115_SOPC.sysid: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2016.05.11.15:15:45 Info: DE2_115_SOPC.sysid: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1462972545436 ""}
{ "Info" "" "" "2016.05.11.15:15:46 Info: DE2_115_SOPC: Generating DE2_115_SOPC \"DE2_115_SOPC\" for QUARTUS_SYNTH" {  } {  } 0 0 "2016.05.11.15:15:46 Info: DE2_115_SOPC: Generating DE2_115_SOPC \"DE2_115_SOPC\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1462972546348 ""}
{ "Info" "" "" "2016.05.11.15:15:48 Info: Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_004.sink0" {  } {  } 0 0 "2016.05.11.15:15:48 Info: Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_004.sink0" 0 0 "Shell" 0 -1 1462972548617 ""}
{ "Info" "" "" "2016.05.11.15:15:48 Info: Inserting clock-crossing logic between cmd_demux_001.src7 and cmd_mux_007.sink0" {  } {  } 0 0 "2016.05.11.15:15:48 Info: Inserting clock-crossing logic between cmd_demux_001.src7 and cmd_mux_007.sink0" 0 0 "Shell" 0 -1 1462972548621 ""}
{ "Info" "" "" "2016.05.11.15:15:48 Info: Inserting clock-crossing logic between cmd_demux_001.src9 and cmd_mux_009.sink0" {  } {  } 0 0 "2016.05.11.15:15:48 Info: Inserting clock-crossing logic between cmd_demux_001.src9 and cmd_mux_009.sink0" 0 0 "Shell" 0 -1 1462972548627 ""}
{ "Info" "" "" "2016.05.11.15:15:48 Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux_001.sink4" {  } {  } 0 0 "2016.05.11.15:15:48 Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux_001.sink4" 0 0 "Shell" 0 -1 1462972548632 ""}
{ "Info" "" "" "2016.05.11.15:15:48 Info: Inserting clock-crossing logic between rsp_demux_007.src0 and rsp_mux_001.sink7" {  } {  } 0 0 "2016.05.11.15:15:48 Info: Inserting clock-crossing logic between rsp_demux_007.src0 and rsp_mux_001.sink7" 0 0 "Shell" 0 -1 1462972548638 ""}
{ "Info" "" "" "2016.05.11.15:15:48 Info: Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux_001.sink9" {  } {  } 0 0 "2016.05.11.15:15:48 Info: Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux_001.sink9" 0 0 "Shell" 0 -1 1462972548644 ""}
{ "Warning" "" "" "2016.05.11.15:15:55 Warning: DE2_115_SOPC: \"No matching role found for epcs_flash_controller:epcs_control_port:dataavailable (dataavailable)\"" {  } {  } 0 0 "2016.05.11.15:15:55 Warning: DE2_115_SOPC: \"No matching role found for epcs_flash_controller:epcs_control_port:dataavailable (dataavailable)\"" 0 0 "Shell" 0 -1 1462972555145 ""}
{ "Warning" "" "" "2016.05.11.15:15:55 Warning: DE2_115_SOPC: \"No matching role found for epcs_flash_controller:epcs_control_port:endofpacket (endofpacket)\"" {  } {  } 0 0 "2016.05.11.15:15:55 Warning: DE2_115_SOPC: \"No matching role found for epcs_flash_controller:epcs_control_port:endofpacket (endofpacket)\"" 0 0 "Shell" 0 -1 1462972555145 ""}
{ "Warning" "" "" "2016.05.11.15:15:55 Warning: DE2_115_SOPC: \"No matching role found for epcs_flash_controller:epcs_control_port:readyfordata (readyfordata)\"" {  } {  } 0 0 "2016.05.11.15:15:55 Warning: DE2_115_SOPC: \"No matching role found for epcs_flash_controller:epcs_control_port:readyfordata (readyfordata)\"" 0 0 "Shell" 0 -1 1462972555145 ""}
{ "Info" "" "" "2016.05.11.15:15:56 Info: alt_vip_itc_0: \"DE2_115_SOPC\" instantiated alt_vip_itc \"alt_vip_itc_0\"" {  } {  } 0 0 "2016.05.11.15:15:56 Info: alt_vip_itc_0: \"DE2_115_SOPC\" instantiated alt_vip_itc \"alt_vip_itc_0\"" 0 0 "Shell" 0 -1 1462972556204 ""}
{ "Info" "" "" "2016.05.11.15:15:56 Info: alt_vip_vfr_0: \"DE2_115_SOPC\" instantiated alt_vip_vfr \"alt_vip_vfr_0\"" {  } {  } 0 0 "2016.05.11.15:15:56 Info: alt_vip_vfr_0: \"DE2_115_SOPC\" instantiated alt_vip_vfr \"alt_vip_vfr_0\"" 0 0 "Shell" 0 -1 1462972556293 ""}
{ "Info" "" "" "2016.05.11.15:15:58 Info: altpll_0: \"DE2_115_SOPC\" instantiated altpll \"altpll_0\"" {  } {  } 0 0 "2016.05.11.15:15:58 Info: altpll_0: \"DE2_115_SOPC\" instantiated altpll \"altpll_0\"" 0 0 "Shell" 0 -1 1462972558187 ""}
{ "Info" "" "" "2016.05.11.15:15:58 Info: cfi_flash: \"DE2_115_SOPC\" instantiated altera_generic_tristate_controller \"cfi_flash\"" {  } {  } 0 0 "2016.05.11.15:15:58 Info: cfi_flash: \"DE2_115_SOPC\" instantiated altera_generic_tristate_controller \"cfi_flash\"" 0 0 "Shell" 0 -1 1462972558629 ""}
{ "Info" "" "" "2016.05.11.15:15:58 Info: clock_crossing_io: \"DE2_115_SOPC\" instantiated altera_avalon_mm_clock_crossing_bridge \"clock_crossing_io\"" {  } {  } 0 0 "2016.05.11.15:15:58 Info: clock_crossing_io: \"DE2_115_SOPC\" instantiated altera_avalon_mm_clock_crossing_bridge \"clock_crossing_io\"" 0 0 "Shell" 0 -1 1462972558642 ""}
{ "Info" "" "" "2016.05.11.15:15:58 Info: cpu: \"DE2_115_SOPC\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 0 "2016.05.11.15:15:58 Info: cpu: \"DE2_115_SOPC\" instantiated altera_nios2_gen2 \"cpu\"" 0 0 "Shell" 0 -1 1462972558873 ""}
{ "Info" "" "" "2016.05.11.15:15:58 Info: epcs_flash_controller: Starting RTL generation for module 'DE2_115_SOPC_epcs_flash_controller'" {  } {  } 0 0 "2016.05.11.15:15:58 Info: epcs_flash_controller: Starting RTL generation for module 'DE2_115_SOPC_epcs_flash_controller'" 0 0 "Shell" 0 -1 1462972558888 ""}
{ "Info" "DE2_115_SOPC_epcs_flash_controller_component_configuration.pl  --do_build_sim=0  ]" "" "2016.05.11.15:15:58 Info: epcs_flash_controller:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=DE2_115_SOPC_epcs_flash_controller --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0072_epcs_flash_controller_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0072_epcs_flash_controller_gen/" {  } {  } 0 0 "2016.05.11.15:15:58 Info: epcs_flash_controller:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=DE2_115_SOPC_epcs_flash_controller --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0072_epcs_flash_controller_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0072_epcs_flash_controller_gen/" 0 0 "Shell" 0 -1 1462972558888 ""}
{ "Info" "" "" "2016.05.11.15:15:59 Info: epcs_flash_controller: Done RTL generation for module 'DE2_115_SOPC_epcs_flash_controller'" {  } {  } 0 0 "2016.05.11.15:15:59 Info: epcs_flash_controller: Done RTL generation for module 'DE2_115_SOPC_epcs_flash_controller'" 0 0 "Shell" 0 -1 1462972559597 ""}
{ "Info" "" "" "2016.05.11.15:15:59 Info: epcs_flash_controller: \"DE2_115_SOPC\" instantiated altera_avalon_epcs_flash_controller \"epcs_flash_controller\"" {  } {  } 0 0 "2016.05.11.15:15:59 Info: epcs_flash_controller: \"DE2_115_SOPC\" instantiated altera_avalon_epcs_flash_controller \"epcs_flash_controller\"" 0 0 "Shell" 0 -1 1462972559604 ""}
{ "Info" "" "" "2016.05.11.15:15:59 Info: i2c_opencores_0: \"DE2_115_SOPC\" instantiated i2c_opencores \"i2c_opencores_0\"" {  } {  } 0 0 "2016.05.11.15:15:59 Info: i2c_opencores_0: \"DE2_115_SOPC\" instantiated i2c_opencores \"i2c_opencores_0\"" 0 0 "Shell" 0 -1 1462972559613 ""}
{ "Info" "" "" "2016.05.11.15:15:59 Info: jtag_uart: Starting RTL generation for module 'DE2_115_SOPC_jtag_uart'" {  } {  } 0 0 "2016.05.11.15:15:59 Info: jtag_uart: Starting RTL generation for module 'DE2_115_SOPC_jtag_uart'" 0 0 "Shell" 0 -1 1462972559647 ""}
{ "Info" "DE2_115_SOPC_jtag_uart_component_configuration.pl  --do_build_sim=0  ]" "" "2016.05.11.15:15:59 Info: jtag_uart:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE2_115_SOPC_jtag_uart --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0074_jtag_uart_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0074_jtag_uart_gen/" {  } {  } 0 0 "2016.05.11.15:15:59 Info: jtag_uart:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE2_115_SOPC_jtag_uart --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0074_jtag_uart_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0074_jtag_uart_gen/" 0 0 "Shell" 0 -1 1462972559648 ""}
{ "Info" "" "" "2016.05.11.15:16:00 Info: jtag_uart: Done RTL generation for module 'DE2_115_SOPC_jtag_uart'" {  } {  } 0 0 "2016.05.11.15:16:00 Info: jtag_uart: Done RTL generation for module 'DE2_115_SOPC_jtag_uart'" 0 0 "Shell" 0 -1 1462972560250 ""}
{ "Info" "" "" "2016.05.11.15:16:00 Info: jtag_uart: \"DE2_115_SOPC\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2016.05.11.15:16:00 Info: jtag_uart: \"DE2_115_SOPC\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1462972560257 ""}
{ "Info" "" "" "2016.05.11.15:16:00 Info: key: Starting RTL generation for module 'DE2_115_SOPC_key'" {  } {  } 0 0 "2016.05.11.15:16:00 Info: key: Starting RTL generation for module 'DE2_115_SOPC_key'" 0 0 "Shell" 0 -1 1462972560272 ""}
{ "Info" "DE2_115_SOPC_key_component_configuration.pl  --do_build_sim=0  ]" "" "2016.05.11.15:16:00 Info: key:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SOPC_key --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0075_key_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0075_key_gen/" {  } {  } 0 0 "2016.05.11.15:16:00 Info: key:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SOPC_key --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0075_key_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0075_key_gen/" 0 0 "Shell" 0 -1 1462972560272 ""}
{ "Info" "" "" "2016.05.11.15:16:00 Info: key: Done RTL generation for module 'DE2_115_SOPC_key'" {  } {  } 0 0 "2016.05.11.15:16:00 Info: key: Done RTL generation for module 'DE2_115_SOPC_key'" 0 0 "Shell" 0 -1 1462972560719 ""}
{ "Info" "" "" "2016.05.11.15:16:00 Info: key: \"DE2_115_SOPC\" instantiated altera_avalon_pio \"key\"" {  } {  } 0 0 "2016.05.11.15:16:00 Info: key: \"DE2_115_SOPC\" instantiated altera_avalon_pio \"key\"" 0 0 "Shell" 0 -1 1462972560723 ""}
{ "Info" "" "" "2016.05.11.15:16:00 Info: lcd: Starting RTL generation for module 'DE2_115_SOPC_lcd'" {  } {  } 0 0 "2016.05.11.15:16:00 Info: lcd: Starting RTL generation for module 'DE2_115_SOPC_lcd'" 0 0 "Shell" 0 -1 1462972560731 ""}
{ "Info" "DE2_115_SOPC_lcd_component_configuration.pl  --do_build_sim=0  ]" "" "2016.05.11.15:16:00 Info: lcd:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207 -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207/generate_rtl.pl --name=DE2_115_SOPC_lcd --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0076_lcd_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0076_lcd_gen/" {  } {  } 0 0 "2016.05.11.15:16:00 Info: lcd:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207 -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207/generate_rtl.pl --name=DE2_115_SOPC_lcd --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0076_lcd_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0076_lcd_gen/" 0 0 "Shell" 0 -1 1462972560732 ""}
{ "Info" "" "" "2016.05.11.15:16:01 Info: lcd: Done RTL generation for module 'DE2_115_SOPC_lcd'" {  } {  } 0 0 "2016.05.11.15:16:01 Info: lcd: Done RTL generation for module 'DE2_115_SOPC_lcd'" 0 0 "Shell" 0 -1 1462972561127 ""}
{ "Info" "" "" "2016.05.11.15:16:01 Info: lcd: \"DE2_115_SOPC\" instantiated altera_avalon_lcd_16207 \"lcd\"" {  } {  } 0 0 "2016.05.11.15:16:01 Info: lcd: \"DE2_115_SOPC\" instantiated altera_avalon_lcd_16207 \"lcd\"" 0 0 "Shell" 0 -1 1462972561131 ""}
{ "Info" "" "" "2016.05.11.15:16:01 Info: lcd_touch_int: Starting RTL generation for module 'DE2_115_SOPC_lcd_touch_int'" {  } {  } 0 0 "2016.05.11.15:16:01 Info: lcd_touch_int: Starting RTL generation for module 'DE2_115_SOPC_lcd_touch_int'" 0 0 "Shell" 0 -1 1462972561144 ""}
{ "Info" "DE2_115_SOPC_lcd_touch_int_component_configuration.pl  --do_build_sim=0  ]" "" "2016.05.11.15:16:01 Info: lcd_touch_int:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SOPC_lcd_touch_int --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0077_lcd_touch_int_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0077_lcd_touch_int_gen/" {  } {  } 0 0 "2016.05.11.15:16:01 Info: lcd_touch_int:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SOPC_lcd_touch_int --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0077_lcd_touch_int_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0077_lcd_touch_int_gen/" 0 0 "Shell" 0 -1 1462972561144 ""}
{ "Info" "" "" "2016.05.11.15:16:01 Info: lcd_touch_int: Done RTL generation for module 'DE2_115_SOPC_lcd_touch_int'" {  } {  } 0 0 "2016.05.11.15:16:01 Info: lcd_touch_int: Done RTL generation for module 'DE2_115_SOPC_lcd_touch_int'" 0 0 "Shell" 0 -1 1462972561483 ""}
{ "Info" "" "" "2016.05.11.15:16:01 Info: lcd_touch_int: \"DE2_115_SOPC\" instantiated altera_avalon_pio \"lcd_touch_int\"" {  } {  } 0 0 "2016.05.11.15:16:01 Info: lcd_touch_int: \"DE2_115_SOPC\" instantiated altera_avalon_pio \"lcd_touch_int\"" 0 0 "Shell" 0 -1 1462972561487 ""}
{ "Info" "" "" "2016.05.11.15:16:01 Info: led: Starting RTL generation for module 'DE2_115_SOPC_led'" {  } {  } 0 0 "2016.05.11.15:16:01 Info: led: Starting RTL generation for module 'DE2_115_SOPC_led'" 0 0 "Shell" 0 -1 1462972561502 ""}
{ "Info" "DE2_115_SOPC_led_component_configuration.pl  --do_build_sim=0  ]" "" "2016.05.11.15:16:01 Info: led:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SOPC_led --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0078_led_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0078_led_gen/" {  } {  } 0 0 "2016.05.11.15:16:01 Info: led:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SOPC_led --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0078_led_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0078_led_gen/" 0 0 "Shell" 0 -1 1462972561502 ""}
{ "Info" "" "" "2016.05.11.15:16:01 Info: led: Done RTL generation for module 'DE2_115_SOPC_led'" {  } {  } 0 0 "2016.05.11.15:16:01 Info: led: Done RTL generation for module 'DE2_115_SOPC_led'" 0 0 "Shell" 0 -1 1462972561823 ""}
{ "Info" "" "" "2016.05.11.15:16:01 Info: led: \"DE2_115_SOPC\" instantiated altera_avalon_pio \"led\"" {  } {  } 0 0 "2016.05.11.15:16:01 Info: led: \"DE2_115_SOPC\" instantiated altera_avalon_pio \"led\"" 0 0 "Shell" 0 -1 1462972561827 ""}
{ "Info" "" "" "2016.05.11.15:16:01 Info: sdram: Starting RTL generation for module 'DE2_115_SOPC_sdram'" {  } {  } 0 0 "2016.05.11.15:16:01 Info: sdram: Starting RTL generation for module 'DE2_115_SOPC_sdram'" 0 0 "Shell" 0 -1 1462972561835 ""}
{ "Info" "DE2_115_SOPC_sdram_component_configuration.pl  --do_build_sim=0  ]" "" "2016.05.11.15:16:01 Info: sdram:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE2_115_SOPC_sdram --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0079_sdram_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0079_sdram_gen/" {  } {  } 0 0 "2016.05.11.15:16:01 Info: sdram:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE2_115_SOPC_sdram --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0079_sdram_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0079_sdram_gen/" 0 0 "Shell" 0 -1 1462972561835 ""}
{ "Info" "" "" "2016.05.11.15:16:02 Info: sdram: Done RTL generation for module 'DE2_115_SOPC_sdram'" {  } {  } 0 0 "2016.05.11.15:16:02 Info: sdram: Done RTL generation for module 'DE2_115_SOPC_sdram'" 0 0 "Shell" 0 -1 1462972562619 ""}
{ "Info" "" "" "2016.05.11.15:16:02 Info: sdram: \"DE2_115_SOPC\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 0 "2016.05.11.15:16:02 Info: sdram: \"DE2_115_SOPC\" instantiated altera_avalon_new_sdram_controller \"sdram\"" 0 0 "Shell" 0 -1 1462972562624 ""}
{ "Info" "" "" "2016.05.11.15:16:02 Info: sram: \"DE2_115_SOPC\" instantiated TERASIC_SRAM \"sram\"" {  } {  } 0 0 "2016.05.11.15:16:02 Info: sram: \"DE2_115_SOPC\" instantiated TERASIC_SRAM \"sram\"" 0 0 "Shell" 0 -1 1462972562636 ""}
{ "Info" "" "" "2016.05.11.15:16:02 Info: sw: Starting RTL generation for module 'DE2_115_SOPC_sw'" {  } {  } 0 0 "2016.05.11.15:16:02 Info: sw: Starting RTL generation for module 'DE2_115_SOPC_sw'" 0 0 "Shell" 0 -1 1462972562645 ""}
{ "Info" "DE2_115_SOPC_sw_component_configuration.pl  --do_build_sim=0  ]" "" "2016.05.11.15:16:02 Info: sw:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SOPC_sw --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0080_sw_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0080_sw_gen/" {  } {  } 0 0 "2016.05.11.15:16:02 Info: sw:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SOPC_sw --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0080_sw_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0080_sw_gen/" 0 0 "Shell" 0 -1 1462972562645 ""}
{ "Info" "" "" "2016.05.11.15:16:03 Info: sw: Done RTL generation for module 'DE2_115_SOPC_sw'" {  } {  } 0 0 "2016.05.11.15:16:03 Info: sw: Done RTL generation for module 'DE2_115_SOPC_sw'" 0 0 "Shell" 0 -1 1462972563060 ""}
{ "Info" "" "" "2016.05.11.15:16:03 Info: sw: \"DE2_115_SOPC\" instantiated altera_avalon_pio \"sw\"" {  } {  } 0 0 "2016.05.11.15:16:03 Info: sw: \"DE2_115_SOPC\" instantiated altera_avalon_pio \"sw\"" 0 0 "Shell" 0 -1 1462972563065 ""}
{ "Info" "" "" "2016.05.11.15:16:03 Info: sysid: \"DE2_115_SOPC\" instantiated altera_avalon_sysid_qsys \"sysid\"" {  } {  } 0 0 "2016.05.11.15:16:03 Info: sysid: \"DE2_115_SOPC\" instantiated altera_avalon_sysid_qsys \"sysid\"" 0 0 "Shell" 0 -1 1462972563081 ""}
{ "Info" "" "" "2016.05.11.15:16:03 Info: timer: Starting RTL generation for module 'DE2_115_SOPC_timer'" {  } {  } 0 0 "2016.05.11.15:16:03 Info: timer: Starting RTL generation for module 'DE2_115_SOPC_timer'" 0 0 "Shell" 0 -1 1462972563091 ""}
{ "Info" "DE2_115_SOPC_timer_component_configuration.pl  --do_build_sim=0  ]" "" "2016.05.11.15:16:03 Info: timer:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64//perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64//perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE2_115_SOPC_timer --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0082_timer_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0082_timer_gen/" {  } {  } 0 0 "2016.05.11.15:16:03 Info: timer:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64//perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64//perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE2_115_SOPC_timer --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0082_timer_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0082_timer_gen/" 0 0 "Shell" 0 -1 1462972563091 ""}
{ "Info" "" "" "2016.05.11.15:16:03 Info: timer: Done RTL generation for module 'DE2_115_SOPC_timer'" {  } {  } 0 0 "2016.05.11.15:16:03 Info: timer: Done RTL generation for module 'DE2_115_SOPC_timer'" 0 0 "Shell" 0 -1 1462972563548 ""}
{ "Info" "" "" "2016.05.11.15:16:03 Info: timer: \"DE2_115_SOPC\" instantiated altera_avalon_timer \"timer\"" {  } {  } 0 0 "2016.05.11.15:16:03 Info: timer: \"DE2_115_SOPC\" instantiated altera_avalon_timer \"timer\"" 0 0 "Shell" 0 -1 1462972563553 ""}
{ "Info" "" "" "2016.05.11.15:16:03 Info: tri_state_bridge_flash_bridge_0: \"DE2_115_SOPC\" instantiated altera_tristate_conduit_bridge \"tri_state_bridge_flash_bridge_0\"" {  } {  } 0 0 "2016.05.11.15:16:03 Info: tri_state_bridge_flash_bridge_0: \"DE2_115_SOPC\" instantiated altera_tristate_conduit_bridge \"tri_state_bridge_flash_bridge_0\"" 0 0 "Shell" 0 -1 1462972563571 ""}
{ "Info" "" "" "2016.05.11.15:16:03 Info: tri_state_bridge_flash_pinSharer_0: \"DE2_115_SOPC\" instantiated altera_tristate_conduit_pin_sharer \"tri_state_bridge_flash_pinSharer_0\"" {  } {  } 0 0 "2016.05.11.15:16:03 Info: tri_state_bridge_flash_pinSharer_0: \"DE2_115_SOPC\" instantiated altera_tristate_conduit_pin_sharer \"tri_state_bridge_flash_pinSharer_0\"" 0 0 "Shell" 0 -1 1462972563761 ""}
{ "Info" "" "" "2016.05.11.15:16:06 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.05.11.15:16:06 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1462972566128 ""}
{ "Info" "" "" "2016.05.11.15:16:06 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.05.11.15:16:06 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1462972566379 ""}
{ "Info" "" "" "2016.05.11.15:16:06 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.05.11.15:16:06 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1462972566551 ""}
{ "Info" "" "" "2016.05.11.15:16:06 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.05.11.15:16:06 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1462972566713 ""}
{ "Info" "" "" "2016.05.11.15:16:06 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.05.11.15:16:06 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1462972566918 ""}
{ "Info" "" "" "2016.05.11.15:16:07 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.05.11.15:16:07 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1462972567049 ""}
{ "Info" "" "" "2016.05.11.15:16:07 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.05.11.15:16:07 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1462972567175 ""}
{ "Info" "" "" "2016.05.11.15:16:07 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.05.11.15:16:07 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1462972567322 ""}
{ "Info" "" "" "2016.05.11.15:16:07 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.05.11.15:16:07 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1462972567464 ""}
{ "Info" "" "" "2016.05.11.15:16:07 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.05.11.15:16:07 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1462972567602 ""}
{ "Info" "" "" "2016.05.11.15:16:07 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.05.11.15:16:07 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1462972567733 ""}
{ "Info" "" "" "2016.05.11.15:16:10 Info: mm_interconnect_0: \"DE2_115_SOPC\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2016.05.11.15:16:10 Info: mm_interconnect_0: \"DE2_115_SOPC\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1462972570062 ""}
{ "Info" "" "" "2016.05.11.15:16:11 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.05.11.15:16:11 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1462972571358 ""}
{ "Info" "" "" "2016.05.11.15:16:11 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.05.11.15:16:11 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1462972571557 ""}
{ "Info" "" "" "2016.05.11.15:16:11 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.05.11.15:16:11 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1462972571756 ""}
{ "Info" "" "" "2016.05.11.15:16:12 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.05.11.15:16:12 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1462972572040 ""}
{ "Info" "" "" "2016.05.11.15:16:12 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.05.11.15:16:12 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1462972572239 ""}
{ "Info" "" "" "2016.05.11.15:16:12 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.05.11.15:16:12 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1462972572427 ""}
{ "Info" "" "" "2016.05.11.15:16:13 Info: mm_interconnect_1: \"DE2_115_SOPC\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2016.05.11.15:16:13 Info: mm_interconnect_1: \"DE2_115_SOPC\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1462972573818 ""}
{ "Info" "" "" "2016.05.11.15:16:13 Info: irq_mapper: \"DE2_115_SOPC\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2016.05.11.15:16:13 Info: irq_mapper: \"DE2_115_SOPC\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1462972573845 ""}
{ "Info" "" "" "2016.05.11.15:16:13 Info: irq_synchronizer: \"DE2_115_SOPC\" instantiated altera_irq_clock_crosser \"irq_synchronizer\"" {  } {  } 0 0 "2016.05.11.15:16:13 Info: irq_synchronizer: \"DE2_115_SOPC\" instantiated altera_irq_clock_crosser \"irq_synchronizer\"" 0 0 "Shell" 0 -1 1462972573850 ""}
{ "Info" "" "" "2016.05.11.15:16:13 Info: rst_controller: \"DE2_115_SOPC\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2016.05.11.15:16:13 Info: rst_controller: \"DE2_115_SOPC\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1462972573855 ""}
{ "Info" "" "" "2016.05.11.15:16:13 Info: tdt: \"cfi_flash\" instantiated altera_tristate_controller_translator \"tdt\"" {  } {  } 0 0 "2016.05.11.15:16:13 Info: tdt: \"cfi_flash\" instantiated altera_tristate_controller_translator \"tdt\"" 0 0 "Shell" 0 -1 1462972573868 ""}
{ "Info" "" "" "2016.05.11.15:16:13 Info: slave_translator: \"cfi_flash\" instantiated altera_merlin_slave_translator \"slave_translator\"" {  } {  } 0 0 "2016.05.11.15:16:13 Info: slave_translator: \"cfi_flash\" instantiated altera_merlin_slave_translator \"slave_translator\"" 0 0 "Shell" 0 -1 1462972573879 ""}
{ "Info" "" "" "2016.05.11.15:16:13 Info: tda: \"cfi_flash\" instantiated altera_tristate_controller_aggregator \"tda\"" {  } {  } 0 0 "2016.05.11.15:16:13 Info: tda: \"cfi_flash\" instantiated altera_tristate_controller_aggregator \"tda\"" 0 0 "Shell" 0 -1 1462972573890 ""}
{ "Info" "" "" "2016.05.11.15:16:13 Info: cpu: Starting RTL generation for module 'DE2_115_SOPC_cpu_cpu'" {  } {  } 0 0 "2016.05.11.15:16:13 Info: cpu: Starting RTL generation for module 'DE2_115_SOPC_cpu_cpu'" 0 0 "Shell" 0 -1 1462972573922 ""}
{ "Info" "DE2_115_SOPC_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]" "" "2016.05.11.15:16:13 Info: cpu:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64//eperlcmd.exe -I C:/altera_lite/15.1/quartus/bin64//perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=DE2_115_SOPC_cpu_cpu --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0088_cpu_gen/ --quartus_bindir=C:/altera_lite/15.1/quartus/bin64/ --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0088_cpu_gen/" {  } {  } 0 0 "2016.05.11.15:16:13 Info: cpu:   Generation command is \[exec C:/altera_lite/15.1/quartus/bin64//eperlcmd.exe -I C:/altera_lite/15.1/quartus/bin64//perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=DE2_115_SOPC_cpu_cpu --dir=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0088_cpu_gen/ --quartus_bindir=C:/altera_lite/15.1/quartus/bin64/ --verilog --config=C:/Users/danny/AppData/Local/Temp/alt6932_3963291279809004602.dir/0088_cpu_gen/" 0 0 "Shell" 0 -1 1462972573923 ""}
{ "Info" "" "" "2016.05.11.15:16:31 Info: cpu: # 2016.05.11 15:16:15 (*) Starting Nios II generation" {  } {  } 0 0 "2016.05.11.15:16:31 Info: cpu: # 2016.05.11 15:16:15 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1462972591073 ""}
{ "Info" "" "" "2016.05.11.15:16:31 Info: cpu: # 2016.05.11 15:16:15 (*)   Checking for plaintext license." {  } {  } 0 0 "2016.05.11.15:16:31 Info: cpu: # 2016.05.11 15:16:15 (*)   Checking for plaintext license." 0 0 "Shell" 0 -1 1462972591073 ""}
{ "Info" "" "" "2016.05.11.15:16:31 Info: cpu: # 2016.05.11 15:16:16 (*)   Plaintext license not found." {  } {  } 0 0 "2016.05.11.15:16:31 Info: cpu: # 2016.05.11 15:16:16 (*)   Plaintext license not found." 0 0 "Shell" 0 -1 1462972591073 ""}
{ "Info" "" "" "2016.05.11.15:16:31 Info: cpu: # 2016.05.11 15:16:16 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 0 "2016.05.11.15:16:31 Info: cpu: # 2016.05.11 15:16:16 (*)   Checking for encrypted license (non-evaluation)." 0 0 "Shell" 0 -1 1462972591073 ""}
{ "Info" "" "" "2016.05.11.15:16:31 Info: cpu: # 2016.05.11 15:16:17 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 0 "2016.05.11.15:16:31 Info: cpu: # 2016.05.11 15:16:17 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" 0 0 "Shell" 0 -1 1462972591074 ""}
{ "Info" "" "" "2016.05.11.15:16:31 Info: cpu: # 2016.05.11 15:16:17 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2016.05.11.15:16:31 Info: cpu: # 2016.05.11 15:16:17 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1462972591074 ""}
{ "Info" "" "" "2016.05.11.15:16:31 Info: cpu: # 2016.05.11 15:16:17 (*)   Creating all objects for CPU" {  } {  } 0 0 "2016.05.11.15:16:31 Info: cpu: # 2016.05.11 15:16:17 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1462972591074 ""}
{ "Info" "" "" "2016.05.11.15:16:31 Info: cpu: # 2016.05.11 15:16:17 (*)     Testbench" {  } {  } 0 0 "2016.05.11.15:16:31 Info: cpu: # 2016.05.11 15:16:17 (*)     Testbench" 0 0 "Shell" 0 -1 1462972591074 ""}
{ "Info" "" "" "2016.05.11.15:16:31 Info: cpu: # 2016.05.11 15:16:17 (*)     Instruction decoding" {  } {  } 0 0 "2016.05.11.15:16:31 Info: cpu: # 2016.05.11 15:16:17 (*)     Instruction decoding" 0 0 "Shell" 0 -1 1462972591075 ""}
{ "Info" "" "" "2016.05.11.15:16:31 Info: cpu: # 2016.05.11 15:16:17 (*)       Instruction fields" {  } {  } 0 0 "2016.05.11.15:16:31 Info: cpu: # 2016.05.11 15:16:17 (*)       Instruction fields" 0 0 "Shell" 0 -1 1462972591075 ""}
{ "Info" "" "" "2016.05.11.15:16:31 Info: cpu: # 2016.05.11 15:16:18 (*)       Instruction decodes" {  } {  } 0 0 "2016.05.11.15:16:31 Info: cpu: # 2016.05.11 15:16:18 (*)       Instruction decodes" 0 0 "Shell" 0 -1 1462972591075 ""}
{ "Info" "" "" "2016.05.11.15:16:31 Info: cpu: # 2016.05.11 15:16:19 (*)       Signals for RTL simulation waveforms" {  } {  } 0 0 "2016.05.11.15:16:31 Info: cpu: # 2016.05.11 15:16:19 (*)       Signals for RTL simulation waveforms" 0 0 "Shell" 0 -1 1462972591075 ""}
{ "Info" "" "" "2016.05.11.15:16:31 Info: cpu: # 2016.05.11 15:16:19 (*)       Instruction controls" {  } {  } 0 0 "2016.05.11.15:16:31 Info: cpu: # 2016.05.11 15:16:19 (*)       Instruction controls" 0 0 "Shell" 0 -1 1462972591076 ""}
{ "Info" "" "" "2016.05.11.15:16:31 Info: cpu: # 2016.05.11 15:16:19 (*)     Pipeline frontend" {  } {  } 0 0 "2016.05.11.15:16:31 Info: cpu: # 2016.05.11 15:16:19 (*)     Pipeline frontend" 0 0 "Shell" 0 -1 1462972591076 ""}
{ "Info" "" "" "2016.05.11.15:16:31 Info: cpu: # 2016.05.11 15:16:19 (*)     Pipeline backend" {  } {  } 0 0 "2016.05.11.15:16:31 Info: cpu: # 2016.05.11 15:16:19 (*)     Pipeline backend" 0 0 "Shell" 0 -1 1462972591076 ""}
{ "Info" "" "" "2016.05.11.15:16:31 Info: cpu: # 2016.05.11 15:16:24 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2016.05.11.15:16:31 Info: cpu: # 2016.05.11 15:16:24 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1462972591077 ""}
{ "Info" "" "" "2016.05.11.15:16:31 Info: cpu: # 2016.05.11 15:16:29 (*)   Creating encrypted RTL" {  } {  } 0 0 "2016.05.11.15:16:31 Info: cpu: # 2016.05.11 15:16:29 (*)   Creating encrypted RTL" 0 0 "Shell" 0 -1 1462972591077 ""}
{ "Info" "" "" "2016.05.11.15:16:31 Info: cpu: # 2016.05.11 15:16:31 (*) Done Nios II generation" {  } {  } 0 0 "2016.05.11.15:16:31 Info: cpu: # 2016.05.11 15:16:31 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1462972591077 ""}
{ "Info" "" "" "2016.05.11.15:16:31 Info: cpu: Done RTL generation for module 'DE2_115_SOPC_cpu_cpu'" {  } {  } 0 0 "2016.05.11.15:16:31 Info: cpu: Done RTL generation for module 'DE2_115_SOPC_cpu_cpu'" 0 0 "Shell" 0 -1 1462972591077 ""}
{ "Info" "" "" "2016.05.11.15:16:31 Info: cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2016.05.11.15:16:31 Info: cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1462972591107 ""}
{ "Info" "" "" "2016.05.11.15:16:31 Info: pin_sharer: \"tri_state_bridge_flash_pinSharer_0\" instantiated altera_tristate_conduit_pin_sharer_core \"pin_sharer\"" {  } {  } 0 0 "2016.05.11.15:16:31 Info: pin_sharer: \"tri_state_bridge_flash_pinSharer_0\" instantiated altera_tristate_conduit_pin_sharer_core \"pin_sharer\"" 0 0 "Shell" 0 -1 1462972591208 ""}
{ "Info" "" "" "2016.05.11.15:16:31 Info: arbiter: \"tri_state_bridge_flash_pinSharer_0\" instantiated altera_merlin_std_arbitrator \"arbiter\"" {  } {  } 0 0 "2016.05.11.15:16:31 Info: arbiter: \"tri_state_bridge_flash_pinSharer_0\" instantiated altera_merlin_std_arbitrator \"arbiter\"" 0 0 "Shell" 0 -1 1462972591227 ""}
{ "Info" "" "" "2016.05.11.15:16:31 Info: alt_vip_vfr_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"alt_vip_vfr_0_avalon_master_translator\"" {  } {  } 0 0 "2016.05.11.15:16:31 Info: alt_vip_vfr_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"alt_vip_vfr_0_avalon_master_translator\"" 0 0 "Shell" 0 -1 1462972591237 ""}
{ "Info" "" "" "2016.05.11.15:16:31 Info: alt_vip_vfr_0_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"alt_vip_vfr_0_avalon_master_agent\"" {  } {  } 0 0 "2016.05.11.15:16:31 Info: alt_vip_vfr_0_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"alt_vip_vfr_0_avalon_master_agent\"" 0 0 "Shell" 0 -1 1462972591246 ""}
{ "Info" "" "" "2016.05.11.15:16:31 Info: sdram_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"sdram_s1_agent\"" {  } {  } 0 0 "2016.05.11.15:16:31 Info: sdram_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"sdram_s1_agent\"" 0 0 "Shell" 0 -1 1462972591256 ""}
{ "Info" "" "" "2016.05.11.15:16:31 Info: sdram_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"sdram_s1_agent_rsp_fifo\"" {  } {  } 0 0 "2016.05.11.15:16:31 Info: sdram_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"sdram_s1_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1462972591270 ""}
{ "Info" "" "" "2016.05.11.15:16:31 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2016.05.11.15:16:31 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1462972591291 ""}
{ "Info" "" "" "2016.05.11.15:16:31 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2016.05.11.15:16:31 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1462972591313 ""}
{ "Info" "" "" "2016.05.11.15:16:31 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2016.05.11.15:16:31 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1462972591343 ""}
{ "Info" "" "" "2016.05.11.15:16:31 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2016.05.11.15:16:31 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1462972591376 ""}
{ "Info" "" "" "2016.05.11.15:16:31 Info: router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 0 "2016.05.11.15:16:31 Info: router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" 0 0 "Shell" 0 -1 1462972591390 ""}
{ "Info" "" "" "2016.05.11.15:16:31 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 0 "2016.05.11.15:16:31 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" 0 0 "Shell" 0 -1 1462972591411 ""}
{ "Info" "" "" "2016.05.11.15:16:31 Info: router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" {  } {  } 0 0 "2016.05.11.15:16:31 Info: router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" 0 0 "Shell" 0 -1 1462972591426 ""}
{ "Info" "" "" "2016.05.11.15:16:31 Info: router_013: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_013\"" {  } {  } 0 0 "2016.05.11.15:16:31 Info: router_013: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_013\"" 0 0 "Shell" 0 -1 1462972591442 ""}
{ "Info" "" "" "2016.05.11.15:16:31 Info: cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\"" {  } {  } 0 0 "2016.05.11.15:16:31 Info: cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\"" 0 0 "Shell" 0 -1 1462972591448 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2016.05.11.15:16:31 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules" {  } {  } 0 0 "2016.05.11.15:16:31 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules" 0 0 "Shell" 0 -1 1462972591463 ""}
{ "Info" "" "" "2016.05.11.15:16:31 Info: sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" {  } {  } 0 0 "2016.05.11.15:16:31 Info: sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1462972591473 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2016.05.11.15:16:31 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules" {  } {  } 0 0 "2016.05.11.15:16:31 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules" 0 0 "Shell" 0 -1 1462972591525 ""}
{ "Info" "" "" "2016.05.11.15:16:31 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2016.05.11.15:16:31 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1462972591541 ""}
{ "Info" "" "" "2016.05.11.15:16:31 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2016.05.11.15:16:31 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1462972591564 ""}
{ "Info" "" "" "2016.05.11.15:16:31 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 0 "2016.05.11.15:16:31 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" 0 0 "Shell" 0 -1 1462972591587 ""}
{ "Info" "" "" "2016.05.11.15:16:31 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2016.05.11.15:16:31 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1462972591624 ""}
{ "Info" "" "" "2016.05.11.15:16:31 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2016.05.11.15:16:31 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1462972591661 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.05.11.15:16:31 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules" {  } {  } 0 0 "2016.05.11.15:16:31 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules" 0 0 "Shell" 0 -1 1462972591661 ""}
{ "Info" "" "" "2016.05.11.15:16:31 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2016.05.11.15:16:31 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1462972591675 ""}
{ "Info" "" "" "2016.05.11.15:16:31 Info: rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" {  } {  } 0 0 "2016.05.11.15:16:31 Info: rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" 0 0 "Shell" 0 -1 1462972591688 ""}
{ "Info" "" "" "2016.05.11.15:16:31 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2016.05.11.15:16:31 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1462972591722 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.05.11.15:16:31 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules" {  } {  } 0 0 "2016.05.11.15:16:31 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules" 0 0 "Shell" 0 -1 1462972591722 ""}
{ "Info" "" "" "2016.05.11.15:16:31 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2016.05.11.15:16:31 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1462972591758 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.05.11.15:16:31 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules" {  } {  } 0 0 "2016.05.11.15:16:31 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules" 0 0 "Shell" 0 -1 1462972591758 ""}
{ "Info" "" "" "2016.05.11.15:16:31 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 0 "2016.05.11.15:16:31 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" 0 0 "Shell" 0 -1 1462972591805 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.05.11.15:16:31 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules" {  } {  } 0 0 "2016.05.11.15:16:31 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules" 0 0 "Shell" 0 -1 1462972591806 ""}
{ "Info" "" "" "2016.05.11.15:16:31 Info: sram_avalon_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sram_avalon_slave_rsp_width_adapter\"" {  } {  } 0 0 "2016.05.11.15:16:31 Info: sram_avalon_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sram_avalon_slave_rsp_width_adapter\"" 0 0 "Shell" 0 -1 1462972591818 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2016.05.11.15:16:31 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules" {  } {  } 0 0 "2016.05.11.15:16:31 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules" 0 0 "Shell" 0 -1 1462972591828 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2016.05.11.15:16:31 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules" {  } {  } 0 0 "2016.05.11.15:16:31 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules" 0 0 "Shell" 0 -1 1462972591829 ""}
{ "Info" "" "" "2016.05.11.15:16:31 Info: crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 0 "2016.05.11.15:16:31 Info: crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" 0 0 "Shell" 0 -1 1462972591834 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2016.05.11.15:16:31 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules" {  } {  } 0 0 "2016.05.11.15:16:31 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules" 0 0 "Shell" 0 -1 1462972591842 ""}
{ "Info" "altera_std_synchronizer_nocut.v" "" "2016.05.11.15:16:31 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules" {  } {  } 0 0 "2016.05.11.15:16:31 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules" 0 0 "Shell" 0 -1 1462972591843 ""}
{ "Info" "" "" "2016.05.11.15:16:32 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2016.05.11.15:16:32 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1462972592049 ""}
{ "Info" "" "" "2016.05.11.15:16:32 Info: avalon_st_adapter_002: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_002\"" {  } {  } 0 0 "2016.05.11.15:16:32 Info: avalon_st_adapter_002: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_002\"" 0 0 "Shell" 0 -1 1462972592251 ""}
{ "Info" "" "" "2016.05.11.15:16:32 Info: avalon_st_adapter_010: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_010\"" {  } {  } 0 0 "2016.05.11.15:16:32 Info: avalon_st_adapter_010: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_010\"" 0 0 "Shell" 0 -1 1462972592464 ""}
{ "Info" "" "" "2016.05.11.15:16:32 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2016.05.11.15:16:32 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1462972592491 ""}
{ "Info" "" "" "2016.05.11.15:16:32 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2016.05.11.15:16:32 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1462972592514 ""}
{ "Info" "" "" "2016.05.11.15:16:32 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2016.05.11.15:16:32 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1462972592532 ""}
{ "Info" "" "" "2016.05.11.15:16:32 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2016.05.11.15:16:32 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1462972592569 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.05.11.15:16:32 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules" {  } {  } 0 0 "2016.05.11.15:16:32 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules" 0 0 "Shell" 0 -1 1462972592570 ""}
{ "Info" "" "" "2016.05.11.15:16:32 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2016.05.11.15:16:32 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1462972592584 ""}
{ "Info" "" "" "2016.05.11.15:16:32 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2016.05.11.15:16:32 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1462972592620 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.05.11.15:16:32 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules" {  } {  } 0 0 "2016.05.11.15:16:32 Info: Reusing file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules" 0 0 "Shell" 0 -1 1462972592620 ""}
{ "Info" "" "" "2016.05.11.15:16:32 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2016.05.11.15:16:32 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1462972592639 ""}
{ "Info" "" "" "2016.05.11.15:16:32 Info: error_adapter_0: \"avalon_st_adapter_002\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2016.05.11.15:16:32 Info: error_adapter_0: \"avalon_st_adapter_002\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1462972592661 ""}
{ "Info" "" "" "2016.05.11.15:16:32 Info: error_adapter_0: \"avalon_st_adapter_010\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2016.05.11.15:16:32 Info: error_adapter_0: \"avalon_st_adapter_010\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1462972592672 ""}
{ "Info" "" "" "2016.05.11.15:16:32 Info: DE2_115_SOPC: Done \"DE2_115_SOPC\" with 70 modules, 143 files" {  } {  } 0 0 "2016.05.11.15:16:32 Info: DE2_115_SOPC: Done \"DE2_115_SOPC\" with 70 modules, 143 files" 0 0 "Shell" 0 -1 1462972592690 ""}
{ "Info" "" "" "2016.05.11.15:16:33 Info: qsys-generate succeeded." {  } {  } 0 0 "2016.05.11.15:16:33 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1462972593941 ""}
{ "Info" "" "" "2016.05.11.15:16:33 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2016.05.11.15:16:33 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1462972593941 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "vga_pll.v vga_pll.BAK.v " "Backing up file \"vga_pll.v\" to \"vga_pll.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1462972594538 ""}
{ "Info" "IIPMAN_IPRGEN_START" "ALTPLL vga_pll.v " "Started upgrading IP component ALTPLL with file \"vga_pll.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1462972594539 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys DE2_115_SOPC.qsys " "Completed upgrading IP component Qsys with file \"DE2_115_SOPC.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1462972596709 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "ALTPLL vga_pll.v " "Completed upgrading IP component ALTPLL with file \"vga_pll.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1462972596710 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/altera_lite/15.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/altera_lite/15.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1462972598042 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 37 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "689 " "Peak virtual memory: 689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1462972598042 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 11 15:16:38 2016 " "Processing ended: Wed May 11 15:16:38 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1462972598042 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:19 " "Elapsed time: 00:06:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1462972598042 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:38 " "Total CPU time (on all processors): 00:06:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1462972598042 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1462972598042 ""}
