Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Thu Oct  7 10:43:34 2021
| Host         : usera-computer running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -file out/post_place_timing_summary.rpt
| Design       : red_pitaya_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: i_asg/e3/FSM_sequential_current_state_reg[0]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_asg/e3/FSM_sequential_current_state_reg[1]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_asg/e3/FSM_sequential_current_state_reg[2]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_asg/e3/FSM_sequential_current_state_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[13]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[14]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[15]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[16]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[17]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[18]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[19]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[20]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[21]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[22]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[23]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[24]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[25]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[26]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[27]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[28]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[29]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[30]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[31]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_asg/trigger_delay_reg[9]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_hk/dna_clk_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There is 1 register/latch pin which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.822    -3746.272                   3837                32964       -2.537      -82.714                    125                32964        1.500        0.000                       0                 13018  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
adc_clk           {0.000 4.000}        8.000           125.000         
  clk_fb          {0.000 4.000}        8.000           125.000         
  pll_adc_clk     {0.000 4.000}        8.000           125.000         
  pll_dac_clk_1x  {0.000 4.000}        8.000           125.000         
  pll_dac_clk_2p  {-0.500 1.500}       4.000           250.000         
  pll_dac_clk_2x  {0.000 2.000}        4.000           250.000         
  pll_pwm_clk     {0.000 2.000}        4.000           250.000         
clk_fpga_0        {0.000 4.000}        8.000           125.000         
clk_fpga_1        {0.000 2.000}        4.000           250.000         
clk_fpga_2        {0.000 10.000}       20.000          50.000          
clk_fpga_3        {0.000 2.500}        5.000           200.000         
rx_clk            {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                                                                                                                                             2.000        0.000                       0                     1  
  clk_fb                                                                                                                                                            6.751        0.000                       0                     2  
  pll_adc_clk          -4.822    -3745.781                   3834                31662       -0.037       -0.071                      2                31662        2.750        0.000                       0                 12361  
  pll_dac_clk_1x        1.352        0.000                      0                   45       -0.259       -0.714                      7                   45        3.500        0.000                       0                    47  
  pll_dac_clk_2p                                                                                                                                                    1.845        0.000                       0                     3  
  pll_dac_clk_2x                                                                                                                                                    1.845        0.000                       0                     3  
  pll_pwm_clk          -0.247       -0.491                      3                  416        0.155        0.000                      0                  416        1.500        0.000                       0                   219  
clk_fpga_3              0.094        0.000                      0                  689       -0.001       -0.001                      1                  689        1.520        0.000                       0                   382  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_clk         pll_adc_clk           6.426        0.000                      0                   28       -2.537      -69.334                     28                   28  
pll_adc_clk     pll_dac_clk_1x        4.255        0.000                      0                   28        0.063        0.000                      0                   28  
pll_adc_clk     pll_pwm_clk           0.722        0.000                      0                   96       -0.279      -12.595                     87                   96  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  pll_adc_clk        pll_adc_clk              3.745        0.000                      0                   64        0.615        0.000                      0                   64  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/pll/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_adc_clk

Setup :         3834  Failing Endpoints,  Worst Slack       -4.822ns,  Total Violation    -3745.781ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.037ns,  Total Violation       -0.071ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.822ns  (required time - arrival time)
  Source:                 i_dsp/genblk4[4].iir/y1a_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_dsp/genblk4[4].iir/overflow_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        12.756ns  (logic 9.642ns (75.588%)  route 3.114ns (24.412%))
  Logic Levels:           19  (CARRY4=13 DSP48E1=2 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.510ns = ( 13.510 - 8.000 ) 
    Source Clock Delay      (SCD):    5.908ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, estimated)        1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=12371, estimated)    1.675     5.908    i_dsp/genblk4[4].iir/clk_i
    SLICE_X33Y10         FDRE                                         r  i_dsp/genblk4[4].iir/y1a_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.419     6.327 r  i_dsp/genblk4[4].iir/y1a_reg[11]/Q
                         net (fo=1, estimated)        0.525     6.852    i_dsp/genblk4[4].iir/p_ay1_module/factor1_i[11]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.208    11.060 r  i_dsp/genblk4[4].iir/p_ay1_module/product0__1/PCOUT[47]
                         net (fo=1, estimated)        0.000    11.060    i_dsp/genblk4[4].iir/p_ay1_module/product0__1_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.578 r  i_dsp/genblk4[4].iir/p_ay1_module/product0__2/P[0]
                         net (fo=2, estimated)        0.768    13.346    i_dsp/genblk4[4].iir/p_ay1_module/product0__2_n_105
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.124    13.470 r  i_dsp/genblk4[4].iir/p_ay1_module/product_o[1]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    13.470    i_dsp/genblk4[4].iir/p_ay1_module/product_o[1]_INST_0_i_24_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.003 r  i_dsp/genblk4[4].iir/p_ay1_module/product_o[1]_INST_0_i_17/CO[3]
                         net (fo=1, estimated)        0.000    14.003    i_dsp/genblk4[4].iir/p_ay1_module/product_o[1]_INST_0_i_17_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.120 r  i_dsp/genblk4[4].iir/p_ay1_module/product_o[1]_INST_0_i_12/CO[3]
                         net (fo=1, estimated)        0.000    14.120    i_dsp/genblk4[4].iir/p_ay1_module/product_o[1]_INST_0_i_12_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.237 r  i_dsp/genblk4[4].iir/p_ay1_module/product_o[1]_INST_0_i_7/CO[3]
                         net (fo=1, estimated)        0.000    14.237    i_dsp/genblk4[4].iir/p_ay1_module/product_o[1]_INST_0_i_7_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.456 f  i_dsp/genblk4[4].iir/p_ay1_module/product_o[1]_INST_0_i_2/O[0]
                         net (fo=2, estimated)        0.590    15.046    i_dsp/genblk4[4].iir/p_ay1_module/product_o[1]_INST_0_i_2_n_7
    SLICE_X30Y17         LUT1 (Prop_lut1_I0_O)        0.295    15.341 r  i_dsp/genblk4[4].iir/p_ay1_module/product_o[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    15.341    i_dsp/genblk4[4].iir/p_ay1_module/product_o[1]_INST_0_i_5_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.874 r  i_dsp/genblk4[4].iir/p_ay1_module/product_o[1]_INST_0_i_1/CO[3]
                         net (fo=1, estimated)        0.000    15.874    i_dsp/genblk4[4].iir/p_ay1_module/product_o[1]_INST_0_i_1_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.991 r  i_dsp/genblk4[4].iir/p_ay1_module/product_o[5]_INST_0_i_1/CO[3]
                         net (fo=1, estimated)        0.000    15.991    i_dsp/genblk4[4].iir/p_ay1_module/product_o[5]_INST_0_i_1_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.108 r  i_dsp/genblk4[4].iir/p_ay1_module/product_o[9]_INST_0_i_1/CO[3]
                         net (fo=1, estimated)        0.000    16.108    i_dsp/genblk4[4].iir/p_ay1_module/product_o[9]_INST_0_i_1_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.225 r  i_dsp/genblk4[4].iir/p_ay1_module/product_o[13]_INST_0_i_1/CO[3]
                         net (fo=1, estimated)        0.000    16.225    i_dsp/genblk4[4].iir/p_ay1_module/product_o[13]_INST_0_i_1_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.342 r  i_dsp/genblk4[4].iir/p_ay1_module/product_o[17]_INST_0_i_1/CO[3]
                         net (fo=1, estimated)        0.000    16.342    i_dsp/genblk4[4].iir/p_ay1_module/product_o[17]_INST_0_i_1_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.459 r  i_dsp/genblk4[4].iir/p_ay1_module/product_o[21]_INST_0_i_1/CO[3]
                         net (fo=1, estimated)        0.000    16.459    i_dsp/genblk4[4].iir/p_ay1_module/product_o[21]_INST_0_i_1_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.576 r  i_dsp/genblk4[4].iir/p_ay1_module/product_o[25]_INST_0_i_1/CO[3]
                         net (fo=1, estimated)        0.000    16.576    i_dsp/genblk4[4].iir/p_ay1_module/product_o[25]_INST_0_i_1_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.693 r  i_dsp/genblk4[4].iir/p_ay1_module/product_o[29]_INST_0_i_1/CO[3]
                         net (fo=1, estimated)        0.009    16.702    i_dsp/genblk4[4].iir/p_ay1_module/product_o[29]_INST_0_i_1_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.017 r  i_dsp/genblk4[4].iir/p_ay1_module/product_o[30]_INST_0_i_1/O[3]
                         net (fo=32, estimated)       0.818    17.835    i_dsp/genblk4[4].iir/p_ay1_module/p_0_in[2]
    SLICE_X28Y28         LUT4 (Prop_lut4_I1_O)        0.307    18.142 r  i_dsp/genblk4[4].iir/p_ay1_module/overflow_INST_0/O
                         net (fo=1, estimated)        0.404    18.546    i_dsp/genblk4[4].iir/overflow_i[0]
    SLICE_X29Y27         LUT2 (Prop_lut2_I0_O)        0.118    18.664 r  i_dsp/genblk4[4].iir/overflow[0]_i_1/O
                         net (fo=1, routed)           0.000    18.664    i_dsp/genblk4[4].iir/overflow[0]_i_1_n_0
    SLICE_X29Y27         FDRE                                         r  i_dsp/genblk4[4].iir/overflow_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, estimated)        1.241    10.181    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.265 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        1.666    11.931    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.022 r  bufg_adc_clk/O
                         net (fo=12371, estimated)    1.488    13.510    i_dsp/genblk4[4].iir/clk_i
    SLICE_X29Y27         FDRE                                         r  i_dsp/genblk4[4].iir/overflow_reg[0]/C
                         clock pessimism              0.326    13.836    
                         clock uncertainty           -0.069    13.767    
    SLICE_X29Y27         FDRE (Setup_fdre_C_D)        0.075    13.842    i_dsp/genblk4[4].iir/overflow_reg[0]
  -------------------------------------------------------------------
                         required time                         13.842    
                         arrival time                         -18.664    
  -------------------------------------------------------------------
                         slack                                 -4.822    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.037ns  (arrival time - required time)
  Source:                 i_ps/axi_slave_gp0/wr_awid_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/system_i/test_i/processing_system7/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.491%)  route 0.138ns (49.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.768ns
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, estimated)        0.551     0.952    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.003 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        0.739     1.742    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.768 r  bufg_adc_clk/O
                         net (fo=12371, estimated)    0.579     2.347    i_ps/axi_slave_gp0/axi_clk_i
    SLICE_X1Y50          FDRE                                         r  i_ps/axi_slave_gp0/wr_awid_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     2.488 r  i_ps/axi_slave_gp0/wr_awid_reg[10]/Q
                         net (fo=1, estimated)        0.138     2.627    i_ps/system_i/test_i/processing_system7/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  i_ps/system_i/test_i/processing_system7/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, estimated)        0.579     1.012    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.066 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        0.778     1.845    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.874 r  bufg_adc_clk/O
                         net (fo=12371, estimated)    0.895     2.768    i_ps/system_i/test_i/processing_system7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_ps/system_i/test_i/processing_system7/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.105     2.663    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                      0.000     2.663    i_ps/system_i/test_i/processing_system7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -2.663    
                         arrival time                           2.627    
  -------------------------------------------------------------------
                         slack                                 -0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK          n/a            4.000         8.000       4.000      XADC_X0Y0       i_ams/XADC_inst/DCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         4.000       2.750      SLICE_X4Y0      i_ps/axi_master[0]/axi_wfifo_reg_0_15_60_65/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         4.000       2.750      SLICE_X0Y2      i_ps/axi_master[0]/axi_awfifo_reg_0_15_30_35/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_1x
  To Clock:  pll_dac_clk_1x

Setup :            0  Failing Endpoints,  Worst Slack        1.352ns,  Total Violation        0.000ns
Hold  :            7  Failing Endpoints,  Worst Slack       -0.259ns,  Total Violation       -0.714ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.352ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[1]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.101ns  (logic 0.456ns (21.704%)  route 1.645ns (78.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.966ns = ( 9.966 - 4.000 ) 
    Source Clock Delay      (SCD):    5.972ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, estimated)        1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, estimated)        1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, estimated)       1.739     5.972    dac_clk_1x
    SLICE_X43Y57         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     6.428 r  dac_rst_reg/Q
                         net (fo=17, estimated)       1.645     8.073    dac_rst
    OLOGIC_X0Y85         ODDR                                         r  oddr_dac_dat[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, estimated)        1.241     6.181    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.265 f  pll/pll/CLKOUT1
                         net (fo=1, estimated)        1.666     7.931    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     8.022 f  bufg_dac_clk_1x/O
                         net (fo=45, estimated)       1.944     9.966    dac_clk_1x
    OLOGIC_X0Y85         ODDR                                         f  oddr_dac_dat[1]/C
                         clock pessimism              0.326    10.292    
                         clock uncertainty           -0.069    10.223    
    OLOGIC_X0Y85         ODDR (Setup_oddr_C_R)       -0.798     9.425    oddr_dac_dat[1]
  -------------------------------------------------------------------
                         required time                          9.425    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  1.352    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.259ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_sel/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.566%)  route 0.255ns (64.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.874ns
    Source Clock Delay      (SCD):    2.354ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, estimated)        0.551     0.952    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     1.003 r  pll/pll/CLKOUT1
                         net (fo=1, estimated)        0.739     1.742    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.768 r  bufg_dac_clk_1x/O
                         net (fo=45, estimated)       0.586     2.354    dac_clk_1x
    SLICE_X43Y57         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     2.495 r  dac_rst_reg/Q
                         net (fo=17, estimated)       0.255     2.751    dac_rst
    OLOGIC_X0Y57         ODDR                                         r  oddr_dac_sel/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, estimated)        0.579     1.012    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.066 r  pll/pll/CLKOUT1
                         net (fo=1, estimated)        0.778     1.845    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.874 r  bufg_dac_clk_1x/O
                         net (fo=45, estimated)       1.000     2.874    dac_clk_1x
    OLOGIC_X0Y57         ODDR                                         r  oddr_dac_sel/C
                         clock pessimism             -0.340     2.533    
    OLOGIC_X0Y57         ODDR (Hold_oddr_C_R)         0.476     3.009    oddr_dac_sel
  -------------------------------------------------------------------
                         required time                         -3.009    
                         arrival time                           2.751    
  -------------------------------------------------------------------
                         slack                                 -0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_1x
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3   bufg_dac_clk_1x/I
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y82    dac_dat_a_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X41Y64    dac_dat_a_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2p
  To Clock:  pll_dac_clk_2p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2p
Waveform(ns):       { -0.500 1.500 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y4   bufg_dac_clk_2p/I
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2x
  To Clock:  pll_dac_clk_2x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2x
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y5   bufg_dac_clk_2x/I
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  pll_pwm_clk
  To Clock:  pll_pwm_clk

Setup :            3  Failing Endpoints,  Worst Slack       -0.247ns,  Total Violation       -0.491ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.247ns  (required time - arrival time)
  Source:                 pwm[2]/v_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[2]/pwm_o_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 1.463ns (42.641%)  route 1.968ns (57.359%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.989ns = ( 9.989 - 4.000 ) 
    Source Clock Delay      (SCD):    5.985ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, estimated)        1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.378 r  pll/pll/CLKOUT5
                         net (fo=1, estimated)        1.754     4.132    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_pwm_clk/O
                         net (fo=217, estimated)      1.752     5.985    pwm[2]/clk
    SLICE_X42Y13         FDRE                                         r  pwm[2]/v_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDRE (Prop_fdre_C_Q)         0.518     6.503 r  pwm[2]/v_r_reg[2]/Q
                         net (fo=2, estimated)        0.997     7.500    pwm[2]/v_r[2]
    SLICE_X43Y13         LUT4 (Prop_lut4_I0_O)        0.124     7.624 r  pwm[2]/pwm_o_i_11/O
                         net (fo=1, routed)           0.000     7.624    pwm[2]/pwm_o_i_11_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.174 r  pwm[2]/pwm_o_reg_i_3/CO[3]
                         net (fo=1, estimated)        0.000     8.174    pwm[2]/pwm_o_reg_i_3_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.445 r  pwm[2]/pwm_o_reg_i_2/CO[0]
                         net (fo=1, estimated)        0.971     9.416    pwm[2]/p_1_in
    OLOGIC_X0Y2          FDRE                                         r  pwm[2]/pwm_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, estimated)        1.241     6.181    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.265 r  pll/pll/CLKOUT5
                         net (fo=1, estimated)        1.666     7.931    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.022 r  bufg_pwm_clk/O
                         net (fo=217, estimated)      1.967     9.989    pwm[2]/clk
    OLOGIC_X0Y2          FDRE                                         r  pwm[2]/pwm_o_reg/C
                         clock pessimism              0.326    10.315    
                         clock uncertainty           -0.063    10.252    
    OLOGIC_X0Y2          FDRE (Setup_fdre_C_D)       -1.083     9.169    pwm[2]/pwm_o_reg
  -------------------------------------------------------------------
                         required time                          9.169    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                 -0.247    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 pwm[0]/b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[0]/v_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.212ns (37.395%)  route 0.355ns (62.605%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    2.327ns
    Clock Pessimism Removal (CPR):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, estimated)        0.551     0.952    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     1.003 r  pll/pll/CLKOUT5
                         net (fo=1, estimated)        0.739     1.742    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.768 r  bufg_pwm_clk/O
                         net (fo=217, estimated)      0.559     2.327    pwm[0]/clk
    SLICE_X34Y50         FDRE                                         r  pwm[0]/b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164     2.491 r  pwm[0]/b_reg[0]/Q
                         net (fo=6, estimated)        0.355     2.846    pwm[0]/b_reg_n_0_[0]
    SLICE_X43Y48         LUT3 (Prop_lut3_I1_O)        0.048     2.894 r  pwm[0]/v_r[1]_i_1/O
                         net (fo=1, routed)           0.000     2.894    pwm[0]/v_r[1]_i_1_n_0
    SLICE_X43Y48         FDRE                                         r  pwm[0]/v_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, estimated)        0.579     1.012    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     1.066 r  pll/pll/CLKOUT5
                         net (fo=1, estimated)        0.778     1.845    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.874 r  bufg_pwm_clk/O
                         net (fo=217, estimated)      0.864     2.738    pwm[0]/clk
    SLICE_X43Y48         FDRE                                         r  pwm[0]/v_r_reg[1]/C
                         clock pessimism             -0.105     2.632    
    SLICE_X43Y48         FDRE (Hold_fdre_C_D)         0.107     2.739    pwm[0]/v_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.739    
                         arrival time                           2.894    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_pwm_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT5 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2   bufg_pwm_clk/I
Max Period        n/a     PLLE2_ADV/CLKOUT5  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT5
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X43Y46    pwm[0]/vcnt_r_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X27Y49    pwm[0]/b_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_3
  To Clock:  clk_fpga_3

Setup :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.001ns,  Total Violation       -0.001ns
PW    :            0  Failing Endpoints,  Worst Slack        1.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (required time - arrival time)
  Source:                 i_ps/system_i/test_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[3]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/test_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.689ns  (logic 1.284ns (27.383%)  route 3.405ns (72.617%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 7.731 - 5.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/test_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, estimated)        1.207     1.207    i_ps/system_i/test_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/test_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=382, estimated)      1.714     3.022    i_ps/system_i/test_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/clk
    SLICE_X5Y53          FDSE                                         r  i_ps/system_i/test_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDSE (Prop_fdse_C_Q)         0.419     3.441 r  i_ps/system_i/test_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[3]_rep__0/Q
                         net (fo=4, estimated)        1.030     4.471    i_ps/system_i/test_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[3]_rep__0_n_0
    SLICE_X4Y53          LUT5 (Prop_lut5_I0_O)        0.297     4.768 r  i_ps/system_i/test_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/empty_INST_0/O
                         net (fo=2, estimated)        0.737     5.505    i_ps/system_i/test_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/tr_empty
    SLICE_X5Y52          LUT3 (Prop_lut3_I0_O)        0.124     5.629 f  i_ps/system_i/test_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0_i_1/O
                         net (fo=10, estimated)       0.447     6.076    i_ps/system_i/test_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/rd_en
    SLICE_X5Y53          LUT4 (Prop_lut4_I1_O)        0.118     6.194 r  i_ps/system_i/test_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_2/O
                         net (fo=1, estimated)        0.461     6.655    i_ps/system_i/test_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_2_n_0
    SLICE_X5Y53          LUT4 (Prop_lut4_I1_O)        0.326     6.981 r  i_ps/system_i/test_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1/O
                         net (fo=3, estimated)        0.730     7.711    i_ps/system_i/test_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read__0[4]
    SLICE_X8Y53          FDSE                                         r  i_ps/system_i/test_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_ps/system_i/test_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, estimated)        1.147     6.147    i_ps/system_i/test_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.238 r  i_ps/system_i/test_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=382, estimated)      1.493     7.731    i_ps/system_i/test_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/clk
    SLICE_X8Y53          FDSE                                         r  i_ps/system_i/test_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[4]/C
                         clock pessimism              0.185     7.916    
                         clock uncertainty           -0.083     7.833    
    SLICE_X8Y53          FDSE (Setup_fdse_C_D)       -0.028     7.805    i_ps/system_i/test_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[4]
  -------------------------------------------------------------------
                         required time                          7.805    
                         arrival time                          -7.711    
  -------------------------------------------------------------------
                         slack                                  0.094    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.001ns  (arrival time - required time)
  Source:                 i_ps/system_i/test_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/test_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.683%)  route 0.197ns (58.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.416ns
    Source Clock Delay      (SCD):    1.122ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/test_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, estimated)        0.509     0.509    i_ps/system_i/test_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.535 r  i_ps/system_i/test_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=382, estimated)      0.587     1.122    i_ps/system_i/test_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/ACLK
    SLICE_X5Y49          FDRE                                         r  i_ps/system_i/test_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.263 r  i_ps/system_i/test_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[61]/Q
                         net (fo=1, estimated)        0.197     1.460    i_ps/system_i/test_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid[11]
    SLICE_X3Y52          FDRE                                         r  i_ps/system_i/test_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/test_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, estimated)        0.536     0.536    i_ps/system_i/test_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.565 r  i_ps/system_i/test_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=382, estimated)      0.851     1.416    i_ps/system_i/test_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/clk
    SLICE_X3Y52          FDRE                                         r  i_ps/system_i/test_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/C
                         clock pessimism             -0.030     1.386    
    SLICE_X3Y52          FDRE (Hold_fdre_C_D)         0.075     1.461    i_ps/system_i/test_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                 -0.001    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_ps/system_i/test_i/processing_system7/inst/PS7_i/FCLKCLK[3] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1  i_ps/system_i/test_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/I
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X0Y48    i_ps/system_i/test_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X0Y58    i_ps/system_i/test_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  pll_adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.426ns,  Total Violation        0.000ns
Hold  :           28  Failing Endpoints,  Worst Slack       -2.537ns,  Total Violation      -69.334ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.426ns  (required time - arrival time)
  Source:                 adc_dat_a_i[7]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        2.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.481ns = ( 10.481 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y14                                               0.000     3.400 r  adc_dat_a_i[7] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[7]
    Y14                  IBUF (Prop_ibuf_I_O)         0.488     3.888 r  adc_dat_a_i_IBUF[7]_inst/O
                         net (fo=1, estimated)        0.000     3.888    adc_dat_a_i_IBUF[7]
    ILOGIC_X0Y33         FDRE                                         r  adc_dat_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, estimated)        0.551     8.952    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     9.003 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        0.739     9.742    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.768 r  bufg_adc_clk/O
                         net (fo=12371, estimated)    0.713    10.481    daisy_p_o_OBUF[1]
    ILOGIC_X0Y33         FDRE                                         r  adc_dat_a_reg[5]/C
                         clock pessimism              0.000    10.481    
                         clock uncertainty           -0.166    10.315    
    ILOGIC_X0Y33         FDRE (Setup_fdre_C_D)       -0.001    10.314    adc_dat_a_reg[5]
  -------------------------------------------------------------------
                         required time                         10.314    
                         arrival time                          -3.888    
  -------------------------------------------------------------------
                         slack                                  6.426    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.537ns  (arrival time - required time)
  Source:                 adc_dat_b_i[3]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.805ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    P16                                               0.000     3.400 r  adc_dat_b_i[3] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_b_i[3]
    P16                  IBUF (Prop_ibuf_I_O)         0.805     4.205 r  adc_dat_b_i_IBUF[3]_inst/O
                         net (fo=1, estimated)        0.000     4.205    adc_dat_b_i_IBUF[3]
    ILOGIC_X0Y1          FDRE                                         r  adc_dat_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, estimated)        1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=12371, estimated)    2.151     6.384    daisy_p_o_OBUF[1]
    ILOGIC_X0Y1          FDRE                                         r  adc_dat_b_reg[1]/C
                         clock pessimism              0.000     6.384    
                         clock uncertainty            0.166     6.550    
    ILOGIC_X0Y1          FDRE (Hold_fdre_C_D)         0.192     6.742    adc_dat_b_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.742    
                         arrival time                           4.205    
  -------------------------------------------------------------------
                         slack                                 -2.537    





---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_dac_clk_1x

Setup :            0  Failing Endpoints,  Worst Slack        4.255ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.255ns  (required time - arrival time)
  Source:                 i_dsp/sum1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        3.219ns  (logic 0.715ns (22.212%)  route 2.504ns (77.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.583ns = ( 13.583 - 8.000 ) 
    Source Clock Delay      (SCD):    5.966ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, estimated)        1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=12371, estimated)    1.733     5.966    i_dsp/clk_i
    SLICE_X39Y63         FDRE                                         r  i_dsp/sum1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_fdre_C_Q)         0.419     6.385 f  i_dsp/sum1_reg[14]/Q
                         net (fo=14, estimated)       0.995     7.380    i_dsp/dac_saturate[0]/input_i[14]
    SLICE_X39Y65         LUT6 (Prop_lut6_I1_O)        0.296     7.676 r  i_dsp/dac_saturate[0]/output_o[12]_INST_0/O
                         net (fo=10, estimated)       1.509     9.185    dac_dat_a[12]_i_1_n_0
    SLICE_X43Y91         FDRE                                         r  dac_dat_a_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, estimated)        1.241    10.181    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.265 r  pll/pll/CLKOUT1
                         net (fo=1, estimated)        1.666    11.931    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.022 r  bufg_dac_clk_1x/O
                         net (fo=45, estimated)       1.561    13.583    dac_clk_1x
    SLICE_X43Y91         FDRE                                         r  dac_dat_a_reg[12]/C
                         clock pessimism              0.113    13.696    
                         clock uncertainty           -0.189    13.508    
    SLICE_X43Y91         FDRE (Setup_fdre_C_D)       -0.067    13.441    dac_dat_a_reg[12]
  -------------------------------------------------------------------
                         required time                         13.441    
                         arrival time                          -9.185    
  -------------------------------------------------------------------
                         slack                                  4.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 i_dsp/sum1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.186ns (29.140%)  route 0.452ns (70.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.727ns
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, estimated)        0.551     0.952    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.003 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        0.739     1.742    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.768 r  bufg_adc_clk/O
                         net (fo=12371, estimated)    0.579     2.347    i_dsp/clk_i
    SLICE_X37Y67         FDRE                                         r  i_dsp/sum1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDRE (Prop_fdre_C_Q)         0.141     2.488 r  i_dsp/sum1_reg[17]/Q
                         net (fo=24, estimated)       0.233     2.721    i_dsp/dac_saturate[0]/input_i[17]
    SLICE_X41Y62         LUT6 (Prop_lut6_I5_O)        0.045     2.766 r  i_dsp/dac_saturate[0]/output_o[8]_INST_0/O
                         net (fo=10, estimated)       0.219     2.986    dac_dat_a[8]_i_1_n_0
    SLICE_X43Y64         FDRE                                         r  dac_dat_a_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, estimated)        0.579     1.012    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.066 r  pll/pll/CLKOUT1
                         net (fo=1, estimated)        0.778     1.845    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.874 r  bufg_dac_clk_1x/O
                         net (fo=45, estimated)       0.853     2.727    dac_clk_1x
    SLICE_X43Y64         FDRE                                         r  dac_dat_a_reg[8]/C
                         clock pessimism             -0.063     2.663    
                         clock uncertainty            0.189     2.852    
    SLICE_X43Y64         FDRE (Hold_fdre_C_D)         0.070     2.922    dac_dat_a_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.922    
                         arrival time                           2.986    
  -------------------------------------------------------------------
                         slack                                  0.063    





---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_pwm_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.722ns,  Total Violation        0.000ns
Hold  :           87  Failing Endpoints,  Worst Slack       -0.279ns,  Total Violation      -12.595ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.722ns  (required time - arrival time)
  Source:                 i_ams/dac_d_o_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[3]/b_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.836ns  (logic 0.642ns (22.638%)  route 2.194ns (77.362%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.594ns = ( 9.594 - 4.000 ) 
    Source Clock Delay      (SCD):    5.913ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, estimated)        1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=12371, estimated)    1.680     5.913    i_ams/clk_i
    SLICE_X12Y37         FDRE                                         r  i_ams/dac_d_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518     6.431 r  i_ams/dac_d_o_reg[15]/Q
                         net (fo=2, estimated)        1.705     8.136    pwm[3]/cfg[15]
    SLICE_X40Y34         LUT5 (Prop_lut5_I0_O)        0.124     8.260 r  pwm[3]/b[15]_i_2/O
                         net (fo=1, estimated)        0.489     8.749    pwm[3]/b[15]_i_2_n_0
    SLICE_X39Y34         FDRE                                         r  pwm[3]/b_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, estimated)        1.241     6.181    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.265 r  pll/pll/CLKOUT5
                         net (fo=1, estimated)        1.666     7.931    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.022 r  bufg_pwm_clk/O
                         net (fo=217, estimated)      1.572     9.594    pwm[3]/clk
    SLICE_X39Y34         FDRE                                         r  pwm[3]/b_reg[15]/C
                         clock pessimism              0.113     9.707    
                         clock uncertainty           -0.189     9.519    
    SLICE_X39Y34         FDRE (Setup_fdre_C_D)       -0.047     9.472    pwm[3]/b_reg[15]
  -------------------------------------------------------------------
                         required time                          9.472    
                         arrival time                          -8.749    
  -------------------------------------------------------------------
                         slack                                  0.722    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.279ns  (arrival time - required time)
  Source:                 i_ams/dac_d_o_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[3]/v_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.584%)  route 0.149ns (51.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.731ns
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, estimated)        0.551     0.952    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.003 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        0.739     1.742    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.768 r  bufg_adc_clk/O
                         net (fo=12371, estimated)    0.589     2.357    i_ams/clk_i
    SLICE_X40Y35         FDRE                                         r  i_ams/dac_d_o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.141     2.498 r  i_ams/dac_d_o_reg[18]/Q
                         net (fo=2, estimated)        0.149     2.648    pwm[3]/cfg[18]
    SLICE_X40Y34         FDRE                                         r  pwm[3]/v_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, estimated)        0.579     1.012    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     1.066 r  pll/pll/CLKOUT5
                         net (fo=1, estimated)        0.778     1.845    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.874 r  bufg_pwm_clk/O
                         net (fo=217, estimated)      0.857     2.731    pwm[3]/clk
    SLICE_X40Y34         FDRE                                         r  pwm[3]/v_reg[2]/C
                         clock pessimism             -0.063     2.667    
                         clock uncertainty            0.189     2.856    
    SLICE_X40Y34         FDRE (Hold_fdre_C_D)         0.070     2.926    pwm[3]/v_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.926    
                         arrival time                           2.648    
  -------------------------------------------------------------------
                         slack                                 -0.279    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pll_adc_clk
  To Clock:  pll_adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.745ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.615ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.745ns  (required time - arrival time)
  Source:                 i_asg/e3/FSM_sequential_current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_asg/c1/count_reg[19]_C/CLR
                            (recovery check against rising-edge clock pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        3.563ns  (logic 0.726ns (20.376%)  route 2.837ns (79.624%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.583ns = ( 13.583 - 8.000 ) 
    Source Clock Delay      (SCD):    5.961ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, estimated)        1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=12371, estimated)    1.728     5.961    i_asg/e3/clock
    SLICE_X41Y80         FDRE                                         r  i_asg/e3/FSM_sequential_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE (Prop_fdre_C_Q)         0.456     6.417 f  i_asg/e3/FSM_sequential_current_state_reg[3]/Q
                         net (fo=5, estimated)        0.958     7.375    i_asg/e3/current_state[3]
    SLICE_X42Y80         LUT4 (Prop_lut4_I0_O)        0.124     7.499 f  i_asg/e3/detector_out_INST_0/O
                         net (fo=64, estimated)       1.223     8.722    i_asg/c1/start
    SLICE_X38Y88         LUT2 (Prop_lut2_I0_O)        0.146     8.868 f  i_asg/c1/count_reg[19]_LDC_i_2/O
                         net (fo=2, estimated)        0.656     9.524    i_asg/c1/count_reg[19]_LDC_i_2_n_0
    SLICE_X41Y91         FDCE                                         f  i_asg/c1/count_reg[19]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, estimated)        1.241    10.181    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.265 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        1.666    11.931    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.022 r  bufg_adc_clk/O
                         net (fo=12371, estimated)    1.561    13.583    i_asg/c1/clk
    SLICE_X41Y91         FDCE                                         r  i_asg/c1/count_reg[19]_C/C
                         clock pessimism              0.364    13.947    
                         clock uncertainty           -0.069    13.878    
    SLICE_X41Y91         FDCE (Recov_fdce_C_CLR)     -0.609    13.269    i_asg/c1/count_reg[19]_C
  -------------------------------------------------------------------
                         required time                         13.269    
                         arrival time                          -9.524    
  -------------------------------------------------------------------
                         slack                                  3.745    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 i_asg/trigger_delay_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_asg/c1/count_reg[6]_P/PRE
                            (removal check against rising-edge clock pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.227ns (40.566%)  route 0.333ns (59.434%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, estimated)        0.551     0.952    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.003 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        0.739     1.742    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.768 r  bufg_adc_clk/O
                         net (fo=12371, estimated)    0.580     2.348    i_asg/dac_clk_i
    SLICE_X37Y83         FDRE                                         r  i_asg/trigger_delay_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDRE (Prop_fdre_C_Q)         0.128     2.476 f  i_asg/trigger_delay_reg[6]/Q
                         net (fo=3, estimated)        0.185     2.661    i_asg/c1/N[6]
    SLICE_X38Y83         LUT2 (Prop_lut2_I0_O)        0.099     2.760 f  i_asg/c1/count_reg[6]_LDC_i_1/O
                         net (fo=2, estimated)        0.148     2.908    i_asg/c1/count_reg[6]_LDC_i_1_n_0
    SLICE_X38Y84         FDPE                                         f  i_asg/c1/count_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, estimated)        0.579     1.012    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.066 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        0.778     1.845    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.874 r  bufg_adc_clk/O
                         net (fo=12371, estimated)    0.850     2.724    i_asg/c1/clk
    SLICE_X38Y84         FDPE                                         r  i_asg/c1/count_reg[6]_P/C
                         clock pessimism             -0.359     2.364    
    SLICE_X38Y84         FDPE (Remov_fdpe_C_PRE)     -0.071     2.293    i_asg/c1/count_reg[6]_P
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           2.908    
  -------------------------------------------------------------------
                         slack                                  0.615    





