Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Fri Dec  8 10:21:34 2017
| Host         : DESKTOP-N854F8E running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_level_SAR_methodology_drc_routed.rpt -pb top_level_SAR_methodology_drc_routed.pb -rpx top_level_SAR_methodology_drc_routed.rpx
| Design       : top_level_SAR
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 13
+-----------+----------+--------------------------------------------+------------+
| Rule      | Severity | Description                                | Violations |
+-----------+----------+--------------------------------------------+------------+
| SYNTH-6   | Warning  | Timing of a block RAM might be sub-optimal | 1          |
| TIMING-18 | Warning  | Missing input or output delay              | 12         |
+-----------+----------+--------------------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-6#1 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance the_Averager/average_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on SAR_input relative to clock(s) sys_clock_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on ext_reset relative to clock(s) sys_clock_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on SAR_output relative to clock(s) sys_clock_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on distance_mm[0] relative to clock(s) sys_clock_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on distance_mm[1] relative to clock(s) sys_clock_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on distance_mm[2] relative to clock(s) sys_clock_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on distance_mm[3] relative to clock(s) sys_clock_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on distance_mm[4] relative to clock(s) sys_clock_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on distance_mm[5] relative to clock(s) sys_clock_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on distance_mm[6] relative to clock(s) sys_clock_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on distance_mm[7] relative to clock(s) sys_clock_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on distance_mm[8] relative to clock(s) sys_clock_pin
Related violations: <none>


