Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Apr  4 14:23:33 2019
| Host         : LAPTOP-P6DBKN0G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Voice_Scope_TOP_timing_summary_routed.rpt -pb Voice_Scope_TOP_timing_summary_routed.pb -rpx Voice_Scope_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : Voice_Scope_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: advanced_sw (HIGH)

 There are 3068 register/latch pins with no clock driven by root clock pin: c0/SLOW_CLK_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clr1/colour_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clr1/colour_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clr1/colour_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: clr1/slowclk/slowclock_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep__3/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep__4/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep__5/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep__6/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep__7/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__2/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__3/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__5/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__6/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__7/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[4]_rep/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[4]_rep__0/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[4]_rep__1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[4]_rep__2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[4]_rep__3/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[4]_rep__4/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[4]_rep__5/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[4]_rep__6/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[4]_rep__7/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[5]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[5]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[5]_rep__1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[5]_rep__2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[5]_rep__3/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[5]_rep__4/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[5]_rep__5/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[5]_rep__6/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[5]_rep__7/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[5]_rep__8/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[7]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[7]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[7]_rep__1/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[11]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: grd1/grid_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: grd1/grid_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: grd1/grid_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: grd1/slowclk/slowclock_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vc1/sclk_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[11]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 23190 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 2 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.892      -11.804                     21                  375        0.164        0.000                      0                  375        3.000        0.000                       0                   179  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 4.469        0.000                      0                   97        0.261        0.000                      0                   97        3.000        0.000                       0                    76  
  clk_out1_clk_wiz_0       -0.892      -11.804                     21                  278        0.164        0.000                      0                  278        4.130        0.000                       0                   100  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.469ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.469ns  (required time - arrival time)
  Source:                 vc1/count2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.552ns  (logic 1.200ns (21.614%)  route 4.352ns (78.386%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.627     5.148    vc1/CLK_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  vc1/count2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  vc1/count2_reg[7]/Q
                         net (fo=10, routed)          0.704     6.307    vc1/count2_reg[7]
    SLICE_X62Y51         LUT2 (Prop_lut2_I1_O)        0.124     6.431 r  vc1/sclk_i_24/O
                         net (fo=1, routed)           0.800     7.231    vc1/sclk_i_24_n_0
    SLICE_X62Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.355 r  vc1/sclk_i_23/O
                         net (fo=1, routed)           0.444     7.799    vc1/sclk_i_23_n_0
    SLICE_X62Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.923 r  vc1/sclk_i_17/O
                         net (fo=1, routed)           0.811     8.734    vc1/sclk_i_17_n_0
    SLICE_X62Y51         LUT6 (Prop_lut6_I1_O)        0.124     8.858 r  vc1/sclk_i_13/O
                         net (fo=1, routed)           0.780     9.638    vc1/sclk_i_13_n_0
    SLICE_X61Y51         LUT6 (Prop_lut6_I5_O)        0.124     9.762 r  vc1/sclk_i_5/O
                         net (fo=1, routed)           0.814    10.576    vc1/sclk_i_5_n_0
    SLICE_X64Y51         LUT6 (Prop_lut6_I4_O)        0.124    10.700 r  vc1/sclk_i_1/O
                         net (fo=1, routed)           0.000    10.700    vc1/sclk_i_1_n_0
    SLICE_X64Y51         FDRE                                         r  vc1/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.510    14.851    vc1/CLK_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  vc1/sclk_reg/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y51         FDRE (Setup_fdre_C_D)        0.081    15.169    vc1/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                         -10.700    
  -------------------------------------------------------------------
                         slack                                  4.469    

Slack (MET) :             6.250ns  (required time - arrival time)
  Source:                 c0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 0.704ns (21.591%)  route 2.557ns (78.409%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.565     5.086    c0/CLK_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  c0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  c0/counter_reg[3]/Q
                         net (fo=2, routed)           0.860     6.402    c0/counter[3]
    SLICE_X36Y45         LUT6 (Prop_lut6_I4_O)        0.124     6.526 f  c0/counter[11]_i_4/O
                         net (fo=2, routed)           0.820     7.346    c0/counter[11]_i_4_n_0
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124     7.470 r  c0/counter[11]_i_1/O
                         net (fo=11, routed)          0.877     8.347    c0/counter[11]_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  c0/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.445    14.786    c0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  c0/counter_reg[5]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y46         FDRE (Setup_fdre_C_R)       -0.429    14.597    c0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.347    
  -------------------------------------------------------------------
                         slack                                  6.250    

Slack (MET) :             6.250ns  (required time - arrival time)
  Source:                 c0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 0.704ns (21.591%)  route 2.557ns (78.409%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.565     5.086    c0/CLK_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  c0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  c0/counter_reg[3]/Q
                         net (fo=2, routed)           0.860     6.402    c0/counter[3]
    SLICE_X36Y45         LUT6 (Prop_lut6_I4_O)        0.124     6.526 f  c0/counter[11]_i_4/O
                         net (fo=2, routed)           0.820     7.346    c0/counter[11]_i_4_n_0
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124     7.470 r  c0/counter[11]_i_1/O
                         net (fo=11, routed)          0.877     8.347    c0/counter[11]_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  c0/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.445    14.786    c0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  c0/counter_reg[6]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y46         FDRE (Setup_fdre_C_R)       -0.429    14.597    c0/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.347    
  -------------------------------------------------------------------
                         slack                                  6.250    

Slack (MET) :             6.250ns  (required time - arrival time)
  Source:                 c0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 0.704ns (21.591%)  route 2.557ns (78.409%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.565     5.086    c0/CLK_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  c0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  c0/counter_reg[3]/Q
                         net (fo=2, routed)           0.860     6.402    c0/counter[3]
    SLICE_X36Y45         LUT6 (Prop_lut6_I4_O)        0.124     6.526 f  c0/counter[11]_i_4/O
                         net (fo=2, routed)           0.820     7.346    c0/counter[11]_i_4_n_0
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124     7.470 r  c0/counter[11]_i_1/O
                         net (fo=11, routed)          0.877     8.347    c0/counter[11]_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  c0/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.445    14.786    c0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  c0/counter_reg[7]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y46         FDRE (Setup_fdre_C_R)       -0.429    14.597    c0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.347    
  -------------------------------------------------------------------
                         slack                                  6.250    

Slack (MET) :             6.250ns  (required time - arrival time)
  Source:                 c0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 0.704ns (21.591%)  route 2.557ns (78.409%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.565     5.086    c0/CLK_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  c0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  c0/counter_reg[3]/Q
                         net (fo=2, routed)           0.860     6.402    c0/counter[3]
    SLICE_X36Y45         LUT6 (Prop_lut6_I4_O)        0.124     6.526 f  c0/counter[11]_i_4/O
                         net (fo=2, routed)           0.820     7.346    c0/counter[11]_i_4_n_0
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124     7.470 r  c0/counter[11]_i_1/O
                         net (fo=11, routed)          0.877     8.347    c0/counter[11]_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  c0/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.445    14.786    c0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  c0/counter_reg[8]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y46         FDRE (Setup_fdre_C_R)       -0.429    14.597    c0/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.347    
  -------------------------------------------------------------------
                         slack                                  6.250    

Slack (MET) :             6.371ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.552ns (17.754%)  route 2.557ns (82.246%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.565     5.086    c0/CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.736     6.278    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.374 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=3081, routed)        1.821     8.195    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  vc1/count2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.510    14.851    vc1/CLK_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  vc1/count2_reg[0]/C
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X63Y50         FDRE (Setup_fdre_C_R)       -0.429    14.566    vc1/count2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                          -8.195    
  -------------------------------------------------------------------
                         slack                                  6.371    

Slack (MET) :             6.371ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.552ns (17.754%)  route 2.557ns (82.246%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.565     5.086    c0/CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.736     6.278    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.374 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=3081, routed)        1.821     8.195    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X63Y52         FDRE                                         r  vc1/count2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.510    14.851    vc1/CLK_IBUF_BUFG
    SLICE_X63Y52         FDRE                                         r  vc1/count2_reg[10]/C
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X63Y52         FDRE (Setup_fdre_C_R)       -0.429    14.566    vc1/count2_reg[10]
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                          -8.195    
  -------------------------------------------------------------------
                         slack                                  6.371    

Slack (MET) :             6.371ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.552ns (17.754%)  route 2.557ns (82.246%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.565     5.086    c0/CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.736     6.278    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.374 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=3081, routed)        1.821     8.195    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X63Y52         FDRE                                         r  vc1/count2_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.510    14.851    vc1/CLK_IBUF_BUFG
    SLICE_X63Y52         FDRE                                         r  vc1/count2_reg[11]/C
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X63Y52         FDRE (Setup_fdre_C_R)       -0.429    14.566    vc1/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                          -8.195    
  -------------------------------------------------------------------
                         slack                                  6.371    

Slack (MET) :             6.371ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.552ns (17.754%)  route 2.557ns (82.246%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.565     5.086    c0/CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.736     6.278    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.374 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=3081, routed)        1.821     8.195    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  vc1/count2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.510    14.851    vc1/CLK_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  vc1/count2_reg[1]/C
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X63Y50         FDRE (Setup_fdre_C_R)       -0.429    14.566    vc1/count2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                          -8.195    
  -------------------------------------------------------------------
                         slack                                  6.371    

Slack (MET) :             6.371ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.552ns (17.754%)  route 2.557ns (82.246%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.565     5.086    c0/CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.736     6.278    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.374 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=3081, routed)        1.821     8.195    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  vc1/count2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.510    14.851    vc1/CLK_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  vc1/count2_reg[2]/C
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X63Y50         FDRE (Setup_fdre_C_R)       -0.429    14.566    vc1/count2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                          -8.195    
  -------------------------------------------------------------------
                         slack                                  6.371    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clr1/slowclk/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clr1/slowclk/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.585     1.468    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  clr1/slowclk/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  clr1/slowclk/counter_reg[11]/Q
                         net (fo=2, routed)           0.117     1.726    clr1/slowclk/counter_reg[11]
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  clr1/slowclk/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    clr1/slowclk/counter_reg[8]_i_1_n_4
    SLICE_X1Y22          FDRE                                         r  clr1/slowclk/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.853     1.980    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  clr1/slowclk/counter_reg[11]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.105     1.573    clr1/slowclk/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clr1/slowclk/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clr1/slowclk/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.582     1.465    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  clr1/slowclk/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  clr1/slowclk/counter_reg[19]/Q
                         net (fo=2, routed)           0.117     1.723    clr1/slowclk/counter_reg[19]
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  clr1/slowclk/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.831    clr1/slowclk/counter_reg[16]_i_1_n_4
    SLICE_X1Y24          FDRE                                         r  clr1/slowclk/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.850     1.977    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  clr1/slowclk/counter_reg[19]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X1Y24          FDRE (Hold_fdre_C_D)         0.105     1.570    clr1/slowclk/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 c0/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.563     1.446    c0/CLK_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  c0/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  c0/counter_reg[4]/Q
                         net (fo=2, routed)           0.119     1.706    c0/counter[4]
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  c0/counter_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.814    c0/data0[4]
    SLICE_X37Y45         FDRE                                         r  c0/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.832     1.959    c0/CLK_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  c0/counter_reg[4]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    c0/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clr1/slowclk/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clr1/slowclk/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.583     1.466    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X1Y23          FDRE                                         r  clr1/slowclk/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  clr1/slowclk/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.726    clr1/slowclk/counter_reg[15]
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  clr1/slowclk/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    clr1/slowclk/counter_reg[12]_i_1_n_4
    SLICE_X1Y23          FDRE                                         r  clr1/slowclk/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.851     1.978    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X1Y23          FDRE                                         r  clr1/slowclk/counter_reg[15]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X1Y23          FDRE (Hold_fdre_C_D)         0.105     1.571    clr1/slowclk/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clr1/slowclk/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clr1/slowclk/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.585     1.468    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  clr1/slowclk/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  clr1/slowclk/counter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.729    clr1/slowclk/counter_reg[7]
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  clr1/slowclk/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.837    clr1/slowclk/counter_reg[4]_i_1_n_4
    SLICE_X1Y21          FDRE                                         r  clr1/slowclk/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.854     1.981    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  clr1/slowclk/counter_reg[7]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X1Y21          FDRE (Hold_fdre_C_D)         0.105     1.573    clr1/slowclk/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clr1/slowclk/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clr1/slowclk/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.586     1.469    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  clr1/slowclk/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  clr1/slowclk/counter_reg[3]/Q
                         net (fo=2, routed)           0.120     1.730    clr1/slowclk/counter_reg[3]
    SLICE_X1Y20          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  clr1/slowclk/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.838    clr1/slowclk/counter_reg[0]_i_1_n_4
    SLICE_X1Y20          FDRE                                         r  clr1/slowclk/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.855     1.982    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  clr1/slowclk/counter_reg[3]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X1Y20          FDRE (Hold_fdre_C_D)         0.105     1.574    clr1/slowclk/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vc1/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.594     1.477    vc1/CLK_IBUF_BUFG
    SLICE_X63Y52         FDRE                                         r  vc1/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  vc1/count2_reg[11]/Q
                         net (fo=4, routed)           0.120     1.739    vc1/count2_reg[11]
    SLICE_X63Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  vc1/count2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.847    vc1/count2_reg[8]_i_1_n_4
    SLICE_X63Y52         FDRE                                         r  vc1/count2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.864     1.992    vc1/CLK_IBUF_BUFG
    SLICE_X63Y52         FDRE                                         r  vc1/count2_reg[11]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X63Y52         FDRE (Hold_fdre_C_D)         0.105     1.582    vc1/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clr1/slowclk/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clr1/slowclk/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.583     1.466    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X1Y23          FDRE                                         r  clr1/slowclk/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  clr1/slowclk/counter_reg[12]/Q
                         net (fo=2, routed)           0.116     1.723    clr1/slowclk/counter_reg[12]
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.838 r  clr1/slowclk/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.838    clr1/slowclk/counter_reg[12]_i_1_n_7
    SLICE_X1Y23          FDRE                                         r  clr1/slowclk/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.851     1.978    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X1Y23          FDRE                                         r  clr1/slowclk/counter_reg[12]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X1Y23          FDRE (Hold_fdre_C_D)         0.105     1.571    clr1/slowclk/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clr1/slowclk/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clr1/slowclk/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.585     1.468    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  clr1/slowclk/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  clr1/slowclk/counter_reg[4]/Q
                         net (fo=2, routed)           0.116     1.725    clr1/slowclk/counter_reg[4]
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.840 r  clr1/slowclk/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.840    clr1/slowclk/counter_reg[4]_i_1_n_7
    SLICE_X1Y21          FDRE                                         r  clr1/slowclk/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.854     1.981    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  clr1/slowclk/counter_reg[4]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X1Y21          FDRE (Hold_fdre_C_D)         0.105     1.573    clr1/slowclk/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clr1/slowclk/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clr1/slowclk/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.585     1.468    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  clr1/slowclk/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  clr1/slowclk/counter_reg[8]/Q
                         net (fo=2, routed)           0.116     1.725    clr1/slowclk/counter_reg[8]
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.840 r  clr1/slowclk/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.840    clr1/slowclk/counter_reg[8]_i_1_n_7
    SLICE_X1Y22          FDRE                                         r  clr1/slowclk/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.853     1.980    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  clr1/slowclk/counter_reg[8]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.105     1.573    clr1/slowclk/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    CLK_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X36Y46     c0/SLOW_CLK_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X36Y45     c0/counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X37Y47     c0/counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X37Y47     c0/counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X37Y45     c0/counter_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X37Y45     c0/counter_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X37Y45     c0/counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X37Y45     c0/counter_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y46     c0/SLOW_CLK_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y45     c0/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y47     c0/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y47     c0/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y45     c0/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y45     c0/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y45     c0/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y45     c0/counter_reg[4]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X1Y22      clr1/slowclk/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X1Y22      clr1/slowclk/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X1Y23      clr1/slowclk/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X1Y23      clr1/slowclk/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X1Y23      clr1/slowclk/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X1Y23      clr1/slowclk/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X1Y24      clr1/slowclk/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X1Y24      clr1/slowclk/counter_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           21  Failing Endpoints,  Worst Slack       -0.892ns,  Total Violation      -11.804ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.892ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.148ns  (logic 2.681ns (26.419%)  route 7.467ns (73.581%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=5 LUT6=5)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.108 - 9.259 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=98, routed)          1.549     5.070    d3/VGA_CONTROL/clk_out1
    SLICE_X11Y24         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__5/Q
                         net (fo=120, routed)         0.943     6.469    d3/VGA_CONTROL/pixel_reg_13
    SLICE_X11Y25         LUT4 (Prop_lut4_I1_O)        0.152     6.621 r  d3/VGA_CONTROL/VGA_RED[3]_i_63/O
                         net (fo=2, routed)           0.727     7.348    d3/VGA_CONTROL/VGA_RED[3]_i_63_n_0
    SLICE_X11Y25         LUT4 (Prop_lut4_I1_O)        0.326     7.674 r  d3/VGA_CONTROL/VGA_RED[3]_i_272/O
                         net (fo=10, routed)          1.213     8.887    d1/VGA_Red_waveform5_0[1]
    SLICE_X13Y21         LUT6 (Prop_lut6_I2_O)        0.124     9.011 f  d1/VGA_RED[3]_i_211/O
                         net (fo=3, routed)           0.586     9.597    d1/VGA_RED[3]_i_211_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I2_O)        0.124     9.721 r  d1/VGA_RED[3]_i_208/O
                         net (fo=3, routed)           0.677    10.398    d1/VGA_RED[3]_i_208_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I0_O)        0.152    10.550 r  d1/VGA_RED[3]_i_204/O
                         net (fo=2, routed)           0.442    10.992    d1/VGA_RED[3]_i_204_n_0
    SLICE_X13Y19         LUT2 (Prop_lut2_I0_O)        0.326    11.318 r  d1/VGA_RED[3]_i_201/O
                         net (fo=1, routed)           0.294    11.613    d1/VGA_RED[3]_i_201_n_0
    SLICE_X13Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.737 r  d1/VGA_RED[3]_i_128/O
                         net (fo=1, routed)           0.000    11.737    d1/VGA_RED[3]_i_128_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.138 r  d1/VGA_RED_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.958    13.095    d3/VGA_CONTROL/v_cntr_reg_reg[9]_0[0]
    SLICE_X11Y26         LUT6 (Prop_lut6_I0_O)        0.124    13.219 f  d3/VGA_CONTROL/VGA_RED[3]_i_28/O
                         net (fo=1, routed)           0.573    13.793    d3/VGA_CONTROL/VGA_RED[3]_i_28_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I5_O)        0.124    13.917 f  d3/VGA_CONTROL/VGA_RED[3]_i_14/O
                         net (fo=1, routed)           0.573    14.490    d3/VGA_CONTROL/VGA_RED[3]_i_14_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I5_O)        0.124    14.614 r  d3/VGA_CONTROL/VGA_RED[3]_i_4/O
                         net (fo=12, routed)          0.480    15.094    d3/VGA_CONTROL/VGA_Red_waveform[0]
    SLICE_X5Y31          LUT4 (Prop_lut4_I1_O)        0.124    15.218 r  d3/VGA_CONTROL/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000    15.218    d3/VGA_CONTROL_n_406
    SLICE_X5Y31          FDRE                                         r  d3/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=98, routed)          1.507    14.108    d3/CLK_VGA
    SLICE_X5Y31          FDRE                                         r  d3/VGA_GREEN_reg[1]/C
                         clock pessimism              0.260    14.368    
                         clock uncertainty           -0.072    14.295    
    SLICE_X5Y31          FDRE (Setup_fdre_C_D)        0.031    14.326    d3/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         14.326    
                         arrival time                         -15.218    
  -------------------------------------------------------------------
                         slack                                 -0.892    

Slack (VIOLATED) :        -0.890ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.147ns  (logic 2.681ns (26.422%)  route 7.466ns (73.578%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=5 LUT6=5)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.108 - 9.259 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=98, routed)          1.549     5.070    d3/VGA_CONTROL/clk_out1
    SLICE_X11Y24         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__5/Q
                         net (fo=120, routed)         0.943     6.469    d3/VGA_CONTROL/pixel_reg_13
    SLICE_X11Y25         LUT4 (Prop_lut4_I1_O)        0.152     6.621 r  d3/VGA_CONTROL/VGA_RED[3]_i_63/O
                         net (fo=2, routed)           0.727     7.348    d3/VGA_CONTROL/VGA_RED[3]_i_63_n_0
    SLICE_X11Y25         LUT4 (Prop_lut4_I1_O)        0.326     7.674 r  d3/VGA_CONTROL/VGA_RED[3]_i_272/O
                         net (fo=10, routed)          1.213     8.887    d1/VGA_Red_waveform5_0[1]
    SLICE_X13Y21         LUT6 (Prop_lut6_I2_O)        0.124     9.011 f  d1/VGA_RED[3]_i_211/O
                         net (fo=3, routed)           0.586     9.597    d1/VGA_RED[3]_i_211_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I2_O)        0.124     9.721 r  d1/VGA_RED[3]_i_208/O
                         net (fo=3, routed)           0.677    10.398    d1/VGA_RED[3]_i_208_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I0_O)        0.152    10.550 r  d1/VGA_RED[3]_i_204/O
                         net (fo=2, routed)           0.442    10.992    d1/VGA_RED[3]_i_204_n_0
    SLICE_X13Y19         LUT2 (Prop_lut2_I0_O)        0.326    11.318 r  d1/VGA_RED[3]_i_201/O
                         net (fo=1, routed)           0.294    11.613    d1/VGA_RED[3]_i_201_n_0
    SLICE_X13Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.737 r  d1/VGA_RED[3]_i_128/O
                         net (fo=1, routed)           0.000    11.737    d1/VGA_RED[3]_i_128_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.138 r  d1/VGA_RED_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.958    13.095    d3/VGA_CONTROL/v_cntr_reg_reg[9]_0[0]
    SLICE_X11Y26         LUT6 (Prop_lut6_I0_O)        0.124    13.219 f  d3/VGA_CONTROL/VGA_RED[3]_i_28/O
                         net (fo=1, routed)           0.573    13.793    d3/VGA_CONTROL/VGA_RED[3]_i_28_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I5_O)        0.124    13.917 f  d3/VGA_CONTROL/VGA_RED[3]_i_14/O
                         net (fo=1, routed)           0.573    14.490    d3/VGA_CONTROL/VGA_RED[3]_i_14_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I5_O)        0.124    14.614 r  d3/VGA_CONTROL/VGA_RED[3]_i_4/O
                         net (fo=12, routed)          0.479    15.093    d3/VGA_CONTROL/VGA_Red_waveform[0]
    SLICE_X5Y31          LUT4 (Prop_lut4_I1_O)        0.124    15.217 r  d3/VGA_CONTROL/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000    15.217    d3/VGA_CONTROL_n_414
    SLICE_X5Y31          FDRE                                         r  d3/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=98, routed)          1.507    14.108    d3/CLK_VGA
    SLICE_X5Y31          FDRE                                         r  d3/VGA_BLUE_reg[2]/C
                         clock pessimism              0.260    14.368    
                         clock uncertainty           -0.072    14.295    
    SLICE_X5Y31          FDRE (Setup_fdre_C_D)        0.032    14.327    d3/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         14.327    
                         arrival time                         -15.217    
  -------------------------------------------------------------------
                         slack                                 -0.890    

Slack (VIOLATED) :        -0.873ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.129ns  (logic 2.681ns (26.470%)  route 7.448ns (73.530%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=5 LUT6=5)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.107 - 9.259 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=98, routed)          1.549     5.070    d3/VGA_CONTROL/clk_out1
    SLICE_X11Y24         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__5/Q
                         net (fo=120, routed)         0.943     6.469    d3/VGA_CONTROL/pixel_reg_13
    SLICE_X11Y25         LUT4 (Prop_lut4_I1_O)        0.152     6.621 r  d3/VGA_CONTROL/VGA_RED[3]_i_63/O
                         net (fo=2, routed)           0.727     7.348    d3/VGA_CONTROL/VGA_RED[3]_i_63_n_0
    SLICE_X11Y25         LUT4 (Prop_lut4_I1_O)        0.326     7.674 r  d3/VGA_CONTROL/VGA_RED[3]_i_272/O
                         net (fo=10, routed)          1.213     8.887    d1/VGA_Red_waveform5_0[1]
    SLICE_X13Y21         LUT6 (Prop_lut6_I2_O)        0.124     9.011 f  d1/VGA_RED[3]_i_211/O
                         net (fo=3, routed)           0.586     9.597    d1/VGA_RED[3]_i_211_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I2_O)        0.124     9.721 r  d1/VGA_RED[3]_i_208/O
                         net (fo=3, routed)           0.677    10.398    d1/VGA_RED[3]_i_208_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I0_O)        0.152    10.550 r  d1/VGA_RED[3]_i_204/O
                         net (fo=2, routed)           0.442    10.992    d1/VGA_RED[3]_i_204_n_0
    SLICE_X13Y19         LUT2 (Prop_lut2_I0_O)        0.326    11.318 r  d1/VGA_RED[3]_i_201/O
                         net (fo=1, routed)           0.294    11.613    d1/VGA_RED[3]_i_201_n_0
    SLICE_X13Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.737 r  d1/VGA_RED[3]_i_128/O
                         net (fo=1, routed)           0.000    11.737    d1/VGA_RED[3]_i_128_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.138 r  d1/VGA_RED_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.958    13.095    d3/VGA_CONTROL/v_cntr_reg_reg[9]_0[0]
    SLICE_X11Y26         LUT6 (Prop_lut6_I0_O)        0.124    13.219 f  d3/VGA_CONTROL/VGA_RED[3]_i_28/O
                         net (fo=1, routed)           0.573    13.793    d3/VGA_CONTROL/VGA_RED[3]_i_28_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I5_O)        0.124    13.917 f  d3/VGA_CONTROL/VGA_RED[3]_i_14/O
                         net (fo=1, routed)           0.573    14.490    d3/VGA_CONTROL/VGA_RED[3]_i_14_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I5_O)        0.124    14.614 r  d3/VGA_CONTROL/VGA_RED[3]_i_4/O
                         net (fo=12, routed)          0.461    15.075    d3/VGA_CONTROL/VGA_Red_waveform[0]
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.124    15.199 r  d3/VGA_CONTROL/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000    15.199    d3/VGA_CONTROL_n_372
    SLICE_X7Y29          FDRE                                         r  d3/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=98, routed)          1.506    14.107    d3/CLK_VGA
    SLICE_X7Y29          FDRE                                         r  d3/VGA_GREEN_reg[2]/C
                         clock pessimism              0.260    14.367    
                         clock uncertainty           -0.072    14.294    
    SLICE_X7Y29          FDRE (Setup_fdre_C_D)        0.032    14.326    d3/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         14.326    
                         arrival time                         -15.199    
  -------------------------------------------------------------------
                         slack                                 -0.873    

Slack (VIOLATED) :        -0.872ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.129ns  (logic 2.681ns (26.470%)  route 7.448ns (73.530%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=5 LUT6=5)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.108 - 9.259 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=98, routed)          1.549     5.070    d3/VGA_CONTROL/clk_out1
    SLICE_X11Y24         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__5/Q
                         net (fo=120, routed)         0.943     6.469    d3/VGA_CONTROL/pixel_reg_13
    SLICE_X11Y25         LUT4 (Prop_lut4_I1_O)        0.152     6.621 r  d3/VGA_CONTROL/VGA_RED[3]_i_63/O
                         net (fo=2, routed)           0.727     7.348    d3/VGA_CONTROL/VGA_RED[3]_i_63_n_0
    SLICE_X11Y25         LUT4 (Prop_lut4_I1_O)        0.326     7.674 r  d3/VGA_CONTROL/VGA_RED[3]_i_272/O
                         net (fo=10, routed)          1.213     8.887    d1/VGA_Red_waveform5_0[1]
    SLICE_X13Y21         LUT6 (Prop_lut6_I2_O)        0.124     9.011 f  d1/VGA_RED[3]_i_211/O
                         net (fo=3, routed)           0.586     9.597    d1/VGA_RED[3]_i_211_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I2_O)        0.124     9.721 r  d1/VGA_RED[3]_i_208/O
                         net (fo=3, routed)           0.677    10.398    d1/VGA_RED[3]_i_208_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I0_O)        0.152    10.550 r  d1/VGA_RED[3]_i_204/O
                         net (fo=2, routed)           0.442    10.992    d1/VGA_RED[3]_i_204_n_0
    SLICE_X13Y19         LUT2 (Prop_lut2_I0_O)        0.326    11.318 r  d1/VGA_RED[3]_i_201/O
                         net (fo=1, routed)           0.294    11.613    d1/VGA_RED[3]_i_201_n_0
    SLICE_X13Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.737 r  d1/VGA_RED[3]_i_128/O
                         net (fo=1, routed)           0.000    11.737    d1/VGA_RED[3]_i_128_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.138 r  d1/VGA_RED_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.958    13.095    d3/VGA_CONTROL/v_cntr_reg_reg[9]_0[0]
    SLICE_X11Y26         LUT6 (Prop_lut6_I0_O)        0.124    13.219 f  d3/VGA_CONTROL/VGA_RED[3]_i_28/O
                         net (fo=1, routed)           0.573    13.793    d3/VGA_CONTROL/VGA_RED[3]_i_28_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I5_O)        0.124    13.917 f  d3/VGA_CONTROL/VGA_RED[3]_i_14/O
                         net (fo=1, routed)           0.573    14.490    d3/VGA_CONTROL/VGA_RED[3]_i_14_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I5_O)        0.124    14.614 r  d3/VGA_CONTROL/VGA_RED[3]_i_4/O
                         net (fo=12, routed)          0.461    15.075    d3/VGA_CONTROL/VGA_Red_waveform[0]
    SLICE_X7Y31          LUT4 (Prop_lut4_I1_O)        0.124    15.199 r  d3/VGA_CONTROL/VGA_RED[1]_i_1/O
                         net (fo=1, routed)           0.000    15.199    d3/VGA_CONTROL_n_409
    SLICE_X7Y31          FDRE                                         r  d3/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=98, routed)          1.507    14.108    d3/CLK_VGA
    SLICE_X7Y31          FDRE                                         r  d3/VGA_RED_reg[1]/C
                         clock pessimism              0.260    14.368    
                         clock uncertainty           -0.072    14.295    
    SLICE_X7Y31          FDRE (Setup_fdre_C_D)        0.032    14.327    d3/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                         14.327    
                         arrival time                         -15.199    
  -------------------------------------------------------------------
                         slack                                 -0.872    

Slack (VIOLATED) :        -0.844ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.144ns  (logic 2.677ns (26.390%)  route 7.467ns (73.610%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=5 LUT6=5)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.108 - 9.259 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=98, routed)          1.549     5.070    d3/VGA_CONTROL/clk_out1
    SLICE_X11Y24         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__5/Q
                         net (fo=120, routed)         0.943     6.469    d3/VGA_CONTROL/pixel_reg_13
    SLICE_X11Y25         LUT4 (Prop_lut4_I1_O)        0.152     6.621 r  d3/VGA_CONTROL/VGA_RED[3]_i_63/O
                         net (fo=2, routed)           0.727     7.348    d3/VGA_CONTROL/VGA_RED[3]_i_63_n_0
    SLICE_X11Y25         LUT4 (Prop_lut4_I1_O)        0.326     7.674 r  d3/VGA_CONTROL/VGA_RED[3]_i_272/O
                         net (fo=10, routed)          1.213     8.887    d1/VGA_Red_waveform5_0[1]
    SLICE_X13Y21         LUT6 (Prop_lut6_I2_O)        0.124     9.011 f  d1/VGA_RED[3]_i_211/O
                         net (fo=3, routed)           0.586     9.597    d1/VGA_RED[3]_i_211_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I2_O)        0.124     9.721 r  d1/VGA_RED[3]_i_208/O
                         net (fo=3, routed)           0.677    10.398    d1/VGA_RED[3]_i_208_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I0_O)        0.152    10.550 r  d1/VGA_RED[3]_i_204/O
                         net (fo=2, routed)           0.442    10.992    d1/VGA_RED[3]_i_204_n_0
    SLICE_X13Y19         LUT2 (Prop_lut2_I0_O)        0.326    11.318 r  d1/VGA_RED[3]_i_201/O
                         net (fo=1, routed)           0.294    11.613    d1/VGA_RED[3]_i_201_n_0
    SLICE_X13Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.737 r  d1/VGA_RED[3]_i_128/O
                         net (fo=1, routed)           0.000    11.737    d1/VGA_RED[3]_i_128_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.138 r  d1/VGA_RED_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.958    13.095    d3/VGA_CONTROL/v_cntr_reg_reg[9]_0[0]
    SLICE_X11Y26         LUT6 (Prop_lut6_I0_O)        0.124    13.219 f  d3/VGA_CONTROL/VGA_RED[3]_i_28/O
                         net (fo=1, routed)           0.573    13.793    d3/VGA_CONTROL/VGA_RED[3]_i_28_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I5_O)        0.124    13.917 f  d3/VGA_CONTROL/VGA_RED[3]_i_14/O
                         net (fo=1, routed)           0.573    14.490    d3/VGA_CONTROL/VGA_RED[3]_i_14_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I5_O)        0.124    14.614 r  d3/VGA_CONTROL/VGA_RED[3]_i_4/O
                         net (fo=12, routed)          0.480    15.094    d3/VGA_CONTROL/VGA_Red_waveform[0]
    SLICE_X5Y31          LUT4 (Prop_lut4_I1_O)        0.120    15.214 r  d3/VGA_CONTROL/VGA_RED[3]_i_2/O
                         net (fo=1, routed)           0.000    15.214    d3/VGA_CONTROL_n_408
    SLICE_X5Y31          FDRE                                         r  d3/VGA_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=98, routed)          1.507    14.108    d3/CLK_VGA
    SLICE_X5Y31          FDRE                                         r  d3/VGA_RED_reg[3]/C
                         clock pessimism              0.260    14.368    
                         clock uncertainty           -0.072    14.295    
    SLICE_X5Y31          FDRE (Setup_fdre_C_D)        0.075    14.370    d3/VGA_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         14.370    
                         arrival time                         -15.214    
  -------------------------------------------------------------------
                         slack                                 -0.844    

Slack (VIOLATED) :        -0.840ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_BLUE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.140ns  (logic 2.674ns (26.371%)  route 7.466ns (73.629%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=5 LUT6=5)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.108 - 9.259 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=98, routed)          1.549     5.070    d3/VGA_CONTROL/clk_out1
    SLICE_X11Y24         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__5/Q
                         net (fo=120, routed)         0.943     6.469    d3/VGA_CONTROL/pixel_reg_13
    SLICE_X11Y25         LUT4 (Prop_lut4_I1_O)        0.152     6.621 r  d3/VGA_CONTROL/VGA_RED[3]_i_63/O
                         net (fo=2, routed)           0.727     7.348    d3/VGA_CONTROL/VGA_RED[3]_i_63_n_0
    SLICE_X11Y25         LUT4 (Prop_lut4_I1_O)        0.326     7.674 r  d3/VGA_CONTROL/VGA_RED[3]_i_272/O
                         net (fo=10, routed)          1.213     8.887    d1/VGA_Red_waveform5_0[1]
    SLICE_X13Y21         LUT6 (Prop_lut6_I2_O)        0.124     9.011 f  d1/VGA_RED[3]_i_211/O
                         net (fo=3, routed)           0.586     9.597    d1/VGA_RED[3]_i_211_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I2_O)        0.124     9.721 r  d1/VGA_RED[3]_i_208/O
                         net (fo=3, routed)           0.677    10.398    d1/VGA_RED[3]_i_208_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I0_O)        0.152    10.550 r  d1/VGA_RED[3]_i_204/O
                         net (fo=2, routed)           0.442    10.992    d1/VGA_RED[3]_i_204_n_0
    SLICE_X13Y19         LUT2 (Prop_lut2_I0_O)        0.326    11.318 r  d1/VGA_RED[3]_i_201/O
                         net (fo=1, routed)           0.294    11.613    d1/VGA_RED[3]_i_201_n_0
    SLICE_X13Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.737 r  d1/VGA_RED[3]_i_128/O
                         net (fo=1, routed)           0.000    11.737    d1/VGA_RED[3]_i_128_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.138 r  d1/VGA_RED_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.958    13.095    d3/VGA_CONTROL/v_cntr_reg_reg[9]_0[0]
    SLICE_X11Y26         LUT6 (Prop_lut6_I0_O)        0.124    13.219 f  d3/VGA_CONTROL/VGA_RED[3]_i_28/O
                         net (fo=1, routed)           0.573    13.793    d3/VGA_CONTROL/VGA_RED[3]_i_28_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I5_O)        0.124    13.917 f  d3/VGA_CONTROL/VGA_RED[3]_i_14/O
                         net (fo=1, routed)           0.573    14.490    d3/VGA_CONTROL/VGA_RED[3]_i_14_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I5_O)        0.124    14.614 r  d3/VGA_CONTROL/VGA_RED[3]_i_4/O
                         net (fo=12, routed)          0.479    15.093    d3/VGA_CONTROL/VGA_Red_waveform[0]
    SLICE_X5Y31          LUT4 (Prop_lut4_I1_O)        0.117    15.210 r  d3/VGA_CONTROL/VGA_BLUE[3]_i_1/O
                         net (fo=1, routed)           0.000    15.210    d3/VGA_CONTROL_n_415
    SLICE_X5Y31          FDRE                                         r  d3/VGA_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=98, routed)          1.507    14.108    d3/CLK_VGA
    SLICE_X5Y31          FDRE                                         r  d3/VGA_BLUE_reg[3]/C
                         clock pessimism              0.260    14.368    
                         clock uncertainty           -0.072    14.295    
    SLICE_X5Y31          FDRE (Setup_fdre_C_D)        0.075    14.370    d3/VGA_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                         14.370    
                         arrival time                         -15.210    
  -------------------------------------------------------------------
                         slack                                 -0.840    

Slack (VIOLATED) :        -0.829ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_BLUE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.128ns  (logic 2.676ns (26.423%)  route 7.452ns (73.577%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=5 LUT6=5)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.107 - 9.259 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=98, routed)          1.549     5.070    d3/VGA_CONTROL/clk_out1
    SLICE_X11Y24         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__5/Q
                         net (fo=120, routed)         0.943     6.469    d3/VGA_CONTROL/pixel_reg_13
    SLICE_X11Y25         LUT4 (Prop_lut4_I1_O)        0.152     6.621 r  d3/VGA_CONTROL/VGA_RED[3]_i_63/O
                         net (fo=2, routed)           0.727     7.348    d3/VGA_CONTROL/VGA_RED[3]_i_63_n_0
    SLICE_X11Y25         LUT4 (Prop_lut4_I1_O)        0.326     7.674 r  d3/VGA_CONTROL/VGA_RED[3]_i_272/O
                         net (fo=10, routed)          1.213     8.887    d1/VGA_Red_waveform5_0[1]
    SLICE_X13Y21         LUT6 (Prop_lut6_I2_O)        0.124     9.011 f  d1/VGA_RED[3]_i_211/O
                         net (fo=3, routed)           0.586     9.597    d1/VGA_RED[3]_i_211_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I2_O)        0.124     9.721 r  d1/VGA_RED[3]_i_208/O
                         net (fo=3, routed)           0.677    10.398    d1/VGA_RED[3]_i_208_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I0_O)        0.152    10.550 r  d1/VGA_RED[3]_i_204/O
                         net (fo=2, routed)           0.442    10.992    d1/VGA_RED[3]_i_204_n_0
    SLICE_X13Y19         LUT2 (Prop_lut2_I0_O)        0.326    11.318 r  d1/VGA_RED[3]_i_201/O
                         net (fo=1, routed)           0.294    11.613    d1/VGA_RED[3]_i_201_n_0
    SLICE_X13Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.737 r  d1/VGA_RED[3]_i_128/O
                         net (fo=1, routed)           0.000    11.737    d1/VGA_RED[3]_i_128_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.138 r  d1/VGA_RED_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.958    13.095    d3/VGA_CONTROL/v_cntr_reg_reg[9]_0[0]
    SLICE_X11Y26         LUT6 (Prop_lut6_I0_O)        0.124    13.219 f  d3/VGA_CONTROL/VGA_RED[3]_i_28/O
                         net (fo=1, routed)           0.573    13.793    d3/VGA_CONTROL/VGA_RED[3]_i_28_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I5_O)        0.124    13.917 f  d3/VGA_CONTROL/VGA_RED[3]_i_14/O
                         net (fo=1, routed)           0.573    14.490    d3/VGA_CONTROL/VGA_RED[3]_i_14_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I5_O)        0.124    14.614 r  d3/VGA_CONTROL/VGA_RED[3]_i_4/O
                         net (fo=12, routed)          0.465    15.079    d3/VGA_CONTROL/VGA_Red_waveform[0]
    SLICE_X7Y30          LUT4 (Prop_lut4_I1_O)        0.119    15.198 r  d3/VGA_CONTROL/VGA_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000    15.198    d3/VGA_CONTROL_n_412
    SLICE_X7Y30          FDRE                                         r  d3/VGA_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=98, routed)          1.506    14.107    d3/CLK_VGA
    SLICE_X7Y30          FDRE                                         r  d3/VGA_BLUE_reg[1]/C
                         clock pessimism              0.260    14.367    
                         clock uncertainty           -0.072    14.294    
    SLICE_X7Y30          FDRE (Setup_fdre_C_D)        0.075    14.369    d3/VGA_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                         14.369    
                         arrival time                         -15.198    
  -------------------------------------------------------------------
                         slack                                 -0.829    

Slack (VIOLATED) :        -0.823ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_RED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.122ns  (logic 2.674ns (26.419%)  route 7.448ns (73.581%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT3=1 LUT4=4 LUT6=5)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.107 - 9.259 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=98, routed)          1.549     5.070    d3/VGA_CONTROL/clk_out1
    SLICE_X11Y24         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__5/Q
                         net (fo=120, routed)         0.943     6.469    d3/VGA_CONTROL/pixel_reg_13
    SLICE_X11Y25         LUT4 (Prop_lut4_I1_O)        0.152     6.621 r  d3/VGA_CONTROL/VGA_RED[3]_i_63/O
                         net (fo=2, routed)           0.727     7.348    d3/VGA_CONTROL/VGA_RED[3]_i_63_n_0
    SLICE_X11Y25         LUT4 (Prop_lut4_I1_O)        0.326     7.674 r  d3/VGA_CONTROL/VGA_RED[3]_i_272/O
                         net (fo=10, routed)          1.213     8.887    d1/VGA_Red_waveform5_0[1]
    SLICE_X13Y21         LUT6 (Prop_lut6_I2_O)        0.124     9.011 f  d1/VGA_RED[3]_i_211/O
                         net (fo=3, routed)           0.586     9.597    d1/VGA_RED[3]_i_211_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I2_O)        0.124     9.721 r  d1/VGA_RED[3]_i_208/O
                         net (fo=3, routed)           0.677    10.398    d1/VGA_RED[3]_i_208_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I0_O)        0.152    10.550 r  d1/VGA_RED[3]_i_204/O
                         net (fo=2, routed)           0.442    10.992    d1/VGA_RED[3]_i_204_n_0
    SLICE_X13Y19         LUT2 (Prop_lut2_I0_O)        0.326    11.318 r  d1/VGA_RED[3]_i_201/O
                         net (fo=1, routed)           0.294    11.613    d1/VGA_RED[3]_i_201_n_0
    SLICE_X13Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.737 r  d1/VGA_RED[3]_i_128/O
                         net (fo=1, routed)           0.000    11.737    d1/VGA_RED[3]_i_128_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.138 r  d1/VGA_RED_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.958    13.095    d3/VGA_CONTROL/v_cntr_reg_reg[9]_0[0]
    SLICE_X11Y26         LUT6 (Prop_lut6_I0_O)        0.124    13.219 f  d3/VGA_CONTROL/VGA_RED[3]_i_28/O
                         net (fo=1, routed)           0.573    13.793    d3/VGA_CONTROL/VGA_RED[3]_i_28_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I5_O)        0.124    13.917 f  d3/VGA_CONTROL/VGA_RED[3]_i_14/O
                         net (fo=1, routed)           0.573    14.490    d3/VGA_CONTROL/VGA_RED[3]_i_14_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I5_O)        0.124    14.614 r  d3/VGA_CONTROL/VGA_RED[3]_i_4/O
                         net (fo=12, routed)          0.461    15.075    d3/VGA_CONTROL/VGA_Red_waveform[0]
    SLICE_X7Y29          LUT3 (Prop_lut3_I0_O)        0.117    15.192 r  d3/VGA_CONTROL/VGA_RED[0]_i_1/O
                         net (fo=1, routed)           0.000    15.192    d3/VGA_CONTROL_n_373
    SLICE_X7Y29          FDRE                                         r  d3/VGA_RED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=98, routed)          1.506    14.107    d3/CLK_VGA
    SLICE_X7Y29          FDRE                                         r  d3/VGA_RED_reg[0]/C
                         clock pessimism              0.260    14.367    
                         clock uncertainty           -0.072    14.294    
    SLICE_X7Y29          FDRE (Setup_fdre_C_D)        0.075    14.369    d3/VGA_RED_reg[0]
  -------------------------------------------------------------------
                         required time                         14.369    
                         arrival time                         -15.192    
  -------------------------------------------------------------------
                         slack                                 -0.823    

Slack (VIOLATED) :        -0.822ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.122ns  (logic 2.674ns (26.419%)  route 7.448ns (73.581%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=5 LUT6=5)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.108 - 9.259 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=98, routed)          1.549     5.070    d3/VGA_CONTROL/clk_out1
    SLICE_X11Y24         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__5/Q
                         net (fo=120, routed)         0.943     6.469    d3/VGA_CONTROL/pixel_reg_13
    SLICE_X11Y25         LUT4 (Prop_lut4_I1_O)        0.152     6.621 r  d3/VGA_CONTROL/VGA_RED[3]_i_63/O
                         net (fo=2, routed)           0.727     7.348    d3/VGA_CONTROL/VGA_RED[3]_i_63_n_0
    SLICE_X11Y25         LUT4 (Prop_lut4_I1_O)        0.326     7.674 r  d3/VGA_CONTROL/VGA_RED[3]_i_272/O
                         net (fo=10, routed)          1.213     8.887    d1/VGA_Red_waveform5_0[1]
    SLICE_X13Y21         LUT6 (Prop_lut6_I2_O)        0.124     9.011 f  d1/VGA_RED[3]_i_211/O
                         net (fo=3, routed)           0.586     9.597    d1/VGA_RED[3]_i_211_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I2_O)        0.124     9.721 r  d1/VGA_RED[3]_i_208/O
                         net (fo=3, routed)           0.677    10.398    d1/VGA_RED[3]_i_208_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I0_O)        0.152    10.550 r  d1/VGA_RED[3]_i_204/O
                         net (fo=2, routed)           0.442    10.992    d1/VGA_RED[3]_i_204_n_0
    SLICE_X13Y19         LUT2 (Prop_lut2_I0_O)        0.326    11.318 r  d1/VGA_RED[3]_i_201/O
                         net (fo=1, routed)           0.294    11.613    d1/VGA_RED[3]_i_201_n_0
    SLICE_X13Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.737 r  d1/VGA_RED[3]_i_128/O
                         net (fo=1, routed)           0.000    11.737    d1/VGA_RED[3]_i_128_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.138 r  d1/VGA_RED_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.958    13.095    d3/VGA_CONTROL/v_cntr_reg_reg[9]_0[0]
    SLICE_X11Y26         LUT6 (Prop_lut6_I0_O)        0.124    13.219 f  d3/VGA_CONTROL/VGA_RED[3]_i_28/O
                         net (fo=1, routed)           0.573    13.793    d3/VGA_CONTROL/VGA_RED[3]_i_28_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I5_O)        0.124    13.917 f  d3/VGA_CONTROL/VGA_RED[3]_i_14/O
                         net (fo=1, routed)           0.573    14.490    d3/VGA_CONTROL/VGA_RED[3]_i_14_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I5_O)        0.124    14.614 r  d3/VGA_CONTROL/VGA_RED[3]_i_4/O
                         net (fo=12, routed)          0.461    15.075    d3/VGA_CONTROL/VGA_Red_waveform[0]
    SLICE_X7Y31          LUT4 (Prop_lut4_I1_O)        0.117    15.192 r  d3/VGA_CONTROL/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000    15.192    d3/VGA_CONTROL_n_410
    SLICE_X7Y31          FDRE                                         r  d3/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=98, routed)          1.507    14.108    d3/CLK_VGA
    SLICE_X7Y31          FDRE                                         r  d3/VGA_RED_reg[2]/C
                         clock pessimism              0.260    14.368    
                         clock uncertainty           -0.072    14.295    
    SLICE_X7Y31          FDRE (Setup_fdre_C_D)        0.075    14.370    d3/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         14.370    
                         arrival time                         -15.192    
  -------------------------------------------------------------------
                         slack                                 -0.822    

Slack (VIOLATED) :        -0.809ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.065ns  (logic 2.681ns (26.637%)  route 7.384ns (73.363%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=5 LUT6=5)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.108 - 9.259 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=98, routed)          1.549     5.070    d3/VGA_CONTROL/clk_out1
    SLICE_X11Y24         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__5/Q
                         net (fo=120, routed)         0.943     6.469    d3/VGA_CONTROL/pixel_reg_13
    SLICE_X11Y25         LUT4 (Prop_lut4_I1_O)        0.152     6.621 r  d3/VGA_CONTROL/VGA_RED[3]_i_63/O
                         net (fo=2, routed)           0.727     7.348    d3/VGA_CONTROL/VGA_RED[3]_i_63_n_0
    SLICE_X11Y25         LUT4 (Prop_lut4_I1_O)        0.326     7.674 r  d3/VGA_CONTROL/VGA_RED[3]_i_272/O
                         net (fo=10, routed)          1.213     8.887    d1/VGA_Red_waveform5_0[1]
    SLICE_X13Y21         LUT6 (Prop_lut6_I2_O)        0.124     9.011 f  d1/VGA_RED[3]_i_211/O
                         net (fo=3, routed)           0.586     9.597    d1/VGA_RED[3]_i_211_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I2_O)        0.124     9.721 r  d1/VGA_RED[3]_i_208/O
                         net (fo=3, routed)           0.677    10.398    d1/VGA_RED[3]_i_208_n_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I0_O)        0.152    10.550 r  d1/VGA_RED[3]_i_204/O
                         net (fo=2, routed)           0.442    10.992    d1/VGA_RED[3]_i_204_n_0
    SLICE_X13Y19         LUT2 (Prop_lut2_I0_O)        0.326    11.318 r  d1/VGA_RED[3]_i_201/O
                         net (fo=1, routed)           0.294    11.613    d1/VGA_RED[3]_i_201_n_0
    SLICE_X13Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.737 r  d1/VGA_RED[3]_i_128/O
                         net (fo=1, routed)           0.000    11.737    d1/VGA_RED[3]_i_128_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.138 r  d1/VGA_RED_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.958    13.095    d3/VGA_CONTROL/v_cntr_reg_reg[9]_0[0]
    SLICE_X11Y26         LUT6 (Prop_lut6_I0_O)        0.124    13.219 f  d3/VGA_CONTROL/VGA_RED[3]_i_28/O
                         net (fo=1, routed)           0.573    13.793    d3/VGA_CONTROL/VGA_RED[3]_i_28_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I5_O)        0.124    13.917 f  d3/VGA_CONTROL/VGA_RED[3]_i_14/O
                         net (fo=1, routed)           0.573    14.490    d3/VGA_CONTROL/VGA_RED[3]_i_14_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I5_O)        0.124    14.614 r  d3/VGA_CONTROL/VGA_RED[3]_i_4/O
                         net (fo=12, routed)          0.397    15.011    d3/VGA_CONTROL/VGA_Red_waveform[0]
    SLICE_X7Y31          LUT4 (Prop_lut4_I1_O)        0.124    15.135 r  d3/VGA_CONTROL/VGA_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000    15.135    d3/VGA_CONTROL_n_407
    SLICE_X7Y31          FDRE                                         r  d3/VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=98, routed)          1.507    14.108    d3/CLK_VGA
    SLICE_X7Y31          FDRE                                         r  d3/VGA_GREEN_reg[3]/C
                         clock pessimism              0.260    14.368    
                         clock uncertainty           -0.072    14.295    
    SLICE_X7Y31          FDRE (Setup_fdre_C_D)        0.031    14.326    d3/VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         14.326    
                         arrival time                         -15.135    
  -------------------------------------------------------------------
                         slack                                 -0.809    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.886%)  route 0.107ns (43.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=98, routed)          0.586     1.469    d3/VGA_CONTROL/clk_out1
    SLICE_X3Y29          FDRE                                         r  d3/VGA_CONTROL/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  d3/VGA_CONTROL/v_sync_reg_reg/Q
                         net (fo=1, routed)           0.107     1.717    d3/VGA_VERT_SYNC
    SLICE_X0Y29          FDRE                                         r  d3/VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=98, routed)          0.855     1.982    d3/CLK_VGA
    SLICE_X0Y29          FDRE                                         r  d3/VGA_VS_reg/C
                         clock pessimism             -0.499     1.483    
    SLICE_X0Y29          FDRE (Hold_fdre_C_D)         0.070     1.553    d3/VGA_VS_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/h_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=98, routed)          0.556     1.439    d3/VGA_CONTROL/clk_out1
    SLICE_X9Y27          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  d3/VGA_CONTROL/h_cntr_reg_reg[11]/Q
                         net (fo=50, routed)          0.120     1.700    d3/VGA_CONTROL/out[10]
    SLICE_X9Y27          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  d3/VGA_CONTROL/h_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.808    d3/VGA_CONTROL/h_cntr_reg_reg[8]_i_1_n_4
    SLICE_X9Y27          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=98, routed)          0.823     1.950    d3/VGA_CONTROL/clk_out1
    SLICE_X9Y27          FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[11]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X9Y27          FDRE (Hold_fdre_C_D)         0.105     1.544    d3/VGA_CONTROL/h_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/v_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.252ns (61.247%)  route 0.159ns (38.753%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=98, routed)          0.583     1.466    d3/VGA_CONTROL/clk_out1
    SLICE_X5Y27          FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  d3/VGA_CONTROL/v_cntr_reg_reg[10]/Q
                         net (fo=83, routed)          0.159     1.767    d3/VGA_CONTROL/VGA_RED_reg[3][10]
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.878 r  d3/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.878    d3/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_5
    SLICE_X5Y27          FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=98, routed)          0.851     1.978    d3/VGA_CONTROL/clk_out1
    SLICE_X5Y27          FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[10]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X5Y27          FDRE (Hold_fdre_C_D)         0.105     1.571    d3/VGA_CONTROL/v_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/v_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.249ns (59.257%)  route 0.171ns (40.743%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=98, routed)          0.581     1.464    d3/VGA_CONTROL/clk_out1
    SLICE_X5Y26          FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  d3/VGA_CONTROL/v_cntr_reg_reg[7]/Q
                         net (fo=99, routed)          0.171     1.776    d3/VGA_CONTROL/VGA_RED_reg[3][7]
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.884 r  d3/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.884    d3/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_4
    SLICE_X5Y26          FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=98, routed)          0.849     1.976    d3/VGA_CONTROL/clk_out1
    SLICE_X5Y26          FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[7]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X5Y26          FDRE (Hold_fdre_C_D)         0.105     1.569    d3/VGA_CONTROL/v_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/v_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (59.069%)  route 0.173ns (40.931%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=98, routed)          0.580     1.463    d3/VGA_CONTROL/clk_out1
    SLICE_X5Y25          FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  d3/VGA_CONTROL/v_cntr_reg_reg[3]/Q
                         net (fo=94, routed)          0.173     1.777    d3/VGA_CONTROL/VGA_RED_reg[3][3]
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  d3/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.885    d3/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_4
    SLICE_X5Y25          FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=98, routed)          0.848     1.975    d3/VGA_CONTROL/clk_out1
    SLICE_X5Y25          FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[3]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X5Y25          FDRE (Hold_fdre_C_D)         0.105     1.568    d3/VGA_CONTROL/v_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/v_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (59.060%)  route 0.173ns (40.940%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=98, routed)          0.583     1.466    d3/VGA_CONTROL/clk_out1
    SLICE_X5Y27          FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  d3/VGA_CONTROL/v_cntr_reg_reg[11]/Q
                         net (fo=75, routed)          0.173     1.780    d3/VGA_CONTROL/VGA_RED_reg[3][11]
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  d3/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.888    d3/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_4
    SLICE_X5Y27          FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=98, routed)          0.851     1.978    d3/VGA_CONTROL/clk_out1
    SLICE_X5Y27          FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[11]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X5Y27          FDRE (Hold_fdre_C_D)         0.105     1.571    d3/VGA_CONTROL/v_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/v_cntr_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.256ns (60.671%)  route 0.166ns (39.329%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=98, routed)          0.583     1.466    d3/VGA_CONTROL/clk_out1
    SLICE_X5Y27          FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  d3/VGA_CONTROL/v_cntr_reg_reg[8]/Q
                         net (fo=100, routed)         0.166     1.773    d3/VGA_CONTROL/VGA_RED_reg[3][8]
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.888 r  d3/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.888    d3/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_7
    SLICE_X5Y27          FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=98, routed)          0.851     1.978    d3/VGA_CONTROL/clk_out1
    SLICE_X5Y27          FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[8]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X5Y27          FDRE (Hold_fdre_C_D)         0.105     1.571    d3/VGA_CONTROL/v_cntr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_HS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.164ns (36.383%)  route 0.287ns (63.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=98, routed)          0.558     1.441    d3/VGA_CONTROL/clk_out1
    SLICE_X8Y19          FDRE                                         r  d3/VGA_CONTROL/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.164     1.605 r  d3/VGA_CONTROL/h_sync_reg_reg/Q
                         net (fo=1, routed)           0.287     1.892    d3/VGA_HORZ_SYNC
    SLICE_X4Y19          FDRE                                         r  d3/VGA_HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=98, routed)          0.854     1.981    d3/CLK_VGA
    SLICE_X4Y19          FDRE                                         r  d3/VGA_HS_reg/C
                         clock pessimism             -0.478     1.503    
    SLICE_X4Y19          FDRE (Hold_fdre_C_D)         0.070     1.573    d3/VGA_HS_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/v_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.252ns (59.385%)  route 0.172ns (40.615%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=98, routed)          0.581     1.464    d3/VGA_CONTROL/clk_out1
    SLICE_X5Y26          FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  d3/VGA_CONTROL/v_cntr_reg_reg[6]/Q
                         net (fo=100, routed)         0.172     1.777    d3/VGA_CONTROL/VGA_RED_reg[3][6]
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.888 r  d3/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.888    d3/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_5
    SLICE_X5Y26          FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=98, routed)          0.849     1.976    d3/VGA_CONTROL/clk_out1
    SLICE_X5Y26          FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[6]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X5Y26          FDRE (Hold_fdre_C_D)         0.105     1.569    d3/VGA_CONTROL/v_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/v_cntr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.256ns (59.857%)  route 0.172ns (40.143%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=98, routed)          0.581     1.464    d3/VGA_CONTROL/clk_out1
    SLICE_X5Y26          FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  d3/VGA_CONTROL/v_cntr_reg_reg[4]/Q
                         net (fo=96, routed)          0.172     1.777    d3/VGA_CONTROL/VGA_RED_reg[3][4]
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.892 r  d3/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.892    d3/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_7
    SLICE_X5Y26          FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=98, routed)          0.849     1.976    d3/VGA_CONTROL/clk_out1
    SLICE_X5Y26          FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[4]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X5Y26          FDRE (Hold_fdre_C_D)         0.105     1.569    d3/VGA_CONTROL/v_cntr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.323    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y2      d3/p0/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y2      d3/p0/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y3      d3/p12/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y3      d3/p12/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y4      d3/p4/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y4      d3/p4/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y0      d3/t2/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y0      d3/t2/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y1      d3/t4/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y1    d3/VGA_CLK_108M/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X39Y24     d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep__5/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y25     d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__7/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X39Y24     d3/VGA_CONTROL/h_cntr_reg_reg[4]_rep__3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X35Y27     d3/VGA_CONTROL/h_cntr_reg_reg[4]_rep__4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X31Y24     d3/VGA_CONTROL/h_cntr_reg_reg[4]_rep__5/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X31Y24     d3/VGA_CONTROL/h_cntr_reg_reg[4]_rep__6/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X31Y24     d3/VGA_CONTROL/h_cntr_reg_reg[5]_rep__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X35Y23     d3/VGA_CONTROL/h_cntr_reg_reg[5]_rep__2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X39Y24     d3/VGA_CONTROL/h_cntr_reg_reg[5]_rep__6/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y25     d3/VGA_CONTROL/h_cntr_reg_reg[7]_rep__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y30      d3/VGA_BLUE_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y30      d3/VGA_BLUE_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y31      d3/VGA_BLUE_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y31      d3/VGA_BLUE_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y25      d3/VGA_CONTROL/h_cntr_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y25      d3/VGA_CONTROL/h_cntr_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X39Y21     d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X11Y25     d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X11Y25     d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X13Y33     d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep__3/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { d3/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    d3/VGA_CLK_108M/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT



