{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695580957742 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695580957743 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 24 12:42:37 2023 " "Processing started: Sun Sep 24 12:42:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695580957743 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1695580957743 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off I_Fetch -c I_Fetch --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off I_Fetch -c I_Fetch --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1695580957743 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Design Software" 0 -1 1695580958588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/otros archivos/cicuitos y hardware/verilog/mde/risc super escalar/i_fetch/source files/i_fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/risc super escalar/i_fetch/source files/i_fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 I_Fetch " "Found entity 1: I_Fetch" {  } { { "../Source Files/I_Fetch.v" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISC super escalar/I_Fetch/Source Files/I_Fetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695580969199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695580969199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/otros archivos/cicuitos y hardware/verilog/mde/risc super escalar/i_fetch/source files/i_fetch_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/risc super escalar/i_fetch/source files/i_fetch_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 I_Fetch_tb " "Found entity 1: I_Fetch_tb" {  } { { "../Source Files/I_Fetch_tb.v" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISC super escalar/I_Fetch/Source Files/I_Fetch_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695580969200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695580969200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/otros archivos/cicuitos y hardware/verilog/mde/risc super escalar/i_fetch/source files/single_port_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/risc super escalar/i_fetch/source files/single_port_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 Single_Port_ROM " "Found entity 1: Single_Port_ROM" {  } { { "../Source Files/Single_Port_ROM.v" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISC super escalar/I_Fetch/Source Files/Single_Port_ROM.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695580969201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695580969201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/otros archivos/cicuitos y hardware/verilog/mde/risc super escalar/i_fetch/source files/instruction_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/risc super escalar/i_fetch/source files/instruction_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Cache " "Found entity 1: Instruction_Cache" {  } { { "../Source Files/Instruction_Cache.v" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISC super escalar/I_Fetch/Source Files/Instruction_Cache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695580969202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695580969202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/otros archivos/cicuitos y hardware/verilog/mde/risc super escalar/i_fetch/source files/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/risc super escalar/i_fetch/source files/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "../Source Files/Register.v" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISC super escalar/I_Fetch/Source Files/Register.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695580969202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695580969202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/otros archivos/cicuitos y hardware/verilog/mde/risc super escalar/i_fetch/source files/intruction_fetch_queue.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/otros archivos/cicuitos y hardware/verilog/mde/risc super escalar/i_fetch/source files/intruction_fetch_queue.v" { { "Info" "ISGN_ENTITY_NAME" "1 Intruction_Fetch_Queue " "Found entity 1: Intruction_Fetch_Queue" {  } { { "../Source Files/Intruction_Fetch_Queue.v" "" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISC super escalar/I_Fetch/Source Files/Intruction_Fetch_Queue.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695580969203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695580969203 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "I_Fetch " "Elaborating entity \"I_Fetch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1695580969235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Cache Instruction_Cache:I_Cache " "Elaborating entity \"Instruction_Cache\" for hierarchy \"Instruction_Cache:I_Cache\"" {  } { { "../Source Files/I_Fetch.v" "I_Cache" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISC super escalar/I_Fetch/Source Files/I_Fetch.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1695580969249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Single_Port_ROM Instruction_Cache:I_Cache\|Single_Port_ROM:Instruction_ROM " "Elaborating entity \"Single_Port_ROM\" for hierarchy \"Instruction_Cache:I_Cache\|Single_Port_ROM:Instruction_ROM\"" {  } { { "../Source Files/Instruction_Cache.v" "Instruction_ROM" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISC super escalar/I_Fetch/Source Files/Instruction_Cache.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1695580969257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Intruction_Fetch_Queue Intruction_Fetch_Queue:IFQ_Block " "Elaborating entity \"Intruction_Fetch_Queue\" for hierarchy \"Intruction_Fetch_Queue:IFQ_Block\"" {  } { { "../Source Files/I_Fetch.v" "IFQ_Block" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISC super escalar/I_Fetch/Source Files/I_Fetch.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1695580969271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Intruction_Fetch_Queue:IFQ_Block\|Register:Ins\[0\].R " "Elaborating entity \"Register\" for hierarchy \"Intruction_Fetch_Queue:IFQ_Block\|Register:Ins\[0\].R\"" {  } { { "../Source Files/Intruction_Fetch_Queue.v" "Ins\[0\].R" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISC super escalar/I_Fetch/Source Files/Intruction_Fetch_Queue.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1695580969280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:PC " "Elaborating entity \"Register\" for hierarchy \"Register:PC\"" {  } { { "../Source Files/I_Fetch.v" "PC" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISC super escalar/I_Fetch/Source Files/I_Fetch.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1695580969292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:Wp " "Elaborating entity \"Register\" for hierarchy \"Register:Wp\"" {  } { { "../Source Files/I_Fetch.v" "Wp" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISC super escalar/I_Fetch/Source Files/I_Fetch.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1695580969300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:Rp " "Elaborating entity \"Register\" for hierarchy \"Register:Rp\"" {  } { { "../Source Files/I_Fetch.v" "Rp" { Text "E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISC super escalar/I_Fetch/Source Files/I_Fetch.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1695580969307 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695580969501 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 24 12:42:49 2023 " "Processing ended: Sun Sep 24 12:42:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695580969501 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695580969501 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695580969501 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1695580969501 ""}
