============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Oct 15 2025  08:03:03 pm
  Module:                 BubbleSort
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (16 ps) Setup Check with Pin DATA_PATH_SF_9_s_reg[19]/CK->D
          Group: clk
     Startpoint: (R) DATA_PATH_SF_8_s_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) DATA_PATH_SF_9_s_reg[19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1740            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1840          100     
                                              
             Setup:-     170                  
       Uncertainty:-      50                  
     Required Time:=    1620                  
      Launch Clock:-     100                  
         Data Path:-    1504                  
             Slack:=      16                  

#-----------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  DATA_PATH_SF_8_s_reg[1]/CK                     -       -     R     (arrival)    333    -     0     0     100    (-,-) 
  DATA_PATH_SF_8_s_reg[1]/Q                      -       CK->Q R     DFFRHQX4       3 11.7    88   292     392    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g1076/Y       -       A->Y  F     CLKINVX12      2  9.5    48    61     453    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g1023__7410/Y -       B->Y  R     NOR2X8         1  4.5    53    55     507    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g949__1666/Y  -       A1->Y F     OAI21X4        1  5.8   130   112     620    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g932__2802/Y  -       B->Y  R     NAND2X8        1  6.1    51    76     696    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g917__7410/Y  -       B->Y  F     NAND2X8        1  5.8    83    77     773    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g915__2346/Y  -       B->Y  R     NAND2X8        1  4.5    39    54     827    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g909__4733/Y  -       A1->Y F     AOI21X4        1  5.8   130   110     938    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g907__5115/Y  -       B->Y  R     NOR2X8         1  6.1    73    93    1031    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g906__1881/Y  -       B->Y  F     NOR2X8         1  5.8    45    57    1088    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g905__6131/Y  -       B->Y  R     NOR2X8         1  6.1    64    58    1147    (-,-) 
  g3335__6161/Y                                  -       B->Y  F     NOR2X8         1  7.2    73    56    1203    (-,-) 
  fopt11/Y                                       -       A->Y  R     CLKINVX12      3 16.2    49    57    1259    (-,-) 
  fopt5/Y                                        -       A->Y  R     CLKBUFX20     24 46.2    74   124    1383    (-,-) 
  g2697__9945/Y                                  -       B->Y  F     NAND2X2        1  3.6   137   121    1504    (-,-) 
  g2610__2346/Y                                  -       B0->Y R     OAI21X2        1  3.2   114   100    1604    (-,-) 
  DATA_PATH_SF_9_s_reg[19]/D                     <<<     -     R     DFFRHQX4       1    -     -     0    1604    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

