<stg><name>calcResidual</name>


<trans_list>

<trans id="642" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
<literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="7" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="1"/>
</and_exp><and_exp><literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="137" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="LRHLS_stubMap_data_56" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="137" to="167">
<condition id="-1">
<or_exp><and_exp><literal name="LRHLS_stubMap_data_56" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="807" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="808" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="198" to="199">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="198" to="202">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="199" to="198">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="199" to="200">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="201" to="200">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="1"/>
<literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="201" to="209">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="1"/>
</and_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="212" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
:0  %temp = alloca i32

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %LRHLS_HTParameter_c = call float @_ssdm_op_Read.ap_auto.float(float %LRHLS_HTParameter_cotTheta_read)

]]></Node>
<StgValue><ssdm name="LRHLS_HTParameter_c"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="3" lat="3">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_14 = fcmp olt float %LRHLS_HTParameter_c, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  store i32 0, i32* %temp

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="217" st_id="2" stage="2" lat="3">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_14 = fcmp olt float %LRHLS_HTParameter_c, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="218" st_id="3" stage="1" lat="3">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_14 = fcmp olt float %LRHLS_HTParameter_c, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %LRHLS_stubMap_size_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LRHLS_stubMap_size_read)

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_size_s"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %LRHLS_HTParameter_z = call float @_ssdm_op_Read.ap_auto.float(float %LRHLS_HTParameter_zT_read)

]]></Node>
<StgValue><ssdm name="LRHLS_HTParameter_z"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %LRHLS_HTParameter_p = call float @_ssdm_op_Read.ap_auto.float(float %LRHLS_HTParameter_phiT_read)

]]></Node>
<StgValue><ssdm name="LRHLS_HTParameter_p"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %LRHLS_HTParameter_q = call float @_ssdm_op_Read.ap_auto.float(float %LRHLS_HTParameter_qOverPt_read)

]]></Node>
<StgValue><ssdm name="LRHLS_HTParameter_q"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %LRHLS_residZPS_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %LRHLS_residZPS_read)

]]></Node>
<StgValue><ssdm name="LRHLS_residZPS_read_2"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %LRHLS_residZ2S_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %LRHLS_residZ2S_read)

]]></Node>
<StgValue><ssdm name="LRHLS_residZ2S_read_2"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %LRHLS_residPhi_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %LRHLS_residPhi_read)

]]></Node>
<StgValue><ssdm name="LRHLS_residPhi_read_2"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %LRHLS_settings_chos = call float @_ssdm_op_Read.ap_auto.float(float %LRHLS_settings_chosenRofZ_read)

]]></Node>
<StgValue><ssdm name="LRHLS_settings_chos"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %LRHLS_settings_chos_3 = call float @_ssdm_op_Read.ap_auto.float(float %LRHLS_settings_chosenRofPhi_read)

]]></Node>
<StgValue><ssdm name="LRHLS_settings_chos_3"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32">
<![CDATA[
:11  %bitcast_ln32 = bitcast float %LRHLS_HTParameter_c to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln32"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12  %tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln32, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="23" op_0_bw="32">
<![CDATA[
:13  %trunc_ln32 = trunc i32 %bitcast_ln32 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln32"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14  %icmp_ln32 = icmp ne i8 %tmp, -1

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:15  %icmp_ln32_3 = icmp eq i23 %trunc_ln32, 0

]]></Node>
<StgValue><ssdm name="icmp_ln32_3"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:16  %or_ln32 = or i1 %icmp_ln32_3, %icmp_ln32

]]></Node>
<StgValue><ssdm name="or_ln32"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:18  %and_ln32 = and i1 %or_ln32, %tmp_14

]]></Node>
<StgValue><ssdm name="and_ln32"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %xor_ln33 = xor i32 %bitcast_ln32, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln33"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
:20  %bitcast_ln33 = bitcast i32 %xor_ln33 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln33"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:21  %select_ln32 = select i1 %and_ln32, float %bitcast_ln33, float %LRHLS_HTParameter_c

]]></Node>
<StgValue><ssdm name="select_ln32"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
:23  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit:0  %p_begin_0_rec = phi i32 [ 0, %0 ], [ %add_ln139, %.loopexit.backedge ]

]]></Node>
<StgValue><ssdm name="p_begin_0_rec"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="32">
<![CDATA[
.loopexit:1  %p_begin_0_rec_cast = zext i32 %p_begin_0_rec to i64

]]></Node>
<StgValue><ssdm name="p_begin_0_rec_cast"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="32">
<![CDATA[
.loopexit:2  %empty = trunc i32 %p_begin_0_rec to i6

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.loopexit:3  %p_cast2 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %empty, i4 0)

]]></Node>
<StgValue><ssdm name="p_cast2"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:4  %LRHLS_stubMap_data_s = getelementptr [30 x i32]* %LRHLS_stubMap_data_first, i64 0, i64 %p_begin_0_rec_cast

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_data_s"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:5  %icmp_ln139 = icmp eq i32 %p_begin_0_rec, %LRHLS_stubMap_size_s

]]></Node>
<StgValue><ssdm name="icmp_ln139"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:6  %add_ln139 = add i32 1, %p_begin_0_rec

]]></Node>
<StgValue><ssdm name="add_ln139"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:7  br i1 %icmp_ln139, label %5, label %1

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %LRHLS_stubMap_data_45 = getelementptr [30 x i32]* %LRHLS_stubMap_data_second_size_s, i64 0, i64 %p_begin_0_rec_cast

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_data_45"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="5">
<![CDATA[
:1  %LRHLS_stubMap_data_46 = load i32* %LRHLS_stubMap_data_45, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_data_46"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %temp_load = load i32* %temp

]]></Node>
<StgValue><ssdm name="temp_load"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="32">
<![CDATA[
:1  ret i32 %temp_load

]]></Node>
<StgValue><ssdm name="ret_ln158"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="251" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="5">
<![CDATA[
:1  %LRHLS_stubMap_data_46 = load i32* %LRHLS_stubMap_data_45, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_data_46"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln162 = icmp eq i32 %LRHLS_stubMap_data_46, 0

]]></Node>
<StgValue><ssdm name="icmp_ln162"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln162, label %.loopexit.backedge, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="255" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:0  %resid_stubId = phi i32 [ %stubId, %"operator[].exit" ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="resid_stubId"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:1  %temp_6 = load i32* %temp

]]></Node>
<StgValue><ssdm name="temp_6"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="32">
<![CDATA[
.preheader:2  %empty_17 = trunc i32 %resid_stubId to i10

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:3  %empty_18 = add i10 %p_cast2, %empty_17

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="10">
<![CDATA[
.preheader:4  %p_cast = zext i10 %empty_18 to i64

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:5  %LRHLS_stubMap_data_47 = getelementptr [480 x i1]* %LRHLS_stubMap_data_second_data_moduleHLS_barrel_s, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_data_47"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:6  %LRHLS_stubMap_data_48 = getelementptr [480 x i1]* %LRHLS_stubMap_data_second_data_moduleHLS_psModule_s, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_data_48"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:7  %LRHLS_stubMap_data_49 = getelementptr [480 x float]* %LRHLS_stubMap_data_second_data_r_s, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_data_49"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:8  %LRHLS_stubMap_data_50 = getelementptr [480 x float]* %LRHLS_stubMap_data_second_data_phi_s, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_data_50"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:9  %LRHLS_stubMap_data_51 = getelementptr [480 x float]* %LRHLS_stubMap_data_second_data_z_s, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_data_51"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:10  %icmp_ln142 = icmp eq i32 %resid_stubId, %LRHLS_stubMap_data_46

]]></Node>
<StgValue><ssdm name="icmp_ln142"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:11  %stubId = add i32 1, %resid_stubId

]]></Node>
<StgValue><ssdm name="stubId"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:12  br i1 %icmp_ln142, label %.loopexit.backedge.loopexit, label %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
<literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="9">
<![CDATA[
_ifconv:43  %resid_ps = load i1* %LRHLS_stubMap_data_48, align 1

]]></Node>
<StgValue><ssdm name="resid_ps"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
<literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="9">
<![CDATA[
_ifconv:45  %LRHLS_stubMap_data_56 = load i1* %LRHLS_stubMap_data_47, align 1

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_data_56"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
<literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.backedge.loopexit:0  br label %.loopexit.backedge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="1"/>
</and_exp><and_exp><literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.backedge:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="272" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:0  %LRHLS_stubMap_data_52 = load float* %LRHLS_stubMap_data_49, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_data_52"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:2  %LRHLS_stubMap_data_53 = load float* %LRHLS_stubMap_data_50, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_data_53"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:7  %LRHLS_stubMap_data_54 = load float* %LRHLS_stubMap_data_49, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_data_54"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:9  %LRHLS_stubMap_data_55 = load float* %LRHLS_stubMap_data_51, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_data_55"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="9">
<![CDATA[
_ifconv:43  %resid_ps = load i1* %LRHLS_stubMap_data_48, align 1

]]></Node>
<StgValue><ssdm name="resid_ps"/></StgValue>
</operation>

<operation id="277" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="9">
<![CDATA[
_ifconv:45  %LRHLS_stubMap_data_56 = load i1* %LRHLS_stubMap_data_47, align 1

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_data_56"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="278" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:0  %LRHLS_stubMap_data_52 = load float* %LRHLS_stubMap_data_49, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_data_52"/></StgValue>
</operation>

<operation id="279" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:2  %LRHLS_stubMap_data_53 = load float* %LRHLS_stubMap_data_50, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_data_53"/></StgValue>
</operation>

<operation id="280" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:7  %LRHLS_stubMap_data_54 = load float* %LRHLS_stubMap_data_49, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_data_54"/></StgValue>
</operation>

<operation id="281" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:9  %LRHLS_stubMap_data_55 = load float* %LRHLS_stubMap_data_51, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_data_55"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="282" st_id="10" stage="10" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1  %tmp_s = fsub float %LRHLS_stubMap_data_52, %LRHLS_settings_chos_3

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="283" st_id="10" stage="10" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3  %tmp_2 = fsub float %LRHLS_stubMap_data_53, %LRHLS_HTParameter_p

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="284" st_id="10" stage="10" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %tmp_6 = fsub float %LRHLS_stubMap_data_54, %LRHLS_settings_chos

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="285" st_id="10" stage="10" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:10  %tmp_7 = fsub float %LRHLS_stubMap_data_55, %LRHLS_HTParameter_z

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="286" st_id="11" stage="9" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1  %tmp_s = fsub float %LRHLS_stubMap_data_52, %LRHLS_settings_chos_3

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="287" st_id="11" stage="9" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3  %tmp_2 = fsub float %LRHLS_stubMap_data_53, %LRHLS_HTParameter_p

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="288" st_id="11" stage="9" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %tmp_6 = fsub float %LRHLS_stubMap_data_54, %LRHLS_settings_chos

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="289" st_id="11" stage="9" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:10  %tmp_7 = fsub float %LRHLS_stubMap_data_55, %LRHLS_HTParameter_z

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="290" st_id="12" stage="8" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1  %tmp_s = fsub float %LRHLS_stubMap_data_52, %LRHLS_settings_chos_3

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="291" st_id="12" stage="8" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3  %tmp_2 = fsub float %LRHLS_stubMap_data_53, %LRHLS_HTParameter_p

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="292" st_id="12" stage="8" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %tmp_6 = fsub float %LRHLS_stubMap_data_54, %LRHLS_settings_chos

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="293" st_id="12" stage="8" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:10  %tmp_7 = fsub float %LRHLS_stubMap_data_55, %LRHLS_HTParameter_z

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="294" st_id="13" stage="7" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1  %tmp_s = fsub float %LRHLS_stubMap_data_52, %LRHLS_settings_chos_3

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="295" st_id="13" stage="7" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3  %tmp_2 = fsub float %LRHLS_stubMap_data_53, %LRHLS_HTParameter_p

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="296" st_id="13" stage="7" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %tmp_6 = fsub float %LRHLS_stubMap_data_54, %LRHLS_settings_chos

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="297" st_id="13" stage="7" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:10  %tmp_7 = fsub float %LRHLS_stubMap_data_55, %LRHLS_HTParameter_z

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="298" st_id="14" stage="6" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1  %tmp_s = fsub float %LRHLS_stubMap_data_52, %LRHLS_settings_chos_3

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="299" st_id="14" stage="6" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3  %tmp_2 = fsub float %LRHLS_stubMap_data_53, %LRHLS_HTParameter_p

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="300" st_id="14" stage="6" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %tmp_6 = fsub float %LRHLS_stubMap_data_54, %LRHLS_settings_chos

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="301" st_id="14" stage="6" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:10  %tmp_7 = fsub float %LRHLS_stubMap_data_55, %LRHLS_HTParameter_z

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="302" st_id="15" stage="5" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1  %tmp_s = fsub float %LRHLS_stubMap_data_52, %LRHLS_settings_chos_3

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="303" st_id="15" stage="5" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3  %tmp_2 = fsub float %LRHLS_stubMap_data_53, %LRHLS_HTParameter_p

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="304" st_id="15" stage="5" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %tmp_6 = fsub float %LRHLS_stubMap_data_54, %LRHLS_settings_chos

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="305" st_id="15" stage="5" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:10  %tmp_7 = fsub float %LRHLS_stubMap_data_55, %LRHLS_HTParameter_z

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="306" st_id="16" stage="4" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1  %tmp_s = fsub float %LRHLS_stubMap_data_52, %LRHLS_settings_chos_3

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="307" st_id="16" stage="4" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3  %tmp_2 = fsub float %LRHLS_stubMap_data_53, %LRHLS_HTParameter_p

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="308" st_id="16" stage="4" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %tmp_6 = fsub float %LRHLS_stubMap_data_54, %LRHLS_settings_chos

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="309" st_id="16" stage="4" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:10  %tmp_7 = fsub float %LRHLS_stubMap_data_55, %LRHLS_HTParameter_z

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="310" st_id="17" stage="3" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1  %tmp_s = fsub float %LRHLS_stubMap_data_52, %LRHLS_settings_chos_3

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="311" st_id="17" stage="3" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3  %tmp_2 = fsub float %LRHLS_stubMap_data_53, %LRHLS_HTParameter_p

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="312" st_id="17" stage="3" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %tmp_6 = fsub float %LRHLS_stubMap_data_54, %LRHLS_settings_chos

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="313" st_id="17" stage="3" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:10  %tmp_7 = fsub float %LRHLS_stubMap_data_55, %LRHLS_HTParameter_z

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="314" st_id="18" stage="2" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1  %tmp_s = fsub float %LRHLS_stubMap_data_52, %LRHLS_settings_chos_3

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="315" st_id="18" stage="2" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3  %tmp_2 = fsub float %LRHLS_stubMap_data_53, %LRHLS_HTParameter_p

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="316" st_id="18" stage="2" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %tmp_6 = fsub float %LRHLS_stubMap_data_54, %LRHLS_settings_chos

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="317" st_id="18" stage="2" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:10  %tmp_7 = fsub float %LRHLS_stubMap_data_55, %LRHLS_HTParameter_z

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="318" st_id="19" stage="1" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1  %tmp_s = fsub float %LRHLS_stubMap_data_52, %LRHLS_settings_chos_3

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="319" st_id="19" stage="1" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3  %tmp_2 = fsub float %LRHLS_stubMap_data_53, %LRHLS_HTParameter_p

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="320" st_id="19" stage="1" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %tmp_6 = fsub float %LRHLS_stubMap_data_54, %LRHLS_settings_chos

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="321" st_id="19" stage="1" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:10  %tmp_7 = fsub float %LRHLS_stubMap_data_55, %LRHLS_HTParameter_z

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="322" st_id="20" stage="6" lat="6">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:4  %tmp_3 = fmul float %tmp_s, %LRHLS_HTParameter_q

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="323" st_id="20" stage="6" lat="6">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:11  %tmp_8 = fmul float %tmp_6, %LRHLS_HTParameter_c

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="324" st_id="20" stage="6" lat="6">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:13  %tmp_1 = fmul float %tmp_6, 0x7FF8000000000000

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="325" st_id="21" stage="5" lat="6">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:4  %tmp_3 = fmul float %tmp_s, %LRHLS_HTParameter_q

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="326" st_id="21" stage="5" lat="6">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:11  %tmp_8 = fmul float %tmp_6, %LRHLS_HTParameter_c

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="327" st_id="21" stage="5" lat="6">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:13  %tmp_1 = fmul float %tmp_6, 0x7FF8000000000000

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="328" st_id="22" stage="4" lat="6">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:4  %tmp_3 = fmul float %tmp_s, %LRHLS_HTParameter_q

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="329" st_id="22" stage="4" lat="6">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:11  %tmp_8 = fmul float %tmp_6, %LRHLS_HTParameter_c

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="330" st_id="22" stage="4" lat="6">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:13  %tmp_1 = fmul float %tmp_6, 0x7FF8000000000000

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="331" st_id="23" stage="3" lat="6">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:4  %tmp_3 = fmul float %tmp_s, %LRHLS_HTParameter_q

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="332" st_id="23" stage="3" lat="6">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:11  %tmp_8 = fmul float %tmp_6, %LRHLS_HTParameter_c

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="333" st_id="23" stage="3" lat="6">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:13  %tmp_1 = fmul float %tmp_6, 0x7FF8000000000000

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="334" st_id="24" stage="2" lat="6">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:4  %tmp_3 = fmul float %tmp_s, %LRHLS_HTParameter_q

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="335" st_id="24" stage="2" lat="6">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:11  %tmp_8 = fmul float %tmp_6, %LRHLS_HTParameter_c

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="336" st_id="24" stage="2" lat="6">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:13  %tmp_1 = fmul float %tmp_6, 0x7FF8000000000000

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="337" st_id="25" stage="1" lat="6">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:4  %tmp_3 = fmul float %tmp_s, %LRHLS_HTParameter_q

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="338" st_id="25" stage="1" lat="6">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:11  %tmp_8 = fmul float %tmp_6, %LRHLS_HTParameter_c

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="339" st_id="25" stage="1" lat="6">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:13  %tmp_1 = fmul float %tmp_6, 0x7FF8000000000000

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="340" st_id="26" stage="10" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:5  %tmp_4 = fsub float %tmp_2, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="341" st_id="26" stage="10" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12  %tmp_9 = fsub float %tmp_7, %tmp_8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="342" st_id="26" stage="10" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14  %tmp_10 = fadd float %tmp_1, 0x7FF8000000000000

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="343" st_id="27" stage="9" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:5  %tmp_4 = fsub float %tmp_2, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="344" st_id="27" stage="9" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12  %tmp_9 = fsub float %tmp_7, %tmp_8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="345" st_id="27" stage="9" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14  %tmp_10 = fadd float %tmp_1, 0x7FF8000000000000

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="346" st_id="28" stage="8" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:5  %tmp_4 = fsub float %tmp_2, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="347" st_id="28" stage="8" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12  %tmp_9 = fsub float %tmp_7, %tmp_8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="348" st_id="28" stage="8" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14  %tmp_10 = fadd float %tmp_1, 0x7FF8000000000000

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="349" st_id="29" stage="7" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:5  %tmp_4 = fsub float %tmp_2, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="350" st_id="29" stage="7" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12  %tmp_9 = fsub float %tmp_7, %tmp_8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="351" st_id="29" stage="7" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14  %tmp_10 = fadd float %tmp_1, 0x7FF8000000000000

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="352" st_id="30" stage="6" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:5  %tmp_4 = fsub float %tmp_2, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="353" st_id="30" stage="6" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12  %tmp_9 = fsub float %tmp_7, %tmp_8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="354" st_id="30" stage="6" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14  %tmp_10 = fadd float %tmp_1, 0x7FF8000000000000

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="355" st_id="31" stage="5" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:5  %tmp_4 = fsub float %tmp_2, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="356" st_id="31" stage="5" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12  %tmp_9 = fsub float %tmp_7, %tmp_8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="357" st_id="31" stage="5" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14  %tmp_10 = fadd float %tmp_1, 0x7FF8000000000000

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="358" st_id="32" stage="4" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:5  %tmp_4 = fsub float %tmp_2, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="359" st_id="32" stage="4" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12  %tmp_9 = fsub float %tmp_7, %tmp_8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="360" st_id="32" stage="4" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14  %tmp_10 = fadd float %tmp_1, 0x7FF8000000000000

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="361" st_id="33" stage="3" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:5  %tmp_4 = fsub float %tmp_2, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="362" st_id="33" stage="3" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12  %tmp_9 = fsub float %tmp_7, %tmp_8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="363" st_id="33" stage="3" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14  %tmp_10 = fadd float %tmp_1, 0x7FF8000000000000

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="364" st_id="34" stage="2" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:5  %tmp_4 = fsub float %tmp_2, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="365" st_id="34" stage="2" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12  %tmp_9 = fsub float %tmp_7, %tmp_8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="366" st_id="34" stage="2" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14  %tmp_10 = fadd float %tmp_1, 0x7FF8000000000000

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="367" st_id="35" stage="1" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:5  %tmp_4 = fsub float %tmp_2, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="368" st_id="35" stage="1" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12  %tmp_9 = fsub float %tmp_7, %tmp_8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="369" st_id="35" stage="1" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14  %tmp_10 = fadd float %tmp_1, 0x7FF8000000000000

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="370" st_id="36" stage="29" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
_ifconv:6  %tmp_5 = call fastcc float @"deltaPhiHLS<float>"(float %tmp_4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="371" st_id="36" stage="10" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:15  %zResid = fsub float %tmp_9, %tmp_10

]]></Node>
<StgValue><ssdm name="zResid"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="372" st_id="37" stage="28" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
_ifconv:6  %tmp_5 = call fastcc float @"deltaPhiHLS<float>"(float %tmp_4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="373" st_id="37" stage="9" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:15  %zResid = fsub float %tmp_9, %tmp_10

]]></Node>
<StgValue><ssdm name="zResid"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="374" st_id="38" stage="27" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
_ifconv:6  %tmp_5 = call fastcc float @"deltaPhiHLS<float>"(float %tmp_4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="375" st_id="38" stage="8" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:15  %zResid = fsub float %tmp_9, %tmp_10

]]></Node>
<StgValue><ssdm name="zResid"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="376" st_id="39" stage="26" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
_ifconv:6  %tmp_5 = call fastcc float @"deltaPhiHLS<float>"(float %tmp_4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="377" st_id="39" stage="7" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:15  %zResid = fsub float %tmp_9, %tmp_10

]]></Node>
<StgValue><ssdm name="zResid"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="378" st_id="40" stage="25" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
_ifconv:6  %tmp_5 = call fastcc float @"deltaPhiHLS<float>"(float %tmp_4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="379" st_id="40" stage="6" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:15  %zResid = fsub float %tmp_9, %tmp_10

]]></Node>
<StgValue><ssdm name="zResid"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="380" st_id="41" stage="24" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
_ifconv:6  %tmp_5 = call fastcc float @"deltaPhiHLS<float>"(float %tmp_4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="381" st_id="41" stage="5" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:15  %zResid = fsub float %tmp_9, %tmp_10

]]></Node>
<StgValue><ssdm name="zResid"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="382" st_id="42" stage="23" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
_ifconv:6  %tmp_5 = call fastcc float @"deltaPhiHLS<float>"(float %tmp_4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="383" st_id="42" stage="4" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:15  %zResid = fsub float %tmp_9, %tmp_10

]]></Node>
<StgValue><ssdm name="zResid"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="384" st_id="43" stage="22" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
_ifconv:6  %tmp_5 = call fastcc float @"deltaPhiHLS<float>"(float %tmp_4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="385" st_id="43" stage="3" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:15  %zResid = fsub float %tmp_9, %tmp_10

]]></Node>
<StgValue><ssdm name="zResid"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="386" st_id="44" stage="21" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
_ifconv:6  %tmp_5 = call fastcc float @"deltaPhiHLS<float>"(float %tmp_4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="387" st_id="44" stage="2" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:15  %zResid = fsub float %tmp_9, %tmp_10

]]></Node>
<StgValue><ssdm name="zResid"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="388" st_id="45" stage="20" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
_ifconv:6  %tmp_5 = call fastcc float @"deltaPhiHLS<float>"(float %tmp_4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="389" st_id="45" stage="1" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:15  %zResid = fsub float %tmp_9, %tmp_10

]]></Node>
<StgValue><ssdm name="zResid"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="390" st_id="46" stage="19" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
_ifconv:6  %tmp_5 = call fastcc float @"deltaPhiHLS<float>"(float %tmp_4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="391" st_id="47" stage="18" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
_ifconv:6  %tmp_5 = call fastcc float @"deltaPhiHLS<float>"(float %tmp_4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="392" st_id="48" stage="17" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
_ifconv:6  %tmp_5 = call fastcc float @"deltaPhiHLS<float>"(float %tmp_4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="393" st_id="49" stage="16" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
_ifconv:6  %tmp_5 = call fastcc float @"deltaPhiHLS<float>"(float %tmp_4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="394" st_id="49" stage="6" lat="6">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16  %tmp_11 = fmul float %tmp_s, 0x7FF8000000000000

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="395" st_id="50" stage="15" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
_ifconv:6  %tmp_5 = call fastcc float @"deltaPhiHLS<float>"(float %tmp_4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="396" st_id="50" stage="5" lat="6">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16  %tmp_11 = fmul float %tmp_s, 0x7FF8000000000000

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="397" st_id="51" stage="14" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
_ifconv:6  %tmp_5 = call fastcc float @"deltaPhiHLS<float>"(float %tmp_4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="398" st_id="51" stage="4" lat="6">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16  %tmp_11 = fmul float %tmp_s, 0x7FF8000000000000

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="399" st_id="52" stage="13" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
_ifconv:6  %tmp_5 = call fastcc float @"deltaPhiHLS<float>"(float %tmp_4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="400" st_id="52" stage="3" lat="6">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16  %tmp_11 = fmul float %tmp_s, 0x7FF8000000000000

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="401" st_id="53" stage="12" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
_ifconv:6  %tmp_5 = call fastcc float @"deltaPhiHLS<float>"(float %tmp_4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="402" st_id="53" stage="2" lat="6">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16  %tmp_11 = fmul float %tmp_s, 0x7FF8000000000000

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="403" st_id="54" stage="11" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
_ifconv:6  %tmp_5 = call fastcc float @"deltaPhiHLS<float>"(float %tmp_4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="404" st_id="54" stage="1" lat="6">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16  %tmp_11 = fmul float %tmp_s, 0x7FF8000000000000

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="405" st_id="55" stage="10" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
_ifconv:6  %tmp_5 = call fastcc float @"deltaPhiHLS<float>"(float %tmp_4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="406" st_id="55" stage="10" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:17  %tmp_12 = fadd float %tmp_11, 0x7FF8000000000000

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="407" st_id="56" stage="9" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
_ifconv:6  %tmp_5 = call fastcc float @"deltaPhiHLS<float>"(float %tmp_4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="408" st_id="56" stage="9" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:17  %tmp_12 = fadd float %tmp_11, 0x7FF8000000000000

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="409" st_id="57" stage="8" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
_ifconv:6  %tmp_5 = call fastcc float @"deltaPhiHLS<float>"(float %tmp_4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="410" st_id="57" stage="8" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:17  %tmp_12 = fadd float %tmp_11, 0x7FF8000000000000

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="411" st_id="58" stage="7" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
_ifconv:6  %tmp_5 = call fastcc float @"deltaPhiHLS<float>"(float %tmp_4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="412" st_id="58" stage="7" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:17  %tmp_12 = fadd float %tmp_11, 0x7FF8000000000000

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="413" st_id="59" stage="6" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
_ifconv:6  %tmp_5 = call fastcc float @"deltaPhiHLS<float>"(float %tmp_4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="414" st_id="59" stage="6" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:17  %tmp_12 = fadd float %tmp_11, 0x7FF8000000000000

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="415" st_id="60" stage="5" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
_ifconv:6  %tmp_5 = call fastcc float @"deltaPhiHLS<float>"(float %tmp_4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="416" st_id="60" stage="5" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:17  %tmp_12 = fadd float %tmp_11, 0x7FF8000000000000

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="417" st_id="61" stage="4" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
_ifconv:6  %tmp_5 = call fastcc float @"deltaPhiHLS<float>"(float %tmp_4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="418" st_id="61" stage="4" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:17  %tmp_12 = fadd float %tmp_11, 0x7FF8000000000000

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="419" st_id="62" stage="3" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
_ifconv:6  %tmp_5 = call fastcc float @"deltaPhiHLS<float>"(float %tmp_4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="420" st_id="62" stage="3" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:17  %tmp_12 = fadd float %tmp_11, 0x7FF8000000000000

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="421" st_id="63" stage="2" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
_ifconv:6  %tmp_5 = call fastcc float @"deltaPhiHLS<float>"(float %tmp_4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="422" st_id="63" stage="2" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:17  %tmp_12 = fadd float %tmp_11, 0x7FF8000000000000

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="423" st_id="64" stage="1" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
_ifconv:6  %tmp_5 = call fastcc float @"deltaPhiHLS<float>"(float %tmp_4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="424" st_id="64" stage="1" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:17  %tmp_12 = fadd float %tmp_11, 0x7FF8000000000000

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="425" st_id="65" stage="10" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:18  %tmp_13 = fsub float %tmp_5, %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="426" st_id="66" stage="9" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:18  %tmp_13 = fsub float %tmp_5, %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="427" st_id="67" stage="8" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:18  %tmp_13 = fsub float %tmp_5, %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="428" st_id="68" stage="7" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:18  %tmp_13 = fsub float %tmp_5, %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="429" st_id="69" stage="6" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:18  %tmp_13 = fsub float %tmp_5, %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="430" st_id="70" stage="5" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:18  %tmp_13 = fsub float %tmp_5, %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="431" st_id="71" stage="4" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:18  %tmp_13 = fsub float %tmp_5, %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="432" st_id="72" stage="3" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:18  %tmp_13 = fsub float %tmp_5, %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="433" st_id="73" stage="2" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:18  %tmp_13 = fsub float %tmp_5, %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="434" st_id="74" stage="1" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:18  %tmp_13 = fsub float %tmp_5, %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="435" st_id="75" stage="29" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
_ifconv:19  %phiResid = call fastcc float @"deltaPhiHLS<float>"(float %tmp_13)

]]></Node>
<StgValue><ssdm name="phiResid"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="436" st_id="76" stage="28" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
_ifconv:19  %phiResid = call fastcc float @"deltaPhiHLS<float>"(float %tmp_13)

]]></Node>
<StgValue><ssdm name="phiResid"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="437" st_id="77" stage="27" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
_ifconv:19  %phiResid = call fastcc float @"deltaPhiHLS<float>"(float %tmp_13)

]]></Node>
<StgValue><ssdm name="phiResid"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="438" st_id="78" stage="26" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
_ifconv:19  %phiResid = call fastcc float @"deltaPhiHLS<float>"(float %tmp_13)

]]></Node>
<StgValue><ssdm name="phiResid"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="439" st_id="79" stage="25" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
_ifconv:19  %phiResid = call fastcc float @"deltaPhiHLS<float>"(float %tmp_13)

]]></Node>
<StgValue><ssdm name="phiResid"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="440" st_id="80" stage="24" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
_ifconv:19  %phiResid = call fastcc float @"deltaPhiHLS<float>"(float %tmp_13)

]]></Node>
<StgValue><ssdm name="phiResid"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="441" st_id="81" stage="23" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
_ifconv:19  %phiResid = call fastcc float @"deltaPhiHLS<float>"(float %tmp_13)

]]></Node>
<StgValue><ssdm name="phiResid"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="442" st_id="82" stage="22" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
_ifconv:19  %phiResid = call fastcc float @"deltaPhiHLS<float>"(float %tmp_13)

]]></Node>
<StgValue><ssdm name="phiResid"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="443" st_id="83" stage="21" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
_ifconv:19  %phiResid = call fastcc float @"deltaPhiHLS<float>"(float %tmp_13)

]]></Node>
<StgValue><ssdm name="phiResid"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="444" st_id="84" stage="20" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
_ifconv:19  %phiResid = call fastcc float @"deltaPhiHLS<float>"(float %tmp_13)

]]></Node>
<StgValue><ssdm name="phiResid"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="445" st_id="85" stage="19" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
_ifconv:19  %phiResid = call fastcc float @"deltaPhiHLS<float>"(float %tmp_13)

]]></Node>
<StgValue><ssdm name="phiResid"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="446" st_id="86" stage="18" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
_ifconv:19  %phiResid = call fastcc float @"deltaPhiHLS<float>"(float %tmp_13)

]]></Node>
<StgValue><ssdm name="phiResid"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="447" st_id="87" stage="17" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
_ifconv:19  %phiResid = call fastcc float @"deltaPhiHLS<float>"(float %tmp_13)

]]></Node>
<StgValue><ssdm name="phiResid"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="448" st_id="88" stage="16" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
_ifconv:19  %phiResid = call fastcc float @"deltaPhiHLS<float>"(float %tmp_13)

]]></Node>
<StgValue><ssdm name="phiResid"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="449" st_id="89" stage="15" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
_ifconv:19  %phiResid = call fastcc float @"deltaPhiHLS<float>"(float %tmp_13)

]]></Node>
<StgValue><ssdm name="phiResid"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="450" st_id="90" stage="14" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
_ifconv:19  %phiResid = call fastcc float @"deltaPhiHLS<float>"(float %tmp_13)

]]></Node>
<StgValue><ssdm name="phiResid"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="451" st_id="91" stage="13" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
_ifconv:19  %phiResid = call fastcc float @"deltaPhiHLS<float>"(float %tmp_13)

]]></Node>
<StgValue><ssdm name="phiResid"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="452" st_id="92" stage="12" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
_ifconv:19  %phiResid = call fastcc float @"deltaPhiHLS<float>"(float %tmp_13)

]]></Node>
<StgValue><ssdm name="phiResid"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="453" st_id="93" stage="11" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
_ifconv:19  %phiResid = call fastcc float @"deltaPhiHLS<float>"(float %tmp_13)

]]></Node>
<StgValue><ssdm name="phiResid"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="454" st_id="94" stage="10" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
_ifconv:19  %phiResid = call fastcc float @"deltaPhiHLS<float>"(float %tmp_13)

]]></Node>
<StgValue><ssdm name="phiResid"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="455" st_id="95" stage="9" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
_ifconv:19  %phiResid = call fastcc float @"deltaPhiHLS<float>"(float %tmp_13)

]]></Node>
<StgValue><ssdm name="phiResid"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="456" st_id="96" stage="8" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
_ifconv:19  %phiResid = call fastcc float @"deltaPhiHLS<float>"(float %tmp_13)

]]></Node>
<StgValue><ssdm name="phiResid"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="457" st_id="97" stage="7" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
_ifconv:19  %phiResid = call fastcc float @"deltaPhiHLS<float>"(float %tmp_13)

]]></Node>
<StgValue><ssdm name="phiResid"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="458" st_id="98" stage="6" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
_ifconv:19  %phiResid = call fastcc float @"deltaPhiHLS<float>"(float %tmp_13)

]]></Node>
<StgValue><ssdm name="phiResid"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="459" st_id="99" stage="5" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
_ifconv:19  %phiResid = call fastcc float @"deltaPhiHLS<float>"(float %tmp_13)

]]></Node>
<StgValue><ssdm name="phiResid"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="460" st_id="100" stage="4" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
_ifconv:19  %phiResid = call fastcc float @"deltaPhiHLS<float>"(float %tmp_13)

]]></Node>
<StgValue><ssdm name="phiResid"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="461" st_id="101" stage="3" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
_ifconv:19  %phiResid = call fastcc float @"deltaPhiHLS<float>"(float %tmp_13)

]]></Node>
<StgValue><ssdm name="phiResid"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="462" st_id="102" stage="2" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
_ifconv:19  %phiResid = call fastcc float @"deltaPhiHLS<float>"(float %tmp_13)

]]></Node>
<StgValue><ssdm name="phiResid"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="463" st_id="103" stage="1" lat="29">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
_ifconv:19  %phiResid = call fastcc float @"deltaPhiHLS<float>"(float %tmp_13)

]]></Node>
<StgValue><ssdm name="phiResid"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="464" st_id="104" stage="3" lat="3">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:26  %tmp_16 = fcmp olt float %phiResid, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="465" st_id="105" stage="2" lat="3">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:26  %tmp_16 = fcmp olt float %phiResid, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="466" st_id="106" stage="1" lat="3">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:26  %tmp_16 = fcmp olt float %phiResid, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="467" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:20  %bitcast_ln32_1 = bitcast float %phiResid to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln32_1"/></StgValue>
</operation>

<operation id="468" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:21  %tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln32_1, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="469" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:22  %trunc_ln32_1 = trunc i32 %bitcast_ln32_1 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln32_1"/></StgValue>
</operation>

<operation id="470" st_id="107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:23  %icmp_ln32_4 = icmp ne i8 %tmp_15, -1

]]></Node>
<StgValue><ssdm name="icmp_ln32_4"/></StgValue>
</operation>

<operation id="471" st_id="107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:24  %icmp_ln32_5 = icmp eq i23 %trunc_ln32_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln32_5"/></StgValue>
</operation>

<operation id="472" st_id="107" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:25  %or_ln32_1 = or i1 %icmp_ln32_5, %icmp_ln32_4

]]></Node>
<StgValue><ssdm name="or_ln32_1"/></StgValue>
</operation>

<operation id="473" st_id="107" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:27  %and_ln32_1 = and i1 %or_ln32_1, %tmp_16

]]></Node>
<StgValue><ssdm name="and_ln32_1"/></StgValue>
</operation>

<operation id="474" st_id="107" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:28  %xor_ln33_1 = xor i32 %bitcast_ln32_1, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln33_1"/></StgValue>
</operation>

<operation id="475" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:29  %bitcast_ln33_1 = bitcast i32 %xor_ln33_1 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln33_1"/></StgValue>
</operation>

<operation id="476" st_id="107" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:30  %select_ln32_1 = select i1 %and_ln32_1, float %bitcast_ln33_1, float %phiResid

]]></Node>
<StgValue><ssdm name="select_ln32_1"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="477" st_id="108" stage="30" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:44  %resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2

]]></Node>
<StgValue><ssdm name="resid_phi"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="478" st_id="109" stage="29" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:44  %resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2

]]></Node>
<StgValue><ssdm name="resid_phi"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="479" st_id="110" stage="28" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:44  %resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2

]]></Node>
<StgValue><ssdm name="resid_phi"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="480" st_id="111" stage="27" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:44  %resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2

]]></Node>
<StgValue><ssdm name="resid_phi"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="481" st_id="112" stage="26" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:44  %resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2

]]></Node>
<StgValue><ssdm name="resid_phi"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="482" st_id="113" stage="25" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:44  %resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2

]]></Node>
<StgValue><ssdm name="resid_phi"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="483" st_id="114" stage="24" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:44  %resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2

]]></Node>
<StgValue><ssdm name="resid_phi"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="484" st_id="115" stage="23" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:44  %resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2

]]></Node>
<StgValue><ssdm name="resid_phi"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="485" st_id="116" stage="22" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:44  %resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2

]]></Node>
<StgValue><ssdm name="resid_phi"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="486" st_id="117" stage="21" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:44  %resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2

]]></Node>
<StgValue><ssdm name="resid_phi"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="487" st_id="118" stage="20" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:44  %resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2

]]></Node>
<StgValue><ssdm name="resid_phi"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="488" st_id="119" stage="19" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:44  %resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2

]]></Node>
<StgValue><ssdm name="resid_phi"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="489" st_id="120" stage="18" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:44  %resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2

]]></Node>
<StgValue><ssdm name="resid_phi"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="490" st_id="121" stage="17" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:44  %resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2

]]></Node>
<StgValue><ssdm name="resid_phi"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="491" st_id="122" stage="16" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:44  %resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2

]]></Node>
<StgValue><ssdm name="resid_phi"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="492" st_id="123" stage="15" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:44  %resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2

]]></Node>
<StgValue><ssdm name="resid_phi"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="493" st_id="124" stage="14" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:44  %resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2

]]></Node>
<StgValue><ssdm name="resid_phi"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="494" st_id="125" stage="13" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:44  %resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2

]]></Node>
<StgValue><ssdm name="resid_phi"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="495" st_id="126" stage="12" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:44  %resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2

]]></Node>
<StgValue><ssdm name="resid_phi"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="496" st_id="127" stage="11" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:44  %resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2

]]></Node>
<StgValue><ssdm name="resid_phi"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="497" st_id="128" stage="10" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:44  %resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2

]]></Node>
<StgValue><ssdm name="resid_phi"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="498" st_id="129" stage="9" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:44  %resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2

]]></Node>
<StgValue><ssdm name="resid_phi"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="499" st_id="130" stage="8" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:44  %resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2

]]></Node>
<StgValue><ssdm name="resid_phi"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="500" st_id="131" stage="7" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:44  %resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2

]]></Node>
<StgValue><ssdm name="resid_phi"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="501" st_id="132" stage="6" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:44  %resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2

]]></Node>
<StgValue><ssdm name="resid_phi"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="502" st_id="133" stage="3" lat="3">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:37  %tmp_18 = fcmp olt float %zResid, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="503" st_id="133" stage="5" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:44  %resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2

]]></Node>
<StgValue><ssdm name="resid_phi"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="504" st_id="134" stage="2" lat="3">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:37  %tmp_18 = fcmp olt float %zResid, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="505" st_id="134" stage="4" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:44  %resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2

]]></Node>
<StgValue><ssdm name="resid_phi"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="506" st_id="135" stage="1" lat="3">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:37  %tmp_18 = fcmp olt float %zResid, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="507" st_id="135" stage="3" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:44  %resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2

]]></Node>
<StgValue><ssdm name="resid_phi"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="508" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:31  %bitcast_ln32_2 = bitcast float %zResid to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln32_2"/></StgValue>
</operation>

<operation id="509" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:32  %tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln32_2, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="510" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:33  %trunc_ln32_2 = trunc i32 %bitcast_ln32_2 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln32_2"/></StgValue>
</operation>

<operation id="511" st_id="136" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:34  %icmp_ln32_6 = icmp ne i8 %tmp_17, -1

]]></Node>
<StgValue><ssdm name="icmp_ln32_6"/></StgValue>
</operation>

<operation id="512" st_id="136" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:35  %icmp_ln32_7 = icmp eq i23 %trunc_ln32_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln32_7"/></StgValue>
</operation>

<operation id="513" st_id="136" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:36  %or_ln32_2 = or i1 %icmp_ln32_7, %icmp_ln32_6

]]></Node>
<StgValue><ssdm name="or_ln32_2"/></StgValue>
</operation>

<operation id="514" st_id="136" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:38  %and_ln32_2 = and i1 %or_ln32_2, %tmp_18

]]></Node>
<StgValue><ssdm name="and_ln32_2"/></StgValue>
</operation>

<operation id="515" st_id="136" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:39  %xor_ln33_2 = xor i32 %bitcast_ln32_2, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln33_2"/></StgValue>
</operation>

<operation id="516" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:40  %bitcast_ln33_2 = bitcast i32 %xor_ln33_2 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln33_2"/></StgValue>
</operation>

<operation id="517" st_id="136" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:41  %resid_z_2 = select i1 %and_ln32_2, float %bitcast_ln33_2, float %zResid

]]></Node>
<StgValue><ssdm name="resid_z_2"/></StgValue>
</operation>

<operation id="518" st_id="136" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="5">
<![CDATA[
_ifconv:42  %resid_layerId = load i32* %LRHLS_stubMap_data_s, align 4

]]></Node>
<StgValue><ssdm name="resid_layerId"/></StgValue>
</operation>

<operation id="519" st_id="136" stage="2" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:44  %resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2

]]></Node>
<StgValue><ssdm name="resid_phi"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="520" st_id="137" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="5">
<![CDATA[
_ifconv:42  %resid_layerId = load i32* %LRHLS_stubMap_data_s, align 4

]]></Node>
<StgValue><ssdm name="resid_layerId"/></StgValue>
</operation>

<operation id="521" st_id="137" stage="1" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:44  %resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2

]]></Node>
<StgValue><ssdm name="resid_phi"/></StgValue>
</operation>

<operation id="522" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:46  br i1 %LRHLS_stubMap_data_56, label %._crit_edge, label %"absHLS<float>.exit256"

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="523" st_id="137" stage="30" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="LRHLS_stubMap_data_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
absHLS<float>.exit256:0  %resid_z_1 = fdiv float %resid_z_2, %select_ln32

]]></Node>
<StgValue><ssdm name="resid_z_1"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="524" st_id="138" stage="29" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
absHLS<float>.exit256:0  %resid_z_1 = fdiv float %resid_z_2, %select_ln32

]]></Node>
<StgValue><ssdm name="resid_z_1"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="525" st_id="139" stage="28" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
absHLS<float>.exit256:0  %resid_z_1 = fdiv float %resid_z_2, %select_ln32

]]></Node>
<StgValue><ssdm name="resid_z_1"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="526" st_id="140" stage="27" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
absHLS<float>.exit256:0  %resid_z_1 = fdiv float %resid_z_2, %select_ln32

]]></Node>
<StgValue><ssdm name="resid_z_1"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="527" st_id="141" stage="26" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
absHLS<float>.exit256:0  %resid_z_1 = fdiv float %resid_z_2, %select_ln32

]]></Node>
<StgValue><ssdm name="resid_z_1"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="528" st_id="142" stage="25" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
absHLS<float>.exit256:0  %resid_z_1 = fdiv float %resid_z_2, %select_ln32

]]></Node>
<StgValue><ssdm name="resid_z_1"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="529" st_id="143" stage="24" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
absHLS<float>.exit256:0  %resid_z_1 = fdiv float %resid_z_2, %select_ln32

]]></Node>
<StgValue><ssdm name="resid_z_1"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="530" st_id="144" stage="23" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
absHLS<float>.exit256:0  %resid_z_1 = fdiv float %resid_z_2, %select_ln32

]]></Node>
<StgValue><ssdm name="resid_z_1"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="531" st_id="145" stage="22" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
absHLS<float>.exit256:0  %resid_z_1 = fdiv float %resid_z_2, %select_ln32

]]></Node>
<StgValue><ssdm name="resid_z_1"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="532" st_id="146" stage="21" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
absHLS<float>.exit256:0  %resid_z_1 = fdiv float %resid_z_2, %select_ln32

]]></Node>
<StgValue><ssdm name="resid_z_1"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="533" st_id="147" stage="20" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
absHLS<float>.exit256:0  %resid_z_1 = fdiv float %resid_z_2, %select_ln32

]]></Node>
<StgValue><ssdm name="resid_z_1"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="534" st_id="148" stage="19" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
absHLS<float>.exit256:0  %resid_z_1 = fdiv float %resid_z_2, %select_ln32

]]></Node>
<StgValue><ssdm name="resid_z_1"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="535" st_id="149" stage="18" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
absHLS<float>.exit256:0  %resid_z_1 = fdiv float %resid_z_2, %select_ln32

]]></Node>
<StgValue><ssdm name="resid_z_1"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="536" st_id="150" stage="17" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
absHLS<float>.exit256:0  %resid_z_1 = fdiv float %resid_z_2, %select_ln32

]]></Node>
<StgValue><ssdm name="resid_z_1"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="537" st_id="151" stage="16" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
absHLS<float>.exit256:0  %resid_z_1 = fdiv float %resid_z_2, %select_ln32

]]></Node>
<StgValue><ssdm name="resid_z_1"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="538" st_id="152" stage="15" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
absHLS<float>.exit256:0  %resid_z_1 = fdiv float %resid_z_2, %select_ln32

]]></Node>
<StgValue><ssdm name="resid_z_1"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="539" st_id="153" stage="14" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
absHLS<float>.exit256:0  %resid_z_1 = fdiv float %resid_z_2, %select_ln32

]]></Node>
<StgValue><ssdm name="resid_z_1"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="540" st_id="154" stage="13" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
absHLS<float>.exit256:0  %resid_z_1 = fdiv float %resid_z_2, %select_ln32

]]></Node>
<StgValue><ssdm name="resid_z_1"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="541" st_id="155" stage="12" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
absHLS<float>.exit256:0  %resid_z_1 = fdiv float %resid_z_2, %select_ln32

]]></Node>
<StgValue><ssdm name="resid_z_1"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="542" st_id="156" stage="11" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
absHLS<float>.exit256:0  %resid_z_1 = fdiv float %resid_z_2, %select_ln32

]]></Node>
<StgValue><ssdm name="resid_z_1"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="543" st_id="157" stage="10" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
absHLS<float>.exit256:0  %resid_z_1 = fdiv float %resid_z_2, %select_ln32

]]></Node>
<StgValue><ssdm name="resid_z_1"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="544" st_id="158" stage="9" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
absHLS<float>.exit256:0  %resid_z_1 = fdiv float %resid_z_2, %select_ln32

]]></Node>
<StgValue><ssdm name="resid_z_1"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="545" st_id="159" stage="8" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
absHLS<float>.exit256:0  %resid_z_1 = fdiv float %resid_z_2, %select_ln32

]]></Node>
<StgValue><ssdm name="resid_z_1"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="546" st_id="160" stage="7" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
absHLS<float>.exit256:0  %resid_z_1 = fdiv float %resid_z_2, %select_ln32

]]></Node>
<StgValue><ssdm name="resid_z_1"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="547" st_id="161" stage="6" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
absHLS<float>.exit256:0  %resid_z_1 = fdiv float %resid_z_2, %select_ln32

]]></Node>
<StgValue><ssdm name="resid_z_1"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="548" st_id="162" stage="5" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
absHLS<float>.exit256:0  %resid_z_1 = fdiv float %resid_z_2, %select_ln32

]]></Node>
<StgValue><ssdm name="resid_z_1"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="549" st_id="163" stage="4" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
absHLS<float>.exit256:0  %resid_z_1 = fdiv float %resid_z_2, %select_ln32

]]></Node>
<StgValue><ssdm name="resid_z_1"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="550" st_id="164" stage="3" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
absHLS<float>.exit256:0  %resid_z_1 = fdiv float %resid_z_2, %select_ln32

]]></Node>
<StgValue><ssdm name="resid_z_1"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="551" st_id="165" stage="2" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
absHLS<float>.exit256:0  %resid_z_1 = fdiv float %resid_z_2, %select_ln32

]]></Node>
<StgValue><ssdm name="resid_z_1"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="552" st_id="166" stage="1" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
absHLS<float>.exit256:0  %resid_z_1 = fdiv float %resid_z_2, %select_ln32

]]></Node>
<StgValue><ssdm name="resid_z_1"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="553" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="LRHLS_stubMap_data_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
absHLS<float>.exit256:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="554" st_id="167" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:1  %select_ln152 = select i1 %resid_ps, float %LRHLS_residZPS_read_2, float %LRHLS_residZ2S_read_2

]]></Node>
<StgValue><ssdm name="select_ln152"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="555" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge:0  %empty_19 = phi float [ %resid_z_2, %_ifconv ], [ %resid_z_1, %"absHLS<float>.exit256" ]

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="556" st_id="168" stage="30" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2  %resid_z = fdiv float %empty_19, %select_ln152

]]></Node>
<StgValue><ssdm name="resid_z"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="557" st_id="169" stage="29" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2  %resid_z = fdiv float %empty_19, %select_ln152

]]></Node>
<StgValue><ssdm name="resid_z"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="558" st_id="170" stage="28" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2  %resid_z = fdiv float %empty_19, %select_ln152

]]></Node>
<StgValue><ssdm name="resid_z"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="559" st_id="171" stage="27" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2  %resid_z = fdiv float %empty_19, %select_ln152

]]></Node>
<StgValue><ssdm name="resid_z"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="560" st_id="172" stage="26" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2  %resid_z = fdiv float %empty_19, %select_ln152

]]></Node>
<StgValue><ssdm name="resid_z"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="561" st_id="173" stage="25" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2  %resid_z = fdiv float %empty_19, %select_ln152

]]></Node>
<StgValue><ssdm name="resid_z"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="562" st_id="174" stage="24" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2  %resid_z = fdiv float %empty_19, %select_ln152

]]></Node>
<StgValue><ssdm name="resid_z"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="563" st_id="175" stage="23" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2  %resid_z = fdiv float %empty_19, %select_ln152

]]></Node>
<StgValue><ssdm name="resid_z"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="564" st_id="176" stage="22" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2  %resid_z = fdiv float %empty_19, %select_ln152

]]></Node>
<StgValue><ssdm name="resid_z"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="565" st_id="177" stage="21" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2  %resid_z = fdiv float %empty_19, %select_ln152

]]></Node>
<StgValue><ssdm name="resid_z"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="566" st_id="178" stage="20" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2  %resid_z = fdiv float %empty_19, %select_ln152

]]></Node>
<StgValue><ssdm name="resid_z"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="567" st_id="179" stage="19" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2  %resid_z = fdiv float %empty_19, %select_ln152

]]></Node>
<StgValue><ssdm name="resid_z"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="568" st_id="180" stage="18" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2  %resid_z = fdiv float %empty_19, %select_ln152

]]></Node>
<StgValue><ssdm name="resid_z"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="569" st_id="181" stage="17" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2  %resid_z = fdiv float %empty_19, %select_ln152

]]></Node>
<StgValue><ssdm name="resid_z"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="570" st_id="182" stage="16" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2  %resid_z = fdiv float %empty_19, %select_ln152

]]></Node>
<StgValue><ssdm name="resid_z"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="571" st_id="183" stage="15" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2  %resid_z = fdiv float %empty_19, %select_ln152

]]></Node>
<StgValue><ssdm name="resid_z"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="572" st_id="184" stage="14" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2  %resid_z = fdiv float %empty_19, %select_ln152

]]></Node>
<StgValue><ssdm name="resid_z"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="573" st_id="185" stage="13" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2  %resid_z = fdiv float %empty_19, %select_ln152

]]></Node>
<StgValue><ssdm name="resid_z"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="574" st_id="186" stage="12" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2  %resid_z = fdiv float %empty_19, %select_ln152

]]></Node>
<StgValue><ssdm name="resid_z"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="575" st_id="187" stage="11" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2  %resid_z = fdiv float %empty_19, %select_ln152

]]></Node>
<StgValue><ssdm name="resid_z"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="576" st_id="188" stage="10" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2  %resid_z = fdiv float %empty_19, %select_ln152

]]></Node>
<StgValue><ssdm name="resid_z"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="577" st_id="189" stage="9" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2  %resid_z = fdiv float %empty_19, %select_ln152

]]></Node>
<StgValue><ssdm name="resid_z"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="578" st_id="190" stage="8" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2  %resid_z = fdiv float %empty_19, %select_ln152

]]></Node>
<StgValue><ssdm name="resid_z"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="579" st_id="191" stage="7" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2  %resid_z = fdiv float %empty_19, %select_ln152

]]></Node>
<StgValue><ssdm name="resid_z"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="580" st_id="192" stage="6" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2  %resid_z = fdiv float %empty_19, %select_ln152

]]></Node>
<StgValue><ssdm name="resid_z"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="581" st_id="193" stage="5" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2  %resid_z = fdiv float %empty_19, %select_ln152

]]></Node>
<StgValue><ssdm name="resid_z"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="582" st_id="194" stage="4" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2  %resid_z = fdiv float %empty_19, %select_ln152

]]></Node>
<StgValue><ssdm name="resid_z"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="583" st_id="195" stage="3" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2  %resid_z = fdiv float %empty_19, %select_ln152

]]></Node>
<StgValue><ssdm name="resid_z"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="584" st_id="196" stage="2" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2  %resid_z = fdiv float %empty_19, %select_ln152

]]></Node>
<StgValue><ssdm name="resid_z"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="585" st_id="197" stage="1" lat="30">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2  %resid_z = fdiv float %empty_19, %select_ln152

]]></Node>
<StgValue><ssdm name="resid_z"/></StgValue>
</operation>

<operation id="586" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:3  br label %2

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="587" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %i_0_i = phi i32 [ 0, %._crit_edge ], [ %i, %3 ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="588" st_id="198" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln202 = icmp ult i32 %i_0_i, %temp_6

]]></Node>
<StgValue><ssdm name="icmp_ln202"/></StgValue>
</operation>

<operation id="589" st_id="198" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %i = add i32 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="590" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln202, label %3, label %arrayctor.loop.i.i.i.0

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>

<operation id="591" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln203 = zext i32 %i_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="592" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %LRHLS_residuals_dat = getelementptr [30 x i32]* %LRHLS_residuals_data_first, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="LRHLS_residuals_dat"/></StgValue>
</operation>

<operation id="593" st_id="198" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="5">
<![CDATA[
:2  %LRHLS_residuals_dat_16 = load i32* %LRHLS_residuals_dat, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_residuals_dat_16"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="594" st_id="199" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="5">
<![CDATA[
:2  %LRHLS_residuals_dat_16 = load i32* %LRHLS_residuals_dat, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_residuals_dat_16"/></StgValue>
</operation>

<operation id="595" st_id="199" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %icmp_ln203 = icmp eq i32 %LRHLS_residuals_dat_16, %resid_layerId

]]></Node>
<StgValue><ssdm name="icmp_ln203"/></StgValue>
</operation>

<operation id="596" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln203, label %has_key.exit.preheader, label %2

]]></Node>
<StgValue><ssdm name="br_ln203"/></StgValue>
</operation>

<operation id="597" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
has_key.exit.preheader:0  br label %has_key.exit

]]></Node>
<StgValue><ssdm name="br_ln230"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="598" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
has_key.exit:0  %i_19 = phi i32 [ %i_20, %4 ], [ 0, %has_key.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i_19"/></StgValue>
</operation>

<operation id="599" st_id="200" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
has_key.exit:1  %icmp_ln212 = icmp ult i32 %i_19, %temp_6

]]></Node>
<StgValue><ssdm name="icmp_ln212"/></StgValue>
</operation>

<operation id="600" st_id="200" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
has_key.exit:2  %i_20 = add i32 %i_19, 1

]]></Node>
<StgValue><ssdm name="i_20"/></StgValue>
</operation>

<operation id="601" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
has_key.exit:3  br i1 %icmp_ln212, label %4, label %"operator[].exit.loopexit"

]]></Node>
<StgValue><ssdm name="br_ln212"/></StgValue>
</operation>

<operation id="602" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln213 = zext i32 %i_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln213"/></StgValue>
</operation>

<operation id="603" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %LRHLS_residuals_dat_17 = getelementptr [30 x i32]* %LRHLS_residuals_data_first, i64 0, i64 %zext_ln213

]]></Node>
<StgValue><ssdm name="LRHLS_residuals_dat_17"/></StgValue>
</operation>

<operation id="604" st_id="200" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="5">
<![CDATA[
:2  %LRHLS_residuals_dat_18 = load i32* %LRHLS_residuals_dat_17, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_residuals_dat_18"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="605" st_id="201" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="5">
<![CDATA[
:2  %LRHLS_residuals_dat_18 = load i32* %LRHLS_residuals_dat_17, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_residuals_dat_18"/></StgValue>
</operation>

<operation id="606" st_id="201" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %icmp_ln213 = icmp eq i32 %LRHLS_residuals_dat_18, %resid_layerId

]]></Node>
<StgValue><ssdm name="icmp_ln213"/></StgValue>
</operation>

<operation id="607" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln213, label %"operator[].exit.loopexit", label %has_key.exit

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="608" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="1"/>
</and_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
operator[].exit.loopexit:0  br label %"operator[].exit"

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="609" st_id="202" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="1" op_9_bw="32">
<![CDATA[
arrayctor.loop.i.i.i.0:0  %call_ret1 = call fastcc i32 @push_back.1(i32 %temp_6, [30 x i32]* %LRHLS_residuals_data_first, [30 x i32]* %LRHLS_residuals_data_second_size_s, [480 x float]* %LRHLS_residuals_data_second_data_phi, [480 x float]* %LRHLS_residuals_data_second_data_z, [480 x i32]* %LRHLS_residuals_data_second_data_layerId, [480 x i32]* %LRHLS_residuals_data_second_data_stubId, [480 x i1]* %LRHLS_residuals_data_second_data_ps, i32 %resid_layerId)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="610" st_id="203" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="1" op_9_bw="32">
<![CDATA[
arrayctor.loop.i.i.i.0:0  %call_ret1 = call fastcc i32 @push_back.1(i32 %temp_6, [30 x i32]* %LRHLS_residuals_data_first, [30 x i32]* %LRHLS_residuals_data_second_size_s, [480 x float]* %LRHLS_residuals_data_second_data_phi, [480 x float]* %LRHLS_residuals_data_second_data_z, [480 x i32]* %LRHLS_residuals_data_second_data_layerId, [480 x i32]* %LRHLS_residuals_data_second_data_stubId, [480 x i1]* %LRHLS_residuals_data_second_data_ps, i32 %resid_layerId)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="611" st_id="204" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="1" op_9_bw="32">
<![CDATA[
arrayctor.loop.i.i.i.0:0  %call_ret1 = call fastcc i32 @push_back.1(i32 %temp_6, [30 x i32]* %LRHLS_residuals_data_first, [30 x i32]* %LRHLS_residuals_data_second_size_s, [480 x float]* %LRHLS_residuals_data_second_data_phi, [480 x float]* %LRHLS_residuals_data_second_data_z, [480 x i32]* %LRHLS_residuals_data_second_data_layerId, [480 x i32]* %LRHLS_residuals_data_second_data_stubId, [480 x i1]* %LRHLS_residuals_data_second_data_ps, i32 %resid_layerId)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="612" st_id="205" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="1" op_9_bw="32">
<![CDATA[
arrayctor.loop.i.i.i.0:0  %call_ret1 = call fastcc i32 @push_back.1(i32 %temp_6, [30 x i32]* %LRHLS_residuals_data_first, [30 x i32]* %LRHLS_residuals_data_second_size_s, [480 x float]* %LRHLS_residuals_data_second_data_phi, [480 x float]* %LRHLS_residuals_data_second_data_z, [480 x i32]* %LRHLS_residuals_data_second_data_layerId, [480 x i32]* %LRHLS_residuals_data_second_data_stubId, [480 x i1]* %LRHLS_residuals_data_second_data_ps, i32 %resid_layerId)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="613" st_id="206" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="1" op_9_bw="32">
<![CDATA[
arrayctor.loop.i.i.i.0:0  %call_ret1 = call fastcc i32 @push_back.1(i32 %temp_6, [30 x i32]* %LRHLS_residuals_data_first, [30 x i32]* %LRHLS_residuals_data_second_size_s, [480 x float]* %LRHLS_residuals_data_second_data_phi, [480 x float]* %LRHLS_residuals_data_second_data_z, [480 x i32]* %LRHLS_residuals_data_second_data_layerId, [480 x i32]* %LRHLS_residuals_data_second_data_stubId, [480 x i1]* %LRHLS_residuals_data_second_data_ps, i32 %resid_layerId)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="614" st_id="207" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="1" op_9_bw="32">
<![CDATA[
arrayctor.loop.i.i.i.0:0  %call_ret1 = call fastcc i32 @push_back.1(i32 %temp_6, [30 x i32]* %LRHLS_residuals_data_first, [30 x i32]* %LRHLS_residuals_data_second_size_s, [480 x float]* %LRHLS_residuals_data_second_data_phi, [480 x float]* %LRHLS_residuals_data_second_data_z, [480 x i32]* %LRHLS_residuals_data_second_data_layerId, [480 x i32]* %LRHLS_residuals_data_second_data_stubId, [480 x i1]* %LRHLS_residuals_data_second_data_ps, i32 %resid_layerId)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="615" st_id="208" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="1" op_9_bw="32">
<![CDATA[
arrayctor.loop.i.i.i.0:0  %call_ret1 = call fastcc i32 @push_back.1(i32 %temp_6, [30 x i32]* %LRHLS_residuals_data_first, [30 x i32]* %LRHLS_residuals_data_second_size_s, [480 x float]* %LRHLS_residuals_data_second_data_phi, [480 x float]* %LRHLS_residuals_data_second_data_z, [480 x i32]* %LRHLS_residuals_data_second_data_layerId, [480 x i32]* %LRHLS_residuals_data_second_data_stubId, [480 x i1]* %LRHLS_residuals_data_second_data_ps, i32 %resid_layerId)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="616" st_id="209" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="1" op_9_bw="32">
<![CDATA[
arrayctor.loop.i.i.i.0:0  %call_ret1 = call fastcc i32 @push_back.1(i32 %temp_6, [30 x i32]* %LRHLS_residuals_data_first, [30 x i32]* %LRHLS_residuals_data_second_size_s, [480 x float]* %LRHLS_residuals_data_second_data_phi, [480 x float]* %LRHLS_residuals_data_second_data_z, [480 x i32]* %LRHLS_residuals_data_second_data_layerId, [480 x i32]* %LRHLS_residuals_data_second_data_stubId, [480 x i1]* %LRHLS_residuals_data_second_data_ps, i32 %resid_layerId)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="617" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
arrayctor.loop.i.i.i.0:1  store i32 %call_ret1, i32* %temp

]]></Node>
<StgValue><ssdm name="store_ln235"/></StgValue>
</operation>

<operation id="618" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop.i.i.i.0:2  br label %"operator[].exit"

]]></Node>
<StgValue><ssdm name="br_ln235"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="619" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
operator[].exit:0  %p_pn_in_i = phi i32 [ %temp_6, %arrayctor.loop.i.i.i.0 ], [ %i_19, %"operator[].exit.loopexit" ]

]]></Node>
<StgValue><ssdm name="p_pn_in_i"/></StgValue>
</operation>

<operation id="620" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="32">
<![CDATA[
operator[].exit:1  %zext_ln235 = zext i32 %p_pn_in_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln235"/></StgValue>
</operation>

<operation id="621" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="6" op_0_bw="32">
<![CDATA[
operator[].exit:2  %trunc_ln235 = trunc i32 %p_pn_in_i to i6

]]></Node>
<StgValue><ssdm name="trunc_ln235"/></StgValue>
</operation>

<operation id="622" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator[].exit:4  %LRHLS_residuals_dat_19 = getelementptr [30 x i32]* %LRHLS_residuals_data_second_size_s, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="LRHLS_residuals_dat_19"/></StgValue>
</operation>

<operation id="623" st_id="210" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="5" op_1_bw="32">
<![CDATA[
operator[].exit:5  %LRHLS_residuals_dat_20 = load i32* %LRHLS_residuals_dat_19, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_residuals_dat_20"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="624" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
operator[].exit:3  %zext_ln118_2_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %trunc_ln235, i4 0)

]]></Node>
<StgValue><ssdm name="zext_ln118_2_cast"/></StgValue>
</operation>

<operation id="625" st_id="211" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="5" op_1_bw="32">
<![CDATA[
operator[].exit:5  %LRHLS_residuals_dat_20 = load i32* %LRHLS_residuals_dat_19, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_residuals_dat_20"/></StgValue>
</operation>

<operation id="626" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="32">
<![CDATA[
operator[].exit:6  %trunc_ln118 = trunc i32 %LRHLS_residuals_dat_20 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln118"/></StgValue>
</operation>

<operation id="627" st_id="211" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
operator[].exit:7  %add_ln118 = add i10 %zext_ln118_2_cast, %trunc_ln118

]]></Node>
<StgValue><ssdm name="add_ln118"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="628" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="10">
<![CDATA[
operator[].exit:8  %zext_ln118 = zext i10 %add_ln118 to i64

]]></Node>
<StgValue><ssdm name="zext_ln118"/></StgValue>
</operation>

<operation id="629" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator[].exit:9  %LRHLS_residuals_dat_21 = getelementptr [480 x float]* %LRHLS_residuals_data_second_data_phi, i64 0, i64 %zext_ln118

]]></Node>
<StgValue><ssdm name="LRHLS_residuals_dat_21"/></StgValue>
</operation>

<operation id="630" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator[].exit:10  %LRHLS_residuals_dat_22 = getelementptr [480 x float]* %LRHLS_residuals_data_second_data_z, i64 0, i64 %zext_ln118

]]></Node>
<StgValue><ssdm name="LRHLS_residuals_dat_22"/></StgValue>
</operation>

<operation id="631" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator[].exit:11  %LRHLS_residuals_dat_23 = getelementptr [480 x i32]* %LRHLS_residuals_data_second_data_layerId, i64 0, i64 %zext_ln118

]]></Node>
<StgValue><ssdm name="LRHLS_residuals_dat_23"/></StgValue>
</operation>

<operation id="632" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator[].exit:12  %LRHLS_residuals_dat_24 = getelementptr [480 x i32]* %LRHLS_residuals_data_second_data_stubId, i64 0, i64 %zext_ln118

]]></Node>
<StgValue><ssdm name="LRHLS_residuals_dat_24"/></StgValue>
</operation>

<operation id="633" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator[].exit:13  %LRHLS_residuals_dat_25 = getelementptr [480 x i1]* %LRHLS_residuals_data_second_data_ps, i64 0, i64 %zext_ln118

]]></Node>
<StgValue><ssdm name="LRHLS_residuals_dat_25"/></StgValue>
</operation>

<operation id="634" st_id="212" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="32">
<![CDATA[
operator[].exit:14  store float %resid_phi, float* %LRHLS_residuals_dat_21, align 4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="635" st_id="212" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="32">
<![CDATA[
operator[].exit:15  store float %resid_z, float* %LRHLS_residuals_dat_22, align 4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="636" st_id="212" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="32">
<![CDATA[
operator[].exit:16  store i32 %resid_layerId, i32* %LRHLS_residuals_dat_23, align 4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="637" st_id="212" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="32">
<![CDATA[
operator[].exit:17  store i32 %resid_stubId, i32* %LRHLS_residuals_dat_24, align 4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="638" st_id="212" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
operator[].exit:18  store i1 %resid_ps, i1* %LRHLS_residuals_dat_25, align 1

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="639" st_id="212" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
operator[].exit:19  %add_ln119 = add i32 1, %LRHLS_residuals_dat_20

]]></Node>
<StgValue><ssdm name="add_ln119"/></StgValue>
</operation>

<operation id="640" st_id="212" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
operator[].exit:20  store i32 %add_ln119, i32* %LRHLS_residuals_dat_19, align 4

]]></Node>
<StgValue><ssdm name="store_ln155"/></StgValue>
</operation>

<operation id="641" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
operator[].exit:21  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
