#! /classes/ece2300/install/pkgs/iverilog-12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/system.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/va_math.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/v2009.vpi";
S_0x173f430 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1743750 .scope module, "Top" "Top" 3 8;
 .timescale 0 0;
v0x176e4f0_0 .net "clk", 0 0, v0x176d460_0;  1 drivers
v0x176e5b0_0 .var "cout", 0 0;
v0x176e650_0 .var "dut_cin", 0 0;
v0x176e740_0 .net "dut_cout", 0 0, L_0x1770cb0;  1 drivers
v0x176e830_0 .var "dut_in0", 3 0;
v0x176e920_0 .var "dut_in1", 3 0;
v0x176e9c0_0 .net "dut_sum", 3 0, L_0x1771190;  1 drivers
v0x176ea60_0 .var "random_cin", 0 0;
v0x176eb00_0 .var "random_in0", 3 0;
v0x176ec70_0 .var "random_in1", 3 0;
v0x176ed50_0 .net "reset", 0 0, v0x176d7a0_0;  1 drivers
v0x176ee20_0 .var "result", 4 0;
v0x176eee0_0 .var "sum", 3 0;
S_0x174b480 .scope task, "check" "check" 3 47, 3 47 0, S_0x1743750;
 .timescale 0 0;
v0x174b800_0 .var "cin", 0 0;
v0x1748fd0_0 .var "cout", 0 0;
v0x17467a0_0 .var "in0", 3 0;
v0x1743f40_0 .var "in1", 3 0;
v0x1768bc0_0 .var "sum", 3 0;
TD_Top.check ;
    %load/vec4 v0x176d620_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x17467a0_0;
    %store/vec4 v0x176e830_0, 0, 4;
    %load/vec4 v0x1743f40_0;
    %store/vec4 v0x176e920_0, 0, 4;
    %load/vec4 v0x174b800_0;
    %store/vec4 v0x176e650_0, 0, 1;
    %delay 8, 0;
    %load/vec4 v0x176d6c0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %vpi_call/w 3 64 "$display", "%3d: %b + %b + %b (%2d + %2d + %b) > %b %b (%2d)", v0x176d540_0, v0x176e830_0, v0x176e920_0, v0x176e650_0, v0x176e830_0, v0x176e920_0, v0x176e650_0, v0x176e740_0, v0x176e9c0_0, v0x176e9c0_0 {0 0 0};
T_0.2 ;
    %load/vec4 v0x1748fd0_0;
    %load/vec4 v0x1748fd0_0;
    %load/vec4 v0x176e740_0;
    %xor;
    %load/vec4 v0x1748fd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_0.4, 6;
    %load/vec4 v0x176d6c0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %vpi_call/w 3 73 "$display", "\012\033[31mERROR\033[0m (cycle=%0d): %s != %s (%b != %b)", v0x176d540_0, "dut_cout", "cout", v0x176e740_0, v0x1748fd0_0 {0 0 0};
    %jmp T_0.7;
T_0.6 ;
    %vpi_call/w 3 76 "$write", "\033[31mFAILED\033[0m" {0 0 0};
T_0.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x176d620_0, 0, 1;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x176d6c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %vpi_call/w 3 81 "$write", "\033[32m", ".", "\033[0m" {0 0 0};
T_0.8 ;
T_0.5 ;
    %load/vec4 v0x1768bc0_0;
    %load/vec4 v0x1768bc0_0;
    %load/vec4 v0x176e9c0_0;
    %xor;
    %load/vec4 v0x1768bc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_0.10, 6;
    %load/vec4 v0x176d6c0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.12, 4;
    %vpi_call/w 3 74 "$display", "\012\033[31mERROR\033[0m (cycle=%0d): %s != %s (%b != %b)", v0x176d540_0, "dut_sum", "sum", v0x176e9c0_0, v0x1768bc0_0 {0 0 0};
    %jmp T_0.13;
T_0.12 ;
    %vpi_call/w 3 77 "$write", "\033[31mFAILED\033[0m" {0 0 0};
T_0.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x176d620_0, 0, 1;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x176d6c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.14, 4;
    %vpi_call/w 3 82 "$write", "\033[32m", ".", "\033[0m" {0 0 0};
T_0.14 ;
T_0.11 ;
    %delay 2, 0;
T_0.0 ;
    %end;
S_0x1768cf0 .scope module, "dut" "AdderRippleCarry_4b_GL" 3 31, 4 10 0, S_0x1743750;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in0";
    .port_info 1 /INPUT 4 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 4 "sum";
v0x176bea0_0 .net "carry0", 0 0, L_0x176f410;  1 drivers
v0x176bf60_0 .net "carry1", 0 0, L_0x176fc10;  1 drivers
v0x176c070_0 .net "carry2", 0 0, L_0x17703f0;  1 drivers
v0x176c160_0 .net "cin", 0 0, v0x176e650_0;  1 drivers
v0x176c200_0 .net "cout", 0 0, L_0x1770cb0;  alias, 1 drivers
v0x176c2f0_0 .net "in0", 3 0, v0x176e830_0;  1 drivers
v0x176c390_0 .net "in1", 3 0, v0x176e920_0;  1 drivers
v0x176c450_0 .net "sum", 3 0, L_0x1771190;  alias, 1 drivers
L_0x176f640 .part v0x176e830_0, 0, 1;
L_0x176f770 .part v0x176e920_0, 0, 1;
L_0x176fe90 .part v0x176e830_0, 1, 1;
L_0x176ffc0 .part v0x176e920_0, 1, 1;
L_0x1770670 .part v0x176e830_0, 2, 1;
L_0x1770830 .part v0x176e920_0, 2, 1;
L_0x1770ee0 .part v0x176e830_0, 3, 1;
L_0x1771010 .part v0x176e920_0, 3, 1;
L_0x1771190 .concat8 [ 1 1 1 1], L_0x176f580, L_0x176fdd0, L_0x17705b0, L_0x1770e20;
S_0x1768f70 .scope module, "fa0" "FullAdder_GL" 4 24, 5 8 0, S_0x1768cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x176efc0 .functor AND 1, L_0x176f640, L_0x176f770, C4<1>, C4<1>;
L_0x176f0e0 .functor AND 1, L_0x176f770, v0x176e650_0, C4<1>, C4<1>;
L_0x176f180 .functor OR 1, L_0x176efc0, L_0x176f0e0, C4<0>, C4<0>;
L_0x176f290 .functor AND 1, L_0x176f640, v0x176e650_0, C4<1>, C4<1>;
L_0x176f410 .functor OR 1, L_0x176f180, L_0x176f290, C4<0>, C4<0>;
L_0x176f4d0 .functor XOR 1, L_0x176f640, L_0x176f770, C4<0>, C4<0>;
L_0x176f580 .functor XOR 1, L_0x176f4d0, v0x176e650_0, C4<0>, C4<0>;
v0x17691d0_0 .net *"_ivl_0", 0 0, L_0x176efc0;  1 drivers
v0x17692d0_0 .net *"_ivl_10", 0 0, L_0x176f4d0;  1 drivers
v0x17693b0_0 .net *"_ivl_2", 0 0, L_0x176f0e0;  1 drivers
v0x1769470_0 .net *"_ivl_4", 0 0, L_0x176f180;  1 drivers
v0x1769550_0 .net *"_ivl_6", 0 0, L_0x176f290;  1 drivers
v0x1769680_0 .net "cin", 0 0, v0x176e650_0;  alias, 1 drivers
v0x1769740_0 .net "cout", 0 0, L_0x176f410;  alias, 1 drivers
v0x1769820_0 .net "in0", 0 0, L_0x176f640;  1 drivers
v0x17698e0_0 .net "in1", 0 0, L_0x176f770;  1 drivers
v0x17699a0_0 .net "sum", 0 0, L_0x176f580;  1 drivers
S_0x1769b20 .scope module, "fa1" "FullAdder_GL" 4 32, 5 8 0, S_0x1768cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x176f8a0 .functor AND 1, L_0x176fe90, L_0x176ffc0, C4<1>, C4<1>;
L_0x176f910 .functor AND 1, L_0x176ffc0, L_0x176f410, C4<1>, C4<1>;
L_0x176fa60 .functor OR 1, L_0x176f8a0, L_0x176f910, C4<0>, C4<0>;
L_0x176fb20 .functor AND 1, L_0x176fe90, L_0x176f410, C4<1>, C4<1>;
L_0x176fc10 .functor OR 1, L_0x176fa60, L_0x176fb20, C4<0>, C4<0>;
L_0x176fd20 .functor XOR 1, L_0x176fe90, L_0x176ffc0, C4<0>, C4<0>;
L_0x176fdd0 .functor XOR 1, L_0x176fd20, L_0x176f410, C4<0>, C4<0>;
v0x1769d50_0 .net *"_ivl_0", 0 0, L_0x176f8a0;  1 drivers
v0x1769e30_0 .net *"_ivl_10", 0 0, L_0x176fd20;  1 drivers
v0x1769f10_0 .net *"_ivl_2", 0 0, L_0x176f910;  1 drivers
v0x1769fd0_0 .net *"_ivl_4", 0 0, L_0x176fa60;  1 drivers
v0x176a0b0_0 .net *"_ivl_6", 0 0, L_0x176fb20;  1 drivers
v0x176a1e0_0 .net "cin", 0 0, L_0x176f410;  alias, 1 drivers
v0x176a280_0 .net "cout", 0 0, L_0x176fc10;  alias, 1 drivers
v0x176a340_0 .net "in0", 0 0, L_0x176fe90;  1 drivers
v0x176a400_0 .net "in1", 0 0, L_0x176ffc0;  1 drivers
v0x176a4c0_0 .net "sum", 0 0, L_0x176fdd0;  1 drivers
S_0x176a6d0 .scope module, "fa2" "FullAdder_GL" 4 40, 5 8 0, S_0x1768cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x1770120 .functor AND 1, L_0x1770670, L_0x1770830, C4<1>, C4<1>;
L_0x1770190 .functor AND 1, L_0x1770830, L_0x176fc10, C4<1>, C4<1>;
L_0x1770290 .functor OR 1, L_0x1770120, L_0x1770190, C4<0>, C4<0>;
L_0x1770300 .functor AND 1, L_0x1770670, L_0x176fc10, C4<1>, C4<1>;
L_0x17703f0 .functor OR 1, L_0x1770290, L_0x1770300, C4<0>, C4<0>;
L_0x1770500 .functor XOR 1, L_0x1770670, L_0x1770830, C4<0>, C4<0>;
L_0x17705b0 .functor XOR 1, L_0x1770500, L_0x176fc10, C4<0>, C4<0>;
v0x176a8e0_0 .net *"_ivl_0", 0 0, L_0x1770120;  1 drivers
v0x176a9c0_0 .net *"_ivl_10", 0 0, L_0x1770500;  1 drivers
v0x176aaa0_0 .net *"_ivl_2", 0 0, L_0x1770190;  1 drivers
v0x176ab60_0 .net *"_ivl_4", 0 0, L_0x1770290;  1 drivers
v0x176ac40_0 .net *"_ivl_6", 0 0, L_0x1770300;  1 drivers
v0x176ad70_0 .net "cin", 0 0, L_0x176fc10;  alias, 1 drivers
v0x176ae10_0 .net "cout", 0 0, L_0x17703f0;  alias, 1 drivers
v0x176aed0_0 .net "in0", 0 0, L_0x1770670;  1 drivers
v0x176af90_0 .net "in1", 0 0, L_0x1770830;  1 drivers
v0x176b050_0 .net "sum", 0 0, L_0x17705b0;  1 drivers
S_0x176b290 .scope module, "fa3" "FullAdder_GL" 4 48, 5 8 0, S_0x1768cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x1770a30 .functor AND 1, L_0x1770ee0, L_0x1771010, C4<1>, C4<1>;
L_0x1770aa0 .functor AND 1, L_0x1771010, L_0x17703f0, C4<1>, C4<1>;
L_0x1770ba0 .functor OR 1, L_0x1770a30, L_0x1770aa0, C4<0>, C4<0>;
L_0x1770c10 .functor AND 1, L_0x1770ee0, L_0x17703f0, C4<1>, C4<1>;
L_0x1770cb0 .functor OR 1, L_0x1770ba0, L_0x1770c10, C4<0>, C4<0>;
L_0x1770d70 .functor XOR 1, L_0x1770ee0, L_0x1771010, C4<0>, C4<0>;
L_0x1770e20 .functor XOR 1, L_0x1770d70, L_0x17703f0, C4<0>, C4<0>;
v0x176b4a0_0 .net *"_ivl_0", 0 0, L_0x1770a30;  1 drivers
v0x176b5a0_0 .net *"_ivl_10", 0 0, L_0x1770d70;  1 drivers
v0x176b680_0 .net *"_ivl_2", 0 0, L_0x1770aa0;  1 drivers
v0x176b770_0 .net *"_ivl_4", 0 0, L_0x1770ba0;  1 drivers
v0x176b850_0 .net *"_ivl_6", 0 0, L_0x1770c10;  1 drivers
v0x176b980_0 .net "cin", 0 0, L_0x17703f0;  alias, 1 drivers
v0x176ba20_0 .net "cout", 0 0, L_0x1770cb0;  alias, 1 drivers
v0x176bae0_0 .net "in0", 0 0, L_0x1770ee0;  1 drivers
v0x176bba0_0 .net "in1", 0 0, L_0x1771010;  1 drivers
v0x176bc60_0 .net "sum", 0 0, L_0x1770e20;  1 drivers
S_0x176c5f0 .scope module, "t" "ece2300_TestUtils" 3 19, 6 26 0, S_0x1743750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
v0x176d460_0 .var "clk", 0 0;
v0x176d540_0 .var/2s "cycles", 31 0;
v0x176d620_0 .var "failed", 0 0;
v0x176d6c0_0 .var/2s "n", 31 0;
v0x176d7a0_0 .var "reset", 0 0;
v0x176d8b0_0 .var/2s "seed", 31 0;
v0x176d990_0 .var/2s "test_case", 31 0;
v0x176da70_0 .var/2s "test_suite", 31 0;
v0x176db50_0 .var/str "vcd_filename";
E_0x1728490 .event posedge, v0x176d460_0;
S_0x176c810 .scope task, "test_bench_begin" "test_bench_begin" 6 100, 6 100 0, S_0x176c5f0;
 .timescale 0 0;
v0x176ca10_0 .var/str "filename";
TD_Top.t.test_bench_begin ;
    %pushi/str "\012";
    %load/str v0x176ca10_0;
    %concat/str;
    %vpi_call/w 6 101 "$write", S<0,str> {0 0 1};
    %delay 1, 0;
    %end;
S_0x176caf0 .scope task, "test_bench_end" "test_bench_end" 6 109, 6 109 0, S_0x176c5f0;
 .timescale 0 0;
TD_Top.t.test_bench_end ;
    %vpi_call/w 6 110 "$write", "\012" {0 0 0};
    %load/vec4 v0x176d6c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.16, 4;
    %vpi_call/w 6 112 "$write", "\012" {0 0 0};
T_2.16 ;
    %vpi_call/w 6 113 "$finish" {0 0 0};
    %end;
S_0x176ccf0 .scope task, "test_case_begin" "test_case_begin" 6 135, 6 135 0, S_0x176c5f0;
 .timescale 0 0;
v0x176ced0_0 .var/str "taskname";
TD_Top.t.test_case_begin ;
    %pushi/str "\012  ";
    %load/str v0x176ced0_0;
    %concat/str;
    %concati/str " ";
    %vpi_call/w 6 136 "$write", S<0,str> {0 0 1};
    %load/vec4 v0x176d6c0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.18, 4;
    %vpi_call/w 6 138 "$write", "\012" {0 0 0};
T_3.18 ;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x176d8b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x176d620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x176d7a0_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x176d7a0_0, 0, 1;
    %end;
S_0x176cf70 .scope task, "test_suite_begin" "test_suite_begin" 6 120, 6 120 0, S_0x176c5f0;
 .timescale 0 0;
v0x176d150_0 .var/str "suite_name";
TD_Top.t.test_suite_begin ;
    %pushi/str "\012\012";
    %load/str v0x176d150_0;
    %concat/str;
    %vpi_call/w 6 121 "$write", S<0,str> {0 0 1};
    %end;
S_0x176d230 .scope task, "test_suite_end" "test_suite_end" 6 128, 6 128 0, S_0x176c5f0;
 .timescale 0 0;
TD_Top.t.test_suite_end ;
    %end;
S_0x176dc70 .scope task, "test_case_1_basic" "test_case_1_basic" 3 82, 3 82 0, S_0x1743750;
 .timescale 0 0;
TD_Top.test_case_1_basic ;
    %pushi/str "test_case_1_basic";
    %store/str v0x176ced0_0;
    %fork TD_Top.t.test_case_begin, S_0x176ccf0;
    %join;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x17467a0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1743f40_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x174b800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1748fd0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1768bc0_0, 0, 4;
    %fork TD_Top.check, S_0x174b480;
    %join;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x17467a0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1743f40_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x174b800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1748fd0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1768bc0_0, 0, 4;
    %fork TD_Top.check, S_0x174b480;
    %join;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x17467a0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1743f40_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x174b800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1748fd0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1768bc0_0, 0, 4;
    %fork TD_Top.check, S_0x174b480;
    %join;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x17467a0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1743f40_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x174b800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1748fd0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1768bc0_0, 0, 4;
    %fork TD_Top.check, S_0x174b480;
    %join;
    %end;
S_0x176de00 .scope task, "test_case_2_directed" "test_case_2_directed" 3 93, 3 93 0, S_0x1743750;
 .timescale 0 0;
TD_Top.test_case_2_directed ;
    %pushi/str "test_case_2_directed";
    %store/str v0x176ced0_0;
    %fork TD_Top.t.test_case_begin, S_0x176ccf0;
    %join;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x17467a0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1743f40_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x174b800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1748fd0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1768bc0_0, 0, 4;
    %fork TD_Top.check, S_0x174b480;
    %join;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x17467a0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1743f40_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x174b800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1748fd0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1768bc0_0, 0, 4;
    %fork TD_Top.check, S_0x174b480;
    %join;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x17467a0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1743f40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x174b800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1748fd0_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x1768bc0_0, 0, 4;
    %fork TD_Top.check, S_0x174b480;
    %join;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x17467a0_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x1743f40_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x174b800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1748fd0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x1768bc0_0, 0, 4;
    %fork TD_Top.check, S_0x174b480;
    %join;
    %end;
S_0x176e030 .scope task, "test_case_3_random" "test_case_3_random" 3 110, 3 110 0, S_0x1743750;
 .timescale 0 0;
TD_Top.test_case_3_random ;
    %pushi/str "test_case_3_random";
    %store/str v0x176ced0_0;
    %fork TD_Top.t.test_case_begin, S_0x176ccf0;
    %join;
    %fork t_1, S_0x176e210;
    %jmp t_0;
    .scope S_0x176e210;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x176e3f0_0, 0, 32;
T_8.20 ;
    %load/vec4 v0x176e3f0_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_8.21, 5;
    %vpi_func 3 119 "$urandom" 32, v0x176d8b0_0 {0 0 0};
    %pad/u 4;
    %store/vec4 v0x176eb00_0, 0, 4;
    %vpi_func 3 120 "$urandom" 32, v0x176d8b0_0 {0 0 0};
    %pad/u 4;
    %store/vec4 v0x176ec70_0, 0, 4;
    %vpi_func 3 121 "$urandom" 32, v0x176d8b0_0 {0 0 0};
    %pad/u 1;
    %store/vec4 v0x176ea60_0, 0, 1;
    %load/vec4 v0x176eb00_0;
    %pad/u 5;
    %load/vec4 v0x176ec70_0;
    %pad/u 5;
    %add;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x176ea60_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 5;
    %add;
    %store/vec4 v0x176ee20_0, 0, 5;
    %load/vec4 v0x176ee20_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0x176e5b0_0, 0, 1;
    %load/vec4 v0x176ee20_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x176eee0_0, 0, 4;
    %load/vec4 v0x176eb00_0;
    %store/vec4 v0x17467a0_0, 0, 4;
    %load/vec4 v0x176ec70_0;
    %store/vec4 v0x1743f40_0, 0, 4;
    %load/vec4 v0x176ea60_0;
    %store/vec4 v0x174b800_0, 0, 1;
    %load/vec4 v0x176e5b0_0;
    %store/vec4 v0x1748fd0_0, 0, 1;
    %load/vec4 v0x176eee0_0;
    %store/vec4 v0x1768bc0_0, 0, 4;
    %fork TD_Top.check, S_0x174b480;
    %join;
    %load/vec4 v0x176e3f0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x176e3f0_0, 0, 32;
    %jmp T_8.20;
T_8.21 ;
    %end;
    .scope S_0x176e030;
t_0 %join;
    %end;
S_0x176e210 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 115, 3 115 0, S_0x176e030;
 .timescale 0 0;
v0x176e3f0_0 .var/2s "i", 31 0;
    .scope S_0x176c5f0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x176d620_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x176d6c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x176d990_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x176da70_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x176d8b0_0, 0, 32;
    %end;
    .thread T_9, $init;
    .scope S_0x176c5f0;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x176d460_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x176c5f0;
T_11 ;
    %delay 5, 0;
    %load/vec4 v0x176d460_0;
    %inv;
    %store/vec4 v0x176d460_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x176c5f0;
T_12 ;
    %vpi_func 6 53 "$value$plusargs" 32, "test-suite=%d", v0x176da70_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x176da70_0, 0, 32;
T_12.0 ;
    %vpi_func 6 56 "$value$plusargs" 32, "test-case=%d", v0x176d990_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x176d990_0, 0, 32;
T_12.2 ;
    %load/vec4 v0x176d990_0;
    %store/vec4 v0x176d6c0_0, 0, 32;
    %vpi_func 6 61 "$value$plusargs" 32, "dump-vcd=%s", v0x176db50_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.4, 4;
    %vpi_call/w 6 62 "$dumpfile", v0x176db50_0 {0 0 0};
    %vpi_call/w 6 63 "$dumpvars" {0 0 0};
T_12.4 ;
    %end;
    .thread T_12;
    .scope S_0x176c5f0;
T_13 ;
    %wait E_0x1728490;
    %load/vec4 v0x176d7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x176d540_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x176d540_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0x176d540_0, 0;
T_13.1 ;
    %load/vec4 v0x176d540_0;
    %cmpi/s 10000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_13.2, 5;
    %vpi_call/w 6 87 "$display", "\012ERROR (cycles=%0d): timeout!", v0x176d540_0 {0 0 0};
    %vpi_call/w 6 88 "$finish" {0 0 0};
T_13.2 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1743750;
T_14 ;
    %pushi/str "../test/AdderRippleCarry_4b_GL-test.v";
    %store/str v0x176ca10_0;
    %fork TD_Top.t.test_bench_begin, S_0x176c810;
    %join;
    %load/vec4 v0x176d6c0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_14.2, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x176d6c0_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_14.2;
    %jmp/0xz  T_14.0, 5;
    %fork TD_Top.test_case_1_basic, S_0x176dc70;
    %join;
T_14.0 ;
    %fork TD_Top.t.test_bench_end, S_0x176caf0;
    %join;
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "../test/AdderRippleCarry_4b_GL-test.v";
    "../hw/AdderRippleCarry_4b_GL.v";
    "../hw/FullAdder_GL.v";
    "../test/ece2300-test.v";
