{:input (genetic.crossover/dumb-crossover 1065284955 (genetic.mutation/change-constant-value 1098702966 (genetic.mutation/change-names-remove-clause 511105998 (genetic.mutation/change-constant-value 993910413 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))))) (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing_9_10 , \\wire1_8_10_:missing , wire2_17, \\wire:missing_edge , wire4_20, wire26_38_40_41, \\wire27_38_40_:missing , \\wire28_:missing , wire29_50);\n  wire \\:missing_edge ;\n  input \\wire0_:missing_9_10 ;\n  wire \\wire0_:missing_9_10 ;\n  wire wire13_15_19;\n  wire wire14_15;\n  input \\wire1_8_10_:missing ;\n  wire \\wire1_8_10_:missing ;\n  wire wire23;\n  input wire26_38_40_41;\n  wire wire26_38_40_41;\n  input \\wire27_38_40_:missing ;\n  wire \\wire27_38_40_:missing ;\n  input \\wire28_:missing ;\n  wire \\wire28_:missing ;\n  output wire29_50;\n  wire wire29_50;\n  input wire2_17;\n  wire wire2_17;\n  wire \\wire30_48_:missing ;\n  wire wire32_40;\n  wire wire32_42;\n  wire wire33_44;\n  wire \\wire33_:missing ;\n  wire wire34_44_53;\n  wire wire34_47;\n  wire wire35_44;\n  wire \\wire35_:missing ;\n  wire wire36_44;\n  wire \\wire37_45_:missing ;\n  wire wire38_39;\n  wire wire39_46;\n  wire \\wire42_:missing ;\n  wire \\wire43_:missing ;\n  wire \\wire43_:missing_1 ;\n  wire \\wire43_:missing_46 ;\n  wire wire44_45_28;\n  wire wire47_11;\n  wire wire47_20;\n  wire \\wire47_39_41_:missing ;\n  wire wire47_42;\n  wire wire47_45;\n  wire \\wire47_49_:missing_52 ;\n  wire wire47_50;\n  wire wire47_8;\n  wire \\wire47_:missing_22_23 ;\n  wire \\wire47_:missing_9 ;\n  wire wire49;\n  output wire4_20;\n  wire wire4_20;\n  wire wire51_44;\n  wire wire52;\n  wire \\wire5_:missing_21 ;\n  wire wire6_11_25;\n  wire wire6_18;\n  wire wire7_12;\n  wire wire7_13;\n  wire wire8_16;\n  wire \\wire:missing_10 ;\n  wire \\wire:missing_12_14_16 ;\n  wire \\wire:missing_12_14_17 ;\n  wire \\wire:missing_15_24 ;\n  wire \\wire:missing_24 ;\n  wire \\wire:missing_25 ;\n  wire \\wire:missing_41 ;\n  wire \\wire:missing_44 ;\n  wire \\wire:missing_51 ;\n  wire \\wire:missing_53 ;\n  wire \\wire:missing_9 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire6_18 = 2'h1 >> wire6_11_25;\n  assign \\wire:missing_15_24  = 4'h8 >> { wire13_15_19, wire14_15 };\n  assign wire23 = 2'hx >> \\wire47_:missing_22_23 ;\n  assign wire7_13 = 2'h1 >> wire7_12;\n  assign wire32_42 = 2'h1 >> wire32_40;\n  assign \\wire33_:missing  = 2'h1 >> wire33_44;\n  assign wire34_47 = 2'h1 >> wire34_44_53;\n  assign \\wire35_:missing  = 2'h1 >> wire35_44;\n  assign \\wire:missing_edge  = 2'h1 >> wire36_44;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire37_45_:missing ;\n  assign wire38_39 = 4'h6 >> { \\wire27_38_40_:missing , wire26_38_40_41 };\n  assign wire39_46 = 4'h6 >> { \\wire47_39_41_:missing , wire38_39 };\n  assign wire32_40 = 4'h8 >> { \\wire27_38_40_:missing , wire26_38_40_41 };\n  assign wire8_16 = 4'h6 >> { \\wire1_8_10_:missing , wire47_8 };\n  assign \\wire:missing_41  = 4'h8 >> { \\wire47_39_41_:missing , wire26_38_40_41 };\n  assign \\wire42_:missing  = 4'h8 >> { wire47_42, wire32_42 };\n  assign \\wire43_:missing  = 4'h2 >> { \\wire43_:missing_1 , \\wire43_:missing_46  };\n  assign \\wire:missing_44  = 4'h6 >> { \\wire:missing_edge , wire44_45_28 };\n  assign \\wire37_45_:missing  = 4'h8 >> { wire44_45_28, wire47_45 };\n  assign \\wire:missing_9  = 4'h8 >> { \\wire47_:missing_9 , \\wire0_:missing_9_10  };\n  assign wire52 = 2'hx >> \\wire47_49_:missing_52 ;\n  assign \\wire:missing_10  = 4'h8 >> { \\wire1_8_10_:missing , \\wire0_:missing_9_10  };\n  assign wire6_11_25 = 4'h8 >> { wire47_11, wire47_11 };\n  assign wire7_12 = 4'h8 >> { \\wire:missing_12_14_17 , \\wire:missing_12_14_16  };\n  assign \\wire:missing_edge  = 4'h6 >> { wire7_13, wire13_15_19 };\n  assign wire14_15 = 4'h8 >> { \\wire:missing_12_14_17 , \\wire:missing_12_14_16  };\n  assign \\wire5_:missing_21  = 1'h0;\n  assign \\wire30_48_:missing  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_53  = wire34_44_53;\n  assign \\wire:missing_51  = wire51_44;\n  assign wire29_50 = wire47_50;\n  assign wire49 = \\wire47_49_:missing_52 ;\n  assign \\wire:missing_edge  = \\wire30_48_:missing ;\n  assign \\wire47_:missing_9  = wire34_47;\n  assign \\wire43_:missing_46  = wire39_46;\n  assign \\wire:missing_25  = wire6_11_25;\n  assign \\wire:missing_24  = \\wire:missing_15_24 ;\n  assign \\wire:missing_edge  = \\wire47_:missing_22_23 ;\n  assign \\wire:missing_edge  = \\wire5_:missing_21 ;\n  assign wire4_20 = wire47_20;\n  assign wire13_15_19 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire6_18;\n  assign \\wire:missing_12_14_17  = wire2_17;\n  assign \\wire:missing_12_14_16  = wire8_16;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/A51792B3.v:3.1-120.10\" *)\nmodule postsynth(\\wire0_:missing_9_10 , \\wire1_8_10_:missing , wire2_17, \\wire:missing_edge , wire4_20, wire26_38_40_41, \\wire27_38_40_:missing , \\wire28_:missing , wire29_50);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A51792B3.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A51792B3.v:5.9-5.29\" *)\n  input \\wire0_:missing_9_10 ;\n  wire \\wire0_:missing_9_10 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A51792B3.v:7.8-7.20\" *)\n  wire wire13_15_19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A51792B3.v:9.9-9.29\" *)\n  input \\wire1_8_10_:missing ;\n  wire \\wire1_8_10_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A51792B3.v:11.8-11.14\" *)\n  wire wire23;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A51792B3.v:12.9-12.24\" *)\n  input wire26_38_40_41;\n  wire wire26_38_40_41;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A51792B3.v:14.9-14.31\" *)\n  input \\wire27_38_40_:missing ;\n  wire \\wire27_38_40_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A51792B3.v:16.9-16.25\" *)\n  input \\wire28_:missing ;\n  wire \\wire28_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A51792B3.v:18.10-18.19\" *)\n  output wire29_50;\n  wire wire29_50;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A51792B3.v:20.9-20.17\" *)\n  input wire2_17;\n  wire wire2_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A51792B3.v:22.8-22.27\" *)\n  wire \\wire30_48_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A51792B3.v:41.8-41.17\" *)\n  wire wire47_20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A51792B3.v:46.8-46.17\" *)\n  wire wire47_50;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A51792B3.v:48.8-48.30\" *)\n  wire \\wire47_:missing_22_23 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A51792B3.v:51.10-51.18\" *)\n  output wire4_20;\n  wire wire4_20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A51792B3.v:55.8-55.26\" *)\n  wire \\wire5_:missing_21 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A51792B3.v:57.8-57.16\" *)\n  wire wire6_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A51792B3.v:63.8-63.30\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_12_14_17 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A51792B3.v:72.10-72.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire13_15_19 = 1'h0;\n  assign wire23 = 1'hx;\n  assign wire29_50 = 1'hx;\n  assign \\wire30_48_:missing  = 1'h0;\n  assign wire47_20 = 1'hx;\n  assign wire47_50 = 1'hx;\n  assign \\wire47_:missing_22_23  = 1'h0;\n  assign wire4_20 = 1'hx;\n  assign \\wire5_:missing_21  = 1'h0;\n  assign wire6_18 = 1'h0;\n  assign \\wire:missing_12_14_17  = wire2_17;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  3:32:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgcakodsj] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgcakodsj/src/top.v'.\nSBY  3:32:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgcakodsj] Copy '/tmp/fuzzmount2DDF5D8C/A51792B3.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgcakodsj/src/A51792B3.v'.\nSBY  3:32:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgcakodsj] Copy '/tmp/fuzzmount2DDF5D8C/A51792B3.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgcakodsj/src/A51792B3.post.v'.\nSBY  3:32:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgcakodsj] engine_0: abc pdr\nSBY  3:32:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgcakodsj] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgcakodsj/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  3:32:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgcakodsj] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/A51792B3.v:98$47_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/A51792B3.v:98$47.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:32:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgcakodsj] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/A51792B3.v:83$32_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/A51792B3.v:83$32.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:32:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgcakodsj] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/A51792B3.v:82$31_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/A51792B3.v:82$31.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:32:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgcakodsj] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/A51792B3.v:74$23_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/A51792B3.v:74$23.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:32:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgcakodsj] base: Warning: Wire presynth.\\wire4_20 is used but has no driver.\nSBY  3:32:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgcakodsj] base: Warning: Wire presynth.\\wire29_50 is used but has no driver.\nSBY  3:32:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgcakodsj] base: finished (returncode=0)\nSBY  3:32:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgcakodsj] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgcakodsj/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  3:32:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgcakodsj] aig: Warning: Wire presynth.\\wire4_20 is used but has no driver.\nSBY  3:32:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgcakodsj] aig: Warning: Wire presynth.\\wire29_50 is used but has no driver.\nSBY  3:32:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgcakodsj] aig: finished (returncode=0)\nSBY  3:32:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgcakodsj] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgcakodsj; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  3:32:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgcakodsj] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  3:32:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgcakodsj] engine_0: Warning: The network has no constraints.\nSBY  3:32:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgcakodsj] engine_0: Output 1 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  3:32:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgcakodsj] engine_0: finished (returncode=0)\nSBY  3:32:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgcakodsj] engine_0: Status returned by engine: FAIL\nSBY  3:32:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgcakodsj] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY  3:32:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgcakodsj] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  3:32:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgcakodsj] summary: engine_0 (abc pdr) returned FAIL\nSBY  3:32:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgcakodsj] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgcakodsj'.\nSBY  3:32:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgcakodsj] DONE (FAIL, rc=2)\n", :err ""}}}