library ieee;
use ieee.std_logic_1164.all;

entity mux8_1 is 
	port(
		A: in std_logic_vector (7 downto 0);
		sel: in std_logic_vector (2 downto 0);
		B: out std_logic;
	);
end mux8_1;

architecture struct of mux8_1 is
begin
	B(0) <= A(0) and (not sel(0)) and (not sel(1)) and (not sel(2));
	B(1) <= A(1) and (sel(0)) and (not sel(1)) and (not sel(2));
	B(2) <= A(2) and (not sel(0)) and (sel(1)) and (not sel(2));
	B(3) <= A(3) and (sel(0)) and (sel(1)) and (not sel(2));
	B(4) <= A(4) and (not sel(0)) and (not sel(1)) and (sel(2));
	B(5) <= A(5) and (sel(0)) and (not sel(1)) and (sel(2));
	B(6) <= A(6) and (not sel(0)) and (sel(1)) and (sel(2));
	B(7) <= A(7) and (sel(0)) and (sel(1)) and (sel(2));
end struct;
