

================================================================
== Vivado HLS Report for 'matrix_vector'
================================================================
* Date:           Mon Dec 21 21:40:25 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hls_spare_matrix_vector_opt_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.371 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      138|      138| 0.690 us | 0.690 us |  138|  138|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- data_loop  |      136|      136|        25|         16|          1|     8|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    320|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     15|    1075|      5|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    205|    -|
|Register         |        -|      -|     678|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     15|    1753|    530|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      6|       1|   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |matrix_vector_mulbkb_U1  |matrix_vector_mulbkb  |        0|      3|  215|   1|    0|
    |matrix_vector_mulbkb_U2  |matrix_vector_mulbkb  |        0|      3|  215|   1|    0|
    |matrix_vector_mulbkb_U3  |matrix_vector_mulbkb  |        0|      3|  215|   1|    0|
    |matrix_vector_mulbkb_U4  |matrix_vector_mulbkb  |        0|      3|  215|   1|    0|
    |matrix_vector_mulbkb_U5  |matrix_vector_mulbkb  |        0|      3|  215|   1|    0|
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |Total                    |                      |        0|     15| 1075|   5|    0|
    +-------------------------+----------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln18_1_fu_409_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln18_2_fu_415_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln18_3_fu_442_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln18_4_fu_448_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln18_5_fu_452_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln18_6_fu_456_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln18_fu_375_p2    |     +    |      0|  0|  39|          32|          32|
    |i_fu_300_p2           |     +    |      0|  0|  13|           4|           1|
    |icmp_ln13_fu_294_p2   |   icmp   |      0|  0|  11|           4|           5|
    |or_ln18_1_fu_333_p2   |    or    |      0|  0|   7|           7|           2|
    |or_ln18_2_fu_347_p2   |    or    |      0|  0|   7|           7|           2|
    |or_ln18_3_fu_361_p2   |    or    |      0|  0|   7|           7|           3|
    |or_ln18_4_fu_381_p2   |    or    |      0|  0|   7|           7|           3|
    |or_ln18_5_fu_395_p2   |    or    |      0|  0|   7|           7|           3|
    |or_ln18_6_fu_420_p2   |    or    |      0|  0|   7|           7|           3|
    |or_ln18_fu_319_p2     |    or    |      0|  0|   7|           7|           1|
    |ap_enable_pp0         |    xor   |      0|  0|   2|           1|           2|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 320|         282|         249|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  93|         19|    1|         19|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_232_p4  |   9|          2|    4|          8|
    |combine_address0              |  85|         17|    7|        119|
    |i_0_reg_228                   |   9|          2|    4|          8|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 205|         42|   17|        156|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln18_2_reg_576               |  32|   0|   32|          0|
    |add_ln18_3_reg_596               |  32|   0|   32|          0|
    |add_ln18_4_reg_611               |  32|   0|   32|          0|
    |add_ln18_6_reg_616               |  32|   0|   32|          0|
    |add_ln18_reg_551                 |  32|   0|   32|          0|
    |ap_CS_fsm                        |  18|   0|   18|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |combine_load_12_reg_566          |  32|   0|   32|          0|
    |combine_load_13_reg_571          |  32|   0|   32|          0|
    |combine_load_14_reg_586          |  32|   0|   32|          0|
    |combine_load_15_reg_591          |  32|   0|   32|          0|
    |i_0_reg_228                      |   4|   0|    4|          0|
    |i_0_reg_228_pp0_iter1_reg        |   4|   0|    4|          0|
    |i_reg_510                        |   4|   0|    4|          0|
    |icmp_ln13_reg_506                |   1|   0|    1|          0|
    |icmp_ln13_reg_506_pp0_iter1_reg  |   1|   0|    1|          0|
    |mul_ln18_6_reg_601               |  32|   0|   32|          0|
    |mul_ln18_7_reg_606               |  32|   0|   32|          0|
    |reg_240                          |  32|   0|   32|          0|
    |reg_244                          |  32|   0|   32|          0|
    |reg_248                          |  32|   0|   32|          0|
    |reg_252                          |  32|   0|   32|          0|
    |reg_256                          |  32|   0|   32|          0|
    |reg_260                          |  32|   0|   32|          0|
    |reg_282                          |  32|   0|   32|          0|
    |reg_286                          |  32|   0|   32|          0|
    |reg_290                          |  32|   0|   32|          0|
    |tmp_1_reg_515                    |   4|   0|    7|          3|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 678|   0|  681|          3|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------+-----+-----+------------+---------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | matrix_vector | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | matrix_vector | return value |
|ap_start          |  in |    1| ap_ctrl_hs | matrix_vector | return value |
|ap_done           | out |    1| ap_ctrl_hs | matrix_vector | return value |
|ap_idle           | out |    1| ap_ctrl_hs | matrix_vector | return value |
|ap_ready          | out |    1| ap_ctrl_hs | matrix_vector | return value |
|combine_address0  | out |    7|  ap_memory |    combine    |     array    |
|combine_ce0       | out |    1|  ap_memory |    combine    |     array    |
|combine_q0        |  in |   32|  ap_memory |    combine    |     array    |
|V_Out_address0    | out |    3|  ap_memory |     V_Out     |     array    |
|V_Out_ce0         | out |    1|  ap_memory |     V_Out     |     array    |
|V_Out_we0         | out |    1|  ap_memory |     V_Out     |     array    |
|V_Out_d0          | out |   32|  ap_memory |     V_Out     |     array    |
+------------------+-----+-----+------------+---------------+--------------+

