# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../nanoprocessor_1.srcs/sources_1/imports/sources_1/new/tri_state_buffer_4bit.vhd" \
"../../../../nanoprocessor_1.srcs/sim_1/imports/Downloads/new/tri_state_buffer_4bit_sim.vhd" \

# Do not sort compile order
nosort
