<dec f='linux/include/sound/hda_i915.h' l='13' type='void snd_hdac_i915_set_bclk(struct hdac_bus * bus)'/>
<def f='linux/sound/hda/hdac_i915.c' l='120' ll='158' type='void snd_hdac_i915_set_bclk(struct hdac_bus * bus)'/>
<dec f='linux/sound/hda/hdac_i915.c' l='159' type='void snd_hdac_i915_set_bclk(struct hdac_bus * )'/>
<use f='linux/sound/hda/hdac_i915.c' l='159' c='snd_hdac_i915_set_bclk'/>
<use f='linux/sound/hda/hdac_i915.c' l='159' u='a'/>
<use f='linux/sound/hda/hdac_i915.c' l='159' u='a'/>
<doc f='linux/sound/hda/hdac_i915.c' l='106'>/**
 * snd_hdac_i915_set_bclk - Reprogram BCLK for HSW/BDW
 * @bus: HDA core bus
 *
 * Intel HSW/BDW display HDA controller is in GPU. Both its power and link BCLK
 * depends on GPU. Two Extended Mode registers EM4 (M value) and EM5 (N Value)
 * are used to convert CDClk (Core Display Clock) to 24MHz BCLK:
 * BCLK = CDCLK * M / N
 * The values will be lost when the display power well is disabled and need to
 * be restored to avoid abnormal playback speed.
 *
 * Call this function at initializing and changing power well, as well as
 * at ELD notifier for the hotplug.
 */</doc>
<use f='linux/sound/pci/hda/hda_intel.c' l='1044' u='c' c='azx_resume'/>
<use f='linux/sound/pci/hda/hda_intel.c' l='1154' u='c' c='azx_runtime_resume'/>
<use f='linux/sound/pci/hda/hda_intel.c' l='1934' u='c' c='azx_first_init'/>
