{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1616765999758 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1616765999758 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 26 08:39:59 2021 " "Processing started: Fri Mar 26 08:39:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1616765999758 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1616765999758 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off memory -c memory " "Command: quartus_map --read_settings_files=on --write_settings_files=off memory -c memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1616765999758 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1616766000308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/digitales2/proyecto1/output_ports/output_ports.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/digitales2/proyecto1/output_ports/output_ports.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 output_ports-OUTPorts " "Found design unit 1: output_ports-OUTPorts" {  } { { "../Output_Ports/output_ports.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Output_Ports/output_ports.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616766001404 ""} { "Info" "ISGN_ENTITY_NAME" "1 output_ports " "Found entity 1: output_ports" {  } { { "../Output_Ports/output_ports.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/Output_Ports/output_ports.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616766001404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616766001404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/digitales2/proyecto1/rom_128x8_sync/rom_128x8_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/digitales2/proyecto1/rom_128x8_sync/rom_128x8_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_128x8_sync-rom_arch " "Found design unit 1: rom_128x8_sync-rom_arch" {  } { { "../rom_128x8_sync/rom_128x8_sync.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/rom_128x8_sync/rom_128x8_sync.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616766001412 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_128x8_sync " "Found entity 1: rom_128x8_sync" {  } { { "../rom_128x8_sync/rom_128x8_sync.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/rom_128x8_sync/rom_128x8_sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616766001412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616766001412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/digitales2/proyecto1/rw_96x8_sync/rw_96x8_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/digitales2/proyecto1/rw_96x8_sync/rw_96x8_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rw_96x8_sync-rw_arch " "Found design unit 1: rw_96x8_sync-rw_arch" {  } { { "../rw_96x8_sync/rw_96x8_sync.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/rw_96x8_sync/rw_96x8_sync.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616766001421 ""} { "Info" "ISGN_ENTITY_NAME" "1 rw_96x8_sync " "Found entity 1: rw_96x8_sync" {  } { { "../rw_96x8_sync/rw_96x8_sync.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/rw_96x8_sync/rw_96x8_sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616766001421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616766001421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-memo " "Found design unit 1: memory-memo" {  } { { "memory.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/memory/memory.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616766001425 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/altera/13.1/Digitales2/Proyecto1/memory/memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616766001425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616766001425 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "memory " "Elaborating entity \"memory\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1616766001509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_128x8_sync rom_128x8_sync:U1 " "Elaborating entity \"rom_128x8_sync\" for hierarchy \"rom_128x8_sync:U1\"" {  } { { "memory.vhd" "U1" { Text "C:/altera/13.1/Digitales2/Proyecto1/memory/memory.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616766001533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_96x8_sync rw_96x8_sync:U2 " "Elaborating entity \"rw_96x8_sync\" for hierarchy \"rw_96x8_sync:U2\"" {  } { { "memory.vhd" "U2" { Text "C:/altera/13.1/Digitales2/Proyecto1/memory/memory.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616766001600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_ports output_ports:U3 " "Elaborating entity \"output_ports\" for hierarchy \"output_ports:U3\"" {  } { { "memory.vhd" "U3" { Text "C:/altera/13.1/Digitales2/Proyecto1/memory/memory.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616766001629 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "rw_96x8_sync:U2\|RW " "RAM logic \"rw_96x8_sync:U2\|RW\" is uninferred due to asynchronous read logic" {  } { { "../rw_96x8_sync/rw_96x8_sync.vhd" "RW" { Text "C:/altera/13.1/Digitales2/Proyecto1/rw_96x8_sync/rw_96x8_sync.vhd" 14 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1616766002117 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1616766002117 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1616766004085 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1616766015981 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1616766015981 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3848 " "Implemented 3848 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "43 " "Implemented 43 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1616766016768 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1616766016768 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3773 " "Implemented 3773 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1616766016768 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1616766016768 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1616766016865 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 26 08:40:16 2021 " "Processing ended: Fri Mar 26 08:40:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1616766016865 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1616766016865 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1616766016865 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1616766016865 ""}
