#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x27749b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2760310 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x2775cb0 .functor NOT 1, L_0x279daf0, C4<0>, C4<0>, C4<0>;
L_0x279d880 .functor XOR 1, L_0x279d720, L_0x279d7e0, C4<0>, C4<0>;
L_0x279d9e0 .functor XOR 1, L_0x279d880, L_0x279d940, C4<0>, C4<0>;
v0x279a890_0 .net *"_ivl_10", 0 0, L_0x279d940;  1 drivers
v0x279a990_0 .net *"_ivl_12", 0 0, L_0x279d9e0;  1 drivers
v0x279aa70_0 .net *"_ivl_2", 0 0, L_0x279d3b0;  1 drivers
v0x279ab30_0 .net *"_ivl_4", 0 0, L_0x279d720;  1 drivers
v0x279ac10_0 .net *"_ivl_6", 0 0, L_0x279d7e0;  1 drivers
v0x279ad40_0 .net *"_ivl_8", 0 0, L_0x279d880;  1 drivers
v0x279ae20_0 .net "a", 0 0, v0x2798820_0;  1 drivers
v0x279aec0_0 .net "b", 0 0, v0x27988c0_0;  1 drivers
v0x279af60_0 .net "c", 0 0, v0x2798960_0;  1 drivers
v0x279b000_0 .var "clk", 0 0;
v0x279b0a0_0 .net "d", 0 0, v0x2798ad0_0;  1 drivers
v0x279b140_0 .net "out_dut", 0 0, L_0x279d560;  1 drivers
v0x279b1e0_0 .net "out_ref", 0 0, L_0x279c1b0;  1 drivers
v0x279b280_0 .var/2u "stats1", 159 0;
v0x279b320_0 .var/2u "strobe", 0 0;
v0x279b3c0_0 .net "tb_match", 0 0, L_0x279daf0;  1 drivers
v0x279b480_0 .net "tb_mismatch", 0 0, L_0x2775cb0;  1 drivers
v0x279b650_0 .net "wavedrom_enable", 0 0, v0x2798bc0_0;  1 drivers
v0x279b6f0_0 .net "wavedrom_title", 511 0, v0x2798c60_0;  1 drivers
L_0x279d3b0 .concat [ 1 0 0 0], L_0x279c1b0;
L_0x279d720 .concat [ 1 0 0 0], L_0x279c1b0;
L_0x279d7e0 .concat [ 1 0 0 0], L_0x279d560;
L_0x279d940 .concat [ 1 0 0 0], L_0x279c1b0;
L_0x279daf0 .cmp/eeq 1, L_0x279d3b0, L_0x279d9e0;
S_0x2750f20 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x2760310;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x276b310 .functor NOT 1, v0x2798960_0, C4<0>, C4<0>, C4<0>;
L_0x2776570 .functor NOT 1, v0x27988c0_0, C4<0>, C4<0>, C4<0>;
L_0x279b900 .functor AND 1, L_0x276b310, L_0x2776570, C4<1>, C4<1>;
L_0x279b9a0 .functor NOT 1, v0x2798ad0_0, C4<0>, C4<0>, C4<0>;
L_0x279bad0 .functor NOT 1, v0x2798820_0, C4<0>, C4<0>, C4<0>;
L_0x279bbd0 .functor AND 1, L_0x279b9a0, L_0x279bad0, C4<1>, C4<1>;
L_0x279bcb0 .functor OR 1, L_0x279b900, L_0x279bbd0, C4<0>, C4<0>;
L_0x279bd70 .functor AND 1, v0x2798820_0, v0x2798960_0, C4<1>, C4<1>;
L_0x279be30 .functor AND 1, L_0x279bd70, v0x2798ad0_0, C4<1>, C4<1>;
L_0x279bef0 .functor OR 1, L_0x279bcb0, L_0x279be30, C4<0>, C4<0>;
L_0x279c060 .functor AND 1, v0x27988c0_0, v0x2798960_0, C4<1>, C4<1>;
L_0x279c0d0 .functor AND 1, L_0x279c060, v0x2798ad0_0, C4<1>, C4<1>;
L_0x279c1b0 .functor OR 1, L_0x279bef0, L_0x279c0d0, C4<0>, C4<0>;
v0x2775f20_0 .net *"_ivl_0", 0 0, L_0x276b310;  1 drivers
v0x2775fc0_0 .net *"_ivl_10", 0 0, L_0x279bbd0;  1 drivers
v0x2797010_0 .net *"_ivl_12", 0 0, L_0x279bcb0;  1 drivers
v0x27970d0_0 .net *"_ivl_14", 0 0, L_0x279bd70;  1 drivers
v0x27971b0_0 .net *"_ivl_16", 0 0, L_0x279be30;  1 drivers
v0x27972e0_0 .net *"_ivl_18", 0 0, L_0x279bef0;  1 drivers
v0x27973c0_0 .net *"_ivl_2", 0 0, L_0x2776570;  1 drivers
v0x27974a0_0 .net *"_ivl_20", 0 0, L_0x279c060;  1 drivers
v0x2797580_0 .net *"_ivl_22", 0 0, L_0x279c0d0;  1 drivers
v0x2797660_0 .net *"_ivl_4", 0 0, L_0x279b900;  1 drivers
v0x2797740_0 .net *"_ivl_6", 0 0, L_0x279b9a0;  1 drivers
v0x2797820_0 .net *"_ivl_8", 0 0, L_0x279bad0;  1 drivers
v0x2797900_0 .net "a", 0 0, v0x2798820_0;  alias, 1 drivers
v0x27979c0_0 .net "b", 0 0, v0x27988c0_0;  alias, 1 drivers
v0x2797a80_0 .net "c", 0 0, v0x2798960_0;  alias, 1 drivers
v0x2797b40_0 .net "d", 0 0, v0x2798ad0_0;  alias, 1 drivers
v0x2797c00_0 .net "out", 0 0, L_0x279c1b0;  alias, 1 drivers
S_0x2797d60 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x2760310;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x2798820_0 .var "a", 0 0;
v0x27988c0_0 .var "b", 0 0;
v0x2798960_0 .var "c", 0 0;
v0x2798a30_0 .net "clk", 0 0, v0x279b000_0;  1 drivers
v0x2798ad0_0 .var "d", 0 0;
v0x2798bc0_0 .var "wavedrom_enable", 0 0;
v0x2798c60_0 .var "wavedrom_title", 511 0;
S_0x2798000 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x2797d60;
 .timescale -12 -12;
v0x2798260_0 .var/2s "count", 31 0;
E_0x27655c0/0 .event negedge, v0x2798a30_0;
E_0x27655c0/1 .event posedge, v0x2798a30_0;
E_0x27655c0 .event/or E_0x27655c0/0, E_0x27655c0/1;
E_0x2765810 .event negedge, v0x2798a30_0;
E_0x274d9f0 .event posedge, v0x2798a30_0;
S_0x2798360 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x2797d60;
 .timescale -12 -12;
v0x2798560_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2798640 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x2797d60;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2798dc0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x2760310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x279c310 .functor NOT 1, v0x2798820_0, C4<0>, C4<0>, C4<0>;
L_0x279c380 .functor NOT 1, v0x27988c0_0, C4<0>, C4<0>, C4<0>;
L_0x279c410 .functor NOT 1, v0x2798960_0, C4<0>, C4<0>, C4<0>;
L_0x279c480 .functor NOT 1, v0x2798ad0_0, C4<0>, C4<0>, C4<0>;
L_0x279c520 .functor AND 1, L_0x279c310, L_0x279c380, C4<1>, C4<1>;
L_0x279c630 .functor AND 1, L_0x279c520, L_0x279c410, C4<1>, C4<1>;
L_0x279c780 .functor AND 1, L_0x279c630, v0x2798ad0_0, C4<1>, C4<1>;
L_0x279c950 .functor AND 1, L_0x279c310, v0x2798960_0, C4<1>, C4<1>;
L_0x279cb20 .functor AND 1, L_0x279c950, L_0x279c380, C4<1>, C4<1>;
L_0x279cbe0 .functor AND 1, L_0x279cb20, v0x2798ad0_0, C4<1>, C4<1>;
L_0x279cd00 .functor AND 1, L_0x279c310, v0x27988c0_0, C4<1>, C4<1>;
L_0x279cd70 .functor AND 1, L_0x279cd00, L_0x279c410, C4<1>, C4<1>;
L_0x279ce50 .functor AND 1, L_0x279cd70, v0x2798ad0_0, C4<1>, C4<1>;
L_0x279cec0 .functor AND 1, v0x2798820_0, L_0x279c380, C4<1>, C4<1>;
L_0x279cde0 .functor AND 1, L_0x279cec0, L_0x279c410, C4<1>, C4<1>;
L_0x279d040 .functor AND 1, L_0x279cde0, L_0x279c480, C4<1>, C4<1>;
L_0x279d190 .functor OR 1, L_0x279c780, L_0x279cbe0, C4<0>, C4<0>;
L_0x279d2a0 .functor OR 1, L_0x279d190, L_0x279ce50, C4<0>, C4<0>;
L_0x279d450 .functor OR 1, L_0x279d2a0, L_0x279d040, C4<0>, C4<0>;
L_0x279d560 .functor BUFZ 1, L_0x279d450, C4<0>, C4<0>, C4<0>;
v0x27990b0_0 .net *"_ivl_10", 0 0, L_0x279c630;  1 drivers
v0x2799190_0 .net *"_ivl_14", 0 0, L_0x279c950;  1 drivers
v0x2799270_0 .net *"_ivl_16", 0 0, L_0x279cb20;  1 drivers
v0x2799360_0 .net *"_ivl_20", 0 0, L_0x279cd00;  1 drivers
v0x2799440_0 .net *"_ivl_22", 0 0, L_0x279cd70;  1 drivers
v0x2799570_0 .net *"_ivl_26", 0 0, L_0x279cec0;  1 drivers
v0x2799650_0 .net *"_ivl_28", 0 0, L_0x279cde0;  1 drivers
v0x2799730_0 .net *"_ivl_32", 0 0, L_0x279d190;  1 drivers
v0x2799810_0 .net *"_ivl_34", 0 0, L_0x279d2a0;  1 drivers
v0x27998f0_0 .net *"_ivl_8", 0 0, L_0x279c520;  1 drivers
v0x27999d0_0 .net "a", 0 0, v0x2798820_0;  alias, 1 drivers
v0x2799a70_0 .net "and_gate1", 0 0, L_0x279c780;  1 drivers
v0x2799b30_0 .net "and_gate2", 0 0, L_0x279cbe0;  1 drivers
v0x2799bf0_0 .net "and_gate3", 0 0, L_0x279ce50;  1 drivers
v0x2799cb0_0 .net "and_gate4", 0 0, L_0x279d040;  1 drivers
v0x2799d70_0 .net "b", 0 0, v0x27988c0_0;  alias, 1 drivers
v0x2799e60_0 .net "c", 0 0, v0x2798960_0;  alias, 1 drivers
v0x279a060_0 .net "d", 0 0, v0x2798ad0_0;  alias, 1 drivers
v0x279a150_0 .net "not_a", 0 0, L_0x279c310;  1 drivers
v0x279a210_0 .net "not_b", 0 0, L_0x279c380;  1 drivers
v0x279a2d0_0 .net "not_c", 0 0, L_0x279c410;  1 drivers
v0x279a390_0 .net "not_d", 0 0, L_0x279c480;  1 drivers
v0x279a450_0 .net "or_gate1", 0 0, L_0x279d450;  1 drivers
v0x279a510_0 .net "out", 0 0, L_0x279d560;  alias, 1 drivers
S_0x279a670 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x2760310;
 .timescale -12 -12;
E_0x2765360 .event anyedge, v0x279b320_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x279b320_0;
    %nor/r;
    %assign/vec4 v0x279b320_0, 0;
    %wait E_0x2765360;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2797d60;
T_3 ;
    %fork t_1, S_0x2798000;
    %jmp t_0;
    .scope S_0x2798000;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2798260_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2798ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2798960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27988c0_0, 0;
    %assign/vec4 v0x2798820_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x274d9f0;
    %load/vec4 v0x2798260_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x2798260_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2798ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2798960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27988c0_0, 0;
    %assign/vec4 v0x2798820_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x2765810;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2798640;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27655c0;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x2798820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27988c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2798960_0, 0;
    %assign/vec4 v0x2798ad0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x2797d60;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x2760310;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x279b000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x279b320_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x2760310;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x279b000_0;
    %inv;
    %store/vec4 v0x279b000_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x2760310;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2798a30_0, v0x279b480_0, v0x279ae20_0, v0x279aec0_0, v0x279af60_0, v0x279b0a0_0, v0x279b1e0_0, v0x279b140_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x2760310;
T_7 ;
    %load/vec4 v0x279b280_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x279b280_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x279b280_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x279b280_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x279b280_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x279b280_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x279b280_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x2760310;
T_8 ;
    %wait E_0x27655c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x279b280_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x279b280_0, 4, 32;
    %load/vec4 v0x279b3c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x279b280_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x279b280_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x279b280_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x279b280_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x279b1e0_0;
    %load/vec4 v0x279b1e0_0;
    %load/vec4 v0x279b140_0;
    %xor;
    %load/vec4 v0x279b1e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x279b280_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x279b280_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x279b280_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x279b280_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/human/kmap2/iter0/response23/top_module.sv";
