#Clock
create_clock -period 20.000 -name clk_50M -waveform {0.000 3.000} [get_ports clk_50M]
create_clock -period 90.422 -name clk_11M0592 -waveform {0.000 45.211} [get_ports clk_11M0592]

set_property -dict {PACKAGE_PIN K21 IOSTANDARD LVCMOS33} [get_ports clk_50M]
set_property -dict {PACKAGE_PIN H21 IOSTANDARD LVCMOS33} [get_ports clk_11M0592]

#Touch Button
set_property -dict {PACKAGE_PIN T2 IOSTANDARD LVCMOS33} [get_ports {touch_btn[0]}]
set_property -dict {PACKAGE_PIN M1 IOSTANDARD LVCMOS33} [get_ports {touch_btn[1]}]
set_property -dict {PACKAGE_PIN P3 IOSTANDARD LVCMOS33} [get_ports {touch_btn[2]}]
set_property -dict {PACKAGE_PIN U2 IOSTANDARD LVCMOS33} [get_ports {touch_btn[3]}]
set_property -dict {PACKAGE_PIN U1 IOSTANDARD LVCMOS33} [get_ports clock_btn]
set_property -dict {PACKAGE_PIN U5 IOSTANDARD LVCMOS33} [get_ports reset_btn]

#required if touch button used as manual clock source
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets clock_btn_IBUF]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets reset_btn_IBUF]

#CPLD GPIO 12-16
#set_property -dict {PACKAGE_PIN J14 IOSTANDARD LVCMOS33} [get_ports {uart_wrn}]
#set_property -dict {PACKAGE_PIN L14 IOSTANDARD LVCMOS33} [get_ports {uart_rdn}]
#set_property -dict {PACKAGE_PIN J15 IOSTANDARD LVCMOS33} [get_ports {uart_tbre}]
#set_property -dict {PACKAGE_PIN K15 IOSTANDARD LVCMOS33} [get_ports {uart_tsre}]
#set_property -dict {PACKAGE_PIN L15 IOSTANDARD LVCMOS33} [get_ports {uart_dataready}]

#Ext serial
set_property -dict {IOSTANDARD LVCMOS33 PACKAGE_PIN H18} [get_ports txd]
set_property -dict {IOSTANDARD LVCMOS33 PACKAGE_PIN J20} [get_ports rxd]

#Digital Video
set_property -dict {PACKAGE_PIN H22 IOSTANDARD LVCMOS33} [get_ports video_clk]
set_property -dict {PACKAGE_PIN E26 IOSTANDARD LVCMOS33} [get_ports {video_red[2]}]
set_property -dict {PACKAGE_PIN F24 IOSTANDARD LVCMOS33} [get_ports {video_red[1]}]
set_property -dict {PACKAGE_PIN K23 IOSTANDARD LVCMOS33} [get_ports {video_red[0]}]
set_property -dict {PACKAGE_PIN F23 IOSTANDARD LVCMOS33} [get_ports {video_green[2]}]
set_property -dict {PACKAGE_PIN E23 IOSTANDARD LVCMOS33} [get_ports {video_green[1]}]
set_property -dict {PACKAGE_PIN K22 IOSTANDARD LVCMOS33} [get_ports {video_green[0]}]
set_property -dict {PACKAGE_PIN D25 IOSTANDARD LVCMOS33} [get_ports {video_blue[1]}]
set_property -dict {PACKAGE_PIN E25 IOSTANDARD LVCMOS33} [get_ports {video_blue[0]}]
set_property -dict {PACKAGE_PIN J24 IOSTANDARD LVCMOS33} [get_ports video_hsync]
set_property -dict {PACKAGE_PIN H24 IOSTANDARD LVCMOS33} [get_ports video_vsync]
set_property -dict {PACKAGE_PIN G24 IOSTANDARD LVCMOS33} [get_ports video_de]

#LEDS
set_property -dict {PACKAGE_PIN B24 IOSTANDARD LVCMOS33} [get_ports {leds[0]}]
set_property -dict {PACKAGE_PIN E21 IOSTANDARD LVCMOS33} [get_ports {leds[1]}]
set_property -dict {PACKAGE_PIN A24 IOSTANDARD LVCMOS33} [get_ports {leds[2]}]
set_property -dict {PACKAGE_PIN D23 IOSTANDARD LVCMOS33} [get_ports {leds[3]}]
set_property -dict {PACKAGE_PIN C22 IOSTANDARD LVCMOS33} [get_ports {leds[4]}]
set_property -dict {PACKAGE_PIN C21 IOSTANDARD LVCMOS33} [get_ports {leds[5]}]
set_property -dict {PACKAGE_PIN E20 IOSTANDARD LVCMOS33} [get_ports {leds[6]}]
set_property -dict {PACKAGE_PIN B22 IOSTANDARD LVCMOS33} [get_ports {leds[7]}]
set_property -dict {PACKAGE_PIN C23 IOSTANDARD LVCMOS33} [get_ports {leds[8]}]
set_property -dict {PACKAGE_PIN A23 IOSTANDARD LVCMOS33} [get_ports {leds[9]}]
set_property -dict {PACKAGE_PIN D21 IOSTANDARD LVCMOS33} [get_ports {leds[10]}]
set_property -dict {PACKAGE_PIN A18 IOSTANDARD LVCMOS33} [get_ports {leds[11]}]
set_property -dict {PACKAGE_PIN D20 IOSTANDARD LVCMOS33} [get_ports {leds[12]}]
set_property -dict {PACKAGE_PIN A22 IOSTANDARD LVCMOS33} [get_ports {leds[13]}]
set_property -dict {PACKAGE_PIN A20 IOSTANDARD LVCMOS33} [get_ports {leds[14]}]
set_property -dict {PACKAGE_PIN B20 IOSTANDARD LVCMOS33} [get_ports {leds[15]}]

#DPY0
set_property -dict {PACKAGE_PIN B19 IOSTANDARD LVCMOS33} [get_ports {dpy0[0]}]
set_property -dict {PACKAGE_PIN D19 IOSTANDARD LVCMOS33} [get_ports {dpy0[1]}]
set_property -dict {PACKAGE_PIN B21 IOSTANDARD LVCMOS33} [get_ports {dpy0[2]}]
set_property -dict {PACKAGE_PIN A19 IOSTANDARD LVCMOS33} [get_ports {dpy0[3]}]
set_property -dict {PACKAGE_PIN E18 IOSTANDARD LVCMOS33} [get_ports {dpy0[4]}]
set_property -dict {PACKAGE_PIN C19 IOSTANDARD LVCMOS33} [get_ports {dpy0[5]}]
set_property -dict {PACKAGE_PIN B17 IOSTANDARD LVCMOS33} [get_ports {dpy0[6]}]
set_property -dict {PACKAGE_PIN C17 IOSTANDARD LVCMOS33} [get_ports {dpy0[7]}]

#DPY1
set_property -dict {PACKAGE_PIN A17 IOSTANDARD LVCMOS33} [get_ports {dpy1[0]}]
set_property -dict {PACKAGE_PIN D16 IOSTANDARD LVCMOS33} [get_ports {dpy1[1]}]
set_property -dict {PACKAGE_PIN E17 IOSTANDARD LVCMOS33} [get_ports {dpy1[2]}]
set_property -dict {PACKAGE_PIN F17 IOSTANDARD LVCMOS33} [get_ports {dpy1[3]}]
set_property -dict {PACKAGE_PIN E16 IOSTANDARD LVCMOS33} [get_ports {dpy1[4]}]
set_property -dict {PACKAGE_PIN G16 IOSTANDARD LVCMOS33} [get_ports {dpy1[5]}]
set_property -dict {PACKAGE_PIN F15 IOSTANDARD LVCMOS33} [get_ports {dpy1[6]}]
set_property -dict {PACKAGE_PIN G17 IOSTANDARD LVCMOS33} [get_ports {dpy1[7]}]

#DIP_SW
set_property -dict {PACKAGE_PIN T3 IOSTANDARD LVCMOS33} [get_ports {dip_sw[0]}]
set_property -dict {PACKAGE_PIN J3 IOSTANDARD LVCMOS33} [get_ports {dip_sw[1]}]
set_property -dict {PACKAGE_PIN M2 IOSTANDARD LVCMOS33} [get_ports {dip_sw[2]}]
set_property -dict {PACKAGE_PIN P1 IOSTANDARD LVCMOS33} [get_ports {dip_sw[3]}]
set_property -dict {PACKAGE_PIN P4 IOSTANDARD LVCMOS33} [get_ports {dip_sw[4]}]
set_property -dict {PACKAGE_PIN L5 IOSTANDARD LVCMOS33} [get_ports {dip_sw[5]}]
set_property -dict {PACKAGE_PIN L3 IOSTANDARD LVCMOS33} [get_ports {dip_sw[6]}]
set_property -dict {PACKAGE_PIN N6 IOSTANDARD LVCMOS33} [get_ports {dip_sw[7]}]
set_property -dict {PACKAGE_PIN M6 IOSTANDARD LVCMOS33} [get_ports {dip_sw[8]}]
set_property -dict {PACKAGE_PIN N7 IOSTANDARD LVCMOS33} [get_ports {dip_sw[9]}]
set_property -dict {PACKAGE_PIN M7 IOSTANDARD LVCMOS33} [get_ports {dip_sw[10]}]
set_property -dict {PACKAGE_PIN L7 IOSTANDARD LVCMOS33} [get_ports {dip_sw[11]}]
set_property -dict {PACKAGE_PIN M5 IOSTANDARD LVCMOS33} [get_ports {dip_sw[12]}]
set_property -dict {PACKAGE_PIN K3 IOSTANDARD LVCMOS33} [get_ports {dip_sw[13]}]
set_property -dict {PACKAGE_PIN J1 IOSTANDARD LVCMOS33} [get_ports {dip_sw[14]}]
set_property -dict {PACKAGE_PIN L2 IOSTANDARD LVCMOS33} [get_ports {dip_sw[15]}]
set_property -dict {PACKAGE_PIN K2 IOSTANDARD LVCMOS33} [get_ports {dip_sw[16]}]
set_property -dict {PACKAGE_PIN K1 IOSTANDARD LVCMOS33} [get_ports {dip_sw[17]}]
set_property -dict {PACKAGE_PIN N3 IOSTANDARD LVCMOS33} [get_ports {dip_sw[18]}]
set_property -dict {PACKAGE_PIN L4 IOSTANDARD LVCMOS33} [get_ports {dip_sw[19]}]
set_property -dict {PACKAGE_PIN M4 IOSTANDARD LVCMOS33} [get_ports {dip_sw[20]}]
set_property -dict {PACKAGE_PIN N2 IOSTANDARD LVCMOS33} [get_ports {dip_sw[21]}]
set_property -dict {PACKAGE_PIN P6 IOSTANDARD LVCMOS33} [get_ports {dip_sw[22]}]
set_property -dict {PACKAGE_PIN N1 IOSTANDARD LVCMOS33} [get_ports {dip_sw[23]}]
set_property -dict {PACKAGE_PIN P5 IOSTANDARD LVCMOS33} [get_ports {dip_sw[24]}]
set_property -dict {PACKAGE_PIN R3 IOSTANDARD LVCMOS33} [get_ports {dip_sw[25]}]
set_property -dict {PACKAGE_PIN T4 IOSTANDARD LVCMOS33} [get_ports {dip_sw[26]}]
set_property -dict {PACKAGE_PIN R1 IOSTANDARD LVCMOS33} [get_ports {dip_sw[27]}]
set_property -dict {PACKAGE_PIN R5 IOSTANDARD LVCMOS33} [get_ports {dip_sw[28]}]
set_property -dict {PACKAGE_PIN T5 IOSTANDARD LVCMOS33} [get_ports {dip_sw[29]}]
set_property -dict {PACKAGE_PIN R6 IOSTANDARD LVCMOS33} [get_ports {dip_sw[30]}]
set_property -dict {PACKAGE_PIN R2 IOSTANDARD LVCMOS33} [get_ports {dip_sw[31]}]

set_property -dict {PACKAGE_PIN C2 IOSTANDARD LVCMOS33} [get_ports {flash_a[0]}]
set_property -dict {PACKAGE_PIN H9 IOSTANDARD LVCMOS33} [get_ports {flash_a[1]}]
set_property -dict {PACKAGE_PIN H8 IOSTANDARD LVCMOS33} [get_ports {flash_a[2]}]
set_property -dict {PACKAGE_PIN G9 IOSTANDARD LVCMOS33} [get_ports {flash_a[3]}]
set_property -dict {PACKAGE_PIN H7 IOSTANDARD LVCMOS33} [get_ports {flash_a[4]}]
set_property -dict {PACKAGE_PIN F8 IOSTANDARD LVCMOS33} [get_ports {flash_a[5]}]
set_property -dict {PACKAGE_PIN G8 IOSTANDARD LVCMOS33} [get_ports {flash_a[6]}]
set_property -dict {PACKAGE_PIN K7 IOSTANDARD LVCMOS33} [get_ports {flash_a[7]}]
set_property -dict {PACKAGE_PIN G7 IOSTANDARD LVCMOS33} [get_ports {flash_a[8]}]
set_property -dict {PACKAGE_PIN F7 IOSTANDARD LVCMOS33} [get_ports {flash_a[9]}]
set_property -dict {PACKAGE_PIN E6 IOSTANDARD LVCMOS33} [get_ports {flash_a[10]}]
set_property -dict {PACKAGE_PIN D6 IOSTANDARD LVCMOS33} [get_ports {flash_a[11]}]
set_property -dict {PACKAGE_PIN F5 IOSTANDARD LVCMOS33} [get_ports {flash_a[12]}]
set_property -dict {PACKAGE_PIN E3 IOSTANDARD LVCMOS33} [get_ports {flash_a[13]}]
set_property -dict {PACKAGE_PIN G5 IOSTANDARD LVCMOS33} [get_ports {flash_a[14]}]
set_property -dict {PACKAGE_PIN F4 IOSTANDARD LVCMOS33} [get_ports {flash_a[15]}]
set_property -dict {PACKAGE_PIN H6 IOSTANDARD LVCMOS33} [get_ports {flash_a[16]}]
set_property -dict {PACKAGE_PIN G4 IOSTANDARD LVCMOS33} [get_ports {flash_a[17]}]
set_property -dict {PACKAGE_PIN J6 IOSTANDARD LVCMOS33} [get_ports {flash_a[18]}]
set_property -dict {PACKAGE_PIN H4 IOSTANDARD LVCMOS33} [get_ports {flash_a[19]}]
set_property -dict {PACKAGE_PIN J5 IOSTANDARD LVCMOS33} [get_ports {flash_a[20]}]
set_property -dict {PACKAGE_PIN J4 IOSTANDARD LVCMOS33} [get_ports {flash_a[21]}]
set_property -dict {PACKAGE_PIN K6 IOSTANDARD LVCMOS33} [get_ports {flash_a[22]}]

set_property -dict {PACKAGE_PIN D4 IOSTANDARD LVCMOS33} [get_ports {flash_d[0]}]
set_property -dict {PACKAGE_PIN C1 IOSTANDARD LVCMOS33} [get_ports {flash_d[1]}]
set_property -dict {PACKAGE_PIN D1 IOSTANDARD LVCMOS33} [get_ports {flash_d[2]}]
set_property -dict {PACKAGE_PIN E1 IOSTANDARD LVCMOS33} [get_ports {flash_d[3]}]
set_property -dict {PACKAGE_PIN G1 IOSTANDARD LVCMOS33} [get_ports {flash_d[4]}]
set_property -dict {PACKAGE_PIN A2 IOSTANDARD LVCMOS33} [get_ports {flash_d[5]}]
set_property -dict {PACKAGE_PIN C3 IOSTANDARD LVCMOS33} [get_ports {flash_d[6]}]
set_property -dict {PACKAGE_PIN B4 IOSTANDARD LVCMOS33} [get_ports {flash_d[7]}]
set_property -dict {PACKAGE_PIN D3 IOSTANDARD LVCMOS33} [get_ports {flash_d[8]}]
set_property -dict {PACKAGE_PIN E2 IOSTANDARD LVCMOS33} [get_ports {flash_d[9]}]
set_property -dict {PACKAGE_PIN F3 IOSTANDARD LVCMOS33} [get_ports {flash_d[10]}]
set_property -dict {PACKAGE_PIN F2 IOSTANDARD LVCMOS33} [get_ports {flash_d[11]}]
set_property -dict {PACKAGE_PIN G2 IOSTANDARD LVCMOS33} [get_ports {flash_d[12]}]
set_property -dict {PACKAGE_PIN B2 IOSTANDARD LVCMOS33} [get_ports {flash_d[13]}]
set_property -dict {PACKAGE_PIN A3 IOSTANDARD LVCMOS33} [get_ports {flash_d[14]}]
set_property -dict {PACKAGE_PIN A4 IOSTANDARD LVCMOS33} [get_ports {flash_d[15]}]

set_property -dict {PACKAGE_PIN B1 IOSTANDARD LVCMOS33} [get_ports flash_byte_n]
set_property -dict {PACKAGE_PIN E5 IOSTANDARD LVCMOS33} [get_ports flash_ce_n]
set_property -dict {PACKAGE_PIN A5 IOSTANDARD LVCMOS33} [get_ports flash_oe_n]
set_property -dict {PACKAGE_PIN G6 IOSTANDARD LVCMOS33} [get_ports flash_rp_n]
set_property -dict {PACKAGE_PIN D5 IOSTANDARD LVCMOS33} [get_ports flash_vpen]
set_property -dict {PACKAGE_PIN B5 IOSTANDARD LVCMOS33} [get_ports flash_we_n]

set_property -dict {PACKAGE_PIN T19 IOSTANDARD LVCMOS33} [get_ports {base_ram_addr[0]}]
set_property -dict {PACKAGE_PIN V18 IOSTANDARD LVCMOS33} [get_ports {base_ram_addr[1]}]
set_property -dict {PACKAGE_PIN T18 IOSTANDARD LVCMOS33} [get_ports {base_ram_addr[2]}]
set_property -dict {PACKAGE_PIN V17 IOSTANDARD LVCMOS33} [get_ports {base_ram_addr[3]}]
set_property -dict {PACKAGE_PIN U17 IOSTANDARD LVCMOS33} [get_ports {base_ram_addr[4]}]
set_property -dict {PACKAGE_PIN R20 IOSTANDARD LVCMOS33} [get_ports {base_ram_addr[5]}]
set_property -dict {PACKAGE_PIN R23 IOSTANDARD LVCMOS33} [get_ports {base_ram_addr[6]}]
set_property -dict {PACKAGE_PIN T23 IOSTANDARD LVCMOS33} [get_ports {base_ram_addr[7]}]
set_property -dict {PACKAGE_PIN U22 IOSTANDARD LVCMOS33} [get_ports {base_ram_addr[8]}]
set_property -dict {PACKAGE_PIN Y22 IOSTANDARD LVCMOS33} [get_ports {base_ram_addr[9]}]
set_property -dict {PACKAGE_PIN AB24 IOSTANDARD LVCMOS33} [get_ports {base_ram_addr[10]}]
set_property -dict {PACKAGE_PIN AA23 IOSTANDARD LVCMOS33} [get_ports {base_ram_addr[11]}]
set_property -dict {PACKAGE_PIN Y21 IOSTANDARD LVCMOS33} [get_ports {base_ram_addr[12]}]
set_property -dict {PACKAGE_PIN Y20 IOSTANDARD LVCMOS33} [get_ports {base_ram_addr[13]}]
set_property -dict {PACKAGE_PIN AA22 IOSTANDARD LVCMOS33} [get_ports {base_ram_addr[14]}]
set_property -dict {PACKAGE_PIN W19 IOSTANDARD LVCMOS33} [get_ports {base_ram_addr[15]}]
set_property -dict {PACKAGE_PIN W21 IOSTANDARD LVCMOS33} [get_ports {base_ram_addr[16]}]
set_property -dict {PACKAGE_PIN W20 IOSTANDARD LVCMOS33} [get_ports {base_ram_addr[17]}]
set_property -dict {PACKAGE_PIN W18 IOSTANDARD LVCMOS33} [get_ports {base_ram_addr[18]}]
set_property -dict {PACKAGE_PIN V19 IOSTANDARD LVCMOS33} [get_ports {base_ram_addr[19]}]
set_property -dict {PACKAGE_PIN L22 IOSTANDARD LVCMOS33} [get_ports {base_ram_be_n[1]}]
set_property -dict {PACKAGE_PIN L20 IOSTANDARD LVCMOS33} [get_ports {base_ram_be_n[0]}]
set_property -dict {PACKAGE_PIN K25 IOSTANDARD LVCMOS33} [get_ports {base_ram_be_n[3]}]
set_property -dict {PACKAGE_PIN L23 IOSTANDARD LVCMOS33} [get_ports {base_ram_be_n[2]}]
set_property -dict {PACKAGE_PIN L24 IOSTANDARD LVCMOS33} [get_ports {base_ram_data[0]}]
set_property -dict {PACKAGE_PIN L25 IOSTANDARD LVCMOS33} [get_ports {base_ram_data[1]}]
set_property -dict {PACKAGE_PIN M26 IOSTANDARD LVCMOS33} [get_ports {base_ram_data[2]}]
set_property -dict {PACKAGE_PIN M25 IOSTANDARD LVCMOS33} [get_ports {base_ram_data[3]}]
set_property -dict {PACKAGE_PIN N26 IOSTANDARD LVCMOS33} [get_ports {base_ram_data[4]}]
set_property -dict {PACKAGE_PIN P24 IOSTANDARD LVCMOS33} [get_ports {base_ram_data[5]}]
set_property -dict {PACKAGE_PIN P26 IOSTANDARD LVCMOS33} [get_ports {base_ram_data[6]}]
set_property -dict {PACKAGE_PIN P25 IOSTANDARD LVCMOS33} [get_ports {base_ram_data[7]}]
set_property -dict {PACKAGE_PIN AA24 IOSTANDARD LVCMOS33} [get_ports {base_ram_data[8]}]
set_property -dict {PACKAGE_PIN Y23 IOSTANDARD LVCMOS33} [get_ports {base_ram_data[9]}]
set_property -dict {PACKAGE_PIN V21 IOSTANDARD LVCMOS33} [get_ports {base_ram_data[10]}]
set_property -dict {PACKAGE_PIN W24 IOSTANDARD LVCMOS33} [get_ports {base_ram_data[11]}]
set_property -dict {PACKAGE_PIN W23 IOSTANDARD LVCMOS33} [get_ports {base_ram_data[12]}]
set_property -dict {PACKAGE_PIN V22 IOSTANDARD LVCMOS33} [get_ports {base_ram_data[13]}]
set_property -dict {PACKAGE_PIN V23 IOSTANDARD LVCMOS33} [get_ports {base_ram_data[14]}]
set_property -dict {PACKAGE_PIN U21 IOSTANDARD LVCMOS33} [get_ports {base_ram_data[15]}]
set_property -dict {PACKAGE_PIN P21 IOSTANDARD LVCMOS33} [get_ports {base_ram_data[16]}]
set_property -dict {PACKAGE_PIN M21 IOSTANDARD LVCMOS33} [get_ports {base_ram_data[17]}]
set_property -dict {PACKAGE_PIN P23 IOSTANDARD LVCMOS33} [get_ports {base_ram_data[18]}]
set_property -dict {PACKAGE_PIN P19 IOSTANDARD LVCMOS33} [get_ports {base_ram_data[19]}]
set_property -dict {PACKAGE_PIN N19 IOSTANDARD LVCMOS33} [get_ports {base_ram_data[20]}]
set_property -dict {PACKAGE_PIN M20 IOSTANDARD LVCMOS33} [get_ports {base_ram_data[21]}]
set_property -dict {PACKAGE_PIN N24 IOSTANDARD LVCMOS33} [get_ports {base_ram_data[22]}]
set_property -dict {PACKAGE_PIN N21 IOSTANDARD LVCMOS33} [get_ports {base_ram_data[23]}]
set_property -dict {PACKAGE_PIN T22 IOSTANDARD LVCMOS33} [get_ports {base_ram_data[24]}]
set_property -dict {PACKAGE_PIN R22 IOSTANDARD LVCMOS33} [get_ports {base_ram_data[25]}]
set_property -dict {PACKAGE_PIN R21 IOSTANDARD LVCMOS33} [get_ports {base_ram_data[26]}]
set_property -dict {PACKAGE_PIN P20 IOSTANDARD LVCMOS33} [get_ports {base_ram_data[27]}]
set_property -dict {PACKAGE_PIN N22 IOSTANDARD LVCMOS33} [get_ports {base_ram_data[28]}]
set_property -dict {PACKAGE_PIN N23 IOSTANDARD LVCMOS33} [get_ports {base_ram_data[29]}]
set_property -dict {PACKAGE_PIN M24 IOSTANDARD LVCMOS33} [get_ports {base_ram_data[30]}]
set_property -dict {PACKAGE_PIN M22 IOSTANDARD LVCMOS33} [get_ports {base_ram_data[31]}]
set_property -dict {PACKAGE_PIN U19 IOSTANDARD LVCMOS33} [get_ports base_ram_ce_n]
set_property -dict {PACKAGE_PIN T20 IOSTANDARD LVCMOS33} [get_ports base_ram_oe_n]
set_property -dict {PACKAGE_PIN U20 IOSTANDARD LVCMOS33} [get_ports base_ram_we_n]

set_property -dict {PACKAGE_PIN AF25 IOSTANDARD LVCMOS33} [get_ports {ext_ram_addr[0]}]
set_property -dict {PACKAGE_PIN AE25 IOSTANDARD LVCMOS33} [get_ports {ext_ram_addr[1]}]
set_property -dict {PACKAGE_PIN AE26 IOSTANDARD LVCMOS33} [get_ports {ext_ram_addr[2]}]
set_property -dict {PACKAGE_PIN AD25 IOSTANDARD LVCMOS33} [get_ports {ext_ram_addr[3]}]
set_property -dict {PACKAGE_PIN AD26 IOSTANDARD LVCMOS33} [get_ports {ext_ram_addr[4]}]
set_property -dict {PACKAGE_PIN AC22 IOSTANDARD LVCMOS33} [get_ports {ext_ram_addr[5]}]
set_property -dict {PACKAGE_PIN Y17 IOSTANDARD LVCMOS33} [get_ports {ext_ram_addr[6]}]
set_property -dict {PACKAGE_PIN AA18 IOSTANDARD LVCMOS33} [get_ports {ext_ram_addr[7]}]
set_property -dict {PACKAGE_PIN AA17 IOSTANDARD LVCMOS33} [get_ports {ext_ram_addr[8]}]
set_property -dict {PACKAGE_PIN Y25 IOSTANDARD LVCMOS33} [get_ports {ext_ram_addr[9]}]
set_property -dict {PACKAGE_PIN AA25 IOSTANDARD LVCMOS33} [get_ports {ext_ram_addr[10]}]
set_property -dict {PACKAGE_PIN AB26 IOSTANDARD LVCMOS33} [get_ports {ext_ram_addr[11]}]
set_property -dict {PACKAGE_PIN AB25 IOSTANDARD LVCMOS33} [get_ports {ext_ram_addr[12]}]
set_property -dict {PACKAGE_PIN AC26 IOSTANDARD LVCMOS33} [get_ports {ext_ram_addr[13]}]
set_property -dict {PACKAGE_PIN AC24 IOSTANDARD LVCMOS33} [get_ports {ext_ram_addr[14]}]
set_property -dict {PACKAGE_PIN AF17 IOSTANDARD LVCMOS33} [get_ports {ext_ram_addr[15]}]
set_property -dict {PACKAGE_PIN AE17 IOSTANDARD LVCMOS33} [get_ports {ext_ram_addr[16]}]
set_property -dict {PACKAGE_PIN AF18 IOSTANDARD LVCMOS33} [get_ports {ext_ram_addr[17]}]
set_property -dict {PACKAGE_PIN AE18 IOSTANDARD LVCMOS33} [get_ports {ext_ram_addr[18]}]
set_property -dict {PACKAGE_PIN AF19 IOSTANDARD LVCMOS33} [get_ports {ext_ram_addr[19]}]
set_property -dict {PACKAGE_PIN R25 IOSTANDARD LVCMOS33} [get_ports {ext_ram_be_n[1]}]
set_property -dict {PACKAGE_PIN R26 IOSTANDARD LVCMOS33} [get_ports {ext_ram_be_n[0]}]
set_property -dict {PACKAGE_PIN AB22 IOSTANDARD LVCMOS33} [get_ports {ext_ram_be_n[3]}]
set_property -dict {PACKAGE_PIN AD24 IOSTANDARD LVCMOS33} [get_ports {ext_ram_be_n[2]}]
set_property -dict {PACKAGE_PIN AF24 IOSTANDARD LVCMOS33} [get_ports {ext_ram_data[0]}]
set_property -dict {PACKAGE_PIN AE23 IOSTANDARD LVCMOS33} [get_ports {ext_ram_data[1]}]
set_property -dict {PACKAGE_PIN AF23 IOSTANDARD LVCMOS33} [get_ports {ext_ram_data[2]}]
set_property -dict {PACKAGE_PIN AE22 IOSTANDARD LVCMOS33} [get_ports {ext_ram_data[3]}]
set_property -dict {PACKAGE_PIN AF22 IOSTANDARD LVCMOS33} [get_ports {ext_ram_data[4]}]
set_property -dict {PACKAGE_PIN AE21 IOSTANDARD LVCMOS33} [get_ports {ext_ram_data[5]}]
set_property -dict {PACKAGE_PIN AE20 IOSTANDARD LVCMOS33} [get_ports {ext_ram_data[6]}]
set_property -dict {PACKAGE_PIN AF20 IOSTANDARD LVCMOS33} [get_ports {ext_ram_data[7]}]
set_property -dict {PACKAGE_PIN Y26 IOSTANDARD LVCMOS33} [get_ports {ext_ram_data[8]}]
set_property -dict {PACKAGE_PIN W25 IOSTANDARD LVCMOS33} [get_ports {ext_ram_data[9]}]
set_property -dict {PACKAGE_PIN W26 IOSTANDARD LVCMOS33} [get_ports {ext_ram_data[10]}]
set_property -dict {PACKAGE_PIN V24 IOSTANDARD LVCMOS33} [get_ports {ext_ram_data[11]}]
set_property -dict {PACKAGE_PIN V26 IOSTANDARD LVCMOS33} [get_ports {ext_ram_data[12]}]
set_property -dict {PACKAGE_PIN U25 IOSTANDARD LVCMOS33} [get_ports {ext_ram_data[13]}]
set_property -dict {PACKAGE_PIN U26 IOSTANDARD LVCMOS33} [get_ports {ext_ram_data[14]}]
set_property -dict {PACKAGE_PIN U24 IOSTANDARD LVCMOS33} [get_ports {ext_ram_data[15]}]
set_property -dict {PACKAGE_PIN AB16 IOSTANDARD LVCMOS33} [get_ports {ext_ram_data[16]}]
set_property -dict {PACKAGE_PIN AC19 IOSTANDARD LVCMOS33} [get_ports {ext_ram_data[17]}]
set_property -dict {PACKAGE_PIN AB17 IOSTANDARD LVCMOS33} [get_ports {ext_ram_data[18]}]
set_property -dict {PACKAGE_PIN AC18 IOSTANDARD LVCMOS33} [get_ports {ext_ram_data[19]}]
set_property -dict {PACKAGE_PIN AD18 IOSTANDARD LVCMOS33} [get_ports {ext_ram_data[20]}]
set_property -dict {PACKAGE_PIN AC16 IOSTANDARD LVCMOS33} [get_ports {ext_ram_data[21]}]
set_property -dict {PACKAGE_PIN Y15 IOSTANDARD LVCMOS33} [get_ports {ext_ram_data[22]}]
set_property -dict {PACKAGE_PIN AA15 IOSTANDARD LVCMOS33} [get_ports {ext_ram_data[23]}]
set_property -dict {PACKAGE_PIN AD17 IOSTANDARD LVCMOS33} [get_ports {ext_ram_data[24]}]
set_property -dict {PACKAGE_PIN AC17 IOSTANDARD LVCMOS33} [get_ports {ext_ram_data[25]}]
set_property -dict {PACKAGE_PIN AD20 IOSTANDARD LVCMOS33} [get_ports {ext_ram_data[26]}]
set_property -dict {PACKAGE_PIN AB21 IOSTANDARD LVCMOS33} [get_ports {ext_ram_data[27]}]
set_property -dict {PACKAGE_PIN AD21 IOSTANDARD LVCMOS33} [get_ports {ext_ram_data[28]}]
set_property -dict {PACKAGE_PIN AC21 IOSTANDARD LVCMOS33} [get_ports {ext_ram_data[29]}]
set_property -dict {PACKAGE_PIN AA19 IOSTANDARD LVCMOS33} [get_ports {ext_ram_data[30]}]
set_property -dict {PACKAGE_PIN AC23 IOSTANDARD LVCMOS33} [get_ports {ext_ram_data[31]}]
set_property -dict {PACKAGE_PIN AD23 IOSTANDARD LVCMOS33} [get_ports ext_ram_ce_n]
set_property -dict {PACKAGE_PIN AB19 IOSTANDARD LVCMOS33} [get_ports ext_ram_oe_n]
set_property -dict {PACKAGE_PIN AD19 IOSTANDARD LVCMOS33} [get_ports ext_ram_we_n]

set_property CFGBVS VCCO [current_design]
set_property CONFIG_VOLTAGE 3.3 [current_design]
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]


set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports rxd]
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports txd]

set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 3.000 [get_ports {base_ram_data[*]}]
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 3.000 [get_ports {ext_ram_data[*]}]

set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports reset_btn]

set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 3.000 [get_ports {base_ram_addr[*]}]
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 3.000 [get_ports {base_ram_be_n[*]}]
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 3.000 [get_ports {base_ram_data[*]}]
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 3.000 [get_ports base_ram_oe_n]
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 3.000 [get_ports base_ram_we_n]
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 3.000 [get_ports {ext_ram_addr[*]}]
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 3.000 [get_ports {ext_ram_be_n[*]}]
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 3.000 [get_ports {ext_ram_data[*]}]
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 3.000 [get_ports ext_ram_oe_n]
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 3.000 [get_ports ext_ram_we_n]
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 3.000 [get_ports ext_ram_ce_n]
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 3.000 [get_ports {leds[*]}]








connect_debug_port u_ila_0/probe4 [get_nets [list {sram_ctrl_0/ext_uart_tx[0]} {sram_ctrl_0/ext_uart_tx[1]} {sram_ctrl_0/ext_uart_tx[2]} {sram_ctrl_0/ext_uart_tx[3]} {sram_ctrl_0/ext_uart_tx[4]} {sram_ctrl_0/ext_uart_tx[5]} {sram_ctrl_0/ext_uart_tx[6]} {sram_ctrl_0/ext_uart_tx[7]}]]
connect_debug_port u_ila_0/probe5 [get_nets [list {sram_ctrl_0/mem_addr_i[0]} {sram_ctrl_0/mem_addr_i[1]} {sram_ctrl_0/mem_addr_i[2]} {sram_ctrl_0/mem_addr_i[3]} {sram_ctrl_0/mem_addr_i[4]} {sram_ctrl_0/mem_addr_i[5]} {sram_ctrl_0/mem_addr_i[6]} {sram_ctrl_0/mem_addr_i[7]} {sram_ctrl_0/mem_addr_i[8]} {sram_ctrl_0/mem_addr_i[9]} {sram_ctrl_0/mem_addr_i[10]} {sram_ctrl_0/mem_addr_i[11]} {sram_ctrl_0/mem_addr_i[12]} {sram_ctrl_0/mem_addr_i[13]} {sram_ctrl_0/mem_addr_i[14]} {sram_ctrl_0/mem_addr_i[15]} {sram_ctrl_0/mem_addr_i[16]} {sram_ctrl_0/mem_addr_i[17]} {sram_ctrl_0/mem_addr_i[18]} {sram_ctrl_0/mem_addr_i[19]} {sram_ctrl_0/mem_addr_i[20]} {sram_ctrl_0/mem_addr_i[21]} {sram_ctrl_0/mem_addr_i[22]} {sram_ctrl_0/mem_addr_i[23]} {sram_ctrl_0/mem_addr_i[24]} {sram_ctrl_0/mem_addr_i[25]} {sram_ctrl_0/mem_addr_i[26]} {sram_ctrl_0/mem_addr_i[27]} {sram_ctrl_0/mem_addr_i[28]} {sram_ctrl_0/mem_addr_i[29]} {sram_ctrl_0/mem_addr_i[30]} {sram_ctrl_0/mem_addr_i[31]}]]
connect_debug_port u_ila_0/probe6 [get_nets [list {sram_ctrl_0/mem_sel_n[0]} {sram_ctrl_0/mem_sel_n[1]} {sram_ctrl_0/mem_sel_n[2]} {sram_ctrl_0/mem_sel_n[3]}]]
connect_debug_port u_ila_0/probe7 [get_nets [list {sram_ctrl_0/ext_ram_addr[0]} {sram_ctrl_0/ext_ram_addr[1]} {sram_ctrl_0/ext_ram_addr[2]} {sram_ctrl_0/ext_ram_addr[3]} {sram_ctrl_0/ext_ram_addr[4]} {sram_ctrl_0/ext_ram_addr[5]} {sram_ctrl_0/ext_ram_addr[6]} {sram_ctrl_0/ext_ram_addr[7]} {sram_ctrl_0/ext_ram_addr[8]} {sram_ctrl_0/ext_ram_addr[9]} {sram_ctrl_0/ext_ram_addr[10]} {sram_ctrl_0/ext_ram_addr[11]} {sram_ctrl_0/ext_ram_addr[12]} {sram_ctrl_0/ext_ram_addr[13]} {sram_ctrl_0/ext_ram_addr[14]} {sram_ctrl_0/ext_ram_addr[15]} {sram_ctrl_0/ext_ram_addr[16]} {sram_ctrl_0/ext_ram_addr[17]} {sram_ctrl_0/ext_ram_addr[18]} {sram_ctrl_0/ext_ram_addr[19]}]]
connect_debug_port u_ila_0/probe8 [get_nets [list {sram_ctrl_0/trance_din[0]} {sram_ctrl_0/trance_din[1]} {sram_ctrl_0/trance_din[2]} {sram_ctrl_0/trance_din[3]} {sram_ctrl_0/trance_din[4]} {sram_ctrl_0/trance_din[5]} {sram_ctrl_0/trance_din[6]} {sram_ctrl_0/trance_din[7]}]]
connect_debug_port u_ila_0/probe9 [get_nets [list {sram_ctrl_0/trance_data[0]} {sram_ctrl_0/trance_data[1]} {sram_ctrl_0/trance_data[2]} {sram_ctrl_0/trance_data[3]} {sram_ctrl_0/trance_data[4]} {sram_ctrl_0/trance_data[5]} {sram_ctrl_0/trance_data[6]} {sram_ctrl_0/trance_data[7]}]]
connect_debug_port u_ila_0/probe10 [get_nets [list {sram_ctrl_0/base_ram_addr[0]} {sram_ctrl_0/base_ram_addr[1]} {sram_ctrl_0/base_ram_addr[2]} {sram_ctrl_0/base_ram_addr[3]} {sram_ctrl_0/base_ram_addr[4]} {sram_ctrl_0/base_ram_addr[5]} {sram_ctrl_0/base_ram_addr[6]} {sram_ctrl_0/base_ram_addr[7]} {sram_ctrl_0/base_ram_addr[8]} {sram_ctrl_0/base_ram_addr[9]} {sram_ctrl_0/base_ram_addr[10]} {sram_ctrl_0/base_ram_addr[11]} {sram_ctrl_0/base_ram_addr[12]} {sram_ctrl_0/base_ram_addr[13]} {sram_ctrl_0/base_ram_addr[14]} {sram_ctrl_0/base_ram_addr[15]} {sram_ctrl_0/base_ram_addr[16]} {sram_ctrl_0/base_ram_addr[17]} {sram_ctrl_0/base_ram_addr[18]} {sram_ctrl_0/base_ram_addr[19]}]]
connect_debug_port u_ila_0/probe11 [get_nets [list {sram_ctrl_0/ext_ram_o[0]} {sram_ctrl_0/ext_ram_o[1]} {sram_ctrl_0/ext_ram_o[2]} {sram_ctrl_0/ext_ram_o[3]} {sram_ctrl_0/ext_ram_o[4]} {sram_ctrl_0/ext_ram_o[5]} {sram_ctrl_0/ext_ram_o[6]} {sram_ctrl_0/ext_ram_o[7]} {sram_ctrl_0/ext_ram_o[8]} {sram_ctrl_0/ext_ram_o[9]} {sram_ctrl_0/ext_ram_o[10]} {sram_ctrl_0/ext_ram_o[11]} {sram_ctrl_0/ext_ram_o[12]} {sram_ctrl_0/ext_ram_o[13]} {sram_ctrl_0/ext_ram_o[14]} {sram_ctrl_0/ext_ram_o[15]} {sram_ctrl_0/ext_ram_o[16]} {sram_ctrl_0/ext_ram_o[17]} {sram_ctrl_0/ext_ram_o[18]} {sram_ctrl_0/ext_ram_o[19]} {sram_ctrl_0/ext_ram_o[20]} {sram_ctrl_0/ext_ram_o[21]} {sram_ctrl_0/ext_ram_o[22]} {sram_ctrl_0/ext_ram_o[23]} {sram_ctrl_0/ext_ram_o[24]} {sram_ctrl_0/ext_ram_o[25]} {sram_ctrl_0/ext_ram_o[26]} {sram_ctrl_0/ext_ram_o[27]} {sram_ctrl_0/ext_ram_o[28]} {sram_ctrl_0/ext_ram_o[29]} {sram_ctrl_0/ext_ram_o[30]} {sram_ctrl_0/ext_ram_o[31]}]]
connect_debug_port u_ila_0/probe12 [get_nets [list {sram_ctrl_0/base_ram_be_n[0]} {sram_ctrl_0/base_ram_be_n[1]} {sram_ctrl_0/base_ram_be_n[2]} {sram_ctrl_0/base_ram_be_n[3]}]]
connect_debug_port u_ila_0/probe13 [get_nets [list {sram_ctrl_0/serial_o[0]} {sram_ctrl_0/serial_o[1]} {sram_ctrl_0/serial_o[2]} {sram_ctrl_0/serial_o[3]} {sram_ctrl_0/serial_o[4]} {sram_ctrl_0/serial_o[5]} {sram_ctrl_0/serial_o[6]} {sram_ctrl_0/serial_o[7]} {sram_ctrl_0/serial_o[8]} {sram_ctrl_0/serial_o[9]} {sram_ctrl_0/serial_o[10]} {sram_ctrl_0/serial_o[11]} {sram_ctrl_0/serial_o[12]} {sram_ctrl_0/serial_o[13]} {sram_ctrl_0/serial_o[14]} {sram_ctrl_0/serial_o[15]} {sram_ctrl_0/serial_o[16]} {sram_ctrl_0/serial_o[17]} {sram_ctrl_0/serial_o[18]} {sram_ctrl_0/serial_o[19]} {sram_ctrl_0/serial_o[20]} {sram_ctrl_0/serial_o[21]} {sram_ctrl_0/serial_o[22]} {sram_ctrl_0/serial_o[23]} {sram_ctrl_0/serial_o[24]} {sram_ctrl_0/serial_o[25]} {sram_ctrl_0/serial_o[26]} {sram_ctrl_0/serial_o[27]} {sram_ctrl_0/serial_o[28]} {sram_ctrl_0/serial_o[29]} {sram_ctrl_0/serial_o[30]} {sram_ctrl_0/serial_o[31]}]]
connect_debug_port u_ila_0/probe14 [get_nets [list {sram_ctrl_0/base_ram_o[0]} {sram_ctrl_0/base_ram_o[1]} {sram_ctrl_0/base_ram_o[2]} {sram_ctrl_0/base_ram_o[3]} {sram_ctrl_0/base_ram_o[4]} {sram_ctrl_0/base_ram_o[5]} {sram_ctrl_0/base_ram_o[6]} {sram_ctrl_0/base_ram_o[7]} {sram_ctrl_0/base_ram_o[8]} {sram_ctrl_0/base_ram_o[9]} {sram_ctrl_0/base_ram_o[10]} {sram_ctrl_0/base_ram_o[11]} {sram_ctrl_0/base_ram_o[12]} {sram_ctrl_0/base_ram_o[13]} {sram_ctrl_0/base_ram_o[14]} {sram_ctrl_0/base_ram_o[15]} {sram_ctrl_0/base_ram_o[16]} {sram_ctrl_0/base_ram_o[17]} {sram_ctrl_0/base_ram_o[18]} {sram_ctrl_0/base_ram_o[19]} {sram_ctrl_0/base_ram_o[20]} {sram_ctrl_0/base_ram_o[21]} {sram_ctrl_0/base_ram_o[22]} {sram_ctrl_0/base_ram_o[23]} {sram_ctrl_0/base_ram_o[24]} {sram_ctrl_0/base_ram_o[25]} {sram_ctrl_0/base_ram_o[26]} {sram_ctrl_0/base_ram_o[27]} {sram_ctrl_0/base_ram_o[28]} {sram_ctrl_0/base_ram_o[29]} {sram_ctrl_0/base_ram_o[30]} {sram_ctrl_0/base_ram_o[31]}]]
connect_debug_port u_ila_0/probe15 [get_nets [list {sram_ctrl_0/ram_data_o[0]} {sram_ctrl_0/ram_data_o[1]} {sram_ctrl_0/ram_data_o[2]} {sram_ctrl_0/ram_data_o[3]} {sram_ctrl_0/ram_data_o[4]} {sram_ctrl_0/ram_data_o[5]} {sram_ctrl_0/ram_data_o[6]} {sram_ctrl_0/ram_data_o[7]} {sram_ctrl_0/ram_data_o[8]} {sram_ctrl_0/ram_data_o[9]} {sram_ctrl_0/ram_data_o[10]} {sram_ctrl_0/ram_data_o[11]} {sram_ctrl_0/ram_data_o[12]} {sram_ctrl_0/ram_data_o[13]} {sram_ctrl_0/ram_data_o[14]} {sram_ctrl_0/ram_data_o[15]} {sram_ctrl_0/ram_data_o[16]} {sram_ctrl_0/ram_data_o[17]} {sram_ctrl_0/ram_data_o[18]} {sram_ctrl_0/ram_data_o[19]} {sram_ctrl_0/ram_data_o[20]} {sram_ctrl_0/ram_data_o[21]} {sram_ctrl_0/ram_data_o[22]} {sram_ctrl_0/ram_data_o[23]} {sram_ctrl_0/ram_data_o[24]} {sram_ctrl_0/ram_data_o[25]} {sram_ctrl_0/ram_data_o[26]} {sram_ctrl_0/ram_data_o[27]} {sram_ctrl_0/ram_data_o[28]} {sram_ctrl_0/ram_data_o[29]} {sram_ctrl_0/ram_data_o[30]} {sram_ctrl_0/ram_data_o[31]}]]
connect_debug_port u_ila_0/probe16 [get_nets [list {sram_ctrl_0/ext_ram_be_n[0]} {sram_ctrl_0/ext_ram_be_n[1]} {sram_ctrl_0/ext_ram_be_n[2]} {sram_ctrl_0/ext_ram_be_n[3]}]]
connect_debug_port u_ila_0/probe17 [get_nets [list {sram_ctrl_0/mem_data_i[0]} {sram_ctrl_0/mem_data_i[1]} {sram_ctrl_0/mem_data_i[2]} {sram_ctrl_0/mem_data_i[3]} {sram_ctrl_0/mem_data_i[4]} {sram_ctrl_0/mem_data_i[5]} {sram_ctrl_0/mem_data_i[6]} {sram_ctrl_0/mem_data_i[7]} {sram_ctrl_0/mem_data_i[8]} {sram_ctrl_0/mem_data_i[9]} {sram_ctrl_0/mem_data_i[10]} {sram_ctrl_0/mem_data_i[11]} {sram_ctrl_0/mem_data_i[12]} {sram_ctrl_0/mem_data_i[13]} {sram_ctrl_0/mem_data_i[14]} {sram_ctrl_0/mem_data_i[15]} {sram_ctrl_0/mem_data_i[16]} {sram_ctrl_0/mem_data_i[17]} {sram_ctrl_0/mem_data_i[18]} {sram_ctrl_0/mem_data_i[19]} {sram_ctrl_0/mem_data_i[20]} {sram_ctrl_0/mem_data_i[21]} {sram_ctrl_0/mem_data_i[22]} {sram_ctrl_0/mem_data_i[23]} {sram_ctrl_0/mem_data_i[24]} {sram_ctrl_0/mem_data_i[25]} {sram_ctrl_0/mem_data_i[26]} {sram_ctrl_0/mem_data_i[27]} {sram_ctrl_0/mem_data_i[28]} {sram_ctrl_0/mem_data_i[29]} {sram_ctrl_0/mem_data_i[30]} {sram_ctrl_0/mem_data_i[31]}]]
connect_debug_port u_ila_0/probe18 [get_nets [list {sram_ctrl_0/ext_uart_rx[0]} {sram_ctrl_0/ext_uart_rx[1]} {sram_ctrl_0/ext_uart_rx[2]} {sram_ctrl_0/ext_uart_rx[3]} {sram_ctrl_0/ext_uart_rx[4]} {sram_ctrl_0/ext_uart_rx[5]} {sram_ctrl_0/ext_uart_rx[6]} {sram_ctrl_0/ext_uart_rx[7]}]]
connect_debug_port u_ila_0/probe19 [get_nets [list {sram_ctrl_0/read_dout[0]} {sram_ctrl_0/read_dout[1]} {sram_ctrl_0/read_dout[2]} {sram_ctrl_0/read_dout[3]} {sram_ctrl_0/read_dout[4]} {sram_ctrl_0/read_dout[5]} {sram_ctrl_0/read_dout[6]} {sram_ctrl_0/read_dout[7]}]]
connect_debug_port u_ila_0/probe47 [get_nets [list sram_ctrl_0/base_ram_oe_n]]
connect_debug_port u_ila_0/probe48 [get_nets [list sram_ctrl_0/base_ram_we_n]]
connect_debug_port u_ila_0/probe50 [get_nets [list sram_ctrl_0/ext_ram_oe_n]]
connect_debug_port u_ila_0/probe51 [get_nets [list sram_ctrl_0/ext_ram_we_n]]
connect_debug_port u_ila_0/probe52 [get_nets [list sram_ctrl_0/ext_uart_busy]]
connect_debug_port u_ila_0/probe53 [get_nets [list sram_ctrl_0/ext_uart_clear]]
connect_debug_port u_ila_0/probe54 [get_nets [list sram_ctrl_0/ext_uart_ready]]
connect_debug_port u_ila_0/probe55 [get_nets [list sram_ctrl_0/mem_ce_i]]
connect_debug_port u_ila_0/probe56 [get_nets [list sram_ctrl_0/mem_we_n]]
connect_debug_port u_ila_0/probe57 [get_nets [list sram_ctrl_0/read_empty]]
connect_debug_port u_ila_0/probe58 [get_nets [list sram_ctrl_0/read_full]]
connect_debug_port u_ila_0/probe59 [get_nets [list sram_ctrl_0/read_rd_en]]
connect_debug_port u_ila_0/probe60 [get_nets [list sram_ctrl_0/read_wr_en]]
connect_debug_port u_ila_0/probe61 [get_nets [list sram_ctrl_0/rxd]]
connect_debug_port u_ila_0/probe63 [get_nets [list sram_ctrl_0/trance_empty]]
connect_debug_port u_ila_0/probe64 [get_nets [list sram_ctrl_0/trance_full]]
connect_debug_port u_ila_0/probe65 [get_nets [list sram_ctrl_0/trance_rd_en]]
connect_debug_port u_ila_0/probe66 [get_nets [list sram_ctrl_0/trance_start]]
connect_debug_port u_ila_0/probe67 [get_nets [list sram_ctrl_0/trance_wr_en]]
connect_debug_port u_ila_0/probe68 [get_nets [list sram_ctrl_0/txd]]



create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 8192 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clock_gen/inst/clk_out1]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {sram_ctrl_double_try_0/base_ram_o[0]} {sram_ctrl_double_try_0/base_ram_o[1]} {sram_ctrl_double_try_0/base_ram_o[2]} {sram_ctrl_double_try_0/base_ram_o[3]} {sram_ctrl_double_try_0/base_ram_o[4]} {sram_ctrl_double_try_0/base_ram_o[5]} {sram_ctrl_double_try_0/base_ram_o[6]} {sram_ctrl_double_try_0/base_ram_o[7]} {sram_ctrl_double_try_0/base_ram_o[8]} {sram_ctrl_double_try_0/base_ram_o[9]} {sram_ctrl_double_try_0/base_ram_o[10]} {sram_ctrl_double_try_0/base_ram_o[11]} {sram_ctrl_double_try_0/base_ram_o[12]} {sram_ctrl_double_try_0/base_ram_o[13]} {sram_ctrl_double_try_0/base_ram_o[14]} {sram_ctrl_double_try_0/base_ram_o[15]} {sram_ctrl_double_try_0/base_ram_o[16]} {sram_ctrl_double_try_0/base_ram_o[17]} {sram_ctrl_double_try_0/base_ram_o[18]} {sram_ctrl_double_try_0/base_ram_o[19]} {sram_ctrl_double_try_0/base_ram_o[20]} {sram_ctrl_double_try_0/base_ram_o[21]} {sram_ctrl_double_try_0/base_ram_o[22]} {sram_ctrl_double_try_0/base_ram_o[23]} {sram_ctrl_double_try_0/base_ram_o[24]} {sram_ctrl_double_try_0/base_ram_o[25]} {sram_ctrl_double_try_0/base_ram_o[26]} {sram_ctrl_double_try_0/base_ram_o[27]} {sram_ctrl_double_try_0/base_ram_o[28]} {sram_ctrl_double_try_0/base_ram_o[29]} {sram_ctrl_double_try_0/base_ram_o[30]} {sram_ctrl_double_try_0/base_ram_o[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 20 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {sram_ctrl_double_try_0/ext_ram_addr[0]} {sram_ctrl_double_try_0/ext_ram_addr[1]} {sram_ctrl_double_try_0/ext_ram_addr[2]} {sram_ctrl_double_try_0/ext_ram_addr[3]} {sram_ctrl_double_try_0/ext_ram_addr[4]} {sram_ctrl_double_try_0/ext_ram_addr[5]} {sram_ctrl_double_try_0/ext_ram_addr[6]} {sram_ctrl_double_try_0/ext_ram_addr[7]} {sram_ctrl_double_try_0/ext_ram_addr[8]} {sram_ctrl_double_try_0/ext_ram_addr[9]} {sram_ctrl_double_try_0/ext_ram_addr[10]} {sram_ctrl_double_try_0/ext_ram_addr[11]} {sram_ctrl_double_try_0/ext_ram_addr[12]} {sram_ctrl_double_try_0/ext_ram_addr[13]} {sram_ctrl_double_try_0/ext_ram_addr[14]} {sram_ctrl_double_try_0/ext_ram_addr[15]} {sram_ctrl_double_try_0/ext_ram_addr[16]} {sram_ctrl_double_try_0/ext_ram_addr[17]} {sram_ctrl_double_try_0/ext_ram_addr[18]} {sram_ctrl_double_try_0/ext_ram_addr[19]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 4 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {sram_ctrl_double_try_0/ext_ram_be_n[0]} {sram_ctrl_double_try_0/ext_ram_be_n[1]} {sram_ctrl_double_try_0/ext_ram_be_n[2]} {sram_ctrl_double_try_0/ext_ram_be_n[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {sram_ctrl_double_try_0/ext_ram_o[0]} {sram_ctrl_double_try_0/ext_ram_o[1]} {sram_ctrl_double_try_0/ext_ram_o[2]} {sram_ctrl_double_try_0/ext_ram_o[3]} {sram_ctrl_double_try_0/ext_ram_o[4]} {sram_ctrl_double_try_0/ext_ram_o[5]} {sram_ctrl_double_try_0/ext_ram_o[6]} {sram_ctrl_double_try_0/ext_ram_o[7]} {sram_ctrl_double_try_0/ext_ram_o[8]} {sram_ctrl_double_try_0/ext_ram_o[9]} {sram_ctrl_double_try_0/ext_ram_o[10]} {sram_ctrl_double_try_0/ext_ram_o[11]} {sram_ctrl_double_try_0/ext_ram_o[12]} {sram_ctrl_double_try_0/ext_ram_o[13]} {sram_ctrl_double_try_0/ext_ram_o[14]} {sram_ctrl_double_try_0/ext_ram_o[15]} {sram_ctrl_double_try_0/ext_ram_o[16]} {sram_ctrl_double_try_0/ext_ram_o[17]} {sram_ctrl_double_try_0/ext_ram_o[18]} {sram_ctrl_double_try_0/ext_ram_o[19]} {sram_ctrl_double_try_0/ext_ram_o[20]} {sram_ctrl_double_try_0/ext_ram_o[21]} {sram_ctrl_double_try_0/ext_ram_o[22]} {sram_ctrl_double_try_0/ext_ram_o[23]} {sram_ctrl_double_try_0/ext_ram_o[24]} {sram_ctrl_double_try_0/ext_ram_o[25]} {sram_ctrl_double_try_0/ext_ram_o[26]} {sram_ctrl_double_try_0/ext_ram_o[27]} {sram_ctrl_double_try_0/ext_ram_o[28]} {sram_ctrl_double_try_0/ext_ram_o[29]} {sram_ctrl_double_try_0/ext_ram_o[30]} {sram_ctrl_double_try_0/ext_ram_o[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 20 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {sram_ctrl_double_try_0/base_ram_addr[0]} {sram_ctrl_double_try_0/base_ram_addr[1]} {sram_ctrl_double_try_0/base_ram_addr[2]} {sram_ctrl_double_try_0/base_ram_addr[3]} {sram_ctrl_double_try_0/base_ram_addr[4]} {sram_ctrl_double_try_0/base_ram_addr[5]} {sram_ctrl_double_try_0/base_ram_addr[6]} {sram_ctrl_double_try_0/base_ram_addr[7]} {sram_ctrl_double_try_0/base_ram_addr[8]} {sram_ctrl_double_try_0/base_ram_addr[9]} {sram_ctrl_double_try_0/base_ram_addr[10]} {sram_ctrl_double_try_0/base_ram_addr[11]} {sram_ctrl_double_try_0/base_ram_addr[12]} {sram_ctrl_double_try_0/base_ram_addr[13]} {sram_ctrl_double_try_0/base_ram_addr[14]} {sram_ctrl_double_try_0/base_ram_addr[15]} {sram_ctrl_double_try_0/base_ram_addr[16]} {sram_ctrl_double_try_0/base_ram_addr[17]} {sram_ctrl_double_try_0/base_ram_addr[18]} {sram_ctrl_double_try_0/base_ram_addr[19]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 4 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {sram_ctrl_double_try_0/base_ram_be_n[0]} {sram_ctrl_double_try_0/base_ram_be_n[1]} {sram_ctrl_double_try_0/base_ram_be_n[2]} {sram_ctrl_double_try_0/base_ram_be_n[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 4 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {sram_ctrl_double_try_0/mem_sel_n[0]} {sram_ctrl_double_try_0/mem_sel_n[1]} {sram_ctrl_double_try_0/mem_sel_n[2]} {sram_ctrl_double_try_0/mem_sel_n[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 8 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {sram_ctrl_double_try_0/trance_data[0]} {sram_ctrl_double_try_0/trance_data[1]} {sram_ctrl_double_try_0/trance_data[2]} {sram_ctrl_double_try_0/trance_data[3]} {sram_ctrl_double_try_0/trance_data[4]} {sram_ctrl_double_try_0/trance_data[5]} {sram_ctrl_double_try_0/trance_data[6]} {sram_ctrl_double_try_0/trance_data[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 32 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {sram_ctrl_double_try_0/mem_data_i[0]} {sram_ctrl_double_try_0/mem_data_i[1]} {sram_ctrl_double_try_0/mem_data_i[2]} {sram_ctrl_double_try_0/mem_data_i[3]} {sram_ctrl_double_try_0/mem_data_i[4]} {sram_ctrl_double_try_0/mem_data_i[5]} {sram_ctrl_double_try_0/mem_data_i[6]} {sram_ctrl_double_try_0/mem_data_i[7]} {sram_ctrl_double_try_0/mem_data_i[8]} {sram_ctrl_double_try_0/mem_data_i[9]} {sram_ctrl_double_try_0/mem_data_i[10]} {sram_ctrl_double_try_0/mem_data_i[11]} {sram_ctrl_double_try_0/mem_data_i[12]} {sram_ctrl_double_try_0/mem_data_i[13]} {sram_ctrl_double_try_0/mem_data_i[14]} {sram_ctrl_double_try_0/mem_data_i[15]} {sram_ctrl_double_try_0/mem_data_i[16]} {sram_ctrl_double_try_0/mem_data_i[17]} {sram_ctrl_double_try_0/mem_data_i[18]} {sram_ctrl_double_try_0/mem_data_i[19]} {sram_ctrl_double_try_0/mem_data_i[20]} {sram_ctrl_double_try_0/mem_data_i[21]} {sram_ctrl_double_try_0/mem_data_i[22]} {sram_ctrl_double_try_0/mem_data_i[23]} {sram_ctrl_double_try_0/mem_data_i[24]} {sram_ctrl_double_try_0/mem_data_i[25]} {sram_ctrl_double_try_0/mem_data_i[26]} {sram_ctrl_double_try_0/mem_data_i[27]} {sram_ctrl_double_try_0/mem_data_i[28]} {sram_ctrl_double_try_0/mem_data_i[29]} {sram_ctrl_double_try_0/mem_data_i[30]} {sram_ctrl_double_try_0/mem_data_i[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {sram_ctrl_double_try_0/serial_o[0]} {sram_ctrl_double_try_0/serial_o[1]} {sram_ctrl_double_try_0/serial_o[2]} {sram_ctrl_double_try_0/serial_o[3]} {sram_ctrl_double_try_0/serial_o[4]} {sram_ctrl_double_try_0/serial_o[5]} {sram_ctrl_double_try_0/serial_o[6]} {sram_ctrl_double_try_0/serial_o[7]} {sram_ctrl_double_try_0/serial_o[8]} {sram_ctrl_double_try_0/serial_o[9]} {sram_ctrl_double_try_0/serial_o[10]} {sram_ctrl_double_try_0/serial_o[11]} {sram_ctrl_double_try_0/serial_o[12]} {sram_ctrl_double_try_0/serial_o[13]} {sram_ctrl_double_try_0/serial_o[14]} {sram_ctrl_double_try_0/serial_o[15]} {sram_ctrl_double_try_0/serial_o[16]} {sram_ctrl_double_try_0/serial_o[17]} {sram_ctrl_double_try_0/serial_o[18]} {sram_ctrl_double_try_0/serial_o[19]} {sram_ctrl_double_try_0/serial_o[20]} {sram_ctrl_double_try_0/serial_o[21]} {sram_ctrl_double_try_0/serial_o[22]} {sram_ctrl_double_try_0/serial_o[23]} {sram_ctrl_double_try_0/serial_o[24]} {sram_ctrl_double_try_0/serial_o[25]} {sram_ctrl_double_try_0/serial_o[26]} {sram_ctrl_double_try_0/serial_o[27]} {sram_ctrl_double_try_0/serial_o[28]} {sram_ctrl_double_try_0/serial_o[29]} {sram_ctrl_double_try_0/serial_o[30]} {sram_ctrl_double_try_0/serial_o[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 8 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {sram_ctrl_double_try_0/read_dout[0]} {sram_ctrl_double_try_0/read_dout[1]} {sram_ctrl_double_try_0/read_dout[2]} {sram_ctrl_double_try_0/read_dout[3]} {sram_ctrl_double_try_0/read_dout[4]} {sram_ctrl_double_try_0/read_dout[5]} {sram_ctrl_double_try_0/read_dout[6]} {sram_ctrl_double_try_0/read_dout[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 8 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {sram_ctrl_double_try_0/ext_uart_tx[0]} {sram_ctrl_double_try_0/ext_uart_tx[1]} {sram_ctrl_double_try_0/ext_uart_tx[2]} {sram_ctrl_double_try_0/ext_uart_tx[3]} {sram_ctrl_double_try_0/ext_uart_tx[4]} {sram_ctrl_double_try_0/ext_uart_tx[5]} {sram_ctrl_double_try_0/ext_uart_tx[6]} {sram_ctrl_double_try_0/ext_uart_tx[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 32 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {sram_ctrl_double_try_0/mem_addr_i[0]} {sram_ctrl_double_try_0/mem_addr_i[1]} {sram_ctrl_double_try_0/mem_addr_i[2]} {sram_ctrl_double_try_0/mem_addr_i[3]} {sram_ctrl_double_try_0/mem_addr_i[4]} {sram_ctrl_double_try_0/mem_addr_i[5]} {sram_ctrl_double_try_0/mem_addr_i[6]} {sram_ctrl_double_try_0/mem_addr_i[7]} {sram_ctrl_double_try_0/mem_addr_i[8]} {sram_ctrl_double_try_0/mem_addr_i[9]} {sram_ctrl_double_try_0/mem_addr_i[10]} {sram_ctrl_double_try_0/mem_addr_i[11]} {sram_ctrl_double_try_0/mem_addr_i[12]} {sram_ctrl_double_try_0/mem_addr_i[13]} {sram_ctrl_double_try_0/mem_addr_i[14]} {sram_ctrl_double_try_0/mem_addr_i[15]} {sram_ctrl_double_try_0/mem_addr_i[16]} {sram_ctrl_double_try_0/mem_addr_i[17]} {sram_ctrl_double_try_0/mem_addr_i[18]} {sram_ctrl_double_try_0/mem_addr_i[19]} {sram_ctrl_double_try_0/mem_addr_i[20]} {sram_ctrl_double_try_0/mem_addr_i[21]} {sram_ctrl_double_try_0/mem_addr_i[22]} {sram_ctrl_double_try_0/mem_addr_i[23]} {sram_ctrl_double_try_0/mem_addr_i[24]} {sram_ctrl_double_try_0/mem_addr_i[25]} {sram_ctrl_double_try_0/mem_addr_i[26]} {sram_ctrl_double_try_0/mem_addr_i[27]} {sram_ctrl_double_try_0/mem_addr_i[28]} {sram_ctrl_double_try_0/mem_addr_i[29]} {sram_ctrl_double_try_0/mem_addr_i[30]} {sram_ctrl_double_try_0/mem_addr_i[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 8 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {sram_ctrl_double_try_0/ext_uart_rx[0]} {sram_ctrl_double_try_0/ext_uart_rx[1]} {sram_ctrl_double_try_0/ext_uart_rx[2]} {sram_ctrl_double_try_0/ext_uart_rx[3]} {sram_ctrl_double_try_0/ext_uart_rx[4]} {sram_ctrl_double_try_0/ext_uart_rx[5]} {sram_ctrl_double_try_0/ext_uart_rx[6]} {sram_ctrl_double_try_0/ext_uart_rx[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 32 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {sram_ctrl_double_try_0/ram_data_o[0]} {sram_ctrl_double_try_0/ram_data_o[1]} {sram_ctrl_double_try_0/ram_data_o[2]} {sram_ctrl_double_try_0/ram_data_o[3]} {sram_ctrl_double_try_0/ram_data_o[4]} {sram_ctrl_double_try_0/ram_data_o[5]} {sram_ctrl_double_try_0/ram_data_o[6]} {sram_ctrl_double_try_0/ram_data_o[7]} {sram_ctrl_double_try_0/ram_data_o[8]} {sram_ctrl_double_try_0/ram_data_o[9]} {sram_ctrl_double_try_0/ram_data_o[10]} {sram_ctrl_double_try_0/ram_data_o[11]} {sram_ctrl_double_try_0/ram_data_o[12]} {sram_ctrl_double_try_0/ram_data_o[13]} {sram_ctrl_double_try_0/ram_data_o[14]} {sram_ctrl_double_try_0/ram_data_o[15]} {sram_ctrl_double_try_0/ram_data_o[16]} {sram_ctrl_double_try_0/ram_data_o[17]} {sram_ctrl_double_try_0/ram_data_o[18]} {sram_ctrl_double_try_0/ram_data_o[19]} {sram_ctrl_double_try_0/ram_data_o[20]} {sram_ctrl_double_try_0/ram_data_o[21]} {sram_ctrl_double_try_0/ram_data_o[22]} {sram_ctrl_double_try_0/ram_data_o[23]} {sram_ctrl_double_try_0/ram_data_o[24]} {sram_ctrl_double_try_0/ram_data_o[25]} {sram_ctrl_double_try_0/ram_data_o[26]} {sram_ctrl_double_try_0/ram_data_o[27]} {sram_ctrl_double_try_0/ram_data_o[28]} {sram_ctrl_double_try_0/ram_data_o[29]} {sram_ctrl_double_try_0/ram_data_o[30]} {sram_ctrl_double_try_0/ram_data_o[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 8 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {sram_ctrl_double_try_0/trance_din[0]} {sram_ctrl_double_try_0/trance_din[1]} {sram_ctrl_double_try_0/trance_din[2]} {sram_ctrl_double_try_0/trance_din[3]} {sram_ctrl_double_try_0/trance_din[4]} {sram_ctrl_double_try_0/trance_din[5]} {sram_ctrl_double_try_0/trance_din[6]} {sram_ctrl_double_try_0/trance_din[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 32 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {trymips0/regfile1/watch_t0_8[0]} {trymips0/regfile1/watch_t0_8[1]} {trymips0/regfile1/watch_t0_8[2]} {trymips0/regfile1/watch_t0_8[3]} {trymips0/regfile1/watch_t0_8[4]} {trymips0/regfile1/watch_t0_8[5]} {trymips0/regfile1/watch_t0_8[6]} {trymips0/regfile1/watch_t0_8[7]} {trymips0/regfile1/watch_t0_8[8]} {trymips0/regfile1/watch_t0_8[9]} {trymips0/regfile1/watch_t0_8[10]} {trymips0/regfile1/watch_t0_8[11]} {trymips0/regfile1/watch_t0_8[12]} {trymips0/regfile1/watch_t0_8[13]} {trymips0/regfile1/watch_t0_8[14]} {trymips0/regfile1/watch_t0_8[15]} {trymips0/regfile1/watch_t0_8[16]} {trymips0/regfile1/watch_t0_8[17]} {trymips0/regfile1/watch_t0_8[18]} {trymips0/regfile1/watch_t0_8[19]} {trymips0/regfile1/watch_t0_8[20]} {trymips0/regfile1/watch_t0_8[21]} {trymips0/regfile1/watch_t0_8[22]} {trymips0/regfile1/watch_t0_8[23]} {trymips0/regfile1/watch_t0_8[24]} {trymips0/regfile1/watch_t0_8[25]} {trymips0/regfile1/watch_t0_8[26]} {trymips0/regfile1/watch_t0_8[27]} {trymips0/regfile1/watch_t0_8[28]} {trymips0/regfile1/watch_t0_8[29]} {trymips0/regfile1/watch_t0_8[30]} {trymips0/regfile1/watch_t0_8[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 32 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {trymips0/regfile1/watch_t4_12[0]} {trymips0/regfile1/watch_t4_12[1]} {trymips0/regfile1/watch_t4_12[2]} {trymips0/regfile1/watch_t4_12[3]} {trymips0/regfile1/watch_t4_12[4]} {trymips0/regfile1/watch_t4_12[5]} {trymips0/regfile1/watch_t4_12[6]} {trymips0/regfile1/watch_t4_12[7]} {trymips0/regfile1/watch_t4_12[8]} {trymips0/regfile1/watch_t4_12[9]} {trymips0/regfile1/watch_t4_12[10]} {trymips0/regfile1/watch_t4_12[11]} {trymips0/regfile1/watch_t4_12[12]} {trymips0/regfile1/watch_t4_12[13]} {trymips0/regfile1/watch_t4_12[14]} {trymips0/regfile1/watch_t4_12[15]} {trymips0/regfile1/watch_t4_12[16]} {trymips0/regfile1/watch_t4_12[17]} {trymips0/regfile1/watch_t4_12[18]} {trymips0/regfile1/watch_t4_12[19]} {trymips0/regfile1/watch_t4_12[20]} {trymips0/regfile1/watch_t4_12[21]} {trymips0/regfile1/watch_t4_12[22]} {trymips0/regfile1/watch_t4_12[23]} {trymips0/regfile1/watch_t4_12[24]} {trymips0/regfile1/watch_t4_12[25]} {trymips0/regfile1/watch_t4_12[26]} {trymips0/regfile1/watch_t4_12[27]} {trymips0/regfile1/watch_t4_12[28]} {trymips0/regfile1/watch_t4_12[29]} {trymips0/regfile1/watch_t4_12[30]} {trymips0/regfile1/watch_t4_12[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 32 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {trymips0/regfile1/watch_ra_31[0]} {trymips0/regfile1/watch_ra_31[1]} {trymips0/regfile1/watch_ra_31[2]} {trymips0/regfile1/watch_ra_31[3]} {trymips0/regfile1/watch_ra_31[4]} {trymips0/regfile1/watch_ra_31[5]} {trymips0/regfile1/watch_ra_31[6]} {trymips0/regfile1/watch_ra_31[7]} {trymips0/regfile1/watch_ra_31[8]} {trymips0/regfile1/watch_ra_31[9]} {trymips0/regfile1/watch_ra_31[10]} {trymips0/regfile1/watch_ra_31[11]} {trymips0/regfile1/watch_ra_31[12]} {trymips0/regfile1/watch_ra_31[13]} {trymips0/regfile1/watch_ra_31[14]} {trymips0/regfile1/watch_ra_31[15]} {trymips0/regfile1/watch_ra_31[16]} {trymips0/regfile1/watch_ra_31[17]} {trymips0/regfile1/watch_ra_31[18]} {trymips0/regfile1/watch_ra_31[19]} {trymips0/regfile1/watch_ra_31[20]} {trymips0/regfile1/watch_ra_31[21]} {trymips0/regfile1/watch_ra_31[22]} {trymips0/regfile1/watch_ra_31[23]} {trymips0/regfile1/watch_ra_31[24]} {trymips0/regfile1/watch_ra_31[25]} {trymips0/regfile1/watch_ra_31[26]} {trymips0/regfile1/watch_ra_31[27]} {trymips0/regfile1/watch_ra_31[28]} {trymips0/regfile1/watch_ra_31[29]} {trymips0/regfile1/watch_ra_31[30]} {trymips0/regfile1/watch_ra_31[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property port_width 32 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {trymips0/regfile1/watch_sp_29[0]} {trymips0/regfile1/watch_sp_29[1]} {trymips0/regfile1/watch_sp_29[2]} {trymips0/regfile1/watch_sp_29[3]} {trymips0/regfile1/watch_sp_29[4]} {trymips0/regfile1/watch_sp_29[5]} {trymips0/regfile1/watch_sp_29[6]} {trymips0/regfile1/watch_sp_29[7]} {trymips0/regfile1/watch_sp_29[8]} {trymips0/regfile1/watch_sp_29[9]} {trymips0/regfile1/watch_sp_29[10]} {trymips0/regfile1/watch_sp_29[11]} {trymips0/regfile1/watch_sp_29[12]} {trymips0/regfile1/watch_sp_29[13]} {trymips0/regfile1/watch_sp_29[14]} {trymips0/regfile1/watch_sp_29[15]} {trymips0/regfile1/watch_sp_29[16]} {trymips0/regfile1/watch_sp_29[17]} {trymips0/regfile1/watch_sp_29[18]} {trymips0/regfile1/watch_sp_29[19]} {trymips0/regfile1/watch_sp_29[20]} {trymips0/regfile1/watch_sp_29[21]} {trymips0/regfile1/watch_sp_29[22]} {trymips0/regfile1/watch_sp_29[23]} {trymips0/regfile1/watch_sp_29[24]} {trymips0/regfile1/watch_sp_29[25]} {trymips0/regfile1/watch_sp_29[26]} {trymips0/regfile1/watch_sp_29[27]} {trymips0/regfile1/watch_sp_29[28]} {trymips0/regfile1/watch_sp_29[29]} {trymips0/regfile1/watch_sp_29[30]} {trymips0/regfile1/watch_sp_29[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 32 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {trymips0/regfile1/watch_t1_9[0]} {trymips0/regfile1/watch_t1_9[1]} {trymips0/regfile1/watch_t1_9[2]} {trymips0/regfile1/watch_t1_9[3]} {trymips0/regfile1/watch_t1_9[4]} {trymips0/regfile1/watch_t1_9[5]} {trymips0/regfile1/watch_t1_9[6]} {trymips0/regfile1/watch_t1_9[7]} {trymips0/regfile1/watch_t1_9[8]} {trymips0/regfile1/watch_t1_9[9]} {trymips0/regfile1/watch_t1_9[10]} {trymips0/regfile1/watch_t1_9[11]} {trymips0/regfile1/watch_t1_9[12]} {trymips0/regfile1/watch_t1_9[13]} {trymips0/regfile1/watch_t1_9[14]} {trymips0/regfile1/watch_t1_9[15]} {trymips0/regfile1/watch_t1_9[16]} {trymips0/regfile1/watch_t1_9[17]} {trymips0/regfile1/watch_t1_9[18]} {trymips0/regfile1/watch_t1_9[19]} {trymips0/regfile1/watch_t1_9[20]} {trymips0/regfile1/watch_t1_9[21]} {trymips0/regfile1/watch_t1_9[22]} {trymips0/regfile1/watch_t1_9[23]} {trymips0/regfile1/watch_t1_9[24]} {trymips0/regfile1/watch_t1_9[25]} {trymips0/regfile1/watch_t1_9[26]} {trymips0/regfile1/watch_t1_9[27]} {trymips0/regfile1/watch_t1_9[28]} {trymips0/regfile1/watch_t1_9[29]} {trymips0/regfile1/watch_t1_9[30]} {trymips0/regfile1/watch_t1_9[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
set_property port_width 32 [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {trymips0/regfile1/watch_t5_13[0]} {trymips0/regfile1/watch_t5_13[1]} {trymips0/regfile1/watch_t5_13[2]} {trymips0/regfile1/watch_t5_13[3]} {trymips0/regfile1/watch_t5_13[4]} {trymips0/regfile1/watch_t5_13[5]} {trymips0/regfile1/watch_t5_13[6]} {trymips0/regfile1/watch_t5_13[7]} {trymips0/regfile1/watch_t5_13[8]} {trymips0/regfile1/watch_t5_13[9]} {trymips0/regfile1/watch_t5_13[10]} {trymips0/regfile1/watch_t5_13[11]} {trymips0/regfile1/watch_t5_13[12]} {trymips0/regfile1/watch_t5_13[13]} {trymips0/regfile1/watch_t5_13[14]} {trymips0/regfile1/watch_t5_13[15]} {trymips0/regfile1/watch_t5_13[16]} {trymips0/regfile1/watch_t5_13[17]} {trymips0/regfile1/watch_t5_13[18]} {trymips0/regfile1/watch_t5_13[19]} {trymips0/regfile1/watch_t5_13[20]} {trymips0/regfile1/watch_t5_13[21]} {trymips0/regfile1/watch_t5_13[22]} {trymips0/regfile1/watch_t5_13[23]} {trymips0/regfile1/watch_t5_13[24]} {trymips0/regfile1/watch_t5_13[25]} {trymips0/regfile1/watch_t5_13[26]} {trymips0/regfile1/watch_t5_13[27]} {trymips0/regfile1/watch_t5_13[28]} {trymips0/regfile1/watch_t5_13[29]} {trymips0/regfile1/watch_t5_13[30]} {trymips0/regfile1/watch_t5_13[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
set_property port_width 32 [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {trymips0/regfile1/watch_s4_20[0]} {trymips0/regfile1/watch_s4_20[1]} {trymips0/regfile1/watch_s4_20[2]} {trymips0/regfile1/watch_s4_20[3]} {trymips0/regfile1/watch_s4_20[4]} {trymips0/regfile1/watch_s4_20[5]} {trymips0/regfile1/watch_s4_20[6]} {trymips0/regfile1/watch_s4_20[7]} {trymips0/regfile1/watch_s4_20[8]} {trymips0/regfile1/watch_s4_20[9]} {trymips0/regfile1/watch_s4_20[10]} {trymips0/regfile1/watch_s4_20[11]} {trymips0/regfile1/watch_s4_20[12]} {trymips0/regfile1/watch_s4_20[13]} {trymips0/regfile1/watch_s4_20[14]} {trymips0/regfile1/watch_s4_20[15]} {trymips0/regfile1/watch_s4_20[16]} {trymips0/regfile1/watch_s4_20[17]} {trymips0/regfile1/watch_s4_20[18]} {trymips0/regfile1/watch_s4_20[19]} {trymips0/regfile1/watch_s4_20[20]} {trymips0/regfile1/watch_s4_20[21]} {trymips0/regfile1/watch_s4_20[22]} {trymips0/regfile1/watch_s4_20[23]} {trymips0/regfile1/watch_s4_20[24]} {trymips0/regfile1/watch_s4_20[25]} {trymips0/regfile1/watch_s4_20[26]} {trymips0/regfile1/watch_s4_20[27]} {trymips0/regfile1/watch_s4_20[28]} {trymips0/regfile1/watch_s4_20[29]} {trymips0/regfile1/watch_s4_20[30]} {trymips0/regfile1/watch_s4_20[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
set_property port_width 32 [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {trymips0/regfile1/watch_s0_16[0]} {trymips0/regfile1/watch_s0_16[1]} {trymips0/regfile1/watch_s0_16[2]} {trymips0/regfile1/watch_s0_16[3]} {trymips0/regfile1/watch_s0_16[4]} {trymips0/regfile1/watch_s0_16[5]} {trymips0/regfile1/watch_s0_16[6]} {trymips0/regfile1/watch_s0_16[7]} {trymips0/regfile1/watch_s0_16[8]} {trymips0/regfile1/watch_s0_16[9]} {trymips0/regfile1/watch_s0_16[10]} {trymips0/regfile1/watch_s0_16[11]} {trymips0/regfile1/watch_s0_16[12]} {trymips0/regfile1/watch_s0_16[13]} {trymips0/regfile1/watch_s0_16[14]} {trymips0/regfile1/watch_s0_16[15]} {trymips0/regfile1/watch_s0_16[16]} {trymips0/regfile1/watch_s0_16[17]} {trymips0/regfile1/watch_s0_16[18]} {trymips0/regfile1/watch_s0_16[19]} {trymips0/regfile1/watch_s0_16[20]} {trymips0/regfile1/watch_s0_16[21]} {trymips0/regfile1/watch_s0_16[22]} {trymips0/regfile1/watch_s0_16[23]} {trymips0/regfile1/watch_s0_16[24]} {trymips0/regfile1/watch_s0_16[25]} {trymips0/regfile1/watch_s0_16[26]} {trymips0/regfile1/watch_s0_16[27]} {trymips0/regfile1/watch_s0_16[28]} {trymips0/regfile1/watch_s0_16[29]} {trymips0/regfile1/watch_s0_16[30]} {trymips0/regfile1/watch_s0_16[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
set_property port_width 32 [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {trymips0/regfile1/watch_a2_6[0]} {trymips0/regfile1/watch_a2_6[1]} {trymips0/regfile1/watch_a2_6[2]} {trymips0/regfile1/watch_a2_6[3]} {trymips0/regfile1/watch_a2_6[4]} {trymips0/regfile1/watch_a2_6[5]} {trymips0/regfile1/watch_a2_6[6]} {trymips0/regfile1/watch_a2_6[7]} {trymips0/regfile1/watch_a2_6[8]} {trymips0/regfile1/watch_a2_6[9]} {trymips0/regfile1/watch_a2_6[10]} {trymips0/regfile1/watch_a2_6[11]} {trymips0/regfile1/watch_a2_6[12]} {trymips0/regfile1/watch_a2_6[13]} {trymips0/regfile1/watch_a2_6[14]} {trymips0/regfile1/watch_a2_6[15]} {trymips0/regfile1/watch_a2_6[16]} {trymips0/regfile1/watch_a2_6[17]} {trymips0/regfile1/watch_a2_6[18]} {trymips0/regfile1/watch_a2_6[19]} {trymips0/regfile1/watch_a2_6[20]} {trymips0/regfile1/watch_a2_6[21]} {trymips0/regfile1/watch_a2_6[22]} {trymips0/regfile1/watch_a2_6[23]} {trymips0/regfile1/watch_a2_6[24]} {trymips0/regfile1/watch_a2_6[25]} {trymips0/regfile1/watch_a2_6[26]} {trymips0/regfile1/watch_a2_6[27]} {trymips0/regfile1/watch_a2_6[28]} {trymips0/regfile1/watch_a2_6[29]} {trymips0/regfile1/watch_a2_6[30]} {trymips0/regfile1/watch_a2_6[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
set_property port_width 32 [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {trymips0/regfile1/watch_fp_30[0]} {trymips0/regfile1/watch_fp_30[1]} {trymips0/regfile1/watch_fp_30[2]} {trymips0/regfile1/watch_fp_30[3]} {trymips0/regfile1/watch_fp_30[4]} {trymips0/regfile1/watch_fp_30[5]} {trymips0/regfile1/watch_fp_30[6]} {trymips0/regfile1/watch_fp_30[7]} {trymips0/regfile1/watch_fp_30[8]} {trymips0/regfile1/watch_fp_30[9]} {trymips0/regfile1/watch_fp_30[10]} {trymips0/regfile1/watch_fp_30[11]} {trymips0/regfile1/watch_fp_30[12]} {trymips0/regfile1/watch_fp_30[13]} {trymips0/regfile1/watch_fp_30[14]} {trymips0/regfile1/watch_fp_30[15]} {trymips0/regfile1/watch_fp_30[16]} {trymips0/regfile1/watch_fp_30[17]} {trymips0/regfile1/watch_fp_30[18]} {trymips0/regfile1/watch_fp_30[19]} {trymips0/regfile1/watch_fp_30[20]} {trymips0/regfile1/watch_fp_30[21]} {trymips0/regfile1/watch_fp_30[22]} {trymips0/regfile1/watch_fp_30[23]} {trymips0/regfile1/watch_fp_30[24]} {trymips0/regfile1/watch_fp_30[25]} {trymips0/regfile1/watch_fp_30[26]} {trymips0/regfile1/watch_fp_30[27]} {trymips0/regfile1/watch_fp_30[28]} {trymips0/regfile1/watch_fp_30[29]} {trymips0/regfile1/watch_fp_30[30]} {trymips0/regfile1/watch_fp_30[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
set_property port_width 32 [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {trymips0/regfile1/watch_s5_21[0]} {trymips0/regfile1/watch_s5_21[1]} {trymips0/regfile1/watch_s5_21[2]} {trymips0/regfile1/watch_s5_21[3]} {trymips0/regfile1/watch_s5_21[4]} {trymips0/regfile1/watch_s5_21[5]} {trymips0/regfile1/watch_s5_21[6]} {trymips0/regfile1/watch_s5_21[7]} {trymips0/regfile1/watch_s5_21[8]} {trymips0/regfile1/watch_s5_21[9]} {trymips0/regfile1/watch_s5_21[10]} {trymips0/regfile1/watch_s5_21[11]} {trymips0/regfile1/watch_s5_21[12]} {trymips0/regfile1/watch_s5_21[13]} {trymips0/regfile1/watch_s5_21[14]} {trymips0/regfile1/watch_s5_21[15]} {trymips0/regfile1/watch_s5_21[16]} {trymips0/regfile1/watch_s5_21[17]} {trymips0/regfile1/watch_s5_21[18]} {trymips0/regfile1/watch_s5_21[19]} {trymips0/regfile1/watch_s5_21[20]} {trymips0/regfile1/watch_s5_21[21]} {trymips0/regfile1/watch_s5_21[22]} {trymips0/regfile1/watch_s5_21[23]} {trymips0/regfile1/watch_s5_21[24]} {trymips0/regfile1/watch_s5_21[25]} {trymips0/regfile1/watch_s5_21[26]} {trymips0/regfile1/watch_s5_21[27]} {trymips0/regfile1/watch_s5_21[28]} {trymips0/regfile1/watch_s5_21[29]} {trymips0/regfile1/watch_s5_21[30]} {trymips0/regfile1/watch_s5_21[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
set_property port_width 32 [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {trymips0/regfile1/watch_at_1[0]} {trymips0/regfile1/watch_at_1[1]} {trymips0/regfile1/watch_at_1[2]} {trymips0/regfile1/watch_at_1[3]} {trymips0/regfile1/watch_at_1[4]} {trymips0/regfile1/watch_at_1[5]} {trymips0/regfile1/watch_at_1[6]} {trymips0/regfile1/watch_at_1[7]} {trymips0/regfile1/watch_at_1[8]} {trymips0/regfile1/watch_at_1[9]} {trymips0/regfile1/watch_at_1[10]} {trymips0/regfile1/watch_at_1[11]} {trymips0/regfile1/watch_at_1[12]} {trymips0/regfile1/watch_at_1[13]} {trymips0/regfile1/watch_at_1[14]} {trymips0/regfile1/watch_at_1[15]} {trymips0/regfile1/watch_at_1[16]} {trymips0/regfile1/watch_at_1[17]} {trymips0/regfile1/watch_at_1[18]} {trymips0/regfile1/watch_at_1[19]} {trymips0/regfile1/watch_at_1[20]} {trymips0/regfile1/watch_at_1[21]} {trymips0/regfile1/watch_at_1[22]} {trymips0/regfile1/watch_at_1[23]} {trymips0/regfile1/watch_at_1[24]} {trymips0/regfile1/watch_at_1[25]} {trymips0/regfile1/watch_at_1[26]} {trymips0/regfile1/watch_at_1[27]} {trymips0/regfile1/watch_at_1[28]} {trymips0/regfile1/watch_at_1[29]} {trymips0/regfile1/watch_at_1[30]} {trymips0/regfile1/watch_at_1[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
set_property port_width 32 [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list {trymips0/regfile1/watch_t9_25[0]} {trymips0/regfile1/watch_t9_25[1]} {trymips0/regfile1/watch_t9_25[2]} {trymips0/regfile1/watch_t9_25[3]} {trymips0/regfile1/watch_t9_25[4]} {trymips0/regfile1/watch_t9_25[5]} {trymips0/regfile1/watch_t9_25[6]} {trymips0/regfile1/watch_t9_25[7]} {trymips0/regfile1/watch_t9_25[8]} {trymips0/regfile1/watch_t9_25[9]} {trymips0/regfile1/watch_t9_25[10]} {trymips0/regfile1/watch_t9_25[11]} {trymips0/regfile1/watch_t9_25[12]} {trymips0/regfile1/watch_t9_25[13]} {trymips0/regfile1/watch_t9_25[14]} {trymips0/regfile1/watch_t9_25[15]} {trymips0/regfile1/watch_t9_25[16]} {trymips0/regfile1/watch_t9_25[17]} {trymips0/regfile1/watch_t9_25[18]} {trymips0/regfile1/watch_t9_25[19]} {trymips0/regfile1/watch_t9_25[20]} {trymips0/regfile1/watch_t9_25[21]} {trymips0/regfile1/watch_t9_25[22]} {trymips0/regfile1/watch_t9_25[23]} {trymips0/regfile1/watch_t9_25[24]} {trymips0/regfile1/watch_t9_25[25]} {trymips0/regfile1/watch_t9_25[26]} {trymips0/regfile1/watch_t9_25[27]} {trymips0/regfile1/watch_t9_25[28]} {trymips0/regfile1/watch_t9_25[29]} {trymips0/regfile1/watch_t9_25[30]} {trymips0/regfile1/watch_t9_25[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
set_property port_width 32 [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list {trymips0/regfile1/watch_a3_7[0]} {trymips0/regfile1/watch_a3_7[1]} {trymips0/regfile1/watch_a3_7[2]} {trymips0/regfile1/watch_a3_7[3]} {trymips0/regfile1/watch_a3_7[4]} {trymips0/regfile1/watch_a3_7[5]} {trymips0/regfile1/watch_a3_7[6]} {trymips0/regfile1/watch_a3_7[7]} {trymips0/regfile1/watch_a3_7[8]} {trymips0/regfile1/watch_a3_7[9]} {trymips0/regfile1/watch_a3_7[10]} {trymips0/regfile1/watch_a3_7[11]} {trymips0/regfile1/watch_a3_7[12]} {trymips0/regfile1/watch_a3_7[13]} {trymips0/regfile1/watch_a3_7[14]} {trymips0/regfile1/watch_a3_7[15]} {trymips0/regfile1/watch_a3_7[16]} {trymips0/regfile1/watch_a3_7[17]} {trymips0/regfile1/watch_a3_7[18]} {trymips0/regfile1/watch_a3_7[19]} {trymips0/regfile1/watch_a3_7[20]} {trymips0/regfile1/watch_a3_7[21]} {trymips0/regfile1/watch_a3_7[22]} {trymips0/regfile1/watch_a3_7[23]} {trymips0/regfile1/watch_a3_7[24]} {trymips0/regfile1/watch_a3_7[25]} {trymips0/regfile1/watch_a3_7[26]} {trymips0/regfile1/watch_a3_7[27]} {trymips0/regfile1/watch_a3_7[28]} {trymips0/regfile1/watch_a3_7[29]} {trymips0/regfile1/watch_a3_7[30]} {trymips0/regfile1/watch_a3_7[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
set_property port_width 32 [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list {trymips0/regfile1/watch_gp_28[0]} {trymips0/regfile1/watch_gp_28[1]} {trymips0/regfile1/watch_gp_28[2]} {trymips0/regfile1/watch_gp_28[3]} {trymips0/regfile1/watch_gp_28[4]} {trymips0/regfile1/watch_gp_28[5]} {trymips0/regfile1/watch_gp_28[6]} {trymips0/regfile1/watch_gp_28[7]} {trymips0/regfile1/watch_gp_28[8]} {trymips0/regfile1/watch_gp_28[9]} {trymips0/regfile1/watch_gp_28[10]} {trymips0/regfile1/watch_gp_28[11]} {trymips0/regfile1/watch_gp_28[12]} {trymips0/regfile1/watch_gp_28[13]} {trymips0/regfile1/watch_gp_28[14]} {trymips0/regfile1/watch_gp_28[15]} {trymips0/regfile1/watch_gp_28[16]} {trymips0/regfile1/watch_gp_28[17]} {trymips0/regfile1/watch_gp_28[18]} {trymips0/regfile1/watch_gp_28[19]} {trymips0/regfile1/watch_gp_28[20]} {trymips0/regfile1/watch_gp_28[21]} {trymips0/regfile1/watch_gp_28[22]} {trymips0/regfile1/watch_gp_28[23]} {trymips0/regfile1/watch_gp_28[24]} {trymips0/regfile1/watch_gp_28[25]} {trymips0/regfile1/watch_gp_28[26]} {trymips0/regfile1/watch_gp_28[27]} {trymips0/regfile1/watch_gp_28[28]} {trymips0/regfile1/watch_gp_28[29]} {trymips0/regfile1/watch_gp_28[30]} {trymips0/regfile1/watch_gp_28[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
set_property port_width 32 [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list {trymips0/regfile1/watch_s3_19[0]} {trymips0/regfile1/watch_s3_19[1]} {trymips0/regfile1/watch_s3_19[2]} {trymips0/regfile1/watch_s3_19[3]} {trymips0/regfile1/watch_s3_19[4]} {trymips0/regfile1/watch_s3_19[5]} {trymips0/regfile1/watch_s3_19[6]} {trymips0/regfile1/watch_s3_19[7]} {trymips0/regfile1/watch_s3_19[8]} {trymips0/regfile1/watch_s3_19[9]} {trymips0/regfile1/watch_s3_19[10]} {trymips0/regfile1/watch_s3_19[11]} {trymips0/regfile1/watch_s3_19[12]} {trymips0/regfile1/watch_s3_19[13]} {trymips0/regfile1/watch_s3_19[14]} {trymips0/regfile1/watch_s3_19[15]} {trymips0/regfile1/watch_s3_19[16]} {trymips0/regfile1/watch_s3_19[17]} {trymips0/regfile1/watch_s3_19[18]} {trymips0/regfile1/watch_s3_19[19]} {trymips0/regfile1/watch_s3_19[20]} {trymips0/regfile1/watch_s3_19[21]} {trymips0/regfile1/watch_s3_19[22]} {trymips0/regfile1/watch_s3_19[23]} {trymips0/regfile1/watch_s3_19[24]} {trymips0/regfile1/watch_s3_19[25]} {trymips0/regfile1/watch_s3_19[26]} {trymips0/regfile1/watch_s3_19[27]} {trymips0/regfile1/watch_s3_19[28]} {trymips0/regfile1/watch_s3_19[29]} {trymips0/regfile1/watch_s3_19[30]} {trymips0/regfile1/watch_s3_19[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
set_property port_width 32 [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list {trymips0/regfile1/watch_s1_17[0]} {trymips0/regfile1/watch_s1_17[1]} {trymips0/regfile1/watch_s1_17[2]} {trymips0/regfile1/watch_s1_17[3]} {trymips0/regfile1/watch_s1_17[4]} {trymips0/regfile1/watch_s1_17[5]} {trymips0/regfile1/watch_s1_17[6]} {trymips0/regfile1/watch_s1_17[7]} {trymips0/regfile1/watch_s1_17[8]} {trymips0/regfile1/watch_s1_17[9]} {trymips0/regfile1/watch_s1_17[10]} {trymips0/regfile1/watch_s1_17[11]} {trymips0/regfile1/watch_s1_17[12]} {trymips0/regfile1/watch_s1_17[13]} {trymips0/regfile1/watch_s1_17[14]} {trymips0/regfile1/watch_s1_17[15]} {trymips0/regfile1/watch_s1_17[16]} {trymips0/regfile1/watch_s1_17[17]} {trymips0/regfile1/watch_s1_17[18]} {trymips0/regfile1/watch_s1_17[19]} {trymips0/regfile1/watch_s1_17[20]} {trymips0/regfile1/watch_s1_17[21]} {trymips0/regfile1/watch_s1_17[22]} {trymips0/regfile1/watch_s1_17[23]} {trymips0/regfile1/watch_s1_17[24]} {trymips0/regfile1/watch_s1_17[25]} {trymips0/regfile1/watch_s1_17[26]} {trymips0/regfile1/watch_s1_17[27]} {trymips0/regfile1/watch_s1_17[28]} {trymips0/regfile1/watch_s1_17[29]} {trymips0/regfile1/watch_s1_17[30]} {trymips0/regfile1/watch_s1_17[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
set_property port_width 32 [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list {trymips0/regfile1/watch_s6_22[0]} {trymips0/regfile1/watch_s6_22[1]} {trymips0/regfile1/watch_s6_22[2]} {trymips0/regfile1/watch_s6_22[3]} {trymips0/regfile1/watch_s6_22[4]} {trymips0/regfile1/watch_s6_22[5]} {trymips0/regfile1/watch_s6_22[6]} {trymips0/regfile1/watch_s6_22[7]} {trymips0/regfile1/watch_s6_22[8]} {trymips0/regfile1/watch_s6_22[9]} {trymips0/regfile1/watch_s6_22[10]} {trymips0/regfile1/watch_s6_22[11]} {trymips0/regfile1/watch_s6_22[12]} {trymips0/regfile1/watch_s6_22[13]} {trymips0/regfile1/watch_s6_22[14]} {trymips0/regfile1/watch_s6_22[15]} {trymips0/regfile1/watch_s6_22[16]} {trymips0/regfile1/watch_s6_22[17]} {trymips0/regfile1/watch_s6_22[18]} {trymips0/regfile1/watch_s6_22[19]} {trymips0/regfile1/watch_s6_22[20]} {trymips0/regfile1/watch_s6_22[21]} {trymips0/regfile1/watch_s6_22[22]} {trymips0/regfile1/watch_s6_22[23]} {trymips0/regfile1/watch_s6_22[24]} {trymips0/regfile1/watch_s6_22[25]} {trymips0/regfile1/watch_s6_22[26]} {trymips0/regfile1/watch_s6_22[27]} {trymips0/regfile1/watch_s6_22[28]} {trymips0/regfile1/watch_s6_22[29]} {trymips0/regfile1/watch_s6_22[30]} {trymips0/regfile1/watch_s6_22[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
set_property port_width 32 [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list {trymips0/regfile1/watch_t7_15[0]} {trymips0/regfile1/watch_t7_15[1]} {trymips0/regfile1/watch_t7_15[2]} {trymips0/regfile1/watch_t7_15[3]} {trymips0/regfile1/watch_t7_15[4]} {trymips0/regfile1/watch_t7_15[5]} {trymips0/regfile1/watch_t7_15[6]} {trymips0/regfile1/watch_t7_15[7]} {trymips0/regfile1/watch_t7_15[8]} {trymips0/regfile1/watch_t7_15[9]} {trymips0/regfile1/watch_t7_15[10]} {trymips0/regfile1/watch_t7_15[11]} {trymips0/regfile1/watch_t7_15[12]} {trymips0/regfile1/watch_t7_15[13]} {trymips0/regfile1/watch_t7_15[14]} {trymips0/regfile1/watch_t7_15[15]} {trymips0/regfile1/watch_t7_15[16]} {trymips0/regfile1/watch_t7_15[17]} {trymips0/regfile1/watch_t7_15[18]} {trymips0/regfile1/watch_t7_15[19]} {trymips0/regfile1/watch_t7_15[20]} {trymips0/regfile1/watch_t7_15[21]} {trymips0/regfile1/watch_t7_15[22]} {trymips0/regfile1/watch_t7_15[23]} {trymips0/regfile1/watch_t7_15[24]} {trymips0/regfile1/watch_t7_15[25]} {trymips0/regfile1/watch_t7_15[26]} {trymips0/regfile1/watch_t7_15[27]} {trymips0/regfile1/watch_t7_15[28]} {trymips0/regfile1/watch_t7_15[29]} {trymips0/regfile1/watch_t7_15[30]} {trymips0/regfile1/watch_t7_15[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
set_property port_width 32 [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list {trymips0/regfile1/watch_v1_3[0]} {trymips0/regfile1/watch_v1_3[1]} {trymips0/regfile1/watch_v1_3[2]} {trymips0/regfile1/watch_v1_3[3]} {trymips0/regfile1/watch_v1_3[4]} {trymips0/regfile1/watch_v1_3[5]} {trymips0/regfile1/watch_v1_3[6]} {trymips0/regfile1/watch_v1_3[7]} {trymips0/regfile1/watch_v1_3[8]} {trymips0/regfile1/watch_v1_3[9]} {trymips0/regfile1/watch_v1_3[10]} {trymips0/regfile1/watch_v1_3[11]} {trymips0/regfile1/watch_v1_3[12]} {trymips0/regfile1/watch_v1_3[13]} {trymips0/regfile1/watch_v1_3[14]} {trymips0/regfile1/watch_v1_3[15]} {trymips0/regfile1/watch_v1_3[16]} {trymips0/regfile1/watch_v1_3[17]} {trymips0/regfile1/watch_v1_3[18]} {trymips0/regfile1/watch_v1_3[19]} {trymips0/regfile1/watch_v1_3[20]} {trymips0/regfile1/watch_v1_3[21]} {trymips0/regfile1/watch_v1_3[22]} {trymips0/regfile1/watch_v1_3[23]} {trymips0/regfile1/watch_v1_3[24]} {trymips0/regfile1/watch_v1_3[25]} {trymips0/regfile1/watch_v1_3[26]} {trymips0/regfile1/watch_v1_3[27]} {trymips0/regfile1/watch_v1_3[28]} {trymips0/regfile1/watch_v1_3[29]} {trymips0/regfile1/watch_v1_3[30]} {trymips0/regfile1/watch_v1_3[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
set_property port_width 32 [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list {trymips0/regfile1/watch_t2_10[0]} {trymips0/regfile1/watch_t2_10[1]} {trymips0/regfile1/watch_t2_10[2]} {trymips0/regfile1/watch_t2_10[3]} {trymips0/regfile1/watch_t2_10[4]} {trymips0/regfile1/watch_t2_10[5]} {trymips0/regfile1/watch_t2_10[6]} {trymips0/regfile1/watch_t2_10[7]} {trymips0/regfile1/watch_t2_10[8]} {trymips0/regfile1/watch_t2_10[9]} {trymips0/regfile1/watch_t2_10[10]} {trymips0/regfile1/watch_t2_10[11]} {trymips0/regfile1/watch_t2_10[12]} {trymips0/regfile1/watch_t2_10[13]} {trymips0/regfile1/watch_t2_10[14]} {trymips0/regfile1/watch_t2_10[15]} {trymips0/regfile1/watch_t2_10[16]} {trymips0/regfile1/watch_t2_10[17]} {trymips0/regfile1/watch_t2_10[18]} {trymips0/regfile1/watch_t2_10[19]} {trymips0/regfile1/watch_t2_10[20]} {trymips0/regfile1/watch_t2_10[21]} {trymips0/regfile1/watch_t2_10[22]} {trymips0/regfile1/watch_t2_10[23]} {trymips0/regfile1/watch_t2_10[24]} {trymips0/regfile1/watch_t2_10[25]} {trymips0/regfile1/watch_t2_10[26]} {trymips0/regfile1/watch_t2_10[27]} {trymips0/regfile1/watch_t2_10[28]} {trymips0/regfile1/watch_t2_10[29]} {trymips0/regfile1/watch_t2_10[30]} {trymips0/regfile1/watch_t2_10[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
set_property port_width 32 [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list {trymips0/regfile1/watch_a1_5[0]} {trymips0/regfile1/watch_a1_5[1]} {trymips0/regfile1/watch_a1_5[2]} {trymips0/regfile1/watch_a1_5[3]} {trymips0/regfile1/watch_a1_5[4]} {trymips0/regfile1/watch_a1_5[5]} {trymips0/regfile1/watch_a1_5[6]} {trymips0/regfile1/watch_a1_5[7]} {trymips0/regfile1/watch_a1_5[8]} {trymips0/regfile1/watch_a1_5[9]} {trymips0/regfile1/watch_a1_5[10]} {trymips0/regfile1/watch_a1_5[11]} {trymips0/regfile1/watch_a1_5[12]} {trymips0/regfile1/watch_a1_5[13]} {trymips0/regfile1/watch_a1_5[14]} {trymips0/regfile1/watch_a1_5[15]} {trymips0/regfile1/watch_a1_5[16]} {trymips0/regfile1/watch_a1_5[17]} {trymips0/regfile1/watch_a1_5[18]} {trymips0/regfile1/watch_a1_5[19]} {trymips0/regfile1/watch_a1_5[20]} {trymips0/regfile1/watch_a1_5[21]} {trymips0/regfile1/watch_a1_5[22]} {trymips0/regfile1/watch_a1_5[23]} {trymips0/regfile1/watch_a1_5[24]} {trymips0/regfile1/watch_a1_5[25]} {trymips0/regfile1/watch_a1_5[26]} {trymips0/regfile1/watch_a1_5[27]} {trymips0/regfile1/watch_a1_5[28]} {trymips0/regfile1/watch_a1_5[29]} {trymips0/regfile1/watch_a1_5[30]} {trymips0/regfile1/watch_a1_5[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
set_property port_width 32 [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list {trymips0/regfile1/watch_27[0]} {trymips0/regfile1/watch_27[1]} {trymips0/regfile1/watch_27[2]} {trymips0/regfile1/watch_27[3]} {trymips0/regfile1/watch_27[4]} {trymips0/regfile1/watch_27[5]} {trymips0/regfile1/watch_27[6]} {trymips0/regfile1/watch_27[7]} {trymips0/regfile1/watch_27[8]} {trymips0/regfile1/watch_27[9]} {trymips0/regfile1/watch_27[10]} {trymips0/regfile1/watch_27[11]} {trymips0/regfile1/watch_27[12]} {trymips0/regfile1/watch_27[13]} {trymips0/regfile1/watch_27[14]} {trymips0/regfile1/watch_27[15]} {trymips0/regfile1/watch_27[16]} {trymips0/regfile1/watch_27[17]} {trymips0/regfile1/watch_27[18]} {trymips0/regfile1/watch_27[19]} {trymips0/regfile1/watch_27[20]} {trymips0/regfile1/watch_27[21]} {trymips0/regfile1/watch_27[22]} {trymips0/regfile1/watch_27[23]} {trymips0/regfile1/watch_27[24]} {trymips0/regfile1/watch_27[25]} {trymips0/regfile1/watch_27[26]} {trymips0/regfile1/watch_27[27]} {trymips0/regfile1/watch_27[28]} {trymips0/regfile1/watch_27[29]} {trymips0/regfile1/watch_27[30]} {trymips0/regfile1/watch_27[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
set_property port_width 32 [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list {trymips0/regfile1/watch_s2_18[0]} {trymips0/regfile1/watch_s2_18[1]} {trymips0/regfile1/watch_s2_18[2]} {trymips0/regfile1/watch_s2_18[3]} {trymips0/regfile1/watch_s2_18[4]} {trymips0/regfile1/watch_s2_18[5]} {trymips0/regfile1/watch_s2_18[6]} {trymips0/regfile1/watch_s2_18[7]} {trymips0/regfile1/watch_s2_18[8]} {trymips0/regfile1/watch_s2_18[9]} {trymips0/regfile1/watch_s2_18[10]} {trymips0/regfile1/watch_s2_18[11]} {trymips0/regfile1/watch_s2_18[12]} {trymips0/regfile1/watch_s2_18[13]} {trymips0/regfile1/watch_s2_18[14]} {trymips0/regfile1/watch_s2_18[15]} {trymips0/regfile1/watch_s2_18[16]} {trymips0/regfile1/watch_s2_18[17]} {trymips0/regfile1/watch_s2_18[18]} {trymips0/regfile1/watch_s2_18[19]} {trymips0/regfile1/watch_s2_18[20]} {trymips0/regfile1/watch_s2_18[21]} {trymips0/regfile1/watch_s2_18[22]} {trymips0/regfile1/watch_s2_18[23]} {trymips0/regfile1/watch_s2_18[24]} {trymips0/regfile1/watch_s2_18[25]} {trymips0/regfile1/watch_s2_18[26]} {trymips0/regfile1/watch_s2_18[27]} {trymips0/regfile1/watch_s2_18[28]} {trymips0/regfile1/watch_s2_18[29]} {trymips0/regfile1/watch_s2_18[30]} {trymips0/regfile1/watch_s2_18[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
set_property port_width 32 [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list {trymips0/regfile1/watch_a0_4[0]} {trymips0/regfile1/watch_a0_4[1]} {trymips0/regfile1/watch_a0_4[2]} {trymips0/regfile1/watch_a0_4[3]} {trymips0/regfile1/watch_a0_4[4]} {trymips0/regfile1/watch_a0_4[5]} {trymips0/regfile1/watch_a0_4[6]} {trymips0/regfile1/watch_a0_4[7]} {trymips0/regfile1/watch_a0_4[8]} {trymips0/regfile1/watch_a0_4[9]} {trymips0/regfile1/watch_a0_4[10]} {trymips0/regfile1/watch_a0_4[11]} {trymips0/regfile1/watch_a0_4[12]} {trymips0/regfile1/watch_a0_4[13]} {trymips0/regfile1/watch_a0_4[14]} {trymips0/regfile1/watch_a0_4[15]} {trymips0/regfile1/watch_a0_4[16]} {trymips0/regfile1/watch_a0_4[17]} {trymips0/regfile1/watch_a0_4[18]} {trymips0/regfile1/watch_a0_4[19]} {trymips0/regfile1/watch_a0_4[20]} {trymips0/regfile1/watch_a0_4[21]} {trymips0/regfile1/watch_a0_4[22]} {trymips0/regfile1/watch_a0_4[23]} {trymips0/regfile1/watch_a0_4[24]} {trymips0/regfile1/watch_a0_4[25]} {trymips0/regfile1/watch_a0_4[26]} {trymips0/regfile1/watch_a0_4[27]} {trymips0/regfile1/watch_a0_4[28]} {trymips0/regfile1/watch_a0_4[29]} {trymips0/regfile1/watch_a0_4[30]} {trymips0/regfile1/watch_a0_4[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
set_property port_width 32 [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list {trymips0/regfile1/watch_s7_23[0]} {trymips0/regfile1/watch_s7_23[1]} {trymips0/regfile1/watch_s7_23[2]} {trymips0/regfile1/watch_s7_23[3]} {trymips0/regfile1/watch_s7_23[4]} {trymips0/regfile1/watch_s7_23[5]} {trymips0/regfile1/watch_s7_23[6]} {trymips0/regfile1/watch_s7_23[7]} {trymips0/regfile1/watch_s7_23[8]} {trymips0/regfile1/watch_s7_23[9]} {trymips0/regfile1/watch_s7_23[10]} {trymips0/regfile1/watch_s7_23[11]} {trymips0/regfile1/watch_s7_23[12]} {trymips0/regfile1/watch_s7_23[13]} {trymips0/regfile1/watch_s7_23[14]} {trymips0/regfile1/watch_s7_23[15]} {trymips0/regfile1/watch_s7_23[16]} {trymips0/regfile1/watch_s7_23[17]} {trymips0/regfile1/watch_s7_23[18]} {trymips0/regfile1/watch_s7_23[19]} {trymips0/regfile1/watch_s7_23[20]} {trymips0/regfile1/watch_s7_23[21]} {trymips0/regfile1/watch_s7_23[22]} {trymips0/regfile1/watch_s7_23[23]} {trymips0/regfile1/watch_s7_23[24]} {trymips0/regfile1/watch_s7_23[25]} {trymips0/regfile1/watch_s7_23[26]} {trymips0/regfile1/watch_s7_23[27]} {trymips0/regfile1/watch_s7_23[28]} {trymips0/regfile1/watch_s7_23[29]} {trymips0/regfile1/watch_s7_23[30]} {trymips0/regfile1/watch_s7_23[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
set_property port_width 32 [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list {trymips0/regfile1/watch_t6_14[0]} {trymips0/regfile1/watch_t6_14[1]} {trymips0/regfile1/watch_t6_14[2]} {trymips0/regfile1/watch_t6_14[3]} {trymips0/regfile1/watch_t6_14[4]} {trymips0/regfile1/watch_t6_14[5]} {trymips0/regfile1/watch_t6_14[6]} {trymips0/regfile1/watch_t6_14[7]} {trymips0/regfile1/watch_t6_14[8]} {trymips0/regfile1/watch_t6_14[9]} {trymips0/regfile1/watch_t6_14[10]} {trymips0/regfile1/watch_t6_14[11]} {trymips0/regfile1/watch_t6_14[12]} {trymips0/regfile1/watch_t6_14[13]} {trymips0/regfile1/watch_t6_14[14]} {trymips0/regfile1/watch_t6_14[15]} {trymips0/regfile1/watch_t6_14[16]} {trymips0/regfile1/watch_t6_14[17]} {trymips0/regfile1/watch_t6_14[18]} {trymips0/regfile1/watch_t6_14[19]} {trymips0/regfile1/watch_t6_14[20]} {trymips0/regfile1/watch_t6_14[21]} {trymips0/regfile1/watch_t6_14[22]} {trymips0/regfile1/watch_t6_14[23]} {trymips0/regfile1/watch_t6_14[24]} {trymips0/regfile1/watch_t6_14[25]} {trymips0/regfile1/watch_t6_14[26]} {trymips0/regfile1/watch_t6_14[27]} {trymips0/regfile1/watch_t6_14[28]} {trymips0/regfile1/watch_t6_14[29]} {trymips0/regfile1/watch_t6_14[30]} {trymips0/regfile1/watch_t6_14[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
set_property port_width 32 [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list {trymips0/regfile1/watch_26[0]} {trymips0/regfile1/watch_26[1]} {trymips0/regfile1/watch_26[2]} {trymips0/regfile1/watch_26[3]} {trymips0/regfile1/watch_26[4]} {trymips0/regfile1/watch_26[5]} {trymips0/regfile1/watch_26[6]} {trymips0/regfile1/watch_26[7]} {trymips0/regfile1/watch_26[8]} {trymips0/regfile1/watch_26[9]} {trymips0/regfile1/watch_26[10]} {trymips0/regfile1/watch_26[11]} {trymips0/regfile1/watch_26[12]} {trymips0/regfile1/watch_26[13]} {trymips0/regfile1/watch_26[14]} {trymips0/regfile1/watch_26[15]} {trymips0/regfile1/watch_26[16]} {trymips0/regfile1/watch_26[17]} {trymips0/regfile1/watch_26[18]} {trymips0/regfile1/watch_26[19]} {trymips0/regfile1/watch_26[20]} {trymips0/regfile1/watch_26[21]} {trymips0/regfile1/watch_26[22]} {trymips0/regfile1/watch_26[23]} {trymips0/regfile1/watch_26[24]} {trymips0/regfile1/watch_26[25]} {trymips0/regfile1/watch_26[26]} {trymips0/regfile1/watch_26[27]} {trymips0/regfile1/watch_26[28]} {trymips0/regfile1/watch_26[29]} {trymips0/regfile1/watch_26[30]} {trymips0/regfile1/watch_26[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
set_property port_width 32 [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list {trymips0/regfile1/watch_t3_11[0]} {trymips0/regfile1/watch_t3_11[1]} {trymips0/regfile1/watch_t3_11[2]} {trymips0/regfile1/watch_t3_11[3]} {trymips0/regfile1/watch_t3_11[4]} {trymips0/regfile1/watch_t3_11[5]} {trymips0/regfile1/watch_t3_11[6]} {trymips0/regfile1/watch_t3_11[7]} {trymips0/regfile1/watch_t3_11[8]} {trymips0/regfile1/watch_t3_11[9]} {trymips0/regfile1/watch_t3_11[10]} {trymips0/regfile1/watch_t3_11[11]} {trymips0/regfile1/watch_t3_11[12]} {trymips0/regfile1/watch_t3_11[13]} {trymips0/regfile1/watch_t3_11[14]} {trymips0/regfile1/watch_t3_11[15]} {trymips0/regfile1/watch_t3_11[16]} {trymips0/regfile1/watch_t3_11[17]} {trymips0/regfile1/watch_t3_11[18]} {trymips0/regfile1/watch_t3_11[19]} {trymips0/regfile1/watch_t3_11[20]} {trymips0/regfile1/watch_t3_11[21]} {trymips0/regfile1/watch_t3_11[22]} {trymips0/regfile1/watch_t3_11[23]} {trymips0/regfile1/watch_t3_11[24]} {trymips0/regfile1/watch_t3_11[25]} {trymips0/regfile1/watch_t3_11[26]} {trymips0/regfile1/watch_t3_11[27]} {trymips0/regfile1/watch_t3_11[28]} {trymips0/regfile1/watch_t3_11[29]} {trymips0/regfile1/watch_t3_11[30]} {trymips0/regfile1/watch_t3_11[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
set_property port_width 32 [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list {trymips0/regfile1/watch_t8_24[0]} {trymips0/regfile1/watch_t8_24[1]} {trymips0/regfile1/watch_t8_24[2]} {trymips0/regfile1/watch_t8_24[3]} {trymips0/regfile1/watch_t8_24[4]} {trymips0/regfile1/watch_t8_24[5]} {trymips0/regfile1/watch_t8_24[6]} {trymips0/regfile1/watch_t8_24[7]} {trymips0/regfile1/watch_t8_24[8]} {trymips0/regfile1/watch_t8_24[9]} {trymips0/regfile1/watch_t8_24[10]} {trymips0/regfile1/watch_t8_24[11]} {trymips0/regfile1/watch_t8_24[12]} {trymips0/regfile1/watch_t8_24[13]} {trymips0/regfile1/watch_t8_24[14]} {trymips0/regfile1/watch_t8_24[15]} {trymips0/regfile1/watch_t8_24[16]} {trymips0/regfile1/watch_t8_24[17]} {trymips0/regfile1/watch_t8_24[18]} {trymips0/regfile1/watch_t8_24[19]} {trymips0/regfile1/watch_t8_24[20]} {trymips0/regfile1/watch_t8_24[21]} {trymips0/regfile1/watch_t8_24[22]} {trymips0/regfile1/watch_t8_24[23]} {trymips0/regfile1/watch_t8_24[24]} {trymips0/regfile1/watch_t8_24[25]} {trymips0/regfile1/watch_t8_24[26]} {trymips0/regfile1/watch_t8_24[27]} {trymips0/regfile1/watch_t8_24[28]} {trymips0/regfile1/watch_t8_24[29]} {trymips0/regfile1/watch_t8_24[30]} {trymips0/regfile1/watch_t8_24[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
set_property port_width 32 [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list {trymips0/regfile1/watch_v0_2[0]} {trymips0/regfile1/watch_v0_2[1]} {trymips0/regfile1/watch_v0_2[2]} {trymips0/regfile1/watch_v0_2[3]} {trymips0/regfile1/watch_v0_2[4]} {trymips0/regfile1/watch_v0_2[5]} {trymips0/regfile1/watch_v0_2[6]} {trymips0/regfile1/watch_v0_2[7]} {trymips0/regfile1/watch_v0_2[8]} {trymips0/regfile1/watch_v0_2[9]} {trymips0/regfile1/watch_v0_2[10]} {trymips0/regfile1/watch_v0_2[11]} {trymips0/regfile1/watch_v0_2[12]} {trymips0/regfile1/watch_v0_2[13]} {trymips0/regfile1/watch_v0_2[14]} {trymips0/regfile1/watch_v0_2[15]} {trymips0/regfile1/watch_v0_2[16]} {trymips0/regfile1/watch_v0_2[17]} {trymips0/regfile1/watch_v0_2[18]} {trymips0/regfile1/watch_v0_2[19]} {trymips0/regfile1/watch_v0_2[20]} {trymips0/regfile1/watch_v0_2[21]} {trymips0/regfile1/watch_v0_2[22]} {trymips0/regfile1/watch_v0_2[23]} {trymips0/regfile1/watch_v0_2[24]} {trymips0/regfile1/watch_v0_2[25]} {trymips0/regfile1/watch_v0_2[26]} {trymips0/regfile1/watch_v0_2[27]} {trymips0/regfile1/watch_v0_2[28]} {trymips0/regfile1/watch_v0_2[29]} {trymips0/regfile1/watch_v0_2[30]} {trymips0/regfile1/watch_v0_2[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
set_property port_width 1 [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list sram_ctrl_double_try_0/base_ram_ce_n]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
set_property port_width 1 [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list sram_ctrl_double_try_0/base_ram_oe_n]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
set_property port_width 1 [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list sram_ctrl_double_try_0/base_ram_we_n]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
set_property port_width 1 [get_debug_ports u_ila_0/probe50]
connect_debug_port u_ila_0/probe50 [get_nets [list sram_ctrl_double_try_0/ext_ram_oe_n]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
set_property port_width 1 [get_debug_ports u_ila_0/probe51]
connect_debug_port u_ila_0/probe51 [get_nets [list sram_ctrl_double_try_0/ext_ram_we_n]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe52]
set_property port_width 1 [get_debug_ports u_ila_0/probe52]
connect_debug_port u_ila_0/probe52 [get_nets [list sram_ctrl_double_try_0/ext_uart_busy]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe53]
set_property port_width 1 [get_debug_ports u_ila_0/probe53]
connect_debug_port u_ila_0/probe53 [get_nets [list sram_ctrl_double_try_0/ext_uart_clear]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe54]
set_property port_width 1 [get_debug_ports u_ila_0/probe54]
connect_debug_port u_ila_0/probe54 [get_nets [list sram_ctrl_double_try_0/ext_uart_ready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe55]
set_property port_width 1 [get_debug_ports u_ila_0/probe55]
connect_debug_port u_ila_0/probe55 [get_nets [list sram_ctrl_double_try_0/mem_ce_i]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe56]
set_property port_width 1 [get_debug_ports u_ila_0/probe56]
connect_debug_port u_ila_0/probe56 [get_nets [list sram_ctrl_double_try_0/mem_we_n]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe57]
set_property port_width 1 [get_debug_ports u_ila_0/probe57]
connect_debug_port u_ila_0/probe57 [get_nets [list sram_ctrl_double_try_0/read_empty]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe58]
set_property port_width 1 [get_debug_ports u_ila_0/probe58]
connect_debug_port u_ila_0/probe58 [get_nets [list sram_ctrl_double_try_0/read_full]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe59]
set_property port_width 1 [get_debug_ports u_ila_0/probe59]
connect_debug_port u_ila_0/probe59 [get_nets [list sram_ctrl_double_try_0/read_rd_en]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe60]
set_property port_width 1 [get_debug_ports u_ila_0/probe60]
connect_debug_port u_ila_0/probe60 [get_nets [list sram_ctrl_double_try_0/read_wr_en]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe61]
set_property port_width 1 [get_debug_ports u_ila_0/probe61]
connect_debug_port u_ila_0/probe61 [get_nets [list sram_ctrl_double_try_0/rxd]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe62]
set_property port_width 1 [get_debug_ports u_ila_0/probe62]
connect_debug_port u_ila_0/probe62 [get_nets [list rxd_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe63]
set_property port_width 1 [get_debug_ports u_ila_0/probe63]
connect_debug_port u_ila_0/probe63 [get_nets [list sram_ctrl_double_try_0/trance_empty]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe64]
set_property port_width 1 [get_debug_ports u_ila_0/probe64]
connect_debug_port u_ila_0/probe64 [get_nets [list sram_ctrl_double_try_0/trance_full]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe65]
set_property port_width 1 [get_debug_ports u_ila_0/probe65]
connect_debug_port u_ila_0/probe65 [get_nets [list sram_ctrl_double_try_0/trance_rd_en]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe66]
set_property port_width 1 [get_debug_ports u_ila_0/probe66]
connect_debug_port u_ila_0/probe66 [get_nets [list sram_ctrl_double_try_0/trance_start]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe67]
set_property port_width 1 [get_debug_ports u_ila_0/probe67]
connect_debug_port u_ila_0/probe67 [get_nets [list sram_ctrl_double_try_0/trance_wr_en]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe68]
set_property port_width 1 [get_debug_ports u_ila_0/probe68]
connect_debug_port u_ila_0/probe68 [get_nets [list sram_ctrl_double_try_0/txd]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk_10M]
