
build/ch.elf:     file format elf32-littlearm


Disassembly of section .text:

00200200 <Reset_Handler>:
                .align  2
                .thumb_func
                .global Reset_Handler
Reset_Handler:
                /* Interrupts are globally masked initially.*/
                cpsid   i
  200200:	b672      	cpsid	i

#if CRT0_FORCE_MSP_INIT == TRUE
                /* MSP stack pointers initialization.*/
                ldr     r0, =__main_stack_end__
  200202:	4827      	ldr	r0, [pc, #156]	; (2002a0 <endfiniloop+0x4>)
                msr     MSP, r0
  200204:	f380 8808 	msr	MSP, r0
#endif

                /* PSP stack pointers initialization.*/
                ldr     r0, =__process_stack_end__
  200208:	4826      	ldr	r0, [pc, #152]	; (2002a4 <endfiniloop+0x8>)
                msr     PSP, r0
  20020a:	f380 8809 	msr	PSP, r0

#if CRT0_VTOR_INIT == TRUE
                ldr     r0, =_vectors
  20020e:	4826      	ldr	r0, [pc, #152]	; (2002a8 <endfiniloop+0xc>)
                movw    r1, #SCB_VTOR & 0xFFFF
  200210:	f64e 5108 	movw	r1, #60680	; 0xed08
                movt    r1, #SCB_VTOR >> 16
  200214:	f2ce 0100 	movt	r1, #57344	; 0xe000
                str     r0, [r1]
  200218:	6008      	str	r0, [r1, #0]

                /* Enforcing FPCA bit in the CONTROL register.*/
                movs    r0, #CRT0_CONTROL_INIT | CONTROL_FPCA

#else
                movs    r0, #CRT0_CONTROL_INIT
  20021a:	2002      	movs	r0, #2
#endif

                /* CONTROL register initialization as configured.*/
                msr     CONTROL, r0
  20021c:	f380 8814 	msr	CONTROL, r0
                isb
  200220:	f3bf 8f6f 	isb	sy

#if CRT0_INIT_CORE == TRUE
                /* Core initialization.*/
                bl      __core_init
  200224:	f001 f914 	bl	201450 <__core_init>
#endif

                /* Early initialization.*/
                bl      __early_init
  200228:	f001 f80a 	bl	201240 <__early_init>

#if CRT0_INIT_STACKS == TRUE
                ldr     r0, =CRT0_STACKS_FILL_PATTERN
  20022c:	f04f 3055 	mov.w	r0, #1431655765	; 0x55555555
                /* Main Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__main_stack_base__
  200230:	491e      	ldr	r1, [pc, #120]	; (2002ac <endfiniloop+0x10>)
                ldr     r2, =__main_stack_end__
  200232:	4a1b      	ldr	r2, [pc, #108]	; (2002a0 <endfiniloop+0x4>)

00200234 <msloop>:
msloop:
                cmp     r1, r2
  200234:	4291      	cmp	r1, r2
                itt     lo
  200236:	bf3c      	itt	cc
                strlo   r0, [r1], #4
  200238:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     msloop
  20023c:	e7fa      	bcc.n	200234 <msloop>

                /* Process Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__process_stack_base__
  20023e:	491c      	ldr	r1, [pc, #112]	; (2002b0 <endfiniloop+0x14>)
                ldr     r2, =__process_stack_end__
  200240:	4a18      	ldr	r2, [pc, #96]	; (2002a4 <endfiniloop+0x8>)

00200242 <psloop>:
psloop:
                cmp     r1, r2
  200242:	4291      	cmp	r1, r2
                itt     lo
  200244:	bf3c      	itt	cc
                strlo   r0, [r1], #4
  200246:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     psloop
  20024a:	e7fa      	bcc.n	200242 <psloop>
#endif

#if CRT0_INIT_DATA == TRUE
                /* Data initialization. Note, it assumes that the DATA size
                  is a multiple of 4 so the linker file must ensure this.*/
                ldr     r1, =_textdata_start
  20024c:	4919      	ldr	r1, [pc, #100]	; (2002b4 <endfiniloop+0x18>)
                ldr     r2, =_data_start
  20024e:	4a1a      	ldr	r2, [pc, #104]	; (2002b8 <endfiniloop+0x1c>)
                ldr     r3, =_data_end
  200250:	4b1a      	ldr	r3, [pc, #104]	; (2002bc <endfiniloop+0x20>)

00200252 <dloop>:
dloop:
                cmp     r2, r3
  200252:	429a      	cmp	r2, r3
                ittt    lo
  200254:	bf3e      	ittt	cc
                ldrlo   r0, [r1], #4
  200256:	f851 0b04 	ldrcc.w	r0, [r1], #4
                strlo   r0, [r2], #4
  20025a:	f842 0b04 	strcc.w	r0, [r2], #4
                blo     dloop
  20025e:	e7f8      	bcc.n	200252 <dloop>
#endif

#if CRT0_INIT_BSS == TRUE
                /* BSS initialization. Note, it assumes that the DATA size
                  is a multiple of 4 so the linker file must ensure this.*/
                movs    r0, #0
  200260:	2000      	movs	r0, #0
                ldr     r1, =_bss_start
  200262:	4917      	ldr	r1, [pc, #92]	; (2002c0 <endfiniloop+0x24>)
                ldr     r2, =_bss_end
  200264:	4a17      	ldr	r2, [pc, #92]	; (2002c4 <endfiniloop+0x28>)

00200266 <bloop>:
bloop:
                cmp     r1, r2
  200266:	4291      	cmp	r1, r2
                itt     lo
  200268:	bf3c      	itt	cc
                strlo   r0, [r1], #4
  20026a:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     bloop
  20026e:	e7fa      	bcc.n	200266 <bloop>
#endif

#if CRT0_INIT_RAM_AREAS == TRUE
                /* RAM areas initialization.*/
                bl      __init_ram_areas
  200270:	f001 f8a6 	bl	2013c0 <__init_ram_areas>
#endif

                /* Late initialization..*/
                bl      __late_init
  200274:	f001 f8e4 	bl	201440 <__late_init>

#if CRT0_CALL_CONSTRUCTORS == TRUE
                /* Constructors invocation.*/
                ldr     r4, =__init_array_start
  200278:	4c13      	ldr	r4, [pc, #76]	; (2002c8 <endfiniloop+0x2c>)
                ldr     r5, =__init_array_end
  20027a:	4d14      	ldr	r5, [pc, #80]	; (2002cc <endfiniloop+0x30>)

0020027c <initloop>:
initloop:
                cmp     r4, r5
  20027c:	42ac      	cmp	r4, r5
                bge     endinitloop
  20027e:	da03      	bge.n	200288 <endinitloop>
                ldr     r1, [r4], #4
  200280:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
  200284:	4788      	blx	r1
                b       initloop
  200286:	e7f9      	b.n	20027c <initloop>

00200288 <endinitloop>:
endinitloop:
#endif

                /* Main program invocation, r0 contains the returned value.*/
                bl      main
  200288:	f000 fcea 	bl	200c60 <main>

#if CRT0_CALL_DESTRUCTORS == TRUE
                /* Destructors invocation.*/
                ldr     r4, =__fini_array_start
  20028c:	4c10      	ldr	r4, [pc, #64]	; (2002d0 <endfiniloop+0x34>)
                ldr     r5, =__fini_array_end
  20028e:	4d11      	ldr	r5, [pc, #68]	; (2002d4 <endfiniloop+0x38>)

00200290 <finiloop>:
finiloop:
                cmp     r4, r5
  200290:	42ac      	cmp	r4, r5
                bge     endfiniloop
  200292:	da03      	bge.n	20029c <endfiniloop>
                ldr     r1, [r4], #4
  200294:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
  200298:	4788      	blx	r1
                b       finiloop
  20029a:	e7f9      	b.n	200290 <finiloop>

0020029c <endfiniloop>:
endfiniloop:
#endif

                /* Branching to the defined exit handler.*/
                b       __default_exit
  20029c:	f001 b8c8 	b.w	201430 <__default_exit>
                ldr     r0, =__main_stack_end__
  2002a0:	20000400 	.word	0x20000400
                ldr     r0, =__process_stack_end__
  2002a4:	20000800 	.word	0x20000800
                ldr     r0, =_vectors
  2002a8:	00200000 	.word	0x00200000
                ldr     r1, =__main_stack_base__
  2002ac:	20000000 	.word	0x20000000
                ldr     r1, =__process_stack_base__
  2002b0:	20000400 	.word	0x20000400
                ldr     r1, =_textdata_start
  2002b4:	08001594 	.word	0x08001594
                ldr     r2, =_data_start
  2002b8:	20020000 	.word	0x20020000
                ldr     r3, =_data_end
  2002bc:	20020000 	.word	0x20020000
                ldr     r1, =_bss_start
  2002c0:	20000800 	.word	0x20000800
                ldr     r2, =_bss_end
  2002c4:	20000b40 	.word	0x20000b40
                ldr     r4, =__init_array_start
  2002c8:	00200200 	.word	0x00200200
                ldr     r5, =__init_array_end
  2002cc:	00200200 	.word	0x00200200
                ldr     r4, =__fini_array_start
  2002d0:	00200200 	.word	0x00200200
                ldr     r5, =__fini_array_end
  2002d4:	00200200 	.word	0x00200200

002002d8 <_port_switch>:
 * Performs a context switch between two threads.
 *--------------------------------------------------------------------------*/
                .thumb_func
                .globl  _port_switch
_port_switch:
                push    {r4, r5, r6, r7, r8, r9, r10, r11, lr}
  2002d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
#if CORTEX_USE_FPU
                vpush   {s16-s31}
#endif

                str     sp, [r1, #CONTEXT_OFFSET]
  2002dc:	f8c1 d00c 	str.w	sp, [r1, #12]
                /* Workaround for ARM errata 752419, only applied if
                   condition exists for it to be triggered.*/
                ldr     r3, [r0, #CONTEXT_OFFSET]
                mov     sp, r3
#else
                ldr     sp, [r0, #CONTEXT_OFFSET]
  2002e0:	f8d0 d00c 	ldr.w	sp, [r0, #12]
#endif

#if CORTEX_USE_FPU
                vpop    {s16-s31}
#endif
                pop     {r4, r5, r6, r7, r8, r9, r10, r11, pc}
  2002e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

002002e8 <_port_thread_start>:
                bl      _stats_stop_measure_crit_thd
#endif
#if CORTEX_SIMPLIFIED_PRIORITY
                cpsie   i
#else
                movs    r3, #0              /* CORTEX_BASEPRI_DISABLED */
  2002e8:	2300      	movs	r3, #0
                msr     BASEPRI, r3
  2002ea:	f383 8811 	msr	BASEPRI, r3
#endif
                mov     r0, r5
  2002ee:	4628      	mov	r0, r5
                blx     r4
  2002f0:	47a0      	blx	r4
#if defined(_CHIBIOS_RT_CONF_)
                movs    r0, #0              /* MSG_OK */
  2002f2:	2000      	movs	r0, #0
                bl      chThdExit
  2002f4:	f001 f81c 	bl	201330 <chThdExit>

002002f8 <_port_switch_from_isr>:
                bl      _stats_start_measure_crit_thd
#endif
#if CH_DBG_SYSTEM_STATE_CHECK
                bl      _dbg_check_lock
#endif
                bl      chSchDoReschedule
  2002f8:	f001 f842 	bl	201380 <chSchDoReschedule>

002002fc <_port_exit_from_isr>:
                movt    r3, #:upper16:SCB_ICSR
                mov     r2, ICSR_PENDSVSET
                str     r2, [r3, #0]
                cpsie   i
#else /* !CORTEX_SIMPLIFIED_PRIORITY */
                svc     #0
  2002fc:	df00      	svc	0
#endif /* !CORTEX_SIMPLIFIED_PRIORITY */
.L1:            b       .L1
  2002fe:	e7fe      	b.n	2002fe <_port_exit_from_isr+0x2>

00200300 <chTMStartMeasurementX.constprop.20>:
 *
 * @return              The realtime counter value.
 */
static inline rtcnt_t port_rt_get_counter_value(void) {

  return DWT->CYCCNT;
  200300:	4b01      	ldr	r3, [pc, #4]	; (200308 <chTMStartMeasurementX.constprop.20+0x8>)
  200302:	685b      	ldr	r3, [r3, #4]
 *
 * @xclass
 */
NOINLINE void chTMStartMeasurementX(time_measurement_t *tmp) {

  tmp->last = chSysGetRealtimeCounterX();
  200304:	6083      	str	r3, [r0, #8]
}
  200306:	4770      	bx	lr
  200308:	e0001000 	.word	0xe0001000
  20030c:	00000000 	.word	0x00000000

00200310 <notify2>:

#if STM32_SERIAL_USE_USART2 || defined(__DOXYGEN__)
static void notify2(io_queue_t *qp) {

  (void)qp;
  USART2->CR1 |= USART_CR1_TXEIE;
  200310:	4a02      	ldr	r2, [pc, #8]	; (20031c <notify2+0xc>)
  200312:	6813      	ldr	r3, [r2, #0]
  200314:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  200318:	6013      	str	r3, [r2, #0]
}
  20031a:	4770      	bx	lr
  20031c:	40004400 	.word	0x40004400

00200320 <chCoreAllocAlignedWithOffset>:
 *
 * @api
 */
void *chCoreAllocAlignedWithOffset(size_t size,
                                   unsigned align,
                                   size_t offset) {
  200320:	b4f0      	push	{r4, r5, r6, r7}
  \details Assigns the given value to the Base Priority register.
  \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
  200322:	2320      	movs	r3, #32
  200324:	f383 8811 	msr	BASEPRI, r3
  p = (uint8_t *)MEM_ALIGN_NEXT(ch_memcore.nextmem + offset, align);
  200328:	4d0d      	ldr	r5, [pc, #52]	; (200360 <chCoreAllocAlignedWithOffset+0x40>)
  20032a:	1e4e      	subs	r6, r1, #1
  size = MEM_ALIGN_NEXT(size, align);
  20032c:	4249      	negs	r1, r1
  p = (uint8_t *)MEM_ALIGN_NEXT(ch_memcore.nextmem + offset, align);
  20032e:	682f      	ldr	r7, [r5, #0]
  size = MEM_ALIGN_NEXT(size, align);
  200330:	1983      	adds	r3, r0, r6
  if ((next > ch_memcore.endmem) || (next < ch_memcore.nextmem)) {
  200332:	686c      	ldr	r4, [r5, #4]
  p = (uint8_t *)MEM_ALIGN_NEXT(ch_memcore.nextmem + offset, align);
  200334:	18b8      	adds	r0, r7, r2
  size = MEM_ALIGN_NEXT(size, align);
  200336:	400b      	ands	r3, r1
  p = (uint8_t *)MEM_ALIGN_NEXT(ch_memcore.nextmem + offset, align);
  200338:	4430      	add	r0, r6
  20033a:	4008      	ands	r0, r1
  next = p + size;
  20033c:	4403      	add	r3, r0
  if ((next > ch_memcore.endmem) || (next < ch_memcore.nextmem)) {
  20033e:	42a3      	cmp	r3, r4
  200340:	d807      	bhi.n	200352 <chCoreAllocAlignedWithOffset+0x32>
  200342:	429f      	cmp	r7, r3
  200344:	d805      	bhi.n	200352 <chCoreAllocAlignedWithOffset+0x32>
  ch_memcore.nextmem = next;
  200346:	602b      	str	r3, [r5, #0]
  200348:	2300      	movs	r3, #0
  20034a:	f383 8811 	msr	BASEPRI, r3
  chSysLock();
  p = chCoreAllocAlignedWithOffsetI(size, align, offset);
  chSysUnlock();

  return p;
}
  20034e:	bcf0      	pop	{r4, r5, r6, r7}
  200350:	4770      	bx	lr
    return NULL;
  200352:	2000      	movs	r0, #0
  200354:	2300      	movs	r3, #0
  200356:	f383 8811 	msr	BASEPRI, r3
}
  20035a:	bcf0      	pop	{r4, r5, r6, r7}
  20035c:	4770      	bx	lr
  20035e:	bf00      	nop
  200360:	200009b0 	.word	0x200009b0
	...

00200370 <_pal_lld_setgroupmode>:
 *
 * @notapi
 */
void _pal_lld_setgroupmode(ioportid_t port,
                           ioportmask_t mask,
                           iomode_t mode) {
  200370:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

  uint32_t moder   = (mode & PAL_STM32_MODE_MASK) >> 0;
  200374:	f002 0703 	and.w	r7, r2, #3
  uint32_t otyper  = (mode & PAL_STM32_OTYPE_MASK) >> 2;
  uint32_t ospeedr = (mode & PAL_STM32_OSPEED_MASK) >> 3;
  uint32_t pupdr   = (mode & PAL_STM32_PUPDR_MASK) >> 5;
  uint32_t altr    = (mode & PAL_STM32_ALTERNATE_MASK) >> 7;
  uint32_t bit     = 0;
  200378:	2500      	movs	r5, #0
  uint32_t altr    = (mode & PAL_STM32_ALTERNATE_MASK) >> 7;
  20037a:	09d2      	lsrs	r2, r2, #7
  while (true) {
    if ((mask & 1) != 0) {
      uint32_t altrmask, m1, m2, m4;

      altrmask = altr << ((bit & 7) * 4);
      m1 = 1 << bit;
  20037c:	f04f 0801 	mov.w	r8, #1
      m2 = 3 << (bit * 2);
  200380:	f04f 0e03 	mov.w	lr, #3
  uint32_t moder   = (mode & PAL_STM32_MODE_MASK) >> 0;
  200384:	463e      	mov	r6, r7
      m4 = 15 << ((bit & 7) * 4);
  200386:	f04f 0c0f 	mov.w	ip, #15
  20038a:	e012      	b.n	2003b2 <_pal_lld_setgroupmode+0x42>
        port->MODER   = (port->MODER & ~m2) | moder;
      }
      else {
        /* If going into a non-alternate mode then the mode is switched
           before setting the alternate mode in order to avoid glitches.*/
        port->MODER   = (port->MODER & ~m2) | moder;
  20038c:	f8d0 a000 	ldr.w	sl, [r0]
        if (bit < 8)
  200390:	2d07      	cmp	r5, #7
        port->MODER   = (port->MODER & ~m2) | moder;
  200392:	ea03 030a 	and.w	r3, r3, sl
  200396:	ea43 0306 	orr.w	r3, r3, r6
  20039a:	6003      	str	r3, [r0, #0]
        if (bit < 8)
  20039c:	d843      	bhi.n	200426 <_pal_lld_setgroupmode+0xb6>
          port->AFRL = (port->AFRL & ~m4) | altrmask;
  20039e:	6a03      	ldr	r3, [r0, #32]
  2003a0:	ea09 0903 	and.w	r9, r9, r3
  2003a4:	ea49 0404 	orr.w	r4, r9, r4
  2003a8:	6204      	str	r4, [r0, #32]
        else
          port->AFRH = (port->AFRH & ~m4) | altrmask;
      }
    }
    mask >>= 1;
    if (!mask)
  2003aa:	0849      	lsrs	r1, r1, #1
  2003ac:	d039      	beq.n	200422 <_pal_lld_setgroupmode+0xb2>
      return;
    otyper <<= 1;
    ospeedr <<= 2;
    pupdr <<= 2;
    moder <<= 2;
  2003ae:	00b6      	lsls	r6, r6, #2
    bit++;
  2003b0:	3501      	adds	r5, #1
    if ((mask & 1) != 0) {
  2003b2:	07cb      	lsls	r3, r1, #31
  2003b4:	d5f9      	bpl.n	2003aa <_pal_lld_setgroupmode+0x3a>
      port->OTYPER  = (port->OTYPER & ~m1) | otyper;
  2003b6:	f8d0 a004 	ldr.w	sl, [r0, #4]
      m1 = 1 << bit;
  2003ba:	fa08 f905 	lsl.w	r9, r8, r5
      m2 = 3 << (bit * 2);
  2003be:	006b      	lsls	r3, r5, #1
      altrmask = altr << ((bit & 7) * 4);
  2003c0:	f005 0407 	and.w	r4, r5, #7
      port->OTYPER  = (port->OTYPER & ~m1) | otyper;
  2003c4:	ea2a 0909 	bic.w	r9, sl, r9
      if ((mode & PAL_STM32_MODE_MASK) == PAL_STM32_MODE_ALTERNATE) {
  2003c8:	2f02      	cmp	r7, #2
      m2 = 3 << (bit * 2);
  2003ca:	fa0e f303 	lsl.w	r3, lr, r3
      altrmask = altr << ((bit & 7) * 4);
  2003ce:	ea4f 0484 	mov.w	r4, r4, lsl #2
      port->OTYPER  = (port->OTYPER & ~m1) | otyper;
  2003d2:	f8c0 9004 	str.w	r9, [r0, #4]
      port->OSPEEDR = (port->OSPEEDR & ~m2) | ospeedr;
  2003d6:	ea6f 0303 	mvn.w	r3, r3
  2003da:	f8d0 a008 	ldr.w	sl, [r0, #8]
      m4 = 15 << ((bit & 7) * 4);
  2003de:	fa0c f904 	lsl.w	r9, ip, r4
      altrmask = altr << ((bit & 7) * 4);
  2003e2:	fa02 f404 	lsl.w	r4, r2, r4
      port->OSPEEDR = (port->OSPEEDR & ~m2) | ospeedr;
  2003e6:	ea0a 0a03 	and.w	sl, sl, r3
  2003ea:	ea6f 0909 	mvn.w	r9, r9
  2003ee:	f8c0 a008 	str.w	sl, [r0, #8]
      port->PUPDR   = (port->PUPDR & ~m2) | pupdr;
  2003f2:	f8d0 a00c 	ldr.w	sl, [r0, #12]
  2003f6:	ea03 0a0a 	and.w	sl, r3, sl
  2003fa:	f8c0 a00c 	str.w	sl, [r0, #12]
      if ((mode & PAL_STM32_MODE_MASK) == PAL_STM32_MODE_ALTERNATE) {
  2003fe:	d1c5      	bne.n	20038c <_pal_lld_setgroupmode+0x1c>
        if (bit < 8)
  200400:	2d07      	cmp	r5, #7
  200402:	d817      	bhi.n	200434 <_pal_lld_setgroupmode+0xc4>
          port->AFRL = (port->AFRL & ~m4) | altrmask;
  200404:	f8d0 a020 	ldr.w	sl, [r0, #32]
  200408:	ea09 090a 	and.w	r9, r9, sl
  20040c:	ea49 0404 	orr.w	r4, r9, r4
  200410:	6204      	str	r4, [r0, #32]
        port->MODER   = (port->MODER & ~m2) | moder;
  200412:	6804      	ldr	r4, [r0, #0]
    if (!mask)
  200414:	0849      	lsrs	r1, r1, #1
        port->MODER   = (port->MODER & ~m2) | moder;
  200416:	ea03 0304 	and.w	r3, r3, r4
  20041a:	ea43 0306 	orr.w	r3, r3, r6
  20041e:	6003      	str	r3, [r0, #0]
    if (!mask)
  200420:	d1c5      	bne.n	2003ae <_pal_lld_setgroupmode+0x3e>
  }
}
  200422:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
          port->AFRH = (port->AFRH & ~m4) | altrmask;
  200426:	6a43      	ldr	r3, [r0, #36]	; 0x24
  200428:	ea09 0903 	and.w	r9, r9, r3
  20042c:	ea49 0404 	orr.w	r4, r9, r4
  200430:	6244      	str	r4, [r0, #36]	; 0x24
  200432:	e7ba      	b.n	2003aa <_pal_lld_setgroupmode+0x3a>
          port->AFRH = (port->AFRH & ~m4) | altrmask;
  200434:	f8d0 a024 	ldr.w	sl, [r0, #36]	; 0x24
  200438:	ea09 090a 	and.w	r9, r9, sl
  20043c:	ea49 0404 	orr.w	r4, r9, r4
  200440:	6244      	str	r4, [r0, #36]	; 0x24
  200442:	e7e6      	b.n	200412 <_pal_lld_setgroupmode+0xa2>
	...

00200450 <_port_irq_epilogue>:
  200450:	2320      	movs	r3, #32
  200452:	f383 8811 	msr	BASEPRI, r3
 * @brief   Exception exit redirection to _port_switch_from_isr().
 */
void _port_irq_epilogue(void) {

  port_lock_from_isr();
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
  200456:	4b11      	ldr	r3, [pc, #68]	; (20049c <_port_irq_epilogue+0x4c>)
  200458:	685b      	ldr	r3, [r3, #4]
  20045a:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
  20045e:	d102      	bne.n	200466 <_port_irq_epilogue+0x16>
  200460:	f383 8811 	msr	BASEPRI, r3
  200464:	4770      	bx	lr
void _port_irq_epilogue(void) {
  200466:	b480      	push	{r7}
  200468:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
  20046a:	f3ef 8309 	mrs	r3, PSP
    /* Adding an artificial exception return context, there is no need to
       populate it fully.*/
    ctxp--;

    /* Setting up a fake XPSR register value.*/
    ctxp->xpsr = (regarm_t)0x01000000;
  20046e:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
    ctxp--;
  200472:	f1a3 0220 	sub.w	r2, r3, #32
    ctxp->xpsr = (regarm_t)0x01000000;
  200476:	f843 1c04 	str.w	r1, [r3, #-4]
  __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
  20047a:	f382 8809 	msr	PSP, r2
 * @retval false        if preemption is not required.
 *
 * @special
 */
bool chSchIsPreemptionRequired(void) {
  tprio_t p1 = firstprio(&ch.rlist.queue);
  20047e:	4a08      	ldr	r2, [pc, #32]	; (2004a0 <_port_irq_epilogue+0x50>)
  200480:	6811      	ldr	r1, [r2, #0]
  tprio_t p2 = currp->prio;
  200482:	6992      	ldr	r2, [r2, #24]
    /* Writing back the modified PSP value.*/
    __set_PSP((uint32_t)ctxp);

    /* The exit sequence is different depending on if a preemption is
       required or not.*/
    if (chSchIsPreemptionRequired()) {
  200484:	6889      	ldr	r1, [r1, #8]
  200486:	6892      	ldr	r2, [r2, #8]
  200488:	4291      	cmp	r1, r2
      /* Preemption is required we need to enforce a context switch.*/
      ctxp->pc = (regarm_t)_port_switch_from_isr;
  20048a:	bf8c      	ite	hi
  20048c:	4a05      	ldrhi	r2, [pc, #20]	; (2004a4 <_port_irq_epilogue+0x54>)
    }
    else {
      /* Preemption not required, we just need to exit the exception
         atomically.*/
      ctxp->pc = (regarm_t)_port_exit_from_isr;
  20048e:	4a06      	ldrls	r2, [pc, #24]	; (2004a8 <_port_irq_epilogue+0x58>)
  200490:	f843 2c08 	str.w	r2, [r3, #-8]
    /* Note, returning without unlocking is intentional, this is done in
       order to keep the rest of the context switch atomic.*/
    return;
  }
  port_unlock_from_isr();
}
  200494:	46bd      	mov	sp, r7
  200496:	bc80      	pop	{r7}
  200498:	4770      	bx	lr
  20049a:	bf00      	nop
  20049c:	e000ed00 	.word	0xe000ed00
  2004a0:	20000860 	.word	0x20000860
  2004a4:	002002f9 	.word	0x002002f9
  2004a8:	002002fc 	.word	0x002002fc
  2004ac:	00000000 	.word	0x00000000

002004b0 <SysTick_Handler>:
 * @brief   System Timer vector.
 * @details This interrupt is used for system tick in periodic mode.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(SysTick_Handler) {
  2004b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
  2004b2:	2720      	movs	r7, #32
  2004b4:	f387 8811 	msr	BASEPRI, r7
static inline void chVTDoTickI(void) {

  chDbgCheckClassI();

#if CH_CFG_ST_TIMEDELTA == 0
  ch.vtlist.systime++;
  2004b8:	4d12      	ldr	r5, [pc, #72]	; (200504 <SysTick_Handler+0x54>)
  2004ba:	8cea      	ldrh	r2, [r5, #38]	; 0x26
  if (&ch.vtlist != (virtual_timers_list_t *)ch.vtlist.next) {
  2004bc:	462e      	mov	r6, r5
  ch.vtlist.systime++;
  2004be:	3201      	adds	r2, #1
  if (&ch.vtlist != (virtual_timers_list_t *)ch.vtlist.next) {
  2004c0:	f856 3f1c 	ldr.w	r3, [r6, #28]!
  ch.vtlist.systime++;
  2004c4:	b292      	uxth	r2, r2
  if (&ch.vtlist != (virtual_timers_list_t *)ch.vtlist.next) {
  2004c6:	42b3      	cmp	r3, r6
  ch.vtlist.systime++;
  2004c8:	84ea      	strh	r2, [r5, #38]	; 0x26
  if (&ch.vtlist != (virtual_timers_list_t *)ch.vtlist.next) {
  2004ca:	d013      	beq.n	2004f4 <SysTick_Handler+0x44>
    /* The list is not empty, processing elements on top.*/
    --ch.vtlist.next->delta;
  2004cc:	891c      	ldrh	r4, [r3, #8]
  2004ce:	3c01      	subs	r4, #1
  2004d0:	b2a4      	uxth	r4, r4
  2004d2:	811c      	strh	r4, [r3, #8]
    while (ch.vtlist.next->delta == (systime_t)0) {
  2004d4:	b974      	cbnz	r4, 2004f4 <SysTick_Handler+0x44>
      vtfunc_t fn;

      vtp = ch.vtlist.next;
      fn = vtp->func;
      vtp->func = NULL;
      vtp->next->prev = (virtual_timer_t *)&ch.vtlist;
  2004d6:	681a      	ldr	r2, [r3, #0]
      fn = vtp->func;
  2004d8:	68d9      	ldr	r1, [r3, #12]
      vtp->func = NULL;
  2004da:	60dc      	str	r4, [r3, #12]
      vtp->next->prev = (virtual_timer_t *)&ch.vtlist;
  2004dc:	6056      	str	r6, [r2, #4]
      ch.vtlist.next = vtp->next;
  2004de:	61ea      	str	r2, [r5, #28]
  2004e0:	f384 8811 	msr	BASEPRI, r4
      chSysUnlockFromISR();
      fn(vtp->par);
  2004e4:	6918      	ldr	r0, [r3, #16]
  2004e6:	4788      	blx	r1
  2004e8:	f387 8811 	msr	BASEPRI, r7
    while (ch.vtlist.next->delta == (systime_t)0) {
  2004ec:	69eb      	ldr	r3, [r5, #28]
  2004ee:	891a      	ldrh	r2, [r3, #8]
  2004f0:	2a00      	cmp	r2, #0
  2004f2:	d0f0      	beq.n	2004d6 <SysTick_Handler+0x26>
  2004f4:	2300      	movs	r3, #0
  2004f6:	f383 8811 	msr	BASEPRI, r3
  osalSysLockFromISR();
  osalOsTimerHandlerI();
  osalSysUnlockFromISR();

  OSAL_IRQ_EPILOGUE();
}
  2004fa:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  OSAL_IRQ_EPILOGUE();
  2004fe:	f7ff bfa7 	b.w	200450 <_port_irq_epilogue>
  200502:	bf00      	nop
  200504:	20000860 	.word	0x20000860
	...

00200510 <SVC_Handler>:
void SVC_Handler(void) {
  200510:	b480      	push	{r7}
  200512:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
  200514:	f3ef 8309 	mrs	r3, PSP
  ctxp++;
  200518:	3320      	adds	r3, #32
  __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
  20051a:	f383 8809 	msr	PSP, r3
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
  20051e:	2300      	movs	r3, #0
  200520:	f383 8811 	msr	BASEPRI, r3
}
  200524:	46bd      	mov	sp, r7
  200526:	bc80      	pop	{r7}
  200528:	4770      	bx	lr
  20052a:	bf00      	nop
  20052c:	0000      	movs	r0, r0
	...

00200530 <chTMStopMeasurementX>:
  200530:	4b0f      	ldr	r3, [pc, #60]	; (200570 <chTMStopMeasurementX+0x40>)
  tmp->last = (now - tmp->last) - offset;
  200532:	6882      	ldr	r2, [r0, #8]
  200534:	685b      	ldr	r3, [r3, #4]
 *
 * @xclass
 */
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {

  tm_stop(tmp, chSysGetRealtimeCounterX(), ch.tm.offset);
  200536:	490f      	ldr	r1, [pc, #60]	; (200574 <chTMStopMeasurementX+0x44>)
  tmp->last = (now - tmp->last) - offset;
  200538:	1a9b      	subs	r3, r3, r2
  if (tmp->last > tmp->worst) {
  20053a:	6842      	ldr	r2, [r0, #4]
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {
  20053c:	e92d 0830 	stmdb	sp!, {r4, r5, fp}
  tm_stop(tmp, chSysGetRealtimeCounterX(), ch.tm.offset);
  200540:	6f0c      	ldr	r4, [r1, #112]	; 0x70
  tmp->n++;
  200542:	68c1      	ldr	r1, [r0, #12]
  tmp->last = (now - tmp->last) - offset;
  200544:	1b1b      	subs	r3, r3, r4
  tmp->n++;
  200546:	3101      	adds	r1, #1
  tmp->last = (now - tmp->last) - offset;
  200548:	6083      	str	r3, [r0, #8]
  tmp->n++;
  20054a:	60c1      	str	r1, [r0, #12]
  tmp->cumulative += (rttime_t)tmp->last;
  20054c:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
  200550:	eb14 0b03 	adds.w	fp, r4, r3
  200554:	f145 0c00 	adc.w	ip, r5, #0
  if (tmp->last > tmp->worst) {
  200558:	4293      	cmp	r3, r2
  if (tmp->last < tmp->best) {
  20055a:	6802      	ldr	r2, [r0, #0]
    tmp->worst = tmp->last;
  20055c:	bf88      	it	hi
  20055e:	6043      	strhi	r3, [r0, #4]
  if (tmp->last < tmp->best) {
  200560:	4293      	cmp	r3, r2
  tmp->cumulative += (rttime_t)tmp->last;
  200562:	e9c0 bc04 	strd	fp, ip, [r0, #16]
    tmp->best = tmp->last;
  200566:	bf38      	it	cc
  200568:	6003      	strcc	r3, [r0, #0]
}
  20056a:	e8bd 0830 	ldmia.w	sp!, {r4, r5, fp}
  20056e:	4770      	bx	lr
  200570:	e0001000 	.word	0xe0001000
  200574:	20000860 	.word	0x20000860
	...

00200580 <wakeup>:
  200580:	2320      	movs	r3, #32
  200582:	f383 8811 	msr	BASEPRI, r3
  switch (tp->state) {
  200586:	f890 3020 	ldrb.w	r3, [r0, #32]
  20058a:	2b07      	cmp	r3, #7
  20058c:	d80e      	bhi.n	2005ac <wakeup+0x2c>
  20058e:	e8df f003 	tbb	[pc, r3]
  200592:	0d28      	.short	0x0d28
  200594:	0408240d 	.word	0x0408240d
  200598:	080d      	.short	0x080d
    chSemFastSignalI(tp->u.wtsemp);
  20059a:	6a42      	ldr	r2, [r0, #36]	; 0x24
 */
static inline void chSemFastSignalI(semaphore_t *sp) {

  chDbgCheckClassI();

  sp->cnt++;
  20059c:	6893      	ldr	r3, [r2, #8]
  20059e:	3301      	adds	r3, #1
  2005a0:	6093      	str	r3, [r2, #8]
  return tp;
}

static inline thread_t *queue_dequeue(thread_t *tp) {

  tp->queue.prev->queue.next = tp->queue.next;
  2005a2:	e9d0 2300 	ldrd	r2, r3, [r0]
  2005a6:	601a      	str	r2, [r3, #0]
  tp->queue.next->queue.prev = tp->queue.prev;
  2005a8:	6802      	ldr	r2, [r0, #0]
  2005aa:	6053      	str	r3, [r2, #4]
  tp->state = CH_STATE_READY;
  2005ac:	2200      	movs	r2, #0
  } while (cp->prio >= tp->prio);
  2005ae:	6881      	ldr	r1, [r0, #8]
  cp = (thread_t *)&ch.rlist.queue;
  2005b0:	4b0e      	ldr	r3, [pc, #56]	; (2005ec <wakeup+0x6c>)
  tp->state = CH_STATE_READY;
  2005b2:	f880 2020 	strb.w	r2, [r0, #32]
static void wakeup(void *p) {
  2005b6:	b410      	push	{r4}
  tp->u.rdymsg = MSG_TIMEOUT;
  2005b8:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
  2005bc:	6244      	str	r4, [r0, #36]	; 0x24
    cp = cp->queue.next;
  2005be:	681b      	ldr	r3, [r3, #0]
  } while (cp->prio >= tp->prio);
  2005c0:	689a      	ldr	r2, [r3, #8]
  2005c2:	428a      	cmp	r2, r1
  2005c4:	d2fb      	bcs.n	2005be <wakeup+0x3e>
  tp->queue.prev             = cp->queue.prev;
  2005c6:	685a      	ldr	r2, [r3, #4]
  2005c8:	2100      	movs	r1, #0
  2005ca:	e9c0 3200 	strd	r3, r2, [r0]
  tp->queue.prev->queue.next = tp;
  2005ce:	6010      	str	r0, [r2, #0]
  cp->queue.prev             = tp;
  2005d0:	6058      	str	r0, [r3, #4]
  2005d2:	f381 8811 	msr	BASEPRI, r1
}
  2005d6:	bc10      	pop	{r4}
  2005d8:	4770      	bx	lr
    *tp->u.wttrp = NULL;
  2005da:	6a43      	ldr	r3, [r0, #36]	; 0x24
  2005dc:	2200      	movs	r2, #0
  2005de:	601a      	str	r2, [r3, #0]
  2005e0:	e7e4      	b.n	2005ac <wakeup+0x2c>
  2005e2:	2300      	movs	r3, #0
  2005e4:	f383 8811 	msr	BASEPRI, r3
  2005e8:	4770      	bx	lr
  2005ea:	bf00      	nop
  2005ec:	20000860 	.word	0x20000860

002005f0 <chSchReadyI>:
thread_t *chSchReadyI(thread_t *tp) {
  2005f0:	4601      	mov	r1, r0
  tp->state = CH_STATE_READY;
  2005f2:	2200      	movs	r2, #0
  cp = (thread_t *)&ch.rlist.queue;
  2005f4:	4b07      	ldr	r3, [pc, #28]	; (200614 <chSchReadyI+0x24>)
  } while (cp->prio >= tp->prio);
  2005f6:	6880      	ldr	r0, [r0, #8]
  tp->state = CH_STATE_READY;
  2005f8:	f881 2020 	strb.w	r2, [r1, #32]
    cp = cp->queue.next;
  2005fc:	681b      	ldr	r3, [r3, #0]
  } while (cp->prio >= tp->prio);
  2005fe:	689a      	ldr	r2, [r3, #8]
  200600:	4282      	cmp	r2, r0
  200602:	d2fb      	bcs.n	2005fc <chSchReadyI+0xc>
  tp->queue.prev             = cp->queue.prev;
  200604:	685a      	ldr	r2, [r3, #4]
}
  200606:	4608      	mov	r0, r1
  tp->queue.prev             = cp->queue.prev;
  200608:	e9c1 3200 	strd	r3, r2, [r1]
  tp->queue.prev->queue.next = tp;
  20060c:	6011      	str	r1, [r2, #0]
  cp->queue.prev             = tp;
  20060e:	6059      	str	r1, [r3, #4]
}
  200610:	4770      	bx	lr
  200612:	bf00      	nop
  200614:	20000860 	.word	0x20000860
	...

00200620 <chEvtBroadcastFlagsI.constprop.16>:
 * @param[in] esp       pointer to the @p event_source_t structure
 * @param[in] flags     the flags set to be added to the listener flags mask
 *
 * @iclass
 */
void chEvtBroadcastFlagsI(event_source_t *esp, eventflags_t flags) {
  200620:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  event_listener_t *elp;

  chDbgCheckClassI();
  chDbgCheck(esp != NULL);

  elp = esp->next;
  200622:	4f16      	ldr	r7, [pc, #88]	; (20067c <chEvtBroadcastFlagsI.constprop.16+0x5c>)
  200624:	f857 4f04 	ldr.w	r4, [r7, #4]!
  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  while (elp != (event_listener_t *)esp) {
  200628:	42bc      	cmp	r4, r7
  20062a:	d020      	beq.n	20066e <chEvtBroadcastFlagsI.constprop.16+0x4e>
  20062c:	4605      	mov	r5, r0
  /* Test on the AND/OR conditions wait states.*/
  if (((tp->state == CH_STATE_WTOREVT) &&
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
      ((tp->state == CH_STATE_WTANDEVT) &&
       ((tp->epending & tp->u.ewmask) == tp->u.ewmask))) {
    tp->u.rdymsg = MSG_OK;
  20062e:	2600      	movs	r6, #0
  200630:	e004      	b.n	20063c <chEvtBroadcastFlagsI.constprop.16+0x1c>
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
  200632:	2a0b      	cmp	r2, #11
  200634:	d01c      	beq.n	200670 <chEvtBroadcastFlagsI.constprop.16+0x50>
    elp = elp->next;
  200636:	6824      	ldr	r4, [r4, #0]
  while (elp != (event_listener_t *)esp) {
  200638:	42bc      	cmp	r4, r7
  20063a:	d018      	beq.n	20066e <chEvtBroadcastFlagsI.constprop.16+0x4e>
    elp->flags |= flags;
  20063c:	68e3      	ldr	r3, [r4, #12]
  20063e:	432b      	orrs	r3, r5
  200640:	60e3      	str	r3, [r4, #12]
    if ((flags == (eventflags_t)0) ||
  200642:	b115      	cbz	r5, 20064a <chEvtBroadcastFlagsI.constprop.16+0x2a>
        ((elp->flags & elp->wflags) != (eventflags_t)0)) {
  200644:	6922      	ldr	r2, [r4, #16]
    if ((flags == (eventflags_t)0) ||
  200646:	4213      	tst	r3, r2
  200648:	d0f5      	beq.n	200636 <chEvtBroadcastFlagsI.constprop.16+0x16>
  tp->epending |= events;
  20064a:	e9d4 0301 	ldrd	r0, r3, [r4, #4]
  20064e:	6b41      	ldr	r1, [r0, #52]	; 0x34
  if (((tp->state == CH_STATE_WTOREVT) &&
  200650:	f890 2020 	ldrb.w	r2, [r0, #32]
  tp->epending |= events;
  200654:	430b      	orrs	r3, r1
  if (((tp->state == CH_STATE_WTOREVT) &&
  200656:	2a0a      	cmp	r2, #10
  tp->epending |= events;
  200658:	6343      	str	r3, [r0, #52]	; 0x34
  if (((tp->state == CH_STATE_WTOREVT) &&
  20065a:	d1ea      	bne.n	200632 <chEvtBroadcastFlagsI.constprop.16+0x12>
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
  20065c:	6a42      	ldr	r2, [r0, #36]	; 0x24
  if (((tp->state == CH_STATE_WTOREVT) &&
  20065e:	4213      	tst	r3, r2
  200660:	d0e9      	beq.n	200636 <chEvtBroadcastFlagsI.constprop.16+0x16>
    tp->u.rdymsg = MSG_OK;
  200662:	6246      	str	r6, [r0, #36]	; 0x24
    (void) chSchReadyI(tp);
  200664:	f7ff ffc4 	bl	2005f0 <chSchReadyI>
    elp = elp->next;
  200668:	6824      	ldr	r4, [r4, #0]
  while (elp != (event_listener_t *)esp) {
  20066a:	42bc      	cmp	r4, r7
  20066c:	d1e6      	bne.n	20063c <chEvtBroadcastFlagsI.constprop.16+0x1c>
}
  20066e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
       ((tp->epending & tp->u.ewmask) == tp->u.ewmask))) {
  200670:	6a42      	ldr	r2, [r0, #36]	; 0x24
      ((tp->state == CH_STATE_WTANDEVT) &&
  200672:	ea32 0303 	bics.w	r3, r2, r3
  200676:	d1de      	bne.n	200636 <chEvtBroadcastFlagsI.constprop.16+0x16>
  200678:	e7f3      	b.n	200662 <chEvtBroadcastFlagsI.constprop.16+0x42>
  20067a:	bf00      	nop
  20067c:	20000800 	.word	0x20000800

00200680 <VectorD8>:
/**
 * @brief   USART2 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_USART2_HANDLER) {
  200680:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  USART_TypeDef *u = sdp->usart;
  200684:	4c5f      	ldr	r4, [pc, #380]	; (200804 <VectorD8+0x184>)
  200686:	6d66      	ldr	r6, [r4, #84]	; 0x54
  uint32_t cr1 = u->CR1;
  200688:	6837      	ldr	r7, [r6, #0]
  isr = u->ISR;
  20068a:	69f5      	ldr	r5, [r6, #28]
  if (isr & (USART_ISR_ORE | USART_ISR_NE | USART_ISR_FE  | USART_ISR_PE))
  20068c:	0729      	lsls	r1, r5, #28
  u->ICR = isr;
  20068e:	6235      	str	r5, [r6, #32]
  if (isr & (USART_ISR_ORE | USART_ISR_NE | USART_ISR_FE  | USART_ISR_PE))
  200690:	d153      	bne.n	20073a <VectorD8+0xba>
  if (isr & USART_ISR_LBDF) {
  200692:	05ea      	lsls	r2, r5, #23
  200694:	d446      	bmi.n	200724 <VectorD8+0xa4>
  if (isr & USART_ISR_RXNE) {
  200696:	06ab      	lsls	r3, r5, #26
  200698:	d416      	bmi.n	2006c8 <VectorD8+0x48>
  if ((cr1 & USART_CR1_TXEIE) && (isr & USART_ISR_TXE)) {
  20069a:	0638      	lsls	r0, r7, #24
  20069c:	d501      	bpl.n	2006a2 <VectorD8+0x22>
  20069e:	0629      	lsls	r1, r5, #24
  2006a0:	d466      	bmi.n	200770 <VectorD8+0xf0>
  if ((cr1 & USART_CR1_TCIE) && (isr & USART_ISR_TC)) {
  2006a2:	067a      	lsls	r2, r7, #25
  2006a4:	d50c      	bpl.n	2006c0 <VectorD8+0x40>
  2006a6:	066b      	lsls	r3, r5, #25
  2006a8:	d50a      	bpl.n	2006c0 <VectorD8+0x40>
  2006aa:	2320      	movs	r3, #32
  2006ac:	f383 8811 	msr	BASEPRI, r3
    if (oqIsEmptyI(&sdp->oqueue)) {
  2006b0:	e9d4 2311 	ldrd	r2, r3, [r4, #68]	; 0x44
  2006b4:	429a      	cmp	r2, r3
  2006b6:	f000 808e 	beq.w	2007d6 <VectorD8+0x156>
  2006ba:	2300      	movs	r3, #0
  2006bc:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_PROLOGUE();

  serve_interrupt(&SD2);

  OSAL_IRQ_EPILOGUE();
}
  2006c0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  OSAL_IRQ_EPILOGUE();
  2006c4:	f7ff bec4 	b.w	200450 <_port_irq_epilogue>
  2006c8:	2320      	movs	r3, #32
  2006ca:	f383 8811 	msr	BASEPRI, r3
    sdIncomingDataI(sdp, (uint8_t)u->RDR & sdp->rxmask);
  2006ce:	6a72      	ldr	r2, [r6, #36]	; 0x24
  2006d0:	f894 105c 	ldrb.w	r1, [r4, #92]	; 0x5c
void sdIncomingDataI(SerialDriver *sdp, uint8_t b) {

  osalDbgCheckClassI();
  osalDbgCheck(sdp != NULL);

  if (iqIsEmptyI(&sdp->iqueue))
  2006d4:	6963      	ldr	r3, [r4, #20]
  2006d6:	ea01 0802 	and.w	r8, r1, r2
  2006da:	2b00      	cmp	r3, #0
  2006dc:	d06f      	beq.n	2007be <VectorD8+0x13e>
 */
msg_t iqPutI(input_queue_t *iqp, uint8_t b) {

  osalDbgCheckClassI();

  if (iqIsFullI(iqp)) {
  2006de:	e9d4 3208 	ldrd	r3, r2, [r4, #32]
  2006e2:	4293      	cmp	r3, r2
  2006e4:	d06f      	beq.n	2007c6 <VectorD8+0x146>
    return MSG_TIMEOUT;
  }

  iqp->q_counter++;
  2006e6:	6962      	ldr	r2, [r4, #20]
  *iqp->q_wrptr++ = b;
  2006e8:	1c59      	adds	r1, r3, #1
  iqp->q_counter++;
  2006ea:	3201      	adds	r2, #1
  *iqp->q_wrptr++ = b;
  2006ec:	6221      	str	r1, [r4, #32]
  iqp->q_counter++;
  2006ee:	6162      	str	r2, [r4, #20]
  *iqp->q_wrptr++ = b;
  2006f0:	f883 8000 	strb.w	r8, [r3]
  if (iqp->q_wrptr >= iqp->q_top) {
  2006f4:	e9d4 3207 	ldrd	r3, r2, [r4, #28]
  2006f8:	429a      	cmp	r2, r3
  2006fa:	d301      	bcc.n	200700 <VectorD8+0x80>
    iqp->q_wrptr = iqp->q_buffer;
  2006fc:	69a3      	ldr	r3, [r4, #24]
  2006fe:	6223      	str	r3, [r4, #32]
  return (bool)(tqp->next != (const thread_t *)tqp);
  200700:	68e3      	ldr	r3, [r4, #12]
 *
 * @iclass
 */
void chThdDequeueNextI(threads_queue_t *tqp, msg_t msg) {

  if (queue_notempty(tqp)) {
  200702:	4a41      	ldr	r2, [pc, #260]	; (200808 <VectorD8+0x188>)
  200704:	4293      	cmp	r3, r2
  200706:	d009      	beq.n	20071c <VectorD8+0x9c>
  tqp->next             = tp->queue.next;
  200708:	6819      	ldr	r1, [r3, #0]

  tp = queue_fifo_remove(tqp);

  chDbgAssert(tp->state == CH_STATE_QUEUED, "invalid state");

  tp->u.rdymsg = msg;
  20070a:	f04f 0c00 	mov.w	ip, #0
  (void) chSchReadyI(tp);
  20070e:	4618      	mov	r0, r3
  200710:	60e1      	str	r1, [r4, #12]
  tqp->next->queue.prev = (thread_t *)tqp;
  200712:	604a      	str	r2, [r1, #4]
  tp->u.rdymsg = msg;
  200714:	f8c3 c024 	str.w	ip, [r3, #36]	; 0x24
  (void) chSchReadyI(tp);
  200718:	f7ff ff6a 	bl	2005f0 <chSchReadyI>
  20071c:	2300      	movs	r3, #0
  20071e:	f383 8811 	msr	BASEPRI, r3
  200722:	e7ba      	b.n	20069a <VectorD8+0x1a>
  200724:	2320      	movs	r3, #32
  200726:	f383 8811 	msr	BASEPRI, r3
 * @iclass
 */
static inline void osalEventBroadcastFlagsI(event_source_t *esp,
                                            eventflags_t flags) {

  chEvtBroadcastFlagsI(esp, flags);
  20072a:	f44f 7000 	mov.w	r0, #512	; 0x200
  20072e:	f7ff ff77 	bl	200620 <chEvtBroadcastFlagsI.constprop.16>
  200732:	2300      	movs	r3, #0
  200734:	f383 8811 	msr	BASEPRI, r3
  200738:	e7ad      	b.n	200696 <VectorD8+0x16>
    sts |= SD_OVERRUN_ERROR;
  20073a:	f015 0f08 	tst.w	r5, #8
  20073e:	bf0c      	ite	eq
  200740:	2000      	moveq	r0, #0
  200742:	2080      	movne	r0, #128	; 0x80
  if (isr & USART_ISR_PE)
  200744:	07ea      	lsls	r2, r5, #31
    sts |= SD_PARITY_ERROR;
  200746:	bf48      	it	mi
  200748:	f040 0020 	orrmi.w	r0, r0, #32
  if (isr & USART_ISR_FE)
  20074c:	07ab      	lsls	r3, r5, #30
  20074e:	f04f 0320 	mov.w	r3, #32
    sts |= SD_FRAMING_ERROR;
  200752:	bf48      	it	mi
  200754:	f040 0040 	orrmi.w	r0, r0, #64	; 0x40
  if (isr & USART_ISR_NE)
  200758:	0769      	lsls	r1, r5, #29
    sts |= SD_NOISE_ERROR;
  20075a:	bf48      	it	mi
  20075c:	f440 7080 	orrmi.w	r0, r0, #256	; 0x100
  200760:	f383 8811 	msr	BASEPRI, r3
  200764:	f7ff ff5c 	bl	200620 <chEvtBroadcastFlagsI.constprop.16>
  200768:	2300      	movs	r3, #0
  20076a:	f383 8811 	msr	BASEPRI, r3
  20076e:	e790      	b.n	200692 <VectorD8+0x12>
  200770:	2320      	movs	r3, #32
  200772:	f383 8811 	msr	BASEPRI, r3
msg_t oqGetI(output_queue_t *oqp) {
  uint8_t b;

  osalDbgCheckClassI();

  if (oqIsEmptyI(oqp)) {
  200776:	e9d4 2311 	ldrd	r2, r3, [r4, #68]	; 0x44
  20077a:	429a      	cmp	r2, r3
  20077c:	d036      	beq.n	2007ec <VectorD8+0x16c>
    return MSG_TIMEOUT;
  }

  oqp->q_counter++;
  20077e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  b = *oqp->q_rdptr++;
  200780:	1c58      	adds	r0, r3, #1
  if (oqp->q_rdptr >= oqp->q_top) {
  200782:	6c21      	ldr	r1, [r4, #64]	; 0x40
  oqp->q_counter++;
  200784:	3201      	adds	r2, #1
  b = *oqp->q_rdptr++;
  200786:	64a0      	str	r0, [r4, #72]	; 0x48
  if (oqp->q_rdptr >= oqp->q_top) {
  200788:	4288      	cmp	r0, r1
  oqp->q_counter++;
  20078a:	63a2      	str	r2, [r4, #56]	; 0x38
  b = *oqp->q_rdptr++;
  20078c:	f893 8000 	ldrb.w	r8, [r3]
  if (oqp->q_rdptr >= oqp->q_top) {
  200790:	d301      	bcc.n	200796 <VectorD8+0x116>
    oqp->q_rdptr = oqp->q_buffer;
  200792:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  200794:	64a3      	str	r3, [r4, #72]	; 0x48
  return (bool)(tqp->next != (const thread_t *)tqp);
  200796:	6b23      	ldr	r3, [r4, #48]	; 0x30
  200798:	4a1c      	ldr	r2, [pc, #112]	; (20080c <VectorD8+0x18c>)
  20079a:	4293      	cmp	r3, r2
  20079c:	d009      	beq.n	2007b2 <VectorD8+0x132>
  tqp->next             = tp->queue.next;
  20079e:	6819      	ldr	r1, [r3, #0]
  tp->u.rdymsg = msg;
  2007a0:	f04f 0c00 	mov.w	ip, #0
  (void) chSchReadyI(tp);
  2007a4:	4618      	mov	r0, r3
  2007a6:	6321      	str	r1, [r4, #48]	; 0x30
  tqp->next->queue.prev = (thread_t *)tqp;
  2007a8:	604a      	str	r2, [r1, #4]
  tp->u.rdymsg = msg;
  2007aa:	f8c3 c024 	str.w	ip, [r3, #36]	; 0x24
  (void) chSchReadyI(tp);
  2007ae:	f7ff ff1f 	bl	2005f0 <chSchReadyI>
      u->TDR = b;
  2007b2:	f8c6 8028 	str.w	r8, [r6, #40]	; 0x28
  2007b6:	2300      	movs	r3, #0
  2007b8:	f383 8811 	msr	BASEPRI, r3
  2007bc:	e771      	b.n	2006a2 <VectorD8+0x22>
  2007be:	2004      	movs	r0, #4
  2007c0:	f7ff ff2e 	bl	200620 <chEvtBroadcastFlagsI.constprop.16>
  2007c4:	e78b      	b.n	2006de <VectorD8+0x5e>
  if (iqIsFullI(iqp)) {
  2007c6:	6962      	ldr	r2, [r4, #20]
  2007c8:	2a00      	cmp	r2, #0
  2007ca:	d08c      	beq.n	2006e6 <VectorD8+0x66>
  2007cc:	f44f 6080 	mov.w	r0, #1024	; 0x400
  2007d0:	f7ff ff26 	bl	200620 <chEvtBroadcastFlagsI.constprop.16>
  2007d4:	e7a2      	b.n	20071c <VectorD8+0x9c>
    if (oqIsEmptyI(&sdp->oqueue)) {
  2007d6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  2007d8:	2b00      	cmp	r3, #0
  2007da:	f43f af6e 	beq.w	2006ba <VectorD8+0x3a>
      u->CR1 = cr1 & ~USART_CR1_TCIE;
  2007de:	f027 0740 	bic.w	r7, r7, #64	; 0x40
  2007e2:	2010      	movs	r0, #16
  2007e4:	f7ff ff1c 	bl	200620 <chEvtBroadcastFlagsI.constprop.16>
  2007e8:	6037      	str	r7, [r6, #0]
  2007ea:	e766      	b.n	2006ba <VectorD8+0x3a>
  if (oqIsEmptyI(oqp)) {
  2007ec:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  2007ee:	2a00      	cmp	r2, #0
  2007f0:	d0c5      	beq.n	20077e <VectorD8+0xfe>
  2007f2:	2008      	movs	r0, #8
  2007f4:	f7ff ff14 	bl	200620 <chEvtBroadcastFlagsI.constprop.16>
      u->CR1 = (cr1 & ~USART_CR1_TXEIE) | USART_CR1_TCIE;
  2007f8:	f027 03c0 	bic.w	r3, r7, #192	; 0xc0
  2007fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  200800:	6033      	str	r3, [r6, #0]
  200802:	e7d8      	b.n	2007b6 <VectorD8+0x136>
  200804:	20000800 	.word	0x20000800
  200808:	2000080c 	.word	0x2000080c
  20080c:	20000830 	.word	0x20000830

00200810 <_idle_thread>:
 *          that this thread is executed only if there are no other ready
 *          threads in the system.
 *
 * @param[in] p         the thread parameter, unused in this scenario
 */
static void _idle_thread(void *p) {
  200810:	e7fe      	b.n	200810 <_idle_thread>
  200812:	bf00      	nop
	...

00200820 <BusFault_Handler>:
 *
 * @notapi
 */
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
__attribute__((weak))
void _unhandled_exception(void) {
  200820:	e7fe      	b.n	200820 <BusFault_Handler>
  200822:	bf00      	nop
	...

00200830 <chSchWakeupS.constprop.25>:
  thread_t *otp = currp;
  200830:	4b15      	ldr	r3, [pc, #84]	; (200888 <chSchWakeupS.constprop.25+0x58>)
  if (ntp->prio <= otp->prio) {
  200832:	6881      	ldr	r1, [r0, #8]
void chSchWakeupS(thread_t *ntp, msg_t msg) {
  200834:	b470      	push	{r4, r5, r6}
  thread_t *otp = currp;
  200836:	699d      	ldr	r5, [r3, #24]
void chSchWakeupS(thread_t *ntp, msg_t msg) {
  200838:	4604      	mov	r4, r0
  ntp->u.rdymsg = msg;
  20083a:	2600      	movs	r6, #0
  if (ntp->prio <= otp->prio) {
  20083c:	68a8      	ldr	r0, [r5, #8]
  ntp->u.rdymsg = msg;
  20083e:	6266      	str	r6, [r4, #36]	; 0x24
  if (ntp->prio <= otp->prio) {
  200840:	4281      	cmp	r1, r0
  200842:	d80c      	bhi.n	20085e <chSchWakeupS.constprop.25+0x2e>
  tp->state = CH_STATE_READY;
  200844:	f884 6020 	strb.w	r6, [r4, #32]
    cp = cp->queue.next;
  200848:	681b      	ldr	r3, [r3, #0]
  } while (cp->prio >= tp->prio);
  20084a:	689a      	ldr	r2, [r3, #8]
  20084c:	4291      	cmp	r1, r2
  20084e:	d9fb      	bls.n	200848 <chSchWakeupS.constprop.25+0x18>
  tp->queue.prev             = cp->queue.prev;
  200850:	685a      	ldr	r2, [r3, #4]
  200852:	e9c4 3200 	strd	r3, r2, [r4]
  tp->queue.prev->queue.next = tp;
  200856:	6014      	str	r4, [r2, #0]
  cp->queue.prev             = tp;
  200858:	605c      	str	r4, [r3, #4]
}
  20085a:	bc70      	pop	{r4, r5, r6}
  20085c:	4770      	bx	lr
  cp = (thread_t *)&ch.rlist.queue;
  20085e:	461a      	mov	r2, r3
  tp->state = CH_STATE_READY;
  200860:	f885 6020 	strb.w	r6, [r5, #32]
    cp = cp->queue.next;
  200864:	6812      	ldr	r2, [r2, #0]
  } while (cp->prio >= tp->prio);
  200866:	6891      	ldr	r1, [r2, #8]
  200868:	4288      	cmp	r0, r1
  20086a:	d9fb      	bls.n	200864 <chSchWakeupS.constprop.25+0x34>
  tp->queue.prev             = cp->queue.prev;
  20086c:	6850      	ldr	r0, [r2, #4]
    ntp->state = CH_STATE_CURRENT;
  20086e:	2601      	movs	r6, #1
  tp->queue.next             = cp;
  200870:	602a      	str	r2, [r5, #0]
    chSysSwitch(ntp, otp);
  200872:	4629      	mov	r1, r5
  tp->queue.prev             = cp->queue.prev;
  200874:	6068      	str	r0, [r5, #4]
  tp->queue.prev->queue.next = tp;
  200876:	6005      	str	r5, [r0, #0]
    chSysSwitch(ntp, otp);
  200878:	4620      	mov	r0, r4
  cp->queue.prev             = tp;
  20087a:	6055      	str	r5, [r2, #4]
    ntp->state = CH_STATE_CURRENT;
  20087c:	f884 6020 	strb.w	r6, [r4, #32]
    currp = ntp;
  200880:	619c      	str	r4, [r3, #24]
}
  200882:	bc70      	pop	{r4, r5, r6}
    chSysSwitch(ntp, otp);
  200884:	f7ff bd28 	b.w	2002d8 <_port_switch>
  200888:	20000860 	.word	0x20000860
  20088c:	00000000 	.word	0x00000000

00200890 <chSchGoSleepS>:
  thread_t *otp = currp;
  200890:	4b08      	ldr	r3, [pc, #32]	; (2008b4 <chSchGoSleepS+0x24>)
  thread_t *tp = tqp->next;
  200892:	681a      	ldr	r2, [r3, #0]
  200894:	6999      	ldr	r1, [r3, #24]
void chSchGoSleepS(tstate_t newstate) {
  200896:	b430      	push	{r4, r5}
  otp->state = newstate;
  200898:	f881 0020 	strb.w	r0, [r1, #32]
  currp->state = CH_STATE_CURRENT;
  20089c:	2501      	movs	r5, #1
  tqp->next             = tp->queue.next;
  20089e:	6814      	ldr	r4, [r2, #0]
  chSysSwitch(currp, otp);
  2008a0:	4610      	mov	r0, r2
  tqp->next->queue.prev = (thread_t *)tqp;
  2008a2:	6063      	str	r3, [r4, #4]
  tqp->next             = tp->queue.next;
  2008a4:	601c      	str	r4, [r3, #0]
  currp->state = CH_STATE_CURRENT;
  2008a6:	f882 5020 	strb.w	r5, [r2, #32]
  currp = queue_fifo_remove(&ch.rlist.queue);
  2008aa:	619a      	str	r2, [r3, #24]
}
  2008ac:	bc30      	pop	{r4, r5}
  chSysSwitch(currp, otp);
  2008ae:	f7ff bd13 	b.w	2002d8 <_port_switch>
  2008b2:	bf00      	nop
  2008b4:	20000860 	.word	0x20000860
	...

002008c0 <chSchGoSleepTimeoutS>:
  if (TIME_INFINITE != time) {
  2008c0:	f64f 73ff 	movw	r3, #65535	; 0xffff
  2008c4:	4299      	cmp	r1, r3
msg_t chSchGoSleepTimeoutS(tstate_t newstate, systime_t time) {
  2008c6:	b570      	push	{r4, r5, r6, lr}
  2008c8:	b086      	sub	sp, #24
  if (TIME_INFINITE != time) {
  2008ca:	d031      	beq.n	200930 <chSchGoSleepTimeoutS+0x70>
    chVTDoSetI(&vt, time, wakeup, currp);
  2008cc:	4c1c      	ldr	r4, [pc, #112]	; (200940 <chSchGoSleepTimeoutS+0x80>)
  2008ce:	4606      	mov	r6, r0

  chDbgCheckClassI();
  chDbgCheck((vtp != NULL) && (vtfunc != NULL) && (delay != TIME_IMMEDIATE));

  vtp->par = par;
  vtp->func = vtfunc;
  2008d0:	481c      	ldr	r0, [pc, #112]	; (200944 <chSchGoSleepTimeoutS+0x84>)
  vtp->par = par;
  2008d2:	e9d4 5306 	ldrd	r5, r3, [r4, #24]
  p = ch.vtlist.next;
#endif /* CH_CFG_ST_TIMEDELTA == 0 */

  /* The delta list is scanned in order to find the correct position for
     this timer. */
  while (p->delta < delta) {
  2008d6:	891a      	ldrh	r2, [r3, #8]
  2008d8:	4291      	cmp	r1, r2
  vtp->func = vtfunc;
  2008da:	e9cd 0504 	strd	r0, r5, [sp, #16]
  while (p->delta < delta) {
  2008de:	d905      	bls.n	2008ec <chSchGoSleepTimeoutS+0x2c>
    /* Debug assert if the timer is already in the list.*/
    chDbgAssert(p != vtp, "timer already armed");

    delta -= p->delta;
  2008e0:	1a89      	subs	r1, r1, r2
    p = p->next;
  2008e2:	681b      	ldr	r3, [r3, #0]
    delta -= p->delta;
  2008e4:	b289      	uxth	r1, r1
  while (p->delta < delta) {
  2008e6:	891a      	ldrh	r2, [r3, #8]
  2008e8:	428a      	cmp	r2, r1
  2008ea:	d3f9      	bcc.n	2008e0 <chSchGoSleepTimeoutS+0x20>
  }

  /* The timer is inserted in the delta list.*/
  vtp->next = p;
  vtp->prev = vtp->next->prev;
  2008ec:	685d      	ldr	r5, [r3, #4]
  vtp->prev->next = vtp;
  2008ee:	aa01      	add	r2, sp, #4
  vtp->next = p;
  2008f0:	9301      	str	r3, [sp, #4]
    chSchGoSleepS(newstate);
  2008f2:	4630      	mov	r0, r6
  vtp->prev = vtp->next->prev;
  2008f4:	9502      	str	r5, [sp, #8]
  /* Calculate new delta for the following entry.*/
  p->delta -= delta;

  /* Special case when the timer is in last position in the list, the
     value in the header must be restored.*/
  ch.vtlist.delta = (systime_t)-1;
  2008f6:	f64f 76ff 	movw	r6, #65535	; 0xffff
  vtp->prev->next = vtp;
  2008fa:	602a      	str	r2, [r5, #0]
  p->prev = vtp;
  2008fc:	605a      	str	r2, [r3, #4]
  vtp->delta = delta;
  2008fe:	f8ad 100c 	strh.w	r1, [sp, #12]
  p->delta -= delta;
  200902:	891a      	ldrh	r2, [r3, #8]
  200904:	1a51      	subs	r1, r2, r1
  200906:	8119      	strh	r1, [r3, #8]
  ch.vtlist.delta = (systime_t)-1;
  200908:	84a6      	strh	r6, [r4, #36]	; 0x24
  20090a:	f7ff ffc1 	bl	200890 <chSchGoSleepS>
    if (chVTIsArmedI(&vt)) {
  20090e:	9b04      	ldr	r3, [sp, #16]
  200910:	b153      	cbz	r3, 200928 <chSchGoSleepTimeoutS+0x68>
  chDbgAssert(vtp->func != NULL, "timer not set or already triggered");

#if CH_CFG_ST_TIMEDELTA == 0

  /* The delta of the timer is added to the next timer.*/
  vtp->next->delta += vtp->delta;
  200912:	9b01      	ldr	r3, [sp, #4]
  200914:	f8bd 000c 	ldrh.w	r0, [sp, #12]
  200918:	891a      	ldrh	r2, [r3, #8]

 /* Removing the element from the delta list.*/
  vtp->prev->next = vtp->next;
  20091a:	9902      	ldr	r1, [sp, #8]
  vtp->next->delta += vtp->delta;
  20091c:	4402      	add	r2, r0
  20091e:	811a      	strh	r2, [r3, #8]
  vtp->prev->next = vtp->next;
  200920:	600b      	str	r3, [r1, #0]
  vtp->next->prev = vtp->prev;
  200922:	9b01      	ldr	r3, [sp, #4]
  200924:	6059      	str	r1, [r3, #4]
  vtp->func = NULL;

  /* The above code changes the value in the header when the removed element
     is the last of the list, restoring it.*/
  ch.vtlist.delta = (systime_t)-1;
  200926:	84a6      	strh	r6, [r4, #36]	; 0x24
  return currp->u.rdymsg;
  200928:	69a3      	ldr	r3, [r4, #24]
}
  20092a:	6a58      	ldr	r0, [r3, #36]	; 0x24
  20092c:	b006      	add	sp, #24
  20092e:	bd70      	pop	{r4, r5, r6, pc}
  200930:	4c03      	ldr	r4, [pc, #12]	; (200940 <chSchGoSleepTimeoutS+0x80>)
    chSchGoSleepS(newstate);
  200932:	f7ff ffad 	bl	200890 <chSchGoSleepS>
  return currp->u.rdymsg;
  200936:	69a3      	ldr	r3, [r4, #24]
}
  200938:	6a58      	ldr	r0, [r3, #36]	; 0x24
  20093a:	b006      	add	sp, #24
  20093c:	bd70      	pop	{r4, r5, r6, pc}
  20093e:	bf00      	nop
  200940:	20000860 	.word	0x20000860
  200944:	00200581 	.word	0x00200581
	...

00200950 <chThdEnqueueTimeoutS>:
  if (TIME_IMMEDIATE == timeout) {
  200950:	b161      	cbz	r1, 20096c <chThdEnqueueTimeoutS+0x1c>
  200952:	4602      	mov	r2, r0
  queue_insert(currp, tqp);
  200954:	4b07      	ldr	r3, [pc, #28]	; (200974 <chThdEnqueueTimeoutS+0x24>)
  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
  200956:	2004      	movs	r0, #4
  queue_insert(currp, tqp);
  200958:	699b      	ldr	r3, [r3, #24]
msg_t chThdEnqueueTimeoutS(threads_queue_t *tqp, systime_t timeout) {
  20095a:	b410      	push	{r4}
  tp->queue.prev             = tqp->prev;
  20095c:	6854      	ldr	r4, [r2, #4]
  20095e:	e9c3 2400 	strd	r2, r4, [r3]
  tp->queue.prev->queue.next = tp;
  200962:	6023      	str	r3, [r4, #0]
  tqp->prev                  = tp;
  200964:	6053      	str	r3, [r2, #4]
}
  200966:	bc10      	pop	{r4}
  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
  200968:	f7ff bfaa 	b.w	2008c0 <chSchGoSleepTimeoutS>
}
  20096c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  200970:	4770      	bx	lr
  200972:	bf00      	nop
  200974:	20000860 	.word	0x20000860
	...

00200980 <oqWriteTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t oqWriteTimeout(output_queue_t *oqp, const uint8_t *bp,
                      size_t n, systime_t timeout) {
  200980:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  200984:	4699      	mov	r9, r3
  200986:	b083      	sub	sp, #12
  200988:	4604      	mov	r4, r0
  20098a:	460e      	mov	r6, r1
  20098c:	4615      	mov	r5, r2
  systime_t deadline;
  qnotify_t nfy = oqp->q_notify;
  20098e:	f8d0 801c 	ldr.w	r8, [r0, #28]
  200992:	2320      	movs	r3, #32
  200994:	f383 8811 	msr	BASEPRI, r3
  return ch.vtlist.systime;
  200998:	4b26      	ldr	r3, [pc, #152]	; (200a34 <oqWriteTimeout+0xb4>)
    msg_t msg;

    while (oqIsFullI(oqp)) {
      /* TIME_INFINITE and TIME_IMMEDIATE are handled differently, no
         deadline.*/
      if ((timeout == TIME_INFINITE) || (timeout == TIME_IMMEDIATE)) {
  20099a:	f109 3aff 	add.w	sl, r9, #4294967295	; 0xffffffff
  size_t w = 0;
  20099e:	2700      	movs	r7, #0
  2009a0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
      if ((timeout == TIME_INFINITE) || (timeout == TIME_IMMEDIATE)) {
  2009a2:	fa1f fa8a 	uxth.w	sl, sl
  deadline = osalOsGetSystemTimeX() + timeout;
  2009a6:	444b      	add	r3, r9
  2009a8:	b29b      	uxth	r3, r3
  2009aa:	9301      	str	r3, [sp, #4]
    while (oqIsFullI(oqp)) {
  2009ac:	68a3      	ldr	r3, [r4, #8]
  2009ae:	b313      	cbz	r3, 2009f6 <oqWriteTimeout+0x76>
      }
    }

    /* Putting the character into the queue.*/
    oqp->q_counter--;
    *oqp->q_wrptr++ = *bp++;
  2009b0:	6961      	ldr	r1, [r4, #20]
  2009b2:	f106 0b01 	add.w	fp, r6, #1
    oqp->q_counter--;
  2009b6:	68a3      	ldr	r3, [r4, #8]
    *oqp->q_wrptr++ = *bp++;
  2009b8:	1c48      	adds	r0, r1, #1
    oqp->q_counter--;
  2009ba:	3b01      	subs	r3, #1
    *oqp->q_wrptr++ = *bp++;
  2009bc:	6160      	str	r0, [r4, #20]
    oqp->q_counter--;
  2009be:	60a3      	str	r3, [r4, #8]
    *oqp->q_wrptr++ = *bp++;
  2009c0:	7833      	ldrb	r3, [r6, #0]
  2009c2:	700b      	strb	r3, [r1, #0]
    if (oqp->q_wrptr >= oqp->q_top) {
  2009c4:	e9d4 3104 	ldrd	r3, r1, [r4, #16]
  2009c8:	4299      	cmp	r1, r3
  2009ca:	d301      	bcc.n	2009d0 <oqWriteTimeout+0x50>
      oqp->q_wrptr = oqp->q_buffer;
  2009cc:	68e3      	ldr	r3, [r4, #12]
  2009ce:	6163      	str	r3, [r4, #20]
    }

    /* Inform the low side that the queue has at least one character available.*/
    if (nfy != NULL) {
  2009d0:	f1b8 0f00 	cmp.w	r8, #0
  2009d4:	d001      	beq.n	2009da <oqWriteTimeout+0x5a>
      nfy(oqp);
  2009d6:	4620      	mov	r0, r4
  2009d8:	47c0      	blx	r8
  2009da:	2300      	movs	r3, #0
  2009dc:	f383 8811 	msr	BASEPRI, r3

    /* Giving a preemption chance in a controlled point.*/
    osalSysUnlock();

    w++;
    if (--n == 0U) {
  2009e0:	3d01      	subs	r5, #1
    w++;
  2009e2:	f107 0701 	add.w	r7, r7, #1
    if (--n == 0U) {
  2009e6:	d019      	beq.n	200a1c <oqWriteTimeout+0x9c>
  2009e8:	2320      	movs	r3, #32
  2009ea:	f383 8811 	msr	BASEPRI, r3
    while (oqIsFullI(oqp)) {
  2009ee:	68a3      	ldr	r3, [r4, #8]
    *oqp->q_wrptr++ = *bp++;
  2009f0:	465e      	mov	r6, fp
    while (oqIsFullI(oqp)) {
  2009f2:	2b00      	cmp	r3, #0
  2009f4:	d1dc      	bne.n	2009b0 <oqWriteTimeout+0x30>
      if ((timeout == TIME_INFINITE) || (timeout == TIME_IMMEDIATE)) {
  2009f6:	f64f 72fd 	movw	r2, #65533	; 0xfffd
  2009fa:	4592      	cmp	sl, r2
  2009fc:	d812      	bhi.n	200a24 <oqWriteTimeout+0xa4>
  2009fe:	4a0d      	ldr	r2, [pc, #52]	; (200a34 <oqWriteTimeout+0xb4>)
  200a00:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
        systime_t next_timeout = deadline - osalOsGetSystemTimeX();
  200a02:	9a01      	ldr	r2, [sp, #4]
  200a04:	1a51      	subs	r1, r2, r1
  200a06:	b289      	uxth	r1, r1
        if (next_timeout > timeout) {
  200a08:	4589      	cmp	r9, r1
  200a0a:	d305      	bcc.n	200a18 <oqWriteTimeout+0x98>
  return chThdEnqueueTimeoutS(tqp, time);
  200a0c:	4620      	mov	r0, r4
  200a0e:	f7ff ff9f 	bl	200950 <chThdEnqueueTimeoutS>
      if (msg != MSG_OK) {
  200a12:	2800      	cmp	r0, #0
  200a14:	d0ca      	beq.n	2009ac <oqWriteTimeout+0x2c>
  200a16:	2300      	movs	r3, #0
  200a18:	f383 8811 	msr	BASEPRI, r3
      return w;
    }

    osalSysLock();
  }
}
  200a1c:	4638      	mov	r0, r7
  200a1e:	b003      	add	sp, #12
  200a20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  200a24:	4649      	mov	r1, r9
  200a26:	4620      	mov	r0, r4
  200a28:	f7ff ff92 	bl	200950 <chThdEnqueueTimeoutS>
      if (msg != MSG_OK) {
  200a2c:	2800      	cmp	r0, #0
  200a2e:	d0bd      	beq.n	2009ac <oqWriteTimeout+0x2c>
  200a30:	e7f1      	b.n	200a16 <oqWriteTimeout+0x96>
  200a32:	bf00      	nop
  200a34:	20000860 	.word	0x20000860
	...

00200a40 <_writet>:
  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp, n, timeout);
  200a40:	3030      	adds	r0, #48	; 0x30
  200a42:	f7ff bf9d 	b.w	200980 <oqWriteTimeout>
  200a46:	bf00      	nop
	...

00200a50 <_write>:
  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp,
  200a50:	3030      	adds	r0, #48	; 0x30
  200a52:	f64f 73ff 	movw	r3, #65535	; 0xffff
  200a56:	f7ff bf93 	b.w	200980 <oqWriteTimeout>
  200a5a:	bf00      	nop
  200a5c:	0000      	movs	r0, r0
	...

00200a60 <oqPutTimeout>:
msg_t oqPutTimeout(output_queue_t *oqp, uint8_t b, systime_t timeout) {
  200a60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  200a62:	4604      	mov	r4, r0
  200a64:	460f      	mov	r7, r1
  200a66:	4616      	mov	r6, r2
  200a68:	2320      	movs	r3, #32
  200a6a:	f383 8811 	msr	BASEPRI, r3
  200a6e:	e003      	b.n	200a78 <oqPutTimeout+0x18>
  200a70:	f7ff ff6e 	bl	200950 <chThdEnqueueTimeoutS>
    if (msg < MSG_OK) {
  200a74:	2800      	cmp	r0, #0
  200a76:	db19      	blt.n	200aac <oqPutTimeout+0x4c>
  while (oqIsFullI(oqp)) {
  200a78:	68a5      	ldr	r5, [r4, #8]
  200a7a:	4631      	mov	r1, r6
  200a7c:	4620      	mov	r0, r4
  200a7e:	2d00      	cmp	r5, #0
  200a80:	d0f6      	beq.n	200a70 <oqPutTimeout+0x10>
  *oqp->q_wrptr++ = b;
  200a82:	6962      	ldr	r2, [r4, #20]
  oqp->q_counter--;
  200a84:	68a3      	ldr	r3, [r4, #8]
  *oqp->q_wrptr++ = b;
  200a86:	1c51      	adds	r1, r2, #1
  oqp->q_counter--;
  200a88:	3b01      	subs	r3, #1
  *oqp->q_wrptr++ = b;
  200a8a:	6161      	str	r1, [r4, #20]
  oqp->q_counter--;
  200a8c:	60a3      	str	r3, [r4, #8]
  *oqp->q_wrptr++ = b;
  200a8e:	7017      	strb	r7, [r2, #0]
  if (oqp->q_wrptr >= oqp->q_top) {
  200a90:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
  200a94:	429a      	cmp	r2, r3
  200a96:	d301      	bcc.n	200a9c <oqPutTimeout+0x3c>
    oqp->q_wrptr = oqp->q_buffer;
  200a98:	68e3      	ldr	r3, [r4, #12]
  200a9a:	6163      	str	r3, [r4, #20]
  if (oqp->q_notify != NULL) {
  200a9c:	69e3      	ldr	r3, [r4, #28]
  200a9e:	b10b      	cbz	r3, 200aa4 <oqPutTimeout+0x44>
    oqp->q_notify(oqp);
  200aa0:	4620      	mov	r0, r4
  200aa2:	4798      	blx	r3
  200aa4:	2000      	movs	r0, #0
  200aa6:	f380 8811 	msr	BASEPRI, r0
}
  200aaa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  200aac:	f385 8811 	msr	BASEPRI, r5
  200ab0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  200ab2:	bf00      	nop
	...

00200ac0 <_putt>:
  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, timeout);
  200ac0:	3030      	adds	r0, #48	; 0x30
  200ac2:	f7ff bfcd 	b.w	200a60 <oqPutTimeout>
  200ac6:	bf00      	nop
	...

00200ad0 <_put>:
  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, TIME_INFINITE);
  200ad0:	3030      	adds	r0, #48	; 0x30
  200ad2:	f64f 72ff 	movw	r2, #65535	; 0xffff
  200ad6:	f7ff bfc3 	b.w	200a60 <oqPutTimeout>
  200ada:	bf00      	nop
  200adc:	0000      	movs	r0, r0
	...

00200ae0 <iqReadTimeout>:
                     size_t n, systime_t timeout) {
  200ae0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  200ae4:	4699      	mov	r9, r3
  200ae6:	b083      	sub	sp, #12
  200ae8:	4604      	mov	r4, r0
  200aea:	460e      	mov	r6, r1
  200aec:	4615      	mov	r5, r2
  qnotify_t nfy = iqp->q_notify;
  200aee:	f8d0 801c 	ldr.w	r8, [r0, #28]
  200af2:	2320      	movs	r3, #32
  200af4:	f383 8811 	msr	BASEPRI, r3
  200af8:	4b26      	ldr	r3, [pc, #152]	; (200b94 <iqReadTimeout+0xb4>)
      if ((timeout == TIME_INFINITE) || (timeout == TIME_IMMEDIATE)) {
  200afa:	f109 3aff 	add.w	sl, r9, #4294967295	; 0xffffffff
  size_t r = 0;
  200afe:	2700      	movs	r7, #0
  200b00:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
      if ((timeout == TIME_INFINITE) || (timeout == TIME_IMMEDIATE)) {
  200b02:	fa1f fa8a 	uxth.w	sl, sl
  deadline = osalOsGetSystemTimeX() + timeout;
  200b06:	444b      	add	r3, r9
  200b08:	b29b      	uxth	r3, r3
  200b0a:	9301      	str	r3, [sp, #4]
    while (iqIsEmptyI(iqp)) {
  200b0c:	68a3      	ldr	r3, [r4, #8]
  200b0e:	b313      	cbz	r3, 200b56 <iqReadTimeout+0x76>
    *bp++ = *iqp->q_rdptr++;
  200b10:	69a1      	ldr	r1, [r4, #24]
  200b12:	f106 0b01 	add.w	fp, r6, #1
    iqp->q_counter--;
  200b16:	68a3      	ldr	r3, [r4, #8]
    *bp++ = *iqp->q_rdptr++;
  200b18:	1c48      	adds	r0, r1, #1
    iqp->q_counter--;
  200b1a:	3b01      	subs	r3, #1
    *bp++ = *iqp->q_rdptr++;
  200b1c:	61a0      	str	r0, [r4, #24]
    iqp->q_counter--;
  200b1e:	60a3      	str	r3, [r4, #8]
    *bp++ = *iqp->q_rdptr++;
  200b20:	780b      	ldrb	r3, [r1, #0]
  200b22:	7033      	strb	r3, [r6, #0]
    if (iqp->q_rdptr >= iqp->q_top) {
  200b24:	69a1      	ldr	r1, [r4, #24]
  200b26:	6923      	ldr	r3, [r4, #16]
  200b28:	4299      	cmp	r1, r3
  200b2a:	d301      	bcc.n	200b30 <iqReadTimeout+0x50>
      iqp->q_rdptr = iqp->q_buffer;
  200b2c:	68e3      	ldr	r3, [r4, #12]
  200b2e:	61a3      	str	r3, [r4, #24]
    if (nfy != NULL) {
  200b30:	f1b8 0f00 	cmp.w	r8, #0
  200b34:	d001      	beq.n	200b3a <iqReadTimeout+0x5a>
      nfy(iqp);
  200b36:	4620      	mov	r0, r4
  200b38:	47c0      	blx	r8
  200b3a:	2300      	movs	r3, #0
  200b3c:	f383 8811 	msr	BASEPRI, r3
    if (--n == 0U) {
  200b40:	3d01      	subs	r5, #1
    r++;
  200b42:	f107 0701 	add.w	r7, r7, #1
    if (--n == 0U) {
  200b46:	d019      	beq.n	200b7c <iqReadTimeout+0x9c>
  200b48:	2320      	movs	r3, #32
  200b4a:	f383 8811 	msr	BASEPRI, r3
    while (iqIsEmptyI(iqp)) {
  200b4e:	68a3      	ldr	r3, [r4, #8]
    *bp++ = *iqp->q_rdptr++;
  200b50:	465e      	mov	r6, fp
    while (iqIsEmptyI(iqp)) {
  200b52:	2b00      	cmp	r3, #0
  200b54:	d1dc      	bne.n	200b10 <iqReadTimeout+0x30>
      if ((timeout == TIME_INFINITE) || (timeout == TIME_IMMEDIATE)) {
  200b56:	f64f 72fd 	movw	r2, #65533	; 0xfffd
  200b5a:	4592      	cmp	sl, r2
  200b5c:	d812      	bhi.n	200b84 <iqReadTimeout+0xa4>
  200b5e:	4a0d      	ldr	r2, [pc, #52]	; (200b94 <iqReadTimeout+0xb4>)
  200b60:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
        systime_t next_timeout = deadline - osalOsGetSystemTimeX();
  200b62:	9a01      	ldr	r2, [sp, #4]
  200b64:	1a51      	subs	r1, r2, r1
  200b66:	b289      	uxth	r1, r1
        if (next_timeout > timeout) {
  200b68:	4589      	cmp	r9, r1
  200b6a:	d305      	bcc.n	200b78 <iqReadTimeout+0x98>
  200b6c:	4620      	mov	r0, r4
  200b6e:	f7ff feef 	bl	200950 <chThdEnqueueTimeoutS>
      if (msg != MSG_OK) {
  200b72:	2800      	cmp	r0, #0
  200b74:	d0ca      	beq.n	200b0c <iqReadTimeout+0x2c>
  200b76:	2300      	movs	r3, #0
  200b78:	f383 8811 	msr	BASEPRI, r3
}
  200b7c:	4638      	mov	r0, r7
  200b7e:	b003      	add	sp, #12
  200b80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  200b84:	4649      	mov	r1, r9
  200b86:	4620      	mov	r0, r4
  200b88:	f7ff fee2 	bl	200950 <chThdEnqueueTimeoutS>
      if (msg != MSG_OK) {
  200b8c:	2800      	cmp	r0, #0
  200b8e:	d0bd      	beq.n	200b0c <iqReadTimeout+0x2c>
  200b90:	e7f1      	b.n	200b76 <iqReadTimeout+0x96>
  200b92:	bf00      	nop
  200b94:	20000860 	.word	0x20000860
	...

00200ba0 <_readt>:
  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp, n, timeout);
  200ba0:	300c      	adds	r0, #12
  200ba2:	f7ff bf9d 	b.w	200ae0 <iqReadTimeout>
  200ba6:	bf00      	nop
	...

00200bb0 <_read>:
  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp,
  200bb0:	300c      	adds	r0, #12
  200bb2:	f64f 73ff 	movw	r3, #65535	; 0xffff
  200bb6:	f7ff bf93 	b.w	200ae0 <iqReadTimeout>
  200bba:	bf00      	nop
  200bbc:	0000      	movs	r0, r0
	...

00200bc0 <iqGetTimeout>:
msg_t iqGetTimeout(input_queue_t *iqp, systime_t timeout) {
  200bc0:	b570      	push	{r4, r5, r6, lr}
  200bc2:	2320      	movs	r3, #32
  200bc4:	4604      	mov	r4, r0
  200bc6:	460e      	mov	r6, r1
  200bc8:	f383 8811 	msr	BASEPRI, r3
  200bcc:	e003      	b.n	200bd6 <iqGetTimeout+0x16>
  200bce:	f7ff febf 	bl	200950 <chThdEnqueueTimeoutS>
    if (msg < MSG_OK) {
  200bd2:	2800      	cmp	r0, #0
  200bd4:	db19      	blt.n	200c0a <iqGetTimeout+0x4a>
  while (iqIsEmptyI(iqp)) {
  200bd6:	68a5      	ldr	r5, [r4, #8]
  200bd8:	4631      	mov	r1, r6
  200bda:	4620      	mov	r0, r4
  200bdc:	2d00      	cmp	r5, #0
  200bde:	d0f6      	beq.n	200bce <iqGetTimeout+0xe>
  b = *iqp->q_rdptr++;
  200be0:	69a1      	ldr	r1, [r4, #24]
  iqp->q_counter--;
  200be2:	68a3      	ldr	r3, [r4, #8]
  b = *iqp->q_rdptr++;
  200be4:	1c4a      	adds	r2, r1, #1
  if (iqp->q_rdptr >= iqp->q_top) {
  200be6:	6920      	ldr	r0, [r4, #16]
  iqp->q_counter--;
  200be8:	3b01      	subs	r3, #1
  if (iqp->q_rdptr >= iqp->q_top) {
  200bea:	4282      	cmp	r2, r0
  b = *iqp->q_rdptr++;
  200bec:	61a2      	str	r2, [r4, #24]
  iqp->q_counter--;
  200bee:	60a3      	str	r3, [r4, #8]
  b = *iqp->q_rdptr++;
  200bf0:	780d      	ldrb	r5, [r1, #0]
  if (iqp->q_rdptr >= iqp->q_top) {
  200bf2:	d301      	bcc.n	200bf8 <iqGetTimeout+0x38>
    iqp->q_rdptr = iqp->q_buffer;
  200bf4:	68e3      	ldr	r3, [r4, #12]
  200bf6:	61a3      	str	r3, [r4, #24]
  if (iqp->q_notify != NULL) {
  200bf8:	69e3      	ldr	r3, [r4, #28]
  200bfa:	b10b      	cbz	r3, 200c00 <iqGetTimeout+0x40>
    iqp->q_notify(iqp);
  200bfc:	4620      	mov	r0, r4
  200bfe:	4798      	blx	r3
  200c00:	2300      	movs	r3, #0
  200c02:	f383 8811 	msr	BASEPRI, r3
  return (msg_t)b;
  200c06:	4628      	mov	r0, r5
}
  200c08:	bd70      	pop	{r4, r5, r6, pc}
  200c0a:	f385 8811 	msr	BASEPRI, r5
  200c0e:	bd70      	pop	{r4, r5, r6, pc}

00200c10 <_gett>:
  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, timeout);
  200c10:	300c      	adds	r0, #12
  200c12:	f7ff bfd5 	b.w	200bc0 <iqGetTimeout>
  200c16:	bf00      	nop
	...

00200c20 <_get>:
  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, TIME_INFINITE);
  200c20:	300c      	adds	r0, #12
  200c22:	f64f 71ff 	movw	r1, #65535	; 0xffff
  200c26:	f7ff bfcb 	b.w	200bc0 <iqGetTimeout>
  200c2a:	bf00      	nop
  200c2c:	0000      	movs	r0, r0
	...

00200c30 <chThdSleep>:
void chThdSleep(systime_t time) {
  200c30:	b508      	push	{r3, lr}
  200c32:	4601      	mov	r1, r0
  200c34:	2320      	movs	r3, #32
  200c36:	f383 8811 	msr	BASEPRI, r3
  (void) chSchGoSleepTimeoutS(CH_STATE_SLEEPING, time);
  200c3a:	2008      	movs	r0, #8
  200c3c:	f7ff fe40 	bl	2008c0 <chSchGoSleepTimeoutS>
  200c40:	2300      	movs	r3, #0
  200c42:	f383 8811 	msr	BASEPRI, r3
}
  200c46:	bd08      	pop	{r3, pc}
	...

00200c50 <Thread>:



static THD_WORKING_AREA(waThread, 128);
static THD_FUNCTION(Thread, arg) 
{
  200c50:	b508      	push	{r3, lr}
    arg = arg;

    while (true)
    {
        chThdSleepSeconds(1);
  200c52:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
  200c56:	f7ff ffeb 	bl	200c30 <chThdSleep>
  200c5a:	e7fa      	b.n	200c52 <Thread+0x2>
  200c5c:	0000      	movs	r0, r0
	...

00200c60 <main>:
  tqp->next = (thread_t *)tqp;
  200c60:	4dc0      	ldr	r5, [pc, #768]	; (200f64 <main+0x304>)
  ch.rlist.prio = NOPRIO;
  200c62:	2400      	movs	r4, #0
  ch.vtlist.delta = (systime_t)-1;
  200c64:	f64f 72ff 	movw	r2, #65535	; 0xffff
  tmp->best       = (rtcnt_t)-1;
  200c68:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
  ch.vtlist.next = (virtual_timer_t *)&ch.vtlist;
  200c6c:	f105 031c 	add.w	r3, r5, #28
  tmp->cumulative = (rttime_t)0;
  200c70:	f04f 0800 	mov.w	r8, #0
  200c74:	f04f 0900 	mov.w	r9, #0




int main(void)
{
  200c78:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
  200c7c:	b087      	sub	sp, #28
  ch.vtlist.delta = (systime_t)-1;
  200c7e:	84aa      	strh	r2, [r5, #36]	; 0x24
  200c80:	60ac      	str	r4, [r5, #8]
  chTMStartMeasurementX(&tm);
  200c82:	4668      	mov	r0, sp
  ch.vtlist.systime = (systime_t)0;
  200c84:	84ec      	strh	r4, [r5, #38]	; 0x26
  ch.tm.offset = (rtcnt_t)0;
  200c86:	672c      	str	r4, [r5, #112]	; 0x70
  tmp->n          = (ucnt_t)0;
  200c88:	9403      	str	r4, [sp, #12]
  tmp->best       = (rtcnt_t)-1;
  200c8a:	9600      	str	r6, [sp, #0]
  tqp->prev = (thread_t *)tqp;
  200c8c:	e9c5 5500 	strd	r5, r5, [r5]
  ch.vtlist.prev = (virtual_timer_t *)&ch.vtlist;
  200c90:	e9c5 3307 	strd	r3, r3, [r5, #28]
  tmp->cumulative = (rttime_t)0;
  200c94:	e9cd 8904 	strd	r8, r9, [sp, #16]
  ch.rlist.older = (thread_t *)&ch.rlist;
  200c98:	e9c5 5504 	strd	r5, r5, [r5, #16]
  tmp->last       = (rtcnt_t)0;
  200c9c:	e9cd 4401 	strd	r4, r4, [sp, #4]
  chTMStartMeasurementX(&tm);
  200ca0:	f7ff fb2e 	bl	200300 <chTMStartMeasurementX.constprop.20>
  chTMStopMeasurementX(&tm);
  200ca4:	4668      	mov	r0, sp
  200ca6:	f7ff fc43 	bl	200530 <chTMStopMeasurementX>
  ch_memcore.nextmem = __heap_base__;
  200caa:	f8df e340 	ldr.w	lr, [pc, #832]	; 200fec <main+0x38c>
  200cae:	49ae      	ldr	r1, [pc, #696]	; (200f68 <main+0x308>)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  200cb0:	f64f 0cff 	movw	ip, #63743	; 0xf8ff
  tp->flags     = CH_FLAG_MODE_STATIC;
  200cb4:	f885 404d 	strb.w	r4, [r5, #77]	; 0x4d
  REG_INSERT(tp);
  200cb8:	f105 002c 	add.w	r0, r5, #44	; 0x2c
  200cbc:	f8ce 1000 	str.w	r1, [lr]
  tp->prio      = prio;
  200cc0:	f04f 0980 	mov.w	r9, #128	; 0x80
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  200cc4:	49a9      	ldr	r1, [pc, #676]	; (200f6c <main+0x30c>)
 *
 * @notapi
 */
void _heap_init(void) {

  default_heap.provider = chCoreAllocAlignedWithOffset;
  200cc6:	4baa      	ldr	r3, [pc, #680]	; (200f70 <main+0x310>)
  200cc8:	68cf      	ldr	r7, [r1, #12]
  200cca:	4aaa      	ldr	r2, [pc, #680]	; (200f74 <main+0x314>)
  tqp->next = (thread_t *)tqp;
  200ccc:	f103 080c 	add.w	r8, r3, #12
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  200cd0:	ea07 0c0c 	and.w	ip, r7, ip
  tp->name      = name;
  200cd4:	4fa8      	ldr	r7, [pc, #672]	; (200f78 <main+0x318>)
  200cd6:	601a      	str	r2, [r3, #0]
  200cd8:	646f      	str	r7, [r5, #68]	; 0x44
  ch.tm.offset = tm.last;
  200cda:	9a02      	ldr	r2, [sp, #8]
  reg_value  =  (reg_value                                   |
  200cdc:	4fa7      	ldr	r7, [pc, #668]	; (200f7c <main+0x31c>)
  200cde:	672a      	str	r2, [r5, #112]	; 0x70
  tp->refs      = (trefs_t)1;
  200ce0:	2201      	movs	r2, #1
  200ce2:	ea4c 0707 	orr.w	r7, ip, r7
  REG_INSERT(tp);
  200ce6:	f8d5 c014 	ldr.w	ip, [r5, #20]
  tp->prio      = prio;
  200cea:	f8c5 9034 	str.w	r9, [r5, #52]	; 0x34
  tp->realprio  = prio;
  200cee:	f8c5 9068 	str.w	r9, [r5, #104]	; 0x68
  tlp->next = (thread_t *)tlp;
  200cf2:	f105 0954 	add.w	r9, r5, #84	; 0x54
  tp->epending  = (eventmask_t)0;
  200cf6:	662c      	str	r4, [r5, #96]	; 0x60
void chMtxObjectInit(mutex_t *mp) {

  chDbgCheck(mp != NULL);

  queue_init(&mp->queue);
  mp->owner = NULL;
  200cf8:	615c      	str	r4, [r3, #20]
  tqp->prev = (thread_t *)tqp;
  200cfa:	f8c3 8010 	str.w	r8, [r3, #16]
  tp->refs      = (trefs_t)1;
  200cfe:	f885 204e 	strb.w	r2, [r5, #78]	; 0x4e
  REG_INSERT(tp);
  200d02:	f8c5 c040 	str.w	ip, [r5, #64]	; 0x40
  tp->mtxlist   = NULL;
  200d06:	666c      	str	r4, [r5, #100]	; 0x64
  REG_INSERT(tp);
  200d08:	63ed      	str	r5, [r5, #60]	; 0x3c
  H_NEXT(&default_heap.header) = NULL;
  200d0a:	605c      	str	r4, [r3, #4]
  200d0c:	f8cc 0010 	str.w	r0, [ip, #16]
  tqp->next = (thread_t *)tqp;
  200d10:	f105 0c58 	add.w	ip, r5, #88	; 0x58
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
  200d14:	60cf      	str	r7, [r1, #12]
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
  200d16:	4f9a      	ldr	r7, [pc, #616]	; (200f80 <main+0x320>)
  200d18:	e9c3 4802 	strd	r4, r8, [r3, #8]
  200d1c:	68fb      	ldr	r3, [r7, #12]
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  200d1e:	f04f 0810 	mov.w	r8, #16
  200d22:	6168      	str	r0, [r5, #20]
#endif

#if CH_CFG_NO_IDLE_THREAD == FALSE
  /* Now this instructions flow becomes the main thread.*/
#if CH_CFG_USE_REGISTRY == TRUE
  currp = _thread_init(&ch.mainthread, (const char *)&ch_debug, NORMALPRIO);
  200d24:	61a8      	str	r0, [r5, #24]
  200d26:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  ch_memcore.endmem  = __heap_end__;
  200d2a:	4896      	ldr	r0, [pc, #600]	; (200f84 <main+0x324>)
       symbol must be provided externally.*/
    extern stkalign_t __main_thread_stack_base__;
    currp->wabase = &__main_thread_stack_base__;
  }
#elif CH_CFG_USE_DYNAMIC == TRUE
  currp->wabase = NULL;
  200d2c:	64ac      	str	r4, [r5, #72]	; 0x48
#endif

  /* Setting up the caller as current thread.*/
  currp->state = CH_STATE_CURRENT;
  200d2e:	f885 204c 	strb.w	r2, [r5, #76]	; 0x4c
  tlp->next = (thread_t *)tlp;
  200d32:	f8c5 9054 	str.w	r9, [r5, #84]	; 0x54
  200d36:	60fb      	str	r3, [r7, #12]
  200d38:	2720      	movs	r7, #32
  DWT->LAR = 0xC5ACCE55U;
  200d3a:	4b93      	ldr	r3, [pc, #588]	; (200f88 <main+0x328>)
  200d3c:	f8ce 0004 	str.w	r0, [lr, #4]
  200d40:	4892      	ldr	r0, [pc, #584]	; (200f8c <main+0x32c>)
  tqp->prev = (thread_t *)tqp;
  200d42:	e9c5 cc16 	strd	ip, ip, [r5, #88]	; 0x58
  200d46:	f8c3 0fb0 	str.w	r0, [r3, #4016]	; 0xfb0
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
  200d4a:	6818      	ldr	r0, [r3, #0]
  200d4c:	4310      	orrs	r0, r2
  200d4e:	6018      	str	r0, [r3, #0]
  200d50:	f881 801f 	strb.w	r8, [r1, #31]
  200d54:	f881 7022 	strb.w	r7, [r1, #34]	; 0x22
  200d58:	f384 8811 	msr	BASEPRI, r4
  __ASM volatile ("cpsie i" : : : "memory");
  200d5c:	b662      	cpsie	i
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
  200d5e:	f387 8811 	msr	BASEPRI, r7
  tp->wabase = tdp->wbase;
  200d62:	4b8b      	ldr	r3, [pc, #556]	; (200f90 <main+0x330>)
  tp->state     = CH_STATE_WTSTART;
  200d64:	2002      	movs	r0, #2
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
  200d66:	f8df e288 	ldr.w	lr, [pc, #648]	; 200ff0 <main+0x390>
  200d6a:	f103 086c 	add.w	r8, r3, #108	; 0x6c
  REG_INSERT(tp);
  200d6e:	696f      	ldr	r7, [r5, #20]
  200d70:	f103 0190 	add.w	r1, r3, #144	; 0x90
  tp->prio      = prio;
  200d74:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  tp->flags     = CH_FLAG_MODE_STATIC;
  200d78:	f883 20b2 	strb.w	r2, [r3, #178]	; 0xb2
  tlp->next = (thread_t *)tlp;
  200d7c:	f103 0cb8 	add.w	ip, r3, #184	; 0xb8
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
  200d80:	f8c3 809c 	str.w	r8, [r3, #156]	; 0x9c
  tqp->next = (thread_t *)tqp;
  200d84:	f103 08bc 	add.w	r8, r3, #188	; 0xbc
  200d88:	f8c3 e06c 	str.w	lr, [r3, #108]	; 0x6c
  tp->name      = name;
  200d8c:	f8df e264 	ldr.w	lr, [pc, #612]	; 200ff4 <main+0x394>
  tp->state     = CH_STATE_WTSTART;
  200d90:	f8a3 00b0 	strh.w	r0, [r3, #176]	; 0xb0
  chSchWakeupS(tp, MSG_OK);
  200d94:	4608      	mov	r0, r1
  REG_INSERT(tp);
  200d96:	f8c3 70a4 	str.w	r7, [r3, #164]	; 0xa4
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
  200d9a:	671c      	str	r4, [r3, #112]	; 0x70
  tp->epending  = (eventmask_t)0;
  200d9c:	f8c3 40c4 	str.w	r4, [r3, #196]	; 0xc4
  REG_INSERT(tp);
  200da0:	f8c3 50a0 	str.w	r5, [r3, #160]	; 0xa0
  tp->wabase = tdp->wbase;
  200da4:	f8c3 30ac 	str.w	r3, [r3, #172]	; 0xac
  tp->name      = name;
  200da8:	f8c3 e0a8 	str.w	lr, [r3, #168]	; 0xa8
  tp->mtxlist   = NULL;
  200dac:	e9c3 4232 	strd	r4, r2, [r3, #200]	; 0xc8
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
  200db0:	4a78      	ldr	r2, [pc, #480]	; (200f94 <main+0x334>)
  200db2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  REG_INSERT(tp);
  200db6:	6139      	str	r1, [r7, #16]
  tqp->prev = (thread_t *)tqp;
  200db8:	f8c3 80c0 	str.w	r8, [r3, #192]	; 0xc0
  200dbc:	6169      	str	r1, [r5, #20]
  tqp->next = (thread_t *)tqp;
  200dbe:	e9c3 c82e 	strd	ip, r8, [r3, #184]	; 0xb8
  chSchWakeupS(tp, MSG_OK);
  200dc2:	f7ff fd35 	bl	200830 <chSchWakeupS.constprop.25>
  200dc6:	f384 8811 	msr	BASEPRI, r4
 */
void hal_lld_init(void) {

  /* Reset of all peripherals. AHB3 is not reseted because it could have
     been initialized in the board initialization file (board.c).*/
  rccResetAHB1(~0);
  200dca:	4b73      	ldr	r3, [pc, #460]	; (200f98 <main+0x338>)
  PWR->CR1 |= PWR_CR1_DBP;
  200dcc:	4973      	ldr	r1, [pc, #460]	; (200f9c <main+0x33c>)
  rccResetAHB1(~0);
  200dce:	691a      	ldr	r2, [r3, #16]
  200dd0:	611e      	str	r6, [r3, #16]
  200dd2:	611c      	str	r4, [r3, #16]
  rccResetAHB2(~0);
  200dd4:	695a      	ldr	r2, [r3, #20]
  200dd6:	615e      	str	r6, [r3, #20]
  200dd8:	615c      	str	r4, [r3, #20]
  rccResetAPB1(~RCC_APB1RSTR_PWRRST);
  200dda:	6a1a      	ldr	r2, [r3, #32]
  200ddc:	f062 5280 	orn	r2, r2, #268435456	; 0x10000000
  200de0:	621a      	str	r2, [r3, #32]
  200de2:	621c      	str	r4, [r3, #32]
  rccResetAPB2(~0);
  200de4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
  200de6:	625e      	str	r6, [r3, #36]	; 0x24
  200de8:	625c      	str	r4, [r3, #36]	; 0x24
  PWR->CR1 |= PWR_CR1_DBP;
  200dea:	680a      	ldr	r2, [r1, #0]
  200dec:	f442 7280 	orr.w	r2, r2, #256	; 0x100
  200df0:	600a      	str	r2, [r1, #0]
  if ((RCC->BDCR & STM32_RTCSEL_MASK) != STM32_RTCSEL) {
  200df2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  200df4:	f402 7240 	and.w	r2, r2, #768	; 0x300
  200df8:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
  200dfc:	d003      	beq.n	200e06 <main+0x1a6>
    RCC->BDCR = RCC_BDCR_BDRST;
  200dfe:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  200e02:	671a      	str	r2, [r3, #112]	; 0x70
    RCC->BDCR = 0;
  200e04:	671c      	str	r4, [r3, #112]	; 0x70
  RCC->BDCR |= STM32_LSEDRV | RCC_BDCR_LSEON;
  200e06:	4b64      	ldr	r3, [pc, #400]	; (200f98 <main+0x338>)
  200e08:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  while ((RCC->BDCR & RCC_BDCR_LSERDY) == 0)
  200e0a:	469b      	mov	fp, r3
  RCC->BDCR |= STM32_LSEDRV | RCC_BDCR_LSEON;
  200e0c:	f042 0219 	orr.w	r2, r2, #25
  200e10:	671a      	str	r2, [r3, #112]	; 0x70
  while ((RCC->BDCR & RCC_BDCR_LSERDY) == 0)
  200e12:	f8db 3070 	ldr.w	r3, [fp, #112]	; 0x70
  200e16:	079b      	lsls	r3, r3, #30
  200e18:	d5fb      	bpl.n	200e12 <main+0x1b2>
  PWR->CSR1 &= ~PWR_CSR1_BRE;
  200e1a:	4f60      	ldr	r7, [pc, #384]	; (200f9c <main+0x33c>)
  RCC->AHB1ENR   |= AHB1_EN_MASK;
  200e1c:	f240 73ff 	movw	r3, #2047	; 0x7ff
  gpiop->OTYPER  = config->otyper;
  200e20:	2400      	movs	r4, #0
  gpiop->ODR     = config->odr;
  200e22:	f64f 70ff 	movw	r0, #65535	; 0xffff
  200e26:	6879      	ldr	r1, [r7, #4]
  gpiop->OSPEEDR = config->ospeedr;
  200e28:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
  gpiop->PUPDR   = config->pupdr;
  200e2c:	f8df e1c8 	ldr.w	lr, [pc, #456]	; 200ff8 <main+0x398>
  gpiop->ODR     = config->odr;
  200e30:	f64b 797e 	movw	r9, #49022	; 0xbf7e
  200e34:	f421 7100 	bic.w	r1, r1, #512	; 0x200
  gpiop->AFRH    = config->afrh;
  200e38:	f44f 0830 	mov.w	r8, #11534336	; 0xb00000
  gpiop->OTYPER  = config->otyper;
  200e3c:	f8df a1bc 	ldr.w	sl, [pc, #444]	; 200ffc <main+0x39c>
  200e40:	6079      	str	r1, [r7, #4]
  gpiop->MODER   = config->moder;
  200e42:	f640 2708 	movw	r7, #2568	; 0xa08
  RCC->AHB1ENR   |= AHB1_EN_MASK;
  200e46:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
  sdp->vmt = &vmt;
  200e4a:	4e55      	ldr	r6, [pc, #340]	; (200fa0 <main+0x340>)
  200e4c:	4319      	orrs	r1, r3
  iqp->q_buffer  = bp;
  200e4e:	f8df c1b0 	ldr.w	ip, [pc, #432]	; 201000 <main+0x3a0>
  200e52:	f8cb 1030 	str.w	r1, [fp, #48]	; 0x30
  RCC->AHB1LPENR |= AHB1_LPEN_MASK;
  200e56:	f8db 1050 	ldr.w	r1, [fp, #80]	; 0x50
  200e5a:	4319      	orrs	r1, r3
  gpiop->AFRL    = config->afrl;
  200e5c:	4b51      	ldr	r3, [pc, #324]	; (200fa4 <main+0x344>)
  RCC->AHB1LPENR |= AHB1_LPEN_MASK;
  200e5e:	f8cb 1050 	str.w	r1, [fp, #80]	; 0x50
  gpiop->OTYPER  = config->otyper;
  200e62:	4951      	ldr	r1, [pc, #324]	; (200fa8 <main+0x348>)
  200e64:	604c      	str	r4, [r1, #4]
  gpiop->OSPEEDR = config->ospeedr;
  200e66:	608a      	str	r2, [r1, #8]
  gpiop->PUPDR   = config->pupdr;
  200e68:	f8c1 e00c 	str.w	lr, [r1, #12]
  200e6c:	f04f 3e55 	mov.w	lr, #1431655765	; 0x55555555
  gpiop->ODR     = config->odr;
  200e70:	6148      	str	r0, [r1, #20]
  gpiop->AFRL    = config->afrl;
  200e72:	620b      	str	r3, [r1, #32]
  gpiop->AFRH    = config->afrh;
  200e74:	4b4d      	ldr	r3, [pc, #308]	; (200fac <main+0x34c>)
  200e76:	624b      	str	r3, [r1, #36]	; 0x24
  gpiop->MODER   = config->moder;
  200e78:	4b4d      	ldr	r3, [pc, #308]	; (200fb0 <main+0x350>)
  200e7a:	600b      	str	r3, [r1, #0]
  200e7c:	f44f 2120 	mov.w	r1, #655360	; 0xa0000
  gpiop->OTYPER  = config->otyper;
  200e80:	4b4c      	ldr	r3, [pc, #304]	; (200fb4 <main+0x354>)
  200e82:	605c      	str	r4, [r3, #4]
  gpiop->OSPEEDR = config->ospeedr;
  200e84:	609a      	str	r2, [r3, #8]
  gpiop->PUPDR   = config->pupdr;
  200e86:	f102 428a 	add.w	r2, r2, #1157627904	; 0x45000000
  200e8a:	f102 1255 	add.w	r2, r2, #5570645	; 0x550055
  200e8e:	f502 52a8 	add.w	r2, r2, #5376	; 0x1500
  200e92:	60da      	str	r2, [r3, #12]
  gpiop->MODER   = config->moder;
  200e94:	4a48      	ldr	r2, [pc, #288]	; (200fb8 <main+0x358>)
  gpiop->ODR     = config->odr;
  200e96:	f8c3 9014 	str.w	r9, [r3, #20]
  gpiop->OSPEEDR = config->ospeedr;
  200e9a:	f04f 090f 	mov.w	r9, #15
  gpiop->AFRL    = config->afrl;
  200e9e:	621c      	str	r4, [r3, #32]
  gpiop->AFRH    = config->afrh;
  200ea0:	f8c3 8024 	str.w	r8, [r3, #36]	; 0x24
  gpiop->MODER   = config->moder;
  200ea4:	601a      	str	r2, [r3, #0]
  gpiop->OSPEEDR = config->ospeedr;
  200ea6:	f06f 4370 	mvn.w	r3, #4026531840	; 0xf0000000
  gpiop->OTYPER  = config->otyper;
  200eaa:	f8ca 4004 	str.w	r4, [sl, #4]
  gpiop->AFRH    = config->afrh;
  200eae:	2277      	movs	r2, #119	; 0x77
  gpiop->OSPEEDR = config->ospeedr;
  200eb0:	f8ca 3008 	str.w	r3, [sl, #8]
  gpiop->PUPDR   = config->pupdr;
  200eb4:	4b41      	ldr	r3, [pc, #260]	; (200fbc <main+0x35c>)
  gpiop->OTYPER  = config->otyper;
  200eb6:	f8df 814c 	ldr.w	r8, [pc, #332]	; 201004 <main+0x3a4>
  gpiop->PUPDR   = config->pupdr;
  200eba:	f8ca 300c 	str.w	r3, [sl, #12]
  gpiop->AFRL    = config->afrl;
  200ebe:	4b40      	ldr	r3, [pc, #256]	; (200fc0 <main+0x360>)
  gpiop->ODR     = config->odr;
  200ec0:	f8ca 0014 	str.w	r0, [sl, #20]
  gpiop->AFRL    = config->afrl;
  200ec4:	f8ca 3020 	str.w	r3, [sl, #32]
  gpiop->OSPEEDR = config->ospeedr;
  200ec8:	f46f 1340 	mvn.w	r3, #3145728	; 0x300000
  gpiop->AFRH    = config->afrh;
  200ecc:	f8ca 4024 	str.w	r4, [sl, #36]	; 0x24
  gpiop->MODER   = config->moder;
  200ed0:	f8ca 7000 	str.w	r7, [sl]
  gpiop->OTYPER  = config->otyper;
  200ed4:	4f3b      	ldr	r7, [pc, #236]	; (200fc4 <main+0x364>)
  200ed6:	607c      	str	r4, [r7, #4]
  gpiop->OSPEEDR = config->ospeedr;
  200ed8:	60bb      	str	r3, [r7, #8]
  gpiop->PUPDR   = config->pupdr;
  200eda:	4b3b      	ldr	r3, [pc, #236]	; (200fc8 <main+0x368>)
  200edc:	60fb      	str	r3, [r7, #12]
  gpiop->OTYPER  = config->otyper;
  200ede:	4b3b      	ldr	r3, [pc, #236]	; (200fcc <main+0x36c>)
  gpiop->ODR     = config->odr;
  200ee0:	6178      	str	r0, [r7, #20]
  gpiop->AFRL    = config->afrl;
  200ee2:	623c      	str	r4, [r7, #32]
  gpiop->AFRH    = config->afrh;
  200ee4:	627a      	str	r2, [r7, #36]	; 0x24
  gpiop->OSPEEDR = config->ospeedr;
  200ee6:	4a3a      	ldr	r2, [pc, #232]	; (200fd0 <main+0x370>)
  gpiop->MODER   = config->moder;
  200ee8:	6039      	str	r1, [r7, #0]
  gpiop->OTYPER  = config->otyper;
  200eea:	605c      	str	r4, [r3, #4]
  gpiop->OSPEEDR = config->ospeedr;
  200eec:	609a      	str	r2, [r3, #8]
  200eee:	4a39      	ldr	r2, [pc, #228]	; (200fd4 <main+0x374>)
  gpiop->PUPDR   = config->pupdr;
  200ef0:	f8c3 e00c 	str.w	lr, [r3, #12]
  gpiop->ODR     = config->odr;
  200ef4:	6158      	str	r0, [r3, #20]
  gpiop->AFRL    = config->afrl;
  200ef6:	621c      	str	r4, [r3, #32]
  gpiop->AFRH    = config->afrh;
  200ef8:	625c      	str	r4, [r3, #36]	; 0x24
  gpiop->MODER   = config->moder;
  200efa:	601c      	str	r4, [r3, #0]
  gpiop->OTYPER  = config->otyper;
  200efc:	f8c8 4004 	str.w	r4, [r8, #4]
  gpiop->OSPEEDR = config->ospeedr;
  200f00:	f8c8 2008 	str.w	r2, [r8, #8]
  200f04:	4a34      	ldr	r2, [pc, #208]	; (200fd8 <main+0x378>)
  gpiop->PUPDR   = config->pupdr;
  200f06:	f8c8 e00c 	str.w	lr, [r8, #12]
  gpiop->ODR     = config->odr;
  200f0a:	f8c8 0014 	str.w	r0, [r8, #20]
  gpiop->AFRL    = config->afrl;
  200f0e:	f8c8 4020 	str.w	r4, [r8, #32]
  gpiop->AFRH    = config->afrh;
  200f12:	f8c8 4024 	str.w	r4, [r8, #36]	; 0x24
  gpiop->MODER   = config->moder;
  200f16:	f8c8 4000 	str.w	r4, [r8]
  gpiop->OTYPER  = config->otyper;
  200f1a:	f8c3 4804 	str.w	r4, [r3, #2052]	; 0x804
  gpiop->OSPEEDR = config->ospeedr;
  200f1e:	f8c3 2808 	str.w	r2, [r3, #2056]	; 0x808
  gpiop->PUPDR   = config->pupdr;
  200f22:	4a2e      	ldr	r2, [pc, #184]	; (200fdc <main+0x37c>)
  200f24:	492e      	ldr	r1, [pc, #184]	; (200fe0 <main+0x380>)
  200f26:	f8c3 280c 	str.w	r2, [r3, #2060]	; 0x80c
  gpiop->AFRH    = config->afrh;
  200f2a:	4a2e      	ldr	r2, [pc, #184]	; (200fe4 <main+0x384>)
  gpiop->ODR     = config->odr;
  200f2c:	f8c3 0814 	str.w	r0, [r3, #2068]	; 0x814
  gpiop->AFRL    = config->afrl;
  200f30:	f8c3 4820 	str.w	r4, [r3, #2080]	; 0x820
  gpiop->AFRH    = config->afrh;
  200f34:	f8c3 2824 	str.w	r2, [r3, #2084]	; 0x824
  gpiop->MODER   = config->moder;
  200f38:	f04f 6208 	mov.w	r2, #142606336	; 0x8800000
  200f3c:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
  iqp->q_top     = bp + size;
  200f40:	f10c 0310 	add.w	r3, ip, #16
  gpiop->OTYPER  = config->otyper;
  200f44:	4a28      	ldr	r2, [pc, #160]	; (200fe8 <main+0x388>)
  200f46:	6054      	str	r4, [r2, #4]
  gpiop->OSPEEDR = config->ospeedr;
  200f48:	f8c2 9008 	str.w	r9, [r2, #8]
  sdp->state = SD_STOP;
  200f4c:	f04f 0901 	mov.w	r9, #1
  gpiop->PUPDR   = config->pupdr;
  200f50:	60d1      	str	r1, [r2, #12]
  200f52:	f106 010c 	add.w	r1, r6, #12
  gpiop->ODR     = config->odr;
  200f56:	6150      	str	r0, [r2, #20]
  gpiop->AFRL    = config->afrl;
  200f58:	6214      	str	r4, [r2, #32]
  gpiop->AFRH    = config->afrh;
  200f5a:	6254      	str	r4, [r2, #36]	; 0x24
  gpiop->MODER   = config->moder;
  200f5c:	6014      	str	r4, [r2, #0]
  gpiop->OTYPER  = config->otyper;
  200f5e:	f8c2 4404 	str.w	r4, [r2, #1028]	; 0x404
  200f62:	e051      	b.n	201008 <main+0x3a8>
  200f64:	20000860 	.word	0x20000860
  200f68:	20020000 	.word	0x20020000
  200f6c:	e000ed00 	.word	0xe000ed00
  200f70:	200009b8 	.word	0x200009b8
  200f74:	00200321 	.word	0x00200321
  200f78:	080014cc 	.word	0x080014cc
  200f7c:	05fa0300 	.word	0x05fa0300
  200f80:	e000edf0 	.word	0xe000edf0
  200f84:	20080000 	.word	0x20080000
  200f88:	e0001000 	.word	0xe0001000
  200f8c:	c5acce55 	.word	0xc5acce55
  200f90:	200008d8 	.word	0x200008d8
  200f94:	002002e9 	.word	0x002002e9
  200f98:	40023800 	.word	0x40023800
  200f9c:	40007000 	.word	0x40007000
  200fa0:	20000800 	.word	0x20000800
  200fa4:	b0000bb0 	.word	0xb0000bb0
  200fa8:	40020000 	.word	0x40020000
  200fac:	000aaa0a 	.word	0x000aaa0a
  200fb0:	2aae8028 	.word	0x2aae8028
  200fb4:	40020400 	.word	0x40020400
  200fb8:	18004001 	.word	0x18004001
  200fbc:	01555051 	.word	0x01555051
  200fc0:	00bb00b0 	.word	0x00bb00b0
  200fc4:	40020c00 	.word	0x40020c00
  200fc8:	55505555 	.word	0x55505555
  200fcc:	40021000 	.word	0x40021000
  200fd0:	cffffff3 	.word	0xcffffff3
  200fd4:	003fcfff 	.word	0x003fcfff
  200fd8:	3cccf000 	.word	0x3cccf000
  200fdc:	51155555 	.word	0x51155555
  200fe0:	55555550 	.word	0x55555550
  200fe4:	00b0b000 	.word	0x00b0b000
  200fe8:	40021c00 	.word	0x40021c00
  200fec:	200009b0 	.word	0x200009b0
  200ff0:	00200811 	.word	0x00200811
  200ff4:	080014e4 	.word	0x080014e4
  200ff8:	40005551 	.word	0x40005551
  200ffc:	40020800 	.word	0x40020800
  201000:	200009d4 	.word	0x200009d4
  201004:	40021400 	.word	0x40021400
  gpiop->OSPEEDR = config->ospeedr;
  201008:	f8c2 4408 	str.w	r4, [r2, #1032]	; 0x408
  gpiop->PUPDR   = config->pupdr;
  20100c:	f8c2 e40c 	str.w	lr, [r2, #1036]	; 0x40c
  gpiop->ODR     = config->odr;
  201010:	f8c2 0414 	str.w	r0, [r2, #1044]	; 0x414
  gpiop->AFRL    = config->afrl;
  201014:	f8c2 4420 	str.w	r4, [r2, #1056]	; 0x420
  iqp->q_notify  = infy;
  201018:	62b4      	str	r4, [r6, #40]	; 0x28
  gpiop->AFRH    = config->afrh;
  20101a:	f8c2 4424 	str.w	r4, [r2, #1060]	; 0x424
  iqp->q_link    = link;
  20101e:	62f6      	str	r6, [r6, #44]	; 0x2c
  gpiop->MODER   = config->moder;
  201020:	f8c2 4400 	str.w	r4, [r2, #1024]	; 0x400
  iqp->q_buffer  = bp;
  201024:	f8c6 c018 	str.w	ip, [r6, #24]
  gpiop->OTYPER  = config->otyper;
  201028:	f8c2 4804 	str.w	r4, [r2, #2052]	; 0x804
  iqp->q_rdptr   = bp;
  20102c:	f8c6 c024 	str.w	ip, [r6, #36]	; 0x24
  gpiop->OSPEEDR = config->ospeedr;
  201030:	f8c2 4808 	str.w	r4, [r2, #2056]	; 0x808
  iqp->q_wrptr   = bp;
  201034:	f8c6 c020 	str.w	ip, [r6, #32]
  201038:	f106 0c30 	add.w	ip, r6, #48	; 0x30
  gpiop->PUPDR   = config->pupdr;
  20103c:	f8c2 e80c 	str.w	lr, [r2, #2060]	; 0x80c
  iqp->q_top     = bp + size;
  201040:	61f3      	str	r3, [r6, #28]
  oqp->q_counter = size;
  201042:	2310      	movs	r3, #16
  gpiop->ODR     = config->odr;
  201044:	f8c2 0814 	str.w	r0, [r2, #2068]	; 0x814
  201048:	f886 9008 	strb.w	r9, [r6, #8]
  gpiop->AFRL    = config->afrl;
  20104c:	f8c2 4820 	str.w	r4, [r2, #2080]	; 0x820
  201050:	60f1      	str	r1, [r6, #12]
  gpiop->AFRH    = config->afrh;
  201052:	f8c2 4824 	str.w	r4, [r2, #2084]	; 0x824
  tqp->prev = (thread_t *)tqp;
  201056:	6131      	str	r1, [r6, #16]
  gpiop->OTYPER  = config->otyper;
  201058:	4968      	ldr	r1, [pc, #416]	; (2011fc <main+0x59c>)
  gpiop->MODER   = config->moder;
  20105a:	f8c2 4800 	str.w	r4, [r2, #2048]	; 0x800
  tqp->next = (thread_t *)tqp;
  20105e:	f8c6 c030 	str.w	ip, [r6, #48]	; 0x30
  oqp->q_top     = bp + size;
  201062:	4a67      	ldr	r2, [pc, #412]	; (201200 <main+0x5a0>)
  gpiop->OTYPER  = config->otyper;
  201064:	604c      	str	r4, [r1, #4]
  tqp->prev = (thread_t *)tqp;
  201066:	f8c6 c034 	str.w	ip, [r6, #52]	; 0x34

#if defined(__CORE_CM0_H_GENERIC)
  NVIC->IP[_IP_IDX(n)] = (NVIC->IP[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n))) |
                         (NVIC_PRIORITY_MASK(prio) << _BIT_SHIFT(n));
#else
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  20106a:	f04f 0cc0 	mov.w	ip, #192	; 0xc0
  gpiop->OSPEEDR = config->ospeedr;
  20106e:	608c      	str	r4, [r1, #8]
  gpiop->PUPDR   = config->pupdr;
  201070:	f8c1 e00c 	str.w	lr, [r1, #12]
  gpiop->ODR     = config->odr;
  201074:	6148      	str	r0, [r1, #20]
#endif
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  201076:	2040      	movs	r0, #64	; 0x40
  gpiop->AFRL    = config->afrl;
  201078:	620c      	str	r4, [r1, #32]
  sdp->vmt = &vmt;
  20107a:	f8df e1b0 	ldr.w	lr, [pc, #432]	; 20122c <main+0x5cc>
  gpiop->AFRH    = config->afrh;
  20107e:	624c      	str	r4, [r1, #36]	; 0x24
  gpiop->MODER   = config->moder;
  201080:	600c      	str	r4, [r1, #0]

#if defined(__CORE_CM0_H_GENERIC)
  SCB->SHP[_SHP_IDX(handler)] = (SCB->SHP[_SHP_IDX(handler)] & ~(0xFFU << _BIT_SHIFT(handler))) |
                                (NVIC_PRIORITY_MASK(prio) << _BIT_SHIFT(handler));
#elif defined(__CORE_CM7_H_GENERIC)
  SCB->SHPR[handler] = NVIC_PRIORITY_MASK(prio);
  201082:	2180      	movs	r1, #128	; 0x80
  iqp->q_counter = 0;
  201084:	6174      	str	r4, [r6, #20]
  oqp->q_counter = size;
  201086:	63b3      	str	r3, [r6, #56]	; 0x38
  201088:	4633      	mov	r3, r6
  20108a:	f843 eb04 	str.w	lr, [r3], #4
 *
 * @init
 */
static inline void chEvtObjectInit(event_source_t *esp) {

  esp->next = (event_listener_t *)esp;
  20108e:	6073      	str	r3, [r6, #4]
  oqp->q_buffer  = bp;
  201090:	4613      	mov	r3, r2
  oqp->q_top     = bp + size;
  201092:	3210      	adds	r2, #16
  oqp->q_buffer  = bp;
  201094:	63f3      	str	r3, [r6, #60]	; 0x3c
  oqp->q_top     = bp + size;
  201096:	6432      	str	r2, [r6, #64]	; 0x40
#if STM32_SERIAL_USE_USART2
  sdObjectInit(&SD2);
  iqObjectInit(&SD2.iqueue, sd_in_buf2, sizeof sd_in_buf2, NULL, &SD2);
  oqObjectInit(&SD2.oqueue, sd_out_buf2, sizeof sd_out_buf2, notify2, &SD2);
  SD2.usart = USART2;
  SD2.clock = STM32_USART2CLK;
  201098:	4a5a      	ldr	r2, [pc, #360]	; (201204 <main+0x5a4>)
  oqp->q_wrptr   = bp;
  20109a:	e9c6 3311 	strd	r3, r3, [r6, #68]	; 0x44
  oqp->q_notify  = onfy;
  20109e:	4b5a      	ldr	r3, [pc, #360]	; (201208 <main+0x5a8>)
  2010a0:	e9c6 3613 	strd	r3, r6, [r6, #76]	; 0x4c
  2010a4:	4b59      	ldr	r3, [pc, #356]	; (20120c <main+0x5ac>)
  2010a6:	e9c6 2315 	strd	r2, r3, [r6, #84]	; 0x54
  NVIC->IP[n] = NVIC_PRIORITY_MASK(prio);
  2010aa:	4a59      	ldr	r2, [pc, #356]	; (201210 <main+0x5b0>)
#endif /* OSAL_ST_MODE == OSAL_ST_MODE_FREERUNNING */

#if OSAL_ST_MODE == OSAL_ST_MODE_PERIODIC
  /* Periodic systick mode, the Cortex-Mx internal systick timer is used
     in this mode.*/
  SysTick->LOAD = (STM32_HCLK / OSAL_ST_FREQUENCY) - 1;
  2010ac:	4b59      	ldr	r3, [pc, #356]	; (201214 <main+0x5b4>)
  2010ae:	f882 c326 	strb.w	ip, [r2, #806]	; 0x326
  NVIC->ICPR[n >> 5U] = 1U << (n & 0x1FU);
  2010b2:	f8c2 0184 	str.w	r0, [r2, #388]	; 0x184
  2010b6:	f8df c178 	ldr.w	ip, [pc, #376]	; 201230 <main+0x5d0>
  NVIC->ISER[n >> 5U] = 1U << (n & 0x1FU);
  2010ba:	6050      	str	r0, [r2, #4]
  SysTick->VAL = 0;
  SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
  2010bc:	2007      	movs	r0, #7
  SysTick->LOAD = (STM32_HCLK / OSAL_ST_FREQUENCY) - 1;
  2010be:	f8c3 c004 	str.w	ip, [r3, #4]
  SysTick->VAL = 0;
  2010c2:	609c      	str	r4, [r3, #8]
  SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
  2010c4:	6018      	str	r0, [r3, #0]
  2010c6:	2320      	movs	r3, #32
  SCB->SHPR[handler] = NVIC_PRIORITY_MASK(prio);
  2010c8:	f882 1c23 	strb.w	r1, [r2, #3107]	; 0xc23
  2010cc:	f383 8811 	msr	BASEPRI, r3
  tp->wabase = (stkalign_t *)wsp;
  2010d0:	4b51      	ldr	r3, [pc, #324]	; (201218 <main+0x5b8>)
  tp->state     = CH_STATE_WTSTART;
  2010d2:	2002      	movs	r0, #2
  PORT_SETUP_CONTEXT(tp, wsp, tp, pf, arg);
  2010d4:	f8df c15c 	ldr.w	ip, [pc, #348]	; 201234 <main+0x5d4>
  2010d8:	f103 0edc 	add.w	lr, r3, #220	; 0xdc
  2010dc:	4a4f      	ldr	r2, [pc, #316]	; (20121c <main+0x5bc>)
  2010de:	f8c3 c0dc 	str.w	ip, [r3, #220]	; 0xdc
  tp->name      = name;
  2010e2:	f8df c154 	ldr.w	ip, [pc, #340]	; 201238 <main+0x5d8>
  PORT_SETUP_CONTEXT(tp, wsp, tp, pf, arg);
  2010e6:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
  REG_INSERT(tp);
  2010ea:	f503 7280 	add.w	r2, r3, #256	; 0x100
  tp->prio      = prio;
  2010ee:	f8c3 1108 	str.w	r1, [r3, #264]	; 0x108
  tp->realprio  = prio;
  2010f2:	f8c3 113c 	str.w	r1, [r3, #316]	; 0x13c
  tqp->next = (thread_t *)tqp;
  2010f6:	f503 7196 	add.w	r1, r3, #300	; 0x12c
  PORT_SETUP_CONTEXT(tp, wsp, tp, pf, arg);
  2010fa:	f8c3 e10c 	str.w	lr, [r3, #268]	; 0x10c
  tlp->next = (thread_t *)tlp;
  2010fe:	f503 7e94 	add.w	lr, r3, #296	; 0x128
  tp->name      = name;
  201102:	f8c3 c118 	str.w	ip, [r3, #280]	; 0x118
  REG_INSERT(tp);
  201106:	f8d5 c014 	ldr.w	ip, [r5, #20]
  tp->state     = CH_STATE_WTSTART;
  20110a:	f8a3 0120 	strh.w	r0, [r3, #288]	; 0x120
  chSchWakeupS(tp, MSG_OK);
  20110e:	4610      	mov	r0, r2
  PORT_SETUP_CONTEXT(tp, wsp, tp, pf, arg);
  201110:	f8c3 40e0 	str.w	r4, [r3, #224]	; 0xe0
  tp->mtxlist   = NULL;
  201114:	f8c3 4138 	str.w	r4, [r3, #312]	; 0x138
  tp->epending  = (eventmask_t)0;
  201118:	f8c3 4134 	str.w	r4, [r3, #308]	; 0x134
  tp->flags     = CH_FLAG_MODE_STATIC;
  20111c:	f883 9122 	strb.w	r9, [r3, #290]	; 0x122
  REG_INSERT(tp);
  201120:	f8c3 5110 	str.w	r5, [r3, #272]	; 0x110
  tp->wabase = (stkalign_t *)wsp;
  201124:	f8c3 311c 	str.w	r3, [r3, #284]	; 0x11c
  REG_INSERT(tp);
  201128:	f8c3 c114 	str.w	ip, [r3, #276]	; 0x114
  20112c:	f8cc 2010 	str.w	r2, [ip, #16]
  201130:	f8c3 e128 	str.w	lr, [r3, #296]	; 0x128
  tqp->next = (thread_t *)tqp;
  201134:	f8c3 112c 	str.w	r1, [r3, #300]	; 0x12c
  tqp->prev = (thread_t *)tqp;
  201138:	f8c3 1130 	str.w	r1, [r3, #304]	; 0x130
  20113c:	616a      	str	r2, [r5, #20]
  chSchWakeupS(tp, MSG_OK);
  20113e:	f7ff fb77 	bl	200830 <chSchWakeupS.constprop.25>
  201142:	f384 8811 	msr	BASEPRI, r4
  palSetPadMode(GPIOA,3,PAL_MODE_OUTPUT_PUSHPULL);
  201146:	2108      	movs	r1, #8
  201148:	464a      	mov	r2, r9
  20114a:	4835      	ldr	r0, [pc, #212]	; (201220 <main+0x5c0>)
  20114c:	f7ff f910 	bl	200370 <_pal_lld_setgroupmode>
  palSetPadMode(GPIOC,0,PAL_MODE_OUTPUT_PUSHPULL);
  201150:	4650      	mov	r0, sl
  201152:	464a      	mov	r2, r9
  201154:	4649      	mov	r1, r9
  201156:	f7ff f90b 	bl	200370 <_pal_lld_setgroupmode>
  palSetPadMode(GPIOC,3,PAL_MODE_OUTPUT_PUSHPULL);
  20115a:	464a      	mov	r2, r9
  20115c:	2108      	movs	r1, #8
  20115e:	f7ff f907 	bl	200370 <_pal_lld_setgroupmode>
  palSetPadMode(GPIOF,3,PAL_MODE_OUTPUT_PUSHPULL);
  201162:	464a      	mov	r2, r9
  201164:	4640      	mov	r0, r8
  201166:	2108      	movs	r1, #8
  201168:	f7ff f902 	bl	200370 <_pal_lld_setgroupmode>
  palSetPadMode( GPIOD, 5, PAL_MODE_ALTERNATE(7) );   // TX = PD_5
  20116c:	4638      	mov	r0, r7
  20116e:	2120      	movs	r1, #32
  201170:	f240 3282 	movw	r2, #898	; 0x382
  201174:	f7ff f8fc 	bl	200370 <_pal_lld_setgroupmode>
  palSetPadMode( GPIOD, 6, PAL_MODE_ALTERNATE(7) );   // RX = PD_6
  201178:	2140      	movs	r1, #64	; 0x40
  20117a:	f240 3282 	movw	r2, #898	; 0x382
  20117e:	f7ff f8f7 	bl	200370 <_pal_lld_setgroupmode>
  201182:	2320      	movs	r3, #32
  201184:	f383 8811 	msr	BASEPRI, r3
void sd_lld_start(SerialDriver *sdp, const SerialConfig *config) {

  if (config == NULL)
    config = &default_config;

  if (sdp->state == SD_STOP) {
  201188:	7a33      	ldrb	r3, [r6, #8]
  20118a:	454b      	cmp	r3, r9
  20118c:	d02f      	beq.n	2011ee <main+0x58e>
  u->BRR = (uint32_t)(sdp->clock / config->speed);
  20118e:	6db2      	ldr	r2, [r6, #88]	; 0x58
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
  201190:	2740      	movs	r7, #64	; 0x40
  u->BRR = (uint32_t)(sdp->clock / config->speed);
  201192:	4924      	ldr	r1, [pc, #144]	; (201224 <main+0x5c4>)
  u->CR3 = config->cr3 | USART_CR3_EIE;
  201194:	2501      	movs	r5, #1
  USART_TypeDef *u = sdp->usart;
  201196:	6d73      	ldr	r3, [r6, #84]	; 0x54
  u->CR1 = config->cr1 | USART_CR1_UE | USART_CR1_PEIE |
  201198:	f240 142d 	movw	r4, #301	; 0x12d
  u->BRR = (uint32_t)(sdp->clock / config->speed);
  20119c:	fba1 1202 	umull	r1, r2, r1, r2
  sdp->state = SD_READY;
  2011a0:	2002      	movs	r0, #2
  u->ICR = 0xFFFFFFFFU;
  2011a2:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
  u->BRR = (uint32_t)(sdp->clock / config->speed);
  2011a6:	0c12      	lsrs	r2, r2, #16
  2011a8:	60da      	str	r2, [r3, #12]
  2011aa:	2200      	movs	r2, #0
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
  2011ac:	605f      	str	r7, [r3, #4]
  u->CR3 = config->cr3 | USART_CR3_EIE;
  2011ae:	609d      	str	r5, [r3, #8]
  u->CR1 = config->cr1 | USART_CR1_UE | USART_CR1_PEIE |
  2011b0:	601c      	str	r4, [r3, #0]
  u->ICR = 0xFFFFFFFFU;
  2011b2:	6219      	str	r1, [r3, #32]
  2011b4:	7230      	strb	r0, [r6, #8]
    sdp->rxmask = 0xFF;
  2011b6:	f886 105c 	strb.w	r1, [r6, #92]	; 0x5c
  2011ba:	f382 8811 	msr	BASEPRI, r2
    palClearPad(GPIOF,3);
  2011be:	f8df 907c 	ldr.w	r9, [pc, #124]	; 20123c <main+0x5dc>
  2011c2:	f04f 0808 	mov.w	r8, #8
    palSetPad(GPIOC,0);
  2011c6:	4e18      	ldr	r6, [pc, #96]	; (201228 <main+0x5c8>)
    palClearPad(GPIOF,3);
  2011c8:	2405      	movs	r4, #5
    palSetPad(GPIOC,0);
  2011ca:	462f      	mov	r7, r5
    palClearPad(GPIOF,3);
  2011cc:	f8a9 801a 	strh.w	r8, [r9, #26]
    chThdSleepMilliseconds(1);
  2011d0:	2001      	movs	r0, #1
    palSetPad(GPIOC,0);
  2011d2:	8337      	strh	r7, [r6, #24]
    chThdSleepMilliseconds(1);
  2011d4:	f7ff fd2c 	bl	200c30 <chThdSleep>
    palClearPad(GPIOC,0);
  2011d8:	8375      	strh	r5, [r6, #26]
    chThdSleepMilliseconds(1);
  2011da:	2001      	movs	r0, #1
  2011dc:	f7ff fd28 	bl	200c30 <chThdSleep>
  for(int i=0;i<horizontal_motor.value_of_step;++i)
  2011e0:	3c01      	subs	r4, #1
  2011e2:	d1f5      	bne.n	2011d0 <main+0x570>
        now_state_motor.value_of_step = 5;



        UpdateStateMotor(now_state_motor);
        chThdSleepMilliseconds(500);
  2011e4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
  2011e8:	f7ff fd22 	bl	200c30 <chThdSleep>
  2011ec:	e7ec      	b.n	2011c8 <main+0x568>
      rccEnableUSART1(FALSE);
    }
#endif
#if STM32_SERIAL_USE_USART2
    if (&SD2 == sdp) {
      rccEnableUSART2(FALSE);
  2011ee:	f8db 3040 	ldr.w	r3, [fp, #64]	; 0x40
  2011f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  2011f6:	f8cb 3040 	str.w	r3, [fp, #64]	; 0x40
  2011fa:	e7c8      	b.n	20118e <main+0x52e>
  2011fc:	40022800 	.word	0x40022800
  201200:	200009e4 	.word	0x200009e4
  201204:	40004400 	.word	0x40004400
  201208:	00200311 	.word	0x00200311
  20120c:	0337f980 	.word	0x0337f980
  201210:	e000e100 	.word	0xe000e100
  201214:	e000e010 	.word	0xe000e010
  201218:	200009f8 	.word	0x200009f8
  20121c:	002002e9 	.word	0x002002e9
  201220:	40020000 	.word	0x40020000
  201224:	91a2b3c5 	.word	0x91a2b3c5
  201228:	40020800 	.word	0x40020800
  20122c:	08001574 	.word	0x08001574
  201230:	00034bbf 	.word	0x00034bbf
  201234:	00200c51 	.word	0x00200c51
  201238:	080014ec 	.word	0x080014ec
  20123c:	40021400 	.word	0x40021400

00201240 <__early_init>:
/**
 * @brief   Early initialization code.
 * @details This initialization must be performed just after stack setup
 *          and before any other initialization.
 */
void __early_init(void) {
  201240:	b430      	push	{r4, r5}
void stm32_clock_init(void) {

#if !STM32_NO_INIT
  /* PWR clock enabled.*/
#if defined(HAL_USE_RTC) && defined(RCC_APB1ENR_RTCEN)
  RCC->APB1ENR = RCC_APB1ENR_PWREN | RCC_APB1ENR_RTCEN;
  201242:	4b32      	ldr	r3, [pc, #200]	; (20130c <__early_init+0xcc>)
#else
  RCC->APB1ENR = RCC_APB1ENR_PWREN;
#endif

  /* PWR initialization.*/
  PWR->CR1 = STM32_VOS;
  201244:	f44f 4040 	mov.w	r0, #49152	; 0xc000
  201248:	4a31      	ldr	r2, [pc, #196]	; (201310 <__early_init+0xd0>)
  RCC->APB1ENR = RCC_APB1ENR_PWREN | RCC_APB1ENR_RTCEN;
  20124a:	4c32      	ldr	r4, [pc, #200]	; (201314 <__early_init+0xd4>)

  /* HSI setup, it enforces the reset situation in order to handle possible
     problems with JTAG probes and re-initializations.*/
  RCC->CR |= RCC_CR_HSION;                  /* Make sure HSI is ON.         */
  while (!(RCC->CR & RCC_CR_HSIRDY))
  20124c:	4619      	mov	r1, r3
  RCC->APB1ENR = RCC_APB1ENR_PWREN | RCC_APB1ENR_RTCEN;
  20124e:	641c      	str	r4, [r3, #64]	; 0x40
  PWR->CR1 = STM32_VOS;
  201250:	6010      	str	r0, [r2, #0]
  RCC->CR |= RCC_CR_HSION;                  /* Make sure HSI is ON.         */
  201252:	681a      	ldr	r2, [r3, #0]
  201254:	f042 0201 	orr.w	r2, r2, #1
  201258:	601a      	str	r2, [r3, #0]
  while (!(RCC->CR & RCC_CR_HSIRDY))
  20125a:	680b      	ldr	r3, [r1, #0]
  20125c:	079b      	lsls	r3, r3, #30
  20125e:	d5fc      	bpl.n	20125a <__early_init+0x1a>
    ;                                       /* Wait until HSI is stable.    */

  /* HSI is selected as new source without touching the other fields in
     CFGR. Clearing the register has to be postponed after HSI is the
     new source.*/
  RCC->CFGR &= ~RCC_CFGR_SW;                /* Reset SW, selecting HSI.     */
  201260:	688b      	ldr	r3, [r1, #8]
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
  201262:	4a2a      	ldr	r2, [pc, #168]	; (20130c <__early_init+0xcc>)
  RCC->CFGR &= ~RCC_CFGR_SW;                /* Reset SW, selecting HSI.     */
  201264:	f023 0303 	bic.w	r3, r3, #3
  201268:	608b      	str	r3, [r1, #8]
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
  20126a:	6893      	ldr	r3, [r2, #8]
  20126c:	f013 030c 	ands.w	r3, r3, #12
  201270:	d1fb      	bne.n	20126a <__early_init+0x2a>
    ;                                       /* Wait until HSI is selected.  */

  /* Registers finally cleared to reset values.*/
  RCC->CR &= RCC_CR_HSITRIM | RCC_CR_HSION; /* CR Reset value.              */
  201272:	6810      	ldr	r0, [r2, #0]
  RCC->CR |= RCC_CR_HSEON | RCC_CR_HSEBYP;
#else
  /* No HSE Bypass.*/
  RCC->CR |= RCC_CR_HSEON;
#endif
  while ((RCC->CR & RCC_CR_HSERDY) == 0)
  201274:	4925      	ldr	r1, [pc, #148]	; (20130c <__early_init+0xcc>)
  RCC->CR &= RCC_CR_HSITRIM | RCC_CR_HSION; /* CR Reset value.              */
  201276:	f000 00f9 	and.w	r0, r0, #249	; 0xf9
  20127a:	6010      	str	r0, [r2, #0]
  RCC->CFGR = 0;                            /* CFGR reset value.            */
  20127c:	6093      	str	r3, [r2, #8]
  RCC->CR |= RCC_CR_HSEON | RCC_CR_HSEBYP;
  20127e:	6813      	ldr	r3, [r2, #0]
  201280:	f443 23a0 	orr.w	r3, r3, #327680	; 0x50000
  201284:	6013      	str	r3, [r2, #0]
  while ((RCC->CR & RCC_CR_HSERDY) == 0)
  201286:	680b      	ldr	r3, [r1, #0]
  201288:	039d      	lsls	r5, r3, #14
  20128a:	d5fc      	bpl.n	201286 <__early_init+0x46>
    ;                           /* Waits until LSI is stable.               */
#endif

#if STM32_ACTIVATE_PLL
  /* PLL activation.*/
  RCC->PLLCFGR = STM32_PLLQ | STM32_PLLSRC | STM32_PLLP | STM32_PLLN |
  20128c:	4b22      	ldr	r3, [pc, #136]	; (201318 <__early_init+0xd8>)
                 STM32_PLLM;
  RCC->CR |= RCC_CR_PLLON;

  /* Synchronization with voltage regulator stabilization.*/
  while ((PWR->CSR1 & PWR_CSR1_VOSRDY) == 0)
  20128e:	4820      	ldr	r0, [pc, #128]	; (201310 <__early_init+0xd0>)
  RCC->PLLCFGR = STM32_PLLQ | STM32_PLLSRC | STM32_PLLP | STM32_PLLN |
  201290:	604b      	str	r3, [r1, #4]
  RCC->CR |= RCC_CR_PLLON;
  201292:	680b      	ldr	r3, [r1, #0]
  201294:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  201298:	600b      	str	r3, [r1, #0]
  while ((PWR->CSR1 & PWR_CSR1_VOSRDY) == 0)
  20129a:	6843      	ldr	r3, [r0, #4]
  20129c:	045c      	lsls	r4, r3, #17
  20129e:	d5fc      	bpl.n	20129a <__early_init+0x5a>
    ;                           /* Waits until power regulator is stable.   */

#if STM32_OVERDRIVE_REQUIRED
  /* Overdrive activation performed after activating the PLL in order to save
     time as recommended in RM in "Entering Over-drive mode" paragraph.*/
  PWR->CR1 |= PWR_CR1_ODEN;
  2012a0:	6803      	ldr	r3, [r0, #0]
  while (!(PWR->CSR1 & PWR_CSR1_ODRDY))
  2012a2:	4a1b      	ldr	r2, [pc, #108]	; (201310 <__early_init+0xd0>)
  PWR->CR1 |= PWR_CR1_ODEN;
  2012a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  2012a8:	6003      	str	r3, [r0, #0]
  while (!(PWR->CSR1 & PWR_CSR1_ODRDY))
  2012aa:	6853      	ldr	r3, [r2, #4]
  2012ac:	03d9      	lsls	r1, r3, #15
  2012ae:	d5fc      	bpl.n	2012aa <__early_init+0x6a>
      ;
  PWR->CR1 |= PWR_CR1_ODSWEN;
  2012b0:	6813      	ldr	r3, [r2, #0]
  while (!(PWR->CSR1 & PWR_CSR1_ODSWRDY))
  2012b2:	4917      	ldr	r1, [pc, #92]	; (201310 <__early_init+0xd0>)
  PWR->CR1 |= PWR_CR1_ODSWEN;
  2012b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  2012b8:	6013      	str	r3, [r2, #0]
  while (!(PWR->CSR1 & PWR_CSR1_ODSWRDY))
  2012ba:	684b      	ldr	r3, [r1, #4]
  2012bc:	039a      	lsls	r2, r3, #14
  2012be:	d5fc      	bpl.n	2012ba <__early_init+0x7a>
      ;
#endif /* STM32_OVERDRIVE_REQUIRED */

  /* Waiting for PLL lock.*/
  while (!(RCC->CR & RCC_CR_PLLRDY))
  2012c0:	4a12      	ldr	r2, [pc, #72]	; (20130c <__early_init+0xcc>)
  2012c2:	6813      	ldr	r3, [r2, #0]
  2012c4:	019b      	lsls	r3, r3, #6
  2012c6:	d5fc      	bpl.n	2012c2 <__early_init+0x82>
                  STM32_UART7SEL  | STM32_USART6SEL | STM32_UART5SEL  |
                  STM32_UART4SEL  | STM32_USART3SEL | STM32_USART2SEL |
                  STM32_USART1SEL;

  /* Flash setup.*/
  FLASH->ACR = FLASH_ACR_ARTEN | FLASH_ACR_PRFTEN | STM32_FLASHBITS;
  2012c8:	4b14      	ldr	r3, [pc, #80]	; (20131c <__early_init+0xdc>)
  2012ca:	f240 3107 	movw	r1, #775	; 0x307
  RCC->CFGR = STM32_MCO2SEL | STM32_MCO2PRE | STM32_MCO1PRE | STM32_I2SSRC |
  2012ce:	4d14      	ldr	r5, [pc, #80]	; (201320 <__early_init+0xe0>)
    RCC->DCKCFGR1 = dckcfgr1;
  2012d0:	f240 1401 	movw	r4, #257	; 0x101
  RCC->DCKCFGR2 = STM32_SDMMCSEL  | STM32_CK48MSEL  | STM32_CECSEL    |
  2012d4:	2000      	movs	r0, #0
  RCC->CFGR = STM32_MCO2SEL | STM32_MCO2PRE | STM32_MCO1PRE | STM32_I2SSRC |
  2012d6:	6095      	str	r5, [r2, #8]
    RCC->DCKCFGR1 = dckcfgr1;
  2012d8:	f8c2 408c 	str.w	r4, [r2, #140]	; 0x8c
  RCC->DCKCFGR2 = STM32_SDMMCSEL  | STM32_CK48MSEL  | STM32_CECSEL    |
  2012dc:	f8c2 0090 	str.w	r0, [r2, #144]	; 0x90
  FLASH->ACR = FLASH_ACR_ARTEN | FLASH_ACR_PRFTEN | STM32_FLASHBITS;
  2012e0:	6019      	str	r1, [r3, #0]

  /* Switching to the configured clock source if it is different from HSI.*/
#if (STM32_SW != STM32_SW_HSI)
  RCC->CFGR |= STM32_SW;        /* Switches on the selected clock source.   */
  2012e2:	6893      	ldr	r3, [r2, #8]
  while ((RCC->CFGR & RCC_CFGR_SWS) != (STM32_SW << 2))
  2012e4:	4909      	ldr	r1, [pc, #36]	; (20130c <__early_init+0xcc>)
  RCC->CFGR |= STM32_SW;        /* Switches on the selected clock source.   */
  2012e6:	f043 0302 	orr.w	r3, r3, #2
  2012ea:	6093      	str	r3, [r2, #8]
  while ((RCC->CFGR & RCC_CFGR_SWS) != (STM32_SW << 2))
  2012ec:	688b      	ldr	r3, [r1, #8]
  2012ee:	f003 030c 	and.w	r3, r3, #12
  2012f2:	2b08      	cmp	r3, #8
  2012f4:	d1fa      	bne.n	2012ec <__early_init+0xac>
#endif
#endif /* STM32_NO_INIT */

  /* SYSCFG clock enabled here because it is a multi-functional unit shared
     among multiple drivers.*/
  rccEnableAPB2(RCC_APB2ENR_SYSCFGEN, TRUE);
  2012f6:	6c4b      	ldr	r3, [r1, #68]	; 0x44
  2012f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  2012fc:	644b      	str	r3, [r1, #68]	; 0x44
  2012fe:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  201300:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000

  stm32_clock_init();
}
  201304:	bc30      	pop	{r4, r5}
  201306:	664b      	str	r3, [r1, #100]	; 0x64
  201308:	4770      	bx	lr
  20130a:	bf00      	nop
  20130c:	40023800 	.word	0x40023800
  201310:	40007000 	.word	0x40007000
  201314:	10000400 	.word	0x10000400
  201318:	09406c08 	.word	0x09406c08
  20131c:	40023c00 	.word	0x40023c00
  201320:	30999400 	.word	0x30999400
	...

00201330 <chThdExit>:
void chThdExit(msg_t msg) {
  201330:	b538      	push	{r3, r4, r5, lr}
  201332:	2220      	movs	r2, #32
  201334:	4603      	mov	r3, r0
  201336:	f382 8811 	msr	BASEPRI, r2
  thread_t *tp = currp;
  20133a:	4a10      	ldr	r2, [pc, #64]	; (20137c <chThdExit+0x4c>)
  20133c:	6994      	ldr	r4, [r2, #24]
  while (list_notempty(&tp->waiting)) {
  20133e:	f104 0528 	add.w	r5, r4, #40	; 0x28
  return (bool)(tlp->next != (thread_t *)tlp);
  201342:	6aa0      	ldr	r0, [r4, #40]	; 0x28
  tp->u.exitcode = msg;
  201344:	6263      	str	r3, [r4, #36]	; 0x24
  while (list_notempty(&tp->waiting)) {
  201346:	42a8      	cmp	r0, r5
  201348:	d006      	beq.n	201358 <chThdExit+0x28>
  tlp->next = tp->queue.next;
  20134a:	6803      	ldr	r3, [r0, #0]
  20134c:	62a3      	str	r3, [r4, #40]	; 0x28
    (void) chSchReadyI(list_remove(&tp->waiting));
  20134e:	f7ff f94f 	bl	2005f0 <chSchReadyI>
  return (bool)(tlp->next != (thread_t *)tlp);
  201352:	6aa0      	ldr	r0, [r4, #40]	; 0x28
  while (list_notempty(&tp->waiting)) {
  201354:	42a8      	cmp	r0, r5
  201356:	d1f8      	bne.n	20134a <chThdExit+0x1a>
  if ((tp->refs == (trefs_t)0) &&
  201358:	f894 3022 	ldrb.w	r3, [r4, #34]	; 0x22
  20135c:	b943      	cbnz	r3, 201370 <chThdExit+0x40>
  20135e:	f894 3021 	ldrb.w	r3, [r4, #33]	; 0x21
  201362:	079b      	lsls	r3, r3, #30
  201364:	d104      	bne.n	201370 <chThdExit+0x40>
    REG_REMOVE(tp);
  201366:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
  20136a:	611a      	str	r2, [r3, #16]
  20136c:	6922      	ldr	r2, [r4, #16]
  20136e:	6153      	str	r3, [r2, #20]
  chSchGoSleepS(CH_STATE_FINAL);
  201370:	200f      	movs	r0, #15
}
  201372:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  chSchGoSleepS(CH_STATE_FINAL);
  201376:	f7ff ba8b 	b.w	200890 <chSchGoSleepS>
  20137a:	bf00      	nop
  20137c:	20000860 	.word	0x20000860

00201380 <chSchDoReschedule>:
 *          itself or from within the port layer.
 *
 * @special
 */
void chSchDoReschedule(void) {
  thread_t *otp = currp;
  201380:	4a0e      	ldr	r2, [pc, #56]	; (2013bc <chSchDoReschedule+0x3c>)

  /* Picks the first thread from the ready queue and makes it current.*/
  currp = queue_fifo_remove(&ch.rlist.queue);
  currp->state = CH_STATE_CURRENT;
  201382:	2101      	movs	r1, #1
  thread_t *tp = tqp->next;
  201384:	6810      	ldr	r0, [r2, #0]
void chSchDoReschedule(void) {
  201386:	b430      	push	{r4, r5}
  tqp->next             = tp->queue.next;
  201388:	6803      	ldr	r3, [r0, #0]
  tp->state = CH_STATE_READY;
  20138a:	2500      	movs	r5, #0
  thread_t *otp = currp;
  20138c:	6994      	ldr	r4, [r2, #24]
  20138e:	6013      	str	r3, [r2, #0]
  tqp->next->queue.prev = (thread_t *)tqp;
  201390:	605a      	str	r2, [r3, #4]
  currp->state = CH_STATE_CURRENT;
  201392:	f880 1020 	strb.w	r1, [r0, #32]
  tp->state = CH_STATE_READY;
  201396:	f884 5020 	strb.w	r5, [r4, #32]

  /* Handling idle-leave hook.*/
  if (otp->prio == IDLEPRIO) {
  20139a:	68a1      	ldr	r1, [r4, #8]
  currp = queue_fifo_remove(&ch.rlist.queue);
  20139c:	6190      	str	r0, [r2, #24]
  20139e:	e000      	b.n	2013a2 <chSchDoReschedule+0x22>
  2013a0:	681b      	ldr	r3, [r3, #0]
  } while (cp->prio > tp->prio);
  2013a2:	689a      	ldr	r2, [r3, #8]
  2013a4:	4291      	cmp	r1, r2
  2013a6:	d3fb      	bcc.n	2013a0 <chSchDoReschedule+0x20>
  tp->queue.prev             = cp->queue.prev;
  2013a8:	685a      	ldr	r2, [r3, #4]
     ahead of its peers.*/
  otp = chSchReadyAheadI(otp);
#endif /* !(CH_CFG_TIME_QUANTUM > 0) */

  /* Swap operation as tail call.*/
  chSysSwitch(currp, otp);
  2013aa:	4621      	mov	r1, r4
  tp->queue.next             = cp;
  2013ac:	6023      	str	r3, [r4, #0]
  tp->queue.prev             = cp->queue.prev;
  2013ae:	6062      	str	r2, [r4, #4]
  tp->queue.prev->queue.next = tp;
  2013b0:	6014      	str	r4, [r2, #0]
  cp->queue.prev             = tp;
  2013b2:	605c      	str	r4, [r3, #4]
}
  2013b4:	bc30      	pop	{r4, r5}
  chSysSwitch(currp, otp);
  2013b6:	f7fe bf8f 	b.w	2002d8 <_port_switch>
  2013ba:	bf00      	nop
  2013bc:	20000860 	.word	0x20000860

002013c0 <__init_ram_areas>:
}

/**
 * @brief   Performs the initialization of the various RAM areas.
 */
void __init_ram_areas(void) {
  2013c0:	b4f0      	push	{r4, r5, r6, r7}
  2013c2:	4e14      	ldr	r6, [pc, #80]	; (201414 <__init_ram_areas+0x54>)
      tp++;
    }

    /* Zeroing clear area.*/
    while (p < rap->no_init_area) {
      *p = 0;
  2013c4:	2700      	movs	r7, #0
void __init_ram_areas(void) {
  2013c6:	4d14      	ldr	r5, [pc, #80]	; (201418 <__init_ram_areas+0x58>)
  2013c8:	f106 0c70 	add.w	ip, r6, #112	; 0x70
  2013cc:	4c13      	ldr	r4, [pc, #76]	; (20141c <__init_ram_areas+0x5c>)
  2013ce:	4b14      	ldr	r3, [pc, #80]	; (201420 <__init_ram_areas+0x60>)
  2013d0:	4914      	ldr	r1, [pc, #80]	; (201424 <__init_ram_areas+0x64>)
    while (p < rap->clear_area) {
  2013d2:	429c      	cmp	r4, r3
  2013d4:	d911      	bls.n	2013fa <__init_ram_areas+0x3a>
  2013d6:	3904      	subs	r1, #4
  2013d8:	461a      	mov	r2, r3
      *p = *tp;
  2013da:	f851 0f04 	ldr.w	r0, [r1, #4]!
  2013de:	f842 0b04 	str.w	r0, [r2], #4
    while (p < rap->clear_area) {
  2013e2:	4294      	cmp	r4, r2
  2013e4:	d8f9      	bhi.n	2013da <__init_ram_areas+0x1a>
  2013e6:	43da      	mvns	r2, r3
  2013e8:	4414      	add	r4, r2
  2013ea:	f024 0403 	bic.w	r4, r4, #3
  2013ee:	3404      	adds	r4, #4
  2013f0:	4423      	add	r3, r4
    while (p < rap->no_init_area) {
  2013f2:	429d      	cmp	r5, r3
  2013f4:	d903      	bls.n	2013fe <__init_ram_areas+0x3e>
      *p = 0;
  2013f6:	f843 7b04 	str.w	r7, [r3], #4
    while (p < rap->no_init_area) {
  2013fa:	429d      	cmp	r5, r3
  2013fc:	d8fb      	bhi.n	2013f6 <__init_ram_areas+0x36>
      p++;
    }
    rap++;
  }
  while (rap < &ram_areas[CRT1_AREAS_NUMBER]);
  2013fe:	4566      	cmp	r6, ip
  201400:	d005      	beq.n	20140e <__init_ram_areas+0x4e>
  201402:	e9d6 1304 	ldrd	r1, r3, [r6, #16]
  201406:	e9d6 4506 	ldrd	r4, r5, [r6, #24]
  20140a:	3610      	adds	r6, #16
  20140c:	e7e1      	b.n	2013d2 <__init_ram_areas+0x12>
#endif
}
  20140e:	bcf0      	pop	{r4, r5, r6, r7}
  201410:	4770      	bx	lr
  201412:	bf00      	nop
  201414:	080014f4 	.word	0x080014f4
  201418:	20020000 	.word	0x20020000
  20141c:	20020000 	.word	0x20020000
  201420:	20020000 	.word	0x20020000
  201424:	08001594 	.word	0x08001594
	...

00201430 <__default_exit>:
void __default_exit(void) {
  201430:	e7fe      	b.n	201430 <__default_exit>
  201432:	bf00      	nop
	...

00201440 <__late_init>:
void __late_init(void) {}
  201440:	4770      	bx	lr
  201442:	bf00      	nop
	...

00201450 <__core_init>:
void __core_init(void) {
  201450:	b4f0      	push	{r4, r5, r6, r7}
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
  201452:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  201456:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache (void)
{
  #if (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
  20145a:	481b      	ldr	r0, [pc, #108]	; (2014c8 <__core_init+0x78>)
  20145c:	2200      	movs	r2, #0
  20145e:	f8c0 2250 	str.w	r2, [r0, #592]	; 0x250
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
  201462:	6943      	ldr	r3, [r0, #20]
  201464:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  201468:	6143      	str	r3, [r0, #20]
  __ASM volatile ("dsb 0xF":::"memory");
  20146a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  20146e:	f3bf 8f6f 	isb	sy
  #if (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = (0U << 1U) | 0U;          /* Level 1 data cache */
  201472:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  201476:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
  20147a:	f8d0 5080 	ldr.w	r5, [r0, #128]	; 0x80
                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
  20147e:	f643 7ce0 	movw	ip, #16352	; 0x3fe0
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
  201482:	f3c5 06c9 	ubfx	r6, r5, #3, #10
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
  201486:	f3c5 354e 	ubfx	r5, r5, #13, #15
  20148a:	07b7      	lsls	r7, r6, #30
  20148c:	016d      	lsls	r5, r5, #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
  20148e:	ea05 040c 	and.w	r4, r5, ip
  201492:	4639      	mov	r1, r7
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
  201494:	4632      	mov	r2, r6
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
  201496:	ea44 0301 	orr.w	r3, r4, r1
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways--);
  20149a:	3a01      	subs	r2, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
  20149c:	f101 4140 	add.w	r1, r1, #3221225472	; 0xc0000000
  2014a0:	f8c0 3260 	str.w	r3, [r0, #608]	; 0x260
      } while (ways--);
  2014a4:	1c53      	adds	r3, r2, #1
  2014a6:	d1f6      	bne.n	201496 <__core_init+0x46>
  2014a8:	3d20      	subs	r5, #32
    } while(sets--);
  2014aa:	f115 0f20 	cmn.w	r5, #32
  2014ae:	d1ee      	bne.n	20148e <__core_init+0x3e>
  2014b0:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
  2014b4:	6943      	ldr	r3, [r0, #20]
  2014b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  2014ba:	6143      	str	r3, [r0, #20]
  2014bc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  2014c0:	f3bf 8f6f 	isb	sy
}
  2014c4:	bcf0      	pop	{r4, r5, r6, r7}
  2014c6:	4770      	bx	lr
  2014c8:	e000ed00 	.word	0xe000ed00
