

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Wed Dec 27 16:11:08 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 25.00 ns | 20.472 ns |   3.12 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       13|       13| 0.325 us | 0.325 us |    6|    6| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                                                             |                                                                                   |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                                           Instance                                          |                                       Module                                      |   min   |   max   |    min    |    max    | min | max |   Type   |
        +---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71  |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s  |        4|        4|  0.100 us |  0.100 us |    5|    5| function |
        |grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77                         |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                         |        5|        5|  0.125 us |  0.125 us |    6|    6| function |
        |call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132                 |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s                        |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        |grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187                     |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s                      |        2|        2| 50.000 ns | 50.000 ns |    1|    1| function |
        +---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      6|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        3|     31|    2054|   6833|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     92|    -|
|Register         |        -|      -|     940|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        3|     31|    2994|   6931|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|     14|       2|     13|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+-------+------+------+-----+
    |                                           Instance                                          |                                       Module                                      | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+-------+------+------+-----+
    |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71  |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s  |        0|     16|  1024|  2580|    0|
    |grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77                         |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                         |        0|     12|   976|  2465|    0|
    |call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132                 |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s                        |        0|      0|     0|  1428|    0|
    |grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187                     |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s                      |        3|      3|    54|   360|    0|
    +---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+-------+------+------+-----+
    |Total                                                                                        |                                                                                   |        3|     31|  2054|  6833|    0|
    +---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|   6|           3|           4|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2      |   9|          2|    1|          2|
    |dense_input_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |dense_input_V_ap_vld_preg    |   9|          2|    1|          2|
    |dense_input_V_blk_n          |   9|          2|    1|          2|
    |dense_input_V_in_sig         |   9|          2|   64|        128|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  92|         19|   70|        145|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                          Name                                         | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                              |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0_reg                                                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                                |   1|   0|    1|          0|
    |dense_input_V_ap_vld_preg                                                              |   1|   0|    1|          0|
    |dense_input_V_preg                                                                     |  64|   0|   64|          0|
    |grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77_ap_start_reg      |   1|   0|    1|          0|
    |grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187_ap_start_reg  |   1|   0|    1|          0|
    |layer2_out_0_V_reg_684                                                                 |  16|   0|   16|          0|
    |layer2_out_102_V_reg_889                                                               |  16|   0|   16|          0|
    |layer2_out_103_V_reg_894                                                               |  16|   0|   16|          0|
    |layer2_out_104_V_reg_899                                                               |  16|   0|   16|          0|
    |layer2_out_105_V_reg_904                                                               |  16|   0|   16|          0|
    |layer2_out_10_V_reg_719                                                                |  16|   0|   16|          0|
    |layer2_out_110_V_reg_909                                                               |  16|   0|   16|          0|
    |layer2_out_114_V_reg_914                                                               |  16|   0|   16|          0|
    |layer2_out_116_V_reg_919                                                               |  16|   0|   16|          0|
    |layer2_out_118_V_reg_924                                                               |  16|   0|   16|          0|
    |layer2_out_123_V_reg_929                                                               |  16|   0|   16|          0|
    |layer2_out_125_V_reg_934                                                               |  16|   0|   16|          0|
    |layer2_out_12_V_reg_724                                                                |  16|   0|   16|          0|
    |layer2_out_15_V_reg_729                                                                |  16|   0|   16|          0|
    |layer2_out_16_V_reg_734                                                                |  16|   0|   16|          0|
    |layer2_out_19_V_reg_739                                                                |  16|   0|   16|          0|
    |layer2_out_1_V_reg_689                                                                 |  16|   0|   16|          0|
    |layer2_out_23_V_reg_744                                                                |  16|   0|   16|          0|
    |layer2_out_28_V_reg_749                                                                |  16|   0|   16|          0|
    |layer2_out_2_V_reg_694                                                                 |  16|   0|   16|          0|
    |layer2_out_30_V_reg_754                                                                |  16|   0|   16|          0|
    |layer2_out_31_V_reg_759                                                                |  16|   0|   16|          0|
    |layer2_out_32_V_reg_764                                                                |  16|   0|   16|          0|
    |layer2_out_33_V_reg_769                                                                |  16|   0|   16|          0|
    |layer2_out_37_V_reg_774                                                                |  16|   0|   16|          0|
    |layer2_out_3_V_reg_699                                                                 |  16|   0|   16|          0|
    |layer2_out_41_V_reg_779                                                                |  16|   0|   16|          0|
    |layer2_out_42_V_reg_784                                                                |  16|   0|   16|          0|
    |layer2_out_44_V_reg_789                                                                |  16|   0|   16|          0|
    |layer2_out_45_V_reg_794                                                                |  16|   0|   16|          0|
    |layer2_out_46_V_reg_799                                                                |  16|   0|   16|          0|
    |layer2_out_48_V_reg_804                                                                |  16|   0|   16|          0|
    |layer2_out_50_V_reg_809                                                                |  16|   0|   16|          0|
    |layer2_out_52_V_reg_814                                                                |  16|   0|   16|          0|
    |layer2_out_55_V_reg_819                                                                |  16|   0|   16|          0|
    |layer2_out_57_V_reg_824                                                                |  16|   0|   16|          0|
    |layer2_out_5_V_reg_704                                                                 |  16|   0|   16|          0|
    |layer2_out_63_V_reg_829                                                                |  16|   0|   16|          0|
    |layer2_out_64_V_reg_834                                                                |  16|   0|   16|          0|
    |layer2_out_65_V_reg_839                                                                |  16|   0|   16|          0|
    |layer2_out_70_V_reg_844                                                                |  16|   0|   16|          0|
    |layer2_out_72_V_reg_849                                                                |  16|   0|   16|          0|
    |layer2_out_76_V_reg_854                                                                |  16|   0|   16|          0|
    |layer2_out_7_V_reg_709                                                                 |  16|   0|   16|          0|
    |layer2_out_88_V_reg_859                                                                |  16|   0|   16|          0|
    |layer2_out_89_V_reg_864                                                                |  16|   0|   16|          0|
    |layer2_out_8_V_reg_714                                                                 |  16|   0|   16|          0|
    |layer2_out_90_V_reg_869                                                                |  16|   0|   16|          0|
    |layer2_out_91_V_reg_874                                                                |  16|   0|   16|          0|
    |layer2_out_96_V_reg_879                                                                |  16|   0|   16|          0|
    |layer2_out_99_V_reg_884                                                                |  16|   0|   16|          0|
    |layer4_out_0_V_reg_1139                                                                |  16|   0|   16|          0|
    |layer4_out_1_V_reg_1144                                                                |  16|   0|   16|          0|
    |layer4_out_2_V_reg_1149                                                                |  16|   0|   16|          0|
    +---------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                  | 940|   0|  940|          0|
    +---------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |    myproject   | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |    myproject   | return value |
|ap_start               |  in |    1| ap_ctrl_hs |    myproject   | return value |
|ap_done                | out |    1| ap_ctrl_hs |    myproject   | return value |
|ap_idle                | out |    1| ap_ctrl_hs |    myproject   | return value |
|ap_ready               | out |    1| ap_ctrl_hs |    myproject   | return value |
|dense_input_V          |  in |   64|   ap_vld   |  dense_input_V |    pointer   |
|dense_input_V_ap_vld   |  in |    1|   ap_vld   |  dense_input_V |    pointer   |
|layer5_out_0_V         | out |   16|   ap_vld   | layer5_out_0_V |    pointer   |
|layer5_out_0_V_ap_vld  | out |    1|   ap_vld   | layer5_out_0_V |    pointer   |
|layer5_out_1_V         | out |   16|   ap_vld   | layer5_out_1_V |    pointer   |
|layer5_out_1_V_ap_vld  | out |    1|   ap_vld   | layer5_out_1_V |    pointer   |
|layer5_out_2_V         | out |   16|   ap_vld   | layer5_out_2_V |    pointer   |
|layer5_out_2_V_ap_vld  | out |    1|   ap_vld   | layer5_out_2_V |    pointer   |
+-----------------------+-----+-----+------------+----------------+--------------+

