Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Nov 24 04:38:39 2024
| Host         : 46b657ed0ba8 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_dht11_timing_summary_routed.rpt -pb top_dht11_timing_summary_routed.pb -rpx top_dht11_timing_summary_routed.rpx -warn_on_violation
| Design       : top_dht11
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   3           
TIMING-20  Warning   Non-clocked latch               34          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (386)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (34)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (32)

1. checking no_clock (386)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: U_dht11_control/U_clock_divider/r_tick_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U_dht11_control/U_receive_data/counter_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U_dht11_control/U_receive_data/counter_reg_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U_dht11_control/U_receive_data/counter_reg_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U_dht11_control/U_receive_data/counter_reg_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U_dht11_control/U_receive_data/counter_reg_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U_dht11_control/U_receive_data/counter_reg_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U_dht11_control/U_receive_data/counter_reg_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U_dht11_control/U_receive_data/counter_reg_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U_dht11_control/U_select_io/in_data_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: U_dht11_control/U_start_signal/mode_reg_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (34)
-------------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (32)
-----------------------------
 There are 32 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.360        0.000                      0                  151        0.152        0.000                      0                  151        4.500        0.000                       0                    95  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.360        0.000                      0                  151        0.152        0.000                      0                  151        4.500        0.000                       0                    95  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.360ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.360ns  (required time - arrival time)
  Source:                 U_dht11_control/U_start_signal/counter_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_start_signal/counter_reg_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 1.116ns (26.862%)  route 3.039ns (73.138%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.622     5.143    U_dht11_control/U_start_signal/clk_IBUF_BUFG
    SLICE_X61Y88         FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDCE (Prop_fdce_C_Q)         0.419     5.562 r  U_dht11_control/U_start_signal/counter_reg_reg[8]/Q
                         net (fo=3, routed)           0.465     6.026    U_dht11_control/U_start_signal/counter_reg[8]
    SLICE_X60Y88         LUT2 (Prop_lut2_I0_O)        0.299     6.325 f  U_dht11_control/U_start_signal/start_receive_data_reg_i_5/O
                         net (fo=1, routed)           0.622     6.948    U_dht11_control/U_start_signal/start_receive_data_reg_i_5_n_1
    SLICE_X61Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.072 r  U_dht11_control/U_start_signal/start_receive_data_reg_i_4/O
                         net (fo=1, routed)           0.263     7.335    U_dht11_control/U_start_signal/start_receive_data_reg_i_4_n_1
    SLICE_X61Y88         LUT6 (Prop_lut6_I3_O)        0.124     7.459 r  U_dht11_control/U_start_signal/start_receive_data_reg_i_1/O
                         net (fo=19, routed)          1.157     8.616    U_dht11_control/U_start_signal/start_receive_data_next
    SLICE_X62Y86         LUT4 (Prop_lut4_I3_O)        0.150     8.766 r  U_dht11_control/U_start_signal/counter_reg[14]_i_1__0/O
                         net (fo=15, routed)          0.531     9.297    U_dht11_control/U_start_signal/counter_reg[14]_i_1__0_n_1
    SLICE_X62Y89         FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.507    14.848    U_dht11_control/U_start_signal/clk_IBUF_BUFG
    SLICE_X62Y89         FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[10]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y89         FDCE (Setup_fdce_C_CE)      -0.413    14.658    U_dht11_control/U_start_signal/counter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.297    
  -------------------------------------------------------------------
                         slack                                  5.360    

Slack (MET) :             5.360ns  (required time - arrival time)
  Source:                 U_dht11_control/U_start_signal/counter_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_start_signal/counter_reg_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 1.116ns (26.862%)  route 3.039ns (73.138%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.622     5.143    U_dht11_control/U_start_signal/clk_IBUF_BUFG
    SLICE_X61Y88         FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDCE (Prop_fdce_C_Q)         0.419     5.562 r  U_dht11_control/U_start_signal/counter_reg_reg[8]/Q
                         net (fo=3, routed)           0.465     6.026    U_dht11_control/U_start_signal/counter_reg[8]
    SLICE_X60Y88         LUT2 (Prop_lut2_I0_O)        0.299     6.325 f  U_dht11_control/U_start_signal/start_receive_data_reg_i_5/O
                         net (fo=1, routed)           0.622     6.948    U_dht11_control/U_start_signal/start_receive_data_reg_i_5_n_1
    SLICE_X61Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.072 r  U_dht11_control/U_start_signal/start_receive_data_reg_i_4/O
                         net (fo=1, routed)           0.263     7.335    U_dht11_control/U_start_signal/start_receive_data_reg_i_4_n_1
    SLICE_X61Y88         LUT6 (Prop_lut6_I3_O)        0.124     7.459 r  U_dht11_control/U_start_signal/start_receive_data_reg_i_1/O
                         net (fo=19, routed)          1.157     8.616    U_dht11_control/U_start_signal/start_receive_data_next
    SLICE_X62Y86         LUT4 (Prop_lut4_I3_O)        0.150     8.766 r  U_dht11_control/U_start_signal/counter_reg[14]_i_1__0/O
                         net (fo=15, routed)          0.531     9.297    U_dht11_control/U_start_signal/counter_reg[14]_i_1__0_n_1
    SLICE_X62Y89         FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.507    14.848    U_dht11_control/U_start_signal/clk_IBUF_BUFG
    SLICE_X62Y89         FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[11]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y89         FDCE (Setup_fdce_C_CE)      -0.413    14.658    U_dht11_control/U_start_signal/counter_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.297    
  -------------------------------------------------------------------
                         slack                                  5.360    

Slack (MET) :             5.360ns  (required time - arrival time)
  Source:                 U_dht11_control/U_start_signal/counter_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_start_signal/counter_reg_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 1.116ns (26.862%)  route 3.039ns (73.138%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.622     5.143    U_dht11_control/U_start_signal/clk_IBUF_BUFG
    SLICE_X61Y88         FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDCE (Prop_fdce_C_Q)         0.419     5.562 r  U_dht11_control/U_start_signal/counter_reg_reg[8]/Q
                         net (fo=3, routed)           0.465     6.026    U_dht11_control/U_start_signal/counter_reg[8]
    SLICE_X60Y88         LUT2 (Prop_lut2_I0_O)        0.299     6.325 f  U_dht11_control/U_start_signal/start_receive_data_reg_i_5/O
                         net (fo=1, routed)           0.622     6.948    U_dht11_control/U_start_signal/start_receive_data_reg_i_5_n_1
    SLICE_X61Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.072 r  U_dht11_control/U_start_signal/start_receive_data_reg_i_4/O
                         net (fo=1, routed)           0.263     7.335    U_dht11_control/U_start_signal/start_receive_data_reg_i_4_n_1
    SLICE_X61Y88         LUT6 (Prop_lut6_I3_O)        0.124     7.459 r  U_dht11_control/U_start_signal/start_receive_data_reg_i_1/O
                         net (fo=19, routed)          1.157     8.616    U_dht11_control/U_start_signal/start_receive_data_next
    SLICE_X62Y86         LUT4 (Prop_lut4_I3_O)        0.150     8.766 r  U_dht11_control/U_start_signal/counter_reg[14]_i_1__0/O
                         net (fo=15, routed)          0.531     9.297    U_dht11_control/U_start_signal/counter_reg[14]_i_1__0_n_1
    SLICE_X62Y89         FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.507    14.848    U_dht11_control/U_start_signal/clk_IBUF_BUFG
    SLICE_X62Y89         FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[12]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y89         FDCE (Setup_fdce_C_CE)      -0.413    14.658    U_dht11_control/U_start_signal/counter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.297    
  -------------------------------------------------------------------
                         slack                                  5.360    

Slack (MET) :             5.360ns  (required time - arrival time)
  Source:                 U_dht11_control/U_start_signal/counter_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_start_signal/counter_reg_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 1.116ns (26.862%)  route 3.039ns (73.138%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.622     5.143    U_dht11_control/U_start_signal/clk_IBUF_BUFG
    SLICE_X61Y88         FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDCE (Prop_fdce_C_Q)         0.419     5.562 r  U_dht11_control/U_start_signal/counter_reg_reg[8]/Q
                         net (fo=3, routed)           0.465     6.026    U_dht11_control/U_start_signal/counter_reg[8]
    SLICE_X60Y88         LUT2 (Prop_lut2_I0_O)        0.299     6.325 f  U_dht11_control/U_start_signal/start_receive_data_reg_i_5/O
                         net (fo=1, routed)           0.622     6.948    U_dht11_control/U_start_signal/start_receive_data_reg_i_5_n_1
    SLICE_X61Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.072 r  U_dht11_control/U_start_signal/start_receive_data_reg_i_4/O
                         net (fo=1, routed)           0.263     7.335    U_dht11_control/U_start_signal/start_receive_data_reg_i_4_n_1
    SLICE_X61Y88         LUT6 (Prop_lut6_I3_O)        0.124     7.459 r  U_dht11_control/U_start_signal/start_receive_data_reg_i_1/O
                         net (fo=19, routed)          1.157     8.616    U_dht11_control/U_start_signal/start_receive_data_next
    SLICE_X62Y86         LUT4 (Prop_lut4_I3_O)        0.150     8.766 r  U_dht11_control/U_start_signal/counter_reg[14]_i_1__0/O
                         net (fo=15, routed)          0.531     9.297    U_dht11_control/U_start_signal/counter_reg[14]_i_1__0_n_1
    SLICE_X62Y89         FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.507    14.848    U_dht11_control/U_start_signal/clk_IBUF_BUFG
    SLICE_X62Y89         FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[13]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y89         FDCE (Setup_fdce_C_CE)      -0.413    14.658    U_dht11_control/U_start_signal/counter_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.297    
  -------------------------------------------------------------------
                         slack                                  5.360    

Slack (MET) :             5.360ns  (required time - arrival time)
  Source:                 U_dht11_control/U_start_signal/counter_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_start_signal/counter_reg_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 1.116ns (26.862%)  route 3.039ns (73.138%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.622     5.143    U_dht11_control/U_start_signal/clk_IBUF_BUFG
    SLICE_X61Y88         FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDCE (Prop_fdce_C_Q)         0.419     5.562 r  U_dht11_control/U_start_signal/counter_reg_reg[8]/Q
                         net (fo=3, routed)           0.465     6.026    U_dht11_control/U_start_signal/counter_reg[8]
    SLICE_X60Y88         LUT2 (Prop_lut2_I0_O)        0.299     6.325 f  U_dht11_control/U_start_signal/start_receive_data_reg_i_5/O
                         net (fo=1, routed)           0.622     6.948    U_dht11_control/U_start_signal/start_receive_data_reg_i_5_n_1
    SLICE_X61Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.072 r  U_dht11_control/U_start_signal/start_receive_data_reg_i_4/O
                         net (fo=1, routed)           0.263     7.335    U_dht11_control/U_start_signal/start_receive_data_reg_i_4_n_1
    SLICE_X61Y88         LUT6 (Prop_lut6_I3_O)        0.124     7.459 r  U_dht11_control/U_start_signal/start_receive_data_reg_i_1/O
                         net (fo=19, routed)          1.157     8.616    U_dht11_control/U_start_signal/start_receive_data_next
    SLICE_X62Y86         LUT4 (Prop_lut4_I3_O)        0.150     8.766 r  U_dht11_control/U_start_signal/counter_reg[14]_i_1__0/O
                         net (fo=15, routed)          0.531     9.297    U_dht11_control/U_start_signal/counter_reg[14]_i_1__0_n_1
    SLICE_X62Y89         FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.507    14.848    U_dht11_control/U_start_signal/clk_IBUF_BUFG
    SLICE_X62Y89         FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[14]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y89         FDCE (Setup_fdce_C_CE)      -0.413    14.658    U_dht11_control/U_start_signal/counter_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.297    
  -------------------------------------------------------------------
                         slack                                  5.360    

Slack (MET) :             5.360ns  (required time - arrival time)
  Source:                 U_dht11_control/U_start_signal/counter_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_start_signal/counter_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 1.116ns (26.862%)  route 3.039ns (73.138%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.622     5.143    U_dht11_control/U_start_signal/clk_IBUF_BUFG
    SLICE_X61Y88         FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDCE (Prop_fdce_C_Q)         0.419     5.562 r  U_dht11_control/U_start_signal/counter_reg_reg[8]/Q
                         net (fo=3, routed)           0.465     6.026    U_dht11_control/U_start_signal/counter_reg[8]
    SLICE_X60Y88         LUT2 (Prop_lut2_I0_O)        0.299     6.325 f  U_dht11_control/U_start_signal/start_receive_data_reg_i_5/O
                         net (fo=1, routed)           0.622     6.948    U_dht11_control/U_start_signal/start_receive_data_reg_i_5_n_1
    SLICE_X61Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.072 r  U_dht11_control/U_start_signal/start_receive_data_reg_i_4/O
                         net (fo=1, routed)           0.263     7.335    U_dht11_control/U_start_signal/start_receive_data_reg_i_4_n_1
    SLICE_X61Y88         LUT6 (Prop_lut6_I3_O)        0.124     7.459 r  U_dht11_control/U_start_signal/start_receive_data_reg_i_1/O
                         net (fo=19, routed)          1.157     8.616    U_dht11_control/U_start_signal/start_receive_data_next
    SLICE_X62Y86         LUT4 (Prop_lut4_I3_O)        0.150     8.766 r  U_dht11_control/U_start_signal/counter_reg[14]_i_1__0/O
                         net (fo=15, routed)          0.531     9.297    U_dht11_control/U_start_signal/counter_reg[14]_i_1__0_n_1
    SLICE_X62Y89         FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.507    14.848    U_dht11_control/U_start_signal/clk_IBUF_BUFG
    SLICE_X62Y89         FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[9]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y89         FDCE (Setup_fdce_C_CE)      -0.413    14.658    U_dht11_control/U_start_signal/counter_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.297    
  -------------------------------------------------------------------
                         slack                                  5.360    

Slack (MET) :             5.374ns  (required time - arrival time)
  Source:                 U_dht11_control/U_start_signal/counter_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_start_signal/counter_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 1.116ns (26.716%)  route 3.061ns (73.285%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.622     5.143    U_dht11_control/U_start_signal/clk_IBUF_BUFG
    SLICE_X61Y88         FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDCE (Prop_fdce_C_Q)         0.419     5.562 r  U_dht11_control/U_start_signal/counter_reg_reg[8]/Q
                         net (fo=3, routed)           0.465     6.026    U_dht11_control/U_start_signal/counter_reg[8]
    SLICE_X60Y88         LUT2 (Prop_lut2_I0_O)        0.299     6.325 f  U_dht11_control/U_start_signal/start_receive_data_reg_i_5/O
                         net (fo=1, routed)           0.622     6.948    U_dht11_control/U_start_signal/start_receive_data_reg_i_5_n_1
    SLICE_X61Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.072 r  U_dht11_control/U_start_signal/start_receive_data_reg_i_4/O
                         net (fo=1, routed)           0.263     7.335    U_dht11_control/U_start_signal/start_receive_data_reg_i_4_n_1
    SLICE_X61Y88         LUT6 (Prop_lut6_I3_O)        0.124     7.459 r  U_dht11_control/U_start_signal/start_receive_data_reg_i_1/O
                         net (fo=19, routed)          1.157     8.616    U_dht11_control/U_start_signal/start_receive_data_next
    SLICE_X62Y86         LUT4 (Prop_lut4_I3_O)        0.150     8.766 r  U_dht11_control/U_start_signal/counter_reg[14]_i_1__0/O
                         net (fo=15, routed)          0.554     9.320    U_dht11_control/U_start_signal/counter_reg[14]_i_1__0_n_1
    SLICE_X61Y88         FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.505    14.846    U_dht11_control/U_start_signal/clk_IBUF_BUFG
    SLICE_X61Y88         FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[6]/C
                         clock pessimism              0.297    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X61Y88         FDCE (Setup_fdce_C_CE)      -0.413    14.695    U_dht11_control/U_start_signal/counter_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                          -9.320    
  -------------------------------------------------------------------
                         slack                                  5.374    

Slack (MET) :             5.374ns  (required time - arrival time)
  Source:                 U_dht11_control/U_start_signal/counter_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_start_signal/counter_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 1.116ns (26.716%)  route 3.061ns (73.285%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.622     5.143    U_dht11_control/U_start_signal/clk_IBUF_BUFG
    SLICE_X61Y88         FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDCE (Prop_fdce_C_Q)         0.419     5.562 r  U_dht11_control/U_start_signal/counter_reg_reg[8]/Q
                         net (fo=3, routed)           0.465     6.026    U_dht11_control/U_start_signal/counter_reg[8]
    SLICE_X60Y88         LUT2 (Prop_lut2_I0_O)        0.299     6.325 f  U_dht11_control/U_start_signal/start_receive_data_reg_i_5/O
                         net (fo=1, routed)           0.622     6.948    U_dht11_control/U_start_signal/start_receive_data_reg_i_5_n_1
    SLICE_X61Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.072 r  U_dht11_control/U_start_signal/start_receive_data_reg_i_4/O
                         net (fo=1, routed)           0.263     7.335    U_dht11_control/U_start_signal/start_receive_data_reg_i_4_n_1
    SLICE_X61Y88         LUT6 (Prop_lut6_I3_O)        0.124     7.459 r  U_dht11_control/U_start_signal/start_receive_data_reg_i_1/O
                         net (fo=19, routed)          1.157     8.616    U_dht11_control/U_start_signal/start_receive_data_next
    SLICE_X62Y86         LUT4 (Prop_lut4_I3_O)        0.150     8.766 r  U_dht11_control/U_start_signal/counter_reg[14]_i_1__0/O
                         net (fo=15, routed)          0.554     9.320    U_dht11_control/U_start_signal/counter_reg[14]_i_1__0_n_1
    SLICE_X61Y88         FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.505    14.846    U_dht11_control/U_start_signal/clk_IBUF_BUFG
    SLICE_X61Y88         FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[8]/C
                         clock pessimism              0.297    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X61Y88         FDCE (Setup_fdce_C_CE)      -0.413    14.695    U_dht11_control/U_start_signal/counter_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                          -9.320    
  -------------------------------------------------------------------
                         slack                                  5.374    

Slack (MET) :             5.380ns  (required time - arrival time)
  Source:                 U_dht11_control/U_start_signal/counter_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_start_signal/counter_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 1.116ns (26.999%)  route 3.018ns (73.001%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.622     5.143    U_dht11_control/U_start_signal/clk_IBUF_BUFG
    SLICE_X61Y88         FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDCE (Prop_fdce_C_Q)         0.419     5.562 r  U_dht11_control/U_start_signal/counter_reg_reg[8]/Q
                         net (fo=3, routed)           0.465     6.026    U_dht11_control/U_start_signal/counter_reg[8]
    SLICE_X60Y88         LUT2 (Prop_lut2_I0_O)        0.299     6.325 f  U_dht11_control/U_start_signal/start_receive_data_reg_i_5/O
                         net (fo=1, routed)           0.622     6.948    U_dht11_control/U_start_signal/start_receive_data_reg_i_5_n_1
    SLICE_X61Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.072 r  U_dht11_control/U_start_signal/start_receive_data_reg_i_4/O
                         net (fo=1, routed)           0.263     7.335    U_dht11_control/U_start_signal/start_receive_data_reg_i_4_n_1
    SLICE_X61Y88         LUT6 (Prop_lut6_I3_O)        0.124     7.459 r  U_dht11_control/U_start_signal/start_receive_data_reg_i_1/O
                         net (fo=19, routed)          1.157     8.616    U_dht11_control/U_start_signal/start_receive_data_next
    SLICE_X62Y86         LUT4 (Prop_lut4_I3_O)        0.150     8.766 r  U_dht11_control/U_start_signal/counter_reg[14]_i_1__0/O
                         net (fo=15, routed)          0.510     9.276    U_dht11_control/U_start_signal/counter_reg[14]_i_1__0_n_1
    SLICE_X62Y88         FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.506    14.847    U_dht11_control/U_start_signal/clk_IBUF_BUFG
    SLICE_X62Y88         FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[5]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y88         FDCE (Setup_fdce_C_CE)      -0.413    14.657    U_dht11_control/U_start_signal/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.276    
  -------------------------------------------------------------------
                         slack                                  5.380    

Slack (MET) :             5.380ns  (required time - arrival time)
  Source:                 U_dht11_control/U_start_signal/counter_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_start_signal/counter_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 1.116ns (26.999%)  route 3.018ns (73.001%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.622     5.143    U_dht11_control/U_start_signal/clk_IBUF_BUFG
    SLICE_X61Y88         FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDCE (Prop_fdce_C_Q)         0.419     5.562 r  U_dht11_control/U_start_signal/counter_reg_reg[8]/Q
                         net (fo=3, routed)           0.465     6.026    U_dht11_control/U_start_signal/counter_reg[8]
    SLICE_X60Y88         LUT2 (Prop_lut2_I0_O)        0.299     6.325 f  U_dht11_control/U_start_signal/start_receive_data_reg_i_5/O
                         net (fo=1, routed)           0.622     6.948    U_dht11_control/U_start_signal/start_receive_data_reg_i_5_n_1
    SLICE_X61Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.072 r  U_dht11_control/U_start_signal/start_receive_data_reg_i_4/O
                         net (fo=1, routed)           0.263     7.335    U_dht11_control/U_start_signal/start_receive_data_reg_i_4_n_1
    SLICE_X61Y88         LUT6 (Prop_lut6_I3_O)        0.124     7.459 r  U_dht11_control/U_start_signal/start_receive_data_reg_i_1/O
                         net (fo=19, routed)          1.157     8.616    U_dht11_control/U_start_signal/start_receive_data_next
    SLICE_X62Y86         LUT4 (Prop_lut4_I3_O)        0.150     8.766 r  U_dht11_control/U_start_signal/counter_reg[14]_i_1__0/O
                         net (fo=15, routed)          0.510     9.276    U_dht11_control/U_start_signal/counter_reg[14]_i_1__0_n_1
    SLICE_X62Y88         FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.506    14.847    U_dht11_control/U_start_signal/clk_IBUF_BUFG
    SLICE_X62Y88         FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[7]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y88         FDCE (Setup_fdce_C_CE)      -0.413    14.657    U_dht11_control/U_start_signal/counter_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.276    
  -------------------------------------------------------------------
                         slack                                  5.380    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 U_uart/U_transmitter/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/tick_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.562     1.445    U_uart/U_transmitter/clk_IBUF_BUFG
    SLICE_X57Y85         FDCE                                         r  U_uart/U_transmitter/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  U_uart/U_transmitter/FSM_sequential_state_reg[0]/Q
                         net (fo=13, routed)          0.099     1.685    U_uart/U_transmitter/state[0]
    SLICE_X56Y85         LUT3 (Prop_lut3_I1_O)        0.045     1.730 r  U_uart/U_transmitter/tick_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.730    U_uart/U_transmitter/tick_count_reg[0]_i_1_n_1
    SLICE_X56Y85         FDCE                                         r  U_uart/U_transmitter/tick_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.829     1.957    U_uart/U_transmitter/clk_IBUF_BUFG
    SLICE_X56Y85         FDCE                                         r  U_uart/U_transmitter/tick_count_reg_reg[0]/C
                         clock pessimism             -0.499     1.458    
    SLICE_X56Y85         FDCE (Hold_fdce_C_D)         0.120     1.578    U_uart/U_transmitter/tick_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 U_dht11_control/U_clock_divider/r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_clock_divider/r_tick_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.042%)  route 0.087ns (31.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.592     1.475    U_dht11_control/U_clock_divider/clk_IBUF_BUFG
    SLICE_X62Y92         FDCE                                         r  U_dht11_control/U_clock_divider/r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_dht11_control/U_clock_divider/r_counter_reg[6]/Q
                         net (fo=4, routed)           0.087     1.704    U_dht11_control/U_clock_divider/r_counter_reg_n_1_[6]
    SLICE_X63Y92         LUT6 (Prop_lut6_I5_O)        0.045     1.749 r  U_dht11_control/U_clock_divider/r_tick_i_1/O
                         net (fo=1, routed)           0.000     1.749    U_dht11_control/U_clock_divider/r_tick
    SLICE_X63Y92         FDCE                                         r  U_dht11_control/U_clock_divider/r_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.862     1.990    U_dht11_control/U_clock_divider/clk_IBUF_BUFG
    SLICE_X63Y92         FDCE                                         r  U_dht11_control/U_clock_divider/r_tick_reg/C
                         clock pessimism             -0.502     1.488    
    SLICE_X63Y92         FDCE (Hold_fdce_C_D)         0.092     1.580    U_dht11_control/U_clock_divider/r_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 U_dht11_control/U_clock_divider/r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_clock_divider/r_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.794%)  route 0.088ns (32.206%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.592     1.475    U_dht11_control/U_clock_divider/clk_IBUF_BUFG
    SLICE_X62Y92         FDCE                                         r  U_dht11_control/U_clock_divider/r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDCE (Prop_fdce_C_Q)         0.141     1.616 f  U_dht11_control/U_clock_divider/r_counter_reg[6]/Q
                         net (fo=4, routed)           0.088     1.705    U_dht11_control/U_clock_divider/r_counter_reg_n_1_[6]
    SLICE_X63Y92         LUT6 (Prop_lut6_I0_O)        0.045     1.750 r  U_dht11_control/U_clock_divider/r_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.750    U_dht11_control/U_clock_divider/r_counter[2]
    SLICE_X63Y92         FDCE                                         r  U_dht11_control/U_clock_divider/r_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.862     1.990    U_dht11_control/U_clock_divider/clk_IBUF_BUFG
    SLICE_X63Y92         FDCE                                         r  U_dht11_control/U_clock_divider/r_counter_reg[2]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X63Y92         FDCE (Hold_fdce_C_D)         0.091     1.579    U_dht11_control/U_clock_divider/r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 U_uart/U_baudrate_generator/r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_baudrate_generator/r_tick_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.770%)  route 0.082ns (28.230%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.556     1.439    U_uart/U_baudrate_generator/clk_IBUF_BUFG
    SLICE_X54Y80         FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  U_uart/U_baudrate_generator/r_counter_reg[9]/Q
                         net (fo=4, routed)           0.082     1.685    U_uart/U_baudrate_generator/r_counter[9]
    SLICE_X55Y80         LUT5 (Prop_lut5_I4_O)        0.045     1.730 r  U_uart/U_baudrate_generator/r_tick_i_1__0/O
                         net (fo=1, routed)           0.000     1.730    U_uart/U_baudrate_generator/r_tick
    SLICE_X55Y80         FDCE                                         r  U_uart/U_baudrate_generator/r_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.824     1.952    U_uart/U_baudrate_generator/clk_IBUF_BUFG
    SLICE_X55Y80         FDCE                                         r  U_uart/U_baudrate_generator/r_tick_reg/C
                         clock pessimism             -0.500     1.452    
    SLICE_X55Y80         FDCE (Hold_fdce_C_D)         0.092     1.544    U_uart/U_baudrate_generator/r_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 U_dht11_control/U_receive_data/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_receive_data/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.588     1.471    U_dht11_control/U_receive_data/clk_IBUF_BUFG
    SLICE_X60Y85         FDCE                                         r  U_dht11_control/U_receive_data/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y85         FDCE (Prop_fdce_C_Q)         0.148     1.619 r  U_dht11_control/U_receive_data/counter_reg_reg[3]/Q
                         net (fo=4, routed)           0.071     1.690    U_dht11_control/U_receive_data/counter_reg_reg[3]
    SLICE_X60Y85         LUT6 (Prop_lut6_I4_O)        0.098     1.788 r  U_dht11_control/U_receive_data/counter_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.788    U_dht11_control/U_receive_data/counter_next[4]
    SLICE_X60Y85         FDCE                                         r  U_dht11_control/U_receive_data/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.856     1.984    U_dht11_control/U_receive_data/clk_IBUF_BUFG
    SLICE_X60Y85         FDCE                                         r  U_dht11_control/U_receive_data/counter_reg_reg[4]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X60Y85         FDCE (Hold_fdce_C_D)         0.121     1.592    U_dht11_control/U_receive_data/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 U_uart/U_transmitter/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/bit_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.094%)  route 0.178ns (48.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.562     1.445    U_uart/U_transmitter/clk_IBUF_BUFG
    SLICE_X57Y85         FDCE                                         r  U_uart/U_transmitter/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  U_uart/U_transmitter/FSM_sequential_state_reg[0]/Q
                         net (fo=13, routed)          0.178     1.764    U_uart/U_transmitter/state[0]
    SLICE_X54Y85         LUT5 (Prop_lut5_I2_O)        0.045     1.809 r  U_uart/U_transmitter/bit_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.809    U_uart/U_transmitter/bit_count_reg[0]_i_1_n_1
    SLICE_X54Y85         FDCE                                         r  U_uart/U_transmitter/bit_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.829     1.957    U_uart/U_transmitter/clk_IBUF_BUFG
    SLICE_X54Y85         FDCE                                         r  U_uart/U_transmitter/bit_count_reg_reg[0]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X54Y85         FDCE (Hold_fdce_C_D)         0.120     1.599    U_uart/U_transmitter/bit_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 U_dht11_control/U_clock_divider/r_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_clock_divider/r_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.189ns (57.224%)  route 0.141ns (42.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.592     1.475    U_dht11_control/U_clock_divider/clk_IBUF_BUFG
    SLICE_X63Y92         FDCE                                         r  U_dht11_control/U_clock_divider/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_dht11_control/U_clock_divider/r_counter_reg[2]/Q
                         net (fo=6, routed)           0.141     1.758    U_dht11_control/U_clock_divider/r_counter_reg_n_1_[2]
    SLICE_X62Y92         LUT5 (Prop_lut5_I3_O)        0.048     1.806 r  U_dht11_control/U_clock_divider/r_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.806    U_dht11_control/U_clock_divider/r_counter[4]
    SLICE_X62Y92         FDCE                                         r  U_dht11_control/U_clock_divider/r_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.862     1.990    U_dht11_control/U_clock_divider/clk_IBUF_BUFG
    SLICE_X62Y92         FDCE                                         r  U_dht11_control/U_clock_divider/r_counter_reg[4]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X62Y92         FDCE (Hold_fdce_C_D)         0.107     1.595    U_dht11_control/U_clock_divider/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 U_uart/U_transmitter/tick_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/tick_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (73.073%)  route 0.084ns (26.927%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.560     1.443    U_uart/U_transmitter/clk_IBUF_BUFG
    SLICE_X55Y85         FDCE                                         r  U_uart/U_transmitter/tick_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDCE (Prop_fdce_C_Q)         0.128     1.571 r  U_uart/U_transmitter/tick_count_reg_reg[2]/Q
                         net (fo=3, routed)           0.084     1.655    U_uart/U_transmitter/tick_count_reg[2]
    SLICE_X55Y85         LUT6 (Prop_lut6_I4_O)        0.099     1.754 r  U_uart/U_transmitter/tick_count_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     1.754    U_uart/U_transmitter/tick_count_reg[3]_i_2_n_1
    SLICE_X55Y85         FDCE                                         r  U_uart/U_transmitter/tick_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.829     1.957    U_uart/U_transmitter/clk_IBUF_BUFG
    SLICE_X55Y85         FDCE                                         r  U_uart/U_transmitter/tick_count_reg_reg[3]/C
                         clock pessimism             -0.514     1.443    
    SLICE_X55Y85         FDCE (Hold_fdce_C_D)         0.092     1.535    U_uart/U_transmitter/tick_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 U_dht11_control/U_clock_divider/r_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_clock_divider/r_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.832%)  route 0.141ns (43.168%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.592     1.475    U_dht11_control/U_clock_divider/clk_IBUF_BUFG
    SLICE_X63Y92         FDCE                                         r  U_dht11_control/U_clock_divider/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_dht11_control/U_clock_divider/r_counter_reg[2]/Q
                         net (fo=6, routed)           0.141     1.758    U_dht11_control/U_clock_divider/r_counter_reg_n_1_[2]
    SLICE_X62Y92         LUT4 (Prop_lut4_I0_O)        0.045     1.803 r  U_dht11_control/U_clock_divider/r_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.803    U_dht11_control/U_clock_divider/r_counter[3]
    SLICE_X62Y92         FDCE                                         r  U_dht11_control/U_clock_divider/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.862     1.990    U_dht11_control/U_clock_divider/clk_IBUF_BUFG
    SLICE_X62Y92         FDCE                                         r  U_dht11_control/U_clock_divider/r_counter_reg[3]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X62Y92         FDCE (Hold_fdce_C_D)         0.091     1.579    U_dht11_control/U_clock_divider/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 U_dht11_control/U_clock_divider/r_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_clock_divider/r_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.658%)  route 0.142ns (43.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.592     1.475    U_dht11_control/U_clock_divider/clk_IBUF_BUFG
    SLICE_X63Y92         FDCE                                         r  U_dht11_control/U_clock_divider/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_dht11_control/U_clock_divider/r_counter_reg[2]/Q
                         net (fo=6, routed)           0.142     1.759    U_dht11_control/U_clock_divider/r_counter_reg_n_1_[2]
    SLICE_X62Y92         LUT6 (Prop_lut6_I2_O)        0.045     1.804 r  U_dht11_control/U_clock_divider/r_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.804    U_dht11_control/U_clock_divider/r_counter[5]
    SLICE_X62Y92         FDCE                                         r  U_dht11_control/U_clock_divider/r_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.862     1.990    U_dht11_control/U_clock_divider/clk_IBUF_BUFG
    SLICE_X62Y92         FDCE                                         r  U_dht11_control/U_clock_divider/r_counter_reg[5]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X62Y92         FDCE (Hold_fdce_C_D)         0.092     1.580    U_dht11_control/U_clock_divider/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y92   U_dht11_control/U_clock_divider/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y92   U_dht11_control/U_clock_divider/r_counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y92   U_dht11_control/U_clock_divider/r_counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y92   U_dht11_control/U_clock_divider/r_counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y92   U_dht11_control/U_clock_divider/r_counter_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y92   U_dht11_control/U_clock_divider/r_counter_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y92   U_dht11_control/U_clock_divider/r_counter_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y92   U_dht11_control/U_clock_divider/r_tick_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y85   U_dht11_control/U_count_5sec/counter_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y92   U_dht11_control/U_clock_divider/r_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y92   U_dht11_control/U_clock_divider/r_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y92   U_dht11_control/U_clock_divider/r_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y92   U_dht11_control/U_clock_divider/r_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y92   U_dht11_control/U_clock_divider/r_counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y92   U_dht11_control/U_clock_divider/r_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y92   U_dht11_control/U_clock_divider/r_counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y92   U_dht11_control/U_clock_divider/r_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y92   U_dht11_control/U_clock_divider/r_counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y92   U_dht11_control/U_clock_divider/r_counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y92   U_dht11_control/U_clock_divider/r_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y92   U_dht11_control/U_clock_divider/r_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y92   U_dht11_control/U_clock_divider/r_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y92   U_dht11_control/U_clock_divider/r_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y92   U_dht11_control/U_clock_divider/r_counter_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y92   U_dht11_control/U_clock_divider/r_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y92   U_dht11_control/U_clock_divider/r_counter_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y92   U_dht11_control/U_clock_divider/r_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y92   U_dht11_control/U_clock_divider/r_counter_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y92   U_dht11_control/U_clock_divider/r_counter_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_dht11_control/U_receive_data/i_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            U_dht11_control/U_receive_data/i_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.690ns  (logic 2.258ns (48.144%)  route 2.432ns (51.856%))
  Logic Levels:           9  (CARRY4=7 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         LDCE                         0.000     0.000 r  U_dht11_control/U_receive_data/i_reg[0]/G
    SLICE_X58Y83         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  U_dht11_control/U_receive_data/i_reg[0]/Q
                         net (fo=5, routed)           0.814     1.373    U_dht11_control/U_receive_data/i[0]
    SLICE_X59Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.953 r  U_dht11_control/U_receive_data/i0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.953    U_dht11_control/U_receive_data/i0_carry_n_1
    SLICE_X59Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.067 r  U_dht11_control/U_receive_data/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.067    U_dht11_control/U_receive_data/i0_carry__0_n_1
    SLICE_X59Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.181 r  U_dht11_control/U_receive_data/i0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.181    U_dht11_control/U_receive_data/i0_carry__1_n_1
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.295 r  U_dht11_control/U_receive_data/i0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.295    U_dht11_control/U_receive_data/i0_carry__2_n_1
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.409 r  U_dht11_control/U_receive_data/i0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.409    U_dht11_control/U_receive_data/i0_carry__3_n_1
    SLICE_X59Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.523 r  U_dht11_control/U_receive_data/i0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.523    U_dht11_control/U_receive_data/i0_carry__4_n_1
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.745 r  U_dht11_control/U_receive_data/i0_carry__5/O[0]
                         net (fo=1, routed)           0.821     3.566    U_dht11_control/U_receive_data/i0[25]
    SLICE_X58Y88         LUT2 (Prop_lut2_I1_O)        0.327     3.893 r  U_dht11_control/U_receive_data/i_reg[25]_i_1/O
                         net (fo=1, routed)           0.797     4.690    U_dht11_control/U_receive_data/i_reg[25]_i_1_n_1
    SLICE_X58Y88         LDCE                                         r  U_dht11_control/U_receive_data/i_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_dht11_control/U_receive_data/i_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            U_dht11_control/U_receive_data/i_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.632ns  (logic 2.372ns (51.214%)  route 2.260ns (48.786%))
  Logic Levels:           10  (CARRY4=8 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         LDCE                         0.000     0.000 r  U_dht11_control/U_receive_data/i_reg[0]/G
    SLICE_X58Y83         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  U_dht11_control/U_receive_data/i_reg[0]/Q
                         net (fo=5, routed)           0.814     1.373    U_dht11_control/U_receive_data/i[0]
    SLICE_X59Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.953 r  U_dht11_control/U_receive_data/i0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.953    U_dht11_control/U_receive_data/i0_carry_n_1
    SLICE_X59Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.067 r  U_dht11_control/U_receive_data/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.067    U_dht11_control/U_receive_data/i0_carry__0_n_1
    SLICE_X59Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.181 r  U_dht11_control/U_receive_data/i0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.181    U_dht11_control/U_receive_data/i0_carry__1_n_1
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.295 r  U_dht11_control/U_receive_data/i0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.295    U_dht11_control/U_receive_data/i0_carry__2_n_1
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.409 r  U_dht11_control/U_receive_data/i0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.409    U_dht11_control/U_receive_data/i0_carry__3_n_1
    SLICE_X59Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.523 r  U_dht11_control/U_receive_data/i0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.523    U_dht11_control/U_receive_data/i0_carry__4_n_1
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.637 r  U_dht11_control/U_receive_data/i0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.637    U_dht11_control/U_receive_data/i0_carry__5_n_1
    SLICE_X59Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.859 r  U_dht11_control/U_receive_data/i0_carry__6/O[0]
                         net (fo=1, routed)           0.821     3.680    U_dht11_control/U_receive_data/i0[29]
    SLICE_X58Y89         LUT2 (Prop_lut2_I1_O)        0.327     4.007 r  U_dht11_control/U_receive_data/i_reg[29]_i_1/O
                         net (fo=1, routed)           0.624     4.632    U_dht11_control/U_receive_data/i_reg[29]_i_1_n_1
    SLICE_X58Y89         LDCE                                         r  U_dht11_control/U_receive_data/i_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_dht11_control/U_receive_data/i_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            U_dht11_control/U_receive_data/i_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.307ns  (logic 1.776ns (41.236%)  route 2.531ns (58.764%))
  Logic Levels:           4  (CARRY4=2 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         LDCE                         0.000     0.000 r  U_dht11_control/U_receive_data/i_reg[0]/G
    SLICE_X58Y83         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  U_dht11_control/U_receive_data/i_reg[0]/Q
                         net (fo=5, routed)           0.814     1.373    U_dht11_control/U_receive_data/i[0]
    SLICE_X59Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.953 r  U_dht11_control/U_receive_data/i0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.953    U_dht11_control/U_receive_data/i0_carry_n_1
    SLICE_X59Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.287 r  U_dht11_control/U_receive_data/i0_carry__0/O[1]
                         net (fo=1, routed)           0.586     2.873    U_dht11_control/U_receive_data/i0[6]
    SLICE_X60Y84         LUT2 (Prop_lut2_I1_O)        0.303     3.176 r  U_dht11_control/U_receive_data/i_reg[6]_i_1/O
                         net (fo=1, routed)           1.131     4.307    U_dht11_control/U_receive_data/i_reg[6]_i_1_n_1
    SLICE_X59Y84         LDCE                                         r  U_dht11_control/U_receive_data/i_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_dht11_control/U_receive_data/i_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            U_dht11_control/U_receive_data/i_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.274ns  (logic 1.708ns (39.961%)  route 2.566ns (60.039%))
  Logic Levels:           4  (CARRY4=2 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         LDCE                         0.000     0.000 r  U_dht11_control/U_receive_data/i_reg[0]/G
    SLICE_X58Y83         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  U_dht11_control/U_receive_data/i_reg[0]/Q
                         net (fo=5, routed)           0.814     1.373    U_dht11_control/U_receive_data/i[0]
    SLICE_X59Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.953 r  U_dht11_control/U_receive_data/i0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.953    U_dht11_control/U_receive_data/i0_carry_n_1
    SLICE_X59Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.192 r  U_dht11_control/U_receive_data/i0_carry__0/O[2]
                         net (fo=1, routed)           0.947     3.140    U_dht11_control/U_receive_data/i0[7]
    SLICE_X60Y84         LUT2 (Prop_lut2_I1_O)        0.330     3.470 r  U_dht11_control/U_receive_data/i_reg[7]_i_1/O
                         net (fo=1, routed)           0.804     4.274    U_dht11_control/U_receive_data/i_reg[7]_i_1_n_1
    SLICE_X59Y84         LDCE                                         r  U_dht11_control/U_receive_data/i_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_dht11_control/U_receive_data/i_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            U_dht11_control/U_receive_data/i_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.273ns  (logic 2.144ns (50.177%)  route 2.129ns (49.823%))
  Logic Levels:           8  (CARRY4=6 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         LDCE                         0.000     0.000 r  U_dht11_control/U_receive_data/i_reg[0]/G
    SLICE_X58Y83         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  U_dht11_control/U_receive_data/i_reg[0]/Q
                         net (fo=5, routed)           0.814     1.373    U_dht11_control/U_receive_data/i[0]
    SLICE_X59Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.953 r  U_dht11_control/U_receive_data/i0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.953    U_dht11_control/U_receive_data/i0_carry_n_1
    SLICE_X59Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.067 r  U_dht11_control/U_receive_data/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.067    U_dht11_control/U_receive_data/i0_carry__0_n_1
    SLICE_X59Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.181 r  U_dht11_control/U_receive_data/i0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.181    U_dht11_control/U_receive_data/i0_carry__1_n_1
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.295 r  U_dht11_control/U_receive_data/i0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.295    U_dht11_control/U_receive_data/i0_carry__2_n_1
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.409 r  U_dht11_control/U_receive_data/i0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.409    U_dht11_control/U_receive_data/i0_carry__3_n_1
    SLICE_X59Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.631 r  U_dht11_control/U_receive_data/i0_carry__4/O[0]
                         net (fo=1, routed)           0.932     3.563    U_dht11_control/U_receive_data/i0[21]
    SLICE_X60Y87         LUT2 (Prop_lut2_I1_O)        0.327     3.890 r  U_dht11_control/U_receive_data/i_reg[21]_i_1/O
                         net (fo=1, routed)           0.383     4.273    U_dht11_control/U_receive_data/i_reg[21]_i_1_n_1
    SLICE_X60Y87         LDCE                                         r  U_dht11_control/U_receive_data/i_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_dht11_control/U_receive_data/i_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            U_dht11_control/U_receive_data/i_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.258ns  (logic 2.388ns (56.089%)  route 1.870ns (43.911%))
  Logic Levels:           10  (CARRY4=8 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         LDCE                         0.000     0.000 r  U_dht11_control/U_receive_data/i_reg[0]/G
    SLICE_X58Y83         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  U_dht11_control/U_receive_data/i_reg[0]/Q
                         net (fo=5, routed)           0.814     1.373    U_dht11_control/U_receive_data/i[0]
    SLICE_X59Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.953 r  U_dht11_control/U_receive_data/i0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.953    U_dht11_control/U_receive_data/i0_carry_n_1
    SLICE_X59Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.067 r  U_dht11_control/U_receive_data/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.067    U_dht11_control/U_receive_data/i0_carry__0_n_1
    SLICE_X59Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.181 r  U_dht11_control/U_receive_data/i0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.181    U_dht11_control/U_receive_data/i0_carry__1_n_1
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.295 r  U_dht11_control/U_receive_data/i0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.295    U_dht11_control/U_receive_data/i0_carry__2_n_1
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.409 r  U_dht11_control/U_receive_data/i0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.409    U_dht11_control/U_receive_data/i0_carry__3_n_1
    SLICE_X59Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.523 r  U_dht11_control/U_receive_data/i0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.523    U_dht11_control/U_receive_data/i0_carry__4_n_1
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.637 r  U_dht11_control/U_receive_data/i0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.637    U_dht11_control/U_receive_data/i0_carry__5_n_1
    SLICE_X59Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.876 r  U_dht11_control/U_receive_data/i0_carry__6/O[2]
                         net (fo=1, routed)           0.673     3.549    U_dht11_control/U_receive_data/i0[31]
    SLICE_X60Y89         LUT2 (Prop_lut2_I1_O)        0.326     3.875 r  U_dht11_control/U_receive_data/i_reg[31]_i_1/O
                         net (fo=1, routed)           0.382     4.258    U_dht11_control/U_receive_data/i_reg[31]_i_1_n_1
    SLICE_X60Y89         LDCE                                         r  U_dht11_control/U_receive_data/i_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_dht11_control/U_receive_data/i_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            U_dht11_control/U_receive_data/i_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.209ns  (logic 2.214ns (52.596%)  route 1.995ns (47.404%))
  Logic Levels:           8  (CARRY4=6 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         LDCE                         0.000     0.000 r  U_dht11_control/U_receive_data/i_reg[0]/G
    SLICE_X58Y83         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  U_dht11_control/U_receive_data/i_reg[0]/Q
                         net (fo=5, routed)           0.814     1.373    U_dht11_control/U_receive_data/i[0]
    SLICE_X59Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.953 r  U_dht11_control/U_receive_data/i0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.953    U_dht11_control/U_receive_data/i0_carry_n_1
    SLICE_X59Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.067 r  U_dht11_control/U_receive_data/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.067    U_dht11_control/U_receive_data/i0_carry__0_n_1
    SLICE_X59Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.181 r  U_dht11_control/U_receive_data/i0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.181    U_dht11_control/U_receive_data/i0_carry__1_n_1
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.295 r  U_dht11_control/U_receive_data/i0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.295    U_dht11_control/U_receive_data/i0_carry__2_n_1
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.409 r  U_dht11_control/U_receive_data/i0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.409    U_dht11_control/U_receive_data/i0_carry__3_n_1
    SLICE_X59Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.722 r  U_dht11_control/U_receive_data/i0_carry__4/O[3]
                         net (fo=1, routed)           0.662     3.384    U_dht11_control/U_receive_data/i0[24]
    SLICE_X58Y88         LUT2 (Prop_lut2_I1_O)        0.306     3.690 r  U_dht11_control/U_receive_data/i_reg[24]_i_1/O
                         net (fo=1, routed)           0.519     4.209    U_dht11_control/U_receive_data/i_reg[24]_i_1_n_1
    SLICE_X58Y88         LDCE                                         r  U_dht11_control/U_receive_data/i_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_dht11_control/U_receive_data/i_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            U_dht11_control/U_receive_data/i_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.205ns  (logic 1.872ns (44.520%)  route 2.333ns (55.480%))
  Logic Levels:           5  (CARRY4=3 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         LDCE                         0.000     0.000 r  U_dht11_control/U_receive_data/i_reg[0]/G
    SLICE_X58Y83         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  U_dht11_control/U_receive_data/i_reg[0]/Q
                         net (fo=5, routed)           0.814     1.373    U_dht11_control/U_receive_data/i[0]
    SLICE_X59Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.953 r  U_dht11_control/U_receive_data/i0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.953    U_dht11_control/U_receive_data/i0_carry_n_1
    SLICE_X59Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.067 r  U_dht11_control/U_receive_data/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.067    U_dht11_control/U_receive_data/i0_carry__0_n_1
    SLICE_X59Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.380 r  U_dht11_control/U_receive_data/i0_carry__1/O[3]
                         net (fo=1, routed)           0.862     3.243    U_dht11_control/U_receive_data/i0[12]
    SLICE_X58Y85         LUT2 (Prop_lut2_I1_O)        0.306     3.549 r  U_dht11_control/U_receive_data/i_reg[12]_i_1/O
                         net (fo=1, routed)           0.656     4.205    U_dht11_control/U_receive_data/i_reg[12]_i_1_n_1
    SLICE_X59Y85         LDCE                                         r  U_dht11_control/U_receive_data/i_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_dht11_control/U_receive_data/i_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            U_dht11_control/U_receive_data/i_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.191ns  (logic 1.936ns (46.193%)  route 2.255ns (53.807%))
  Logic Levels:           6  (CARRY4=4 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         LDCE                         0.000     0.000 r  U_dht11_control/U_receive_data/i_reg[0]/G
    SLICE_X58Y83         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  U_dht11_control/U_receive_data/i_reg[0]/Q
                         net (fo=5, routed)           0.814     1.373    U_dht11_control/U_receive_data/i[0]
    SLICE_X59Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.953 r  U_dht11_control/U_receive_data/i0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.953    U_dht11_control/U_receive_data/i0_carry_n_1
    SLICE_X59Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.067 r  U_dht11_control/U_receive_data/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.067    U_dht11_control/U_receive_data/i0_carry__0_n_1
    SLICE_X59Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.181 r  U_dht11_control/U_receive_data/i0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.181    U_dht11_control/U_receive_data/i0_carry__1_n_1
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.420 r  U_dht11_control/U_receive_data/i0_carry__2/O[2]
                         net (fo=1, routed)           0.794     3.214    U_dht11_control/U_receive_data/i0[15]
    SLICE_X61Y86         LUT2 (Prop_lut2_I1_O)        0.330     3.544 r  U_dht11_control/U_receive_data/i_reg[15]_i_1/O
                         net (fo=1, routed)           0.647     4.191    U_dht11_control/U_receive_data/i_reg[15]_i_1_n_1
    SLICE_X60Y86         LDCE                                         r  U_dht11_control/U_receive_data/i_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_dht11_control/U_receive_data/i_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            U_dht11_control/U_receive_data/i_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.134ns  (logic 2.328ns (56.317%)  route 1.806ns (43.683%))
  Logic Levels:           9  (CARRY4=7 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         LDCE                         0.000     0.000 r  U_dht11_control/U_receive_data/i_reg[0]/G
    SLICE_X58Y83         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  U_dht11_control/U_receive_data/i_reg[0]/Q
                         net (fo=5, routed)           0.814     1.373    U_dht11_control/U_receive_data/i[0]
    SLICE_X59Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.953 r  U_dht11_control/U_receive_data/i0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.953    U_dht11_control/U_receive_data/i0_carry_n_1
    SLICE_X59Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.067 r  U_dht11_control/U_receive_data/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.067    U_dht11_control/U_receive_data/i0_carry__0_n_1
    SLICE_X59Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.181 r  U_dht11_control/U_receive_data/i0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.181    U_dht11_control/U_receive_data/i0_carry__1_n_1
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.295 r  U_dht11_control/U_receive_data/i0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.295    U_dht11_control/U_receive_data/i0_carry__2_n_1
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.409 r  U_dht11_control/U_receive_data/i0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.409    U_dht11_control/U_receive_data/i0_carry__3_n_1
    SLICE_X59Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.523 r  U_dht11_control/U_receive_data/i0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.523    U_dht11_control/U_receive_data/i0_carry__4_n_1
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.836 r  U_dht11_control/U_receive_data/i0_carry__5/O[3]
                         net (fo=1, routed)           0.472     3.309    U_dht11_control/U_receive_data/i0[28]
    SLICE_X58Y89         LUT2 (Prop_lut2_I1_O)        0.306     3.615 r  U_dht11_control/U_receive_data/i_reg[28]_i_1/O
                         net (fo=1, routed)           0.519     4.134    U_dht11_control/U_receive_data/i_reg[28]_i_1_n_1
    SLICE_X58Y89         LDCE                                         r  U_dht11_control/U_receive_data/i_reg[28]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_dht11_control/U_receive_data/i_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            U_dht11_control/U_receive_data/i_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.203ns (50.759%)  route 0.197ns (49.241%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         LDCE                         0.000     0.000 r  U_dht11_control/U_receive_data/i_reg[0]/G
    SLICE_X58Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  U_dht11_control/U_receive_data/i_reg[0]/Q
                         net (fo=5, routed)           0.197     0.355    U_dht11_control/U_receive_data/i[0]
    SLICE_X58Y83         LUT2 (Prop_lut2_I1_O)        0.045     0.400 r  U_dht11_control/U_receive_data/i_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.400    U_dht11_control/U_receive_data/i_reg[0]_i_1_n_1
    SLICE_X58Y83         LDCE                                         r  U_dht11_control/U_receive_data/i_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ioport
                            (input port)
  Destination:            U_dht11_control/U_select_io/in_data_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.561ns  (logic 0.217ns (38.607%)  route 0.345ns (61.393%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  ioport (INOUT)
                         net (fo=1, unset)            0.000     0.000    ioport_IOBUF_inst/IO
    J3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  ioport_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.345     0.561    U_dht11_control/U_select_io/ioport_IBUF
    SLICE_X62Y85         LDCE                                         r  U_dht11_control/U_select_io/in_data_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_dht11_control/U_receive_data/i_reg[23]/G
                            (positive level-sensitive latch)
  Destination:            U_dht11_control/U_receive_data/i_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.729ns  (logic 0.374ns (51.331%)  route 0.355ns (48.669%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         LDCE                         0.000     0.000 r  U_dht11_control/U_receive_data/i_reg[23]/G
    SLICE_X58Y88         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U_dht11_control/U_receive_data/i_reg[23]/Q
                         net (fo=4, routed)           0.063     0.221    U_dht11_control/U_receive_data/i[23]
    SLICE_X59Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.332 r  U_dht11_control/U_receive_data/i0_carry__4/O[2]
                         net (fo=1, routed)           0.172     0.504    U_dht11_control/U_receive_data/i0[23]
    SLICE_X58Y88         LUT2 (Prop_lut2_I1_O)        0.105     0.609 r  U_dht11_control/U_receive_data/i_reg[23]_i_1/O
                         net (fo=1, routed)           0.119     0.729    U_dht11_control/U_receive_data/i_reg[23]_i_1_n_1
    SLICE_X58Y88         LDCE                                         r  U_dht11_control/U_receive_data/i_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_dht11_control/U_receive_data/i_reg[27]/G
                            (positive level-sensitive latch)
  Destination:            U_dht11_control/U_receive_data/i_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.729ns  (logic 0.374ns (51.327%)  route 0.355ns (48.673%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y89         LDCE                         0.000     0.000 r  U_dht11_control/U_receive_data/i_reg[27]/G
    SLICE_X58Y89         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U_dht11_control/U_receive_data/i_reg[27]/Q
                         net (fo=4, routed)           0.063     0.221    U_dht11_control/U_receive_data/i[27]
    SLICE_X59Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.332 r  U_dht11_control/U_receive_data/i0_carry__5/O[2]
                         net (fo=1, routed)           0.172     0.504    U_dht11_control/U_receive_data/i0[27]
    SLICE_X58Y89         LUT2 (Prop_lut2_I1_O)        0.105     0.609 r  U_dht11_control/U_receive_data/i_reg[27]_i_1/O
                         net (fo=1, routed)           0.119     0.729    U_dht11_control/U_receive_data/i_reg[27]_i_1_n_1
    SLICE_X58Y89         LDCE                                         r  U_dht11_control/U_receive_data/i_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_dht11_control/U_receive_data/i_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            U_dht11_control/U_receive_data/i_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.735ns  (logic 0.412ns (56.082%)  route 0.323ns (43.918%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         LDCE                         0.000     0.000 r  U_dht11_control/U_receive_data/i_reg[3]/G
    SLICE_X58Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U_dht11_control/U_receive_data/i_reg[3]/Q
                         net (fo=4, routed)           0.136     0.294    U_dht11_control/U_receive_data/i[3]
    SLICE_X59Y83         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.438 r  U_dht11_control/U_receive_data/i0_carry/O[3]
                         net (fo=1, routed)           0.187     0.625    U_dht11_control/U_receive_data/i0[4]
    SLICE_X60Y84         LUT2 (Prop_lut2_I1_O)        0.110     0.735 r  U_dht11_control/U_receive_data/i_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.735    U_dht11_control/U_receive_data/i_reg[4]_i_1_n_1
    SLICE_X60Y84         LDCE                                         r  U_dht11_control/U_receive_data/i_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_dht11_control/U_receive_data/i_reg[26]/G
                            (positive level-sensitive latch)
  Destination:            U_dht11_control/U_receive_data/i_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.774ns  (logic 0.375ns (48.458%)  route 0.399ns (51.542%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y89         LDCE                         0.000     0.000 r  U_dht11_control/U_receive_data/i_reg[26]/G
    SLICE_X58Y89         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U_dht11_control/U_receive_data/i_reg[26]/Q
                         net (fo=3, routed)           0.120     0.278    U_dht11_control/U_receive_data/i[26]
    SLICE_X59Y89         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.388 r  U_dht11_control/U_receive_data/i0_carry__5/O[1]
                         net (fo=1, routed)           0.279     0.667    U_dht11_control/U_receive_data/i0[26]
    SLICE_X58Y89         LUT2 (Prop_lut2_I1_O)        0.107     0.774 r  U_dht11_control/U_receive_data/i_reg[26]_i_1/O
                         net (fo=1, routed)           0.000     0.774    U_dht11_control/U_receive_data/i_reg[26]_i_1_n_1
    SLICE_X58Y89         LDCE                                         r  U_dht11_control/U_receive_data/i_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_dht11_control/U_receive_data/i_reg[22]/G
                            (positive level-sensitive latch)
  Destination:            U_dht11_control/U_receive_data/i_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.786ns  (logic 0.375ns (47.710%)  route 0.411ns (52.290%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         LDCE                         0.000     0.000 r  U_dht11_control/U_receive_data/i_reg[22]/G
    SLICE_X58Y88         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U_dht11_control/U_receive_data/i_reg[22]/Q
                         net (fo=4, routed)           0.132     0.290    U_dht11_control/U_receive_data/i[22]
    SLICE_X59Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.400 r  U_dht11_control/U_receive_data/i0_carry__4/O[1]
                         net (fo=1, routed)           0.279     0.679    U_dht11_control/U_receive_data/i0[22]
    SLICE_X58Y88         LUT2 (Prop_lut2_I1_O)        0.107     0.786 r  U_dht11_control/U_receive_data/i_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     0.786    U_dht11_control/U_receive_data/i_reg[22]_i_1_n_1
    SLICE_X58Y88         LDCE                                         r  U_dht11_control/U_receive_data/i_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_dht11_control/U_receive_data/i_reg[27]/G
                            (positive level-sensitive latch)
  Destination:            U_dht11_control/U_receive_data/i_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.806ns  (logic 0.412ns (51.092%)  route 0.394ns (48.908%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y89         LDCE                         0.000     0.000 r  U_dht11_control/U_receive_data/i_reg[27]/G
    SLICE_X58Y89         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U_dht11_control/U_receive_data/i_reg[27]/Q
                         net (fo=4, routed)           0.063     0.221    U_dht11_control/U_receive_data/i[27]
    SLICE_X59Y89         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.365 r  U_dht11_control/U_receive_data/i0_carry__5/O[3]
                         net (fo=1, routed)           0.161     0.526    U_dht11_control/U_receive_data/i0[28]
    SLICE_X58Y89         LUT2 (Prop_lut2_I1_O)        0.110     0.636 r  U_dht11_control/U_receive_data/i_reg[28]_i_1/O
                         net (fo=1, routed)           0.170     0.806    U_dht11_control/U_receive_data/i_reg[28]_i_1_n_1
    SLICE_X58Y89         LDCE                                         r  U_dht11_control/U_receive_data/i_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_dht11_control/U_receive_data/i_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            U_dht11_control/U_receive_data/i_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.824ns  (logic 0.562ns (68.184%)  route 0.262ns (31.816%))
  Logic Levels:           5  (CARRY4=3 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         LDCE                         0.000     0.000 r  U_dht11_control/U_receive_data/i_reg[2]/G
    SLICE_X58Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U_dht11_control/U_receive_data/i_reg[2]/Q
                         net (fo=4, routed)           0.076     0.234    U_dht11_control/U_receive_data/i[2]
    SLICE_X59Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200     0.434 r  U_dht11_control/U_receive_data/i0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.434    U_dht11_control/U_receive_data/i0_carry_n_1
    SLICE_X59Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.473 r  U_dht11_control/U_receive_data/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.473    U_dht11_control/U_receive_data/i0_carry__0_n_1
    SLICE_X59Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.527 r  U_dht11_control/U_receive_data/i0_carry__1/O[0]
                         net (fo=1, routed)           0.186     0.713    U_dht11_control/U_receive_data/i0[9]
    SLICE_X60Y84         LUT2 (Prop_lut2_I1_O)        0.111     0.824 r  U_dht11_control/U_receive_data/i_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     0.824    U_dht11_control/U_receive_data/i_reg[9]_i_1_n_1
    SLICE_X60Y84         LDCE                                         r  U_dht11_control/U_receive_data/i_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_dht11_control/U_receive_data/i_reg[31]/G
                            (positive level-sensitive latch)
  Destination:            U_dht11_control/U_receive_data/i_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.829ns  (logic 0.395ns (47.669%)  route 0.434ns (52.331%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y89         LDCE                         0.000     0.000 r  U_dht11_control/U_receive_data/i_reg[31]/G
    SLICE_X60Y89         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  U_dht11_control/U_receive_data/i_reg[31]/Q
                         net (fo=4, routed)           0.105     0.283    U_dht11_control/U_receive_data/i[31]
    SLICE_X59Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.394 r  U_dht11_control/U_receive_data/i0_carry__6/O[2]
                         net (fo=1, routed)           0.210     0.603    U_dht11_control/U_receive_data/i0[31]
    SLICE_X60Y89         LUT2 (Prop_lut2_I1_O)        0.106     0.709 r  U_dht11_control/U_receive_data/i_reg[31]_i_1/O
                         net (fo=1, routed)           0.119     0.829    U_dht11_control/U_receive_data/i_reg[31]_i_1_n_1
    SLICE_X60Y89         LDCE                                         r  U_dht11_control/U_receive_data/i_reg[31]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_uart/U_transmitter/tx_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.212ns  (logic 4.112ns (50.072%)  route 4.100ns (49.928%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.554     5.075    U_uart/U_transmitter/clk_IBUF_BUFG
    SLICE_X55Y86         FDCE                                         r  U_uart/U_transmitter/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y86         FDCE (Prop_fdce_C_Q)         0.419     5.494 r  U_uart/U_transmitter/tx_reg_reg/Q
                         net (fo=1, routed)           4.100     9.594    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.693    13.287 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    13.287    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_dht11_control/U_start_signal/mode_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ioport
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.231ns  (logic 4.113ns (65.999%)  route 2.119ns (34.001%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.621     5.142    U_dht11_control/U_start_signal/clk_IBUF_BUFG
    SLICE_X61Y87         FDCE                                         r  U_dht11_control/U_start_signal/mode_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDCE (Prop_fdce_C_Q)         0.419     5.561 f  U_dht11_control/U_start_signal/mode_reg_reg/Q
                         net (fo=8, routed)           2.119     7.680    ioport_IOBUF_inst/T
    J3                   OBUFT (TriStatE_obuft_T_O)
                                                      3.694    11.373 r  ioport_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    11.373    ioport
    J3                                                                r  ioport (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_dht11_control/U_count_5sec/counter_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_count_5sec/start_dht11_next_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.114ns  (logic 0.966ns (23.480%)  route 3.148ns (76.520%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.621     5.142    U_dht11_control/U_count_5sec/clk_IBUF_BUFG
    SLICE_X65Y86         FDCE                                         r  U_dht11_control/U_count_5sec/counter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDCE (Prop_fdce_C_Q)         0.419     5.561 f  U_dht11_control/U_count_5sec/counter_reg_reg[7]/Q
                         net (fo=2, routed)           0.870     6.431    U_dht11_control/U_count_5sec/counter_reg[7]
    SLICE_X65Y86         LUT4 (Prop_lut4_I3_O)        0.299     6.730 f  U_dht11_control/U_count_5sec/start_dht11_next_reg_i_7/O
                         net (fo=1, routed)           0.645     7.375    U_dht11_control/U_count_5sec/start_dht11_next_reg_i_7_n_1
    SLICE_X65Y85         LUT5 (Prop_lut5_I4_O)        0.124     7.499 f  U_dht11_control/U_count_5sec/start_dht11_next_reg_i_5/O
                         net (fo=1, routed)           0.643     8.143    U_dht11_control/U_count_5sec/start_dht11_next_reg_i_5_n_1
    SLICE_X65Y87         LUT6 (Prop_lut6_I5_O)        0.124     8.267 r  U_dht11_control/U_count_5sec/start_dht11_next_reg_i_2/O
                         net (fo=23, routed)          0.989     9.256    U_dht11_control/U_count_5sec/start_dht11_next__0
    SLICE_X63Y88         LDCE                                         r  U_dht11_control/U_count_5sec/start_dht11_next_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_receive_data/i_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.704ns  (logic 0.606ns (22.409%)  route 2.098ns (77.591%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.620     5.141    U_dht11_control/U_receive_data/clk_IBUF_BUFG
    SLICE_X58Y85         FDCE                                         r  U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=41, routed)          1.301     6.898    U_dht11_control/U_receive_data/state_reg[0]
    SLICE_X58Y88         LUT2 (Prop_lut2_I0_O)        0.150     7.048 r  U_dht11_control/U_receive_data/i_reg[25]_i_1/O
                         net (fo=1, routed)           0.797     7.845    U_dht11_control/U_receive_data/i_reg[25]_i_1_n_1
    SLICE_X58Y88         LDCE                                         r  U_dht11_control/U_receive_data/i_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_receive_data/i_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.609ns  (logic 0.608ns (23.301%)  route 2.001ns (76.699%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.620     5.141    U_dht11_control/U_receive_data/clk_IBUF_BUFG
    SLICE_X58Y85         FDCE                                         r  U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=41, routed)          1.377     6.974    U_dht11_control/U_receive_data/state_reg[0]
    SLICE_X58Y89         LUT2 (Prop_lut2_I0_O)        0.152     7.126 r  U_dht11_control/U_receive_data/i_reg[29]_i_1/O
                         net (fo=1, routed)           0.624     7.750    U_dht11_control/U_receive_data/i_reg[29]_i_1_n_1
    SLICE_X58Y89         LDCE                                         r  U_dht11_control/U_receive_data/i_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_receive_data/i_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.477ns  (logic 0.580ns (23.418%)  route 1.897ns (76.582%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.620     5.141    U_dht11_control/U_receive_data/clk_IBUF_BUFG
    SLICE_X58Y85         FDCE                                         r  U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=41, routed)          0.766     6.363    U_dht11_control/U_receive_data/state_reg[0]
    SLICE_X60Y84         LUT2 (Prop_lut2_I0_O)        0.124     6.487 r  U_dht11_control/U_receive_data/i_reg[6]_i_1/O
                         net (fo=1, routed)           1.131     7.618    U_dht11_control/U_receive_data/i_reg[6]_i_1_n_1
    SLICE_X59Y84         LDCE                                         r  U_dht11_control/U_receive_data/i_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_receive_data/i_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.476ns  (logic 0.580ns (23.423%)  route 1.896ns (76.577%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.620     5.141    U_dht11_control/U_receive_data/clk_IBUF_BUFG
    SLICE_X58Y85         FDCE                                         r  U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=41, routed)          1.377     6.974    U_dht11_control/U_receive_data/state_reg[0]
    SLICE_X58Y89         LUT2 (Prop_lut2_I0_O)        0.124     7.098 r  U_dht11_control/U_receive_data/i_reg[28]_i_1/O
                         net (fo=1, routed)           0.519     7.617    U_dht11_control/U_receive_data/i_reg[28]_i_1_n_1
    SLICE_X58Y89         LDCE                                         r  U_dht11_control/U_receive_data/i_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_receive_data/i_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.462ns  (logic 0.580ns (23.557%)  route 1.882ns (76.443%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.620     5.141    U_dht11_control/U_receive_data/clk_IBUF_BUFG
    SLICE_X58Y85         FDCE                                         r  U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=41, routed)          1.084     6.681    U_dht11_control/U_receive_data/state_reg[0]
    SLICE_X60Y85         LUT2 (Prop_lut2_I0_O)        0.124     6.805 r  U_dht11_control/U_receive_data/i_reg[10]_i_1/O
                         net (fo=1, routed)           0.798     7.603    U_dht11_control/U_receive_data/i_reg[10]_i_1_n_1
    SLICE_X59Y85         LDCE                                         r  U_dht11_control/U_receive_data/i_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_receive_data/i_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.400ns  (logic 0.580ns (24.163%)  route 1.820ns (75.837%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.620     5.141    U_dht11_control/U_receive_data/clk_IBUF_BUFG
    SLICE_X58Y85         FDCE                                         r  U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=41, routed)          1.301     6.898    U_dht11_control/U_receive_data/state_reg[0]
    SLICE_X58Y88         LUT2 (Prop_lut2_I0_O)        0.124     7.022 r  U_dht11_control/U_receive_data/i_reg[24]_i_1/O
                         net (fo=1, routed)           0.519     7.541    U_dht11_control/U_receive_data/i_reg[24]_i_1_n_1
    SLICE_X58Y88         LDCE                                         r  U_dht11_control/U_receive_data/i_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_receive_data/i_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.329ns  (logic 0.609ns (26.151%)  route 1.720ns (73.849%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.620     5.141    U_dht11_control/U_receive_data/clk_IBUF_BUFG
    SLICE_X58Y85         FDCE                                         r  U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=41, routed)          1.084     6.681    U_dht11_control/U_receive_data/state_reg[0]
    SLICE_X60Y85         LUT2 (Prop_lut2_I0_O)        0.153     6.834 r  U_dht11_control/U_receive_data/i_reg[11]_i_1/O
                         net (fo=1, routed)           0.636     7.470    U_dht11_control/U_receive_data/i_reg[11]_i_1_n_1
    SLICE_X59Y85         LDCE                                         r  U_dht11_control/U_receive_data/i_reg[11]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_receive_data/i_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.491ns  (logic 0.186ns (37.870%)  route 0.305ns (62.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.588     1.471    U_dht11_control/U_receive_data/clk_IBUF_BUFG
    SLICE_X58Y85         FDCE                                         r  U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=41, routed)          0.305     1.917    U_dht11_control/U_receive_data/state_reg[0]
    SLICE_X60Y84         LUT2 (Prop_lut2_I0_O)        0.045     1.962 r  U_dht11_control/U_receive_data/i_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.962    U_dht11_control/U_receive_data/i_reg[4]_i_1_n_1
    SLICE_X60Y84         LDCE                                         r  U_dht11_control/U_receive_data/i_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_receive_data/i_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.186ns (33.740%)  route 0.365ns (66.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.588     1.471    U_dht11_control/U_receive_data/clk_IBUF_BUFG
    SLICE_X58Y85         FDCE                                         r  U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=41, routed)          0.310     1.922    U_dht11_control/U_receive_data/state_reg[0]
    SLICE_X61Y86         LUT2 (Prop_lut2_I0_O)        0.045     1.967 r  U_dht11_control/U_receive_data/i_reg[14]_i_1/O
                         net (fo=1, routed)           0.055     2.023    U_dht11_control/U_receive_data/i_reg[14]_i_1_n_1
    SLICE_X60Y86         LDCE                                         r  U_dht11_control/U_receive_data/i_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_receive_data/i_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.555ns  (logic 0.184ns (33.128%)  route 0.371ns (66.872%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.588     1.471    U_dht11_control/U_receive_data/clk_IBUF_BUFG
    SLICE_X58Y85         FDCE                                         r  U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=41, routed)          0.312     1.924    U_dht11_control/U_receive_data/state_reg[0]
    SLICE_X61Y86         LUT2 (Prop_lut2_I0_O)        0.043     1.967 r  U_dht11_control/U_receive_data/i_reg[17]_i_1/O
                         net (fo=1, routed)           0.059     2.027    U_dht11_control/U_receive_data/i_reg[17]_i_1_n_1
    SLICE_X60Y86         LDCE                                         r  U_dht11_control/U_receive_data/i_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_receive_data/i_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.570ns  (logic 0.186ns (32.606%)  route 0.384ns (67.394%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.588     1.471    U_dht11_control/U_receive_data/clk_IBUF_BUFG
    SLICE_X58Y85         FDCE                                         r  U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=41, routed)          0.384     1.997    U_dht11_control/U_receive_data/state_reg[0]
    SLICE_X60Y89         LUT2 (Prop_lut2_I0_O)        0.045     2.042 r  U_dht11_control/U_receive_data/i_reg[30]_i_1/O
                         net (fo=1, routed)           0.000     2.042    U_dht11_control/U_receive_data/i_reg[30]_i_1_n_1
    SLICE_X60Y89         LDCE                                         r  U_dht11_control/U_receive_data/i_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_receive_data/i_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.577ns  (logic 0.186ns (32.227%)  route 0.391ns (67.773%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.588     1.471    U_dht11_control/U_receive_data/clk_IBUF_BUFG
    SLICE_X58Y85         FDCE                                         r  U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=41, routed)          0.391     2.003    U_dht11_control/U_receive_data/state_reg[0]
    SLICE_X60Y87         LUT2 (Prop_lut2_I0_O)        0.045     2.048 r  U_dht11_control/U_receive_data/i_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     2.048    U_dht11_control/U_receive_data/i_reg[18]_i_1_n_1
    SLICE_X60Y87         LDCE                                         r  U_dht11_control/U_receive_data/i_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_receive_data/i_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.586ns  (logic 0.186ns (31.730%)  route 0.400ns (68.270%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.588     1.471    U_dht11_control/U_receive_data/clk_IBUF_BUFG
    SLICE_X58Y85         FDCE                                         r  U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=41, routed)          0.400     2.012    U_dht11_control/U_receive_data/state_reg[0]
    SLICE_X58Y83         LUT2 (Prop_lut2_I0_O)        0.045     2.057 r  U_dht11_control/U_receive_data/i_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.057    U_dht11_control/U_receive_data/i_reg[0]_i_1_n_1
    SLICE_X58Y83         LDCE                                         r  U_dht11_control/U_receive_data/i_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_receive_data/i_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.610ns  (logic 0.186ns (30.510%)  route 0.424ns (69.490%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.588     1.471    U_dht11_control/U_receive_data/clk_IBUF_BUFG
    SLICE_X58Y85         FDCE                                         r  U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=41, routed)          0.424     2.036    U_dht11_control/U_receive_data/state_reg[0]
    SLICE_X60Y84         LUT2 (Prop_lut2_I0_O)        0.045     2.081 r  U_dht11_control/U_receive_data/i_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     2.081    U_dht11_control/U_receive_data/i_reg[9]_i_1_n_1
    SLICE_X60Y84         LDCE                                         r  U_dht11_control/U_receive_data/i_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_receive_data/i_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.668ns  (logic 0.186ns (27.835%)  route 0.482ns (72.165%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.588     1.471    U_dht11_control/U_receive_data/clk_IBUF_BUFG
    SLICE_X58Y85         FDCE                                         r  U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=41, routed)          0.312     1.924    U_dht11_control/U_receive_data/state_reg[0]
    SLICE_X61Y86         LUT2 (Prop_lut2_I0_O)        0.045     1.969 r  U_dht11_control/U_receive_data/i_reg[16]_i_1/O
                         net (fo=1, routed)           0.170     2.139    U_dht11_control/U_receive_data/i_reg[16]_i_1_n_1
    SLICE_X60Y86         LDCE                                         r  U_dht11_control/U_receive_data/i_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_receive_data/i_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.674ns  (logic 0.186ns (27.592%)  route 0.488ns (72.408%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.588     1.471    U_dht11_control/U_receive_data/clk_IBUF_BUFG
    SLICE_X58Y85         FDCE                                         r  U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=41, routed)          0.318     1.930    U_dht11_control/U_receive_data/state_reg[0]
    SLICE_X58Y83         LUT2 (Prop_lut2_I0_O)        0.045     1.975 r  U_dht11_control/U_receive_data/i_reg[2]_i_1/O
                         net (fo=1, routed)           0.170     2.145    U_dht11_control/U_receive_data/i_reg[2]_i_1_n_1
    SLICE_X58Y83         LDCE                                         r  U_dht11_control/U_receive_data/i_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dht11_control/U_receive_data/i_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.675ns  (logic 0.184ns (27.273%)  route 0.491ns (72.727%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.588     1.471    U_dht11_control/U_receive_data/clk_IBUF_BUFG
    SLICE_X58Y85         FDCE                                         r  U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=41, routed)          0.351     1.963    U_dht11_control/U_receive_data/state_reg[0]
    SLICE_X58Y85         LUT2 (Prop_lut2_I0_O)        0.043     2.006 r  U_dht11_control/U_receive_data/i_reg[13]_i_1/O
                         net (fo=1, routed)           0.140     2.146    U_dht11_control/U_receive_data/i_reg[13]_i_1_n_1
    SLICE_X59Y85         LDCE                                         r  U_dht11_control/U_receive_data/i_reg[13]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           114 Endpoints
Min Delay           114 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_dht11_control/U_clock_divider/r_counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.337ns  (logic 1.441ns (17.287%)  route 6.896ns (82.713%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=94, routed)          6.896     8.337    U_dht11_control/U_clock_divider/reset_IBUF
    SLICE_X61Y92         FDCE                                         f  U_dht11_control/U_clock_divider/r_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.507     4.848    U_dht11_control/U_clock_divider/clk_IBUF_BUFG
    SLICE_X61Y92         FDCE                                         r  U_dht11_control/U_clock_divider/r_counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_dht11_control/U_clock_divider/r_counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.202ns  (logic 1.441ns (17.572%)  route 6.761ns (82.428%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=94, routed)          6.761     8.202    U_dht11_control/U_clock_divider/reset_IBUF
    SLICE_X62Y92         FDCE                                         f  U_dht11_control/U_clock_divider/r_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.508     4.849    U_dht11_control/U_clock_divider/clk_IBUF_BUFG
    SLICE_X62Y92         FDCE                                         r  U_dht11_control/U_clock_divider/r_counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_dht11_control/U_clock_divider/r_counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.202ns  (logic 1.441ns (17.572%)  route 6.761ns (82.428%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=94, routed)          6.761     8.202    U_dht11_control/U_clock_divider/reset_IBUF
    SLICE_X62Y92         FDCE                                         f  U_dht11_control/U_clock_divider/r_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.508     4.849    U_dht11_control/U_clock_divider/clk_IBUF_BUFG
    SLICE_X62Y92         FDCE                                         r  U_dht11_control/U_clock_divider/r_counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_dht11_control/U_clock_divider/r_counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.202ns  (logic 1.441ns (17.572%)  route 6.761ns (82.428%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=94, routed)          6.761     8.202    U_dht11_control/U_clock_divider/reset_IBUF
    SLICE_X62Y92         FDCE                                         f  U_dht11_control/U_clock_divider/r_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.508     4.849    U_dht11_control/U_clock_divider/clk_IBUF_BUFG
    SLICE_X62Y92         FDCE                                         r  U_dht11_control/U_clock_divider/r_counter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_dht11_control/U_clock_divider/r_counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.202ns  (logic 1.441ns (17.572%)  route 6.761ns (82.428%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=94, routed)          6.761     8.202    U_dht11_control/U_clock_divider/reset_IBUF
    SLICE_X62Y92         FDCE                                         f  U_dht11_control/U_clock_divider/r_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.508     4.849    U_dht11_control/U_clock_divider/clk_IBUF_BUFG
    SLICE_X62Y92         FDCE                                         r  U_dht11_control/U_clock_divider/r_counter_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_dht11_control/U_clock_divider/r_counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.198ns  (logic 1.441ns (17.581%)  route 6.757ns (82.419%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=94, routed)          6.757     8.198    U_dht11_control/U_clock_divider/reset_IBUF
    SLICE_X63Y92         FDCE                                         f  U_dht11_control/U_clock_divider/r_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.508     4.849    U_dht11_control/U_clock_divider/clk_IBUF_BUFG
    SLICE_X63Y92         FDCE                                         r  U_dht11_control/U_clock_divider/r_counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_dht11_control/U_clock_divider/r_counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.198ns  (logic 1.441ns (17.581%)  route 6.757ns (82.419%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=94, routed)          6.757     8.198    U_dht11_control/U_clock_divider/reset_IBUF
    SLICE_X63Y92         FDCE                                         f  U_dht11_control/U_clock_divider/r_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.508     4.849    U_dht11_control/U_clock_divider/clk_IBUF_BUFG
    SLICE_X63Y92         FDCE                                         r  U_dht11_control/U_clock_divider/r_counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_dht11_control/U_clock_divider/r_tick_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.198ns  (logic 1.441ns (17.581%)  route 6.757ns (82.419%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=94, routed)          6.757     8.198    U_dht11_control/U_clock_divider/reset_IBUF
    SLICE_X63Y92         FDCE                                         f  U_dht11_control/U_clock_divider/r_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.508     4.849    U_dht11_control/U_clock_divider/clk_IBUF_BUFG
    SLICE_X63Y92         FDCE                                         r  U_dht11_control/U_clock_divider/r_tick_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_dht11_control/U_start_signal/counter_reg_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.903ns  (logic 1.441ns (18.237%)  route 6.462ns (81.763%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=94, routed)          6.462     7.903    U_dht11_control/U_start_signal/reset_IBUF
    SLICE_X62Y89         FDCE                                         f  U_dht11_control/U_start_signal/counter_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.507     4.848    U_dht11_control/U_start_signal/clk_IBUF_BUFG
    SLICE_X62Y89         FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_dht11_control/U_start_signal/counter_reg_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.903ns  (logic 1.441ns (18.237%)  route 6.462ns (81.763%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=94, routed)          6.462     7.903    U_dht11_control/U_start_signal/reset_IBUF
    SLICE_X62Y89         FDCE                                         f  U_dht11_control/U_start_signal/counter_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.507     4.848    U_dht11_control/U_start_signal/clk_IBUF_BUFG
    SLICE_X62Y89         FDCE                                         r  U_dht11_control/U_start_signal/counter_reg_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_dht11_control/U_count_5sec/start_dht11_next_reg/G
                            (positive level-sensitive latch)
  Destination:            U_dht11_control/U_count_5sec/start_dht11_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.370ns  (logic 0.158ns (42.683%)  route 0.212ns (57.317%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         LDCE                         0.000     0.000 r  U_dht11_control/U_count_5sec/start_dht11_next_reg/G
    SLICE_X63Y88         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U_dht11_control/U_count_5sec/start_dht11_next_reg/Q
                         net (fo=1, routed)           0.212     0.370    U_dht11_control/U_count_5sec/start_dht11_next
    SLICE_X63Y87         FDCE                                         r  U_dht11_control/U_count_5sec/start_dht11_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.859     1.987    U_dht11_control/U_count_5sec/clk_IBUF_BUFG
    SLICE_X63Y87         FDCE                                         r  U_dht11_control/U_count_5sec/start_dht11_reg_reg/C

Slack:                    inf
  Source:                 U_dht11_control/U_select_io/in_data_reg/G
                            (positive level-sensitive latch)
  Destination:            U_dht11_control/U_receive_data/counter_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.257ns (44.164%)  route 0.325ns (55.836%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         LDCE                         0.000     0.000 r  U_dht11_control/U_select_io/in_data_reg/G
    SLICE_X62Y85         LDCE (EnToQ_ldce_G_Q)        0.212     0.212 f  U_dht11_control/U_select_io/in_data_reg/Q
                         net (fo=5, routed)           0.325     0.537    U_dht11_control/U_receive_data/receive_dht11_data
    SLICE_X61Y85         LUT6 (Prop_lut6_I5_O)        0.045     0.582 r  U_dht11_control/U_receive_data/counter_reg[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.582    U_dht11_control/U_receive_data/counter_next[0]
    SLICE_X61Y85         FDCE                                         r  U_dht11_control/U_receive_data/counter_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.856     1.984    U_dht11_control/U_receive_data/clk_IBUF_BUFG
    SLICE_X61Y85         FDCE                                         r  U_dht11_control/U_receive_data/counter_reg_reg[0]/C

Slack:                    inf
  Source:                 U_dht11_control/U_receive_data/i_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.312ns (41.336%)  route 0.443ns (58.664%))
  Logic Levels:           4  (LDCE=1 LUT5=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84         LDCE                         0.000     0.000 r  U_dht11_control/U_receive_data/i_reg[4]/G
    SLICE_X60Y84         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  U_dht11_control/U_receive_data/i_reg[4]/Q
                         net (fo=4, routed)           0.153     0.331    U_dht11_control/U_receive_data/i[4]
    SLICE_X58Y85         LUT5 (Prop_lut5_I2_O)        0.045     0.376 r  U_dht11_control/U_receive_data/FSM_sequential_state_reg[1]_i_6/O
                         net (fo=1, routed)           0.059     0.436    U_dht11_control/U_receive_data/FSM_sequential_state_reg[1]_i_6_n_1
    SLICE_X58Y85         LUT5 (Prop_lut5_I3_O)        0.045     0.481 r  U_dht11_control/U_receive_data/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=2, routed)           0.230     0.711    U_dht11_control/U_receive_data/FSM_sequential_state_reg[1]_i_2_n_1
    SLICE_X58Y85         LUT5 (Prop_lut5_I1_O)        0.044     0.755 r  U_dht11_control/U_receive_data/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.755    U_dht11_control/U_receive_data/FSM_sequential_state_reg[1]_i_1_n_1
    SLICE_X58Y85         FDCE                                         r  U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.856     1.984    U_dht11_control/U_receive_data/clk_IBUF_BUFG
    SLICE_X58Y85         FDCE                                         r  U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[1]/C

Slack:                    inf
  Source:                 U_dht11_control/U_receive_data/i_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.756ns  (logic 0.313ns (41.414%)  route 0.443ns (58.586%))
  Logic Levels:           4  (LDCE=1 LUT5=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84         LDCE                         0.000     0.000 r  U_dht11_control/U_receive_data/i_reg[4]/G
    SLICE_X60Y84         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  U_dht11_control/U_receive_data/i_reg[4]/Q
                         net (fo=4, routed)           0.153     0.331    U_dht11_control/U_receive_data/i[4]
    SLICE_X58Y85         LUT5 (Prop_lut5_I2_O)        0.045     0.376 r  U_dht11_control/U_receive_data/FSM_sequential_state_reg[1]_i_6/O
                         net (fo=1, routed)           0.059     0.436    U_dht11_control/U_receive_data/FSM_sequential_state_reg[1]_i_6_n_1
    SLICE_X58Y85         LUT5 (Prop_lut5_I3_O)        0.045     0.481 r  U_dht11_control/U_receive_data/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=2, routed)           0.230     0.711    U_dht11_control/U_receive_data/FSM_sequential_state_reg[1]_i_2_n_1
    SLICE_X58Y85         LUT5 (Prop_lut5_I1_O)        0.045     0.756 r  U_dht11_control/U_receive_data/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.756    U_dht11_control/U_receive_data/FSM_sequential_state_reg[0]_i_1_n_1
    SLICE_X58Y85         FDCE                                         r  U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.856     1.984    U_dht11_control/U_receive_data/clk_IBUF_BUFG
    SLICE_X58Y85         FDCE                                         r  U_dht11_control/U_receive_data/FSM_sequential_state_reg_reg[0]/C

Slack:                    inf
  Source:                 U_dht11_control/U_receive_data/i_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            U_dht11_control/U_receive_data/wr_en_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.786ns  (logic 0.293ns (37.290%)  route 0.493ns (62.710%))
  Logic Levels:           4  (LDCE=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         LDCE                         0.000     0.000 r  U_dht11_control/U_receive_data/i_reg[11]/G
    SLICE_X59Y85         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  U_dht11_control/U_receive_data/i_reg[11]/Q
                         net (fo=4, routed)           0.194     0.352    U_dht11_control/U_receive_data/i[11]
    SLICE_X60Y86         LUT5 (Prop_lut5_I1_O)        0.045     0.397 f  U_dht11_control/U_receive_data/wr_en_reg_i_3/O
                         net (fo=1, routed)           0.216     0.614    U_dht11_control/U_receive_data/wr_en_reg_i_3_n_1
    SLICE_X61Y86         LUT6 (Prop_lut6_I0_O)        0.045     0.659 r  U_dht11_control/U_receive_data/wr_en_reg_i_2/O
                         net (fo=1, routed)           0.082     0.741    U_dht11_control/U_receive_data/wr_en_reg_i_2_n_1
    SLICE_X61Y86         LUT5 (Prop_lut5_I2_O)        0.045     0.786 r  U_dht11_control/U_receive_data/wr_en_reg_i_1/O
                         net (fo=1, routed)           0.000     0.786    U_dht11_control/U_receive_data/wr_en_reg_i_1_n_1
    SLICE_X61Y86         FDCE                                         r  U_dht11_control/U_receive_data/wr_en_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.856     1.984    U_dht11_control/U_receive_data/clk_IBUF_BUFG
    SLICE_X61Y86         FDCE                                         r  U_dht11_control/U_receive_data/wr_en_reg_reg/C

Slack:                    inf
  Source:                 U_dht11_control/U_select_io/in_data_reg/G
                            (positive level-sensitive latch)
  Destination:            U_dht11_control/U_receive_data/counter_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.841ns  (logic 0.302ns (35.920%)  route 0.539ns (64.080%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         LDCE                         0.000     0.000 r  U_dht11_control/U_select_io/in_data_reg/G
    SLICE_X62Y85         LDCE (EnToQ_ldce_G_Q)        0.212     0.212 f  U_dht11_control/U_select_io/in_data_reg/Q
                         net (fo=5, routed)           0.380     0.592    U_dht11_control/U_receive_data/receive_dht11_data
    SLICE_X61Y84         LUT6 (Prop_lut6_I1_O)        0.045     0.637 r  U_dht11_control/U_receive_data/FSM_sequential_state_reg[1]_i_3/O
                         net (fo=9, routed)           0.159     0.796    U_dht11_control/U_receive_data/mode_reg_reg
    SLICE_X61Y84         LUT4 (Prop_lut4_I0_O)        0.045     0.841 r  U_dht11_control/U_receive_data/counter_reg[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.841    U_dht11_control/U_receive_data/counter_next[6]
    SLICE_X61Y84         FDCE                                         r  U_dht11_control/U_receive_data/counter_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.855     1.983    U_dht11_control/U_receive_data/clk_IBUF_BUFG
    SLICE_X61Y84         FDCE                                         r  U_dht11_control/U_receive_data/counter_reg_reg[6]/C

Slack:                    inf
  Source:                 U_dht11_control/U_select_io/in_data_reg/G
                            (positive level-sensitive latch)
  Destination:            U_dht11_control/U_receive_data/counter_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.842ns  (logic 0.303ns (35.996%)  route 0.539ns (64.004%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         LDCE                         0.000     0.000 r  U_dht11_control/U_select_io/in_data_reg/G
    SLICE_X62Y85         LDCE (EnToQ_ldce_G_Q)        0.212     0.212 f  U_dht11_control/U_select_io/in_data_reg/Q
                         net (fo=5, routed)           0.380     0.592    U_dht11_control/U_receive_data/receive_dht11_data
    SLICE_X61Y84         LUT6 (Prop_lut6_I1_O)        0.045     0.637 r  U_dht11_control/U_receive_data/FSM_sequential_state_reg[1]_i_3/O
                         net (fo=9, routed)           0.159     0.796    U_dht11_control/U_receive_data/mode_reg_reg
    SLICE_X61Y84         LUT5 (Prop_lut5_I0_O)        0.046     0.842 r  U_dht11_control/U_receive_data/counter_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     0.842    U_dht11_control/U_receive_data/counter_next[7]
    SLICE_X61Y84         FDCE                                         r  U_dht11_control/U_receive_data/counter_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.855     1.983    U_dht11_control/U_receive_data/clk_IBUF_BUFG
    SLICE_X61Y84         FDCE                                         r  U_dht11_control/U_receive_data/counter_reg_reg[7]/C

Slack:                    inf
  Source:                 U_dht11_control/U_select_io/in_data_reg/G
                            (positive level-sensitive latch)
  Destination:            U_dht11_control/U_receive_data/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.858ns  (logic 0.302ns (35.179%)  route 0.556ns (64.821%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         LDCE                         0.000     0.000 r  U_dht11_control/U_select_io/in_data_reg/G
    SLICE_X62Y85         LDCE (EnToQ_ldce_G_Q)        0.212     0.212 f  U_dht11_control/U_select_io/in_data_reg/Q
                         net (fo=5, routed)           0.380     0.592    U_dht11_control/U_receive_data/receive_dht11_data
    SLICE_X61Y84         LUT6 (Prop_lut6_I1_O)        0.045     0.637 r  U_dht11_control/U_receive_data/FSM_sequential_state_reg[1]_i_3/O
                         net (fo=9, routed)           0.177     0.813    U_dht11_control/U_receive_data/mode_reg_reg
    SLICE_X62Y84         LUT3 (Prop_lut3_I0_O)        0.045     0.858 r  U_dht11_control/U_receive_data/counter_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.858    U_dht11_control/U_receive_data/counter_next[5]
    SLICE_X62Y84         FDCE                                         r  U_dht11_control/U_receive_data/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.857     1.985    U_dht11_control/U_receive_data/clk_IBUF_BUFG
    SLICE_X62Y84         FDCE                                         r  U_dht11_control/U_receive_data/counter_reg_reg[5]/C

Slack:                    inf
  Source:                 U_dht11_control/U_select_io/in_data_reg/G
                            (positive level-sensitive latch)
  Destination:            U_dht11_control/U_receive_data/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.875ns  (logic 0.302ns (34.529%)  route 0.573ns (65.471%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         LDCE                         0.000     0.000 r  U_dht11_control/U_select_io/in_data_reg/G
    SLICE_X62Y85         LDCE (EnToQ_ldce_G_Q)        0.212     0.212 f  U_dht11_control/U_select_io/in_data_reg/Q
                         net (fo=5, routed)           0.380     0.592    U_dht11_control/U_receive_data/receive_dht11_data
    SLICE_X61Y84         LUT6 (Prop_lut6_I1_O)        0.045     0.637 r  U_dht11_control/U_receive_data/FSM_sequential_state_reg[1]_i_3/O
                         net (fo=9, routed)           0.193     0.830    U_dht11_control/U_receive_data/mode_reg_reg
    SLICE_X60Y85         LUT4 (Prop_lut4_I0_O)        0.045     0.875 r  U_dht11_control/U_receive_data/counter_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.875    U_dht11_control/U_receive_data/counter_next[2]
    SLICE_X60Y85         FDCE                                         r  U_dht11_control/U_receive_data/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.856     1.984    U_dht11_control/U_receive_data/clk_IBUF_BUFG
    SLICE_X60Y85         FDCE                                         r  U_dht11_control/U_receive_data/counter_reg_reg[2]/C

Slack:                    inf
  Source:                 U_dht11_control/U_select_io/in_data_reg/G
                            (positive level-sensitive latch)
  Destination:            U_dht11_control/U_receive_data/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.878ns  (logic 0.305ns (34.752%)  route 0.573ns (65.248%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         LDCE                         0.000     0.000 r  U_dht11_control/U_select_io/in_data_reg/G
    SLICE_X62Y85         LDCE (EnToQ_ldce_G_Q)        0.212     0.212 f  U_dht11_control/U_select_io/in_data_reg/Q
                         net (fo=5, routed)           0.380     0.592    U_dht11_control/U_receive_data/receive_dht11_data
    SLICE_X61Y84         LUT6 (Prop_lut6_I1_O)        0.045     0.637 r  U_dht11_control/U_receive_data/FSM_sequential_state_reg[1]_i_3/O
                         net (fo=9, routed)           0.193     0.830    U_dht11_control/U_receive_data/mode_reg_reg
    SLICE_X60Y85         LUT5 (Prop_lut5_I0_O)        0.048     0.878 r  U_dht11_control/U_receive_data/counter_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.878    U_dht11_control/U_receive_data/counter_next[3]
    SLICE_X60Y85         FDCE                                         r  U_dht11_control/U_receive_data/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.856     1.984    U_dht11_control/U_receive_data/clk_IBUF_BUFG
    SLICE_X60Y85         FDCE                                         r  U_dht11_control/U_receive_data/counter_reg_reg[3]/C





