--------------- Build Started: 12/06/2014 17:02:18 Project: Printf_test, Configuration: ARM GCC 4.7.3 Debug ---------------
cydsfit.exe "-.appdatapath" "C:\Users\johnsonjacob\AppData\Local\Cypress Semiconductor\PSoC Creator\3.0" "-.fdsnotice" "-.fdswarpdepfile=warp_dependencies.txt" "-.fdselabdepfile=elab_dependencies.txt" "-.fdsbldfile=generated_files.txt" "-p" "C:\Users\johnsonjacob\Documents\PSoC Creator\Printf_test\Printf_test.cydsn\Printf_test.cyprj" "-d" "CY8C4245AXI-483" "-s" "C:\Users\johnsonjacob\Documents\PSoC Creator\Printf_test\Printf_test.cydsn\Generated_Source\PSoC4" "--" "-yv2" "-v3" "-ygs" "-q10" "-o2" "-.fftcfgtype=LE"
Elaborating Design...
HDL Generation ...
Synthesis ...
Place and Route ...
Tech mapping ...
ADD: pft.M0040: information: The following 1 pin(s) will be assigned a location by the fitter: \ADC:ExtVref(0)\
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Analog Placement ...
Analog Routing ...
Analog Code Generation ...
Digital Placement ...
Digital Routing ...
Bitstream Generation ...
Static timing analysis ...
API Generation ...
Dependency Generation ...
Clean Temporary Files ...
--------------- Build Succeeded: 12/06/2014 17:02:34 ---------------
