#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Jun  8 19:55:17 2024
# Process ID: 10328
# Current directory: C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.runs/synth_1
# Command line: vivado.exe -log layer_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source layer_0.tcl
# Log file: C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.runs/synth_1/layer_0.vds
# Journal file: C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source layer_0.tcl -notrace
Command: synth_design -top layer_0 -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29084 
WARNING: [Synth 8-2611] redeclaration of ansi port weightValid is not allowed [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/Weight_Memory.v:34]
WARNING: [Synth 8-6901] identifier 'addressWidth' is used before its declaration [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/Weight_Memory.v:26]
WARNING: [Synth 8-2507] parameter declaration becomes local in Weight_Memory with formal parameter declaration list [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/Weight_Memory.v:31]
WARNING: [Synth 8-2611] redeclaration of ansi port r_addr is not allowed [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/perceptron.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port sum is not allowed [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/perceptron.v:42]
WARNING: [Synth 8-2611] redeclaration of ansi port wout is not allowed [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/perceptron.v:43]
WARNING: [Synth 8-2611] redeclaration of ansi port aValid is not allowed [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/perceptron.v:44]
WARNING: [Synth 8-2611] redeclaration of ansi port a is not allowed [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/perceptron.v:46]
WARNING: [Synth 8-2507] parameter declaration becomes local in perceptron with formal parameter declaration list [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/perceptron.v:37]
WARNING: [Synth 8-2611] redeclaration of ansi port a is not allowed [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/layer_0.v:37]
WARNING: [Synth 8-2611] redeclaration of ansi port aValid is not allowed [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/layer_0.v:57]
WARNING: [Synth 8-2611] redeclaration of ansi port r_addr is not allowed [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/layer_0.v:58]
WARNING: [Synth 8-2611] redeclaration of ansi port r_addr is not allowed [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/layer_0.v:59]
WARNING: [Synth 8-976] r_addr has already been declared [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/layer_0.v:59]
WARNING: [Synth 8-2654] second declaration of r_addr ignored [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/layer_0.v:59]
INFO: [Synth 8-994] r_addr is declared here [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/layer_0.v:58]
WARNING: [Synth 8-2507] parameter declaration becomes local in layer_0 with formal parameter declaration list [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/layer_0.v:34]
ERROR: [Synth 8-2576] procedural assignment to a non-register r_addr is not permitted [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/layer_0.v:82]
ERROR: [Synth 8-2576] procedural assignment to a non-register r_addr is not permitted [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/layer_0.v:93]
INFO: [Synth 8-2350] module layer_0 ignored due to previous errors [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/layer_0.v:23]
Failed to read verilog 'C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/layer_0.v'
INFO: [Common 17-83] Releasing license: Synthesis
4 Infos, 16 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Sat Jun  8 19:55:29 2024...
