// Seed: 3115685588
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_9;
  assign id_7 = 1 == ~id_5;
endmodule
module module_1 (
    output wand id_0,
    input tri id_1,
    output tri1 id_2,
    output supply0 id_3,
    input wand id_4,
    input wor id_5
);
  wire id_7;
  wire id_8;
  nor (id_0, id_8, id_7);
  assign id_3 = id_1;
  wire id_9;
  wire id_10;
  module_0(
      id_10, id_10, id_8, id_9, id_9, id_8, id_7, id_10
  );
  wire id_11;
endmodule
