--Steven Miller
--11710
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity instruction_register is

port
(
	clk		: in std_logic;
	input		: in std_logic_vector(31 downto 0);
	irwrite	: in std_logic;
	_25to0 	: out std_logic_vector(25 downto 0);
	_31to26	: out std_logic_vector(5 downto 0);
	_25to21	: out std_logic_vector(4 downto 0);
	_20to16	: out std_logic_vector(4 downto 0);
	_15to11	: out std_logic_vector(4 downto 0);
	_15to0 	: out std_logic_vector(15 downto 0)

);

architecture arch of instruction_register is

begin

process(clk)

begin

	if(irwrite = '1') then
		_25to0 	<= input(25 downto 0);
		_31to26	<= input(31 downto 26);
		_25to21	<= input(25 downto 21);
		_20to16	<= input(20 downto 16);
		_15to11	<= input(15 downto 11);
		_15to0 	<= input(15 downto 0);
	end if;	
	
end process;


end arch;