Fitter report for My_DDS
Sat Jul 24 21:30:32 2010
Quartus II Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. PLL Summary
 18. PLL Usage
 19. Output Pin Default Load For Reported TCO
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. |My_DDS|DDS_hzh:inst|boxing:U5|fangbo:M2|altsyncram:altsyncram_component|altsyncram_q3a1:auto_generated|ALTSYNCRAM
 28. |My_DDS|DDS_hzh:inst|boxing:U5|sin:M1|altsyncram:altsyncram_component|altsyncram_nq91:auto_generated|ALTSYNCRAM
 29. |My_DDS|DDS_hzh:inst|boxing:U5|sanjiao:M3|altsyncram:altsyncram_component|altsyncram_i7a1:auto_generated|ALTSYNCRAM
 30. Fitter DSP Block Usage Summary
 31. DSP Block Details
 32. Interconnect Usage Summary
 33. LAB Logic Elements
 34. LAB-wide Signals
 35. LAB Signals Sourced
 36. LAB Signals Sourced Out
 37. LAB Distinct Inputs
 38. I/O Rules Summary
 39. I/O Rules Details
 40. I/O Rules Matrix
 41. Fitter Device Options
 42. Operating Settings and Conditions
 43. Estimated Delay Added for Hold Timing
 44. Fitter Messages
 45. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Fitter Summary                                                                     ;
+------------------------------------+-----------------------------------------------+
; Fitter Status                      ; Successful - Sat Jul 24 21:30:32 2010         ;
; Quartus II Version                 ; 9.1 Build 304 01/25/2010 SP 1 SJ Full Version ;
; Revision Name                      ; My_DDS                                        ;
; Top-level Entity Name              ; My_DDS                                        ;
; Family                             ; Cyclone III                                   ;
; Device                             ; EP3C16F484C6                                  ;
; Timing Models                      ; Final                                         ;
; Total logic elements               ; 6,733 / 15,408 ( 44 % )                       ;
;     Total combinational functions  ; 6,733 / 15,408 ( 44 % )                       ;
;     Dedicated logic registers      ; 143 / 15,408 ( < 1 % )                        ;
; Total registers                    ; 143                                           ;
; Total pins                         ; 58 / 347 ( 17 % )                             ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 30,720 / 516,096 ( 6 % )                      ;
; Embedded Multiplier 9-bit elements ; 4 / 112 ( 4 % )                               ;
; Total PLLs                         ; 1 / 4 ( 25 % )                                ;
+------------------------------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                          ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+
; Option                                                                     ; Setting             ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+
; Device                                                                     ; EP3C16F484C6        ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                  ;                                       ;
; Fit Attempts to Skip                                                       ; 0                   ; 0.0                                   ;
; Reserve all unused pins                                                    ; As input tri-stated ; As input tri-stated with weak pull-up ;
; Use smart compilation                                                      ; Off                 ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                  ; On                                    ;
; Enable compact report table                                                ; Off                 ; Off                                   ;
; Use TimeQuest Timing Analyzer                                              ; On                  ; On                                    ;
; Router Timing Optimization Level                                           ; Normal              ; Normal                                ;
; Placement Effort Multiplier                                                ; 1.0                 ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                 ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths           ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; Off                 ; Off                                   ;
; PowerPlay Power Optimization                                               ; Normal compilation  ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                 ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation  ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                 ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                 ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; On                  ; On                                    ;
; Limit to One Fitting Attempt                                               ; Off                 ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically       ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically       ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                   ; 1                                     ;
; PCI I/O                                                                    ; Off                 ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                 ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                 ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                ; Auto                                  ;
; Auto Delay Chains                                                          ; On                  ; On                                    ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                 ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                 ; Off                                   ;
; Auto Merge PLLs                                                            ; On                  ; On                                    ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                 ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                 ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                 ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                 ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                 ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit            ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal              ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                ; Auto                                  ;
; Auto Global Clock                                                          ; On                  ; On                                    ;
; Auto Global Register Control Signals                                       ; On                  ; On                                    ;
; Stop After Congestion Map Generation                                       ; Off                 ; Off                                   ;
; Save Intermediate Fitting Results                                          ; Off                 ; Off                                   ;
; Synchronizer Identification                                                ; Off                 ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                  ; On                                    ;
; Optimize Design for Metastability                                          ; On                  ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                 ; Off                                   ;
; Use Best Effort Settings for Compilation                                   ; Off                 ; Off                                   ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.36        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  21.6%      ;
+----------------------------+-------------+


+---------------------------------------------+
; I/O Assignment Warnings                     ;
+-------------+-------------------------------+
; Pin Name    ; Reason                        ;
+-------------+-------------------------------+
; HEX0_DP     ; Incomplete set of assignments ;
; HEX1_DP     ; Incomplete set of assignments ;
; HEX2_DP     ; Incomplete set of assignments ;
; HEX3_DP     ; Incomplete set of assignments ;
; GPIO1_D[31] ; Incomplete set of assignments ;
; GPIO1_D[30] ; Incomplete set of assignments ;
; GPIO1_D[29] ; Incomplete set of assignments ;
; GPIO1_D[28] ; Incomplete set of assignments ;
; GPIO1_D[27] ; Incomplete set of assignments ;
; GPIO1_D[26] ; Incomplete set of assignments ;
; GPIO1_D[25] ; Incomplete set of assignments ;
; GPIO1_D[24] ; Incomplete set of assignments ;
; GPIO1_D[23] ; Incomplete set of assignments ;
; GPIO1_D[22] ; Incomplete set of assignments ;
; GPIO1_D[21] ; Incomplete set of assignments ;
; GPIO1_D[20] ; Incomplete set of assignments ;
; HEX0_D[6]   ; Incomplete set of assignments ;
; HEX0_D[5]   ; Incomplete set of assignments ;
; HEX0_D[4]   ; Incomplete set of assignments ;
; HEX0_D[3]   ; Incomplete set of assignments ;
; HEX0_D[2]   ; Incomplete set of assignments ;
; HEX0_D[1]   ; Incomplete set of assignments ;
; HEX0_D[0]   ; Incomplete set of assignments ;
; HEX1_D[6]   ; Incomplete set of assignments ;
; HEX1_D[5]   ; Incomplete set of assignments ;
; HEX1_D[4]   ; Incomplete set of assignments ;
; HEX1_D[3]   ; Incomplete set of assignments ;
; HEX1_D[2]   ; Incomplete set of assignments ;
; HEX1_D[1]   ; Incomplete set of assignments ;
; HEX1_D[0]   ; Incomplete set of assignments ;
; HEX2_D[6]   ; Incomplete set of assignments ;
; HEX2_D[5]   ; Incomplete set of assignments ;
; HEX2_D[4]   ; Incomplete set of assignments ;
; HEX2_D[3]   ; Incomplete set of assignments ;
; HEX2_D[2]   ; Incomplete set of assignments ;
; HEX2_D[1]   ; Incomplete set of assignments ;
; HEX2_D[0]   ; Incomplete set of assignments ;
; HEX3_D[6]   ; Incomplete set of assignments ;
; HEX3_D[5]   ; Incomplete set of assignments ;
; HEX3_D[4]   ; Incomplete set of assignments ;
; HEX3_D[3]   ; Incomplete set of assignments ;
; HEX3_D[2]   ; Incomplete set of assignments ;
; HEX3_D[1]   ; Incomplete set of assignments ;
; HEX3_D[0]   ; Incomplete set of assignments ;
; LEDG[2]     ; Incomplete set of assignments ;
; LEDG[1]     ; Incomplete set of assignments ;
; LEDG[0]     ; Incomplete set of assignments ;
; areset      ; Incomplete set of assignments ;
; CLOCK_50    ; Incomplete set of assignments ;
; BUTTON[0]   ; Incomplete set of assignments ;
; BUTTON[2]   ; Incomplete set of assignments ;
; BUTTON[1]   ; Incomplete set of assignments ;
; SW[2]       ; Incomplete set of assignments ;
; SW[4]       ; Incomplete set of assignments ;
; SW[3]       ; Incomplete set of assignments ;
; SW[0]       ; Incomplete set of assignments ;
; SW[1]       ; Incomplete set of assignments ;
; SW[9]       ; Incomplete set of assignments ;
+-------------+-------------------------------+


+---------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                         ;
+----------+----------------+--------------+-----------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To      ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+-----------------+---------------+----------------+
; Location ;                ;              ; AS_CLK          ; PIN_K2        ; QSF Assignment ;
; Location ;                ;              ; AS_CS_N         ; PIN_E2        ; QSF Assignment ;
; Location ;                ;              ; AS_DI           ; PIN_K1        ; QSF Assignment ;
; Location ;                ;              ; AS_DO           ; PIN_D1        ; QSF Assignment ;
; Location ;                ;              ; CLOCK_50_2      ; PIN_B12       ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[0]    ; PIN_C4        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[10]   ; PIN_B4        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[11]   ; PIN_A7        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[12]   ; PIN_C8        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[1]    ; PIN_A3        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[2]    ; PIN_B3        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[3]    ; PIN_C3        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[4]    ; PIN_A5        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[5]    ; PIN_C6        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[6]    ; PIN_B6        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[7]    ; PIN_A6        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[8]    ; PIN_C7        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[9]    ; PIN_B7        ; QSF Assignment ;
; Location ;                ;              ; DRAM_BA[0]      ; PIN_B5        ; QSF Assignment ;
; Location ;                ;              ; DRAM_BA[1]      ; PIN_A4        ; QSF Assignment ;
; Location ;                ;              ; DRAM_CAS_N      ; PIN_G8        ; QSF Assignment ;
; Location ;                ;              ; DRAM_CKE        ; PIN_E6        ; QSF Assignment ;
; Location ;                ;              ; DRAM_CLK        ; PIN_E5        ; QSF Assignment ;
; Location ;                ;              ; DRAM_CS_N       ; PIN_G7        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQM[0]     ; PIN_E7        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQM[1]     ; PIN_B8        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[0]      ; PIN_D10       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[10]     ; PIN_A9        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[11]     ; PIN_C10       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[12]     ; PIN_B10       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[13]     ; PIN_A10       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[14]     ; PIN_E10       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[15]     ; PIN_F10       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[1]      ; PIN_G10       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[2]      ; PIN_H10       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[3]      ; PIN_E9        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[4]      ; PIN_F9        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[5]      ; PIN_G9        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[6]      ; PIN_H9        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[7]      ; PIN_F8        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[8]      ; PIN_A8        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[9]      ; PIN_B9        ; QSF Assignment ;
; Location ;                ;              ; DRAM_RAS_N      ; PIN_F7        ; QSF Assignment ;
; Location ;                ;              ; DRAM_WE_N       ; PIN_D6        ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[0]      ; PIN_P7        ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[10]     ; PIN_N1        ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[11]     ; PIN_M3        ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[12]     ; PIN_M2        ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[13]     ; PIN_M1        ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[14]     ; PIN_L7        ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[15]     ; PIN_L6        ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[16]     ; PIN_AA        ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[17]     ; PIN_M5        ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[18]     ; PIN_M6        ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[19]     ; PIN_P1        ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[1]      ; PIN_P5        ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[20]     ; PIN_P3        ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[21]     ; PIN_R2        ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[2]      ; PIN_P6        ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[3]      ; PIN_N7        ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[4]      ; PIN_N5        ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[5]      ; PIN_N6        ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[6]      ; PIN_M8        ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[7]      ; PIN_M4        ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[8]      ; PIN_P2        ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[9]      ; PIN_N2        ; QSF Assignment ;
; Location ;                ;              ; FL_BYTE_N       ; PIN_AA        ; QSF Assignment ;
; Location ;                ;              ; FL_CE_N         ; PIN_N8        ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[0]        ; PIN_R7        ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[10]       ; PIN_T4        ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[11]       ; PIN_U2        ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[12]       ; PIN_V1        ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[13]       ; PIN_V4        ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[14]       ; PIN_W2        ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[15]       ; PIN_Y2        ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[1]        ; PIN_P8        ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[2]        ; PIN_R8        ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[3]        ; PIN_U1        ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[4]        ; PIN_V2        ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[5]        ; PIN_V3        ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[6]        ; PIN_W1        ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[7]        ; PIN_Y1        ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[8]        ; PIN_T5        ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[9]        ; PIN_T7        ; QSF Assignment ;
; Location ;                ;              ; FL_OE_N         ; PIN_R6        ; QSF Assignment ;
; Location ;                ;              ; FL_RST_N        ; PIN_R1        ; QSF Assignment ;
; Location ;                ;              ; FL_RY           ; PIN_M7        ; QSF Assignment ;
; Location ;                ;              ; FL_WE_N         ; PIN_P4        ; QSF Assignment ;
; Location ;                ;              ; FL_WP_N         ; PIN_T3        ; QSF Assignment ;
; Location ;                ;              ; GPIO0_CLKIN[0]  ; PIN_AB12      ; QSF Assignment ;
; Location ;                ;              ; GPIO0_CLKIN[1]  ; PIN_AA12      ; QSF Assignment ;
; Location ;                ;              ; GPIO0_CLKOUT[0] ; PIN_AB3       ; QSF Assignment ;
; Location ;                ;              ; GPIO0_CLKOUT[1] ; PIN_AA3       ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[0]      ; PIN_AB16      ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[10]     ; PIN_AB8       ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[11]     ; PIN_AA8       ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[12]     ; PIN_AB5       ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[13]     ; PIN_AA5       ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[14]     ; PIN_AB4       ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[15]     ; PIN_AA4       ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[16]     ; PIN_V14       ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[17]     ; PIN_U14       ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[18]     ; PIN_Y13       ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[19]     ; PIN_W13       ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[1]      ; PIN_AA16      ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[20]     ; PIN_U13       ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[21]     ; PIN_V12       ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[22]     ; PIN_R10       ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[23]     ; PIN_V11       ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[24]     ; PIN_Y10       ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[25]     ; PIN_W10       ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[26]     ; PIN_T8        ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[27]     ; PIN_V8        ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[28]     ; PIN_W7        ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[29]     ; PIN_W6        ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[2]      ; PIN_AA15      ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[30]     ; PIN_V5        ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[31]     ; PIN_U7        ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[3]      ; PIN_AB15      ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[4]      ; PIN_AA14      ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[5]      ; PIN_AB14      ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[6]      ; PIN_AB13      ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[7]      ; PIN_AA13      ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[8]      ; PIN_AB10      ; QSF Assignment ;
; Location ;                ;              ; GPIO0_D[9]      ; PIN_AA10      ; QSF Assignment ;
; Location ;                ;              ; GPIO1_CLKIN[0]  ; PIN_AB11      ; QSF Assignment ;
; Location ;                ;              ; GPIO1_CLKIN[1]  ; PIN_AA11      ; QSF Assignment ;
; Location ;                ;              ; GPIO1_CLKOUT[0] ; PIN_R16       ; QSF Assignment ;
; Location ;                ;              ; GPIO1_CLKOUT[1] ; PIN_T16       ; QSF Assignment ;
; Location ;                ;              ; GPIO1_D[0]      ; PIN_AA20      ; QSF Assignment ;
; Location ;                ;              ; GPIO1_D[10]     ; PIN_U15       ; QSF Assignment ;
; Location ;                ;              ; GPIO1_D[11]     ; PIN_T15       ; QSF Assignment ;
; Location ;                ;              ; GPIO1_D[12]     ; PIN_W15       ; QSF Assignment ;
; Location ;                ;              ; GPIO1_D[13]     ; PIN_V15       ; QSF Assignment ;
; Location ;                ;              ; GPIO1_D[14]     ; PIN_AB9       ; QSF Assignment ;
; Location ;                ;              ; GPIO1_D[15]     ; PIN_AA9       ; QSF Assignment ;
; Location ;                ;              ; GPIO1_D[16]     ; PIN_AA7       ; QSF Assignment ;
; Location ;                ;              ; GPIO1_D[17]     ; PIN_AB7       ; QSF Assignment ;
; Location ;                ;              ; GPIO1_D[18]     ; PIN_T14       ; QSF Assignment ;
; Location ;                ;              ; GPIO1_D[19]     ; PIN_R14       ; QSF Assignment ;
; Location ;                ;              ; GPIO1_D[1]      ; PIN_AB20      ; QSF Assignment ;
; Location ;                ;              ; GPIO1_D[2]      ; PIN_AA19      ; QSF Assignment ;
; Location ;                ;              ; GPIO1_D[3]      ; PIN_AB19      ; QSF Assignment ;
; Location ;                ;              ; GPIO1_D[4]      ; PIN_AB18      ; QSF Assignment ;
; Location ;                ;              ; GPIO1_D[5]      ; PIN_AA18      ; QSF Assignment ;
; Location ;                ;              ; GPIO1_D[6]      ; PIN_AA17      ; QSF Assignment ;
; Location ;                ;              ; GPIO1_D[7]      ; PIN_AB17      ; QSF Assignment ;
; Location ;                ;              ; GPIO1_D[8]      ; PIN_Y17       ; QSF Assignment ;
; Location ;                ;              ; GPIO1_D[9]      ; PIN_W17       ; QSF Assignment ;
; Location ;                ;              ; LCD_BLON        ; PIN_F21       ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[0]     ; PIN_D22       ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[1]     ; PIN_D21       ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[2]     ; PIN_C22       ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[3]     ; PIN_C21       ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[4]     ; PIN_B22       ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[5]     ; PIN_B21       ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[6]     ; PIN_D20       ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[7]     ; PIN_C20       ; QSF Assignment ;
; Location ;                ;              ; LCD_EN          ; PIN_E21       ; QSF Assignment ;
; Location ;                ;              ; LCD_RS          ; PIN_F22       ; QSF Assignment ;
; Location ;                ;              ; LCD_RW          ; PIN_E22       ; QSF Assignment ;
; Location ;                ;              ; LEDG[3]         ; PIN_H1        ; QSF Assignment ;
; Location ;                ;              ; LEDG[4]         ; PIN_F2        ; QSF Assignment ;
; Location ;                ;              ; LEDG[5]         ; PIN_E1        ; QSF Assignment ;
; Location ;                ;              ; LEDG[6]         ; PIN_C1        ; QSF Assignment ;
; Location ;                ;              ; LEDG[7]         ; PIN_C2        ; QSF Assignment ;
; Location ;                ;              ; LEDG[8]         ; PIN_B2        ; QSF Assignment ;
; Location ;                ;              ; LEDG[9]         ; PIN_B1        ; QSF Assignment ;
; Location ;                ;              ; PS2_KBCLK       ; PIN_P22       ; QSF Assignment ;
; Location ;                ;              ; PS2_KBDAT       ; PIN_P21       ; QSF Assignment ;
; Location ;                ;              ; PS2_MSCLK       ; PIN_R21       ; QSF Assignment ;
; Location ;                ;              ; PS2_MSDAT       ; PIN_R22       ; QSF Assignment ;
; Location ;                ;              ; SD_CLK          ; PIN_Y21       ; QSF Assignment ;
; Location ;                ;              ; SD_CMD          ; PIN_Y22       ; QSF Assignment ;
; Location ;                ;              ; SD_DAT0         ; PIN_AA22      ; QSF Assignment ;
; Location ;                ;              ; SD_DAT3         ; PIN_W21       ; QSF Assignment ;
; Location ;                ;              ; SD_WP_N         ; PIN_W20       ; QSF Assignment ;
; Location ;                ;              ; SW[5]           ; PIN_J7        ; QSF Assignment ;
; Location ;                ;              ; SW[6]           ; PIN_H7        ; QSF Assignment ;
; Location ;                ;              ; SW[7]           ; PIN_E3        ; QSF Assignment ;
; Location ;                ;              ; SW[8]           ; PIN_E4        ; QSF Assignment ;
; Location ;                ;              ; UART_CTS        ; PIN_V21       ; QSF Assignment ;
; Location ;                ;              ; UART_RTS        ; PIN_V22       ; QSF Assignment ;
; Location ;                ;              ; UART_RXD        ; PIN_U22       ; QSF Assignment ;
; Location ;                ;              ; UART_TXD        ; PIN_U21       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[0]        ; PIN_K22       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[1]        ; PIN_K21       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[2]        ; PIN_J22       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[3]        ; PIN_K18       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[0]        ; PIN_H22       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[1]        ; PIN_J17       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[2]        ; PIN_K17       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[3]        ; PIN_J21       ; QSF Assignment ;
; Location ;                ;              ; VGA_HS          ; PIN_L21       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[0]        ; PIN_H19       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[1]        ; PIN_H17       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[2]        ; PIN_H20       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[3]        ; PIN_H21       ; QSF Assignment ;
; Location ;                ;              ; VGA_VS          ; PIN_L22       ; QSF Assignment ;
+----------+----------------+--------------+-----------------+---------------+----------------+


+-----------------------------------------------+
; Incremental Compilation Preservation Summary  ;
+-------------------------+---------------------+
; Type                    ; Value               ;
+-------------------------+---------------------+
; Netlist                 ;                     ;
;     -- Requested        ; 0 / 0 ( 0.00 % )    ;
;     -- Achieved         ; 0 / 0 ( 0.00 % )    ;
;                         ;                     ;
; Placement               ;                     ;
;     -- Requested        ; 0 / 7039 ( 0.00 % ) ;
;     -- Achieved         ; 0 / 7039 ( 0.00 % ) ;
;                         ;                     ;
; Routing (by Connection) ;                     ;
;     -- Requested        ; 0 / 0 ( 0.00 % )    ;
;     -- Achieved         ; 0 / 0 ( 0.00 % )    ;
+-------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                       ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+
; Partition Name ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+
; Top            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;          ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+


+--------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                             ;
+----------------+---------+-------------------+-------------------------+-------------------+
; Partition Name ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+----------------+---------+-------------------+-------------------------+-------------------+
; Top            ; 7039    ; 0                 ; N/A                     ; Source File       ;
+----------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/temp/DDDDDDDDDSSS/My_DDS.pin.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                                                                                                                        ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                                                  ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total logic elements                        ; 6,733 / 15,408 ( 44 % )                                                                                                                                ;
;     -- Combinational with no register       ; 6590                                                                                                                                                   ;
;     -- Register only                        ; 0                                                                                                                                                      ;
;     -- Combinational with a register        ; 143                                                                                                                                                    ;
;                                             ;                                                                                                                                                        ;
; Logic element usage by number of LUT inputs ;                                                                                                                                                        ;
;     -- 4 input functions                    ; 1754                                                                                                                                                   ;
;     -- 3 input functions                    ; 1850                                                                                                                                                   ;
;     -- <=2 input functions                  ; 3129                                                                                                                                                   ;
;     -- Register only                        ; 0                                                                                                                                                      ;
;                                             ;                                                                                                                                                        ;
; Logic elements by mode                      ;                                                                                                                                                        ;
;     -- normal mode                          ; 4844                                                                                                                                                   ;
;     -- arithmetic mode                      ; 1889                                                                                                                                                   ;
;                                             ;                                                                                                                                                        ;
; Total registers*                            ; 143 / 17,068 ( < 1 % )                                                                                                                                 ;
;     -- Dedicated logic registers            ; 143 / 15,408 ( < 1 % )                                                                                                                                 ;
;     -- I/O registers                        ; 0 / 1,660 ( 0 % )                                                                                                                                      ;
;                                             ;                                                                                                                                                        ;
; Total LABs:  partially or completely used   ; 503 / 963 ( 52 % )                                                                                                                                     ;
; User inserted logic elements                ; 0                                                                                                                                                      ;
; Virtual pins                                ; 0                                                                                                                                                      ;
; I/O pins                                    ; 58 / 347 ( 17 % )                                                                                                                                      ;
;     -- Clock pins                           ; 1 / 8 ( 13 % )                                                                                                                                         ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )                                                                                                                                          ;
; Global signals                              ; 2                                                                                                                                                      ;
; M9Ks                                        ; 4 / 56 ( 7 % )                                                                                                                                         ;
; Total block memory bits                     ; 30,720 / 516,096 ( 6 % )                                                                                                                               ;
; Total block memory implementation bits      ; 36,864 / 516,096 ( 7 % )                                                                                                                               ;
; Embedded Multiplier 9-bit elements          ; 4 / 112 ( 4 % )                                                                                                                                        ;
; PLLs                                        ; 1 / 4 ( 25 % )                                                                                                                                         ;
; Global clocks                               ; 2 / 20 ( 10 % )                                                                                                                                        ;
; JTAGs                                       ; 0 / 1 ( 0 % )                                                                                                                                          ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                                                                                                                                          ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                                                                                                                                          ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )                                                                                                                                          ;
; Average interconnect usage (total/H/V)      ; 15% / 14% / 16%                                                                                                                                        ;
; Peak interconnect usage (total/H/V)         ; 30% / 26% / 36%                                                                                                                                        ;
; Maximum fan-out node                        ; altpll0:inst4|altpll:altpll_component|altpll_hua2:auto_generated|clk[0]~clkctrl                                                                        ;
; Maximum fan-out                             ; 147                                                                                                                                                    ;
; Highest non-global fan-out signal           ; DDS_hzh:inst|shumaguan:U4|lpm_divide:Div0|lpm_divide_djm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_69f:divider|add_sub_21_result_int[21]~30 ;
; Highest non-global fan-out                  ; 78                                                                                                                                                     ;
; Total fan-out                               ; 18718                                                                                                                                                  ;
; Average fan-out                             ; 2.67                                                                                                                                                   ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                     ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; BUTTON[0] ; H2    ; 1        ; 0            ; 21           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; BUTTON[1] ; G3    ; 1        ; 0            ; 23           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; BUTTON[2] ; F1    ; 1        ; 0            ; 23           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; CLOCK_50  ; G21   ; 6        ; 41           ; 15           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[0]     ; J6    ; 1        ; 0            ; 24           ; 0            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[1]     ; H5    ; 1        ; 0            ; 27           ; 0            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[2]     ; H6    ; 1        ; 0            ; 25           ; 21           ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[3]     ; G4    ; 1        ; 0            ; 23           ; 7            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[4]     ; G5    ; 1        ; 0            ; 27           ; 21           ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[9]     ; D2    ; 1        ; 0            ; 25           ; 0            ; 30                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; areset    ; F16   ; 7        ; 39           ; 29           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+----------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+----------------------+---------------------+
; GPIO1_D[20] ; U12   ; 4        ; 26           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; GPIO1_D[21] ; T12   ; 4        ; 28           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; GPIO1_D[22] ; R11   ; 3        ; 3            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; GPIO1_D[23] ; R12   ; 3        ; 5            ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; GPIO1_D[24] ; U10   ; 3        ; 14           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; GPIO1_D[25] ; T10   ; 3        ; 14           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; GPIO1_D[26] ; U9    ; 3        ; 9            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; GPIO1_D[27] ; T9    ; 3        ; 1            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; GPIO1_D[28] ; Y7    ; 3        ; 9            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; GPIO1_D[29] ; U8    ; 3        ; 3            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; GPIO1_D[30] ; V6    ; 3        ; 1            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; GPIO1_D[31] ; V7    ; 3        ; 7            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; HEX0_DP     ; D13   ; 7        ; 23           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; HEX0_D[0]   ; E11   ; 7        ; 21           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; HEX0_D[1]   ; F11   ; 7        ; 21           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; HEX0_D[2]   ; H12   ; 7        ; 26           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; HEX0_D[3]   ; H13   ; 7        ; 28           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; HEX0_D[4]   ; G12   ; 7        ; 26           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; HEX0_D[5]   ; F12   ; 7        ; 28           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; HEX0_D[6]   ; F13   ; 7        ; 26           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1_DP     ; B15   ; 7        ; 26           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1_D[0]   ; A13   ; 7        ; 21           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1_D[1]   ; B13   ; 7        ; 21           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1_D[2]   ; C13   ; 7        ; 23           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1_D[3]   ; A14   ; 7        ; 23           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1_D[4]   ; B14   ; 7        ; 23           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1_D[5]   ; E14   ; 7        ; 28           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1_D[6]   ; A15   ; 7        ; 26           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; HEX2_DP     ; A18   ; 7        ; 32           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; HEX2_D[0]   ; D15   ; 7        ; 32           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; HEX2_D[1]   ; A16   ; 7        ; 30           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; HEX2_D[2]   ; B16   ; 7        ; 28           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; HEX2_D[3]   ; E15   ; 7        ; 30           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; HEX2_D[4]   ; A17   ; 7        ; 30           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; HEX2_D[5]   ; B17   ; 7        ; 30           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; HEX2_D[6]   ; F14   ; 7        ; 37           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; HEX3_DP     ; G16   ; 7        ; 39           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; HEX3_D[0]   ; B18   ; 7        ; 32           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; HEX3_D[1]   ; F15   ; 7        ; 39           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; HEX3_D[2]   ; A19   ; 7        ; 32           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; HEX3_D[3]   ; B19   ; 7        ; 32           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; HEX3_D[4]   ; C19   ; 7        ; 37           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; HEX3_D[5]   ; D19   ; 7        ; 37           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; HEX3_D[6]   ; G15   ; 7        ; 39           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; LEDG[0]     ; J1    ; 1        ; 0            ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; LEDG[1]     ; J2    ; 1        ; 0            ; 20           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; LEDG[2]     ; J3    ; 1        ; 0            ; 21           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                    ;
+----------+----------------------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                               ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+----------------------------------------+--------------------------+-------------------------+---------------------------+
; D1       ; DIFFIO_L4n, DATA1, ASDO                ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; E2       ; DIFFIO_L6p, FLASH_nCE, nCSO            ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; K6       ; nSTATUS                                ; -                        ; -                       ; Dedicated Programming Pin ;
; K2       ; DCLK                                   ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; K1       ; DATA0                                  ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; K5       ; nCONFIG                                ; -                        ; -                       ; Dedicated Programming Pin ;
; L3       ; nCE                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; M18      ; CONF_DONE                              ; -                        ; -                       ; Dedicated Programming Pin ;
; M17      ; MSEL0                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; L18      ; MSEL1                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; L17      ; MSEL2                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; K20      ; MSEL3                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; K22      ; DIFFIO_R16n, nCEO                      ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; B18      ; DIFFIO_T27p, PADD0                     ; Use as regular IO        ; HEX3_D[0]               ; Dual Purpose Pin          ;
; A17      ; DIFFIO_T25n, PADD1                     ; Use as regular IO        ; HEX2_D[4]               ; Dual Purpose Pin          ;
; B17      ; DIFFIO_T25p, PADD2                     ; Use as regular IO        ; HEX2_D[5]               ; Dual Purpose Pin          ;
; E14      ; DIFFIO_T23n, PADD3                     ; Use as regular IO        ; HEX1_D[5]               ; Dual Purpose Pin          ;
; F13      ; DIFFIO_T21p, PADD4, DQS2T/CQ3T,DPCLK8  ; Use as regular IO        ; HEX0_D[6]               ; Dual Purpose Pin          ;
; A15      ; DIFFIO_T20n, PADD5                     ; Use as regular IO        ; HEX1_D[6]               ; Dual Purpose Pin          ;
; B15      ; DIFFIO_T20p, PADD6                     ; Use as regular IO        ; HEX1_DP                 ; Dual Purpose Pin          ;
; C13      ; DIFFIO_T19n, PADD7                     ; Use as regular IO        ; HEX1_D[2]               ; Dual Purpose Pin          ;
; D13      ; DIFFIO_T19p, PADD8                     ; Use as regular IO        ; HEX0_DP                 ; Dual Purpose Pin          ;
; A14      ; DIFFIO_T18n, PADD9                     ; Use as regular IO        ; HEX1_D[3]               ; Dual Purpose Pin          ;
; B14      ; DIFFIO_T18p, PADD10                    ; Use as regular IO        ; HEX1_D[4]               ; Dual Purpose Pin          ;
; A13      ; DIFFIO_T17n, PADD11                    ; Use as regular IO        ; HEX1_D[0]               ; Dual Purpose Pin          ;
; B13      ; DIFFIO_T17p, PADD12, DQS4T/CQ5T,DPCLK9 ; Use as regular IO        ; HEX1_D[1]               ; Dual Purpose Pin          ;
; E11      ; DIFFIO_T16n, PADD13                    ; Use as regular IO        ; HEX0_D[0]               ; Dual Purpose Pin          ;
; F11      ; DIFFIO_T16p, PADD14                    ; Use as regular IO        ; HEX0_D[1]               ; Dual Purpose Pin          ;
+----------+----------------------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 16 / 33 ( 48 % ) ; 2.5V          ; --           ;
; 2        ; 0 / 48 ( 0 % )   ; 2.5V          ; --           ;
; 3        ; 10 / 46 ( 22 % ) ; 2.5V          ; --           ;
; 4        ; 2 / 41 ( 5 % )   ; 2.5V          ; --           ;
; 5        ; 0 / 46 ( 0 % )   ; 2.5V          ; --           ;
; 6        ; 2 / 43 ( 5 % )   ; 2.5V          ; --           ;
; 7        ; 33 / 47 ( 70 % ) ; 2.5V          ; --           ;
; 8        ; 0 / 43 ( 0 % )   ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A3       ; 354        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A4       ; 350        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A5       ; 345        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A6       ; 336        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A7       ; 334        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A8       ; 332        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A9       ; 328        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A10      ; 326        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A11      ; 321        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A12      ; 319        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A13      ; 314        ; 7        ; HEX1_D[0]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 312        ; 7        ; HEX1_D[3]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 307        ; 7        ; HEX1_D[6]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ; 298        ; 7        ; HEX2_D[1]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A17      ; 296        ; 7        ; HEX2_D[4]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A18      ; 291        ; 7        ; HEX2_DP                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A19      ; 290        ; 7        ; HEX3_D[2]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A20      ; 284        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A21      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A22      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 76         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA2      ; 75         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA3      ; 102        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA4      ; 106        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA5      ; 108        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA6      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA7      ; 115        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA8      ; 123        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA9      ; 126        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA10     ; 132        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA11     ; 134        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA12     ; 136        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA13     ; 138        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA14     ; 140        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA15     ; 145        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA16     ; 149        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA17     ; 151        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA18     ; 163        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA19     ; 164        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA20     ; 169        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA21     ; 179        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA22     ; 178        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB1      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB2      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB3      ; 103        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB4      ; 107        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB5      ; 109        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB6      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB7      ; 116        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB8      ; 124        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB9      ; 127        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB10     ; 133        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB11     ; 135        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB12     ; 137        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB13     ; 139        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB14     ; 141        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB15     ; 146        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB16     ; 150        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB17     ; 152        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB18     ; 162        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB19     ; 165        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB20     ; 170        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB21     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB22     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ; 2          ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B2       ; 1          ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B3       ; 355        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B4       ; 351        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B5       ; 346        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B6       ; 337        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B7       ; 335        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B8       ; 333        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B9       ; 329        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B10      ; 327        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B11      ; 322        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B12      ; 320        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B13      ; 315        ; 7        ; HEX1_D[1]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 313        ; 7        ; HEX1_D[4]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ; 308        ; 7        ; HEX1_DP                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B16      ; 299        ; 7        ; HEX2_D[2]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B17      ; 297        ; 7        ; HEX2_D[5]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B18      ; 292        ; 7        ; HEX3_D[0]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B19      ; 289        ; 7        ; HEX3_D[3]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B20      ; 285        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B21      ; 269        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B22      ; 268        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C1       ; 7          ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C2       ; 6          ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C3       ; 358        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C4       ; 359        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 349        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C7       ; 340        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C8       ; 339        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C10      ; 330        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ; 309        ; 7        ; HEX1_D[2]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C15      ; 300        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C17      ; 286        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C19      ; 282        ; 7        ; HEX3_D[4]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C20      ; 270        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C21      ; 267        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C22      ; 266        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D1       ; 9          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D2       ; 8          ; 1        ; SW[9]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D5       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D6       ; 356        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D10      ; 324        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D11      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D12      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D13      ; 310        ; 7        ; HEX0_DP                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D14      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D15      ; 293        ; 7        ; HEX2_D[0]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D17      ; 281        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D18      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D19      ; 283        ; 7        ; HEX3_D[5]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D20      ; 271        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D21      ; 261        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D22      ; 260        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E1       ; 14         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E2       ; 13         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; E3       ; 5          ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E4       ; 4          ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E5       ; 363        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E6       ; 362        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E7       ; 357        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E8       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E9       ; 338        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E10      ; 325        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E11      ; 317        ; 7        ; HEX0_D[0]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ; 316        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E13      ; 311        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E14      ; 301        ; 7        ; HEX1_D[5]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E15      ; 294        ; 7        ; HEX2_D[3]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E16      ; 275        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E17      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E18      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E21      ; 256        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E22      ; 255        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F1       ; 16         ; 1        ; BUTTON[2]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F2       ; 15         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F7       ; 360        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F8       ; 352        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F9       ; 347        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F10      ; 348        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F11      ; 318        ; 7        ; HEX0_D[1]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F12      ; 302        ; 7        ; HEX0_D[5]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F13      ; 306        ; 7        ; HEX0_D[6]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F14      ; 279        ; 7        ; HEX2_D[6]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F15      ; 276        ; 7        ; HEX3_D[1]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F16      ; 274        ; 7        ; areset                                                    ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F17      ; 272        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F18      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F19      ; 263        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F20      ; 262        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F21      ; 251        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F22      ; 250        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G1       ; 39         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G2       ; 38         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G3       ; 18         ; 1        ; BUTTON[1]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G4       ; 17         ; 1        ; SW[3]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G5       ; 3          ; 1        ; SW[4]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G6       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G7       ; 361        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G8       ; 353        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G9       ; 342        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G10      ; 341        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G11      ; 331        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G12      ; 305        ; 7        ; HEX0_D[4]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G13      ; 295        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G14      ; 280        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G15      ; 278        ; 7        ; HEX3_D[6]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G16      ; 277        ; 7        ; HEX3_DP                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G17      ; 273        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G18      ; 264        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G21      ; 226        ; 6        ; CLOCK_50                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G22      ; 225        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H1       ; 26         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H2       ; 25         ; 1        ; BUTTON[0]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H5       ; 0          ; 1        ; SW[1]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H6       ; 11         ; 1        ; SW[2]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H7       ; 10         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ; 344        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H10      ; 343        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H11      ; 323        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H12      ; 304        ; 7        ; HEX0_D[2]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; H13      ; 303        ; 7        ; HEX0_D[3]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; H14      ; 288        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H15      ; 287        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H16      ; 259        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H17      ; 265        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H18      ; 257        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H19      ; 254        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H20      ; 253        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H21      ; 246        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H22      ; 245        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J1       ; 29         ; 1        ; LEDG[0]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 28         ; 1        ; LEDG[1]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ; 27         ; 1        ; LEDG[2]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J4       ; 24         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 12         ; 1        ; SW[0]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J7       ; 22         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J15      ; 238        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J16      ; 243        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J17      ; 258        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J18      ; 249        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J20      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J21      ; 242        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J22      ; 241        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K1       ; 31         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; K2       ; 30         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; K3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K5       ; 32         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K6       ; 19         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ; 23         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K8       ; 21         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ; 236        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K16      ; 244        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K17      ; 247        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K18      ; 248        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K19      ; 237        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K20      ; 231        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 240        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K22      ; 239        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L1       ; 35         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; L2       ; 34         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; L3       ; 37         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L4       ; 36         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; L5       ; 33         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ; 42         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L7       ; 50         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L8       ; 20         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ; 233        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L16      ; 232        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L17      ; 230        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ; 229        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L21      ; 235        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L22      ; 234        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M1       ; 45         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M2       ; 44         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M3       ; 47         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M4       ; 46         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M5       ; 51         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M6       ; 43         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M7       ; 65         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M8       ; 66         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ; 195        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M16      ; 222        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M17      ; 228        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M18      ; 227        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M19      ; 221        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M20      ; 220        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M21      ; 219        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M22      ; 218        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N1       ; 49         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N2       ; 48         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N5       ; 56         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N6       ; 64         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N7       ; 73         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N8       ; 67         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ; 189        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N15      ; 196        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N16      ; 205        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N17      ; 214        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N18      ; 215        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N19      ; 213        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N20      ; 212        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N21      ; 217        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N22      ; 216        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P1       ; 53         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P2       ; 52         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P3       ; 58         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P4       ; 57         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P5       ; 63         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P6       ; 79         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P7       ; 74         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P8       ; 86         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ; 180        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P15      ; 192        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P16      ; 193        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P17      ; 197        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P18      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ; 208        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P21      ; 211        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P22      ; 210        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R1       ; 55         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R2       ; 54         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; R5       ; 80         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R6       ; 83         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R7       ; 84         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R8       ; 87         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R9       ; 88         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R10      ; 90         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R11      ; 97         ; 3        ; GPIO1_D[22]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R12      ; 98         ; 3        ; GPIO1_D[23]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R13      ; 153        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R14      ; 175        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R15      ; 176        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R16      ; 172        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R17      ; 194        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R18      ; 203        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R19      ; 204        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R20      ; 200        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R21      ; 207        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R22      ; 206        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T1       ; 41         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T2       ; 40         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T3       ; 72         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T4       ; 81         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T5       ; 82         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T6       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T7       ; 85         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T8       ; 89         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T9       ; 91         ; 3        ; GPIO1_D[27]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T10      ; 121        ; 3        ; GPIO1_D[25]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T11      ; 125        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T12      ; 148        ; 4        ; GPIO1_D[21]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T14      ; 160        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T15      ; 161        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T16      ; 171        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T17      ; 181        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T18      ; 182        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 224        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T22      ; 223        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U1       ; 60         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U2       ; 59         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U6       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U7       ; 94         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U8       ; 95         ; 3        ; GPIO1_D[29]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; U9       ; 112        ; 3        ; GPIO1_D[26]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; U10      ; 122        ; 3        ; GPIO1_D[24]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; U11      ; 128        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U12      ; 147        ; 4        ; GPIO1_D[20]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; U13      ; 156        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U14      ; 174        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U15      ; 173        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U18      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U19      ; 188        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U20      ; 187        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U21      ; 202        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U22      ; 201        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V1       ; 62         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V2       ; 61         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V3       ; 78         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V4       ; 77         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V5       ; 93         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V6       ; 92         ; 3        ; GPIO1_D[30]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; V7       ; 105        ; 3        ; GPIO1_D[31]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; V8       ; 113        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V9       ; 119        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V10      ; 120        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V11      ; 129        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V12      ; 142        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V13      ; 154        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V14      ; 157        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V15      ; 158        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V16      ; 168        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V17      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 199        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V22      ; 198        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W1       ; 69         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W2       ; 68         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W5       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W6       ; 104        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W7       ; 110        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W8       ; 114        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W9       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W10      ; 130        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W11      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W12      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W13      ; 143        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W14      ; 155        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W15      ; 159        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W17      ; 166        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W18      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W19      ; 184        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W20      ; 183        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W21      ; 191        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W22      ; 190        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y1       ; 71         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y2       ; 70         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y3       ; 99         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y4       ; 96         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y6       ; 101        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y7       ; 111        ; 3        ; GPIO1_D[28]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y8       ; 117        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 131        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 144        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y14      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y17      ; 167        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y21      ; 186        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y22      ; 185        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                           ;
+-------------------------------+-----------------------------------------------------------------------+
; Name                          ; altpll0:inst4|altpll:altpll_component|altpll_hua2:auto_generated|pll1 ;
+-------------------------------+-----------------------------------------------------------------------+
; SDC pin name                  ; inst4|altpll_component|auto_generated|pll1                            ;
; PLL mode                      ; Normal                                                                ;
; Compensate clock              ; clock0                                                                ;
; Compensated input/output pins ; --                                                                    ;
; Switchover type               ; --                                                                    ;
; Input frequency 0             ; 50.0 MHz                                                              ;
; Input frequency 1             ; --                                                                    ;
; Nominal PFD frequency         ; 50.0 MHz                                                              ;
; Nominal VCO frequency         ; 599.9 MHz                                                             ;
; VCO post scale                ; 2                                                                     ;
; VCO frequency control         ; Auto                                                                  ;
; VCO phase shift step          ; 208 ps                                                                ;
; VCO multiply                  ; --                                                                    ;
; VCO divide                    ; --                                                                    ;
; Freq min lock                 ; 25.0 MHz                                                              ;
; Freq max lock                 ; 54.18 MHz                                                             ;
; M VCO Tap                     ; 0                                                                     ;
; M Initial                     ; 1                                                                     ;
; M value                       ; 12                                                                    ;
; N value                       ; 1                                                                     ;
; Charge pump current           ; setting 1                                                             ;
; Loop filter resistance        ; setting 27                                                            ;
; Loop filter capacitance       ; setting 0                                                             ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                    ;
; Real time reconfigurable      ; Off                                                                   ;
; Scan chain MIF file           ; --                                                                    ;
; Preserve PLL counter order    ; Off                                                                   ;
; PLL location                  ; PLL_2                                                                 ;
; Inclk0 signal                 ; CLOCK_50                                                              ;
; Inclk1 signal                 ; --                                                                    ;
; Inclk0 signal type            ; Dedicated Pin                                                         ;
; Inclk1 signal type            ; --                                                                    ;
+-------------------------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+
; Name                                                                    ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                      ;
+-------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+
; altpll0:inst4|altpll:altpll_component|altpll_hua2:auto_generated|clk[0] ; clock0       ; 3    ; 1   ; 150.0 MHz        ; 0 (0 ps)    ; 11.25 (208 ps)   ; 50/50      ; C0      ; 4             ; 2/2 Even   ; --            ; 1       ; 0       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; altpll0:inst4|altpll:altpll_component|altpll_hua2:auto_generated|clk[1] ; clock1       ; 1    ; 1   ; 50.0 MHz         ; 0 (0 ps)    ; 3.75 (208 ps)    ; 50/50      ; C1      ; 12            ; 6/6 Even   ; --            ; 1       ; 0       ; inst4|altpll_component|auto_generated|pll1|clk[1] ;
+-------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.0-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.0-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 3.0-V PCI                        ; 10 pF ; Not Available                      ;
; 3.0-V PCI-X                      ; 10 pF ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 1.2 V                            ; 0 pF  ; Not Available                      ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 2.5-V SSTL Class I  ; 0 pF  ; (See SSTL-2)                       ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; 1.2-V HSTL Class I               ; 0 pF  ; Not Available                      ;
; Differential 1.2-V HSTL Class I  ; 0 pF  ; Not Available                      ;
; 1.2-V HSTL Class II              ; 0 pF  ; Not Available                      ;
; Differential 1.2-V HSTL Class II ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; LVDS_E_3R                        ; 0 pF  ; Not Available                      ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS_E_1R                        ; 0 pF  ; Not Available                      ;
; RSDS_E_3R                        ; 0 pF  ; Not Available                      ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS_E_3R                   ; 0 pF  ; Not Available                      ;
; PPDS                             ; 0 pF  ; Not Available                      ;
; PPDS_E_3R                        ; 0 pF  ; Not Available                      ;
; Bus LVDS                         ; 0 pF  ; Not Available                      ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                               ; Library Name ;
+-------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+
; |My_DDS                                         ; 6733 (1)    ; 143 (0)                   ; 0 (0)         ; 30720       ; 4    ; 4            ; 0       ; 2         ; 58   ; 0            ; 6590 (1)     ; 0 (0)             ; 143 (0)          ; |My_DDS                                                                                                                           ; work         ;
;    |DDS_hzh:inst|                               ; 6732 (0)    ; 143 (0)                   ; 0 (0)         ; 30720       ; 4    ; 4            ; 0       ; 2         ; 0    ; 0            ; 6589 (0)     ; 0 (0)             ; 143 (0)          ; |My_DDS|DDS_hzh:inst                                                                                                              ;              ;
;       |boxing:U5|                               ; 11 (11)     ; 10 (10)                   ; 0 (0)         ; 30720       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 10 (10)          ; |My_DDS|DDS_hzh:inst|boxing:U5                                                                                                    ;              ;
;          |fangbo:M2|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 10240       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|boxing:U5|fangbo:M2                                                                                          ;              ;
;             |altsyncram:altsyncram_component|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 10240       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|boxing:U5|fangbo:M2|altsyncram:altsyncram_component                                                          ;              ;
;                |altsyncram_q3a1:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 10240       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|boxing:U5|fangbo:M2|altsyncram:altsyncram_component|altsyncram_q3a1:auto_generated                           ;              ;
;          |sanjiao:M3|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 10240       ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|boxing:U5|sanjiao:M3                                                                                         ;              ;
;             |altsyncram:altsyncram_component|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 10240       ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|boxing:U5|sanjiao:M3|altsyncram:altsyncram_component                                                         ;              ;
;                |altsyncram_i7a1:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 10240       ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|boxing:U5|sanjiao:M3|altsyncram:altsyncram_component|altsyncram_i7a1:auto_generated                          ;              ;
;          |sin:M1|                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 10240       ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|boxing:U5|sin:M1                                                                                             ;              ;
;             |altsyncram:altsyncram_component|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 10240       ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|boxing:U5|sin:M1|altsyncram:altsyncram_component                                                             ;              ;
;                |altsyncram_nq91:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 10240       ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|boxing:U5|sin:M1|altsyncram:altsyncram_component|altsyncram_nq91:auto_generated                              ;              ;
;       |control:U2|                              ; 73 (73)     ; 37 (37)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (36)      ; 0 (0)             ; 37 (37)          ; |My_DDS|DDS_hzh:inst|control:U2                                                                                                   ;              ;
;       |counter:U3|                              ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |My_DDS|DDS_hzh:inst|counter:U3                                                                                                   ;              ;
;       |key:U1|                                  ; 67 (67)     ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (38)      ; 0 (0)             ; 29 (29)          ; |My_DDS|DDS_hzh:inst|key:U1                                                                                                       ;              ;
;       |shumaguan:U4|                            ; 6549 (116)  ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 6514 (81)    ; 0 (0)             ; 35 (35)          ; |My_DDS|DDS_hzh:inst|shumaguan:U4                                                                                                 ;              ;
;          |lpm_divide:Div0|                      ; 1622 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1622 (0)     ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Div0                                                                                 ;              ;
;             |lpm_divide_djm:auto_generated|     ; 1622 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1622 (0)     ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Div0|lpm_divide_djm:auto_generated                                                   ;              ;
;                |sign_div_unsign_enh:divider|    ; 1622 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1622 (0)     ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Div0|lpm_divide_djm:auto_generated|sign_div_unsign_enh:divider                       ;              ;
;                   |alt_u_div_69f:divider|       ; 1622 (1622) ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1622 (1622)  ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Div0|lpm_divide_djm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_69f:divider ;              ;
;          |lpm_divide:Div1|                      ; 529 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 529 (0)      ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Div1                                                                                 ;              ;
;             |lpm_divide_7jm:auto_generated|     ; 529 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 529 (0)      ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Div1|lpm_divide_7jm:auto_generated                                                   ;              ;
;                |sign_div_unsign_8nh:divider|    ; 529 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 529 (0)      ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider                       ;              ;
;                   |alt_u_div_o8f:divider|       ; 529 (529)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 529 (529)    ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_o8f:divider ;              ;
;          |lpm_divide:Div2|                      ; 620 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 620 (0)      ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Div2                                                                                 ;              ;
;             |lpm_divide_bjm:auto_generated|     ; 620 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 620 (0)      ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Div2|lpm_divide_bjm:auto_generated                                                   ;              ;
;                |sign_div_unsign_cnh:divider|    ; 620 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 620 (0)      ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Div2|lpm_divide_bjm:auto_generated|sign_div_unsign_cnh:divider                       ;              ;
;                   |alt_u_div_39f:divider|       ; 620 (620)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 620 (620)    ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Div2|lpm_divide_bjm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_39f:divider ;              ;
;          |lpm_divide:Div3|                      ; 654 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 654 (0)      ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Div3                                                                                 ;              ;
;             |lpm_divide_8jm:auto_generated|     ; 654 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 654 (0)      ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Div3|lpm_divide_8jm:auto_generated                                                   ;              ;
;                |sign_div_unsign_9nh:divider|    ; 654 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 654 (0)      ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Div3|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider                       ;              ;
;                   |alt_u_div_t8f:divider|       ; 654 (654)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 654 (654)    ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Div3|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider ;              ;
;          |lpm_divide:Div4|                      ; 608 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 608 (0)      ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Div4                                                                                 ;              ;
;             |lpm_divide_4jm:auto_generated|     ; 608 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 608 (0)      ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Div4|lpm_divide_4jm:auto_generated                                                   ;              ;
;                |sign_div_unsign_5nh:divider|    ; 608 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 608 (0)      ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Div4|lpm_divide_4jm:auto_generated|sign_div_unsign_5nh:divider                       ;              ;
;                   |alt_u_div_l8f:divider|       ; 608 (608)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 608 (608)    ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Div4|lpm_divide_4jm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_l8f:divider ;              ;
;          |lpm_divide:Div5|                      ; 510 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 510 (0)      ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Div5                                                                                 ;              ;
;             |lpm_divide_qhm:auto_generated|     ; 510 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 510 (0)      ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Div5|lpm_divide_qhm:auto_generated                                                   ;              ;
;                |sign_div_unsign_rlh:divider|    ; 510 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 510 (0)      ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Div5|lpm_divide_qhm:auto_generated|sign_div_unsign_rlh:divider                       ;              ;
;                   |alt_u_div_16f:divider|       ; 510 (510)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 510 (510)    ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Div5|lpm_divide_qhm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_16f:divider ;              ;
;          |lpm_divide:Div6|                      ; 354 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 354 (0)      ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Div6                                                                                 ;              ;
;             |lpm_divide_nhm:auto_generated|     ; 354 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 354 (0)      ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Div6|lpm_divide_nhm:auto_generated                                                   ;              ;
;                |sign_div_unsign_olh:divider|    ; 354 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 354 (0)      ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Div6|lpm_divide_nhm:auto_generated|sign_div_unsign_olh:divider                       ;              ;
;                   |alt_u_div_r5f:divider|       ; 354 (354)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 354 (354)    ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Div6|lpm_divide_nhm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_r5f:divider ;              ;
;          |lpm_divide:Div7|                      ; 4 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Div7                                                                                 ;              ;
;             |lpm_divide_6gm:auto_generated|     ; 4 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Div7|lpm_divide_6gm:auto_generated                                                   ;              ;
;                |sign_div_unsign_7kh:divider|    ; 4 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Div7|lpm_divide_6gm:auto_generated|sign_div_unsign_7kh:divider                       ;              ;
;                   |alt_u_div_p2f:divider|       ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Div7|lpm_divide_6gm:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_p2f:divider ;              ;
;          |lpm_divide:Mod0|                      ; 136 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 136 (0)      ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Mod0                                                                                 ;              ;
;             |lpm_divide_q9m:auto_generated|     ; 136 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 136 (0)      ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Mod0|lpm_divide_q9m:auto_generated                                                   ;              ;
;                |sign_div_unsign_olh:divider|    ; 136 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 136 (0)      ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Mod0|lpm_divide_q9m:auto_generated|sign_div_unsign_olh:divider                       ;              ;
;                   |alt_u_div_r5f:divider|       ; 136 (136)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 136 (136)    ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Mod0|lpm_divide_q9m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_r5f:divider ;              ;
;          |lpm_divide:Mod1|                      ; 178 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 178 (0)      ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Mod1                                                                                 ;              ;
;             |lpm_divide_q9m:auto_generated|     ; 178 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 178 (0)      ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Mod1|lpm_divide_q9m:auto_generated                                                   ;              ;
;                |sign_div_unsign_olh:divider|    ; 178 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 178 (0)      ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Mod1|lpm_divide_q9m:auto_generated|sign_div_unsign_olh:divider                       ;              ;
;                   |alt_u_div_r5f:divider|       ; 178 (178)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 178 (178)    ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Mod1|lpm_divide_q9m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_r5f:divider ;              ;
;          |lpm_divide:Mod2|                      ; 234 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 234 (0)      ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Mod2                                                                                 ;              ;
;             |lpm_divide_q9m:auto_generated|     ; 234 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 234 (0)      ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Mod2|lpm_divide_q9m:auto_generated                                                   ;              ;
;                |sign_div_unsign_olh:divider|    ; 234 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 234 (0)      ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Mod2|lpm_divide_q9m:auto_generated|sign_div_unsign_olh:divider                       ;              ;
;                   |alt_u_div_r5f:divider|       ; 234 (234)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 234 (234)    ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Mod2|lpm_divide_q9m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_r5f:divider ;              ;
;          |lpm_divide:Mod3|                      ; 276 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 276 (0)      ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Mod3                                                                                 ;              ;
;             |lpm_divide_q9m:auto_generated|     ; 276 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 276 (0)      ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Mod3|lpm_divide_q9m:auto_generated                                                   ;              ;
;                |sign_div_unsign_olh:divider|    ; 276 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 276 (0)      ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Mod3|lpm_divide_q9m:auto_generated|sign_div_unsign_olh:divider                       ;              ;
;                   |alt_u_div_r5f:divider|       ; 276 (276)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 276 (276)    ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Mod3|lpm_divide_q9m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_r5f:divider ;              ;
;          |lpm_divide:Mod4|                      ; 318 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 318 (0)      ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Mod4                                                                                 ;              ;
;             |lpm_divide_q9m:auto_generated|     ; 318 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 318 (0)      ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Mod4|lpm_divide_q9m:auto_generated                                                   ;              ;
;                |sign_div_unsign_olh:divider|    ; 318 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 318 (0)      ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Mod4|lpm_divide_q9m:auto_generated|sign_div_unsign_olh:divider                       ;              ;
;                   |alt_u_div_r5f:divider|       ; 318 (318)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 318 (318)    ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Mod4|lpm_divide_q9m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_r5f:divider ;              ;
;          |lpm_divide:Mod5|                      ; 355 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 355 (0)      ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Mod5                                                                                 ;              ;
;             |lpm_divide_q9m:auto_generated|     ; 355 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 355 (0)      ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Mod5|lpm_divide_q9m:auto_generated                                                   ;              ;
;                |sign_div_unsign_olh:divider|    ; 355 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 355 (0)      ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Mod5|lpm_divide_q9m:auto_generated|sign_div_unsign_olh:divider                       ;              ;
;                   |alt_u_div_r5f:divider|       ; 355 (355)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 355 (355)    ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Mod5|lpm_divide_q9m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_r5f:divider ;              ;
;          |lpm_divide:Mod6|                      ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Mod6                                                                                 ;              ;
;             |lpm_divide_98m:auto_generated|     ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Mod6|lpm_divide_98m:auto_generated                                                   ;              ;
;                |sign_div_unsign_7kh:divider|    ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Mod6|lpm_divide_98m:auto_generated|sign_div_unsign_7kh:divider                       ;              ;
;                   |alt_u_div_p2f:divider|       ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_divide:Mod6|lpm_divide_98m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_p2f:divider ;              ;
;          |lpm_mult:Mult0|                       ; 30 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 30 (0)       ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_mult:Mult0                                                                                  ;              ;
;             |mult_mft:auto_generated|           ; 30 (30)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 30 (30)      ; 0 (0)             ; 0 (0)            ; |My_DDS|DDS_hzh:inst|shumaguan:U4|lpm_mult:Mult0|mult_mft:auto_generated                                                          ;              ;
;    |altpll0:inst4|                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |My_DDS|altpll0:inst4                                                                                                             ;              ;
;       |altpll:altpll_component|                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |My_DDS|altpll0:inst4|altpll:altpll_component                                                                                     ;              ;
;          |altpll_hua2:auto_generated|           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |My_DDS|altpll0:inst4|altpll:altpll_component|altpll_hua2:auto_generated                                                          ;              ;
+-------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                         ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; HEX0_DP     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1_DP     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2_DP     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3_DP     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[31] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[30] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[29] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[28] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[27] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[26] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[25] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[24] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[23] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[22] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[21] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[20] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0_D[6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0_D[5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0_D[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0_D[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0_D[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0_D[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0_D[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1_D[6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1_D[5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1_D[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1_D[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1_D[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1_D[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1_D[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2_D[6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2_D[5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2_D[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2_D[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2_D[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2_D[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2_D[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3_D[6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3_D[5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3_D[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3_D[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3_D[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3_D[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3_D[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; areset      ; Input    ; (6) 2224 ps   ; --            ; --                    ; --  ; --   ;
; CLOCK_50    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; BUTTON[0]   ; Input    ; --            ; (6) 2223 ps   ; --                    ; --  ; --   ;
; BUTTON[2]   ; Input    ; (6) 2223 ps   ; --            ; --                    ; --  ; --   ;
; BUTTON[1]   ; Input    ; (6) 2223 ps   ; --            ; --                    ; --  ; --   ;
; SW[2]       ; Input    ; (6) 2223 ps   ; --            ; --                    ; --  ; --   ;
; SW[4]       ; Input    ; --            ; (6) 2223 ps   ; --                    ; --  ; --   ;
; SW[3]       ; Input    ; --            ; (6) 2223 ps   ; --                    ; --  ; --   ;
; SW[0]       ; Input    ; --            ; (6) 2223 ps   ; --                    ; --  ; --   ;
; SW[1]       ; Input    ; (6) 2223 ps   ; --            ; --                    ; --  ; --   ;
; SW[9]       ; Input    ; --            ; (6) 2223 ps   ; --                    ; --  ; --   ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+


+------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                             ;
+------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                          ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------+-------------------+---------+
; areset                                                                       ;                   ;         ;
;      - altpll0:inst4|altpll:altpll_component|altpll_hua2:auto_generated|pll1 ; 0                 ; 6       ;
; CLOCK_50                                                                     ;                   ;         ;
; BUTTON[0]                                                                    ;                   ;         ;
;      - DDS_hzh:inst|key:U1|keyout~0                                          ; 1                 ; 6       ;
;      - DDS_hzh:inst|key:U1|Equal0~0                                          ; 1                 ; 6       ;
; BUTTON[2]                                                                    ;                   ;         ;
;      - DDS_hzh:inst|key:U1|keyout~1                                          ; 0                 ; 6       ;
;      - DDS_hzh:inst|key:U1|Equal0~0                                          ; 0                 ; 6       ;
; BUTTON[1]                                                                    ;                   ;         ;
;      - DDS_hzh:inst|key:U1|keyout~2                                          ; 0                 ; 6       ;
;      - DDS_hzh:inst|key:U1|Equal0~0                                          ; 0                 ; 6       ;
; SW[2]                                                                        ;                   ;         ;
;      - DDS_hzh:inst|control:U2|Equal2~0                                      ; 0                 ; 6       ;
;      - DDS_hzh:inst|control:U2|Equal0~0                                      ; 0                 ; 6       ;
;      - DDS_hzh:inst|control:U2|Add1~5                                        ; 0                 ; 6       ;
;      - DDS_hzh:inst|control:U2|Add1~12                                       ; 0                 ; 6       ;
;      - DDS_hzh:inst|control:U2|single_frc~0                                  ; 0                 ; 6       ;
; SW[4]                                                                        ;                   ;         ;
;      - DDS_hzh:inst|control:U2|Equal1~0                                      ; 1                 ; 6       ;
;      - DDS_hzh:inst|control:U2|Equal4~0                                      ; 1                 ; 6       ;
;      - DDS_hzh:inst|control:U2|Equal0~1                                      ; 1                 ; 6       ;
;      - DDS_hzh:inst|control:U2|Equal3~0                                      ; 1                 ; 6       ;
;      - DDS_hzh:inst|control:U2|single_frc~0                                  ; 1                 ; 6       ;
; SW[3]                                                                        ;                   ;         ;
;      - DDS_hzh:inst|control:U2|Equal1~0                                      ; 1                 ; 6       ;
;      - DDS_hzh:inst|control:U2|Equal4~0                                      ; 1                 ; 6       ;
;      - DDS_hzh:inst|control:U2|Equal0~1                                      ; 1                 ; 6       ;
;      - DDS_hzh:inst|control:U2|Equal3~0                                      ; 1                 ; 6       ;
;      - DDS_hzh:inst|control:U2|Add1~20                                       ; 1                 ; 6       ;
; SW[0]                                                                        ;                   ;         ;
;      - DDS_hzh:inst|control:U2|Equal1~0                                      ; 1                 ; 6       ;
;      - DDS_hzh:inst|control:U2|Equal4~0                                      ; 1                 ; 6       ;
;      - DDS_hzh:inst|control:U2|Equal0~1                                      ; 1                 ; 6       ;
;      - DDS_hzh:inst|control:U2|Equal3~0                                      ; 1                 ; 6       ;
;      - DDS_hzh:inst|control:U2|Add1~20                                       ; 1                 ; 6       ;
; SW[1]                                                                        ;                   ;         ;
;      - DDS_hzh:inst|control:U2|Equal2~0                                      ; 0                 ; 6       ;
;      - DDS_hzh:inst|control:U2|Equal0~0                                      ; 0                 ; 6       ;
;      - DDS_hzh:inst|control:U2|Add1~5                                        ; 0                 ; 6       ;
;      - DDS_hzh:inst|control:U2|Add1~12                                       ; 0                 ; 6       ;
;      - DDS_hzh:inst|control:U2|single_frc~0                                  ; 0                 ; 6       ;
; SW[9]                                                                        ;                   ;         ;
;      - DDS_hzh:inst|control:U2|length[3]~40                                  ; 1                 ; 6       ;
;      - DDS_hzh:inst|control:U2|length[22]~79                                 ; 1                 ; 6       ;
;      - DDS_hzh:inst|control:U2|length[25]~85                                 ; 1                 ; 6       ;
;      - DDS_hzh:inst|control:U2|length[26]~87                                 ; 1                 ; 6       ;
;      - DDS_hzh:inst|control:U2|length[27]~89                                 ; 1                 ; 6       ;
;      - DDS_hzh:inst|control:U2|length[28]~91                                 ; 1                 ; 6       ;
;      - DDS_hzh:inst|control:U2|length[29]~93                                 ; 1                 ; 6       ;
;      - DDS_hzh:inst|control:U2|length[30]~95                                 ; 1                 ; 6       ;
;      - DDS_hzh:inst|control:U2|length[31]~97                                 ; 1                 ; 6       ;
;      - DDS_hzh:inst|control:U2|length[0]~33                                  ; 1                 ; 6       ;
;      - DDS_hzh:inst|control:U2|Add1~6                                        ; 1                 ; 6       ;
;      - DDS_hzh:inst|control:U2|Add1~7                                        ; 1                 ; 6       ;
;      - DDS_hzh:inst|control:U2|Add1~8                                        ; 1                 ; 6       ;
;      - DDS_hzh:inst|control:U2|Add1~9                                        ; 1                 ; 6       ;
;      - DDS_hzh:inst|control:U2|Add1~10                                       ; 1                 ; 6       ;
;      - DDS_hzh:inst|control:U2|Add1~11                                       ; 1                 ; 6       ;
;      - DDS_hzh:inst|control:U2|Add1~13                                       ; 1                 ; 6       ;
;      - DDS_hzh:inst|control:U2|Add1~14                                       ; 1                 ; 6       ;
;      - DDS_hzh:inst|control:U2|Add1~15                                       ; 1                 ; 6       ;
;      - DDS_hzh:inst|control:U2|Add1~16                                       ; 1                 ; 6       ;
;      - DDS_hzh:inst|control:U2|Add1~17                                       ; 1                 ; 6       ;
;      - DDS_hzh:inst|control:U2|Add1~18                                       ; 1                 ; 6       ;
;      - DDS_hzh:inst|control:U2|Add1~19                                       ; 1                 ; 6       ;
;      - DDS_hzh:inst|control:U2|Add1~20                                       ; 1                 ; 6       ;
;      - DDS_hzh:inst|control:U2|Add1~21                                       ; 1                 ; 6       ;
;      - DDS_hzh:inst|control:U2|Add1~23                                       ; 1                 ; 6       ;
;      - DDS_hzh:inst|control:U2|Add1~25                                       ; 1                 ; 6       ;
;      - DDS_hzh:inst|control:U2|Add1~26                                       ; 1                 ; 6       ;
;      - DDS_hzh:inst|control:U2|Add1~27                                       ; 1                 ; 6       ;
;      - DDS_hzh:inst|control:U2|Add1~28                                       ; 1                 ; 6       ;
+------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------+--------------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                    ; Location           ; Fan-Out ; Usage                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------+--------------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                ; PIN_G21            ; 1       ; Clock                   ; no     ; --                   ; --               ; --                        ;
; DDS_hzh:inst|boxing:U5|wavevalue[0]~10                                  ; LCCOMB_X10_Y8_N2   ; 10      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; DDS_hzh:inst|control:U2|Decoder0~0                                      ; LCCOMB_X9_Y8_N0    ; 3       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; DDS_hzh:inst|control:U2|length[16]~72                                   ; LCCOMB_X9_Y8_N26   ; 32      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; DDS_hzh:inst|control:U2|wavemode[0]                                     ; FF_X9_Y8_N11       ; 12      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; DDS_hzh:inst|control:U2|wavemode[0]~1                                   ; LCCOMB_X9_Y8_N12   ; 2       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; DDS_hzh:inst|key:U1|keyout[0]                                           ; FF_X8_Y8_N9        ; 37      ; Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; DDS_hzh:inst|shumaguan:U4|sm_db0[0]~13                                  ; LCCOMB_X31_Y20_N22 ; 7       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; DDS_hzh:inst|shumaguan:U4|sm_db1[6]~21                                  ; LCCOMB_X30_Y19_N0  ; 7       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; DDS_hzh:inst|shumaguan:U4|sm_db2[6]~18                                  ; LCCOMB_X30_Y18_N30 ; 7       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; DDS_hzh:inst|shumaguan:U4|sm_db3[6]~30                                  ; LCCOMB_X30_Y16_N6  ; 7       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; altpll0:inst4|altpll:altpll_component|altpll_hua2:auto_generated|clk[0] ; PLL_2              ; 147     ; Clock                   ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; areset                                                                  ; PIN_F16            ; 1       ; Async. clear            ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------+--------------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                               ;
+-------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                    ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altpll0:inst4|altpll:altpll_component|altpll_hua2:auto_generated|clk[0] ; PLL_2    ; 147     ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; altpll0:inst4|altpll:altpll_component|altpll_hua2:auto_generated|clk[1] ; PLL_2    ; 1       ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
+-------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                   ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; DDS_hzh:inst|shumaguan:U4|lpm_divide:Div0|lpm_divide_djm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_69f:divider|add_sub_41_result_int[21]~30 ; 78      ;
; DDS_hzh:inst|shumaguan:U4|lpm_divide:Div0|lpm_divide_djm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_69f:divider|add_sub_40_result_int[21]~30 ; 78      ;
; DDS_hzh:inst|shumaguan:U4|lpm_divide:Div0|lpm_divide_djm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_69f:divider|add_sub_39_result_int[21]~30 ; 78      ;
; DDS_hzh:inst|shumaguan:U4|lpm_divide:Div0|lpm_divide_djm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_69f:divider|add_sub_38_result_int[21]~30 ; 78      ;
; DDS_hzh:inst|shumaguan:U4|lpm_divide:Div0|lpm_divide_djm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_69f:divider|add_sub_37_result_int[21]~30 ; 78      ;
; DDS_hzh:inst|shumaguan:U4|lpm_divide:Div0|lpm_divide_djm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_69f:divider|add_sub_36_result_int[21]~30 ; 78      ;
; DDS_hzh:inst|shumaguan:U4|lpm_divide:Div0|lpm_divide_djm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_69f:divider|add_sub_35_result_int[21]~30 ; 78      ;
; DDS_hzh:inst|shumaguan:U4|lpm_divide:Div0|lpm_divide_djm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_69f:divider|add_sub_34_result_int[21]~30 ; 78      ;
; DDS_hzh:inst|shumaguan:U4|lpm_divide:Div0|lpm_divide_djm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_69f:divider|add_sub_33_result_int[21]~30 ; 78      ;
; DDS_hzh:inst|shumaguan:U4|lpm_divide:Div0|lpm_divide_djm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_69f:divider|add_sub_32_result_int[21]~30 ; 78      ;
; DDS_hzh:inst|shumaguan:U4|lpm_divide:Div0|lpm_divide_djm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_69f:divider|add_sub_31_result_int[21]~30 ; 78      ;
; DDS_hzh:inst|shumaguan:U4|lpm_divide:Div0|lpm_divide_djm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_69f:divider|add_sub_30_result_int[21]~30 ; 78      ;
; DDS_hzh:inst|shumaguan:U4|lpm_divide:Div0|lpm_divide_djm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_69f:divider|add_sub_29_result_int[21]~30 ; 78      ;
; DDS_hzh:inst|shumaguan:U4|lpm_divide:Div0|lpm_divide_djm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_69f:divider|add_sub_28_result_int[21]~30 ; 78      ;
; DDS_hzh:inst|shumaguan:U4|lpm_divide:Div0|lpm_divide_djm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_69f:divider|add_sub_27_result_int[21]~30 ; 78      ;
; DDS_hzh:inst|shumaguan:U4|lpm_divide:Div0|lpm_divide_djm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_69f:divider|add_sub_26_result_int[21]~30 ; 78      ;
; DDS_hzh:inst|shumaguan:U4|lpm_divide:Div0|lpm_divide_djm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_69f:divider|add_sub_25_result_int[21]~30 ; 78      ;
; DDS_hzh:inst|shumaguan:U4|lpm_divide:Div0|lpm_divide_djm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_69f:divider|add_sub_24_result_int[21]~30 ; 78      ;
; DDS_hzh:inst|shumaguan:U4|lpm_divide:Div0|lpm_divide_djm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_69f:divider|add_sub_23_result_int[21]~30 ; 78      ;
; DDS_hzh:inst|shumaguan:U4|lpm_divide:Div0|lpm_divide_djm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_69f:divider|add_sub_22_result_int[21]~30 ; 78      ;
; DDS_hzh:inst|shumaguan:U4|lpm_divide:Div0|lpm_divide_djm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_69f:divider|add_sub_21_result_int[21]~30 ; 78      ;
; DDS_hzh:inst|shumaguan:U4|lpm_divide:Div0|lpm_divide_djm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_69f:divider|add_sub_20_result_int[21]~30 ; 77      ;
; DDS_hzh:inst|shumaguan:U4|lpm_divide:Div0|lpm_divide_djm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_69f:divider|add_sub_42_result_int[21]~30 ; 73      ;
; DDS_hzh:inst|shumaguan:U4|lpm_divide:Div0|lpm_divide_djm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_69f:divider|add_sub_43_result_int[21]~30 ; 67      ;
; DDS_hzh:inst|shumaguan:U4|lpm_divide:Div0|lpm_divide_djm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_69f:divider|add_sub_19_result_int[20]~28 ; 65      ;
; DDS_hzh:inst|shumaguan:U4|lpm_divide:Div0|lpm_divide_djm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_69f:divider|add_sub_44_result_int[21]~30 ; 61      ;
; DDS_hzh:inst|shumaguan:U4|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_o8f:divider|add_sub_25_result_int[21]~30 ; 59      ;
; DDS_hzh:inst|shumaguan:U4|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_o8f:divider|add_sub_24_result_int[21]~30 ; 59      ;
; DDS_hzh:inst|shumaguan:U4|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_o8f:divider|add_sub_23_result_int[21]~30 ; 59      ;
; DDS_hzh:inst|shumaguan:U4|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_o8f:divider|add_sub_22_result_int[21]~30 ; 59      ;
; DDS_hzh:inst|shumaguan:U4|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_o8f:divider|add_sub_28_result_int[21]~30 ; 58      ;
; DDS_hzh:inst|shumaguan:U4|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_o8f:divider|add_sub_26_result_int[21]~30 ; 56      ;
; DDS_hzh:inst|shumaguan:U4|lpm_divide:Div0|lpm_divide_djm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_69f:divider|add_sub_45_result_int[21]~30 ; 55      ;
; DDS_hzh:inst|shumaguan:U4|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_o8f:divider|add_sub_29_result_int[21]~30 ; 55      ;
; DDS_hzh:inst|shumaguan:U4|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_o8f:divider|add_sub_27_result_int[21]~30 ; 53      ;
; DDS_hzh:inst|shumaguan:U4|lpm_divide:Div2|lpm_divide_bjm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_39f:divider|add_sub_26_result_int[18]~26 ; 53      ;
; DDS_hzh:inst|shumaguan:U4|lpm_divide:Div2|lpm_divide_bjm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_39f:divider|add_sub_25_result_int[18]~26 ; 53      ;
; DDS_hzh:inst|shumaguan:U4|lpm_divide:Div2|lpm_divide_bjm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_39f:divider|add_sub_24_result_int[18]~26 ; 53      ;
; DDS_hzh:inst|shumaguan:U4|lpm_divide:Div2|lpm_divide_bjm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_39f:divider|add_sub_23_result_int[18]~26 ; 53      ;
; DDS_hzh:inst|shumaguan:U4|lpm_divide:Div2|lpm_divide_bjm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_39f:divider|add_sub_22_result_int[18]~26 ; 53      ;
; DDS_hzh:inst|shumaguan:U4|lpm_divide:Div2|lpm_divide_bjm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_39f:divider|add_sub_21_result_int[18]~26 ; 53      ;
; DDS_hzh:inst|shumaguan:U4|lpm_divide:Div2|lpm_divide_bjm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_39f:divider|add_sub_20_result_int[18]~26 ; 53      ;
; DDS_hzh:inst|shumaguan:U4|lpm_divide:Div2|lpm_divide_bjm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_39f:divider|add_sub_19_result_int[18]~26 ; 52      ;
; DDS_hzh:inst|shumaguan:U4|lpm_divide:Div2|lpm_divide_bjm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_39f:divider|add_sub_27_result_int[18]~26 ; 50      ;
; DDS_hzh:inst|shumaguan:U4|lpm_divide:Div2|lpm_divide_bjm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_39f:divider|add_sub_28_result_int[18]~26 ; 47      ;
; DDS_hzh:inst|shumaguan:U4|lpm_divide:Div3|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_27_result_int[15]~22 ; 44      ;
; DDS_hzh:inst|shumaguan:U4|lpm_divide:Div3|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_26_result_int[15]~22 ; 44      ;
; DDS_hzh:inst|shumaguan:U4|lpm_divide:Div3|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_25_result_int[15]~22 ; 44      ;
; DDS_hzh:inst|shumaguan:U4|lpm_divide:Div3|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_24_result_int[15]~22 ; 44      ;
; DDS_hzh:inst|shumaguan:U4|lpm_divide:Div3|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_23_result_int[15]~22 ; 44      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------+--------------------------------------------------------------+
; Name                                                                                                        ; Type ; Mode ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                   ; Location                                                     ;
+-------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------+--------------------------------------------------------------+
; DDS_hzh:inst|boxing:U5|fangbo:M2|altsyncram:altsyncram_component|altsyncram_q3a1:auto_generated|ALTSYNCRAM  ; AUTO ; ROM  ; Single Clock ; 1024         ; 10           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 10240 ; 1024                        ; 10                          ; --                          ; --                          ; 10240               ; 4    ; ../MY_DDS/fangbo.mif  ; M9K_X13_Y9_N0, M9K_X13_Y8_N0, M9K_X13_Y13_N0, M9K_X13_Y11_N0 ;
; DDS_hzh:inst|boxing:U5|sanjiao:M3|altsyncram:altsyncram_component|altsyncram_i7a1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; Single Clock ; 1024         ; 10           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 10240 ; 1024                        ; 10                          ; --                          ; --                          ; 10240               ; 4    ; ../MY_DDS/sanjiao.mif ; M9K_X13_Y9_N0, M9K_X13_Y8_N0, M9K_X13_Y13_N0, M9K_X13_Y11_N0 ;
; DDS_hzh:inst|boxing:U5|sin:M1|altsyncram:altsyncram_component|altsyncram_nq91:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; Single Clock ; 1024         ; 10           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 10240 ; 1024                        ; 10                          ; --                          ; --                          ; 10240               ; 4    ; ../MY_DDS/sin.mif     ; M9K_X13_Y9_N0, M9K_X13_Y8_N0, M9K_X13_Y13_N0, M9K_X13_Y11_N0 ;
+-------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------+--------------------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |My_DDS|DDS_hzh:inst|boxing:U5|fangbo:M2|altsyncram:altsyncram_component|altsyncram_q3a1:auto_generated|ALTSYNCRAM                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;8;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;16;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;24;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;32;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;40;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;48;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;56;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;64;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;72;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;80;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;88;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;96;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;104;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;112;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;120;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;128;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;136;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;144;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;152;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;160;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;168;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;176;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;184;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;192;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;200;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;208;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;216;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;224;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;232;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;240;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;248;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;256;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;264;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;272;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;280;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;288;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;296;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;304;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;312;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;320;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;328;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;336;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;344;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;352;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;360;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;368;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;376;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;384;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;392;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;400;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;408;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;416;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;424;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;432;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;440;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;448;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;456;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;464;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;472;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;480;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;488;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;496;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;504;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;512;(0010000000) (200) (128) (80)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;520;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;528;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;536;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;544;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;552;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;560;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;568;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;576;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;584;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;592;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;600;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;608;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;616;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;624;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;632;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;640;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;648;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;656;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;664;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;672;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;680;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;688;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;696;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;704;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;712;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;720;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;728;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;736;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;744;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;752;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;760;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;768;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;776;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;784;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;792;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;800;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;808;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;816;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;824;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;832;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;840;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;848;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;856;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;864;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;872;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;880;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;888;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;896;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;904;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;912;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;920;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;928;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;936;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;944;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;952;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;960;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;968;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;976;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;984;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;992;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;1000;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;1008;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;1016;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;




RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |My_DDS|DDS_hzh:inst|boxing:U5|sin:M1|altsyncram:altsyncram_component|altsyncram_nq91:auto_generated|ALTSYNCRAM                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(0010000000) (200) (128) (80)    ;(0010000001) (201) (129) (81)   ;(0010000010) (202) (130) (82)   ;(0010000010) (202) (130) (82)   ;(0010000011) (203) (131) (83)   ;(0010000100) (204) (132) (84)   ;(0010000101) (205) (133) (85)   ;(0010000101) (205) (133) (85)   ;
;8;(0010000110) (206) (134) (86)    ;(0010000111) (207) (135) (87)   ;(0010001000) (210) (136) (88)   ;(0010001001) (211) (137) (89)   ;(0010001001) (211) (137) (89)   ;(0010001010) (212) (138) (8A)   ;(0010001011) (213) (139) (8B)   ;(0010001100) (214) (140) (8C)   ;
;16;(0010001100) (214) (140) (8C)    ;(0010001101) (215) (141) (8D)   ;(0010001110) (216) (142) (8E)   ;(0010001111) (217) (143) (8F)   ;(0010010000) (220) (144) (90)   ;(0010010000) (220) (144) (90)   ;(0010010001) (221) (145) (91)   ;(0010010010) (222) (146) (92)   ;
;24;(0010010011) (223) (147) (93)    ;(0010010011) (223) (147) (93)   ;(0010010100) (224) (148) (94)   ;(0010010101) (225) (149) (95)   ;(0010010110) (226) (150) (96)   ;(0010010110) (226) (150) (96)   ;(0010010111) (227) (151) (97)   ;(0010011000) (230) (152) (98)   ;
;32;(0010011001) (231) (153) (99)    ;(0010011010) (232) (154) (9A)   ;(0010011010) (232) (154) (9A)   ;(0010011011) (233) (155) (9B)   ;(0010011100) (234) (156) (9C)   ;(0010011101) (235) (157) (9D)   ;(0010011101) (235) (157) (9D)   ;(0010011110) (236) (158) (9E)   ;
;40;(0010011111) (237) (159) (9F)    ;(0010100000) (240) (160) (A0)   ;(0010100000) (240) (160) (A0)   ;(0010100001) (241) (161) (A1)   ;(0010100010) (242) (162) (A2)   ;(0010100011) (243) (163) (A3)   ;(0010100011) (243) (163) (A3)   ;(0010100100) (244) (164) (A4)   ;
;48;(0010100101) (245) (165) (A5)    ;(0010100110) (246) (166) (A6)   ;(0010100110) (246) (166) (A6)   ;(0010100111) (247) (167) (A7)   ;(0010101000) (250) (168) (A8)   ;(0010101001) (251) (169) (A9)   ;(0010101001) (251) (169) (A9)   ;(0010101010) (252) (170) (AA)   ;
;56;(0010101011) (253) (171) (AB)    ;(0010101100) (254) (172) (AC)   ;(0010101100) (254) (172) (AC)   ;(0010101101) (255) (173) (AD)   ;(0010101110) (256) (174) (AE)   ;(0010101110) (256) (174) (AE)   ;(0010101111) (257) (175) (AF)   ;(0010110000) (260) (176) (B0)   ;
;64;(0010110001) (261) (177) (B1)    ;(0010110001) (261) (177) (B1)   ;(0010110010) (262) (178) (B2)   ;(0010110011) (263) (179) (B3)   ;(0010110011) (263) (179) (B3)   ;(0010110100) (264) (180) (B4)   ;(0010110101) (265) (181) (B5)   ;(0010110110) (266) (182) (B6)   ;
;72;(0010110110) (266) (182) (B6)    ;(0010110111) (267) (183) (B7)   ;(0010111000) (270) (184) (B8)   ;(0010111000) (270) (184) (B8)   ;(0010111001) (271) (185) (B9)   ;(0010111010) (272) (186) (BA)   ;(0010111010) (272) (186) (BA)   ;(0010111011) (273) (187) (BB)   ;
;80;(0010111100) (274) (188) (BC)    ;(0010111101) (275) (189) (BD)   ;(0010111101) (275) (189) (BD)   ;(0010111110) (276) (190) (BE)   ;(0010111111) (277) (191) (BF)   ;(0010111111) (277) (191) (BF)   ;(0011000000) (300) (192) (C0)   ;(0011000001) (301) (193) (C1)   ;
;88;(0011000001) (301) (193) (C1)    ;(0011000010) (302) (194) (C2)   ;(0011000011) (303) (195) (C3)   ;(0011000011) (303) (195) (C3)   ;(0011000100) (304) (196) (C4)   ;(0011000101) (305) (197) (C5)   ;(0011000101) (305) (197) (C5)   ;(0011000110) (306) (198) (C6)   ;
;96;(0011000111) (307) (199) (C7)    ;(0011000111) (307) (199) (C7)   ;(0011001000) (310) (200) (C8)   ;(0011001000) (310) (200) (C8)   ;(0011001001) (311) (201) (C9)   ;(0011001010) (312) (202) (CA)   ;(0011001010) (312) (202) (CA)   ;(0011001011) (313) (203) (CB)   ;
;104;(0011001100) (314) (204) (CC)    ;(0011001100) (314) (204) (CC)   ;(0011001101) (315) (205) (CD)   ;(0011001110) (316) (206) (CE)   ;(0011001110) (316) (206) (CE)   ;(0011001111) (317) (207) (CF)   ;(0011001111) (317) (207) (CF)   ;(0011010000) (320) (208) (D0)   ;
;112;(0011010001) (321) (209) (D1)    ;(0011010001) (321) (209) (D1)   ;(0011010010) (322) (210) (D2)   ;(0011010010) (322) (210) (D2)   ;(0011010011) (323) (211) (D3)   ;(0011010100) (324) (212) (D4)   ;(0011010100) (324) (212) (D4)   ;(0011010101) (325) (213) (D5)   ;
;120;(0011010101) (325) (213) (D5)    ;(0011010110) (326) (214) (D6)   ;(0011010110) (326) (214) (D6)   ;(0011010111) (327) (215) (D7)   ;(0011011000) (330) (216) (D8)   ;(0011011000) (330) (216) (D8)   ;(0011011001) (331) (217) (D9)   ;(0011011001) (331) (217) (D9)   ;
;128;(0011011010) (332) (218) (DA)    ;(0011011010) (332) (218) (DA)   ;(0011011011) (333) (219) (DB)   ;(0011011011) (333) (219) (DB)   ;(0011011100) (334) (220) (DC)   ;(0011011101) (335) (221) (DD)   ;(0011011101) (335) (221) (DD)   ;(0011011110) (336) (222) (DE)   ;
;136;(0011011110) (336) (222) (DE)    ;(0011011111) (337) (223) (DF)   ;(0011011111) (337) (223) (DF)   ;(0011100000) (340) (224) (E0)   ;(0011100000) (340) (224) (E0)   ;(0011100001) (341) (225) (E1)   ;(0011100001) (341) (225) (E1)   ;(0011100010) (342) (226) (E2)   ;
;144;(0011100010) (342) (226) (E2)    ;(0011100011) (343) (227) (E3)   ;(0011100011) (343) (227) (E3)   ;(0011100100) (344) (228) (E4)   ;(0011100100) (344) (228) (E4)   ;(0011100101) (345) (229) (E5)   ;(0011100101) (345) (229) (E5)   ;(0011100110) (346) (230) (E6)   ;
;152;(0011100110) (346) (230) (E6)    ;(0011100110) (346) (230) (E6)   ;(0011100111) (347) (231) (E7)   ;(0011100111) (347) (231) (E7)   ;(0011101000) (350) (232) (E8)   ;(0011101000) (350) (232) (E8)   ;(0011101001) (351) (233) (E9)   ;(0011101001) (351) (233) (E9)   ;
;160;(0011101010) (352) (234) (EA)    ;(0011101010) (352) (234) (EA)   ;(0011101010) (352) (234) (EA)   ;(0011101011) (353) (235) (EB)   ;(0011101011) (353) (235) (EB)   ;(0011101100) (354) (236) (EC)   ;(0011101100) (354) (236) (EC)   ;(0011101101) (355) (237) (ED)   ;
;168;(0011101101) (355) (237) (ED)    ;(0011101101) (355) (237) (ED)   ;(0011101110) (356) (238) (EE)   ;(0011101110) (356) (238) (EE)   ;(0011101111) (357) (239) (EF)   ;(0011101111) (357) (239) (EF)   ;(0011101111) (357) (239) (EF)   ;(0011110000) (360) (240) (F0)   ;
;176;(0011110000) (360) (240) (F0)    ;(0011110000) (360) (240) (F0)   ;(0011110001) (361) (241) (F1)   ;(0011110001) (361) (241) (F1)   ;(0011110001) (361) (241) (F1)   ;(0011110010) (362) (242) (F2)   ;(0011110010) (362) (242) (F2)   ;(0011110010) (362) (242) (F2)   ;
;184;(0011110011) (363) (243) (F3)    ;(0011110011) (363) (243) (F3)   ;(0011110011) (363) (243) (F3)   ;(0011110100) (364) (244) (F4)   ;(0011110100) (364) (244) (F4)   ;(0011110100) (364) (244) (F4)   ;(0011110101) (365) (245) (F5)   ;(0011110101) (365) (245) (F5)   ;
;192;(0011110101) (365) (245) (F5)    ;(0011110110) (366) (246) (F6)   ;(0011110110) (366) (246) (F6)   ;(0011110110) (366) (246) (F6)   ;(0011110110) (366) (246) (F6)   ;(0011110111) (367) (247) (F7)   ;(0011110111) (367) (247) (F7)   ;(0011110111) (367) (247) (F7)   ;
;200;(0011111000) (370) (248) (F8)    ;(0011111000) (370) (248) (F8)   ;(0011111000) (370) (248) (F8)   ;(0011111000) (370) (248) (F8)   ;(0011111001) (371) (249) (F9)   ;(0011111001) (371) (249) (F9)   ;(0011111001) (371) (249) (F9)   ;(0011111001) (371) (249) (F9)   ;
;208;(0011111010) (372) (250) (FA)    ;(0011111010) (372) (250) (FA)   ;(0011111010) (372) (250) (FA)   ;(0011111010) (372) (250) (FA)   ;(0011111010) (372) (250) (FA)   ;(0011111011) (373) (251) (FB)   ;(0011111011) (373) (251) (FB)   ;(0011111011) (373) (251) (FB)   ;
;216;(0011111011) (373) (251) (FB)    ;(0011111011) (373) (251) (FB)   ;(0011111100) (374) (252) (FC)   ;(0011111100) (374) (252) (FC)   ;(0011111100) (374) (252) (FC)   ;(0011111100) (374) (252) (FC)   ;(0011111100) (374) (252) (FC)   ;(0011111100) (374) (252) (FC)   ;
;224;(0011111101) (375) (253) (FD)    ;(0011111101) (375) (253) (FD)   ;(0011111101) (375) (253) (FD)   ;(0011111101) (375) (253) (FD)   ;(0011111101) (375) (253) (FD)   ;(0011111101) (375) (253) (FD)   ;(0011111101) (375) (253) (FD)   ;(0011111110) (376) (254) (FE)   ;
;232;(0011111110) (376) (254) (FE)    ;(0011111110) (376) (254) (FE)   ;(0011111110) (376) (254) (FE)   ;(0011111110) (376) (254) (FE)   ;(0011111110) (376) (254) (FE)   ;(0011111110) (376) (254) (FE)   ;(0011111110) (376) (254) (FE)   ;(0011111110) (376) (254) (FE)   ;
;240;(0011111110) (376) (254) (FE)    ;(0011111110) (376) (254) (FE)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;248;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;256;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;
;264;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111111) (377) (255) (FF)   ;(0011111110) (376) (254) (FE)   ;
;272;(0011111110) (376) (254) (FE)    ;(0011111110) (376) (254) (FE)   ;(0011111110) (376) (254) (FE)   ;(0011111110) (376) (254) (FE)   ;(0011111110) (376) (254) (FE)   ;(0011111110) (376) (254) (FE)   ;(0011111110) (376) (254) (FE)   ;(0011111110) (376) (254) (FE)   ;
;280;(0011111110) (376) (254) (FE)    ;(0011111110) (376) (254) (FE)   ;(0011111101) (375) (253) (FD)   ;(0011111101) (375) (253) (FD)   ;(0011111101) (375) (253) (FD)   ;(0011111101) (375) (253) (FD)   ;(0011111101) (375) (253) (FD)   ;(0011111101) (375) (253) (FD)   ;
;288;(0011111101) (375) (253) (FD)    ;(0011111100) (374) (252) (FC)   ;(0011111100) (374) (252) (FC)   ;(0011111100) (374) (252) (FC)   ;(0011111100) (374) (252) (FC)   ;(0011111100) (374) (252) (FC)   ;(0011111100) (374) (252) (FC)   ;(0011111011) (373) (251) (FB)   ;
;296;(0011111011) (373) (251) (FB)    ;(0011111011) (373) (251) (FB)   ;(0011111011) (373) (251) (FB)   ;(0011111011) (373) (251) (FB)   ;(0011111010) (372) (250) (FA)   ;(0011111010) (372) (250) (FA)   ;(0011111010) (372) (250) (FA)   ;(0011111010) (372) (250) (FA)   ;
;304;(0011111010) (372) (250) (FA)    ;(0011111001) (371) (249) (F9)   ;(0011111001) (371) (249) (F9)   ;(0011111001) (371) (249) (F9)   ;(0011111001) (371) (249) (F9)   ;(0011111000) (370) (248) (F8)   ;(0011111000) (370) (248) (F8)   ;(0011111000) (370) (248) (F8)   ;
;312;(0011111000) (370) (248) (F8)    ;(0011110111) (367) (247) (F7)   ;(0011110111) (367) (247) (F7)   ;(0011110111) (367) (247) (F7)   ;(0011110110) (366) (246) (F6)   ;(0011110110) (366) (246) (F6)   ;(0011110110) (366) (246) (F6)   ;(0011110110) (366) (246) (F6)   ;
;320;(0011110101) (365) (245) (F5)    ;(0011110101) (365) (245) (F5)   ;(0011110101) (365) (245) (F5)   ;(0011110100) (364) (244) (F4)   ;(0011110100) (364) (244) (F4)   ;(0011110100) (364) (244) (F4)   ;(0011110011) (363) (243) (F3)   ;(0011110011) (363) (243) (F3)   ;
;328;(0011110011) (363) (243) (F3)    ;(0011110010) (362) (242) (F2)   ;(0011110010) (362) (242) (F2)   ;(0011110010) (362) (242) (F2)   ;(0011110001) (361) (241) (F1)   ;(0011110001) (361) (241) (F1)   ;(0011110001) (361) (241) (F1)   ;(0011110000) (360) (240) (F0)   ;
;336;(0011110000) (360) (240) (F0)    ;(0011110000) (360) (240) (F0)   ;(0011101111) (357) (239) (EF)   ;(0011101111) (357) (239) (EF)   ;(0011101111) (357) (239) (EF)   ;(0011101110) (356) (238) (EE)   ;(0011101110) (356) (238) (EE)   ;(0011101101) (355) (237) (ED)   ;
;344;(0011101101) (355) (237) (ED)    ;(0011101101) (355) (237) (ED)   ;(0011101100) (354) (236) (EC)   ;(0011101100) (354) (236) (EC)   ;(0011101011) (353) (235) (EB)   ;(0011101011) (353) (235) (EB)   ;(0011101010) (352) (234) (EA)   ;(0011101010) (352) (234) (EA)   ;
;352;(0011101010) (352) (234) (EA)    ;(0011101001) (351) (233) (E9)   ;(0011101001) (351) (233) (E9)   ;(0011101000) (350) (232) (E8)   ;(0011101000) (350) (232) (E8)   ;(0011100111) (347) (231) (E7)   ;(0011100111) (347) (231) (E7)   ;(0011100110) (346) (230) (E6)   ;
;360;(0011100110) (346) (230) (E6)    ;(0011100110) (346) (230) (E6)   ;(0011100101) (345) (229) (E5)   ;(0011100101) (345) (229) (E5)   ;(0011100100) (344) (228) (E4)   ;(0011100100) (344) (228) (E4)   ;(0011100011) (343) (227) (E3)   ;(0011100011) (343) (227) (E3)   ;
;368;(0011100010) (342) (226) (E2)    ;(0011100010) (342) (226) (E2)   ;(0011100001) (341) (225) (E1)   ;(0011100001) (341) (225) (E1)   ;(0011100000) (340) (224) (E0)   ;(0011100000) (340) (224) (E0)   ;(0011011111) (337) (223) (DF)   ;(0011011111) (337) (223) (DF)   ;
;376;(0011011110) (336) (222) (DE)    ;(0011011110) (336) (222) (DE)   ;(0011011101) (335) (221) (DD)   ;(0011011101) (335) (221) (DD)   ;(0011011100) (334) (220) (DC)   ;(0011011011) (333) (219) (DB)   ;(0011011011) (333) (219) (DB)   ;(0011011010) (332) (218) (DA)   ;
;384;(0011011010) (332) (218) (DA)    ;(0011011001) (331) (217) (D9)   ;(0011011001) (331) (217) (D9)   ;(0011011000) (330) (216) (D8)   ;(0011011000) (330) (216) (D8)   ;(0011010111) (327) (215) (D7)   ;(0011010110) (326) (214) (D6)   ;(0011010110) (326) (214) (D6)   ;
;392;(0011010101) (325) (213) (D5)    ;(0011010101) (325) (213) (D5)   ;(0011010100) (324) (212) (D4)   ;(0011010100) (324) (212) (D4)   ;(0011010011) (323) (211) (D3)   ;(0011010010) (322) (210) (D2)   ;(0011010010) (322) (210) (D2)   ;(0011010001) (321) (209) (D1)   ;
;400;(0011010001) (321) (209) (D1)    ;(0011010000) (320) (208) (D0)   ;(0011001111) (317) (207) (CF)   ;(0011001111) (317) (207) (CF)   ;(0011001110) (316) (206) (CE)   ;(0011001110) (316) (206) (CE)   ;(0011001101) (315) (205) (CD)   ;(0011001100) (314) (204) (CC)   ;
;408;(0011001100) (314) (204) (CC)    ;(0011001011) (313) (203) (CB)   ;(0011001010) (312) (202) (CA)   ;(0011001010) (312) (202) (CA)   ;(0011001001) (311) (201) (C9)   ;(0011001000) (310) (200) (C8)   ;(0011001000) (310) (200) (C8)   ;(0011000111) (307) (199) (C7)   ;
;416;(0011000111) (307) (199) (C7)    ;(0011000110) (306) (198) (C6)   ;(0011000101) (305) (197) (C5)   ;(0011000101) (305) (197) (C5)   ;(0011000100) (304) (196) (C4)   ;(0011000011) (303) (195) (C3)   ;(0011000011) (303) (195) (C3)   ;(0011000010) (302) (194) (C2)   ;
;424;(0011000001) (301) (193) (C1)    ;(0011000001) (301) (193) (C1)   ;(0011000000) (300) (192) (C0)   ;(0010111111) (277) (191) (BF)   ;(0010111111) (277) (191) (BF)   ;(0010111110) (276) (190) (BE)   ;(0010111101) (275) (189) (BD)   ;(0010111101) (275) (189) (BD)   ;
;432;(0010111100) (274) (188) (BC)    ;(0010111011) (273) (187) (BB)   ;(0010111010) (272) (186) (BA)   ;(0010111010) (272) (186) (BA)   ;(0010111001) (271) (185) (B9)   ;(0010111000) (270) (184) (B8)   ;(0010111000) (270) (184) (B8)   ;(0010110111) (267) (183) (B7)   ;
;440;(0010110110) (266) (182) (B6)    ;(0010110110) (266) (182) (B6)   ;(0010110101) (265) (181) (B5)   ;(0010110100) (264) (180) (B4)   ;(0010110011) (263) (179) (B3)   ;(0010110011) (263) (179) (B3)   ;(0010110010) (262) (178) (B2)   ;(0010110001) (261) (177) (B1)   ;
;448;(0010110001) (261) (177) (B1)    ;(0010110000) (260) (176) (B0)   ;(0010101111) (257) (175) (AF)   ;(0010101110) (256) (174) (AE)   ;(0010101110) (256) (174) (AE)   ;(0010101101) (255) (173) (AD)   ;(0010101100) (254) (172) (AC)   ;(0010101100) (254) (172) (AC)   ;
;456;(0010101011) (253) (171) (AB)    ;(0010101010) (252) (170) (AA)   ;(0010101001) (251) (169) (A9)   ;(0010101001) (251) (169) (A9)   ;(0010101000) (250) (168) (A8)   ;(0010100111) (247) (167) (A7)   ;(0010100110) (246) (166) (A6)   ;(0010100110) (246) (166) (A6)   ;
;464;(0010100101) (245) (165) (A5)    ;(0010100100) (244) (164) (A4)   ;(0010100011) (243) (163) (A3)   ;(0010100011) (243) (163) (A3)   ;(0010100010) (242) (162) (A2)   ;(0010100001) (241) (161) (A1)   ;(0010100000) (240) (160) (A0)   ;(0010100000) (240) (160) (A0)   ;
;472;(0010011111) (237) (159) (9F)    ;(0010011110) (236) (158) (9E)   ;(0010011101) (235) (157) (9D)   ;(0010011101) (235) (157) (9D)   ;(0010011100) (234) (156) (9C)   ;(0010011011) (233) (155) (9B)   ;(0010011010) (232) (154) (9A)   ;(0010011010) (232) (154) (9A)   ;
;480;(0010011001) (231) (153) (99)    ;(0010011000) (230) (152) (98)   ;(0010010111) (227) (151) (97)   ;(0010010110) (226) (150) (96)   ;(0010010110) (226) (150) (96)   ;(0010010101) (225) (149) (95)   ;(0010010100) (224) (148) (94)   ;(0010010011) (223) (147) (93)   ;
;488;(0010010011) (223) (147) (93)    ;(0010010010) (222) (146) (92)   ;(0010010001) (221) (145) (91)   ;(0010010000) (220) (144) (90)   ;(0010010000) (220) (144) (90)   ;(0010001111) (217) (143) (8F)   ;(0010001110) (216) (142) (8E)   ;(0010001101) (215) (141) (8D)   ;
;496;(0010001100) (214) (140) (8C)    ;(0010001100) (214) (140) (8C)   ;(0010001011) (213) (139) (8B)   ;(0010001010) (212) (138) (8A)   ;(0010001001) (211) (137) (89)   ;(0010001001) (211) (137) (89)   ;(0010001000) (210) (136) (88)   ;(0010000111) (207) (135) (87)   ;
;504;(0010000110) (206) (134) (86)    ;(0010000101) (205) (133) (85)   ;(0010000101) (205) (133) (85)   ;(0010000100) (204) (132) (84)   ;(0010000011) (203) (131) (83)   ;(0010000010) (202) (130) (82)   ;(0010000010) (202) (130) (82)   ;(0010000001) (201) (129) (81)   ;
;512;(0010000000) (200) (128) (80)    ;(0001111111) (177) (127) (7F)   ;(0001111110) (176) (126) (7E)   ;(0001111110) (176) (126) (7E)   ;(0001111101) (175) (125) (7D)   ;(0001111100) (174) (124) (7C)   ;(0001111011) (173) (123) (7B)   ;(0001111011) (173) (123) (7B)   ;
;520;(0001111010) (172) (122) (7A)    ;(0001111001) (171) (121) (79)   ;(0001111000) (170) (120) (78)   ;(0001110111) (167) (119) (77)   ;(0001110111) (167) (119) (77)   ;(0001110110) (166) (118) (76)   ;(0001110101) (165) (117) (75)   ;(0001110100) (164) (116) (74)   ;
;528;(0001110100) (164) (116) (74)    ;(0001110011) (163) (115) (73)   ;(0001110010) (162) (114) (72)   ;(0001110001) (161) (113) (71)   ;(0001110000) (160) (112) (70)   ;(0001110000) (160) (112) (70)   ;(0001101111) (157) (111) (6F)   ;(0001101110) (156) (110) (6E)   ;
;536;(0001101101) (155) (109) (6D)    ;(0001101101) (155) (109) (6D)   ;(0001101100) (154) (108) (6C)   ;(0001101011) (153) (107) (6B)   ;(0001101010) (152) (106) (6A)   ;(0001101010) (152) (106) (6A)   ;(0001101001) (151) (105) (69)   ;(0001101000) (150) (104) (68)   ;
;544;(0001100111) (147) (103) (67)    ;(0001100110) (146) (102) (66)   ;(0001100110) (146) (102) (66)   ;(0001100101) (145) (101) (65)   ;(0001100100) (144) (100) (64)   ;(0001100011) (143) (99) (63)   ;(0001100011) (143) (99) (63)   ;(0001100010) (142) (98) (62)   ;
;552;(0001100001) (141) (97) (61)    ;(0001100000) (140) (96) (60)   ;(0001100000) (140) (96) (60)   ;(0001011111) (137) (95) (5F)   ;(0001011110) (136) (94) (5E)   ;(0001011101) (135) (93) (5D)   ;(0001011101) (135) (93) (5D)   ;(0001011100) (134) (92) (5C)   ;
;560;(0001011011) (133) (91) (5B)    ;(0001011010) (132) (90) (5A)   ;(0001011010) (132) (90) (5A)   ;(0001011001) (131) (89) (59)   ;(0001011000) (130) (88) (58)   ;(0001010111) (127) (87) (57)   ;(0001010111) (127) (87) (57)   ;(0001010110) (126) (86) (56)   ;
;568;(0001010101) (125) (85) (55)    ;(0001010100) (124) (84) (54)   ;(0001010100) (124) (84) (54)   ;(0001010011) (123) (83) (53)   ;(0001010010) (122) (82) (52)   ;(0001010010) (122) (82) (52)   ;(0001010001) (121) (81) (51)   ;(0001010000) (120) (80) (50)   ;
;576;(0001001111) (117) (79) (4F)    ;(0001001111) (117) (79) (4F)   ;(0001001110) (116) (78) (4E)   ;(0001001101) (115) (77) (4D)   ;(0001001101) (115) (77) (4D)   ;(0001001100) (114) (76) (4C)   ;(0001001011) (113) (75) (4B)   ;(0001001010) (112) (74) (4A)   ;
;584;(0001001010) (112) (74) (4A)    ;(0001001001) (111) (73) (49)   ;(0001001000) (110) (72) (48)   ;(0001001000) (110) (72) (48)   ;(0001000111) (107) (71) (47)   ;(0001000110) (106) (70) (46)   ;(0001000110) (106) (70) (46)   ;(0001000101) (105) (69) (45)   ;
;592;(0001000100) (104) (68) (44)    ;(0001000011) (103) (67) (43)   ;(0001000011) (103) (67) (43)   ;(0001000010) (102) (66) (42)   ;(0001000001) (101) (65) (41)   ;(0001000001) (101) (65) (41)   ;(0001000000) (100) (64) (40)   ;(0000111111) (77) (63) (3F)   ;
;600;(0000111111) (77) (63) (3F)    ;(0000111110) (76) (62) (3E)   ;(0000111101) (75) (61) (3D)   ;(0000111101) (75) (61) (3D)   ;(0000111100) (74) (60) (3C)   ;(0000111011) (73) (59) (3B)   ;(0000111011) (73) (59) (3B)   ;(0000111010) (72) (58) (3A)   ;
;608;(0000111001) (71) (57) (39)    ;(0000111001) (71) (57) (39)   ;(0000111000) (70) (56) (38)   ;(0000111000) (70) (56) (38)   ;(0000110111) (67) (55) (37)   ;(0000110110) (66) (54) (36)   ;(0000110110) (66) (54) (36)   ;(0000110101) (65) (53) (35)   ;
;616;(0000110100) (64) (52) (34)    ;(0000110100) (64) (52) (34)   ;(0000110011) (63) (51) (33)   ;(0000110010) (62) (50) (32)   ;(0000110010) (62) (50) (32)   ;(0000110001) (61) (49) (31)   ;(0000110001) (61) (49) (31)   ;(0000110000) (60) (48) (30)   ;
;624;(0000101111) (57) (47) (2F)    ;(0000101111) (57) (47) (2F)   ;(0000101110) (56) (46) (2E)   ;(0000101110) (56) (46) (2E)   ;(0000101101) (55) (45) (2D)   ;(0000101100) (54) (44) (2C)   ;(0000101100) (54) (44) (2C)   ;(0000101011) (53) (43) (2B)   ;
;632;(0000101011) (53) (43) (2B)    ;(0000101010) (52) (42) (2A)   ;(0000101010) (52) (42) (2A)   ;(0000101001) (51) (41) (29)   ;(0000101000) (50) (40) (28)   ;(0000101000) (50) (40) (28)   ;(0000100111) (47) (39) (27)   ;(0000100111) (47) (39) (27)   ;
;640;(0000100110) (46) (38) (26)    ;(0000100110) (46) (38) (26)   ;(0000100101) (45) (37) (25)   ;(0000100101) (45) (37) (25)   ;(0000100100) (44) (36) (24)   ;(0000100011) (43) (35) (23)   ;(0000100011) (43) (35) (23)   ;(0000100010) (42) (34) (22)   ;
;648;(0000100010) (42) (34) (22)    ;(0000100001) (41) (33) (21)   ;(0000100001) (41) (33) (21)   ;(0000100000) (40) (32) (20)   ;(0000100000) (40) (32) (20)   ;(0000011111) (37) (31) (1F)   ;(0000011111) (37) (31) (1F)   ;(0000011110) (36) (30) (1E)   ;
;656;(0000011110) (36) (30) (1E)    ;(0000011101) (35) (29) (1D)   ;(0000011101) (35) (29) (1D)   ;(0000011100) (34) (28) (1C)   ;(0000011100) (34) (28) (1C)   ;(0000011011) (33) (27) (1B)   ;(0000011011) (33) (27) (1B)   ;(0000011010) (32) (26) (1A)   ;
;664;(0000011010) (32) (26) (1A)    ;(0000011010) (32) (26) (1A)   ;(0000011001) (31) (25) (19)   ;(0000011001) (31) (25) (19)   ;(0000011000) (30) (24) (18)   ;(0000011000) (30) (24) (18)   ;(0000010111) (27) (23) (17)   ;(0000010111) (27) (23) (17)   ;
;672;(0000010110) (26) (22) (16)    ;(0000010110) (26) (22) (16)   ;(0000010110) (26) (22) (16)   ;(0000010101) (25) (21) (15)   ;(0000010101) (25) (21) (15)   ;(0000010100) (24) (20) (14)   ;(0000010100) (24) (20) (14)   ;(0000010011) (23) (19) (13)   ;
;680;(0000010011) (23) (19) (13)    ;(0000010011) (23) (19) (13)   ;(0000010010) (22) (18) (12)   ;(0000010010) (22) (18) (12)   ;(0000010001) (21) (17) (11)   ;(0000010001) (21) (17) (11)   ;(0000010001) (21) (17) (11)   ;(0000010000) (20) (16) (10)   ;
;688;(0000010000) (20) (16) (10)    ;(0000010000) (20) (16) (10)   ;(0000001111) (17) (15) (0F)   ;(0000001111) (17) (15) (0F)   ;(0000001111) (17) (15) (0F)   ;(0000001110) (16) (14) (0E)   ;(0000001110) (16) (14) (0E)   ;(0000001110) (16) (14) (0E)   ;
;696;(0000001101) (15) (13) (0D)    ;(0000001101) (15) (13) (0D)   ;(0000001101) (15) (13) (0D)   ;(0000001100) (14) (12) (0C)   ;(0000001100) (14) (12) (0C)   ;(0000001100) (14) (12) (0C)   ;(0000001011) (13) (11) (0B)   ;(0000001011) (13) (11) (0B)   ;
;704;(0000001011) (13) (11) (0B)    ;(0000001010) (12) (10) (0A)   ;(0000001010) (12) (10) (0A)   ;(0000001010) (12) (10) (0A)   ;(0000001010) (12) (10) (0A)   ;(0000001001) (11) (9) (09)   ;(0000001001) (11) (9) (09)   ;(0000001001) (11) (9) (09)   ;
;712;(0000001000) (10) (8) (08)    ;(0000001000) (10) (8) (08)   ;(0000001000) (10) (8) (08)   ;(0000001000) (10) (8) (08)   ;(0000000111) (7) (7) (07)   ;(0000000111) (7) (7) (07)   ;(0000000111) (7) (7) (07)   ;(0000000111) (7) (7) (07)   ;
;720;(0000000110) (6) (6) (06)    ;(0000000110) (6) (6) (06)   ;(0000000110) (6) (6) (06)   ;(0000000110) (6) (6) (06)   ;(0000000110) (6) (6) (06)   ;(0000000101) (5) (5) (05)   ;(0000000101) (5) (5) (05)   ;(0000000101) (5) (5) (05)   ;
;728;(0000000101) (5) (5) (05)    ;(0000000101) (5) (5) (05)   ;(0000000100) (4) (4) (04)   ;(0000000100) (4) (4) (04)   ;(0000000100) (4) (4) (04)   ;(0000000100) (4) (4) (04)   ;(0000000100) (4) (4) (04)   ;(0000000100) (4) (4) (04)   ;
;736;(0000000011) (3) (3) (03)    ;(0000000011) (3) (3) (03)   ;(0000000011) (3) (3) (03)   ;(0000000011) (3) (3) (03)   ;(0000000011) (3) (3) (03)   ;(0000000011) (3) (3) (03)   ;(0000000011) (3) (3) (03)   ;(0000000010) (2) (2) (02)   ;
;744;(0000000010) (2) (2) (02)    ;(0000000010) (2) (2) (02)   ;(0000000010) (2) (2) (02)   ;(0000000010) (2) (2) (02)   ;(0000000010) (2) (2) (02)   ;(0000000010) (2) (2) (02)   ;(0000000010) (2) (2) (02)   ;(0000000010) (2) (2) (02)   ;
;752;(0000000010) (2) (2) (02)    ;(0000000010) (2) (2) (02)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;760;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;768;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;776;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000010) (2) (2) (02)   ;
;784;(0000000010) (2) (2) (02)    ;(0000000010) (2) (2) (02)   ;(0000000010) (2) (2) (02)   ;(0000000010) (2) (2) (02)   ;(0000000010) (2) (2) (02)   ;(0000000010) (2) (2) (02)   ;(0000000010) (2) (2) (02)   ;(0000000010) (2) (2) (02)   ;
;792;(0000000010) (2) (2) (02)    ;(0000000010) (2) (2) (02)   ;(0000000011) (3) (3) (03)   ;(0000000011) (3) (3) (03)   ;(0000000011) (3) (3) (03)   ;(0000000011) (3) (3) (03)   ;(0000000011) (3) (3) (03)   ;(0000000011) (3) (3) (03)   ;
;800;(0000000011) (3) (3) (03)    ;(0000000100) (4) (4) (04)   ;(0000000100) (4) (4) (04)   ;(0000000100) (4) (4) (04)   ;(0000000100) (4) (4) (04)   ;(0000000100) (4) (4) (04)   ;(0000000100) (4) (4) (04)   ;(0000000101) (5) (5) (05)   ;
;808;(0000000101) (5) (5) (05)    ;(0000000101) (5) (5) (05)   ;(0000000101) (5) (5) (05)   ;(0000000101) (5) (5) (05)   ;(0000000110) (6) (6) (06)   ;(0000000110) (6) (6) (06)   ;(0000000110) (6) (6) (06)   ;(0000000110) (6) (6) (06)   ;
;816;(0000000110) (6) (6) (06)    ;(0000000111) (7) (7) (07)   ;(0000000111) (7) (7) (07)   ;(0000000111) (7) (7) (07)   ;(0000000111) (7) (7) (07)   ;(0000001000) (10) (8) (08)   ;(0000001000) (10) (8) (08)   ;(0000001000) (10) (8) (08)   ;
;824;(0000001000) (10) (8) (08)    ;(0000001001) (11) (9) (09)   ;(0000001001) (11) (9) (09)   ;(0000001001) (11) (9) (09)   ;(0000001010) (12) (10) (0A)   ;(0000001010) (12) (10) (0A)   ;(0000001010) (12) (10) (0A)   ;(0000001010) (12) (10) (0A)   ;
;832;(0000001011) (13) (11) (0B)    ;(0000001011) (13) (11) (0B)   ;(0000001011) (13) (11) (0B)   ;(0000001100) (14) (12) (0C)   ;(0000001100) (14) (12) (0C)   ;(0000001100) (14) (12) (0C)   ;(0000001101) (15) (13) (0D)   ;(0000001101) (15) (13) (0D)   ;
;840;(0000001101) (15) (13) (0D)    ;(0000001110) (16) (14) (0E)   ;(0000001110) (16) (14) (0E)   ;(0000001110) (16) (14) (0E)   ;(0000001111) (17) (15) (0F)   ;(0000001111) (17) (15) (0F)   ;(0000001111) (17) (15) (0F)   ;(0000010000) (20) (16) (10)   ;
;848;(0000010000) (20) (16) (10)    ;(0000010000) (20) (16) (10)   ;(0000010001) (21) (17) (11)   ;(0000010001) (21) (17) (11)   ;(0000010001) (21) (17) (11)   ;(0000010010) (22) (18) (12)   ;(0000010010) (22) (18) (12)   ;(0000010011) (23) (19) (13)   ;
;856;(0000010011) (23) (19) (13)    ;(0000010011) (23) (19) (13)   ;(0000010100) (24) (20) (14)   ;(0000010100) (24) (20) (14)   ;(0000010101) (25) (21) (15)   ;(0000010101) (25) (21) (15)   ;(0000010110) (26) (22) (16)   ;(0000010110) (26) (22) (16)   ;
;864;(0000010110) (26) (22) (16)    ;(0000010111) (27) (23) (17)   ;(0000010111) (27) (23) (17)   ;(0000011000) (30) (24) (18)   ;(0000011000) (30) (24) (18)   ;(0000011001) (31) (25) (19)   ;(0000011001) (31) (25) (19)   ;(0000011010) (32) (26) (1A)   ;
;872;(0000011010) (32) (26) (1A)    ;(0000011010) (32) (26) (1A)   ;(0000011011) (33) (27) (1B)   ;(0000011011) (33) (27) (1B)   ;(0000011100) (34) (28) (1C)   ;(0000011100) (34) (28) (1C)   ;(0000011101) (35) (29) (1D)   ;(0000011101) (35) (29) (1D)   ;
;880;(0000011110) (36) (30) (1E)    ;(0000011110) (36) (30) (1E)   ;(0000011111) (37) (31) (1F)   ;(0000011111) (37) (31) (1F)   ;(0000100000) (40) (32) (20)   ;(0000100000) (40) (32) (20)   ;(0000100001) (41) (33) (21)   ;(0000100001) (41) (33) (21)   ;
;888;(0000100010) (42) (34) (22)    ;(0000100010) (42) (34) (22)   ;(0000100011) (43) (35) (23)   ;(0000100011) (43) (35) (23)   ;(0000100100) (44) (36) (24)   ;(0000100101) (45) (37) (25)   ;(0000100101) (45) (37) (25)   ;(0000100110) (46) (38) (26)   ;
;896;(0000100110) (46) (38) (26)    ;(0000100111) (47) (39) (27)   ;(0000100111) (47) (39) (27)   ;(0000101000) (50) (40) (28)   ;(0000101000) (50) (40) (28)   ;(0000101001) (51) (41) (29)   ;(0000101010) (52) (42) (2A)   ;(0000101010) (52) (42) (2A)   ;
;904;(0000101011) (53) (43) (2B)    ;(0000101011) (53) (43) (2B)   ;(0000101100) (54) (44) (2C)   ;(0000101100) (54) (44) (2C)   ;(0000101101) (55) (45) (2D)   ;(0000101110) (56) (46) (2E)   ;(0000101110) (56) (46) (2E)   ;(0000101111) (57) (47) (2F)   ;
;912;(0000101111) (57) (47) (2F)    ;(0000110000) (60) (48) (30)   ;(0000110001) (61) (49) (31)   ;(0000110001) (61) (49) (31)   ;(0000110010) (62) (50) (32)   ;(0000110010) (62) (50) (32)   ;(0000110011) (63) (51) (33)   ;(0000110100) (64) (52) (34)   ;
;920;(0000110100) (64) (52) (34)    ;(0000110101) (65) (53) (35)   ;(0000110110) (66) (54) (36)   ;(0000110110) (66) (54) (36)   ;(0000110111) (67) (55) (37)   ;(0000111000) (70) (56) (38)   ;(0000111000) (70) (56) (38)   ;(0000111001) (71) (57) (39)   ;
;928;(0000111001) (71) (57) (39)    ;(0000111010) (72) (58) (3A)   ;(0000111011) (73) (59) (3B)   ;(0000111011) (73) (59) (3B)   ;(0000111100) (74) (60) (3C)   ;(0000111101) (75) (61) (3D)   ;(0000111101) (75) (61) (3D)   ;(0000111110) (76) (62) (3E)   ;
;936;(0000111111) (77) (63) (3F)    ;(0000111111) (77) (63) (3F)   ;(0001000000) (100) (64) (40)   ;(0001000001) (101) (65) (41)   ;(0001000001) (101) (65) (41)   ;(0001000010) (102) (66) (42)   ;(0001000011) (103) (67) (43)   ;(0001000011) (103) (67) (43)   ;
;944;(0001000100) (104) (68) (44)    ;(0001000101) (105) (69) (45)   ;(0001000110) (106) (70) (46)   ;(0001000110) (106) (70) (46)   ;(0001000111) (107) (71) (47)   ;(0001001000) (110) (72) (48)   ;(0001001000) (110) (72) (48)   ;(0001001001) (111) (73) (49)   ;
;952;(0001001010) (112) (74) (4A)    ;(0001001010) (112) (74) (4A)   ;(0001001011) (113) (75) (4B)   ;(0001001100) (114) (76) (4C)   ;(0001001101) (115) (77) (4D)   ;(0001001101) (115) (77) (4D)   ;(0001001110) (116) (78) (4E)   ;(0001001111) (117) (79) (4F)   ;
;960;(0001001111) (117) (79) (4F)    ;(0001010000) (120) (80) (50)   ;(0001010001) (121) (81) (51)   ;(0001010010) (122) (82) (52)   ;(0001010010) (122) (82) (52)   ;(0001010011) (123) (83) (53)   ;(0001010100) (124) (84) (54)   ;(0001010100) (124) (84) (54)   ;
;968;(0001010101) (125) (85) (55)    ;(0001010110) (126) (86) (56)   ;(0001010111) (127) (87) (57)   ;(0001010111) (127) (87) (57)   ;(0001011000) (130) (88) (58)   ;(0001011001) (131) (89) (59)   ;(0001011010) (132) (90) (5A)   ;(0001011010) (132) (90) (5A)   ;
;976;(0001011011) (133) (91) (5B)    ;(0001011100) (134) (92) (5C)   ;(0001011101) (135) (93) (5D)   ;(0001011101) (135) (93) (5D)   ;(0001011110) (136) (94) (5E)   ;(0001011111) (137) (95) (5F)   ;(0001100000) (140) (96) (60)   ;(0001100000) (140) (96) (60)   ;
;984;(0001100001) (141) (97) (61)    ;(0001100010) (142) (98) (62)   ;(0001100011) (143) (99) (63)   ;(0001100011) (143) (99) (63)   ;(0001100100) (144) (100) (64)   ;(0001100101) (145) (101) (65)   ;(0001100110) (146) (102) (66)   ;(0001100110) (146) (102) (66)   ;
;992;(0001100111) (147) (103) (67)    ;(0001101000) (150) (104) (68)   ;(0001101001) (151) (105) (69)   ;(0001101010) (152) (106) (6A)   ;(0001101010) (152) (106) (6A)   ;(0001101011) (153) (107) (6B)   ;(0001101100) (154) (108) (6C)   ;(0001101101) (155) (109) (6D)   ;
;1000;(0001101101) (155) (109) (6D)    ;(0001101110) (156) (110) (6E)   ;(0001101111) (157) (111) (6F)   ;(0001110000) (160) (112) (70)   ;(0001110000) (160) (112) (70)   ;(0001110001) (161) (113) (71)   ;(0001110010) (162) (114) (72)   ;(0001110011) (163) (115) (73)   ;
;1008;(0001110100) (164) (116) (74)    ;(0001110100) (164) (116) (74)   ;(0001110101) (165) (117) (75)   ;(0001110110) (166) (118) (76)   ;(0001110111) (167) (119) (77)   ;(0001110111) (167) (119) (77)   ;(0001111000) (170) (120) (78)   ;(0001111001) (171) (121) (79)   ;
;1016;(0001111010) (172) (122) (7A)    ;(0001111011) (173) (123) (7B)   ;(0001111011) (173) (123) (7B)   ;(0001111100) (174) (124) (7C)   ;(0001111101) (175) (125) (7D)   ;(0001111110) (176) (126) (7E)   ;(0001111110) (176) (126) (7E)   ;(0001111111) (177) (127) (7F)   ;




RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |My_DDS|DDS_hzh:inst|boxing:U5|sanjiao:M3|altsyncram:altsyncram_component|altsyncram_i7a1:auto_generated|ALTSYNCRAM                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000010) (2) (2) (02)   ;(0000000010) (2) (2) (02)   ;(0000000011) (3) (3) (03)   ;(0000000011) (3) (3) (03)   ;(0000000100) (4) (4) (04)   ;(0000000100) (4) (4) (04)   ;
;8;(0000000101) (5) (5) (05)    ;(0000000101) (5) (5) (05)   ;(0000000110) (6) (6) (06)   ;(0000000110) (6) (6) (06)   ;(0000000111) (7) (7) (07)   ;(0000000111) (7) (7) (07)   ;(0000001000) (10) (8) (08)   ;(0000001000) (10) (8) (08)   ;
;16;(0000001001) (11) (9) (09)    ;(0000001001) (11) (9) (09)   ;(0000001010) (12) (10) (0A)   ;(0000001010) (12) (10) (0A)   ;(0000001011) (13) (11) (0B)   ;(0000001011) (13) (11) (0B)   ;(0000001100) (14) (12) (0C)   ;(0000001100) (14) (12) (0C)   ;
;24;(0000001101) (15) (13) (0D)    ;(0000001101) (15) (13) (0D)   ;(0000001110) (16) (14) (0E)   ;(0000001110) (16) (14) (0E)   ;(0000001111) (17) (15) (0F)   ;(0000001111) (17) (15) (0F)   ;(0000010000) (20) (16) (10)   ;(0000010000) (20) (16) (10)   ;
;32;(0000010001) (21) (17) (11)    ;(0000010001) (21) (17) (11)   ;(0000010010) (22) (18) (12)   ;(0000010010) (22) (18) (12)   ;(0000010011) (23) (19) (13)   ;(0000010011) (23) (19) (13)   ;(0000010100) (24) (20) (14)   ;(0000010100) (24) (20) (14)   ;
;40;(0000010101) (25) (21) (15)    ;(0000010101) (25) (21) (15)   ;(0000010110) (26) (22) (16)   ;(0000010110) (26) (22) (16)   ;(0000010111) (27) (23) (17)   ;(0000010111) (27) (23) (17)   ;(0000011000) (30) (24) (18)   ;(0000011000) (30) (24) (18)   ;
;48;(0000011001) (31) (25) (19)    ;(0000011001) (31) (25) (19)   ;(0000011010) (32) (26) (1A)   ;(0000011010) (32) (26) (1A)   ;(0000011011) (33) (27) (1B)   ;(0000011011) (33) (27) (1B)   ;(0000011100) (34) (28) (1C)   ;(0000011100) (34) (28) (1C)   ;
;56;(0000011101) (35) (29) (1D)    ;(0000011101) (35) (29) (1D)   ;(0000011110) (36) (30) (1E)   ;(0000011110) (36) (30) (1E)   ;(0000011111) (37) (31) (1F)   ;(0000011111) (37) (31) (1F)   ;(0000100000) (40) (32) (20)   ;(0000100000) (40) (32) (20)   ;
;64;(0000100001) (41) (33) (21)    ;(0000100001) (41) (33) (21)   ;(0000100010) (42) (34) (22)   ;(0000100010) (42) (34) (22)   ;(0000100011) (43) (35) (23)   ;(0000100011) (43) (35) (23)   ;(0000100100) (44) (36) (24)   ;(0000100100) (44) (36) (24)   ;
;72;(0000100101) (45) (37) (25)    ;(0000100101) (45) (37) (25)   ;(0000100110) (46) (38) (26)   ;(0000100110) (46) (38) (26)   ;(0000100111) (47) (39) (27)   ;(0000100111) (47) (39) (27)   ;(0000101000) (50) (40) (28)   ;(0000101000) (50) (40) (28)   ;
;80;(0000101001) (51) (41) (29)    ;(0000101001) (51) (41) (29)   ;(0000101010) (52) (42) (2A)   ;(0000101010) (52) (42) (2A)   ;(0000101011) (53) (43) (2B)   ;(0000101011) (53) (43) (2B)   ;(0000101100) (54) (44) (2C)   ;(0000101100) (54) (44) (2C)   ;
;88;(0000101101) (55) (45) (2D)    ;(0000101101) (55) (45) (2D)   ;(0000101110) (56) (46) (2E)   ;(0000101110) (56) (46) (2E)   ;(0000101111) (57) (47) (2F)   ;(0000101111) (57) (47) (2F)   ;(0000110000) (60) (48) (30)   ;(0000110000) (60) (48) (30)   ;
;96;(0000110001) (61) (49) (31)    ;(0000110001) (61) (49) (31)   ;(0000110010) (62) (50) (32)   ;(0000110010) (62) (50) (32)   ;(0000110011) (63) (51) (33)   ;(0000110011) (63) (51) (33)   ;(0000110100) (64) (52) (34)   ;(0000110100) (64) (52) (34)   ;
;104;(0000110101) (65) (53) (35)    ;(0000110101) (65) (53) (35)   ;(0000110110) (66) (54) (36)   ;(0000110110) (66) (54) (36)   ;(0000110111) (67) (55) (37)   ;(0000110111) (67) (55) (37)   ;(0000111000) (70) (56) (38)   ;(0000111000) (70) (56) (38)   ;
;112;(0000111001) (71) (57) (39)    ;(0000111001) (71) (57) (39)   ;(0000111010) (72) (58) (3A)   ;(0000111010) (72) (58) (3A)   ;(0000111011) (73) (59) (3B)   ;(0000111011) (73) (59) (3B)   ;(0000111100) (74) (60) (3C)   ;(0000111100) (74) (60) (3C)   ;
;120;(0000111101) (75) (61) (3D)    ;(0000111101) (75) (61) (3D)   ;(0000111110) (76) (62) (3E)   ;(0000111110) (76) (62) (3E)   ;(0000111111) (77) (63) (3F)   ;(0000111111) (77) (63) (3F)   ;(0001000000) (100) (64) (40)   ;(0001000000) (100) (64) (40)   ;
;128;(0001000000) (100) (64) (40)    ;(0001000001) (101) (65) (41)   ;(0001000001) (101) (65) (41)   ;(0001000010) (102) (66) (42)   ;(0001000010) (102) (66) (42)   ;(0001000011) (103) (67) (43)   ;(0001000011) (103) (67) (43)   ;(0001000100) (104) (68) (44)   ;
;136;(0001000100) (104) (68) (44)    ;(0001000101) (105) (69) (45)   ;(0001000101) (105) (69) (45)   ;(0001000110) (106) (70) (46)   ;(0001000110) (106) (70) (46)   ;(0001000111) (107) (71) (47)   ;(0001000111) (107) (71) (47)   ;(0001001000) (110) (72) (48)   ;
;144;(0001001000) (110) (72) (48)    ;(0001001001) (111) (73) (49)   ;(0001001001) (111) (73) (49)   ;(0001001010) (112) (74) (4A)   ;(0001001010) (112) (74) (4A)   ;(0001001011) (113) (75) (4B)   ;(0001001011) (113) (75) (4B)   ;(0001001100) (114) (76) (4C)   ;
;152;(0001001100) (114) (76) (4C)    ;(0001001101) (115) (77) (4D)   ;(0001001101) (115) (77) (4D)   ;(0001001110) (116) (78) (4E)   ;(0001001110) (116) (78) (4E)   ;(0001001111) (117) (79) (4F)   ;(0001001111) (117) (79) (4F)   ;(0001010000) (120) (80) (50)   ;
;160;(0001010000) (120) (80) (50)    ;(0001010001) (121) (81) (51)   ;(0001010001) (121) (81) (51)   ;(0001010010) (122) (82) (52)   ;(0001010010) (122) (82) (52)   ;(0001010011) (123) (83) (53)   ;(0001010011) (123) (83) (53)   ;(0001010100) (124) (84) (54)   ;
;168;(0001010100) (124) (84) (54)    ;(0001010101) (125) (85) (55)   ;(0001010101) (125) (85) (55)   ;(0001010110) (126) (86) (56)   ;(0001010110) (126) (86) (56)   ;(0001010111) (127) (87) (57)   ;(0001010111) (127) (87) (57)   ;(0001011000) (130) (88) (58)   ;
;176;(0001011000) (130) (88) (58)    ;(0001011001) (131) (89) (59)   ;(0001011001) (131) (89) (59)   ;(0001011010) (132) (90) (5A)   ;(0001011010) (132) (90) (5A)   ;(0001011011) (133) (91) (5B)   ;(0001011011) (133) (91) (5B)   ;(0001011100) (134) (92) (5C)   ;
;184;(0001011100) (134) (92) (5C)    ;(0001011101) (135) (93) (5D)   ;(0001011101) (135) (93) (5D)   ;(0001011110) (136) (94) (5E)   ;(0001011110) (136) (94) (5E)   ;(0001011111) (137) (95) (5F)   ;(0001011111) (137) (95) (5F)   ;(0001100000) (140) (96) (60)   ;
;192;(0001100000) (140) (96) (60)    ;(0001100001) (141) (97) (61)   ;(0001100001) (141) (97) (61)   ;(0001100010) (142) (98) (62)   ;(0001100010) (142) (98) (62)   ;(0001100011) (143) (99) (63)   ;(0001100011) (143) (99) (63)   ;(0001100100) (144) (100) (64)   ;
;200;(0001100100) (144) (100) (64)    ;(0001100101) (145) (101) (65)   ;(0001100101) (145) (101) (65)   ;(0001100110) (146) (102) (66)   ;(0001100110) (146) (102) (66)   ;(0001100111) (147) (103) (67)   ;(0001100111) (147) (103) (67)   ;(0001101000) (150) (104) (68)   ;
;208;(0001101000) (150) (104) (68)    ;(0001101001) (151) (105) (69)   ;(0001101001) (151) (105) (69)   ;(0001101010) (152) (106) (6A)   ;(0001101010) (152) (106) (6A)   ;(0001101011) (153) (107) (6B)   ;(0001101011) (153) (107) (6B)   ;(0001101100) (154) (108) (6C)   ;
;216;(0001101100) (154) (108) (6C)    ;(0001101101) (155) (109) (6D)   ;(0001101101) (155) (109) (6D)   ;(0001101110) (156) (110) (6E)   ;(0001101110) (156) (110) (6E)   ;(0001101111) (157) (111) (6F)   ;(0001101111) (157) (111) (6F)   ;(0001110000) (160) (112) (70)   ;
;224;(0001110000) (160) (112) (70)    ;(0001110001) (161) (113) (71)   ;(0001110001) (161) (113) (71)   ;(0001110010) (162) (114) (72)   ;(0001110010) (162) (114) (72)   ;(0001110011) (163) (115) (73)   ;(0001110011) (163) (115) (73)   ;(0001110100) (164) (116) (74)   ;
;232;(0001110100) (164) (116) (74)    ;(0001110101) (165) (117) (75)   ;(0001110101) (165) (117) (75)   ;(0001110110) (166) (118) (76)   ;(0001110110) (166) (118) (76)   ;(0001110111) (167) (119) (77)   ;(0001110111) (167) (119) (77)   ;(0001111000) (170) (120) (78)   ;
;240;(0001111000) (170) (120) (78)    ;(0001111001) (171) (121) (79)   ;(0001111001) (171) (121) (79)   ;(0001111010) (172) (122) (7A)   ;(0001111010) (172) (122) (7A)   ;(0001111011) (173) (123) (7B)   ;(0001111011) (173) (123) (7B)   ;(0001111100) (174) (124) (7C)   ;
;248;(0001111100) (174) (124) (7C)    ;(0001111101) (175) (125) (7D)   ;(0001111101) (175) (125) (7D)   ;(0001111110) (176) (126) (7E)   ;(0001111110) (176) (126) (7E)   ;(0001111111) (177) (127) (7F)   ;(0001111111) (177) (127) (7F)   ;(0010000000) (200) (128) (80)   ;
;256;(0010000000) (200) (128) (80)    ;(0010000000) (200) (128) (80)   ;(0010000001) (201) (129) (81)   ;(0010000001) (201) (129) (81)   ;(0010000010) (202) (130) (82)   ;(0010000010) (202) (130) (82)   ;(0010000011) (203) (131) (83)   ;(0010000011) (203) (131) (83)   ;
;264;(0010000100) (204) (132) (84)    ;(0010000100) (204) (132) (84)   ;(0010000101) (205) (133) (85)   ;(0010000101) (205) (133) (85)   ;(0010000110) (206) (134) (86)   ;(0010000110) (206) (134) (86)   ;(0010000111) (207) (135) (87)   ;(0010000111) (207) (135) (87)   ;
;272;(0010001000) (210) (136) (88)    ;(0010001000) (210) (136) (88)   ;(0010001001) (211) (137) (89)   ;(0010001001) (211) (137) (89)   ;(0010001010) (212) (138) (8A)   ;(0010001010) (212) (138) (8A)   ;(0010001011) (213) (139) (8B)   ;(0010001011) (213) (139) (8B)   ;
;280;(0010001100) (214) (140) (8C)    ;(0010001100) (214) (140) (8C)   ;(0010001101) (215) (141) (8D)   ;(0010001101) (215) (141) (8D)   ;(0010001110) (216) (142) (8E)   ;(0010001110) (216) (142) (8E)   ;(0010001111) (217) (143) (8F)   ;(0010001111) (217) (143) (8F)   ;
;288;(0010010000) (220) (144) (90)    ;(0010010000) (220) (144) (90)   ;(0010010001) (221) (145) (91)   ;(0010010001) (221) (145) (91)   ;(0010010010) (222) (146) (92)   ;(0010010010) (222) (146) (92)   ;(0010010011) (223) (147) (93)   ;(0010010011) (223) (147) (93)   ;
;296;(0010010100) (224) (148) (94)    ;(0010010100) (224) (148) (94)   ;(0010010101) (225) (149) (95)   ;(0010010101) (225) (149) (95)   ;(0010010110) (226) (150) (96)   ;(0010010110) (226) (150) (96)   ;(0010010111) (227) (151) (97)   ;(0010010111) (227) (151) (97)   ;
;304;(0010011000) (230) (152) (98)    ;(0010011000) (230) (152) (98)   ;(0010011001) (231) (153) (99)   ;(0010011001) (231) (153) (99)   ;(0010011010) (232) (154) (9A)   ;(0010011010) (232) (154) (9A)   ;(0010011011) (233) (155) (9B)   ;(0010011011) (233) (155) (9B)   ;
;312;(0010011100) (234) (156) (9C)    ;(0010011100) (234) (156) (9C)   ;(0010011101) (235) (157) (9D)   ;(0010011101) (235) (157) (9D)   ;(0010011110) (236) (158) (9E)   ;(0010011110) (236) (158) (9E)   ;(0010011111) (237) (159) (9F)   ;(0010011111) (237) (159) (9F)   ;
;320;(0010100000) (240) (160) (A0)    ;(0010100000) (240) (160) (A0)   ;(0010100001) (241) (161) (A1)   ;(0010100001) (241) (161) (A1)   ;(0010100010) (242) (162) (A2)   ;(0010100010) (242) (162) (A2)   ;(0010100011) (243) (163) (A3)   ;(0010100011) (243) (163) (A3)   ;
;328;(0010100100) (244) (164) (A4)    ;(0010100100) (244) (164) (A4)   ;(0010100101) (245) (165) (A5)   ;(0010100101) (245) (165) (A5)   ;(0010100110) (246) (166) (A6)   ;(0010100110) (246) (166) (A6)   ;(0010100111) (247) (167) (A7)   ;(0010100111) (247) (167) (A7)   ;
;336;(0010101000) (250) (168) (A8)    ;(0010101000) (250) (168) (A8)   ;(0010101001) (251) (169) (A9)   ;(0010101001) (251) (169) (A9)   ;(0010101010) (252) (170) (AA)   ;(0010101010) (252) (170) (AA)   ;(0010101011) (253) (171) (AB)   ;(0010101011) (253) (171) (AB)   ;
;344;(0010101100) (254) (172) (AC)    ;(0010101100) (254) (172) (AC)   ;(0010101101) (255) (173) (AD)   ;(0010101101) (255) (173) (AD)   ;(0010101110) (256) (174) (AE)   ;(0010101110) (256) (174) (AE)   ;(0010101111) (257) (175) (AF)   ;(0010101111) (257) (175) (AF)   ;
;352;(0010110000) (260) (176) (B0)    ;(0010110000) (260) (176) (B0)   ;(0010110001) (261) (177) (B1)   ;(0010110001) (261) (177) (B1)   ;(0010110010) (262) (178) (B2)   ;(0010110010) (262) (178) (B2)   ;(0010110011) (263) (179) (B3)   ;(0010110011) (263) (179) (B3)   ;
;360;(0010110100) (264) (180) (B4)    ;(0010110100) (264) (180) (B4)   ;(0010110101) (265) (181) (B5)   ;(0010110101) (265) (181) (B5)   ;(0010110110) (266) (182) (B6)   ;(0010110110) (266) (182) (B6)   ;(0010110111) (267) (183) (B7)   ;(0010110111) (267) (183) (B7)   ;
;368;(0010111000) (270) (184) (B8)    ;(0010111000) (270) (184) (B8)   ;(0010111001) (271) (185) (B9)   ;(0010111001) (271) (185) (B9)   ;(0010111010) (272) (186) (BA)   ;(0010111010) (272) (186) (BA)   ;(0010111011) (273) (187) (BB)   ;(0010111011) (273) (187) (BB)   ;
;376;(0010111100) (274) (188) (BC)    ;(0010111100) (274) (188) (BC)   ;(0010111101) (275) (189) (BD)   ;(0010111101) (275) (189) (BD)   ;(0010111110) (276) (190) (BE)   ;(0010111110) (276) (190) (BE)   ;(0010111111) (277) (191) (BF)   ;(0010111111) (277) (191) (BF)   ;
;384;(0011000000) (300) (192) (C0)    ;(0011000000) (300) (192) (C0)   ;(0011000000) (300) (192) (C0)   ;(0011000001) (301) (193) (C1)   ;(0011000001) (301) (193) (C1)   ;(0011000010) (302) (194) (C2)   ;(0011000010) (302) (194) (C2)   ;(0011000011) (303) (195) (C3)   ;
;392;(0011000011) (303) (195) (C3)    ;(0011000100) (304) (196) (C4)   ;(0011000100) (304) (196) (C4)   ;(0011000101) (305) (197) (C5)   ;(0011000101) (305) (197) (C5)   ;(0011000110) (306) (198) (C6)   ;(0011000110) (306) (198) (C6)   ;(0011000111) (307) (199) (C7)   ;
;400;(0011000111) (307) (199) (C7)    ;(0011001000) (310) (200) (C8)   ;(0011001000) (310) (200) (C8)   ;(0011001001) (311) (201) (C9)   ;(0011001001) (311) (201) (C9)   ;(0011001010) (312) (202) (CA)   ;(0011001010) (312) (202) (CA)   ;(0011001011) (313) (203) (CB)   ;
;408;(0011001011) (313) (203) (CB)    ;(0011001100) (314) (204) (CC)   ;(0011001100) (314) (204) (CC)   ;(0011001101) (315) (205) (CD)   ;(0011001101) (315) (205) (CD)   ;(0011001110) (316) (206) (CE)   ;(0011001110) (316) (206) (CE)   ;(0011001111) (317) (207) (CF)   ;
;416;(0011001111) (317) (207) (CF)    ;(0011010000) (320) (208) (D0)   ;(0011010000) (320) (208) (D0)   ;(0011010001) (321) (209) (D1)   ;(0011010001) (321) (209) (D1)   ;(0011010010) (322) (210) (D2)   ;(0011010010) (322) (210) (D2)   ;(0011010011) (323) (211) (D3)   ;
;424;(0011010011) (323) (211) (D3)    ;(0011010100) (324) (212) (D4)   ;(0011010100) (324) (212) (D4)   ;(0011010101) (325) (213) (D5)   ;(0011010101) (325) (213) (D5)   ;(0011010110) (326) (214) (D6)   ;(0011010110) (326) (214) (D6)   ;(0011010111) (327) (215) (D7)   ;
;432;(0011010111) (327) (215) (D7)    ;(0011011000) (330) (216) (D8)   ;(0011011000) (330) (216) (D8)   ;(0011011001) (331) (217) (D9)   ;(0011011001) (331) (217) (D9)   ;(0011011010) (332) (218) (DA)   ;(0011011010) (332) (218) (DA)   ;(0011011011) (333) (219) (DB)   ;
;440;(0011011011) (333) (219) (DB)    ;(0011011100) (334) (220) (DC)   ;(0011011100) (334) (220) (DC)   ;(0011011101) (335) (221) (DD)   ;(0011011101) (335) (221) (DD)   ;(0011011110) (336) (222) (DE)   ;(0011011110) (336) (222) (DE)   ;(0011011111) (337) (223) (DF)   ;
;448;(0011011111) (337) (223) (DF)    ;(0011100000) (340) (224) (E0)   ;(0011100000) (340) (224) (E0)   ;(0011100001) (341) (225) (E1)   ;(0011100001) (341) (225) (E1)   ;(0011100010) (342) (226) (E2)   ;(0011100010) (342) (226) (E2)   ;(0011100011) (343) (227) (E3)   ;
;456;(0011100011) (343) (227) (E3)    ;(0011100100) (344) (228) (E4)   ;(0011100100) (344) (228) (E4)   ;(0011100101) (345) (229) (E5)   ;(0011100101) (345) (229) (E5)   ;(0011100110) (346) (230) (E6)   ;(0011100110) (346) (230) (E6)   ;(0011100111) (347) (231) (E7)   ;
;464;(0011100111) (347) (231) (E7)    ;(0011101000) (350) (232) (E8)   ;(0011101000) (350) (232) (E8)   ;(0011101001) (351) (233) (E9)   ;(0011101001) (351) (233) (E9)   ;(0011101010) (352) (234) (EA)   ;(0011101010) (352) (234) (EA)   ;(0011101011) (353) (235) (EB)   ;
;472;(0011101011) (353) (235) (EB)    ;(0011101100) (354) (236) (EC)   ;(0011101100) (354) (236) (EC)   ;(0011101101) (355) (237) (ED)   ;(0011101101) (355) (237) (ED)   ;(0011101110) (356) (238) (EE)   ;(0011101110) (356) (238) (EE)   ;(0011101111) (357) (239) (EF)   ;
;480;(0011101111) (357) (239) (EF)    ;(0011110000) (360) (240) (F0)   ;(0011110000) (360) (240) (F0)   ;(0011110001) (361) (241) (F1)   ;(0011110001) (361) (241) (F1)   ;(0011110010) (362) (242) (F2)   ;(0011110010) (362) (242) (F2)   ;(0011110011) (363) (243) (F3)   ;
;488;(0011110011) (363) (243) (F3)    ;(0011110100) (364) (244) (F4)   ;(0011110100) (364) (244) (F4)   ;(0011110101) (365) (245) (F5)   ;(0011110101) (365) (245) (F5)   ;(0011110110) (366) (246) (F6)   ;(0011110110) (366) (246) (F6)   ;(0011110111) (367) (247) (F7)   ;
;496;(0011110111) (367) (247) (F7)    ;(0011111000) (370) (248) (F8)   ;(0011111000) (370) (248) (F8)   ;(0011111001) (371) (249) (F9)   ;(0011111001) (371) (249) (F9)   ;(0011111010) (372) (250) (FA)   ;(0011111010) (372) (250) (FA)   ;(0011111011) (373) (251) (FB)   ;
;504;(0011111011) (373) (251) (FB)    ;(0011111100) (374) (252) (FC)   ;(0011111100) (374) (252) (FC)   ;(0011111101) (375) (253) (FD)   ;(0011111101) (375) (253) (FD)   ;(0011111110) (376) (254) (FE)   ;(0011111110) (376) (254) (FE)   ;(0011111111) (377) (255) (FF)   ;
;512;(0011111111) (377) (255) (FF)    ;(0011111111) (377) (255) (FF)   ;(0011111110) (376) (254) (FE)   ;(0011111110) (376) (254) (FE)   ;(0011111101) (375) (253) (FD)   ;(0011111101) (375) (253) (FD)   ;(0011111100) (374) (252) (FC)   ;(0011111100) (374) (252) (FC)   ;
;520;(0011111011) (373) (251) (FB)    ;(0011111011) (373) (251) (FB)   ;(0011111010) (372) (250) (FA)   ;(0011111010) (372) (250) (FA)   ;(0011111001) (371) (249) (F9)   ;(0011111001) (371) (249) (F9)   ;(0011111000) (370) (248) (F8)   ;(0011111000) (370) (248) (F8)   ;
;528;(0011110111) (367) (247) (F7)    ;(0011110111) (367) (247) (F7)   ;(0011110110) (366) (246) (F6)   ;(0011110110) (366) (246) (F6)   ;(0011110101) (365) (245) (F5)   ;(0011110101) (365) (245) (F5)   ;(0011110100) (364) (244) (F4)   ;(0011110100) (364) (244) (F4)   ;
;536;(0011110011) (363) (243) (F3)    ;(0011110011) (363) (243) (F3)   ;(0011110010) (362) (242) (F2)   ;(0011110010) (362) (242) (F2)   ;(0011110001) (361) (241) (F1)   ;(0011110001) (361) (241) (F1)   ;(0011110000) (360) (240) (F0)   ;(0011110000) (360) (240) (F0)   ;
;544;(0011101111) (357) (239) (EF)    ;(0011101111) (357) (239) (EF)   ;(0011101110) (356) (238) (EE)   ;(0011101110) (356) (238) (EE)   ;(0011101101) (355) (237) (ED)   ;(0011101101) (355) (237) (ED)   ;(0011101100) (354) (236) (EC)   ;(0011101100) (354) (236) (EC)   ;
;552;(0011101011) (353) (235) (EB)    ;(0011101011) (353) (235) (EB)   ;(0011101010) (352) (234) (EA)   ;(0011101010) (352) (234) (EA)   ;(0011101001) (351) (233) (E9)   ;(0011101001) (351) (233) (E9)   ;(0011101000) (350) (232) (E8)   ;(0011101000) (350) (232) (E8)   ;
;560;(0011100111) (347) (231) (E7)    ;(0011100111) (347) (231) (E7)   ;(0011100110) (346) (230) (E6)   ;(0011100110) (346) (230) (E6)   ;(0011100101) (345) (229) (E5)   ;(0011100101) (345) (229) (E5)   ;(0011100100) (344) (228) (E4)   ;(0011100100) (344) (228) (E4)   ;
;568;(0011100011) (343) (227) (E3)    ;(0011100011) (343) (227) (E3)   ;(0011100010) (342) (226) (E2)   ;(0011100010) (342) (226) (E2)   ;(0011100001) (341) (225) (E1)   ;(0011100001) (341) (225) (E1)   ;(0011100000) (340) (224) (E0)   ;(0011100000) (340) (224) (E0)   ;
;576;(0011011111) (337) (223) (DF)    ;(0011011111) (337) (223) (DF)   ;(0011011110) (336) (222) (DE)   ;(0011011110) (336) (222) (DE)   ;(0011011101) (335) (221) (DD)   ;(0011011101) (335) (221) (DD)   ;(0011011100) (334) (220) (DC)   ;(0011011100) (334) (220) (DC)   ;
;584;(0011011011) (333) (219) (DB)    ;(0011011011) (333) (219) (DB)   ;(0011011010) (332) (218) (DA)   ;(0011011010) (332) (218) (DA)   ;(0011011001) (331) (217) (D9)   ;(0011011001) (331) (217) (D9)   ;(0011011000) (330) (216) (D8)   ;(0011011000) (330) (216) (D8)   ;
;592;(0011010111) (327) (215) (D7)    ;(0011010111) (327) (215) (D7)   ;(0011010110) (326) (214) (D6)   ;(0011010110) (326) (214) (D6)   ;(0011010101) (325) (213) (D5)   ;(0011010101) (325) (213) (D5)   ;(0011010100) (324) (212) (D4)   ;(0011010100) (324) (212) (D4)   ;
;600;(0011010011) (323) (211) (D3)    ;(0011010011) (323) (211) (D3)   ;(0011010010) (322) (210) (D2)   ;(0011010010) (322) (210) (D2)   ;(0011010001) (321) (209) (D1)   ;(0011010001) (321) (209) (D1)   ;(0011010000) (320) (208) (D0)   ;(0011010000) (320) (208) (D0)   ;
;608;(0011001111) (317) (207) (CF)    ;(0011001111) (317) (207) (CF)   ;(0011001110) (316) (206) (CE)   ;(0011001110) (316) (206) (CE)   ;(0011001101) (315) (205) (CD)   ;(0011001101) (315) (205) (CD)   ;(0011001100) (314) (204) (CC)   ;(0011001100) (314) (204) (CC)   ;
;616;(0011001011) (313) (203) (CB)    ;(0011001011) (313) (203) (CB)   ;(0011001010) (312) (202) (CA)   ;(0011001010) (312) (202) (CA)   ;(0011001001) (311) (201) (C9)   ;(0011001001) (311) (201) (C9)   ;(0011001000) (310) (200) (C8)   ;(0011001000) (310) (200) (C8)   ;
;624;(0011000111) (307) (199) (C7)    ;(0011000111) (307) (199) (C7)   ;(0011000110) (306) (198) (C6)   ;(0011000110) (306) (198) (C6)   ;(0011000101) (305) (197) (C5)   ;(0011000101) (305) (197) (C5)   ;(0011000100) (304) (196) (C4)   ;(0011000100) (304) (196) (C4)   ;
;632;(0011000011) (303) (195) (C3)    ;(0011000011) (303) (195) (C3)   ;(0011000010) (302) (194) (C2)   ;(0011000010) (302) (194) (C2)   ;(0011000001) (301) (193) (C1)   ;(0011000001) (301) (193) (C1)   ;(0011000000) (300) (192) (C0)   ;(0011000000) (300) (192) (C0)   ;
;640;(0011000000) (300) (192) (C0)    ;(0010111111) (277) (191) (BF)   ;(0010111111) (277) (191) (BF)   ;(0010111110) (276) (190) (BE)   ;(0010111110) (276) (190) (BE)   ;(0010111101) (275) (189) (BD)   ;(0010111101) (275) (189) (BD)   ;(0010111100) (274) (188) (BC)   ;
;648;(0010111100) (274) (188) (BC)    ;(0010111011) (273) (187) (BB)   ;(0010111011) (273) (187) (BB)   ;(0010111010) (272) (186) (BA)   ;(0010111010) (272) (186) (BA)   ;(0010111001) (271) (185) (B9)   ;(0010111001) (271) (185) (B9)   ;(0010111000) (270) (184) (B8)   ;
;656;(0010111000) (270) (184) (B8)    ;(0010110111) (267) (183) (B7)   ;(0010110111) (267) (183) (B7)   ;(0010110110) (266) (182) (B6)   ;(0010110110) (266) (182) (B6)   ;(0010110101) (265) (181) (B5)   ;(0010110101) (265) (181) (B5)   ;(0010110100) (264) (180) (B4)   ;
;664;(0010110100) (264) (180) (B4)    ;(0010110011) (263) (179) (B3)   ;(0010110011) (263) (179) (B3)   ;(0010110010) (262) (178) (B2)   ;(0010110010) (262) (178) (B2)   ;(0010110001) (261) (177) (B1)   ;(0010110001) (261) (177) (B1)   ;(0010110000) (260) (176) (B0)   ;
;672;(0010110000) (260) (176) (B0)    ;(0010101111) (257) (175) (AF)   ;(0010101111) (257) (175) (AF)   ;(0010101110) (256) (174) (AE)   ;(0010101110) (256) (174) (AE)   ;(0010101101) (255) (173) (AD)   ;(0010101101) (255) (173) (AD)   ;(0010101100) (254) (172) (AC)   ;
;680;(0010101100) (254) (172) (AC)    ;(0010101011) (253) (171) (AB)   ;(0010101011) (253) (171) (AB)   ;(0010101010) (252) (170) (AA)   ;(0010101010) (252) (170) (AA)   ;(0010101001) (251) (169) (A9)   ;(0010101001) (251) (169) (A9)   ;(0010101000) (250) (168) (A8)   ;
;688;(0010101000) (250) (168) (A8)    ;(0010100111) (247) (167) (A7)   ;(0010100111) (247) (167) (A7)   ;(0010100110) (246) (166) (A6)   ;(0010100110) (246) (166) (A6)   ;(0010100101) (245) (165) (A5)   ;(0010100101) (245) (165) (A5)   ;(0010100100) (244) (164) (A4)   ;
;696;(0010100100) (244) (164) (A4)    ;(0010100011) (243) (163) (A3)   ;(0010100011) (243) (163) (A3)   ;(0010100010) (242) (162) (A2)   ;(0010100010) (242) (162) (A2)   ;(0010100001) (241) (161) (A1)   ;(0010100001) (241) (161) (A1)   ;(0010100000) (240) (160) (A0)   ;
;704;(0010100000) (240) (160) (A0)    ;(0010011111) (237) (159) (9F)   ;(0010011111) (237) (159) (9F)   ;(0010011110) (236) (158) (9E)   ;(0010011110) (236) (158) (9E)   ;(0010011101) (235) (157) (9D)   ;(0010011101) (235) (157) (9D)   ;(0010011100) (234) (156) (9C)   ;
;712;(0010011100) (234) (156) (9C)    ;(0010011011) (233) (155) (9B)   ;(0010011011) (233) (155) (9B)   ;(0010011010) (232) (154) (9A)   ;(0010011010) (232) (154) (9A)   ;(0010011001) (231) (153) (99)   ;(0010011001) (231) (153) (99)   ;(0010011000) (230) (152) (98)   ;
;720;(0010011000) (230) (152) (98)    ;(0010010111) (227) (151) (97)   ;(0010010111) (227) (151) (97)   ;(0010010110) (226) (150) (96)   ;(0010010110) (226) (150) (96)   ;(0010010101) (225) (149) (95)   ;(0010010101) (225) (149) (95)   ;(0010010100) (224) (148) (94)   ;
;728;(0010010100) (224) (148) (94)    ;(0010010011) (223) (147) (93)   ;(0010010011) (223) (147) (93)   ;(0010010010) (222) (146) (92)   ;(0010010010) (222) (146) (92)   ;(0010010001) (221) (145) (91)   ;(0010010001) (221) (145) (91)   ;(0010010000) (220) (144) (90)   ;
;736;(0010010000) (220) (144) (90)    ;(0010001111) (217) (143) (8F)   ;(0010001111) (217) (143) (8F)   ;(0010001110) (216) (142) (8E)   ;(0010001110) (216) (142) (8E)   ;(0010001101) (215) (141) (8D)   ;(0010001101) (215) (141) (8D)   ;(0010001100) (214) (140) (8C)   ;
;744;(0010001100) (214) (140) (8C)    ;(0010001011) (213) (139) (8B)   ;(0010001011) (213) (139) (8B)   ;(0010001010) (212) (138) (8A)   ;(0010001010) (212) (138) (8A)   ;(0010001001) (211) (137) (89)   ;(0010001001) (211) (137) (89)   ;(0010001000) (210) (136) (88)   ;
;752;(0010001000) (210) (136) (88)    ;(0010000111) (207) (135) (87)   ;(0010000111) (207) (135) (87)   ;(0010000110) (206) (134) (86)   ;(0010000110) (206) (134) (86)   ;(0010000101) (205) (133) (85)   ;(0010000101) (205) (133) (85)   ;(0010000100) (204) (132) (84)   ;
;760;(0010000100) (204) (132) (84)    ;(0010000011) (203) (131) (83)   ;(0010000011) (203) (131) (83)   ;(0010000010) (202) (130) (82)   ;(0010000010) (202) (130) (82)   ;(0010000001) (201) (129) (81)   ;(0010000001) (201) (129) (81)   ;(0010000000) (200) (128) (80)   ;
;768;(0010000000) (200) (128) (80)    ;(0010000000) (200) (128) (80)   ;(0001111111) (177) (127) (7F)   ;(0001111111) (177) (127) (7F)   ;(0001111110) (176) (126) (7E)   ;(0001111110) (176) (126) (7E)   ;(0001111101) (175) (125) (7D)   ;(0001111101) (175) (125) (7D)   ;
;776;(0001111100) (174) (124) (7C)    ;(0001111100) (174) (124) (7C)   ;(0001111011) (173) (123) (7B)   ;(0001111011) (173) (123) (7B)   ;(0001111010) (172) (122) (7A)   ;(0001111010) (172) (122) (7A)   ;(0001111001) (171) (121) (79)   ;(0001111001) (171) (121) (79)   ;
;784;(0001111000) (170) (120) (78)    ;(0001111000) (170) (120) (78)   ;(0001110111) (167) (119) (77)   ;(0001110111) (167) (119) (77)   ;(0001110110) (166) (118) (76)   ;(0001110110) (166) (118) (76)   ;(0001110101) (165) (117) (75)   ;(0001110101) (165) (117) (75)   ;
;792;(0001110100) (164) (116) (74)    ;(0001110100) (164) (116) (74)   ;(0001110011) (163) (115) (73)   ;(0001110011) (163) (115) (73)   ;(0001110010) (162) (114) (72)   ;(0001110010) (162) (114) (72)   ;(0001110001) (161) (113) (71)   ;(0001110001) (161) (113) (71)   ;
;800;(0001110000) (160) (112) (70)    ;(0001110000) (160) (112) (70)   ;(0001101111) (157) (111) (6F)   ;(0001101111) (157) (111) (6F)   ;(0001101110) (156) (110) (6E)   ;(0001101110) (156) (110) (6E)   ;(0001101101) (155) (109) (6D)   ;(0001101101) (155) (109) (6D)   ;
;808;(0001101100) (154) (108) (6C)    ;(0001101100) (154) (108) (6C)   ;(0001101011) (153) (107) (6B)   ;(0001101011) (153) (107) (6B)   ;(0001101010) (152) (106) (6A)   ;(0001101010) (152) (106) (6A)   ;(0001101001) (151) (105) (69)   ;(0001101001) (151) (105) (69)   ;
;816;(0001101000) (150) (104) (68)    ;(0001101000) (150) (104) (68)   ;(0001100111) (147) (103) (67)   ;(0001100111) (147) (103) (67)   ;(0001100110) (146) (102) (66)   ;(0001100110) (146) (102) (66)   ;(0001100101) (145) (101) (65)   ;(0001100101) (145) (101) (65)   ;
;824;(0001100100) (144) (100) (64)    ;(0001100100) (144) (100) (64)   ;(0001100011) (143) (99) (63)   ;(0001100011) (143) (99) (63)   ;(0001100010) (142) (98) (62)   ;(0001100010) (142) (98) (62)   ;(0001100001) (141) (97) (61)   ;(0001100001) (141) (97) (61)   ;
;832;(0001100000) (140) (96) (60)    ;(0001100000) (140) (96) (60)   ;(0001011111) (137) (95) (5F)   ;(0001011111) (137) (95) (5F)   ;(0001011110) (136) (94) (5E)   ;(0001011110) (136) (94) (5E)   ;(0001011101) (135) (93) (5D)   ;(0001011101) (135) (93) (5D)   ;
;840;(0001011100) (134) (92) (5C)    ;(0001011100) (134) (92) (5C)   ;(0001011011) (133) (91) (5B)   ;(0001011011) (133) (91) (5B)   ;(0001011010) (132) (90) (5A)   ;(0001011010) (132) (90) (5A)   ;(0001011001) (131) (89) (59)   ;(0001011001) (131) (89) (59)   ;
;848;(0001011000) (130) (88) (58)    ;(0001011000) (130) (88) (58)   ;(0001010111) (127) (87) (57)   ;(0001010111) (127) (87) (57)   ;(0001010110) (126) (86) (56)   ;(0001010110) (126) (86) (56)   ;(0001010101) (125) (85) (55)   ;(0001010101) (125) (85) (55)   ;
;856;(0001010100) (124) (84) (54)    ;(0001010100) (124) (84) (54)   ;(0001010011) (123) (83) (53)   ;(0001010011) (123) (83) (53)   ;(0001010010) (122) (82) (52)   ;(0001010010) (122) (82) (52)   ;(0001010001) (121) (81) (51)   ;(0001010001) (121) (81) (51)   ;
;864;(0001010000) (120) (80) (50)    ;(0001010000) (120) (80) (50)   ;(0001001111) (117) (79) (4F)   ;(0001001111) (117) (79) (4F)   ;(0001001110) (116) (78) (4E)   ;(0001001110) (116) (78) (4E)   ;(0001001101) (115) (77) (4D)   ;(0001001101) (115) (77) (4D)   ;
;872;(0001001100) (114) (76) (4C)    ;(0001001100) (114) (76) (4C)   ;(0001001011) (113) (75) (4B)   ;(0001001011) (113) (75) (4B)   ;(0001001010) (112) (74) (4A)   ;(0001001010) (112) (74) (4A)   ;(0001001001) (111) (73) (49)   ;(0001001001) (111) (73) (49)   ;
;880;(0001001000) (110) (72) (48)    ;(0001001000) (110) (72) (48)   ;(0001000111) (107) (71) (47)   ;(0001000111) (107) (71) (47)   ;(0001000110) (106) (70) (46)   ;(0001000110) (106) (70) (46)   ;(0001000101) (105) (69) (45)   ;(0001000101) (105) (69) (45)   ;
;888;(0001000100) (104) (68) (44)    ;(0001000100) (104) (68) (44)   ;(0001000011) (103) (67) (43)   ;(0001000011) (103) (67) (43)   ;(0001000010) (102) (66) (42)   ;(0001000010) (102) (66) (42)   ;(0001000001) (101) (65) (41)   ;(0001000001) (101) (65) (41)   ;
;896;(0001000000) (100) (64) (40)    ;(0001000000) (100) (64) (40)   ;(0001000000) (100) (64) (40)   ;(0000111111) (77) (63) (3F)   ;(0000111111) (77) (63) (3F)   ;(0000111110) (76) (62) (3E)   ;(0000111110) (76) (62) (3E)   ;(0000111101) (75) (61) (3D)   ;
;904;(0000111101) (75) (61) (3D)    ;(0000111100) (74) (60) (3C)   ;(0000111100) (74) (60) (3C)   ;(0000111011) (73) (59) (3B)   ;(0000111011) (73) (59) (3B)   ;(0000111010) (72) (58) (3A)   ;(0000111010) (72) (58) (3A)   ;(0000111001) (71) (57) (39)   ;
;912;(0000111001) (71) (57) (39)    ;(0000111000) (70) (56) (38)   ;(0000111000) (70) (56) (38)   ;(0000110111) (67) (55) (37)   ;(0000110111) (67) (55) (37)   ;(0000110110) (66) (54) (36)   ;(0000110110) (66) (54) (36)   ;(0000110101) (65) (53) (35)   ;
;920;(0000110101) (65) (53) (35)    ;(0000110100) (64) (52) (34)   ;(0000110100) (64) (52) (34)   ;(0000110011) (63) (51) (33)   ;(0000110011) (63) (51) (33)   ;(0000110010) (62) (50) (32)   ;(0000110010) (62) (50) (32)   ;(0000110001) (61) (49) (31)   ;
;928;(0000110001) (61) (49) (31)    ;(0000110000) (60) (48) (30)   ;(0000110000) (60) (48) (30)   ;(0000101111) (57) (47) (2F)   ;(0000101111) (57) (47) (2F)   ;(0000101110) (56) (46) (2E)   ;(0000101110) (56) (46) (2E)   ;(0000101101) (55) (45) (2D)   ;
;936;(0000101101) (55) (45) (2D)    ;(0000101100) (54) (44) (2C)   ;(0000101100) (54) (44) (2C)   ;(0000101011) (53) (43) (2B)   ;(0000101011) (53) (43) (2B)   ;(0000101010) (52) (42) (2A)   ;(0000101010) (52) (42) (2A)   ;(0000101001) (51) (41) (29)   ;
;944;(0000101001) (51) (41) (29)    ;(0000101000) (50) (40) (28)   ;(0000101000) (50) (40) (28)   ;(0000100111) (47) (39) (27)   ;(0000100111) (47) (39) (27)   ;(0000100110) (46) (38) (26)   ;(0000100110) (46) (38) (26)   ;(0000100101) (45) (37) (25)   ;
;952;(0000100101) (45) (37) (25)    ;(0000100100) (44) (36) (24)   ;(0000100100) (44) (36) (24)   ;(0000100011) (43) (35) (23)   ;(0000100011) (43) (35) (23)   ;(0000100010) (42) (34) (22)   ;(0000100010) (42) (34) (22)   ;(0000100001) (41) (33) (21)   ;
;960;(0000100001) (41) (33) (21)    ;(0000100000) (40) (32) (20)   ;(0000100000) (40) (32) (20)   ;(0000011111) (37) (31) (1F)   ;(0000011111) (37) (31) (1F)   ;(0000011110) (36) (30) (1E)   ;(0000011110) (36) (30) (1E)   ;(0000011101) (35) (29) (1D)   ;
;968;(0000011101) (35) (29) (1D)    ;(0000011100) (34) (28) (1C)   ;(0000011100) (34) (28) (1C)   ;(0000011011) (33) (27) (1B)   ;(0000011011) (33) (27) (1B)   ;(0000011010) (32) (26) (1A)   ;(0000011010) (32) (26) (1A)   ;(0000011001) (31) (25) (19)   ;
;976;(0000011001) (31) (25) (19)    ;(0000011000) (30) (24) (18)   ;(0000011000) (30) (24) (18)   ;(0000010111) (27) (23) (17)   ;(0000010111) (27) (23) (17)   ;(0000010110) (26) (22) (16)   ;(0000010110) (26) (22) (16)   ;(0000010101) (25) (21) (15)   ;
;984;(0000010101) (25) (21) (15)    ;(0000010100) (24) (20) (14)   ;(0000010100) (24) (20) (14)   ;(0000010011) (23) (19) (13)   ;(0000010011) (23) (19) (13)   ;(0000010010) (22) (18) (12)   ;(0000010010) (22) (18) (12)   ;(0000010001) (21) (17) (11)   ;
;992;(0000010001) (21) (17) (11)    ;(0000010000) (20) (16) (10)   ;(0000010000) (20) (16) (10)   ;(0000001111) (17) (15) (0F)   ;(0000001111) (17) (15) (0F)   ;(0000001110) (16) (14) (0E)   ;(0000001110) (16) (14) (0E)   ;(0000001101) (15) (13) (0D)   ;
;1000;(0000001101) (15) (13) (0D)    ;(0000001100) (14) (12) (0C)   ;(0000001100) (14) (12) (0C)   ;(0000001011) (13) (11) (0B)   ;(0000001011) (13) (11) (0B)   ;(0000001010) (12) (10) (0A)   ;(0000001010) (12) (10) (0A)   ;(0000001001) (11) (9) (09)   ;
;1008;(0000001001) (11) (9) (09)    ;(0000001000) (10) (8) (08)   ;(0000001000) (10) (8) (08)   ;(0000000111) (7) (7) (07)   ;(0000000111) (7) (7) (07)   ;(0000000110) (6) (6) (06)   ;(0000000110) (6) (6) (06)   ;(0000000101) (5) (5) (05)   ;
;1016;(0000000101) (5) (5) (05)    ;(0000000100) (4) (4) (04)   ;(0000000100) (4) (4) (04)   ;(0000000011) (3) (3) (03)   ;(0000000011) (3) (3) (03)   ;(0000000010) (2) (2) (02)   ;(0000000010) (2) (2) (02)   ;(0000000001) (1) (1) (01)   ;




+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 112               ;
; Simple Multipliers (18-bit)           ; 2           ; 1                   ; 56                ;
; Embedded Multiplier Blocks            ; 2           ; --                  ; 56                ;
; Embedded Multiplier 9-bit elements    ; 4           ; 2                   ; 112               ;
; Signed Embedded Multipliers           ; 0           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 2           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                          ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; DDS_hzh:inst|shumaguan:U4|lpm_mult:Mult0|mult_mft:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y15_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    DDS_hzh:inst|shumaguan:U4|lpm_mult:Mult0|mult_mft:auto_generated|mac_mult3 ;                            ; DSPMULT_X18_Y15_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; DDS_hzh:inst|shumaguan:U4|lpm_mult:Mult0|mult_mft:auto_generated|w241w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y16_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    DDS_hzh:inst|shumaguan:U4|lpm_mult:Mult0|mult_mft:auto_generated|mac_mult1 ;                            ; DSPMULT_X18_Y16_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
+-------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+------------------------------------------------------+
; Interconnect Usage Summary                           ;
+----------------------------+-------------------------+
; Interconnect Resource Type ; Usage                   ;
+----------------------------+-------------------------+
; Block interconnects        ; 8,327 / 47,787 ( 17 % ) ;
; C16 interconnects          ; 110 / 1,804 ( 6 % )     ;
; C4 interconnects           ; 5,124 / 31,272 ( 16 % ) ;
; Direct links               ; 1,295 / 47,787 ( 3 % )  ;
; Global clocks              ; 2 / 20 ( 10 % )         ;
; Local interconnects        ; 2,572 / 15,408 ( 17 % ) ;
; R24 interconnects          ; 277 / 1,775 ( 16 % )    ;
; R4 interconnects           ; 5,020 / 41,310 ( 12 % ) ;
+----------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.39) ; Number of LABs  (Total = 503) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 47                            ;
; 2                                           ; 20                            ;
; 3                                           ; 11                            ;
; 4                                           ; 5                             ;
; 5                                           ; 2                             ;
; 6                                           ; 5                             ;
; 7                                           ; 2                             ;
; 8                                           ; 0                             ;
; 9                                           ; 0                             ;
; 10                                          ; 2                             ;
; 11                                          ; 4                             ;
; 12                                          ; 0                             ;
; 13                                          ; 1                             ;
; 14                                          ; 0                             ;
; 15                                          ; 2                             ;
; 16                                          ; 402                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 0.06) ; Number of LABs  (Total = 503) ;
+------------------------------------+-------------------------------+
; 1 Clock                            ; 21                            ;
; 1 Clock enable                     ; 6                             ;
; 1 Sync. load                       ; 5                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 13.04) ; Number of LABs  (Total = 503) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 47                            ;
; 2                                            ; 22                            ;
; 3                                            ; 11                            ;
; 4                                            ; 5                             ;
; 5                                            ; 4                             ;
; 6                                            ; 5                             ;
; 7                                            ; 1                             ;
; 8                                            ; 3                             ;
; 9                                            ; 0                             ;
; 10                                           ; 3                             ;
; 11                                           ; 2                             ;
; 12                                           ; 1                             ;
; 13                                           ; 1                             ;
; 14                                           ; 20                            ;
; 15                                           ; 193                           ;
; 16                                           ; 170                           ;
; 17                                           ; 2                             ;
; 18                                           ; 0                             ;
; 19                                           ; 1                             ;
; 20                                           ; 1                             ;
; 21                                           ; 1                             ;
; 22                                           ; 1                             ;
; 23                                           ; 2                             ;
; 24                                           ; 1                             ;
; 25                                           ; 1                             ;
; 26                                           ; 0                             ;
; 27                                           ; 1                             ;
; 28                                           ; 0                             ;
; 29                                           ; 0                             ;
; 30                                           ; 1                             ;
; 31                                           ; 0                             ;
; 32                                           ; 3                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 9.98) ; Number of LABs  (Total = 503) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 53                            ;
; 2                                               ; 23                            ;
; 3                                               ; 20                            ;
; 4                                               ; 10                            ;
; 5                                               ; 21                            ;
; 6                                               ; 15                            ;
; 7                                               ; 9                             ;
; 8                                               ; 11                            ;
; 9                                               ; 27                            ;
; 10                                              ; 41                            ;
; 11                                              ; 42                            ;
; 12                                              ; 32                            ;
; 13                                              ; 24                            ;
; 14                                              ; 27                            ;
; 15                                              ; 64                            ;
; 16                                              ; 83                            ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 14.76) ; Number of LABs  (Total = 503) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 14                            ;
; 2                                            ; 35                            ;
; 3                                            ; 28                            ;
; 4                                            ; 7                             ;
; 5                                            ; 4                             ;
; 6                                            ; 2                             ;
; 7                                            ; 12                            ;
; 8                                            ; 13                            ;
; 9                                            ; 7                             ;
; 10                                           ; 10                            ;
; 11                                           ; 27                            ;
; 12                                           ; 13                            ;
; 13                                           ; 21                            ;
; 14                                           ; 39                            ;
; 15                                           ; 30                            ;
; 16                                           ; 34                            ;
; 17                                           ; 26                            ;
; 18                                           ; 41                            ;
; 19                                           ; 25                            ;
; 20                                           ; 19                            ;
; 21                                           ; 11                            ;
; 22                                           ; 8                             ;
; 23                                           ; 6                             ;
; 24                                           ; 3                             ;
; 25                                           ; 7                             ;
; 26                                           ; 7                             ;
; 27                                           ; 1                             ;
; 28                                           ; 7                             ;
; 29                                           ; 6                             ;
; 30                                           ; 38                            ;
; 31                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 57           ; 0            ; 57           ; 0            ; 0            ; 58        ; 57           ; 0            ; 58        ; 58        ; 0            ; 47           ; 0            ; 0            ; 11           ; 0            ; 47           ; 11           ; 0            ; 0            ; 0            ; 47           ; 0            ; 0            ; 0            ; 0            ; 0            ; 58        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 1            ; 58           ; 1            ; 58           ; 58           ; 0         ; 1            ; 58           ; 0         ; 0         ; 58           ; 11           ; 58           ; 58           ; 47           ; 58           ; 11           ; 47           ; 58           ; 58           ; 58           ; 11           ; 58           ; 58           ; 58           ; 58           ; 58           ; 0         ; 58           ; 58           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; HEX0_DP            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1_DP            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2_DP            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3_DP            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[31]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[30]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[29]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[28]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[27]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[26]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[25]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[24]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[23]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[22]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[21]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[20]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0_D[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0_D[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0_D[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0_D[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0_D[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0_D[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0_D[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1_D[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1_D[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1_D[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1_D[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1_D[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1_D[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1_D[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2_D[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2_D[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2_D[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2_D[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2_D[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2_D[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2_D[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3_D[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3_D[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3_D[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3_D[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3_D[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3_D[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3_D[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; areset             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BUTTON[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BUTTON[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BUTTON[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[4]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[9]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; Enable Open Drain on CRC Error pin           ; Off                      ;
; Configuration Voltage Level                  ; Auto                     ;
; Force Configuration Voltage Level            ; Off                      ;
; nCEO                                         ; As output driving ground ;
; Data[0]                                      ; As input tri-stated      ;
; Data[1]/ASDO                                 ; As input tri-stated      ;
; Data[7..2]                                   ; Unreserved               ;
; FLASH_nCE/nCSO                               ; As input tri-stated      ;
; Other Active Parallel pins                   ; Unreserved               ;
; DCLK                                         ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing                                                                                     ;
+---------------------------------------------------+---------------------------------------------------+-------------------+
; Source Clock(s)                                   ; Destination Clock(s)                              ; Delay Added in ns ;
+---------------------------------------------------+---------------------------------------------------+-------------------+
; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.407             ;
+---------------------------------------------------+---------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version
    Info: Processing started: Sat Jul 24 21:29:55 2010
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off My_DDS -c My_DDS
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Selected device EP3C16F484C6 for design "My_DDS"
Info: Core supply voltage is 1.2V
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Implemented PLL "altpll0:inst4|altpll:altpll_component|altpll_hua2:auto_generated|pll1" as Cyclone III PLL type
    Info: Implementing clock multiplication of 3, clock division of 1, and phase shift of 0 degrees (0 ps) for altpll0:inst4|altpll:altpll_component|altpll_hua2:auto_generated|clk[0] port
    Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for altpll0:inst4|altpll:altpll_component|altpll_hua2:auto_generated|clk[1] port
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP3C40F484C6 is compatible
    Info: Device EP3C55F484C6 is compatible
    Info: Device EP3C80F484C6 is compatible
Info: Fitter converted 5 user pins into dedicated programming pins
    Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1
    Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info: Pin ~ALTERA_DCLK~ is reserved at location K2
    Info: Pin ~ALTERA_DATA0~ is reserved at location K1
    Info: Pin ~ALTERA_nCEO~ is reserved at location K22
Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning: No exact pin location assignment(s) for 1 pins of 58 total pins
    Info: Pin areset not assigned to an exact location on the device
Info: Timing-driven compilation is using the TimeQuest Timing Analyzer
Critical Warning: Synopsys Design Constraints File file not found: 'My_DDS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained generated clocks found in the design
Info: No user constrained base clocks found in the design
Info: The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info: Automatically promoted node altpll0:inst4|altpll:altpll_component|altpll_hua2:auto_generated|clk[0] (placed in counter C0 of PLL_2)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
Info: Automatically promoted node altpll0:inst4|altpll:altpll_component|altpll_hua2:auto_generated|clk[1] (placed in counter C1 of PLL_2)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
Info: Starting register packing
Info: Finished register packing
    Extra Info: No registers were packed into other blocks
Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info: Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 1 input, 0 output, 0 bidirectional)
        Info: I/O standards used: 2.5 V.
Info: I/O bank details before I/O pin placement
    Info: Statistics of I/O banks
        Info: I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 16 total pin(s) used --  17 pins available
        Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available
        Info: I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 10 total pin(s) used --  36 pins available
        Info: I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  39 pins available
        Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available
        Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available
        Info: I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 32 total pin(s) used --  15 pins available
        Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available
Warning: PLL "altpll0:inst4|altpll:altpll_component|altpll_hua2:auto_generated|pll1" output port clk[1] feeds output pin "GPIO1_D[20]~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning: Ignored locations or region assignments to the following nodes
    Warning: Node "AS_CLK" is assigned to location or region, but does not exist in design
    Warning: Node "AS_CS_N" is assigned to location or region, but does not exist in design
    Warning: Node "AS_DI" is assigned to location or region, but does not exist in design
    Warning: Node "AS_DO" is assigned to location or region, but does not exist in design
    Warning: Node "CLOCK_50_2" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_BA[0]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_BA[1]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_CKE" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_CLK" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQM[0]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQM[1]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[18]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[19]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[20]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[21]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_BYTE_N" is assigned to location or region, but does not exist in design
    Warning: Node "FL_CE_N" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[0]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[10]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[11]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[12]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[13]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[14]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[15]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[1]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[2]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[3]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[4]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[5]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[6]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[7]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[8]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[9]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_OE_N" is assigned to location or region, but does not exist in design
    Warning: Node "FL_RST_N" is assigned to location or region, but does not exist in design
    Warning: Node "FL_RY" is assigned to location or region, but does not exist in design
    Warning: Node "FL_WE_N" is assigned to location or region, but does not exist in design
    Warning: Node "FL_WP_N" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO0_CLKIN[0]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO0_CLKIN[1]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO0_CLKOUT[0]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO0_CLKOUT[1]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO0_D[0]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO0_D[10]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO0_D[11]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO0_D[12]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO0_D[13]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO0_D[14]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO0_D[15]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO0_D[16]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO0_D[17]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO0_D[18]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO0_D[19]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO0_D[1]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO0_D[20]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO0_D[21]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO0_D[22]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO0_D[23]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO0_D[24]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO0_D[25]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO0_D[26]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO0_D[27]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO0_D[28]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO0_D[29]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO0_D[2]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO0_D[30]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO0_D[31]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO0_D[3]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO0_D[4]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO0_D[5]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO0_D[6]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO0_D[7]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO0_D[8]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO0_D[9]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO1_CLKIN[0]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO1_CLKIN[1]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO1_CLKOUT[0]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO1_CLKOUT[1]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO1_D[0]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO1_D[10]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO1_D[11]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO1_D[12]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO1_D[13]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO1_D[14]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO1_D[15]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO1_D[16]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO1_D[17]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO1_D[18]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO1_D[19]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO1_D[1]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO1_D[2]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO1_D[3]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO1_D[4]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO1_D[5]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO1_D[6]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO1_D[7]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO1_D[8]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO1_D[9]" is assigned to location or region, but does not exist in design
    Warning: Node "LCD_BLON" is assigned to location or region, but does not exist in design
    Warning: Node "LCD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning: Node "LCD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning: Node "LCD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning: Node "LCD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning: Node "LCD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning: Node "LCD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning: Node "LCD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning: Node "LCD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning: Node "LCD_EN" is assigned to location or region, but does not exist in design
    Warning: Node "LCD_RS" is assigned to location or region, but does not exist in design
    Warning: Node "LCD_RW" is assigned to location or region, but does not exist in design
    Warning: Node "LEDG[3]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDG[4]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDG[5]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDG[6]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDG[7]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDG[8]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDG[9]" is assigned to location or region, but does not exist in design
    Warning: Node "PS2_KBCLK" is assigned to location or region, but does not exist in design
    Warning: Node "PS2_KBDAT" is assigned to location or region, but does not exist in design
    Warning: Node "PS2_MSCLK" is assigned to location or region, but does not exist in design
    Warning: Node "PS2_MSDAT" is assigned to location or region, but does not exist in design
    Warning: Node "SD_CLK" is assigned to location or region, but does not exist in design
    Warning: Node "SD_CMD" is assigned to location or region, but does not exist in design
    Warning: Node "SD_DAT0" is assigned to location or region, but does not exist in design
    Warning: Node "SD_DAT3" is assigned to location or region, but does not exist in design
    Warning: Node "SD_WP_N" is assigned to location or region, but does not exist in design
    Warning: Node "SW[5]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[6]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[7]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[8]" is assigned to location or region, but does not exist in design
    Warning: Node "UART_CTS" is assigned to location or region, but does not exist in design
    Warning: Node "UART_RTS" is assigned to location or region, but does not exist in design
    Warning: Node "UART_RXD" is assigned to location or region, but does not exist in design
    Warning: Node "UART_TXD" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_B[0]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_B[1]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_B[2]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_B[3]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_G[0]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_G[1]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_G[2]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_G[3]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_HS" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_R[0]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_R[1]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_R[2]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_R[3]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_VS" is assigned to location or region, but does not exist in design
Info: Fitter preparation operations ending: elapsed time is 00:00:06
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:01
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:05
Info: Fitter routing operations beginning
Info: Average interconnect usage is 13% of the available device resources
    Info: Peak interconnect usage is 25% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19
Info: Fitter routing operations ending: elapsed time is 00:00:09
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's routability were skipped
    Info: Optimizations that may affect the design's timing were skipped
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info: Generated suppressed messages file E:/temp/DDDDDDDDDSSS/My_DDS.fit.smsg
Info: Quartus II Fitter was successful. 0 errors, 205 warnings
    Info: Peak virtual memory: 310 megabytes
    Info: Processing ended: Sat Jul 24 21:30:35 2010
    Info: Elapsed time: 00:00:40
    Info: Total CPU time (on all processors): 00:00:45


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in E:/temp/DDDDDDDDDSSS/My_DDS.fit.smsg.


