\hypertarget{group__STM32F7xx__System__Private__Functions}{}\doxysection{STM32\+F7xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Functions}
\label{group__STM32F7xx__System__Private__Functions}\index{STM32F7xx\_System\_Private\_Functions@{STM32F7xx\_System\_Private\_Functions}}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{group__STM32F7xx__System__Private__Functions_ga93f514700ccf00d08dbdcff7f1224eb2}{System\+Init}} (void)
\begin{DoxyCompactList}\small\item\em Setup the microcontroller system Initialize the Embedded Flash Interface, the PLL and update the System\+Frequency variable. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__STM32F7xx__System__Private__Functions_gae0c36a9591fe6e9c45ecb21a794f0f0f}{System\+Core\+Clock\+Update}} (void)
\begin{DoxyCompactList}\small\item\em Update System\+Core\+Clock variable according to Clock Register Values. The System\+Core\+Clock variable contains the core clock (HCLK), it can be used by the user application to setup the Sys\+Tick timer or configure other parameters. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Function Documentation}
\mbox{\Hypertarget{group__STM32F7xx__System__Private__Functions_gae0c36a9591fe6e9c45ecb21a794f0f0f}\label{group__STM32F7xx__System__Private__Functions_gae0c36a9591fe6e9c45ecb21a794f0f0f}} 
\index{STM32F7xx\_System\_Private\_Functions@{STM32F7xx\_System\_Private\_Functions}!SystemCoreClockUpdate@{SystemCoreClockUpdate}}
\index{SystemCoreClockUpdate@{SystemCoreClockUpdate}!STM32F7xx\_System\_Private\_Functions@{STM32F7xx\_System\_Private\_Functions}}
\doxysubsubsection{\texorpdfstring{SystemCoreClockUpdate()}{SystemCoreClockUpdate()}}
{\footnotesize\ttfamily void System\+Core\+Clock\+Update (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Update System\+Core\+Clock variable according to Clock Register Values. The System\+Core\+Clock variable contains the core clock (HCLK), it can be used by the user application to setup the Sys\+Tick timer or configure other parameters. 

\begin{DoxyNote}{Note}
Each time the core clock (HCLK) changes, this function must be called to update System\+Core\+Clock variable value. Otherwise, any configuration based on this variable will be incorrect. ~\newline


-\/ The system frequency computed by this function is not the real frequency in the chip. It is calculated based on the predefined constant and the selected clock source\+:
\end{DoxyNote}

\begin{DoxyItemize}
\item If SYSCLK source is HSI, System\+Core\+Clock will contain the \mbox{\hyperlink{group__STM32F7xx__System__Private__Includes_gaaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\+\_\+\+VALUE($\ast$)}}
\item If SYSCLK source is HSE, System\+Core\+Clock will contain the \mbox{\hyperlink{group__STM32F7xx__System__Private__Includes_gaeafcff4f57440c60e64812dddd13e7cb}{HSE\+\_\+\+VALUE($\ast$$\ast$)}}
\item If SYSCLK source is PLL, System\+Core\+Clock will contain the \mbox{\hyperlink{group__STM32F7xx__System__Private__Includes_gaeafcff4f57440c60e64812dddd13e7cb}{HSE\+\_\+\+VALUE($\ast$$\ast$)}} or \mbox{\hyperlink{group__STM32F7xx__System__Private__Includes_gaaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\+\_\+\+VALUE($\ast$)}} multiplied/divided by the PLL factors.
\end{DoxyItemize}

($\ast$) HSI\+\_\+\+VALUE is a constant defined in \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}} file (default value 16 MHz) but the real value may vary depending on the variations in voltage and temperature. ~\newline


($\ast$$\ast$) HSE\+\_\+\+VALUE is a constant defined in \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}} file (default value 25 MHz), user has to ensure that HSE\+\_\+\+VALUE is same as the real frequency of the crystal used. Otherwise, this function may have wrong result.


\begin{DoxyItemize}
\item The result of this function could be not correct when using fractional value for HSE crystal.
\end{DoxyItemize}


\begin{DoxyParams}{Parameters}
{\em None} & \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{system__stm32f7xx_8c_source_l00219}{219}} of file \mbox{\hyperlink{system__stm32f7xx_8c_source}{system\+\_\+stm32f7xx.\+c}}.


\begin{DoxyCode}{0}
\DoxyCodeLine{00220 \{}
\DoxyCodeLine{00221   uint32\_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;}
\DoxyCodeLine{00222   }
\DoxyCodeLine{00223   \textcolor{comment}{/* Get SYSCLK source -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00224   tmp = RCC-\/>CFGR \& RCC\_CFGR\_SWS;}
\DoxyCodeLine{00225 }
\DoxyCodeLine{00226   \textcolor{keywordflow}{switch} (tmp)}
\DoxyCodeLine{00227   \{}
\DoxyCodeLine{00228     \textcolor{keywordflow}{case} 0x00:  \textcolor{comment}{/* HSI used as system clock source */}}
\DoxyCodeLine{00229       SystemCoreClock = \mbox{\hyperlink{group__STM32F7xx__System__Private__Includes_gaaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}};}
\DoxyCodeLine{00230       \textcolor{keywordflow}{break};}
\DoxyCodeLine{00231     \textcolor{keywordflow}{case} 0x04:  \textcolor{comment}{/* HSE used as system clock source */}}
\DoxyCodeLine{00232       SystemCoreClock = \mbox{\hyperlink{group__STM32F7xx__System__Private__Includes_gaeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}};}
\DoxyCodeLine{00233       \textcolor{keywordflow}{break};}
\DoxyCodeLine{00234     \textcolor{keywordflow}{case} 0x08:  \textcolor{comment}{/* PLL used as system clock source */}}
\DoxyCodeLine{00235 }
\DoxyCodeLine{00236       \textcolor{comment}{/* PLL\_VCO = (HSE\_VALUE or HSI\_VALUE / PLL\_M) * PLL\_N }}
\DoxyCodeLine{00237 \textcolor{comment}{         SYSCLK = PLL\_VCO / PLL\_P }}
\DoxyCodeLine{00238 \textcolor{comment}{         */}    }
\DoxyCodeLine{00239       pllsource = (RCC-\/>PLLCFGR \& RCC\_PLLCFGR\_PLLSRC) >> 22;}
\DoxyCodeLine{00240       pllm = RCC-\/>PLLCFGR \& RCC\_PLLCFGR\_PLLM;}
\DoxyCodeLine{00241       }
\DoxyCodeLine{00242       \textcolor{keywordflow}{if} (pllsource != 0)}
\DoxyCodeLine{00243       \{}
\DoxyCodeLine{00244         \textcolor{comment}{/* HSE used as PLL clock source */}}
\DoxyCodeLine{00245         pllvco = (\mbox{\hyperlink{group__STM32F7xx__System__Private__Includes_gaeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}} / pllm) * ((RCC-\/>PLLCFGR \& RCC\_PLLCFGR\_PLLN) >> 6);}
\DoxyCodeLine{00246       \}}
\DoxyCodeLine{00247       \textcolor{keywordflow}{else}}
\DoxyCodeLine{00248       \{}
\DoxyCodeLine{00249         \textcolor{comment}{/* HSI used as PLL clock source */}}
\DoxyCodeLine{00250         pllvco = (\mbox{\hyperlink{group__STM32F7xx__System__Private__Includes_gaaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}} / pllm) * ((RCC-\/>PLLCFGR \& RCC\_PLLCFGR\_PLLN) >> 6);      }
\DoxyCodeLine{00251       \}}
\DoxyCodeLine{00252 }
\DoxyCodeLine{00253       pllp = (((RCC-\/>PLLCFGR \& RCC\_PLLCFGR\_PLLP) >>16) + 1 ) *2;}
\DoxyCodeLine{00254       SystemCoreClock = pllvco/pllp;}
\DoxyCodeLine{00255       \textcolor{keywordflow}{break};}
\DoxyCodeLine{00256     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{00257       SystemCoreClock = \mbox{\hyperlink{group__STM32F7xx__System__Private__Includes_gaaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}};}
\DoxyCodeLine{00258       \textcolor{keywordflow}{break};}
\DoxyCodeLine{00259   \}}
\DoxyCodeLine{00260   \textcolor{comment}{/* Compute HCLK frequency -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00261   \textcolor{comment}{/* Get HCLK prescaler */}}
\DoxyCodeLine{00262   tmp = AHBPrescTable[((RCC-\/>CFGR \& RCC\_CFGR\_HPRE) >> 4)];}
\DoxyCodeLine{00263   \textcolor{comment}{/* HCLK frequency */}}
\DoxyCodeLine{00264   SystemCoreClock >>= tmp;}
\DoxyCodeLine{00265 \}}

\end{DoxyCode}
\mbox{\Hypertarget{group__STM32F7xx__System__Private__Functions_ga93f514700ccf00d08dbdcff7f1224eb2}\label{group__STM32F7xx__System__Private__Functions_ga93f514700ccf00d08dbdcff7f1224eb2}} 
\index{STM32F7xx\_System\_Private\_Functions@{STM32F7xx\_System\_Private\_Functions}!SystemInit@{SystemInit}}
\index{SystemInit@{SystemInit}!STM32F7xx\_System\_Private\_Functions@{STM32F7xx\_System\_Private\_Functions}}
\doxysubsubsection{\texorpdfstring{SystemInit()}{SystemInit()}}
{\footnotesize\ttfamily void System\+Init (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Setup the microcontroller system Initialize the Embedded Flash Interface, the PLL and update the System\+Frequency variable. 


\begin{DoxyParams}{Parameters}
{\em None} & \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{system__stm32f7xx_8c_source_l00150}{150}} of file \mbox{\hyperlink{system__stm32f7xx_8c_source}{system\+\_\+stm32f7xx.\+c}}.


\begin{DoxyCode}{0}
\DoxyCodeLine{00151 \{}
\DoxyCodeLine{00152   \textcolor{comment}{/* FPU settings -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00153 \textcolor{preprocessor}{  \#if (\_\_FPU\_PRESENT == 1) \&\& (\_\_FPU\_USED == 1) }}
\DoxyCodeLine{00154     SCB-\/>CPACR |= ((3UL << 10*2)|(3UL << 11*2));  \textcolor{comment}{/* set CP10 and CP11 Full Access */}}
\DoxyCodeLine{00155 \textcolor{preprocessor}{  \#endif }}
\DoxyCodeLine{00156   \textcolor{comment}{/* Reset the RCC clock configuration to the default reset state -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00157   \textcolor{comment}{/* Set HSION bit */}}
\DoxyCodeLine{00158   RCC-\/>CR |= (uint32\_t)0x00000001;}
\DoxyCodeLine{00159 }
\DoxyCodeLine{00160   \textcolor{comment}{/* Reset CFGR register */}}
\DoxyCodeLine{00161   RCC-\/>CFGR = 0x00000000;}
\DoxyCodeLine{00162 }
\DoxyCodeLine{00163   \textcolor{comment}{/* Reset HSEON, CSSON and PLLON bits */}}
\DoxyCodeLine{00164   RCC-\/>CR \&= (uint32\_t)0xFEF6FFFF;}
\DoxyCodeLine{00165 }
\DoxyCodeLine{00166   \textcolor{comment}{/* Reset PLLCFGR register */}}
\DoxyCodeLine{00167   RCC-\/>PLLCFGR = 0x24003010;}
\DoxyCodeLine{00168 }
\DoxyCodeLine{00169   \textcolor{comment}{/* Reset HSEBYP bit */}}
\DoxyCodeLine{00170   RCC-\/>CR \&= (uint32\_t)0xFFFBFFFF;}
\DoxyCodeLine{00171 }
\DoxyCodeLine{00172   \textcolor{comment}{/* Disable all interrupts */}}
\DoxyCodeLine{00173   RCC-\/>CIR = 0x00000000;}
\DoxyCodeLine{00174 }
\DoxyCodeLine{00175   \textcolor{comment}{/* Configure the Vector Table location add offset address -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00176 \textcolor{preprocessor}{\#ifdef VECT\_TAB\_SRAM }}
\DoxyCodeLine{00177   SCB-\/>VTOR = RAMDTCM\_BASE | \mbox{\hyperlink{group__STM32F7xx__System__Private__Defines_ga40e1495541cbb4acbe3f1819bd87a9fe}{VECT\_TAB\_OFFSET}}; \textcolor{comment}{/* Vector Table Relocation in Internal SRAM */}}
\DoxyCodeLine{00178 \textcolor{preprocessor}{\#else }}
\DoxyCodeLine{00179   SCB-\/>VTOR = FLASH\_BASE | \mbox{\hyperlink{group__STM32F7xx__System__Private__Defines_ga40e1495541cbb4acbe3f1819bd87a9fe}{VECT\_TAB\_OFFSET}}; \textcolor{comment}{/* Vector Table Relocation in Internal FLASH */}}
\DoxyCodeLine{00180 \textcolor{preprocessor}{\#endif }}
\DoxyCodeLine{00181 \}}

\end{DoxyCode}
