
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns -7.12

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns -0.10

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack -0.10

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.20 source latency sa00_sr[4]$_DFF_P_/CK ^
  -0.19 target latency sa00_sr[5]$_DFF_P_/CK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: text_in[126] (input port clocked by clk)
Endpoint: text_in_r[126]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.16    0.16 ^ input external delay
     1    2.12    0.00    0.00    0.16 ^ text_in[126] (in)
                                         text_in[126] (net)
                  0.00    0.00    0.16 ^ input159/A (BUF_X1)
     1    1.34    0.01    0.02    0.18 ^ input159/Z (BUF_X1)
                                         net257 (net)
                  0.01    0.00    0.18 ^ _29400_/B (MUX2_X1)
     1    1.23    0.01    0.03    0.21 ^ _29400_/Z (MUX2_X1)
                                         _00518_ (net)
                  0.01    0.00    0.21 ^ text_in_r[126]$_DFFE_PP_/D (DFF_X1)
                                  0.21   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   18.39    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   55.52    0.04    0.07    0.07 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.01    0.07 ^ clkbuf_3_4__f_clk/A (CLKBUF_X3)
    11   49.06    0.04    0.08    0.15 ^ clkbuf_3_4__f_clk/Z (CLKBUF_X3)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_leaf_72_clk/A (CLKBUF_X3)
     7   10.11    0.01    0.05    0.20 ^ clkbuf_leaf_72_clk/Z (CLKBUF_X3)
                                         clknet_leaf_72_clk (net)
                  0.01    0.00    0.20 ^ text_in_r[126]$_DFFE_PP_/CK (DFF_X1)
                          0.00    0.20   clock reconvergence pessimism
                          0.01    0.21   library hold time
                                  0.21   data required time
-----------------------------------------------------------------------------
                                  0.21   data required time
                                 -0.21   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: ld_r$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa11_sr[3]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   18.39    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   55.52    0.04    0.07    0.07 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.00    0.07 ^ clkbuf_3_1__f_clk/A (CLKBUF_X3)
    17   47.50    0.04    0.08    0.14 ^ clkbuf_3_1__f_clk/Z (CLKBUF_X3)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.01    0.15 ^ clkbuf_leaf_78_clk/A (CLKBUF_X3)
     8   10.69    0.01    0.05    0.20 ^ clkbuf_leaf_78_clk/Z (CLKBUF_X3)
                                         clknet_leaf_78_clk (net)
                  0.01    0.00    0.20 ^ ld_r$_DFF_P_/CK (DFF_X1)
     1    6.60    0.02    0.10    0.30 ^ ld_r$_DFF_P_/Q (DFF_X1)
                                         ld_r (net)
                  0.02    0.00    0.30 ^ _18258_/A (BUF_X8)
     6   69.96    0.02    0.04    0.33 ^ _18258_/Z (BUF_X8)
                                         _08970_ (net)
                  0.02    0.01    0.34 ^ _18259_/A (BUF_X16)
     5   64.42    0.01    0.03    0.37 ^ _18259_/Z (BUF_X16)
                                         _08971_ (net)
                  0.01    0.00    0.38 ^ _19028_/A (BUF_X32)
    10   62.08    0.01    0.02    0.40 ^ _19028_/Z (BUF_X32)
                                         _09726_ (net)
                  0.01    0.01    0.41 ^ _19029_/A (BUF_X32)
    11   77.84    0.01    0.02    0.43 ^ _19029_/Z (BUF_X32)
                                         _09727_ (net)
                  0.02    0.01    0.44 ^ _19030_/A (BUF_X32)
     6   62.90    0.01    0.02    0.46 ^ _19030_/Z (BUF_X32)
                                         _09728_ (net)
                  0.02    0.02    0.48 ^ _19125_/A (BUF_X32)
     5   41.86    0.01    0.02    0.50 ^ _19125_/Z (BUF_X32)
                                         _09818_ (net)
                  0.01    0.01    0.51 ^ _22545_/A1 (NAND2_X4)
     1    6.62    0.01    0.01    0.52 v _22545_/ZN (NAND2_X4)
                                         _13173_ (net)
                  0.01    0.00    0.52 v _22546_/B2 (OAI21_X4)
     4   19.21    0.03    0.05    0.57 ^ _22546_/ZN (OAI21_X4)
                                         _13174_ (net)
                  0.03    0.00    0.57 ^ _22547_/A1 (NOR2_X4)
     5   19.66    0.01    0.02    0.59 v _22547_/ZN (NOR2_X4)
                                         _13175_ (net)
                  0.01    0.00    0.59 v rebuffer3/A (BUF_X4)
     1   12.09    0.01    0.03    0.62 v rebuffer3/Z (BUF_X4)
                                         net487 (net)
                  0.01    0.00    0.62 v _22548_/A (INV_X8)
     6   33.46    0.01    0.02    0.64 ^ _22548_/ZN (INV_X8)
                                         _13176_ (net)
                  0.01    0.00    0.64 ^ _22549_/A (BUF_X16)
     6   26.17    0.01    0.02    0.66 ^ _22549_/Z (BUF_X16)
                                         _13177_ (net)
                  0.01    0.00    0.66 ^ _22550_/A (BUF_X16)
     6   28.75    0.01    0.02    0.69 ^ _22550_/Z (BUF_X16)
                                         _13178_ (net)
                  0.01    0.00    0.69 ^ _22551_/A (BUF_X16)
     8   29.48    0.01    0.02    0.71 ^ _22551_/Z (BUF_X16)
                                         _14992_ (net)
                  0.01    0.00    0.71 ^ _29686_/B (HA_X1)
     6   17.38    0.04    0.07    0.78 ^ _29686_/CO (HA_X1)
                                         _14993_ (net)
                  0.04    0.00    0.78 ^ _22984_/A1 (OR2_X4)
     3   11.16    0.01    0.03    0.81 ^ _22984_/ZN (OR2_X4)
                                         _13603_ (net)
                  0.01    0.00    0.81 ^ _22985_/A (OAI21_X4)
     3    7.69    0.01    0.02    0.83 v _22985_/ZN (OAI21_X4)
                                         _13604_ (net)
                  0.01    0.00    0.83 v _22986_/A1 (AND2_X2)
     1    1.16    0.00    0.03    0.86 v _22986_/ZN (AND2_X2)
                                         _13605_ (net)
                  0.00    0.00    0.86 v _22988_/A (MUX2_X1)
     1    4.56    0.01    0.06    0.92 v _22988_/Z (MUX2_X1)
                                         _13607_ (net)
                  0.01    0.00    0.92 v _22993_/B1 (AOI221_X2)
     1    3.62    0.04    0.07    0.99 ^ _22993_/ZN (AOI221_X2)
                                         _13612_ (net)
                  0.04    0.00    0.99 ^ _23010_/B1 (AOI221_X2)
     1    3.09    0.03    0.03    1.02 v _23010_/ZN (AOI221_X2)
                                         _13629_ (net)
                  0.03    0.00    1.02 v _23011_/A2 (NOR4_X2)
     1    1.83    0.04    0.06    1.09 ^ _23011_/ZN (NOR4_X2)
                                         _00083_ (net)
                  0.04    0.00    1.09 ^ sa11_sr[3]$_DFF_P_/D (DFF_X1)
                                  1.09   data arrival time

                          0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock source latency
     1   18.39    0.00    0.00    0.82 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.82 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   55.52    0.04    0.07    0.89 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.01    0.89 ^ clkbuf_3_4__f_clk/A (CLKBUF_X3)
    11   49.06    0.04    0.08    0.97 ^ clkbuf_3_4__f_clk/Z (CLKBUF_X3)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00    0.97 ^ clkbuf_leaf_69_clk/A (CLKBUF_X3)
     7    9.36    0.01    0.05    1.02 ^ clkbuf_leaf_69_clk/Z (CLKBUF_X3)
                                         clknet_leaf_69_clk (net)
                  0.01    0.00    1.02 ^ sa11_sr[3]$_DFF_P_/CK (DFF_X1)
                          0.00    1.02   clock reconvergence pessimism
                         -0.04    0.98   library setup time
                                  0.98   data required time
-----------------------------------------------------------------------------
                                  0.98   data required time
                                 -1.09   data arrival time
-----------------------------------------------------------------------------
                                 -0.10   slack (VIOLATED)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: ld_r$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa11_sr[3]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   18.39    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   55.52    0.04    0.07    0.07 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.00    0.07 ^ clkbuf_3_1__f_clk/A (CLKBUF_X3)
    17   47.50    0.04    0.08    0.14 ^ clkbuf_3_1__f_clk/Z (CLKBUF_X3)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.01    0.15 ^ clkbuf_leaf_78_clk/A (CLKBUF_X3)
     8   10.69    0.01    0.05    0.20 ^ clkbuf_leaf_78_clk/Z (CLKBUF_X3)
                                         clknet_leaf_78_clk (net)
                  0.01    0.00    0.20 ^ ld_r$_DFF_P_/CK (DFF_X1)
     1    6.60    0.02    0.10    0.30 ^ ld_r$_DFF_P_/Q (DFF_X1)
                                         ld_r (net)
                  0.02    0.00    0.30 ^ _18258_/A (BUF_X8)
     6   69.96    0.02    0.04    0.33 ^ _18258_/Z (BUF_X8)
                                         _08970_ (net)
                  0.02    0.01    0.34 ^ _18259_/A (BUF_X16)
     5   64.42    0.01    0.03    0.37 ^ _18259_/Z (BUF_X16)
                                         _08971_ (net)
                  0.01    0.00    0.38 ^ _19028_/A (BUF_X32)
    10   62.08    0.01    0.02    0.40 ^ _19028_/Z (BUF_X32)
                                         _09726_ (net)
                  0.01    0.01    0.41 ^ _19029_/A (BUF_X32)
    11   77.84    0.01    0.02    0.43 ^ _19029_/Z (BUF_X32)
                                         _09727_ (net)
                  0.02    0.01    0.44 ^ _19030_/A (BUF_X32)
     6   62.90    0.01    0.02    0.46 ^ _19030_/Z (BUF_X32)
                                         _09728_ (net)
                  0.02    0.02    0.48 ^ _19125_/A (BUF_X32)
     5   41.86    0.01    0.02    0.50 ^ _19125_/Z (BUF_X32)
                                         _09818_ (net)
                  0.01    0.01    0.51 ^ _22545_/A1 (NAND2_X4)
     1    6.62    0.01    0.01    0.52 v _22545_/ZN (NAND2_X4)
                                         _13173_ (net)
                  0.01    0.00    0.52 v _22546_/B2 (OAI21_X4)
     4   19.21    0.03    0.05    0.57 ^ _22546_/ZN (OAI21_X4)
                                         _13174_ (net)
                  0.03    0.00    0.57 ^ _22547_/A1 (NOR2_X4)
     5   19.66    0.01    0.02    0.59 v _22547_/ZN (NOR2_X4)
                                         _13175_ (net)
                  0.01    0.00    0.59 v rebuffer3/A (BUF_X4)
     1   12.09    0.01    0.03    0.62 v rebuffer3/Z (BUF_X4)
                                         net487 (net)
                  0.01    0.00    0.62 v _22548_/A (INV_X8)
     6   33.46    0.01    0.02    0.64 ^ _22548_/ZN (INV_X8)
                                         _13176_ (net)
                  0.01    0.00    0.64 ^ _22549_/A (BUF_X16)
     6   26.17    0.01    0.02    0.66 ^ _22549_/Z (BUF_X16)
                                         _13177_ (net)
                  0.01    0.00    0.66 ^ _22550_/A (BUF_X16)
     6   28.75    0.01    0.02    0.69 ^ _22550_/Z (BUF_X16)
                                         _13178_ (net)
                  0.01    0.00    0.69 ^ _22551_/A (BUF_X16)
     8   29.48    0.01    0.02    0.71 ^ _22551_/Z (BUF_X16)
                                         _14992_ (net)
                  0.01    0.00    0.71 ^ _29686_/B (HA_X1)
     6   17.38    0.04    0.07    0.78 ^ _29686_/CO (HA_X1)
                                         _14993_ (net)
                  0.04    0.00    0.78 ^ _22984_/A1 (OR2_X4)
     3   11.16    0.01    0.03    0.81 ^ _22984_/ZN (OR2_X4)
                                         _13603_ (net)
                  0.01    0.00    0.81 ^ _22985_/A (OAI21_X4)
     3    7.69    0.01    0.02    0.83 v _22985_/ZN (OAI21_X4)
                                         _13604_ (net)
                  0.01    0.00    0.83 v _22986_/A1 (AND2_X2)
     1    1.16    0.00    0.03    0.86 v _22986_/ZN (AND2_X2)
                                         _13605_ (net)
                  0.00    0.00    0.86 v _22988_/A (MUX2_X1)
     1    4.56    0.01    0.06    0.92 v _22988_/Z (MUX2_X1)
                                         _13607_ (net)
                  0.01    0.00    0.92 v _22993_/B1 (AOI221_X2)
     1    3.62    0.04    0.07    0.99 ^ _22993_/ZN (AOI221_X2)
                                         _13612_ (net)
                  0.04    0.00    0.99 ^ _23010_/B1 (AOI221_X2)
     1    3.09    0.03    0.03    1.02 v _23010_/ZN (AOI221_X2)
                                         _13629_ (net)
                  0.03    0.00    1.02 v _23011_/A2 (NOR4_X2)
     1    1.83    0.04    0.06    1.09 ^ _23011_/ZN (NOR4_X2)
                                         _00083_ (net)
                  0.04    0.00    1.09 ^ sa11_sr[3]$_DFF_P_/D (DFF_X1)
                                  1.09   data arrival time

                          0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock source latency
     1   18.39    0.00    0.00    0.82 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.82 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   55.52    0.04    0.07    0.89 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.01    0.89 ^ clkbuf_3_4__f_clk/A (CLKBUF_X3)
    11   49.06    0.04    0.08    0.97 ^ clkbuf_3_4__f_clk/Z (CLKBUF_X3)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00    0.97 ^ clkbuf_leaf_69_clk/A (CLKBUF_X3)
     7    9.36    0.01    0.05    1.02 ^ clkbuf_leaf_69_clk/Z (CLKBUF_X3)
                                         clknet_leaf_69_clk (net)
                  0.01    0.00    1.02 ^ sa11_sr[3]$_DFF_P_/CK (DFF_X1)
                          0.00    1.02   clock reconvergence pessimism
                         -0.04    0.98   library setup time
                                  0.98   data required time
-----------------------------------------------------------------------------
                                  0.98   data required time
                                 -1.09   data arrival time
-----------------------------------------------------------------------------
                                 -0.10   slack (VIOLATED)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.07648088037967682

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3852

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.5026564598083496

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
28.991697311401367

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.0173

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 155

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: ld_r$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa11_sr[3]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.07    0.07 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.08    0.14 ^ clkbuf_3_1__f_clk/Z (CLKBUF_X3)
   0.05    0.20 ^ clkbuf_leaf_78_clk/Z (CLKBUF_X3)
   0.00    0.20 ^ ld_r$_DFF_P_/CK (DFF_X1)
   0.10    0.30 ^ ld_r$_DFF_P_/Q (DFF_X1)
   0.04    0.33 ^ _18258_/Z (BUF_X8)
   0.04    0.37 ^ _18259_/Z (BUF_X16)
   0.02    0.40 ^ _19028_/Z (BUF_X32)
   0.03    0.43 ^ _19029_/Z (BUF_X32)
   0.03    0.46 ^ _19030_/Z (BUF_X32)
   0.04    0.50 ^ _19125_/Z (BUF_X32)
   0.02    0.52 v _22545_/ZN (NAND2_X4)
   0.05    0.57 ^ _22546_/ZN (OAI21_X4)
   0.02    0.59 v _22547_/ZN (NOR2_X4)
   0.03    0.62 v rebuffer3/Z (BUF_X4)
   0.02    0.64 ^ _22548_/ZN (INV_X8)
   0.02    0.66 ^ _22549_/Z (BUF_X16)
   0.02    0.69 ^ _22550_/Z (BUF_X16)
   0.02    0.71 ^ _22551_/Z (BUF_X16)
   0.07    0.78 ^ _29686_/CO (HA_X1)
   0.03    0.81 ^ _22984_/ZN (OR2_X4)
   0.02    0.83 v _22985_/ZN (OAI21_X4)
   0.03    0.86 v _22986_/ZN (AND2_X2)
   0.06    0.92 v _22988_/Z (MUX2_X1)
   0.07    0.99 ^ _22993_/ZN (AOI221_X2)
   0.03    1.02 v _23010_/ZN (AOI221_X2)
   0.06    1.09 ^ _23011_/ZN (NOR4_X2)
   0.00    1.09 ^ sa11_sr[3]$_DFF_P_/D (DFF_X1)
           1.09   data arrival time

   0.82    0.82   clock clk (rise edge)
   0.00    0.82   clock source latency
   0.00    0.82 ^ clk (in)
   0.07    0.89 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.09    0.97 ^ clkbuf_3_4__f_clk/Z (CLKBUF_X3)
   0.05    1.02 ^ clkbuf_leaf_69_clk/Z (CLKBUF_X3)
   0.00    1.02 ^ sa11_sr[3]$_DFF_P_/CK (DFF_X1)
   0.00    1.02   clock reconvergence pessimism
  -0.04    0.98   library setup time
           0.98   data required time
---------------------------------------------------------
           0.98   data required time
          -1.09   data arrival time
---------------------------------------------------------
          -0.10   slack (VIOLATED)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: u0.u2.d[3]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][11]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.07    0.07 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.08    0.14 ^ clkbuf_3_1__f_clk/Z (CLKBUF_X3)
   0.05    0.20 ^ clkbuf_leaf_80_clk/Z (CLKBUF_X3)
   0.00    0.20 ^ u0.u2.d[3]$_DFF_P_/CK (DFF_X1)
   0.07    0.27 ^ u0.u2.d[3]$_DFF_P_/QN (DFF_X1)
   0.02    0.28 v _15902_/ZN (XNOR2_X1)
   0.02    0.31 ^ _16005_/ZN (AOI21_X1)
   0.00    0.31 ^ u0.w[1][11]$_DFF_P_/D (DFF_X1)
           0.31   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.07    0.07 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.08    0.14 ^ clkbuf_3_1__f_clk/Z (CLKBUF_X3)
   0.05    0.20 ^ clkbuf_leaf_78_clk/Z (CLKBUF_X3)
   0.00    0.20 ^ u0.w[1][11]$_DFF_P_/CK (DFF_X1)
   0.00    0.20   clock reconvergence pessimism
   0.01    0.21   library hold time
           0.21   data required time
---------------------------------------------------------
           0.21   data required time
          -0.31   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.1966

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.2040

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
1.0858

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
-0.1024

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
-9.430834

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.73e-03   1.95e-03   4.81e-05   1.17e-02   2.3%
Combinational          2.35e-01   2.51e-01   7.51e-04   4.87e-01  96.9%
Clock                  1.79e-03   2.05e-03   5.35e-06   3.85e-03   0.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.47e-01   2.55e-01   8.04e-04   5.02e-01 100.0%
                          49.2%      50.7%       0.2%
