vendor_name = ModelSim
source_file = 1, H:/my_workshop/learn_fpga/exercise/DRAM_IPCORE/prj/ip/dpram.qip
source_file = 1, H:/my_workshop/learn_fpga/exercise/DRAM_IPCORE/prj/ip/dpram.v
source_file = 1, H:/my_workshop/learn_fpga/exercise/DRAM_IPCORE/testbench/dpram_tb.v
source_file = 1, e:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, e:/intelfpga/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, e:/intelfpga/18.0/quartus/libraries/megafunctions/aglobal180.inc
source_file = 1, e:/intelfpga/18.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, e:/intelfpga/18.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, e:/intelfpga/18.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, e:/intelfpga/18.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, e:/intelfpga/18.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, H:/my_workshop/learn_fpga/exercise/DRAM_IPCORE/prj/db/altsyncram_ufn1.tdf
design_name = dpram
instance = comp, \q[0]~output , q[0]~output, dpram, 1
instance = comp, \q[1]~output , q[1]~output, dpram, 1
instance = comp, \q[2]~output , q[2]~output, dpram, 1
instance = comp, \q[3]~output , q[3]~output, dpram, 1
instance = comp, \q[4]~output , q[4]~output, dpram, 1
instance = comp, \q[5]~output , q[5]~output, dpram, 1
instance = comp, \q[6]~output , q[6]~output, dpram, 1
instance = comp, \q[7]~output , q[7]~output, dpram, 1
instance = comp, \wren~input , wren~input, dpram, 1
instance = comp, \clock~input , clock~input, dpram, 1
instance = comp, \clock~inputclkctrl , clock~inputclkctrl, dpram, 1
instance = comp, \data[0]~input , data[0]~input, dpram, 1
instance = comp, \wraddress[0]~input , wraddress[0]~input, dpram, 1
instance = comp, \wraddress[1]~input , wraddress[1]~input, dpram, 1
instance = comp, \wraddress[2]~input , wraddress[2]~input, dpram, 1
instance = comp, \wraddress[3]~input , wraddress[3]~input, dpram, 1
instance = comp, \wraddress[4]~input , wraddress[4]~input, dpram, 1
instance = comp, \wraddress[5]~input , wraddress[5]~input, dpram, 1
instance = comp, \wraddress[6]~input , wraddress[6]~input, dpram, 1
instance = comp, \wraddress[7]~input , wraddress[7]~input, dpram, 1
instance = comp, \rdaddress[0]~input , rdaddress[0]~input, dpram, 1
instance = comp, \rdaddress[1]~input , rdaddress[1]~input, dpram, 1
instance = comp, \rdaddress[2]~input , rdaddress[2]~input, dpram, 1
instance = comp, \rdaddress[3]~input , rdaddress[3]~input, dpram, 1
instance = comp, \rdaddress[4]~input , rdaddress[4]~input, dpram, 1
instance = comp, \rdaddress[5]~input , rdaddress[5]~input, dpram, 1
instance = comp, \rdaddress[6]~input , rdaddress[6]~input, dpram, 1
instance = comp, \rdaddress[7]~input , rdaddress[7]~input, dpram, 1
instance = comp, \data[1]~input , data[1]~input, dpram, 1
instance = comp, \data[2]~input , data[2]~input, dpram, 1
instance = comp, \data[3]~input , data[3]~input, dpram, 1
instance = comp, \data[4]~input , data[4]~input, dpram, 1
instance = comp, \data[5]~input , data[5]~input, dpram, 1
instance = comp, \data[6]~input , data[6]~input, dpram, 1
instance = comp, \data[7]~input , data[7]~input, dpram, 1
instance = comp, \altsyncram_component|auto_generated|ram_block1a0 , altsyncram_component|auto_generated|ram_block1a0, dpram, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
