
led_elf:     file format elf32-littlearm


Disassembly of section .text:

00000020 <__start>:
  20:	ea000012 	b	70 <reset>
  24:	e59ff014 	ldr	pc, [pc, #20]	; 40 <_undefined_instruction>
  28:	e59ff014 	ldr	pc, [pc, #20]	; 44 <_software_interrupt>
  2c:	e59ff014 	ldr	pc, [pc, #20]	; 48 <_prefetch_abort>
  30:	e59ff014 	ldr	pc, [pc, #20]	; 4c <_data_abort>
  34:	e59ff014 	ldr	pc, [pc, #20]	; 50 <_not_used>
  38:	e59ff014 	ldr	pc, [pc, #20]	; 54 <_irq>
  3c:	e59ff014 	ldr	pc, [pc, #20]	; 58 <_fiq>

00000040 <_undefined_instruction>:
  40:	00000040 	andeq	r0, r0, r0, asr #32

00000044 <_software_interrupt>:
  44:	00000044 	andeq	r0, r0, r4, asr #32

00000048 <_prefetch_abort>:
  48:	00000048 	andeq	r0, r0, r8, asr #32

0000004c <_data_abort>:
  4c:	0000004c 	andeq	r0, r0, ip, asr #32

00000050 <_not_used>:
  50:	00000050 	andeq	r0, r0, r0, asr r0

00000054 <_irq>:
  54:	00000054 	andeq	r0, r0, r4, asr r0

00000058 <_fiq>:
  58:	00000058 	andeq	r0, r0, r8, asr r0

0000005c <_pad>:
  5c:	12345678 	eorsne	r5, r4, #125829120	; 0x7800000

00000060 <_TEXT_BASE>:
  60:	4a000000 	bmi	68 <_bss_end_ofs>

00000064 <_bss_start_ofs>:
  64:	4fffffe0 	svcmi	0x00ffffe0

00000068 <_bss_end_ofs>:
  68:	4fffffe0 	svcmi	0x00ffffe0

0000006c <_end_ofs>:
  6c:	00000d60 	andeq	r0, r0, r0, ror #26

00000070 <reset>:
  70:	e10f0000 	mrs	r0, CPSR
  74:	e200101f 	and	r1, r0, #31
  78:	e331001a 	teq	r1, #26
  7c:	13c0001f 	bicne	r0, r0, #31
  80:	13800013 	orrne	r0, r0, #19
  84:	e38000c0 	orr	r0, r0, #192	; 0xc0
  88:	e129f000 	msr	CPSR_fc, r0
  8c:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
  90:	e3c00a02 	bic	r0, r0, #8192	; 0x2000
  94:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
  98:	e59f005c 	ldr	r0, [pc, #92]	; fc <cpu_init_crit+0xc>
  9c:	ee0c0f10 	mcr	15, 0, r0, cr12, cr0, {0}
  a0:	eb000002 	bl	b0 <cpu_init_cp15>
  a4:	eb000011 	bl	f0 <cpu_init_crit>
  a8:	eb000014 	bl	100 <main>
  ac:	e1a00000 	nop			; (mov r0, r0)

000000b0 <cpu_init_cp15>:
  b0:	e3a00000 	mov	r0, #0
  b4:	ee080f17 	mcr	15, 0, r0, cr8, cr7, {0}
  b8:	ee070f15 	mcr	15, 0, r0, cr7, cr5, {0}
  bc:	ee070fd5 	mcr	15, 0, r0, cr7, cr5, {6}
  c0:	ee070f9a 	mcr	15, 0, r0, cr7, cr10, {4}
  c4:	ee070f95 	mcr	15, 0, r0, cr7, cr5, {4}
  c8:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
  cc:	e3c00a02 	bic	r0, r0, #8192	; 0x2000
  d0:	e3c00007 	bic	r0, r0, #7
  d4:	e3800002 	orr	r0, r0, #2
  d8:	e3800b02 	orr	r0, r0, #2048	; 0x800
  dc:	e3800a01 	orr	r0, r0, #4096	; 0x1000
  e0:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
  e4:	e1a0f00e 	mov	pc, lr
  e8:	e1a00000 	nop			; (mov r0, r0)
  ec:	e1a00000 	nop			; (mov r0, r0)

000000f0 <cpu_init_crit>:
  f0:	e3a0d902 	mov	sp, #32768	; 0x8000
  f4:	e3cdd007 	bic	sp, sp, #7
  f8:	e1a0f00e 	mov	pc, lr
  fc:	00000020 	andeq	r0, r0, r0, lsr #32

00000100 <main>:
 100:	e92d4800 	push	{fp, lr}
 104:	e28db004 	add	fp, sp, #4
 108:	eb000043 	bl	21c <watchdog_init>
 10c:	eb000065 	bl	2a8 <clock_init>
 110:	eb000237 	bl	9f4 <gpio_init>
 114:	eb000247 	bl	a38 <led_init>
 118:	eb000277 	bl	afc <uart_init>
 11c:	eb00025e 	bl	a9c <led_tx_off>
 120:	eb000265 	bl	abc <led_rx_on>
 124:	e59f001c 	ldr	r0, [pc, #28]	; 148 <main+0x48>
 128:	eb00009d 	bl	3a4 <sdelay>
 12c:	eb000252 	bl	a7c <led_tx_on>
 130:	eb000269 	bl	adc <led_rx_off>
 134:	e59f000c 	ldr	r0, [pc, #12]	; 148 <main+0x48>
 138:	eb000099 	bl	3a4 <sdelay>
 13c:	e3a0007a 	mov	r0, #122	; 0x7a
 140:	eb0002c7 	bl	c64 <uart_putchar>
 144:	eafffff4 	b	11c <main+0x1c>
 148:	00989680 	addseq	r9, r8, r0, lsl #13

0000014c <watchdog_reset>:
 14c:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
 150:	e28db000 	add	fp, sp, #0
 154:	e24dd00c 	sub	sp, sp, #12
 158:	e59f301c 	ldr	r3, [pc, #28]	; 17c <watchdog_reset+0x30>
 15c:	e50b3008 	str	r3, [fp, #-8]
 160:	e59f3018 	ldr	r3, [pc, #24]	; 180 <watchdog_reset+0x34>
 164:	e5933000 	ldr	r3, [r3]
 168:	e51b2008 	ldr	r2, [fp, #-8]
 16c:	e5832000 	str	r2, [r3]
 170:	e28bd000 	add	sp, fp, #0
 174:	e8bd0800 	pop	{fp}
 178:	e12fff1e 	bx	lr
 17c:	000014af 	andeq	r1, r0, pc, lsr #9
 180:	00000d04 	andeq	r0, r0, r4, lsl #26

00000184 <watchdog_set>:
 184:	e92d4800 	push	{fp, lr}
 188:	e28db004 	add	fp, sp, #4
 18c:	e24dd018 	sub	sp, sp, #24
 190:	e50b0018 	str	r0, [fp, #-24]
 194:	e51b3018 	ldr	r3, [fp, #-24]
 198:	e3530000 	cmp	r3, #0
 19c:	ba000012 	blt	1ec <watchdog_set+0x68>
 1a0:	e51b3018 	ldr	r3, [fp, #-24]
 1a4:	e3530010 	cmp	r3, #16
 1a8:	b1a02003 	movlt	r2, r3
 1ac:	a3a02010 	movge	r2, #16
 1b0:	e59f305c 	ldr	r3, [pc, #92]	; 214 <watchdog_set+0x90>
 1b4:	e7933102 	ldr	r3, [r3, r2, lsl #2]
 1b8:	e1a02183 	lsl	r2, r3, #3
 1bc:	e51b3010 	ldr	r3, [fp, #-16]
 1c0:	e1823003 	orr	r3, r2, r3
 1c4:	e3833003 	orr	r3, r3, #3
 1c8:	e50b3010 	str	r3, [fp, #-16]
 1cc:	e51b3010 	ldr	r3, [fp, #-16]
 1d0:	e50b300c 	str	r3, [fp, #-12]
 1d4:	e59f303c 	ldr	r3, [pc, #60]	; 218 <watchdog_set+0x94>
 1d8:	e5933000 	ldr	r3, [r3]
 1dc:	e2833004 	add	r3, r3, #4
 1e0:	e51b200c 	ldr	r2, [fp, #-12]
 1e4:	e5832000 	str	r2, [r3]
 1e8:	ea000006 	b	208 <watchdog_set+0x84>
 1ec:	e3a03000 	mov	r3, #0
 1f0:	e50b3008 	str	r3, [fp, #-8]
 1f4:	e59f301c 	ldr	r3, [pc, #28]	; 218 <watchdog_set+0x94>
 1f8:	e5933000 	ldr	r3, [r3]
 1fc:	e2833004 	add	r3, r3, #4
 200:	e51b2008 	ldr	r2, [fp, #-8]
 204:	e5832000 	str	r2, [r3]
 208:	ebffffcf 	bl	14c <watchdog_reset>
 20c:	e24bd004 	sub	sp, fp, #4
 210:	e8bd8800 	pop	{fp, pc}
 214:	00000cbc 	strheq	r0, [r0], -ip
 218:	00000d00 	andeq	r0, r0, r0, lsl #26

0000021c <watchdog_init>:
 21c:	e92d4800 	push	{fp, lr}
 220:	e28db004 	add	fp, sp, #4
 224:	e3e00000 	mvn	r0, #0
 228:	ebffffd5 	bl	184 <watchdog_set>
 22c:	e8bd8800 	pop	{fp, pc}

00000230 <clock_init_safe>:
 230:	e92d4800 	push	{fp, lr}
 234:	e28db004 	add	fp, sp, #4
 238:	e24dd010 	sub	sp, sp, #16
 23c:	e59f3054 	ldr	r3, [pc, #84]	; 298 <clock_init_safe+0x68>
 240:	e50b3014 	str	r3, [fp, #-20]
 244:	e59f3050 	ldr	r3, [pc, #80]	; 29c <clock_init_safe+0x6c>
 248:	e50b3010 	str	r3, [fp, #-16]
 24c:	e51b3014 	ldr	r3, [fp, #-20]
 250:	e2833054 	add	r3, r3, #84	; 0x54
 254:	e51b2010 	ldr	r2, [fp, #-16]
 258:	e5832000 	str	r2, [r3]
 25c:	e59f303c 	ldr	r3, [pc, #60]	; 2a0 <clock_init_safe+0x70>
 260:	e50b300c 	str	r3, [fp, #-12]
 264:	e51b3014 	ldr	r3, [fp, #-20]
 268:	e51b200c 	ldr	r2, [fp, #-12]
 26c:	e5832000 	str	r2, [r3]
 270:	e3a000c8 	mov	r0, #200	; 0xc8
 274:	eb00004a 	bl	3a4 <sdelay>
 278:	e59f3024 	ldr	r3, [pc, #36]	; 2a4 <clock_init_safe+0x74>
 27c:	e50b3008 	str	r3, [fp, #-8]
 280:	e51b3014 	ldr	r3, [fp, #-20]
 284:	e2833054 	add	r3, r3, #84	; 0x54
 288:	e51b2008 	ldr	r2, [fp, #-8]
 28c:	e5832000 	str	r2, [r3]
 290:	e24bd004 	sub	sp, fp, #4
 294:	e8bd8800 	pop	{fp, pc}
 298:	01c20000 	biceq	r0, r2, r0
 29c:	00010010 	andeq	r0, r1, r0, lsl r0
 2a0:	a1005000 	tstge	r0, r0
 2a4:	00020010 	andeq	r0, r2, r0, lsl r0

000002a8 <clock_init>:
 2a8:	e92d4800 	push	{fp, lr}
 2ac:	e28db004 	add	fp, sp, #4
 2b0:	e24dd008 	sub	sp, sp, #8
 2b4:	e59f3084 	ldr	r3, [pc, #132]	; 340 <clock_init+0x98>
 2b8:	e50b3008 	str	r3, [fp, #-8]
 2bc:	ebffffdb 	bl	230 <clock_init_safe>
 2c0:	e51b3008 	ldr	r3, [fp, #-8]
 2c4:	e2833058 	add	r3, r3, #88	; 0x58
 2c8:	e1a00003 	mov	r0, r3
 2cc:	e3a01018 	mov	r1, #24
 2d0:	e3a02002 	mov	r2, #2
 2d4:	e3a03000 	mov	r3, #0
 2d8:	eb00003c 	bl	3d0 <sr32>
 2dc:	e51b3008 	ldr	r3, [fp, #-8]
 2e0:	e2833058 	add	r3, r3, #88	; 0x58
 2e4:	e1a00003 	mov	r0, r3
 2e8:	e3a01010 	mov	r1, #16
 2ec:	e3a02002 	mov	r2, #2
 2f0:	e3a03000 	mov	r3, #0
 2f4:	eb000035 	bl	3d0 <sr32>
 2f8:	e51b3008 	ldr	r3, [fp, #-8]
 2fc:	e2833058 	add	r3, r3, #88	; 0x58
 300:	e1a00003 	mov	r0, r3
 304:	e3a01000 	mov	r1, #0
 308:	e3a02005 	mov	r2, #5
 30c:	e3a03000 	mov	r3, #0
 310:	eb00002e 	bl	3d0 <sr32>
 314:	e51b3008 	ldr	r3, [fp, #-8]
 318:	e283306c 	add	r3, r3, #108	; 0x6c
 31c:	e1a00003 	mov	r0, r3
 320:	e3a01010 	mov	r1, #16
 324:	e3a02001 	mov	r2, #1
 328:	e3a03001 	mov	r3, #1
 32c:	eb000027 	bl	3d0 <sr32>
 330:	e3a03000 	mov	r3, #0
 334:	e1a00003 	mov	r0, r3
 338:	e24bd004 	sub	sp, fp, #4
 33c:	e8bd8800 	pop	{fp, pc}
 340:	01c20000 	biceq	r0, r2, r0

00000344 <clock_twi_onoff>:
 344:	e92d4800 	push	{fp, lr}
 348:	e28db004 	add	fp, sp, #4
 34c:	e24dd010 	sub	sp, sp, #16
 350:	e50b0010 	str	r0, [fp, #-16]
 354:	e50b1014 	str	r1, [fp, #-20]
 358:	e59f3040 	ldr	r3, [pc, #64]	; 3a0 <clock_twi_onoff+0x5c>
 35c:	e50b3008 	str	r3, [fp, #-8]
 360:	e51b3010 	ldr	r3, [fp, #-16]
 364:	e3530002 	cmp	r3, #2
 368:	da000001 	ble	374 <clock_twi_onoff+0x30>
 36c:	e3e03000 	mvn	r3, #0
 370:	ea000007 	b	394 <clock_twi_onoff+0x50>
 374:	e51b3008 	ldr	r3, [fp, #-8]
 378:	e283306c 	add	r3, r3, #108	; 0x6c
 37c:	e1a00003 	mov	r0, r3
 380:	e51b1010 	ldr	r1, [fp, #-16]
 384:	e3a02001 	mov	r2, #1
 388:	e51b3014 	ldr	r3, [fp, #-20]
 38c:	eb00000f 	bl	3d0 <sr32>
 390:	e3a03000 	mov	r3, #0
 394:	e1a00003 	mov	r0, r3
 398:	e24bd004 	sub	sp, fp, #4
 39c:	e8bd8800 	pop	{fp, pc}
 3a0:	01c20000 	biceq	r0, r2, r0

000003a4 <sdelay>:
 3a4:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
 3a8:	e28db000 	add	fp, sp, #0
 3ac:	e24dd00c 	sub	sp, sp, #12
 3b0:	e50b0008 	str	r0, [fp, #-8]
 3b4:	e51b3008 	ldr	r3, [fp, #-8]
 3b8:	e2533001 	subs	r3, r3, #1
 3bc:	1afffffd 	bne	3b8 <sdelay+0x14>
 3c0:	e50b3008 	str	r3, [fp, #-8]
 3c4:	e28bd000 	add	sp, fp, #0
 3c8:	e8bd0800 	pop	{fp}
 3cc:	e12fff1e 	bx	lr

000003d0 <sr32>:
 3d0:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
 3d4:	e28db000 	add	fp, sp, #0
 3d8:	e24dd024 	sub	sp, sp, #36	; 0x24
 3dc:	e50b0018 	str	r0, [fp, #-24]
 3e0:	e50b101c 	str	r1, [fp, #-28]
 3e4:	e50b2020 	str	r2, [fp, #-32]
 3e8:	e50b3024 	str	r3, [fp, #-36]	; 0x24
 3ec:	e3a03000 	mov	r3, #0
 3f0:	e50b3010 	str	r3, [fp, #-16]
 3f4:	e51b3020 	ldr	r3, [fp, #-32]
 3f8:	e3a02001 	mov	r2, #1
 3fc:	e1a03312 	lsl	r3, r2, r3
 400:	e50b3010 	str	r3, [fp, #-16]
 404:	e51b3010 	ldr	r3, [fp, #-16]
 408:	e2433001 	sub	r3, r3, #1
 40c:	e50b3010 	str	r3, [fp, #-16]
 410:	e51b3018 	ldr	r3, [fp, #-24]
 414:	e5933000 	ldr	r3, [r3]
 418:	e50b300c 	str	r3, [fp, #-12]
 41c:	e51b200c 	ldr	r2, [fp, #-12]
 420:	e51b301c 	ldr	r3, [fp, #-28]
 424:	e51b1010 	ldr	r1, [fp, #-16]
 428:	e1a03311 	lsl	r3, r1, r3
 42c:	e1e03003 	mvn	r3, r3
 430:	e0023003 	and	r3, r2, r3
 434:	e50b3014 	str	r3, [fp, #-20]
 438:	e51b301c 	ldr	r3, [fp, #-28]
 43c:	e51b2024 	ldr	r2, [fp, #-36]	; 0x24
 440:	e1a03312 	lsl	r3, r2, r3
 444:	e51b2014 	ldr	r2, [fp, #-20]
 448:	e1823003 	orr	r3, r2, r3
 44c:	e50b3014 	str	r3, [fp, #-20]
 450:	e51b3014 	ldr	r3, [fp, #-20]
 454:	e50b3008 	str	r3, [fp, #-8]
 458:	e51b3018 	ldr	r3, [fp, #-24]
 45c:	e51b2008 	ldr	r2, [fp, #-8]
 460:	e5832000 	str	r2, [r3]
 464:	e28bd000 	add	sp, fp, #0
 468:	e8bd0800 	pop	{fp}
 46c:	e12fff1e 	bx	lr

00000470 <wait_on_value>:
 470:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
 474:	e28db000 	add	fp, sp, #0
 478:	e24dd024 	sub	sp, sp, #36	; 0x24
 47c:	e50b0018 	str	r0, [fp, #-24]
 480:	e50b101c 	str	r1, [fp, #-28]
 484:	e50b2020 	str	r2, [fp, #-32]
 488:	e50b3024 	str	r3, [fp, #-36]	; 0x24
 48c:	e3a03000 	mov	r3, #0
 490:	e50b3010 	str	r3, [fp, #-16]
 494:	ea000000 	b	49c <wait_on_value+0x2c>
 498:	e1a00000 	nop			; (mov r0, r0)
 49c:	e51b3010 	ldr	r3, [fp, #-16]
 4a0:	e2833001 	add	r3, r3, #1
 4a4:	e50b3010 	str	r3, [fp, #-16]
 4a8:	e51b3020 	ldr	r3, [fp, #-32]
 4ac:	e5933000 	ldr	r3, [r3]
 4b0:	e50b3008 	str	r3, [fp, #-8]
 4b4:	e51b2008 	ldr	r2, [fp, #-8]
 4b8:	e51b3018 	ldr	r3, [fp, #-24]
 4bc:	e0023003 	and	r3, r2, r3
 4c0:	e50b300c 	str	r3, [fp, #-12]
 4c4:	e51b200c 	ldr	r2, [fp, #-12]
 4c8:	e51b301c 	ldr	r3, [fp, #-28]
 4cc:	e1520003 	cmp	r2, r3
 4d0:	1a000001 	bne	4dc <wait_on_value+0x6c>
 4d4:	e3a03001 	mov	r3, #1
 4d8:	ea000004 	b	4f0 <wait_on_value+0x80>
 4dc:	e51b2010 	ldr	r2, [fp, #-16]
 4e0:	e51b3024 	ldr	r3, [fp, #-36]	; 0x24
 4e4:	e1520003 	cmp	r2, r3
 4e8:	1affffea 	bne	498 <wait_on_value+0x28>
 4ec:	e3a03000 	mov	r3, #0
 4f0:	e1a00003 	mov	r0, r3
 4f4:	e28bd000 	add	sp, fp, #0
 4f8:	e8bd0800 	pop	{fp}
 4fc:	e12fff1e 	bx	lr

00000500 <sunxi_gpio_set_cfgpin>:
 500:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
 504:	e28db000 	add	fp, sp, #0
 508:	e24dd02c 	sub	sp, sp, #44	; 0x2c
 50c:	e50b0028 	str	r0, [fp, #-40]	; 0x28
 510:	e50b102c 	str	r1, [fp, #-44]	; 0x2c
 514:	e51b3028 	ldr	r3, [fp, #-40]	; 0x28
 518:	e1a032a3 	lsr	r3, r3, #5
 51c:	e50b301c 	str	r3, [fp, #-28]
 520:	e51b3028 	ldr	r3, [fp, #-40]	; 0x28
 524:	e203301f 	and	r3, r3, #31
 528:	e1a031a3 	lsr	r3, r3, #3
 52c:	e50b3018 	str	r3, [fp, #-24]
 530:	e51b3028 	ldr	r3, [fp, #-40]	; 0x28
 534:	e2033007 	and	r3, r3, #7
 538:	e1a03103 	lsl	r3, r3, #2
 53c:	e50b3014 	str	r3, [fp, #-20]
 540:	e51b201c 	ldr	r2, [fp, #-28]
 544:	e1a03002 	mov	r3, r2
 548:	e1a03183 	lsl	r3, r3, #3
 54c:	e0833002 	add	r3, r3, r2
 550:	e1a03103 	lsl	r3, r3, #2
 554:	e2833507 	add	r3, r3, #29360128	; 0x1c00000
 558:	e2833b82 	add	r3, r3, #133120	; 0x20800
 55c:	e50b3010 	str	r3, [fp, #-16]
 560:	e51b3010 	ldr	r3, [fp, #-16]
 564:	e1a02003 	mov	r2, r3
 568:	e51b3018 	ldr	r3, [fp, #-24]
 56c:	e1a03103 	lsl	r3, r3, #2
 570:	e0823003 	add	r3, r2, r3
 574:	e5933000 	ldr	r3, [r3]
 578:	e50b300c 	str	r3, [fp, #-12]
 57c:	e51b300c 	ldr	r3, [fp, #-12]
 580:	e50b3020 	str	r3, [fp, #-32]
 584:	e51b3014 	ldr	r3, [fp, #-20]
 588:	e3a0200f 	mov	r2, #15
 58c:	e1a03312 	lsl	r3, r2, r3
 590:	e1e03003 	mvn	r3, r3
 594:	e51b2020 	ldr	r2, [fp, #-32]
 598:	e0023003 	and	r3, r2, r3
 59c:	e50b3020 	str	r3, [fp, #-32]
 5a0:	e51b3014 	ldr	r3, [fp, #-20]
 5a4:	e51b202c 	ldr	r2, [fp, #-44]	; 0x2c
 5a8:	e1a03312 	lsl	r3, r2, r3
 5ac:	e51b2020 	ldr	r2, [fp, #-32]
 5b0:	e1823003 	orr	r3, r2, r3
 5b4:	e50b3020 	str	r3, [fp, #-32]
 5b8:	e51b3020 	ldr	r3, [fp, #-32]
 5bc:	e50b3008 	str	r3, [fp, #-8]
 5c0:	e51b3010 	ldr	r3, [fp, #-16]
 5c4:	e1a02003 	mov	r2, r3
 5c8:	e51b3018 	ldr	r3, [fp, #-24]
 5cc:	e1a03103 	lsl	r3, r3, #2
 5d0:	e0823003 	add	r3, r2, r3
 5d4:	e51b2008 	ldr	r2, [fp, #-8]
 5d8:	e5832000 	str	r2, [r3]
 5dc:	e3a03000 	mov	r3, #0
 5e0:	e1a00003 	mov	r0, r3
 5e4:	e28bd000 	add	sp, fp, #0
 5e8:	e8bd0800 	pop	{fp}
 5ec:	e12fff1e 	bx	lr

000005f0 <sunxi_gpio_get_cfgpin>:
 5f0:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
 5f4:	e28db000 	add	fp, sp, #0
 5f8:	e24dd024 	sub	sp, sp, #36	; 0x24
 5fc:	e50b0020 	str	r0, [fp, #-32]
 600:	e51b3020 	ldr	r3, [fp, #-32]
 604:	e1a032a3 	lsr	r3, r3, #5
 608:	e50b3018 	str	r3, [fp, #-24]
 60c:	e51b3020 	ldr	r3, [fp, #-32]
 610:	e203301f 	and	r3, r3, #31
 614:	e1a031a3 	lsr	r3, r3, #3
 618:	e50b3014 	str	r3, [fp, #-20]
 61c:	e51b3020 	ldr	r3, [fp, #-32]
 620:	e2033007 	and	r3, r3, #7
 624:	e1a03103 	lsl	r3, r3, #2
 628:	e50b3010 	str	r3, [fp, #-16]
 62c:	e51b2018 	ldr	r2, [fp, #-24]
 630:	e1a03002 	mov	r3, r2
 634:	e1a03183 	lsl	r3, r3, #3
 638:	e0833002 	add	r3, r3, r2
 63c:	e1a03103 	lsl	r3, r3, #2
 640:	e2833507 	add	r3, r3, #29360128	; 0x1c00000
 644:	e2833b82 	add	r3, r3, #133120	; 0x20800
 648:	e50b300c 	str	r3, [fp, #-12]
 64c:	e51b300c 	ldr	r3, [fp, #-12]
 650:	e1a02003 	mov	r2, r3
 654:	e51b3014 	ldr	r3, [fp, #-20]
 658:	e1a03103 	lsl	r3, r3, #2
 65c:	e0823003 	add	r3, r2, r3
 660:	e5933000 	ldr	r3, [r3]
 664:	e50b3008 	str	r3, [fp, #-8]
 668:	e51b3008 	ldr	r3, [fp, #-8]
 66c:	e50b301c 	str	r3, [fp, #-28]
 670:	e51b3010 	ldr	r3, [fp, #-16]
 674:	e51b201c 	ldr	r2, [fp, #-28]
 678:	e1a03332 	lsr	r3, r2, r3
 67c:	e50b301c 	str	r3, [fp, #-28]
 680:	e51b301c 	ldr	r3, [fp, #-28]
 684:	e203300f 	and	r3, r3, #15
 688:	e1a00003 	mov	r0, r3
 68c:	e28bd000 	add	sp, fp, #0
 690:	e8bd0800 	pop	{fp}
 694:	e12fff1e 	bx	lr

00000698 <sunxi_gpio_set_pull>:
 698:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
 69c:	e28db000 	add	fp, sp, #0
 6a0:	e24dd02c 	sub	sp, sp, #44	; 0x2c
 6a4:	e50b0028 	str	r0, [fp, #-40]	; 0x28
 6a8:	e50b102c 	str	r1, [fp, #-44]	; 0x2c
 6ac:	e51b3028 	ldr	r3, [fp, #-40]	; 0x28
 6b0:	e1a032a3 	lsr	r3, r3, #5
 6b4:	e50b301c 	str	r3, [fp, #-28]
 6b8:	e51b3028 	ldr	r3, [fp, #-40]	; 0x28
 6bc:	e203301f 	and	r3, r3, #31
 6c0:	e1a03223 	lsr	r3, r3, #4
 6c4:	e50b3018 	str	r3, [fp, #-24]
 6c8:	e51b3028 	ldr	r3, [fp, #-40]	; 0x28
 6cc:	e203300f 	and	r3, r3, #15
 6d0:	e1a03083 	lsl	r3, r3, #1
 6d4:	e50b3014 	str	r3, [fp, #-20]
 6d8:	e51b201c 	ldr	r2, [fp, #-28]
 6dc:	e1a03002 	mov	r3, r2
 6e0:	e1a03183 	lsl	r3, r3, #3
 6e4:	e0833002 	add	r3, r3, r2
 6e8:	e1a03103 	lsl	r3, r3, #2
 6ec:	e2833507 	add	r3, r3, #29360128	; 0x1c00000
 6f0:	e2833b82 	add	r3, r3, #133120	; 0x20800
 6f4:	e50b3010 	str	r3, [fp, #-16]
 6f8:	e51b3010 	ldr	r3, [fp, #-16]
 6fc:	e283301c 	add	r3, r3, #28
 700:	e1a02003 	mov	r2, r3
 704:	e51b3018 	ldr	r3, [fp, #-24]
 708:	e1a03103 	lsl	r3, r3, #2
 70c:	e0823003 	add	r3, r2, r3
 710:	e5933000 	ldr	r3, [r3]
 714:	e50b300c 	str	r3, [fp, #-12]
 718:	e51b300c 	ldr	r3, [fp, #-12]
 71c:	e50b3020 	str	r3, [fp, #-32]
 720:	e51b3014 	ldr	r3, [fp, #-20]
 724:	e3a0200f 	mov	r2, #15
 728:	e1a03312 	lsl	r3, r2, r3
 72c:	e1e03003 	mvn	r3, r3
 730:	e51b2020 	ldr	r2, [fp, #-32]
 734:	e0023003 	and	r3, r2, r3
 738:	e50b3020 	str	r3, [fp, #-32]
 73c:	e51b3014 	ldr	r3, [fp, #-20]
 740:	e51b202c 	ldr	r2, [fp, #-44]	; 0x2c
 744:	e1a03312 	lsl	r3, r2, r3
 748:	e51b2020 	ldr	r2, [fp, #-32]
 74c:	e1823003 	orr	r3, r2, r3
 750:	e50b3020 	str	r3, [fp, #-32]
 754:	e51b3020 	ldr	r3, [fp, #-32]
 758:	e50b3008 	str	r3, [fp, #-8]
 75c:	e51b3010 	ldr	r3, [fp, #-16]
 760:	e283301c 	add	r3, r3, #28
 764:	e1a02003 	mov	r2, r3
 768:	e51b3018 	ldr	r3, [fp, #-24]
 76c:	e1a03103 	lsl	r3, r3, #2
 770:	e0823003 	add	r3, r2, r3
 774:	e51b2008 	ldr	r2, [fp, #-8]
 778:	e5832000 	str	r2, [r3]
 77c:	e3a03000 	mov	r3, #0
 780:	e1a00003 	mov	r0, r3
 784:	e28bd000 	add	sp, fp, #0
 788:	e8bd0800 	pop	{fp}
 78c:	e12fff1e 	bx	lr

00000790 <sunxi_gpio_set_drv>:
 790:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
 794:	e28db000 	add	fp, sp, #0
 798:	e24dd02c 	sub	sp, sp, #44	; 0x2c
 79c:	e50b0028 	str	r0, [fp, #-40]	; 0x28
 7a0:	e50b102c 	str	r1, [fp, #-44]	; 0x2c
 7a4:	e51b3028 	ldr	r3, [fp, #-40]	; 0x28
 7a8:	e1a032a3 	lsr	r3, r3, #5
 7ac:	e50b301c 	str	r3, [fp, #-28]
 7b0:	e51b3028 	ldr	r3, [fp, #-40]	; 0x28
 7b4:	e203301f 	and	r3, r3, #31
 7b8:	e1a03223 	lsr	r3, r3, #4
 7bc:	e50b3018 	str	r3, [fp, #-24]
 7c0:	e51b3028 	ldr	r3, [fp, #-40]	; 0x28
 7c4:	e203300f 	and	r3, r3, #15
 7c8:	e1a03083 	lsl	r3, r3, #1
 7cc:	e50b3014 	str	r3, [fp, #-20]
 7d0:	e51b201c 	ldr	r2, [fp, #-28]
 7d4:	e1a03002 	mov	r3, r2
 7d8:	e1a03183 	lsl	r3, r3, #3
 7dc:	e0833002 	add	r3, r3, r2
 7e0:	e1a03103 	lsl	r3, r3, #2
 7e4:	e2833507 	add	r3, r3, #29360128	; 0x1c00000
 7e8:	e2833b82 	add	r3, r3, #133120	; 0x20800
 7ec:	e50b3010 	str	r3, [fp, #-16]
 7f0:	e51b3010 	ldr	r3, [fp, #-16]
 7f4:	e2833014 	add	r3, r3, #20
 7f8:	e1a02003 	mov	r2, r3
 7fc:	e51b3018 	ldr	r3, [fp, #-24]
 800:	e1a03103 	lsl	r3, r3, #2
 804:	e0823003 	add	r3, r2, r3
 808:	e5933000 	ldr	r3, [r3]
 80c:	e50b300c 	str	r3, [fp, #-12]
 810:	e51b300c 	ldr	r3, [fp, #-12]
 814:	e50b3020 	str	r3, [fp, #-32]
 818:	e51b3014 	ldr	r3, [fp, #-20]
 81c:	e3a0200f 	mov	r2, #15
 820:	e1a03312 	lsl	r3, r2, r3
 824:	e1e03003 	mvn	r3, r3
 828:	e51b2020 	ldr	r2, [fp, #-32]
 82c:	e0023003 	and	r3, r2, r3
 830:	e50b3020 	str	r3, [fp, #-32]
 834:	e51b3014 	ldr	r3, [fp, #-20]
 838:	e51b202c 	ldr	r2, [fp, #-44]	; 0x2c
 83c:	e1a03312 	lsl	r3, r2, r3
 840:	e51b2020 	ldr	r2, [fp, #-32]
 844:	e1823003 	orr	r3, r2, r3
 848:	e50b3020 	str	r3, [fp, #-32]
 84c:	e51b3020 	ldr	r3, [fp, #-32]
 850:	e50b3008 	str	r3, [fp, #-8]
 854:	e51b3010 	ldr	r3, [fp, #-16]
 858:	e2833014 	add	r3, r3, #20
 85c:	e1a02003 	mov	r2, r3
 860:	e51b3018 	ldr	r3, [fp, #-24]
 864:	e1a03103 	lsl	r3, r3, #2
 868:	e0823003 	add	r3, r2, r3
 86c:	e51b2008 	ldr	r2, [fp, #-8]
 870:	e5832000 	str	r2, [r3]
 874:	e3a03000 	mov	r3, #0
 878:	e1a00003 	mov	r0, r3
 87c:	e28bd000 	add	sp, fp, #0
 880:	e8bd0800 	pop	{fp}
 884:	e12fff1e 	bx	lr

00000888 <sunxi_gpio_set_dat_bit>:
 888:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
 88c:	e28db000 	add	fp, sp, #0
 890:	e24dd024 	sub	sp, sp, #36	; 0x24
 894:	e50b0020 	str	r0, [fp, #-32]
 898:	e50b1024 	str	r1, [fp, #-36]	; 0x24
 89c:	e51b3020 	ldr	r3, [fp, #-32]
 8a0:	e1a032a3 	lsr	r3, r3, #5
 8a4:	e50b3018 	str	r3, [fp, #-24]
 8a8:	e51b3020 	ldr	r3, [fp, #-32]
 8ac:	e203301f 	and	r3, r3, #31
 8b0:	e50b3014 	str	r3, [fp, #-20]
 8b4:	e51b2018 	ldr	r2, [fp, #-24]
 8b8:	e1a03002 	mov	r3, r2
 8bc:	e1a03183 	lsl	r3, r3, #3
 8c0:	e0833002 	add	r3, r3, r2
 8c4:	e1a03103 	lsl	r3, r3, #2
 8c8:	e2833507 	add	r3, r3, #29360128	; 0x1c00000
 8cc:	e2833b82 	add	r3, r3, #133120	; 0x20800
 8d0:	e50b3010 	str	r3, [fp, #-16]
 8d4:	e51b3010 	ldr	r3, [fp, #-16]
 8d8:	e2833010 	add	r3, r3, #16
 8dc:	e5933000 	ldr	r3, [r3]
 8e0:	e50b300c 	str	r3, [fp, #-12]
 8e4:	e51b300c 	ldr	r3, [fp, #-12]
 8e8:	e50b301c 	str	r3, [fp, #-28]
 8ec:	e51b3024 	ldr	r3, [fp, #-36]	; 0x24
 8f0:	e3530000 	cmp	r3, #0
 8f4:	0a000006 	beq	914 <sunxi_gpio_set_dat_bit+0x8c>
 8f8:	e51b3014 	ldr	r3, [fp, #-20]
 8fc:	e3a02001 	mov	r2, #1
 900:	e1a03312 	lsl	r3, r2, r3
 904:	e51b201c 	ldr	r2, [fp, #-28]
 908:	e1823003 	orr	r3, r2, r3
 90c:	e50b301c 	str	r3, [fp, #-28]
 910:	ea000006 	b	930 <sunxi_gpio_set_dat_bit+0xa8>
 914:	e51b3014 	ldr	r3, [fp, #-20]
 918:	e3a02001 	mov	r2, #1
 91c:	e1a03312 	lsl	r3, r2, r3
 920:	e1e03003 	mvn	r3, r3
 924:	e51b201c 	ldr	r2, [fp, #-28]
 928:	e0023003 	and	r3, r2, r3
 92c:	e50b301c 	str	r3, [fp, #-28]
 930:	e51b301c 	ldr	r3, [fp, #-28]
 934:	e50b3008 	str	r3, [fp, #-8]
 938:	e51b3010 	ldr	r3, [fp, #-16]
 93c:	e2833010 	add	r3, r3, #16
 940:	e51b2008 	ldr	r2, [fp, #-8]
 944:	e5832000 	str	r2, [r3]
 948:	e3a03000 	mov	r3, #0
 94c:	e1a00003 	mov	r0, r3
 950:	e28bd000 	add	sp, fp, #0
 954:	e8bd0800 	pop	{fp}
 958:	e12fff1e 	bx	lr

0000095c <sunxi_gpio_get_dat_bit>:
 95c:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
 960:	e28db000 	add	fp, sp, #0
 964:	e24dd024 	sub	sp, sp, #36	; 0x24
 968:	e50b0020 	str	r0, [fp, #-32]
 96c:	e51b3020 	ldr	r3, [fp, #-32]
 970:	e1a032a3 	lsr	r3, r3, #5
 974:	e50b3014 	str	r3, [fp, #-20]
 978:	e51b3020 	ldr	r3, [fp, #-32]
 97c:	e203301f 	and	r3, r3, #31
 980:	e50b3010 	str	r3, [fp, #-16]
 984:	e51b2014 	ldr	r2, [fp, #-20]
 988:	e1a03002 	mov	r3, r2
 98c:	e1a03183 	lsl	r3, r3, #3
 990:	e0833002 	add	r3, r3, r2
 994:	e1a03103 	lsl	r3, r3, #2
 998:	e2833507 	add	r3, r3, #29360128	; 0x1c00000
 99c:	e2833b82 	add	r3, r3, #133120	; 0x20800
 9a0:	e50b300c 	str	r3, [fp, #-12]
 9a4:	e51b300c 	ldr	r3, [fp, #-12]
 9a8:	e2833010 	add	r3, r3, #16
 9ac:	e5933000 	ldr	r3, [r3]
 9b0:	e50b3008 	str	r3, [fp, #-8]
 9b4:	e51b3008 	ldr	r3, [fp, #-8]
 9b8:	e50b3018 	str	r3, [fp, #-24]
 9bc:	e51b3010 	ldr	r3, [fp, #-16]
 9c0:	e3a02001 	mov	r2, #1
 9c4:	e1a03312 	lsl	r3, r2, r3
 9c8:	e51b2018 	ldr	r2, [fp, #-24]
 9cc:	e0023003 	and	r3, r2, r3
 9d0:	e50b3018 	str	r3, [fp, #-24]
 9d4:	e51b3018 	ldr	r3, [fp, #-24]
 9d8:	e3530000 	cmp	r3, #0
 9dc:	03a03000 	moveq	r3, #0
 9e0:	13a03001 	movne	r3, #1
 9e4:	e1a00003 	mov	r0, r3
 9e8:	e28bd000 	add	sp, fp, #0
 9ec:	e8bd0800 	pop	{fp}
 9f0:	e12fff1e 	bx	lr

000009f4 <gpio_init>:
 9f4:	e92d4800 	push	{fp, lr}
 9f8:	e28db004 	add	fp, sp, #4
 9fc:	e3a00036 	mov	r0, #54	; 0x36
 a00:	e3a01002 	mov	r1, #2
 a04:	ebfffebd 	bl	500 <sunxi_gpio_set_cfgpin>
 a08:	e3a00037 	mov	r0, #55	; 0x37
 a0c:	e3a01002 	mov	r1, #2
 a10:	ebfffeba 	bl	500 <sunxi_gpio_set_cfgpin>
 a14:	e3a00036 	mov	r0, #54	; 0x36
 a18:	e3a01001 	mov	r1, #1
 a1c:	ebffff1d 	bl	698 <sunxi_gpio_set_pull>
 a20:	e3a00037 	mov	r0, #55	; 0x37
 a24:	e3a01001 	mov	r1, #1
 a28:	ebffff1a 	bl	698 <sunxi_gpio_set_pull>
 a2c:	e3a03000 	mov	r3, #0
 a30:	e1a00003 	mov	r0, r3
 a34:	e8bd8800 	pop	{fp, pc}

00000a38 <led_init>:
 a38:	e92d4800 	push	{fp, lr}
 a3c:	e28db004 	add	fp, sp, #4
 a40:	e3a000ef 	mov	r0, #239	; 0xef
 a44:	e3a01001 	mov	r1, #1
 a48:	ebfffeac 	bl	500 <sunxi_gpio_set_cfgpin>
 a4c:	e3a000f0 	mov	r0, #240	; 0xf0
 a50:	e3a01001 	mov	r1, #1
 a54:	ebfffea9 	bl	500 <sunxi_gpio_set_cfgpin>
 a58:	e3a000ef 	mov	r0, #239	; 0xef
 a5c:	e3a01001 	mov	r1, #1
 a60:	ebffff0c 	bl	698 <sunxi_gpio_set_pull>
 a64:	e3a000f0 	mov	r0, #240	; 0xf0
 a68:	e3a01001 	mov	r1, #1
 a6c:	ebffff09 	bl	698 <sunxi_gpio_set_pull>
 a70:	e3a03000 	mov	r3, #0
 a74:	e1a00003 	mov	r0, r3
 a78:	e8bd8800 	pop	{fp, pc}

00000a7c <led_tx_on>:
 a7c:	e92d4800 	push	{fp, lr}
 a80:	e28db004 	add	fp, sp, #4
 a84:	e3a000ef 	mov	r0, #239	; 0xef
 a88:	e3a01001 	mov	r1, #1
 a8c:	ebffff7d 	bl	888 <sunxi_gpio_set_dat_bit>
 a90:	e3a03000 	mov	r3, #0
 a94:	e1a00003 	mov	r0, r3
 a98:	e8bd8800 	pop	{fp, pc}

00000a9c <led_tx_off>:
 a9c:	e92d4800 	push	{fp, lr}
 aa0:	e28db004 	add	fp, sp, #4
 aa4:	e3a000ef 	mov	r0, #239	; 0xef
 aa8:	e3a01000 	mov	r1, #0
 aac:	ebffff75 	bl	888 <sunxi_gpio_set_dat_bit>
 ab0:	e3a03000 	mov	r3, #0
 ab4:	e1a00003 	mov	r0, r3
 ab8:	e8bd8800 	pop	{fp, pc}

00000abc <led_rx_on>:
 abc:	e92d4800 	push	{fp, lr}
 ac0:	e28db004 	add	fp, sp, #4
 ac4:	e3a000f0 	mov	r0, #240	; 0xf0
 ac8:	e3a01001 	mov	r1, #1
 acc:	ebffff6d 	bl	888 <sunxi_gpio_set_dat_bit>
 ad0:	e3a03000 	mov	r3, #0
 ad4:	e1a00003 	mov	r0, r3
 ad8:	e8bd8800 	pop	{fp, pc}

00000adc <led_rx_off>:
 adc:	e92d4800 	push	{fp, lr}
 ae0:	e28db004 	add	fp, sp, #4
 ae4:	e3a000f0 	mov	r0, #240	; 0xf0
 ae8:	e3a01000 	mov	r1, #0
 aec:	ebffff65 	bl	888 <sunxi_gpio_set_dat_bit>
 af0:	e3a03000 	mov	r3, #0
 af4:	e1a00003 	mov	r0, r3
 af8:	e8bd8800 	pop	{fp, pc}

00000afc <uart_init>:
 afc:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
 b00:	e28db000 	add	fp, sp, #0
 b04:	e24dd014 	sub	sp, sp, #20
 b08:	e59f30ec 	ldr	r3, [pc, #236]	; bfc <uart_init+0x100>
 b0c:	e5d33000 	ldrb	r3, [r3]
 b10:	e54b3010 	strb	r3, [fp, #-16]
 b14:	e3a03000 	mov	r3, #0
 b18:	e54b300f 	strb	r3, [fp, #-15]
 b1c:	e59f30dc 	ldr	r3, [pc, #220]	; c00 <uart_init+0x104>
 b20:	e55b200f 	ldrb	r2, [fp, #-15]
 b24:	e5c32000 	strb	r2, [r3]
 b28:	e3e0307c 	mvn	r3, #124	; 0x7c
 b2c:	e54b300e 	strb	r3, [fp, #-14]
 b30:	e59f30cc 	ldr	r3, [pc, #204]	; c04 <uart_init+0x108>
 b34:	e55b200e 	ldrb	r2, [fp, #-14]
 b38:	e5c32000 	strb	r2, [r3]
 b3c:	e3a03000 	mov	r3, #0
 b40:	e54b300d 	strb	r3, [fp, #-13]
 b44:	e59f30bc 	ldr	r3, [pc, #188]	; c08 <uart_init+0x10c>
 b48:	e55b200d 	ldrb	r2, [fp, #-13]
 b4c:	e5c32000 	strb	r2, [r3]
 b50:	e3a03000 	mov	r3, #0
 b54:	e54b300c 	strb	r3, [fp, #-12]
 b58:	e59f30a0 	ldr	r3, [pc, #160]	; c00 <uart_init+0x104>
 b5c:	e55b200c 	ldrb	r2, [fp, #-12]
 b60:	e5c32000 	strb	r2, [r3]
 b64:	e3a03003 	mov	r3, #3
 b68:	e54b300b 	strb	r3, [fp, #-11]
 b6c:	e59f3090 	ldr	r3, [pc, #144]	; c04 <uart_init+0x108>
 b70:	e55b200b 	ldrb	r2, [fp, #-11]
 b74:	e5c32000 	strb	r2, [r3]
 b78:	e3a03003 	mov	r3, #3
 b7c:	e54b300a 	strb	r3, [fp, #-10]
 b80:	e59f3084 	ldr	r3, [pc, #132]	; c0c <uart_init+0x110>
 b84:	e55b200a 	ldrb	r2, [fp, #-10]
 b88:	e5c32000 	strb	r2, [r3]
 b8c:	e3a03007 	mov	r3, #7
 b90:	e54b3009 	strb	r3, [fp, #-9]
 b94:	e59f3074 	ldr	r3, [pc, #116]	; c10 <uart_init+0x114>
 b98:	e55b2009 	ldrb	r2, [fp, #-9]
 b9c:	e5c32000 	strb	r2, [r3]
 ba0:	e3e0307c 	mvn	r3, #124	; 0x7c
 ba4:	e54b3008 	strb	r3, [fp, #-8]
 ba8:	e59f3054 	ldr	r3, [pc, #84]	; c04 <uart_init+0x108>
 bac:	e55b2008 	ldrb	r2, [fp, #-8]
 bb0:	e5c32000 	strb	r2, [r3]
 bb4:	e3a0300d 	mov	r3, #13
 bb8:	e54b3007 	strb	r3, [fp, #-7]
 bbc:	e59f3044 	ldr	r3, [pc, #68]	; c08 <uart_init+0x10c>
 bc0:	e55b2007 	ldrb	r2, [fp, #-7]
 bc4:	e5c32000 	strb	r2, [r3]
 bc8:	e3a03000 	mov	r3, #0
 bcc:	e54b3006 	strb	r3, [fp, #-6]
 bd0:	e59f3028 	ldr	r3, [pc, #40]	; c00 <uart_init+0x104>
 bd4:	e55b2006 	ldrb	r2, [fp, #-6]
 bd8:	e5c32000 	strb	r2, [r3]
 bdc:	e3a03003 	mov	r3, #3
 be0:	e54b3005 	strb	r3, [fp, #-5]
 be4:	e59f3018 	ldr	r3, [pc, #24]	; c04 <uart_init+0x108>
 be8:	e55b2005 	ldrb	r2, [fp, #-5]
 bec:	e5c32000 	strb	r2, [r3]
 bf0:	e28bd000 	add	sp, fp, #0
 bf4:	e8bd0800 	pop	{fp}
 bf8:	e12fff1e 	bx	lr
 bfc:	01c28014 	biceq	r8, r2, r4, lsl r0
 c00:	01c28004 	biceq	r8, r2, r4
 c04:	01c2800c 	biceq	r8, r2, ip
 c08:	01c28000 	biceq	r8, r2, r0
 c0c:	01c28010 	biceq	r8, r2, r0, lsl r0
 c10:	01c28008 	biceq	r8, r2, r8

00000c14 <uart_getchar>:
 c14:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
 c18:	e28db000 	add	fp, sp, #0
 c1c:	e24dd00c 	sub	sp, sp, #12
 c20:	e59f3034 	ldr	r3, [pc, #52]	; c5c <uart_getchar+0x48>
 c24:	e5933000 	ldr	r3, [r3]
 c28:	e50b300c 	str	r3, [fp, #-12]
 c2c:	e51b300c 	ldr	r3, [fp, #-12]
 c30:	e2033001 	and	r3, r3, #1
 c34:	e3530000 	cmp	r3, #0
 c38:	0afffff8 	beq	c20 <uart_getchar+0xc>
 c3c:	e59f301c 	ldr	r3, [pc, #28]	; c60 <uart_getchar+0x4c>
 c40:	e5d33000 	ldrb	r3, [r3]
 c44:	e54b3005 	strb	r3, [fp, #-5]
 c48:	e55b3005 	ldrb	r3, [fp, #-5]
 c4c:	e1a00003 	mov	r0, r3
 c50:	e28bd000 	add	sp, fp, #0
 c54:	e8bd0800 	pop	{fp}
 c58:	e12fff1e 	bx	lr
 c5c:	01c28014 	biceq	r8, r2, r4, lsl r0
 c60:	01c28000 	biceq	r8, r2, r0

00000c64 <uart_putchar>:
 c64:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
 c68:	e28db000 	add	fp, sp, #0
 c6c:	e24dd014 	sub	sp, sp, #20
 c70:	e1a03000 	mov	r3, r0
 c74:	e54b300d 	strb	r3, [fp, #-13]
 c78:	e59f3034 	ldr	r3, [pc, #52]	; cb4 <uart_putchar+0x50>
 c7c:	e5933000 	ldr	r3, [r3]
 c80:	e50b300c 	str	r3, [fp, #-12]
 c84:	e51b300c 	ldr	r3, [fp, #-12]
 c88:	e2033020 	and	r3, r3, #32
 c8c:	e3530000 	cmp	r3, #0
 c90:	0afffff8 	beq	c78 <uart_putchar+0x14>
 c94:	e55b300d 	ldrb	r3, [fp, #-13]
 c98:	e54b3005 	strb	r3, [fp, #-5]
 c9c:	e59f3014 	ldr	r3, [pc, #20]	; cb8 <uart_putchar+0x54>
 ca0:	e55b2005 	ldrb	r2, [fp, #-5]
 ca4:	e5c32000 	strb	r2, [r3]
 ca8:	e28bd000 	add	sp, fp, #0
 cac:	e8bd0800 	pop	{fp}
 cb0:	e12fff1e 	bx	lr
 cb4:	01c28014 	biceq	r8, r2, r4, lsl r0
 cb8:	01c28000 	biceq	r8, r2, r0

Disassembly of section .rodata:

00000cbc <wdt_timeout_map>:
 cbc:	00000000 	andeq	r0, r0, r0
 cc0:	00000001 	andeq	r0, r0, r1
 cc4:	00000002 	andeq	r0, r0, r2
 cc8:	00000003 	andeq	r0, r0, r3
 ccc:	00000004 	andeq	r0, r0, r4
 cd0:	00000005 	andeq	r0, r0, r5
 cd4:	00000006 	andeq	r0, r0, r6
 cd8:	00000007 	andeq	r0, r0, r7
 cdc:	00000007 	andeq	r0, r0, r7
 ce0:	00000008 	andeq	r0, r0, r8
 ce4:	00000008 	andeq	r0, r0, r8
 ce8:	00000009 	andeq	r0, r0, r9
 cec:	00000009 	andeq	r0, r0, r9
 cf0:	0000000a 	andeq	r0, r0, sl
 cf4:	0000000a 	andeq	r0, r0, sl
 cf8:	0000000b 	andeq	r0, r0, fp
 cfc:	0000000b 	andeq	r0, r0, fp

00000d00 <wdog.1356>:
 d00:	01c20c90 	biceq	r0, r2, r0, lsl ip

Disassembly of section .data:

00000d04 <wdog.1345>:
 d04:	01c20c90 	biceq	r0, r2, r0, lsl ip

00000d08 <pll1_para>:
 d08:	a1005000 	tstge	r0, r0
 d0c:	16e36000 	strbtne	r6, [r3], r0
 d10:	a1005010 	tstge	r0, r0, lsl r0
 d14:	2dc6c000 	stclcs	0, cr12, [r6]
 d18:	a1005410 	tstge	r0, r0, lsl r4
 d1c:	39387000 	ldmdbcc	r8!, {ip, sp, lr}
 d20:	a1005510 	tstge	r0, r0, lsl r5
 d24:	3c14dc00 	ldccc	12, cr13, [r4], {0}
 d28:	a1005610 	tstge	r0, r0, lsl r6
 d2c:	3ef14800 	cdpcc	8, 15, cr4, cr1, cr0, {0}
 d30:	a1005710 	tstge	r0, r0, lsl r7
 d34:	41cdb400 	bicmi	fp, sp, r0, lsl #8
 d38:	a1005810 	tstge	r0, r0, lsl r8
 d3c:	44aa2000 	strtmi	r2, [sl]
 d40:	a1005910 	tstge	r0, r0, lsl r9
 d44:	47868c00 	strmi	r8, [r6, r0, lsl #24]
 d48:	a1005a10 	tstge	r0, r0, lsl sl
 d4c:	4a62f800 	bmi	18bed54 <__image_copy_end+0x18bdfd4>
 d50:	a1005b10 	tstge	r0, r0, lsl fp
 d54:	4d3f6400 	cfldrsmi	mvf6, [pc]
 d58:	a1005c10 	tstge	r0, r0, lsl ip
 d5c:	501bd000 	andspl	sp, fp, r0
 d60:	a1005d10 	tstge	r0, r0, lsl sp
 d64:	52f83c00 	rscspl	r3, r8, #0
 d68:	a1005e10 	tstge	r0, r0, lsl lr
 d6c:	55d4a800 	ldrbpl	sl, [r4, #2048]	; 0x800
 d70:	a1005f10 	tstge	r0, r0, lsl pc
 d74:	58b11400 	ldmpl	r1!, {sl, ip}
 d78:	a1005f10 	tstge	r0, r0, lsl pc
 d7c:	ffffffff 	undefined instruction 0xffffffff

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002641 	andeq	r2, r0, r1, asr #12
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000001c 	andeq	r0, r0, ip, lsl r0
  10:	45543505 	ldrbmi	r3, [r4, #-1285]	; 0x505
  14:	08040600 	stmdaeq	r4, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0x404
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	Address 0x00000024 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	5328203a 	teqpl	r8, #58	; 0x3a
   8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
   c:	20797265 	rsbscs	r7, r9, r5, ror #4
  10:	202b2b47 	eorcs	r2, fp, r7, asr #22
  14:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0x94c
  18:	30303220 	eorscc	r3, r0, r0, lsr #4
  1c:	2d337139 	ldfcss	f7, [r3, #-228]!	; 0xffffff1c
  20:	20293736 	eorcs	r3, r9, r6, lsr r7
  24:	2e342e34 	mrccs	14, 1, r2, cr4, cr4, {1}
  28:	47000031 	smladxmi	r0, r1, r0, r0
  2c:	203a4343 	eorscs	r4, sl, r3, asr #6
  30:	756f5328 	strbvc	r5, [pc, #-808]!	; fffffd10 <__bss_end+0xaffffd10>
  34:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
  38:	2b472079 	blcs	11c8224 <__image_copy_end+0x11c74a4>
  3c:	694c202b 	stmdbvs	ip, {r0, r1, r3, r5, sp}^
  40:	32206574 	eorcc	r6, r0, #486539264	; 0x1d000000
  44:	71393030 	teqvc	r9, r0, lsr r0
  48:	37362d33 	undefined instruction 0x37362d33
  4c:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  50:	00312e34 	eorseq	r2, r1, r4, lsr lr
  54:	43434700 	movtmi	r4, #14080	; 0x3700
  58:	5328203a 	teqpl	r8, #58	; 0x3a
  5c:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  60:	20797265 	rsbscs	r7, r9, r5, ror #4
  64:	202b2b47 	eorcs	r2, fp, r7, asr #22
  68:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0x94c
  6c:	30303220 	eorscc	r3, r0, r0, lsr #4
  70:	2d337139 	ldfcss	f7, [r3, #-228]!	; 0xffffff1c
  74:	20293736 	eorcs	r3, r9, r6, lsr r7
  78:	2e342e34 	mrccs	14, 1, r2, cr4, cr4, {1}
  7c:	47000031 	smladxmi	r0, r1, r0, r0
  80:	203a4343 	eorscs	r4, sl, r3, asr #6
  84:	756f5328 	strbvc	r5, [pc, #-808]!	; fffffd64 <__bss_end+0xaffffd64>
  88:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
  8c:	2b472079 	blcs	11c8278 <__image_copy_end+0x11c74f8>
  90:	694c202b 	stmdbvs	ip, {r0, r1, r3, r5, sp}^
  94:	32206574 	eorcc	r6, r0, #486539264	; 0x1d000000
  98:	71393030 	teqvc	r9, r0, lsr r0
  9c:	37362d33 	undefined instruction 0x37362d33
  a0:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  a4:	00312e34 	eorseq	r2, r1, r4, lsr lr
  a8:	43434700 	movtmi	r4, #14080	; 0x3700
  ac:	5328203a 	teqpl	r8, #58	; 0x3a
  b0:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  b4:	20797265 	rsbscs	r7, r9, r5, ror #4
  b8:	202b2b47 	eorcs	r2, fp, r7, asr #22
  bc:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0x94c
  c0:	30303220 	eorscc	r3, r0, r0, lsr #4
  c4:	2d337139 	ldfcss	f7, [r3, #-228]!	; 0xffffff1c
  c8:	20293736 	eorcs	r3, r9, r6, lsr r7
  cc:	2e342e34 	mrccs	14, 1, r2, cr4, cr4, {1}
  d0:	47000031 	smladxmi	r0, r1, r0, r0
  d4:	203a4343 	eorscs	r4, sl, r3, asr #6
  d8:	756f5328 	strbvc	r5, [pc, #-808]!	; fffffdb8 <__bss_end+0xaffffdb8>
  dc:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
  e0:	2b472079 	blcs	11c82cc <__image_copy_end+0x11c754c>
  e4:	694c202b 	stmdbvs	ip, {r0, r1, r3, r5, sp}^
  e8:	32206574 	eorcc	r6, r0, #486539264	; 0x1d000000
  ec:	71393030 	teqvc	r9, r0, lsr r0
  f0:	37362d33 	undefined instruction 0x37362d33
  f4:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  f8:	00312e34 	eorseq	r2, r1, r4, lsr lr
  fc:	43434700 	movtmi	r4, #14080	; 0x3700
 100:	5328203a 	teqpl	r8, #58	; 0x3a
 104:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
 108:	20797265 	rsbscs	r7, r9, r5, ror #4
 10c:	202b2b47 	eorcs	r2, fp, r7, asr #22
 110:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0x94c
 114:	30303220 	eorscc	r3, r0, r0, lsr #4
 118:	2d337139 	ldfcss	f7, [r3, #-228]!	; 0xffffff1c
 11c:	20293736 	eorcs	r3, r9, r6, lsr r7
 120:	2e342e34 	mrccs	14, 1, r2, cr4, cr4, {1}
 124:	47000031 	smladxmi	r0, r1, r0, r0
 128:	203a4343 	eorscs	r4, sl, r3, asr #6
 12c:	756f5328 	strbvc	r5, [pc, #-808]!	; fffffe0c <__bss_end+0xaffffe0c>
 130:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
 134:	2b472079 	blcs	11c8320 <__image_copy_end+0x11c75a0>
 138:	694c202b 	stmdbvs	ip, {r0, r1, r3, r5, sp}^
 13c:	32206574 	eorcc	r6, r0, #486539264	; 0x1d000000
 140:	71393030 	teqvc	r9, r0, lsr r0
 144:	37362d33 	undefined instruction 0x37362d33
 148:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 14c:	00312e34 	eorseq	r2, r1, r4, lsr lr
