<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: llvm::TargetOpcode Namespace Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="namespacellvm_1_1TargetOpcode.html">TargetOpcode</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">llvm::TargetOpcode Namespace Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a545ed70cd7fddb78f8a9200e31d7b5a4"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1TargetOpcode.html#a545ed70cd7fddb78f8a9200e31d7b5a4ae41f9ca68ba5e8b9613cea03652ebd72">PHI</a> = 0, 
<a class="el" href="namespacellvm_1_1TargetOpcode.html#a545ed70cd7fddb78f8a9200e31d7b5a4ae48b49a3b740bb9162f647640fd19c21">INLINEASM</a> = 1, 
<a class="el" href="namespacellvm_1_1TargetOpcode.html#a545ed70cd7fddb78f8a9200e31d7b5a4adc6b9454f8979afb20dbbcfa197a2cee">CFI_INSTRUCTION</a> = 2, 
<a class="el" href="namespacellvm_1_1TargetOpcode.html#a545ed70cd7fddb78f8a9200e31d7b5a4a4464c39babc8c8afe5055a25af42b548">EH_LABEL</a> = 3, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1TargetOpcode.html#a545ed70cd7fddb78f8a9200e31d7b5a4a1b5f31cf7712b71a4307af166d7bab5e">GC_LABEL</a> = 4, 
<a class="el" href="namespacellvm_1_1TargetOpcode.html#a545ed70cd7fddb78f8a9200e31d7b5a4a3de0a03c0721e0683934a37868f6a421">KILL</a> = 5, 
<a class="el" href="namespacellvm_1_1TargetOpcode.html#a545ed70cd7fddb78f8a9200e31d7b5a4a84c9fddf3247a349b7f857c1cbb93e2c">EXTRACT_SUBREG</a> = 6, 
<a class="el" href="namespacellvm_1_1TargetOpcode.html#a545ed70cd7fddb78f8a9200e31d7b5a4ad3506645ead9c261e97d81544a602848">INSERT_SUBREG</a> = 7, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1TargetOpcode.html#a545ed70cd7fddb78f8a9200e31d7b5a4a5a91c23866687baf221ce86ff6fde01f">IMPLICIT_DEF</a> = 8, 
<a class="el" href="namespacellvm_1_1TargetOpcode.html#a545ed70cd7fddb78f8a9200e31d7b5a4a9a1c30a208eb023907075d28e7ab2f19">SUBREG_TO_REG</a> = 9, 
<a class="el" href="namespacellvm_1_1TargetOpcode.html#a545ed70cd7fddb78f8a9200e31d7b5a4ad32233180a0499e8a9d72b83c5098d0a">COPY_TO_REGCLASS</a> = 10, 
<a class="el" href="namespacellvm_1_1TargetOpcode.html#a545ed70cd7fddb78f8a9200e31d7b5a4ad3fe1d0d0fe22d208bcd8712b2ea051a">DBG_VALUE</a> = 11, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1TargetOpcode.html#a545ed70cd7fddb78f8a9200e31d7b5a4afeda787b63f1bfa875e4cb8afe2b5ea9">REG_SEQUENCE</a> = 12, 
<a class="el" href="namespacellvm_1_1TargetOpcode.html#a545ed70cd7fddb78f8a9200e31d7b5a4afbad4e5ed543b4325115bdb3aff2f8d9">COPY</a> = 13, 
<a class="el" href="namespacellvm_1_1TargetOpcode.html#a545ed70cd7fddb78f8a9200e31d7b5a4a64abb4451596f866fd5806a865e7795e">BUNDLE</a> = 14, 
<a class="el" href="namespacellvm_1_1TargetOpcode.html#a545ed70cd7fddb78f8a9200e31d7b5a4af10c98f2135d9b475736fb02a9cae767">LIFETIME_START</a> = 15, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1TargetOpcode.html#a545ed70cd7fddb78f8a9200e31d7b5a4a4ff69108429e3c670cfa72f08ad00448">LIFETIME_END</a> = 16, 
<a class="el" href="namespacellvm_1_1TargetOpcode.html#a545ed70cd7fddb78f8a9200e31d7b5a4a4a927c0cc4c49f647732262cdd77f832">STACKMAP</a> = 17, 
<a class="el" href="namespacellvm_1_1TargetOpcode.html#a545ed70cd7fddb78f8a9200e31d7b5a4acd0cccd396f412a2f6eef00422b3106a">PATCHPOINT</a> = 18, 
<a class="el" href="namespacellvm_1_1TargetOpcode.html#a545ed70cd7fddb78f8a9200e31d7b5a4a53134d90177511dcb6e76e2bbc82da4f">LOAD_STACK_GUARD</a> = 19, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1TargetOpcode.html#a545ed70cd7fddb78f8a9200e31d7b5a4a9a5e04a47bc910a73cada89ff3aa66fa">STATEPOINT</a> = 20, 
<a class="el" href="namespacellvm_1_1TargetOpcode.html#a545ed70cd7fddb78f8a9200e31d7b5a4a7b1f6cab1636e48ab2e836881d9824db">FRAME_ALLOC</a> = 21
<br/>
 }</td></tr>
<tr class="separator:a545ed70cd7fddb78f8a9200e31d7b5a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Invariant opcodes: All instruction sets have these as their low opcodes.</p>
<p>Every instruction defined here must also appear in Target.td and the order must be the same as in CodeGenTarget.cpp. </p>
</div><h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="a545ed70cd7fddb78f8a9200e31d7b5a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="a545ed70cd7fddb78f8a9200e31d7b5a4ae41f9ca68ba5e8b9613cea03652ebd72"></a>PHI</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a545ed70cd7fddb78f8a9200e31d7b5a4ae48b49a3b740bb9162f647640fd19c21"></a>INLINEASM</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a545ed70cd7fddb78f8a9200e31d7b5a4adc6b9454f8979afb20dbbcfa197a2cee"></a>CFI_INSTRUCTION</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a545ed70cd7fddb78f8a9200e31d7b5a4a4464c39babc8c8afe5055a25af42b548"></a>EH_LABEL</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a545ed70cd7fddb78f8a9200e31d7b5a4a1b5f31cf7712b71a4307af166d7bab5e"></a>GC_LABEL</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a545ed70cd7fddb78f8a9200e31d7b5a4a3de0a03c0721e0683934a37868f6a421"></a>KILL</em>&#160;</td><td class="fielddoc">
<p>KILL - This instruction is a noop that is used only to adjust the liveness of registers. This can be useful when dealing with sub-registers. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a545ed70cd7fddb78f8a9200e31d7b5a4a84c9fddf3247a349b7f857c1cbb93e2c"></a>EXTRACT_SUBREG</em>&#160;</td><td class="fielddoc">
<p>EXTRACT_SUBREG - This instruction takes two operands: a register that has subregisters, and a subregister index. It returns the extracted subregister value. This is commonly used to implement truncation operations on target architectures which support it. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a545ed70cd7fddb78f8a9200e31d7b5a4ad3506645ead9c261e97d81544a602848"></a>INSERT_SUBREG</em>&#160;</td><td class="fielddoc">
<p>INSERT_SUBREG - This instruction takes three operands: a register that has subregisters, a register providing an insert value, and a subregister index. It returns the value of the first register with the value of the second register inserted. The first register is often defined by an IMPLICIT_DEF, because it is commonly used to implement anyext operations on target architectures which support it. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a545ed70cd7fddb78f8a9200e31d7b5a4a5a91c23866687baf221ce86ff6fde01f"></a>IMPLICIT_DEF</em>&#160;</td><td class="fielddoc">
<p>IMPLICIT_DEF - This is the MachineInstr-level equivalent of undef. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a545ed70cd7fddb78f8a9200e31d7b5a4a9a1c30a208eb023907075d28e7ab2f19"></a>SUBREG_TO_REG</em>&#160;</td><td class="fielddoc">
<p>SUBREG_TO_REG - This instruction is similar to INSERT_SUBREG except that the first operand is an immediate integer constant. This constant is often zero, because it is commonly used to assert that the instruction defining the register implicitly clears the high bits. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a545ed70cd7fddb78f8a9200e31d7b5a4ad32233180a0499e8a9d72b83c5098d0a"></a>COPY_TO_REGCLASS</em>&#160;</td><td class="fielddoc">
<p>COPY_TO_REGCLASS - This instruction is a placeholder for a plain register-to-register copy into a specific register class. This is only used between instruction selection and <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> creation, before virtual registers have been created for all the instructions, and it's only needed in cases where the register classes implied by the instructions are insufficient. It is emitted as a COPY <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a545ed70cd7fddb78f8a9200e31d7b5a4ad3fe1d0d0fe22d208bcd8712b2ea051a"></a>DBG_VALUE</em>&#160;</td><td class="fielddoc">
<p>DBG_VALUE - a mapping of the llvm.dbg.value intrinsic. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a545ed70cd7fddb78f8a9200e31d7b5a4afeda787b63f1bfa875e4cb8afe2b5ea9"></a>REG_SEQUENCE</em>&#160;</td><td class="fielddoc">
<p>REG_SEQUENCE - This variadic instruction is used to form a register that represents a consecutive sequence of sub-registers. It's used as a register coalescing / allocation aid and must be eliminated before code emission. e.g. v1027 = REG_SEQUENCE v1024, 3, v1025, 4, v1026, 5 After register coalescing references of v1024 should be replace with v1027:3, v1025 with v1027:4, etc. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a545ed70cd7fddb78f8a9200e31d7b5a4afbad4e5ed543b4325115bdb3aff2f8d9"></a>COPY</em>&#160;</td><td class="fielddoc">
<p>COPY - Target-independent register copy. This instruction can also be used to copy between subregisters of virtual registers. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a545ed70cd7fddb78f8a9200e31d7b5a4a64abb4451596f866fd5806a865e7795e"></a>BUNDLE</em>&#160;</td><td class="fielddoc">
<p>BUNDLE - This instruction represents an instruction bundle. Instructions which immediately follow a BUNDLE instruction which are marked with 'InsideBundle' flag are inside the bundle. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a545ed70cd7fddb78f8a9200e31d7b5a4af10c98f2135d9b475736fb02a9cae767"></a>LIFETIME_START</em>&#160;</td><td class="fielddoc">
<p>Lifetime markers. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a545ed70cd7fddb78f8a9200e31d7b5a4a4ff69108429e3c670cfa72f08ad00448"></a>LIFETIME_END</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a545ed70cd7fddb78f8a9200e31d7b5a4a4a927c0cc4c49f647732262cdd77f832"></a>STACKMAP</em>&#160;</td><td class="fielddoc">
<p>A Stackmap instruction captures the location of live variables at its position in the instruction stream. It is followed by a shadow of bytes that must lie within the function and not contain another stackmap. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a545ed70cd7fddb78f8a9200e31d7b5a4acd0cccd396f412a2f6eef00422b3106a"></a>PATCHPOINT</em>&#160;</td><td class="fielddoc">
<p>Patchable call instruction - this instruction represents a call to a constant address, followed by a series of NOPs. It is intended to support optimizations for dynamic languages (such as javascript) that rewrite calls to runtimes with more efficient code sequences. This also implies a stack map. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a545ed70cd7fddb78f8a9200e31d7b5a4a53134d90177511dcb6e76e2bbc82da4f"></a>LOAD_STACK_GUARD</em>&#160;</td><td class="fielddoc">
<p>This pseudo-instruction loads the stack guard value. Targets which need to prevent the stack guard value or address from being spilled to the stack should override TargetLowering::emitLoadStackGuardNode and additionally expand this pseudo after register allocation. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a545ed70cd7fddb78f8a9200e31d7b5a4a9a5e04a47bc910a73cada89ff3aa66fa"></a>STATEPOINT</em>&#160;</td><td class="fielddoc">
<p>Call instruction with associated vm state for deoptimization and list of live pointers for relocation by the garbage collector. It is intended to support garbage collection with fully precise relocating collectors and deoptimizations in either the callee or caller. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a545ed70cd7fddb78f8a9200e31d7b5a4a7b1f6cab1636e48ab2e836881d9824db"></a>FRAME_ALLOC</em>&#160;</td><td class="fielddoc">
<p><a class="el" href="classllvm_1_1Instruction.html">Instruction</a> that records the offset of a function's frame allocation in a label. Created by the llvm.frameallocate intrinsic. It has two arguments: the symbol for the label and the frame index of the stack allocation. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="TargetOpcodes_8h_source.html#l00025">25</a> of file <a class="el" href="TargetOpcodes_8h_source.html">TargetOpcodes.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 01:09:55 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
