##############################################################################
## This file is part of 'SLAC Firmware Standard Library'.
## It is subject to the license terms in the LICENSE.txt file found in the
## top-level directory of this distribution and at:
##    https://confluence.slac.stanford.edu/display/ppareg/LICENSE.html.
## No part of 'SLAC Firmware Standard Library', including this file,
## may be copied, modified, propagated, or distributed except according to
## the terms contained in the LICENSE.txt file.
##############################################################################

TPGSeqState: &TPGSeqState
  name: TPGSeqState
  description: Timing pattern sequencer state
  size: 0x400
  #########
  IntField:
  #########
    #########################################################
    - address: 0x0000
      name: SeqIndex
      sizeBits: 32
      lsbit: 0
      stride: 64
      nelms: 50
      mode: RO
      description: Sequencer instruction address
    #########################################################
    - address: 0x0004
      name: SeqCondACount
      sizeBits: 8
      lsbit: 0
      stride: 64
      nelms: 50
      mode: RO
      description: BSA condition A counter
    #########################################################
    - address: 0x0004
      name: SeqCondBCount
      sizeBits: 8
      lsbit: 8
      stride: 64
      nelms: 50
      mode: RO
      description: BSA condition B counter
    #########################################################
    - address: 0x0004
      name: SeqCondCCount
      sizeBits: 8
      lsbit: 16
      stride: 64
      nelms: 50
      mode: RO
      description: BSA condition C counter
    #########################################################
    - address: 0x0004
      name: SeqCondDCount
      sizeBits: 8
      lsbit: 24
      stride: 64
      nelms: 50
      mode: RO
      description: BSA condition D counter
