<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-passed">
description: Examples of real literal constants
rc: 3 (means success: 0)
should_fail_because: Real literal constants must have at least one digit on each side of the decimal point
tags: 5.7.2
incdirs: /tmpfs/src/github/sv-tests/tests/chapter-5
top_module: 
type: parsing
mode: parsing
files: <a href="../../../tests/chapter-5/5.7.2-real-constants-illegal.sv.html" target="file-frame">tests/chapter-5/5.7.2-real-constants-illegal.sv</a>
defines: 
time_elapsed: 0.168s
ram usage: 24896 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp21vqf1wv/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/tests/chapter-5 <a href="../../../tests/chapter-5/5.7.2-real-constants-illegal.sv.html" target="file-frame">tests/chapter-5/5.7.2-real-constants-illegal.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[SNT:PA0207] <a href="../../../tests/chapter-5/5.7.2-real-constants-illegal.sv.html#l-11" target="file-frame">tests/chapter-5/5.7.2-real-constants-illegal.sv:11</a>:8: Syntax error: no viable alternative at input &#39;module top();\n  logic [31:0] a;\n\n  initial begin;\n    a = .&#39;,
    a = .12;
        ^-- ./slpp_all/work/.<a href="../../../tests/chapter-5/5.7.2-real-constants-illegal.sv.html#l-11" target="file-frame">tests/chapter-5/5.7.2-real-constants-illegal.sv:11</a>:8:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0

</pre>
</body>