{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573100836237 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573100836240 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  6 22:27:16 2019 " "Processing started: Wed Nov  6 22:27:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573100836240 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573100836240 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off one_adder_approximate -c one_adder_approximate " "Command: quartus_map --read_settings_files=on --write_settings_files=off one_adder_approximate -c one_adder_approximate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573100836240 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573100836503 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573100836504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_approx_eight_bit_wallace_tree_top.v 1 1 " "Found 1 design units, including 1 entities, in source file one_approx_eight_bit_wallace_tree_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_approx_eight_bit_wallace_tree_top " "Found entity 1: one_approx_eight_bit_wallace_tree_top" {  } { { "one_approx_eight_bit_wallace_tree_top.v" "" { Text "/home/tck290/engr-ece/CME433_lit_review/approximate_eight_bit_wallace_tree/one_adder_approximate/one_approx_eight_bit_wallace_tree_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573100848083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573100848083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_bit_wallace_tree_reduc_layer_3.v 1 1 " "Found 1 design units, including 1 entities, in source file eight_bit_wallace_tree_reduc_layer_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_wallace_tree_reduc_layer_3 " "Found entity 1: eight_bit_wallace_tree_reduc_layer_3" {  } { { "eight_bit_wallace_tree_reduc_layer_3.v" "" { Text "/home/tck290/engr-ece/CME433_lit_review/approximate_eight_bit_wallace_tree/one_adder_approximate/eight_bit_wallace_tree_reduc_layer_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573100848090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573100848090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_bit_wallace_tree_reduc_layer_7.v 1 1 " "Found 1 design units, including 1 entities, in source file eight_bit_wallace_tree_reduc_layer_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_wallace_tree_reduc_layer_7 " "Found entity 1: eight_bit_wallace_tree_reduc_layer_7" {  } { { "eight_bit_wallace_tree_reduc_layer_7.v" "" { Text "/home/tck290/engr-ece/CME433_lit_review/approximate_eight_bit_wallace_tree/one_adder_approximate/eight_bit_wallace_tree_reduc_layer_7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573100848206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573100848206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_bit_wallace_tree_reduc_layer_2.v 1 1 " "Found 1 design units, including 1 entities, in source file eight_bit_wallace_tree_reduc_layer_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_wallace_tree_reduc_layer_2 " "Found entity 1: eight_bit_wallace_tree_reduc_layer_2" {  } { { "eight_bit_wallace_tree_reduc_layer_2.v" "" { Text "/home/tck290/engr-ece/CME433_lit_review/approximate_eight_bit_wallace_tree/one_adder_approximate/eight_bit_wallace_tree_reduc_layer_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573100848215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573100848215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "approximate_full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file approximate_full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 approximate_full_adder " "Found entity 1: approximate_full_adder" {  } { { "approximate_full_adder.v" "" { Text "/home/tck290/engr-ece/CME433_lit_review/approximate_eight_bit_wallace_tree/one_adder_approximate/approximate_full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573100848222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573100848222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "approx_eight_bit_wallace_tree_reduc_layer_1.v 1 1 " "Found 1 design units, including 1 entities, in source file approx_eight_bit_wallace_tree_reduc_layer_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_approx_eight_bit_wallace_tree_reduc_layer_1 " "Found entity 1: one_approx_eight_bit_wallace_tree_reduc_layer_1" {  } { { "approx_eight_bit_wallace_tree_reduc_layer_1.v" "" { Text "/home/tck290/engr-ece/CME433_lit_review/approximate_eight_bit_wallace_tree/one_adder_approximate/approx_eight_bit_wallace_tree_reduc_layer_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573100848229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573100848229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_bit_wallace_tree_reduc_layer_4.v 1 1 " "Found 1 design units, including 1 entities, in source file eight_bit_wallace_tree_reduc_layer_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_wallace_tree_reduc_layer_4 " "Found entity 1: eight_bit_wallace_tree_reduc_layer_4" {  } { { "eight_bit_wallace_tree_reduc_layer_4.v" "" { Text "/home/tck290/engr-ece/CME433_lit_review/approximate_eight_bit_wallace_tree/one_adder_approximate/eight_bit_wallace_tree_reduc_layer_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573100848235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573100848235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_bit_full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file one_bit_full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_bit_full_adder " "Found entity 1: one_bit_full_adder" {  } { { "one_bit_full_adder.v" "" { Text "/home/tck290/engr-ece/CME433_lit_review/approximate_eight_bit_wallace_tree/one_adder_approximate/one_bit_full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573100848242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573100848242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_bit_half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file one_bit_half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_bit_half_adder " "Found entity 1: one_bit_half_adder" {  } { { "one_bit_half_adder.v" "" { Text "/home/tck290/engr-ece/CME433_lit_review/approximate_eight_bit_wallace_tree/one_adder_approximate/one_bit_half_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573100848249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573100848249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_bit_wallace_tree_reduc_layer_5.v 1 1 " "Found 1 design units, including 1 entities, in source file eight_bit_wallace_tree_reduc_layer_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_wallace_tree_reduc_layer_5 " "Found entity 1: eight_bit_wallace_tree_reduc_layer_5" {  } { { "eight_bit_wallace_tree_reduc_layer_5.v" "" { Text "/home/tck290/engr-ece/CME433_lit_review/approximate_eight_bit_wallace_tree/one_adder_approximate/eight_bit_wallace_tree_reduc_layer_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573100848259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573100848259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_approx_eight_bit_wallace_tree.v 1 1 " "Found 1 design units, including 1 entities, in source file one_approx_eight_bit_wallace_tree.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_approx_eight_bit_wallace_tree " "Found entity 1: one_approx_eight_bit_wallace_tree" {  } { { "one_approx_eight_bit_wallace_tree.v" "" { Text "/home/tck290/engr-ece/CME433_lit_review/approximate_eight_bit_wallace_tree/one_adder_approximate/one_approx_eight_bit_wallace_tree.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573100848267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573100848267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_bit_wallace_tree_reduc_layer_6.v 1 1 " "Found 1 design units, including 1 entities, in source file eight_bit_wallace_tree_reduc_layer_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_wallace_tree_reduc_layer_6 " "Found entity 1: eight_bit_wallace_tree_reduc_layer_6" {  } { { "eight_bit_wallace_tree_reduc_layer_6.v" "" { Text "/home/tck290/engr-ece/CME433_lit_review/approximate_eight_bit_wallace_tree/one_adder_approximate/eight_bit_wallace_tree_reduc_layer_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573100848275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573100848275 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "one_approx_eight_bit_wallace_tree_top " "Elaborating entity \"one_approx_eight_bit_wallace_tree_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573100848351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_approx_eight_bit_wallace_tree_reduc_layer_1 one_approx_eight_bit_wallace_tree_reduc_layer_1:L1 " "Elaborating entity \"one_approx_eight_bit_wallace_tree_reduc_layer_1\" for hierarchy \"one_approx_eight_bit_wallace_tree_reduc_layer_1:L1\"" {  } { { "one_approx_eight_bit_wallace_tree_top.v" "L1" { Text "/home/tck290/engr-ece/CME433_lit_review/approximate_eight_bit_wallace_tree/one_adder_approximate/one_approx_eight_bit_wallace_tree_top.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573100848380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_bit_half_adder one_approx_eight_bit_wallace_tree_reduc_layer_1:L1\|one_bit_half_adder:HA_w2 " "Elaborating entity \"one_bit_half_adder\" for hierarchy \"one_approx_eight_bit_wallace_tree_reduc_layer_1:L1\|one_bit_half_adder:HA_w2\"" {  } { { "approx_eight_bit_wallace_tree_reduc_layer_1.v" "HA_w2" { Text "/home/tck290/engr-ece/CME433_lit_review/approximate_eight_bit_wallace_tree/one_adder_approximate/approx_eight_bit_wallace_tree_reduc_layer_1.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573100848384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "approximate_full_adder one_approx_eight_bit_wallace_tree_reduc_layer_1:L1\|approximate_full_adder:FA_w4 " "Elaborating entity \"approximate_full_adder\" for hierarchy \"one_approx_eight_bit_wallace_tree_reduc_layer_1:L1\|approximate_full_adder:FA_w4\"" {  } { { "approx_eight_bit_wallace_tree_reduc_layer_1.v" "FA_w4" { Text "/home/tck290/engr-ece/CME433_lit_review/approximate_eight_bit_wallace_tree/one_adder_approximate/approx_eight_bit_wallace_tree_reduc_layer_1.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573100848387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_bit_full_adder one_approx_eight_bit_wallace_tree_reduc_layer_1:L1\|one_bit_full_adder:FA_w8 " "Elaborating entity \"one_bit_full_adder\" for hierarchy \"one_approx_eight_bit_wallace_tree_reduc_layer_1:L1\|one_bit_full_adder:FA_w8\"" {  } { { "approx_eight_bit_wallace_tree_reduc_layer_1.v" "FA_w8" { Text "/home/tck290/engr-ece/CME433_lit_review/approximate_eight_bit_wallace_tree/one_adder_approximate/approx_eight_bit_wallace_tree_reduc_layer_1.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573100848391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_wallace_tree_reduc_layer_2 eight_bit_wallace_tree_reduc_layer_2:L2 " "Elaborating entity \"eight_bit_wallace_tree_reduc_layer_2\" for hierarchy \"eight_bit_wallace_tree_reduc_layer_2:L2\"" {  } { { "one_approx_eight_bit_wallace_tree_top.v" "L2" { Text "/home/tck290/engr-ece/CME433_lit_review/approximate_eight_bit_wallace_tree/one_adder_approximate/one_approx_eight_bit_wallace_tree_top.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573100848398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_wallace_tree_reduc_layer_3 eight_bit_wallace_tree_reduc_layer_3:L3 " "Elaborating entity \"eight_bit_wallace_tree_reduc_layer_3\" for hierarchy \"eight_bit_wallace_tree_reduc_layer_3:L3\"" {  } { { "one_approx_eight_bit_wallace_tree_top.v" "L3" { Text "/home/tck290/engr-ece/CME433_lit_review/approximate_eight_bit_wallace_tree/one_adder_approximate/one_approx_eight_bit_wallace_tree_top.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573100848425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_wallace_tree_reduc_layer_4 eight_bit_wallace_tree_reduc_layer_4:L4 " "Elaborating entity \"eight_bit_wallace_tree_reduc_layer_4\" for hierarchy \"eight_bit_wallace_tree_reduc_layer_4:L4\"" {  } { { "one_approx_eight_bit_wallace_tree_top.v" "L4" { Text "/home/tck290/engr-ece/CME433_lit_review/approximate_eight_bit_wallace_tree/one_adder_approximate/one_approx_eight_bit_wallace_tree_top.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573100848444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_wallace_tree_reduc_layer_5 eight_bit_wallace_tree_reduc_layer_5:L5 " "Elaborating entity \"eight_bit_wallace_tree_reduc_layer_5\" for hierarchy \"eight_bit_wallace_tree_reduc_layer_5:L5\"" {  } { { "one_approx_eight_bit_wallace_tree_top.v" "L5" { Text "/home/tck290/engr-ece/CME433_lit_review/approximate_eight_bit_wallace_tree/one_adder_approximate/one_approx_eight_bit_wallace_tree_top.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573100848461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_wallace_tree_reduc_layer_6 eight_bit_wallace_tree_reduc_layer_6:L6 " "Elaborating entity \"eight_bit_wallace_tree_reduc_layer_6\" for hierarchy \"eight_bit_wallace_tree_reduc_layer_6:L6\"" {  } { { "one_approx_eight_bit_wallace_tree_top.v" "L6" { Text "/home/tck290/engr-ece/CME433_lit_review/approximate_eight_bit_wallace_tree/one_adder_approximate/one_approx_eight_bit_wallace_tree_top.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573100848477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_wallace_tree_reduc_layer_7 eight_bit_wallace_tree_reduc_layer_7:L7 " "Elaborating entity \"eight_bit_wallace_tree_reduc_layer_7\" for hierarchy \"eight_bit_wallace_tree_reduc_layer_7:L7\"" {  } { { "one_approx_eight_bit_wallace_tree_top.v" "L7" { Text "/home/tck290/engr-ece/CME433_lit_review/approximate_eight_bit_wallace_tree/one_adder_approximate/one_approx_eight_bit_wallace_tree_top.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573100848494 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1573100849550 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1573100850327 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573100850327 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "175 " "Implemented 175 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1573100850453 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1573100850453 ""} { "Info" "ICUT_CUT_TM_LCELLS" "142 " "Implemented 142 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1573100850453 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1573100850453 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1074 " "Peak virtual memory: 1074 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573100850480 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov  6 22:27:30 2019 " "Processing ended: Wed Nov  6 22:27:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573100850480 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573100850480 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573100850480 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573100850480 ""}
