// Seed: 518213401
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  output wire id_19;
  output wire id_18;
  input wire id_17;
  output wire id_16;
  output wire id_15;
  output logic [7:0] id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  inout supply1 id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_10 = -1 & -1'b0;
  module_0 modCall_1 (
      id_4,
      id_11,
      id_6,
      id_4
  );
  assign id_14[""] = id_12;
  wire  id_20;
  logic id_21;
  ;
  logic id_22;
  parameter id_23 = -1;
  wire id_24;
  ;
  wire id_25;
endmodule
