-include $WORKAREA/src/val/tof/hqm_cfg_test/hqm_cfg_test.to
-dirtag hqm_sriov_enq_stress
-simv_args
  +HQM_SEQ_CFG=$WORKAREA/src/val/tb/hqm/tests/hqm_functional/hqm_sriov_enq_stress_cfg.cft
  +HQM_USER_DATA_SEQ_OVERRIDE=hqm_sriov_enq_stress_seq
  +HQM_TB_EOT_STATUS_FILE=$WORKAREA/src/val/tb/hqm/tests/hqm_system_eot.cft
  +hqm_pcie_init_stim_config::skip_msix_cfg=0
  +hqm_pcie_init_stim_config::mode=sriov
  +hqm_pcie_init_stim_config::num_vfs=16
  +LDB_VF0_PP28_HCW_DELAY=1
  +LDB_VF0_PP28_HCW_DELAY_MAX=5
  +LDB_VF0_PP28_BATCH_MIN=1
  +LDB_VF0_PP28_BATCH_MAX=1
  +LDB_VF0_PP28_Q0_NUM_HCW=1000
  +LDB_VF4_PP29_HCW_DELAY=1
  +LDB_VF4_PP29_HCW_DELAY_MAX=5
  +LDB_VF4_PP29_BATCH_MIN=2
  +LDB_VF4_PP29_BATCH_MAX=3
  +LDB_VF4_PP29_Q0_NUM_HCW=1000
  +LDB_VF8_PP30_HCW_DELAY=30
  +LDB_VF8_PP30_HCW_DELAY_MAX=50
  +LDB_VF8_PP30_BATCH_MIN=2
  +LDB_VF8_PP30_BATCH_MAX=3
  +LDB_VF8_PP30_Q0_NUM_HCW=1000
  +LDB_VF14_PP31_HCW_DELAY=10
  +LDB_VF14_PP31_HCW_DELAY_MAX=20
  +LDB_VF14_PP31_BATCH_MIN=4
  +LDB_VF14_PP31_BATCH_MAX=4
  +LDB_VF14_PP31_Q0_NUM_HCW=1000
  +DIR_VF0_PP4_HCW_DELAY=1
  +DIR_VF0_PP4_HCW_DELAY_MAX=5
  +DIR_VF0_PP4_BATCH_MIN=1
  +DIR_VF0_PP4_BATCH_MAX=1
  +DIR_VF0_PP4_Q0_NUM_HCW=1000
  +DIR_VF4_PP5_HCW_DELAY=1
  +DIR_VF4_PP5_HCW_DELAY_MAX=5
  +DIR_VF4_PP5_BATCH_MIN=2
  +DIR_VF4_PP5_BATCH_MAX=3
  +DIR_VF4_PP5_Q0_NUM_HCW=1000
  +DIR_VF8_PP6_HCW_DELAY=30
  +DIR_VF8_PP6_HCW_DELAY_MAX=50
  +DIR_VF8_PP6_BATCH_MIN=2
  +DIR_VF8_PP6_BATCH_MAX=3
  +DIR_VF8_PP6_Q0_NUM_HCW=1000
  +DIR_VF14_PP7_HCW_DELAY=10
  +DIR_VF14_PP7_HCW_DELAY_MAX=20
  +DIR_VF14_PP7_BATCH_MIN=4
  +DIR_VF14_PP7_BATCH_MAX=4
  +DIR_VF14_PP7_Q0_NUM_HCW=1000
-simv_args-
