// Seed: 1940267722
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = 1;
  wire id_6;
  assign id_3 = 1;
  id_7(
      .id_0(1), .id_1(1), .id_2(1), .id_3(id_1 == id_4)
  );
  supply1 id_8;
  wire id_9;
  assign id_8 = 1'h0 - 1;
endmodule
module module_1 (
    output wand id_0,
    input  tri0 id_1
);
  wire id_3;
  wire id_4, id_5;
  wire id_6;
  or primCall (id_0, id_3, id_1, id_6, id_5, id_4);
  module_0 modCall_1 (
      id_3,
      id_6,
      id_3,
      id_4,
      id_3
  );
  assign modCall_1.id_8 = 0;
  wire id_7 = 1'b0;
endmodule
