Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Sun Aug 27 08:52:34 2023
| Host         : LenovoCesar running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SuperiorVerifica_control_sets_placed.rpt
| Design       : SuperiorVerifica
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     4 |
|    Minimum number of control sets                        |     4 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     4 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |              18 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              14 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+---------------+--------------------------+------------------+----------------+--------------+
|   Clock Signal   | Enable Signal |     Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+---------------+--------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG   |               |                          |                1 |              2 |         2.00 |
|  u1/u5/aux_reg_0 |               | reset_IBUF               |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG   | ce_IBUF       | reset_IBUF               |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG   |               | u1/u5/cuenta[17]_i_1_n_0 |                6 |             18 |         3.00 |
+------------------+---------------+--------------------------+------------------+----------------+--------------+


