# Tue Sep 12 11:45:35 2017

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:06:13
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 64MB peak: 65MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 64MB peak: 67MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 82MB peak: 85MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 82MB peak: 85MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 82MB peak: 85MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 83MB peak: 85MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 83MB peak: 85MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 83MB peak: 85MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 83MB peak: 85MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 83MB peak: 85MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 83MB peak: 85MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 84MB peak: 85MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 85MB peak: 87MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		   467.23ns		  40 /        22

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 85MB peak: 87MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 85MB peak: 87MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 22 clock pin(s) of sequential element(s)
0 instances converted, 22 sequential instances remain driven by gated/generated clocks

================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       O00.OSCInst0        OSCH                   22         O01.outosc          Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 64MB peak: 87MB)

Writing Analyst data base C:\Users\Diego EG\Desktop\p\Bien\osc00\osc00\synwork\osc00_osc00_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 85MB peak: 87MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\Diego EG\Desktop\p\Bien\osc00\osc00\osc00_osc00.edi
L-2016.09L
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 88MB peak: 89MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 88MB peak: 89MB)

@W: MT420 |Found inferred clock osc00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on object "n:O00.osc_int"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Sep 12 11:45:38 2017
#


Top view:               toposc00
Requested Frequency:    2.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 466.491

                                 Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type         Group              
-------------------------------------------------------------------------------------------------------------------------------------
osc00|osc_int_inferred_clock     2.1 MHz       70.0 MHz      480.769       14.278        466.491     inferred     Inferred_clkgroup_0
=====================================================================================================================================





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------
osc00|osc_int_inferred_clock  osc00|osc_int_inferred_clock  |  480.769     466.491  |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: osc00|osc_int_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                          Arrival            
Instance         Reference                        Type        Pin     Net          Time        Slack  
                 Clock                                                                                
------------------------------------------------------------------------------------------------------
O01.sdiv[0]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[0]      1.044       466.491
O01.sdiv[1]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[1]      1.044       466.491
O01.sdiv[2]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[2]      1.044       466.491
O01.sdiv[3]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[3]      1.044       466.491
O01.sdiv[4]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[4]      1.044       466.491
O01.sdiv[5]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[5]      1.044       466.491
O01.sdiv[6]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[6]      1.044       466.491
O01.sdiv[7]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[7]      1.044       466.491
O01.sdiv[9]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[9]      1.044       466.491
O01.sdiv[10]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[10]     1.044       466.491
======================================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                              Required            
Instance         Reference                        Type        Pin     Net              Time         Slack  
                 Clock                                                                                     
-----------------------------------------------------------------------------------------------------------
O01.sdiv[19]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[20]     480.664      466.491
O01.sdiv[20]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[21]     480.664      466.491
O01.sdiv[17]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[18]     480.664      466.634
O01.sdiv[18]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[19]     480.664      466.634
O01.sdiv[15]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[16]     480.664      466.776
O01.sdiv[16]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[17]     480.664      466.776
O01.sdiv[13]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[14]     480.664      466.919
O01.sdiv[14]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[15]     480.664      466.919
O01.sdiv[11]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[12]     480.664      467.062
O01.sdiv[12]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[13]     480.664      467.062
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      480.769
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         480.664

    - Propagation time:                      14.173
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     466.491

    Number of logic level(s):                19
    Starting point:                          O01.sdiv[0] / Q
    Ending point:                            O01.sdiv[20] / D
    The start point is clocked by            osc00|osc_int_inferred_clock [rising] on pin CK
    The end   point is clocked by            osc00|osc_int_inferred_clock [rising] on pin CK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
O01.sdiv[0]                        FD1S3IX      Q        Out     1.044     1.044       -         
sdiv[0]                            Net          -        -       -         -           2         
O01.outosc_0_sqmuxa_7_i_a2_0_0     ORCALUT4     A        In      0.000     1.044       -         
O01.outosc_0_sqmuxa_7_i_a2_0_0     ORCALUT4     Z        Out     1.017     2.061       -         
outosc_0_sqmuxa_7_i_a2_0_0         Net          -        -       -         -           1         
O01.outosc_0_sqmuxa_7_i_a2_0       ORCALUT4     A        In      0.000     2.061       -         
O01.outosc_0_sqmuxa_7_i_a2_0       ORCALUT4     Z        Out     1.089     3.149       -         
N_60                               Net          -        -       -         -           2         
O01.outosc_0_sqmuxa_6_i_a2_0       ORCALUT4     A        In      0.000     3.149       -         
O01.outosc_0_sqmuxa_6_i_a2_0       ORCALUT4     Z        Out     1.153     4.302       -         
N_61                               Net          -        -       -         -           3         
O01.outosc_0_sqmuxa_4_i_a2_0       ORCALUT4     A        In      0.000     4.302       -         
O01.outosc_0_sqmuxa_4_i_a2_0       ORCALUT4     Z        Out     1.153     5.455       -         
N_62                               Net          -        -       -         -           3         
O01.outosc_0_sqmuxa_i_a2           ORCALUT4     A        In      0.000     5.455       -         
O01.outosc_0_sqmuxa_i_a2           ORCALUT4     Z        Out     1.153     6.608       -         
N_71                               Net          -        -       -         -           3         
O01.outosc_0_sqmuxa_1_i            ORCALUT4     A        In      0.000     6.608       -         
O01.outosc_0_sqmuxa_1_i            ORCALUT4     Z        Out     1.017     7.625       -         
N_20                               Net          -        -       -         -           1         
O01.un1_outosc_0_sqmuxa_1_4        ORCALUT4     A        In      0.000     7.625       -         
O01.un1_outosc_0_sqmuxa_1_4        ORCALUT4     Z        Out     1.153     8.777       -         
un1_sdiv69_5                       Net          -        -       -         -           3         
O01.un1_sdiv69_i                   ORCALUT4     B        In      0.000     8.777       -         
O01.un1_sdiv69_i                   ORCALUT4     Z        Out     1.017     9.794       -         
un1_sdiv69_i                       Net          -        -       -         -           1         
O01.un1_sdiv_cry_0_0               CCU2D        B0       In      0.000     9.794       -         
O01.un1_sdiv_cry_0_0               CCU2D        COUT     Out     1.545     11.339      -         
un1_sdiv_cry_0                     Net          -        -       -         -           1         
O01.un1_sdiv_cry_1_0               CCU2D        CIN      In      0.000     11.339      -         
O01.un1_sdiv_cry_1_0               CCU2D        COUT     Out     0.143     11.482      -         
un1_sdiv_cry_2                     Net          -        -       -         -           1         
O01.un1_sdiv_cry_3_0               CCU2D        CIN      In      0.000     11.482      -         
O01.un1_sdiv_cry_3_0               CCU2D        COUT     Out     0.143     11.624      -         
un1_sdiv_cry_4                     Net          -        -       -         -           1         
O01.un1_sdiv_cry_5_0               CCU2D        CIN      In      0.000     11.624      -         
O01.un1_sdiv_cry_5_0               CCU2D        COUT     Out     0.143     11.767      -         
un1_sdiv_cry_6                     Net          -        -       -         -           1         
O01.un1_sdiv_cry_7_0               CCU2D        CIN      In      0.000     11.767      -         
O01.un1_sdiv_cry_7_0               CCU2D        COUT     Out     0.143     11.910      -         
un1_sdiv_cry_8                     Net          -        -       -         -           1         
O01.un1_sdiv_cry_9_0               CCU2D        CIN      In      0.000     11.910      -         
O01.un1_sdiv_cry_9_0               CCU2D        COUT     Out     0.143     12.053      -         
un1_sdiv_cry_10                    Net          -        -       -         -           1         
O01.un1_sdiv_cry_11_0              CCU2D        CIN      In      0.000     12.053      -         
O01.un1_sdiv_cry_11_0              CCU2D        COUT     Out     0.143     12.195      -         
un1_sdiv_cry_12                    Net          -        -       -         -           1         
O01.un1_sdiv_cry_13_0              CCU2D        CIN      In      0.000     12.195      -         
O01.un1_sdiv_cry_13_0              CCU2D        COUT     Out     0.143     12.338      -         
un1_sdiv_cry_14                    Net          -        -       -         -           1         
O01.un1_sdiv_cry_15_0              CCU2D        CIN      In      0.000     12.338      -         
O01.un1_sdiv_cry_15_0              CCU2D        COUT     Out     0.143     12.481      -         
un1_sdiv_cry_16                    Net          -        -       -         -           1         
O01.un1_sdiv_cry_17_0              CCU2D        CIN      In      0.000     12.481      -         
O01.un1_sdiv_cry_17_0              CCU2D        COUT     Out     0.143     12.624      -         
un1_sdiv_cry_18                    Net          -        -       -         -           1         
O01.un1_sdiv_cry_19_0              CCU2D        CIN      In      0.000     12.624      -         
O01.un1_sdiv_cry_19_0              CCU2D        S1       Out     1.549     14.173      -         
un1_sdiv[21]                       Net          -        -       -         -           1         
O01.sdiv[20]                       FD1S3IX      D        In      0.000     14.173      -         
=================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 88MB peak: 89MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 88MB peak: 89MB)

---------------------------------------
Resource Usage Report
Part: lcmxo2_7000he-5

Register bits: 22 of 6864 (0%)
PIC Latch:       0
I/O cells:       5


Details:
CCU2D:          11
FD1S3AX:        1
FD1S3IX:        21
GSR:            1
IB:             4
OB:             1
ORCALUT4:       39
OSCH:           1
PUR:            1
VHI:            2
VLO:            3
true:           1
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 25MB peak: 89MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Tue Sep 12 11:45:38 2017

###########################################################]
