

================================================================
== Vitis HLS Report for 'aes_main_Pipeline_aesMainLoop'
================================================================
* Date:           Thu Apr 25 11:55:49 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AES_PM
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.982 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      335|      483|  3.350 us|  4.830 us|  335|  483|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+---------+
        |                      |           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |       Instance       |   Module  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+---------+
        |grp_aes_round_fu_379  |aes_round  |       27|       27|  0.270 us|  0.270 us|   28|   28|      yes|
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+--------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- aesMainLoop  |      333|      481|        37|         37|         38|  9 ~ 13|       yes|
        +---------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     71|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        1|    -|     500|   1479|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    527|    -|
|Register         |        -|    -|     111|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    0|     611|   2077|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-----------+---------+----+-----+------+-----+
    |       Instance       |   Module  | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------+-----------+---------+----+-----+------+-----+
    |grp_aes_round_fu_379  |aes_round  |        1|   0|  500|  1479|    0|
    +----------------------+-----------+---------+----+-----+------+-----+
    |Total                 |           |        1|   0|  500|  1479|    0|
    +----------------------+-----------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln457_fu_453_p2   |         +|   0|  0|  13|           4|           1|
    |icmp_ln457_fu_421_p2  |      icmp|   0|  0|   9|           4|           4|
    |or_ln442_1_fu_464_p2  |        or|   0|  0|   7|           7|           2|
    |or_ln442_2_fu_475_p2  |        or|   0|  0|   7|           7|           2|
    |or_ln442_3_fu_486_p2  |        or|   0|  0|   7|           7|           3|
    |or_ln442_4_fu_497_p2  |        or|   0|  0|   7|           7|           3|
    |or_ln442_5_fu_508_p2  |        or|   0|  0|   7|           7|           3|
    |or_ln442_6_fu_519_p2  |        or|   0|  0|   7|           7|           3|
    |or_ln442_fu_441_p2    |        or|   0|  0|   7|           7|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  71|          57|          22|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm               |  168|         38|    1|         38|
    |ap_done_int             |    9|          2|    1|          2|
    |ap_sig_allocacmp_i      |    9|          2|    4|          8|
    |expandedKey_0_address0  |   25|          5|    7|         35|
    |expandedKey_0_address1  |   25|          5|    7|         35|
    |expandedKey_1_address0  |   25|          5|    7|         35|
    |expandedKey_1_address1  |   25|          5|    7|         35|
    |i_2_fu_84               |    9|          2|    4|          8|
    |reg_389                 |    9|          2|    8|         16|
    |reg_395                 |    9|          2|    8|         16|
    |reg_401                 |    9|          2|    8|         16|
    |reg_407                 |    9|          2|    8|         16|
    |roundKey_address0       |   53|         10|    4|         40|
    |roundKey_address1       |   53|         10|    4|         40|
    |roundKey_ce0            |   14|          3|    1|          3|
    |roundKey_ce1            |   14|          3|    1|          3|
    |roundKey_d0             |   31|          6|    8|         48|
    |roundKey_d1             |   31|          6|    8|         48|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   |  527|        110|   96|        442|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |  37|   0|   37|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |expandedKey_0_load_10_reg_690      |   8|   0|    8|          0|
    |expandedKey_0_load_12_reg_720      |   8|   0|    8|          0|
    |expandedKey_1_load_10_reg_695      |   8|   0|    8|          0|
    |expandedKey_1_load_12_reg_725      |   8|   0|    8|          0|
    |grp_aes_round_fu_379_ap_start_reg  |   1|   0|    1|          0|
    |i_2_fu_84                          |   4|   0|    4|          0|
    |reg_389                            |   8|   0|    8|          0|
    |reg_395                            |   8|   0|    8|          0|
    |reg_401                            |   8|   0|    8|          0|
    |reg_407                            |   8|   0|    8|          0|
    |shl_ln442_1_reg_620                |   4|   0|    7|          3|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 111|   0|  114|          3|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  aes_main_Pipeline_aesMainLoop|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  aes_main_Pipeline_aesMainLoop|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  aes_main_Pipeline_aesMainLoop|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  aes_main_Pipeline_aesMainLoop|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  aes_main_Pipeline_aesMainLoop|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  aes_main_Pipeline_aesMainLoop|  return value|
|roundKey_address0       |  out|    4|   ap_memory|                       roundKey|         array|
|roundKey_ce0            |  out|    1|   ap_memory|                       roundKey|         array|
|roundKey_we0            |  out|    1|   ap_memory|                       roundKey|         array|
|roundKey_d0             |  out|    8|   ap_memory|                       roundKey|         array|
|roundKey_q0             |   in|    8|   ap_memory|                       roundKey|         array|
|roundKey_address1       |  out|    4|   ap_memory|                       roundKey|         array|
|roundKey_ce1            |  out|    1|   ap_memory|                       roundKey|         array|
|roundKey_we1            |  out|    1|   ap_memory|                       roundKey|         array|
|roundKey_d1             |  out|    8|   ap_memory|                       roundKey|         array|
|roundKey_q1             |   in|    8|   ap_memory|                       roundKey|         array|
|nbrRounds               |   in|    4|     ap_none|                      nbrRounds|        scalar|
|expandedKey_0_address0  |  out|    7|   ap_memory|                  expandedKey_0|         array|
|expandedKey_0_ce0       |  out|    1|   ap_memory|                  expandedKey_0|         array|
|expandedKey_0_q0        |   in|    8|   ap_memory|                  expandedKey_0|         array|
|expandedKey_0_address1  |  out|    7|   ap_memory|                  expandedKey_0|         array|
|expandedKey_0_ce1       |  out|    1|   ap_memory|                  expandedKey_0|         array|
|expandedKey_0_q1        |   in|    8|   ap_memory|                  expandedKey_0|         array|
|expandedKey_1_address0  |  out|    7|   ap_memory|                  expandedKey_1|         array|
|expandedKey_1_ce0       |  out|    1|   ap_memory|                  expandedKey_1|         array|
|expandedKey_1_q0        |   in|    8|   ap_memory|                  expandedKey_1|         array|
|expandedKey_1_address1  |  out|    7|   ap_memory|                  expandedKey_1|         array|
|expandedKey_1_ce1       |  out|    1|   ap_memory|                  expandedKey_1|         array|
|expandedKey_1_q1        |   in|    8|   ap_memory|                  expandedKey_1|         array|
|state_address0          |  out|    4|   ap_memory|                          state|         array|
|state_ce0               |  out|    1|   ap_memory|                          state|         array|
|state_we0               |  out|    1|   ap_memory|                          state|         array|
|state_d0                |  out|    8|   ap_memory|                          state|         array|
|state_q0                |   in|    8|   ap_memory|                          state|         array|
|state_address1          |  out|    4|   ap_memory|                          state|         array|
|state_ce1               |  out|    1|   ap_memory|                          state|         array|
|state_we1               |  out|    1|   ap_memory|                          state|         array|
|state_d1                |  out|    8|   ap_memory|                          state|         array|
|state_q1                |   in|    8|   ap_memory|                          state|         array|
+------------------------+-----+-----+------------+-------------------------------+--------------+

