--- verilog_synth_clean.tmp	2025-08-14 21:55:38.020459646 -0700
+++ uhdm_synth_clean.tmp	2025-08-14 21:55:38.020459646 -0700
@@ -1,6 +1,6 @@
 /* Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3) */
-(* dynports =  1  *)
 (* top =  1  *)
+(* dynports =  1  *)
 (* src = "dut.sv:2.1-27.10" *)
 module counter(clk, rst_n, enable, count, overflow);
 wire _00_;
@@ -130,6 +130,7 @@
 .B(count[7]),
 .Y(count_next[7])
 );
+(* \"has_async_reset"  = 32'd1 *)
 (* \always_ff  = 32'd1 *)
 (* src = "dut.sv:14.5-20.8" *)
 \$_DFFE_PN0P_  \count_reg[0]  /* _31_ */ (
@@ -139,6 +140,7 @@
 .Q(count[0]),
 .R(rst_n)
 );
+(* \"has_async_reset"  = 32'd1 *)
 (* \always_ff  = 32'd1 *)
 (* src = "dut.sv:14.5-20.8" *)
 \$_DFFE_PN0P_  \count_reg[1]  /* _32_ */ (
@@ -148,6 +150,7 @@
 .Q(count[1]),
 .R(rst_n)
 );
+(* \"has_async_reset"  = 32'd1 *)
 (* \always_ff  = 32'd1 *)
 (* src = "dut.sv:14.5-20.8" *)
 \$_DFFE_PN0P_  \count_reg[2]  /* _33_ */ (
@@ -157,6 +160,7 @@
 .Q(count[2]),
 .R(rst_n)
 );
+(* \"has_async_reset"  = 32'd1 *)
 (* \always_ff  = 32'd1 *)
 (* src = "dut.sv:14.5-20.8" *)
 \$_DFFE_PN0P_  \count_reg[3]  /* _34_ */ (
@@ -166,6 +170,7 @@
 .Q(count[3]),
 .R(rst_n)
 );
+(* \"has_async_reset"  = 32'd1 *)
 (* \always_ff  = 32'd1 *)
 (* src = "dut.sv:14.5-20.8" *)
 \$_DFFE_PN0P_  \count_reg[4]  /* _35_ */ (
@@ -175,6 +180,7 @@
 .Q(count[4]),
 .R(rst_n)
 );
+(* \"has_async_reset"  = 32'd1 *)
 (* \always_ff  = 32'd1 *)
 (* src = "dut.sv:14.5-20.8" *)
 \$_DFFE_PN0P_  \count_reg[5]  /* _36_ */ (
@@ -184,6 +190,7 @@
 .Q(count[5]),
 .R(rst_n)
 );
+(* \"has_async_reset"  = 32'd1 *)
 (* \always_ff  = 32'd1 *)
 (* src = "dut.sv:14.5-20.8" *)
 \$_DFFE_PN0P_  \count_reg[6]  /* _37_ */ (
@@ -193,6 +200,7 @@
 .Q(count[6]),
 .R(rst_n)
 );
+(* \"has_async_reset"  = 32'd1 *)
 (* \always_ff  = 32'd1 *)
 (* src = "dut.sv:14.5-20.8" *)
 \$_DFFE_PN0P_  \count_reg[7]  /* _38_ */ (
