{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655802301348 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655802301348 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 21 10:05:01 2022 " "Processing started: Tue Jun 21 10:05:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655802301348 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655802301348 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TennisCounter_Demo -c TennisCounter_Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off TennisCounter_Demo -c TennisCounter_Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655802301348 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655802301709 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655802301709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "normalgamefsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file normalgamefsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NormalGameFSM-Behav " "Found design unit 1: NormalGameFSM-Behav" {  } { { "NormalGameFSM.vhd" "" { Text "C:/Users/joaog/ProjetoFinal/NormalGameFSM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655802309196 ""} { "Info" "ISGN_ENTITY_NAME" "1 NormalGameFSM " "Found entity 1: NormalGameFSM" {  } { { "NormalGameFSM.vhd" "" { Text "C:/Users/joaog/ProjetoFinal/NormalGameFSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655802309196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655802309196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdividern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdividern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDividerN-Behavioral " "Found design unit 1: ClkDividerN-Behavioral" {  } { { "ClkDividerN.vhd" "" { Text "C:/Users/joaog/ProjetoFinal/ClkDividerN.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655802309211 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkDividerN " "Found entity 1: ClkDividerN" {  } { { "ClkDividerN.vhd" "" { Text "C:/Users/joaog/ProjetoFinal/ClkDividerN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655802309211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655802309211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tenniscounter_demo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tenniscounter_demo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TennisCounter_Demo-Structural " "Found design unit 1: TennisCounter_Demo-Structural" {  } { { "TennisCounter_Demo.vhd" "" { Text "C:/Users/joaog/ProjetoFinal/TennisCounter_Demo.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655802309211 ""} { "Info" "ISGN_ENTITY_NAME" "1 TennisCounter_Demo " "Found entity 1: TennisCounter_Demo" {  } { { "TennisCounter_Demo.vhd" "" { Text "C:/Users/joaog/ProjetoFinal/TennisCounter_Demo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655802309211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655802309211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounceunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounceunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behavioral " "Found design unit 1: DebounceUnit-Behavioral" {  } { { "DebounceUnit.vhd" "" { Text "C:/Users/joaog/ProjetoFinal/DebounceUnit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655802309211 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "DebounceUnit.vhd" "" { Text "C:/Users/joaog/ProjetoFinal/DebounceUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655802309211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655802309211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setfsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file setfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SetFSM-Behav " "Found design unit 1: SetFSM-Behav" {  } { { "SetFSM.vhd" "" { Text "C:/Users/joaog/ProjetoFinal/SetFSM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655802309211 ""} { "Info" "ISGN_ENTITY_NAME" "1 SetFSM " "Found entity 1: SetFSM" {  } { { "SetFSM.vhd" "" { Text "C:/Users/joaog/ProjetoFinal/SetFSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655802309211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655802309211 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "s_aG TennisCounter_Demo.vhd(65) " "VHDL error at TennisCounter_Demo.vhd(65): object \"s_aG\" is used but not declared" {  } { { "TennisCounter_Demo.vhd" "" { Text "C:/Users/joaog/ProjetoFinal/TennisCounter_Demo.vhd" 65 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1655802309218 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "HEX1 TennisCounter_Demo.vhd(68) " "VHDL error at TennisCounter_Demo.vhd(68): object \"HEX1\" is used but not declared" {  } { { "TennisCounter_Demo.vhd" "" { Text "C:/Users/joaog/ProjetoFinal/TennisCounter_Demo.vhd" 68 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1655802309218 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out displayG TennisCounter_Demo.vhd(68) " "VHDL error at TennisCounter_Demo.vhd(68): cannot associate formal port \"displayG\" of mode \"out\" with an expression" {  } { { "TennisCounter_Demo.vhd" "" { Text "C:/Users/joaog/ProjetoFinal/TennisCounter_Demo.vhd" 68 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1655802309218 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655802309322 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 21 10:05:09 2022 " "Processing ended: Tue Jun 21 10:05:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655802309322 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655802309322 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655802309322 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655802309322 ""}
