
H725-Second-Encoder.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ef48  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004ac  0800f218  0800f218  00010218  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800f6c4  0800f6c4  000106c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800f6cc  0800f6cc  000106cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800f6d0  0800f6d0  000106d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001d8  24000000  0800f6d4  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000075c  240001d8  0800f8ac  000111d8  2**2
                  ALLOC
  8 ._user_heap_stack 00000a04  24000934  0800f8ac  00011934  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000111d8  2**0
                  CONTENTS, READONLY
 10 .debug_info   00021ff4  00000000  00000000  00011206  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003e3d  00000000  00000000  000331fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001858  00000000  00000000  00037038  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000012d7  00000000  00000000  00038890  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0000606c  00000000  00000000  00039b67  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0002272f  00000000  00000000  0003fbd3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0015e46a  00000000  00000000  00062302  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001c076c  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000762c  00000000  00000000  001c07b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000059  00000000  00000000  001c7ddc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	240001d8 	.word	0x240001d8
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0800f200 	.word	0x0800f200

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	240001dc 	.word	0x240001dc
 800030c:	0800f200 	.word	0x0800f200

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <strlen>:
 80003b0:	4603      	mov	r3, r0
 80003b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003b6:	2a00      	cmp	r2, #0
 80003b8:	d1fb      	bne.n	80003b2 <strlen+0x2>
 80003ba:	1a18      	subs	r0, r3, r0
 80003bc:	3801      	subs	r0, #1
 80003be:	4770      	bx	lr

080003c0 <__aeabi_uldivmod>:
 80003c0:	b953      	cbnz	r3, 80003d8 <__aeabi_uldivmod+0x18>
 80003c2:	b94a      	cbnz	r2, 80003d8 <__aeabi_uldivmod+0x18>
 80003c4:	2900      	cmp	r1, #0
 80003c6:	bf08      	it	eq
 80003c8:	2800      	cmpeq	r0, #0
 80003ca:	bf1c      	itt	ne
 80003cc:	f04f 31ff 	movne.w	r1, #4294967295
 80003d0:	f04f 30ff 	movne.w	r0, #4294967295
 80003d4:	f000 b988 	b.w	80006e8 <__aeabi_idiv0>
 80003d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003e0:	f000 f806 	bl	80003f0 <__udivmoddi4>
 80003e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ec:	b004      	add	sp, #16
 80003ee:	4770      	bx	lr

080003f0 <__udivmoddi4>:
 80003f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003f4:	9d08      	ldr	r5, [sp, #32]
 80003f6:	468e      	mov	lr, r1
 80003f8:	4604      	mov	r4, r0
 80003fa:	4688      	mov	r8, r1
 80003fc:	2b00      	cmp	r3, #0
 80003fe:	d14a      	bne.n	8000496 <__udivmoddi4+0xa6>
 8000400:	428a      	cmp	r2, r1
 8000402:	4617      	mov	r7, r2
 8000404:	d962      	bls.n	80004cc <__udivmoddi4+0xdc>
 8000406:	fab2 f682 	clz	r6, r2
 800040a:	b14e      	cbz	r6, 8000420 <__udivmoddi4+0x30>
 800040c:	f1c6 0320 	rsb	r3, r6, #32
 8000410:	fa01 f806 	lsl.w	r8, r1, r6
 8000414:	fa20 f303 	lsr.w	r3, r0, r3
 8000418:	40b7      	lsls	r7, r6
 800041a:	ea43 0808 	orr.w	r8, r3, r8
 800041e:	40b4      	lsls	r4, r6
 8000420:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000424:	fa1f fc87 	uxth.w	ip, r7
 8000428:	fbb8 f1fe 	udiv	r1, r8, lr
 800042c:	0c23      	lsrs	r3, r4, #16
 800042e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000432:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000436:	fb01 f20c 	mul.w	r2, r1, ip
 800043a:	429a      	cmp	r2, r3
 800043c:	d909      	bls.n	8000452 <__udivmoddi4+0x62>
 800043e:	18fb      	adds	r3, r7, r3
 8000440:	f101 30ff 	add.w	r0, r1, #4294967295
 8000444:	f080 80ea 	bcs.w	800061c <__udivmoddi4+0x22c>
 8000448:	429a      	cmp	r2, r3
 800044a:	f240 80e7 	bls.w	800061c <__udivmoddi4+0x22c>
 800044e:	3902      	subs	r1, #2
 8000450:	443b      	add	r3, r7
 8000452:	1a9a      	subs	r2, r3, r2
 8000454:	b2a3      	uxth	r3, r4
 8000456:	fbb2 f0fe 	udiv	r0, r2, lr
 800045a:	fb0e 2210 	mls	r2, lr, r0, r2
 800045e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000462:	fb00 fc0c 	mul.w	ip, r0, ip
 8000466:	459c      	cmp	ip, r3
 8000468:	d909      	bls.n	800047e <__udivmoddi4+0x8e>
 800046a:	18fb      	adds	r3, r7, r3
 800046c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000470:	f080 80d6 	bcs.w	8000620 <__udivmoddi4+0x230>
 8000474:	459c      	cmp	ip, r3
 8000476:	f240 80d3 	bls.w	8000620 <__udivmoddi4+0x230>
 800047a:	443b      	add	r3, r7
 800047c:	3802      	subs	r0, #2
 800047e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000482:	eba3 030c 	sub.w	r3, r3, ip
 8000486:	2100      	movs	r1, #0
 8000488:	b11d      	cbz	r5, 8000492 <__udivmoddi4+0xa2>
 800048a:	40f3      	lsrs	r3, r6
 800048c:	2200      	movs	r2, #0
 800048e:	e9c5 3200 	strd	r3, r2, [r5]
 8000492:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000496:	428b      	cmp	r3, r1
 8000498:	d905      	bls.n	80004a6 <__udivmoddi4+0xb6>
 800049a:	b10d      	cbz	r5, 80004a0 <__udivmoddi4+0xb0>
 800049c:	e9c5 0100 	strd	r0, r1, [r5]
 80004a0:	2100      	movs	r1, #0
 80004a2:	4608      	mov	r0, r1
 80004a4:	e7f5      	b.n	8000492 <__udivmoddi4+0xa2>
 80004a6:	fab3 f183 	clz	r1, r3
 80004aa:	2900      	cmp	r1, #0
 80004ac:	d146      	bne.n	800053c <__udivmoddi4+0x14c>
 80004ae:	4573      	cmp	r3, lr
 80004b0:	d302      	bcc.n	80004b8 <__udivmoddi4+0xc8>
 80004b2:	4282      	cmp	r2, r0
 80004b4:	f200 8105 	bhi.w	80006c2 <__udivmoddi4+0x2d2>
 80004b8:	1a84      	subs	r4, r0, r2
 80004ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80004be:	2001      	movs	r0, #1
 80004c0:	4690      	mov	r8, r2
 80004c2:	2d00      	cmp	r5, #0
 80004c4:	d0e5      	beq.n	8000492 <__udivmoddi4+0xa2>
 80004c6:	e9c5 4800 	strd	r4, r8, [r5]
 80004ca:	e7e2      	b.n	8000492 <__udivmoddi4+0xa2>
 80004cc:	2a00      	cmp	r2, #0
 80004ce:	f000 8090 	beq.w	80005f2 <__udivmoddi4+0x202>
 80004d2:	fab2 f682 	clz	r6, r2
 80004d6:	2e00      	cmp	r6, #0
 80004d8:	f040 80a4 	bne.w	8000624 <__udivmoddi4+0x234>
 80004dc:	1a8a      	subs	r2, r1, r2
 80004de:	0c03      	lsrs	r3, r0, #16
 80004e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e4:	b280      	uxth	r0, r0
 80004e6:	b2bc      	uxth	r4, r7
 80004e8:	2101      	movs	r1, #1
 80004ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80004ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80004f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004f6:	fb04 f20c 	mul.w	r2, r4, ip
 80004fa:	429a      	cmp	r2, r3
 80004fc:	d907      	bls.n	800050e <__udivmoddi4+0x11e>
 80004fe:	18fb      	adds	r3, r7, r3
 8000500:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000504:	d202      	bcs.n	800050c <__udivmoddi4+0x11c>
 8000506:	429a      	cmp	r2, r3
 8000508:	f200 80e0 	bhi.w	80006cc <__udivmoddi4+0x2dc>
 800050c:	46c4      	mov	ip, r8
 800050e:	1a9b      	subs	r3, r3, r2
 8000510:	fbb3 f2fe 	udiv	r2, r3, lr
 8000514:	fb0e 3312 	mls	r3, lr, r2, r3
 8000518:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800051c:	fb02 f404 	mul.w	r4, r2, r4
 8000520:	429c      	cmp	r4, r3
 8000522:	d907      	bls.n	8000534 <__udivmoddi4+0x144>
 8000524:	18fb      	adds	r3, r7, r3
 8000526:	f102 30ff 	add.w	r0, r2, #4294967295
 800052a:	d202      	bcs.n	8000532 <__udivmoddi4+0x142>
 800052c:	429c      	cmp	r4, r3
 800052e:	f200 80ca 	bhi.w	80006c6 <__udivmoddi4+0x2d6>
 8000532:	4602      	mov	r2, r0
 8000534:	1b1b      	subs	r3, r3, r4
 8000536:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800053a:	e7a5      	b.n	8000488 <__udivmoddi4+0x98>
 800053c:	f1c1 0620 	rsb	r6, r1, #32
 8000540:	408b      	lsls	r3, r1
 8000542:	fa22 f706 	lsr.w	r7, r2, r6
 8000546:	431f      	orrs	r7, r3
 8000548:	fa0e f401 	lsl.w	r4, lr, r1
 800054c:	fa20 f306 	lsr.w	r3, r0, r6
 8000550:	fa2e fe06 	lsr.w	lr, lr, r6
 8000554:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000558:	4323      	orrs	r3, r4
 800055a:	fa00 f801 	lsl.w	r8, r0, r1
 800055e:	fa1f fc87 	uxth.w	ip, r7
 8000562:	fbbe f0f9 	udiv	r0, lr, r9
 8000566:	0c1c      	lsrs	r4, r3, #16
 8000568:	fb09 ee10 	mls	lr, r9, r0, lr
 800056c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000570:	fb00 fe0c 	mul.w	lr, r0, ip
 8000574:	45a6      	cmp	lr, r4
 8000576:	fa02 f201 	lsl.w	r2, r2, r1
 800057a:	d909      	bls.n	8000590 <__udivmoddi4+0x1a0>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000582:	f080 809c 	bcs.w	80006be <__udivmoddi4+0x2ce>
 8000586:	45a6      	cmp	lr, r4
 8000588:	f240 8099 	bls.w	80006be <__udivmoddi4+0x2ce>
 800058c:	3802      	subs	r0, #2
 800058e:	443c      	add	r4, r7
 8000590:	eba4 040e 	sub.w	r4, r4, lr
 8000594:	fa1f fe83 	uxth.w	lr, r3
 8000598:	fbb4 f3f9 	udiv	r3, r4, r9
 800059c:	fb09 4413 	mls	r4, r9, r3, r4
 80005a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80005a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80005a8:	45a4      	cmp	ip, r4
 80005aa:	d908      	bls.n	80005be <__udivmoddi4+0x1ce>
 80005ac:	193c      	adds	r4, r7, r4
 80005ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80005b2:	f080 8082 	bcs.w	80006ba <__udivmoddi4+0x2ca>
 80005b6:	45a4      	cmp	ip, r4
 80005b8:	d97f      	bls.n	80006ba <__udivmoddi4+0x2ca>
 80005ba:	3b02      	subs	r3, #2
 80005bc:	443c      	add	r4, r7
 80005be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80005c2:	eba4 040c 	sub.w	r4, r4, ip
 80005c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80005ca:	4564      	cmp	r4, ip
 80005cc:	4673      	mov	r3, lr
 80005ce:	46e1      	mov	r9, ip
 80005d0:	d362      	bcc.n	8000698 <__udivmoddi4+0x2a8>
 80005d2:	d05f      	beq.n	8000694 <__udivmoddi4+0x2a4>
 80005d4:	b15d      	cbz	r5, 80005ee <__udivmoddi4+0x1fe>
 80005d6:	ebb8 0203 	subs.w	r2, r8, r3
 80005da:	eb64 0409 	sbc.w	r4, r4, r9
 80005de:	fa04 f606 	lsl.w	r6, r4, r6
 80005e2:	fa22 f301 	lsr.w	r3, r2, r1
 80005e6:	431e      	orrs	r6, r3
 80005e8:	40cc      	lsrs	r4, r1
 80005ea:	e9c5 6400 	strd	r6, r4, [r5]
 80005ee:	2100      	movs	r1, #0
 80005f0:	e74f      	b.n	8000492 <__udivmoddi4+0xa2>
 80005f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005f6:	0c01      	lsrs	r1, r0, #16
 80005f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005fc:	b280      	uxth	r0, r0
 80005fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000602:	463b      	mov	r3, r7
 8000604:	4638      	mov	r0, r7
 8000606:	463c      	mov	r4, r7
 8000608:	46b8      	mov	r8, r7
 800060a:	46be      	mov	lr, r7
 800060c:	2620      	movs	r6, #32
 800060e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000612:	eba2 0208 	sub.w	r2, r2, r8
 8000616:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800061a:	e766      	b.n	80004ea <__udivmoddi4+0xfa>
 800061c:	4601      	mov	r1, r0
 800061e:	e718      	b.n	8000452 <__udivmoddi4+0x62>
 8000620:	4610      	mov	r0, r2
 8000622:	e72c      	b.n	800047e <__udivmoddi4+0x8e>
 8000624:	f1c6 0220 	rsb	r2, r6, #32
 8000628:	fa2e f302 	lsr.w	r3, lr, r2
 800062c:	40b7      	lsls	r7, r6
 800062e:	40b1      	lsls	r1, r6
 8000630:	fa20 f202 	lsr.w	r2, r0, r2
 8000634:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000638:	430a      	orrs	r2, r1
 800063a:	fbb3 f8fe 	udiv	r8, r3, lr
 800063e:	b2bc      	uxth	r4, r7
 8000640:	fb0e 3318 	mls	r3, lr, r8, r3
 8000644:	0c11      	lsrs	r1, r2, #16
 8000646:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800064a:	fb08 f904 	mul.w	r9, r8, r4
 800064e:	40b0      	lsls	r0, r6
 8000650:	4589      	cmp	r9, r1
 8000652:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000656:	b280      	uxth	r0, r0
 8000658:	d93e      	bls.n	80006d8 <__udivmoddi4+0x2e8>
 800065a:	1879      	adds	r1, r7, r1
 800065c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000660:	d201      	bcs.n	8000666 <__udivmoddi4+0x276>
 8000662:	4589      	cmp	r9, r1
 8000664:	d81f      	bhi.n	80006a6 <__udivmoddi4+0x2b6>
 8000666:	eba1 0109 	sub.w	r1, r1, r9
 800066a:	fbb1 f9fe 	udiv	r9, r1, lr
 800066e:	fb09 f804 	mul.w	r8, r9, r4
 8000672:	fb0e 1119 	mls	r1, lr, r9, r1
 8000676:	b292      	uxth	r2, r2
 8000678:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800067c:	4542      	cmp	r2, r8
 800067e:	d229      	bcs.n	80006d4 <__udivmoddi4+0x2e4>
 8000680:	18ba      	adds	r2, r7, r2
 8000682:	f109 31ff 	add.w	r1, r9, #4294967295
 8000686:	d2c4      	bcs.n	8000612 <__udivmoddi4+0x222>
 8000688:	4542      	cmp	r2, r8
 800068a:	d2c2      	bcs.n	8000612 <__udivmoddi4+0x222>
 800068c:	f1a9 0102 	sub.w	r1, r9, #2
 8000690:	443a      	add	r2, r7
 8000692:	e7be      	b.n	8000612 <__udivmoddi4+0x222>
 8000694:	45f0      	cmp	r8, lr
 8000696:	d29d      	bcs.n	80005d4 <__udivmoddi4+0x1e4>
 8000698:	ebbe 0302 	subs.w	r3, lr, r2
 800069c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80006a0:	3801      	subs	r0, #1
 80006a2:	46e1      	mov	r9, ip
 80006a4:	e796      	b.n	80005d4 <__udivmoddi4+0x1e4>
 80006a6:	eba7 0909 	sub.w	r9, r7, r9
 80006aa:	4449      	add	r1, r9
 80006ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80006b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b4:	fb09 f804 	mul.w	r8, r9, r4
 80006b8:	e7db      	b.n	8000672 <__udivmoddi4+0x282>
 80006ba:	4673      	mov	r3, lr
 80006bc:	e77f      	b.n	80005be <__udivmoddi4+0x1ce>
 80006be:	4650      	mov	r0, sl
 80006c0:	e766      	b.n	8000590 <__udivmoddi4+0x1a0>
 80006c2:	4608      	mov	r0, r1
 80006c4:	e6fd      	b.n	80004c2 <__udivmoddi4+0xd2>
 80006c6:	443b      	add	r3, r7
 80006c8:	3a02      	subs	r2, #2
 80006ca:	e733      	b.n	8000534 <__udivmoddi4+0x144>
 80006cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80006d0:	443b      	add	r3, r7
 80006d2:	e71c      	b.n	800050e <__udivmoddi4+0x11e>
 80006d4:	4649      	mov	r1, r9
 80006d6:	e79c      	b.n	8000612 <__udivmoddi4+0x222>
 80006d8:	eba1 0109 	sub.w	r1, r1, r9
 80006dc:	46c4      	mov	ip, r8
 80006de:	fbb1 f9fe 	udiv	r9, r1, lr
 80006e2:	fb09 f804 	mul.w	r8, r9, r4
 80006e6:	e7c4      	b.n	8000672 <__udivmoddi4+0x282>

080006e8 <__aeabi_idiv0>:
 80006e8:	4770      	bx	lr
 80006ea:	bf00      	nop

080006ec <CS_Low>:
#define AS5047P_DATA_MASK      0x3FFFu
#define AS5047P_ERR_MASK       0x4000u

static uint16_t g_last_rx2 = 0;

static inline void CS_Low(AS5047P *e)  { HAL_GPIO_WritePin(e->cs_port, e->cs_pin, GPIO_PIN_RESET); }
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b082      	sub	sp, #8
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	6078      	str	r0, [r7, #4]
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	6858      	ldr	r0, [r3, #4]
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	891b      	ldrh	r3, [r3, #8]
 80006fc:	2200      	movs	r2, #0
 80006fe:	4619      	mov	r1, r3
 8000700:	f005 ff0e 	bl	8006520 <HAL_GPIO_WritePin>
 8000704:	bf00      	nop
 8000706:	3708      	adds	r7, #8
 8000708:	46bd      	mov	sp, r7
 800070a:	bd80      	pop	{r7, pc}

0800070c <CS_High>:
static inline void CS_High(AS5047P *e) { HAL_GPIO_WritePin(e->cs_port, e->cs_pin, GPIO_PIN_SET); }
 800070c:	b580      	push	{r7, lr}
 800070e:	b082      	sub	sp, #8
 8000710:	af00      	add	r7, sp, #0
 8000712:	6078      	str	r0, [r7, #4]
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	6858      	ldr	r0, [r3, #4]
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	891b      	ldrh	r3, [r3, #8]
 800071c:	2201      	movs	r2, #1
 800071e:	4619      	mov	r1, r3
 8000720:	f005 fefe 	bl	8006520 <HAL_GPIO_WritePin>
 8000724:	bf00      	nop
 8000726:	3708      	adds	r7, #8
 8000728:	46bd      	mov	sp, r7
 800072a:	bd80      	pop	{r7, pc}

0800072c <spi_txrx_u16>:

static HAL_StatusTypeDef spi_txrx_u16(AS5047P *e, uint16_t tx, uint16_t *rx)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b088      	sub	sp, #32
 8000730:	af02      	add	r7, sp, #8
 8000732:	60f8      	str	r0, [r7, #12]
 8000734:	460b      	mov	r3, r1
 8000736:	607a      	str	r2, [r7, #4]
 8000738:	817b      	strh	r3, [r7, #10]
    uint8_t txb[2] = {(uint8_t)(tx >> 8), (uint8_t)(tx & 0xFF)};
 800073a:	897b      	ldrh	r3, [r7, #10]
 800073c:	0a1b      	lsrs	r3, r3, #8
 800073e:	b29b      	uxth	r3, r3
 8000740:	b2db      	uxtb	r3, r3
 8000742:	753b      	strb	r3, [r7, #20]
 8000744:	897b      	ldrh	r3, [r7, #10]
 8000746:	b2db      	uxtb	r3, r3
 8000748:	757b      	strb	r3, [r7, #21]
    uint8_t rxb[2] = {0, 0};
 800074a:	2300      	movs	r3, #0
 800074c:	823b      	strh	r3, [r7, #16]
    HAL_StatusTypeDef st = HAL_SPI_TransmitReceive(e->hspi, txb, rxb, 2, 2);
 800074e:	68fb      	ldr	r3, [r7, #12]
 8000750:	6818      	ldr	r0, [r3, #0]
 8000752:	f107 0210 	add.w	r2, r7, #16
 8000756:	f107 0114 	add.w	r1, r7, #20
 800075a:	2302      	movs	r3, #2
 800075c:	9300      	str	r3, [sp, #0]
 800075e:	2302      	movs	r3, #2
 8000760:	f008 fd7e 	bl	8009260 <HAL_SPI_TransmitReceive>
 8000764:	4603      	mov	r3, r0
 8000766:	75fb      	strb	r3, [r7, #23]
    if (st == HAL_OK && rx) *rx = ((uint16_t)rxb[0] << 8) | (uint16_t)rxb[1];
 8000768:	7dfb      	ldrb	r3, [r7, #23]
 800076a:	2b00      	cmp	r3, #0
 800076c:	d10d      	bne.n	800078a <spi_txrx_u16+0x5e>
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	2b00      	cmp	r3, #0
 8000772:	d00a      	beq.n	800078a <spi_txrx_u16+0x5e>
 8000774:	7c3b      	ldrb	r3, [r7, #16]
 8000776:	b21b      	sxth	r3, r3
 8000778:	021b      	lsls	r3, r3, #8
 800077a:	b21a      	sxth	r2, r3
 800077c:	7c7b      	ldrb	r3, [r7, #17]
 800077e:	b21b      	sxth	r3, r3
 8000780:	4313      	orrs	r3, r2
 8000782:	b21b      	sxth	r3, r3
 8000784:	b29a      	uxth	r2, r3
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	801a      	strh	r2, [r3, #0]
    return st;
 800078a:	7dfb      	ldrb	r3, [r7, #23]
}
 800078c:	4618      	mov	r0, r3
 800078e:	3718      	adds	r7, #24
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}

08000794 <apply_parity>:

// odd parity bit at bit15
static inline uint16_t apply_parity(uint16_t v)
{
 8000794:	b480      	push	{r7}
 8000796:	b085      	sub	sp, #20
 8000798:	af00      	add	r7, sp, #0
 800079a:	4603      	mov	r3, r0
 800079c:	80fb      	strh	r3, [r7, #6]
    uint16_t x = v;
 800079e:	88fb      	ldrh	r3, [r7, #6]
 80007a0:	81fb      	strh	r3, [r7, #14]
    x ^= x >> 8;
 80007a2:	89fb      	ldrh	r3, [r7, #14]
 80007a4:	0a1b      	lsrs	r3, r3, #8
 80007a6:	b29a      	uxth	r2, r3
 80007a8:	89fb      	ldrh	r3, [r7, #14]
 80007aa:	4053      	eors	r3, r2
 80007ac:	81fb      	strh	r3, [r7, #14]
    x ^= x >> 4;
 80007ae:	89fb      	ldrh	r3, [r7, #14]
 80007b0:	091b      	lsrs	r3, r3, #4
 80007b2:	b29a      	uxth	r2, r3
 80007b4:	89fb      	ldrh	r3, [r7, #14]
 80007b6:	4053      	eors	r3, r2
 80007b8:	81fb      	strh	r3, [r7, #14]
    x ^= x >> 2;
 80007ba:	89fb      	ldrh	r3, [r7, #14]
 80007bc:	089b      	lsrs	r3, r3, #2
 80007be:	b29a      	uxth	r2, r3
 80007c0:	89fb      	ldrh	r3, [r7, #14]
 80007c2:	4053      	eors	r3, r2
 80007c4:	81fb      	strh	r3, [r7, #14]
    x ^= x >> 1;
 80007c6:	89fb      	ldrh	r3, [r7, #14]
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	b29a      	uxth	r2, r3
 80007cc:	89fb      	ldrh	r3, [r7, #14]
 80007ce:	4053      	eors	r3, r2
 80007d0:	81fb      	strh	r3, [r7, #14]
    uint16_t odd = x & 1u;
 80007d2:	89fb      	ldrh	r3, [r7, #14]
 80007d4:	f003 0301 	and.w	r3, r3, #1
 80007d8:	81bb      	strh	r3, [r7, #12]
    if (odd) v |= 0x8000u; else v &= 0x7FFFu;
 80007da:	89bb      	ldrh	r3, [r7, #12]
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d006      	beq.n	80007ee <apply_parity+0x5a>
 80007e0:	88fb      	ldrh	r3, [r7, #6]
 80007e2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80007e6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80007ea:	80fb      	strh	r3, [r7, #6]
 80007ec:	e003      	b.n	80007f6 <apply_parity+0x62>
 80007ee:	88fb      	ldrh	r3, [r7, #6]
 80007f0:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80007f4:	80fb      	strh	r3, [r7, #6]
    return v;
 80007f6:	88fb      	ldrh	r3, [r7, #6]
}
 80007f8:	4618      	mov	r0, r3
 80007fa:	3714      	adds	r7, #20
 80007fc:	46bd      	mov	sp, r7
 80007fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000802:	4770      	bx	lr

08000804 <as5047p_init>:

void as5047p_init(AS5047P *enc)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b082      	sub	sp, #8
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
    CS_High(enc);
 800080c:	6878      	ldr	r0, [r7, #4]
 800080e:	f7ff ff7d 	bl	800070c <CS_High>
}
 8000812:	bf00      	nop
 8000814:	3708      	adds	r7, #8
 8000816:	46bd      	mov	sp, r7
 8000818:	bd80      	pop	{r7, pc}
	...

0800081c <read_reg14>:

static uint16_t read_reg14(AS5047P *enc, uint16_t addr, uint8_t *err)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b086      	sub	sp, #24
 8000820:	af00      	add	r7, sp, #0
 8000822:	60f8      	str	r0, [r7, #12]
 8000824:	460b      	mov	r3, r1
 8000826:	607a      	str	r2, [r7, #4]
 8000828:	817b      	strh	r3, [r7, #10]
    if (err) *err = 0;
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	2b00      	cmp	r3, #0
 800082e:	d002      	beq.n	8000836 <read_reg14+0x1a>
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	2200      	movs	r2, #0
 8000834:	701a      	strb	r2, [r3, #0]

    uint16_t cmd = AS5047P_CMD_READ | (addr & 0x3FFFu);
 8000836:	897b      	ldrh	r3, [r7, #10]
 8000838:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800083c:	b29b      	uxth	r3, r3
 800083e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000842:	82fb      	strh	r3, [r7, #22]
    cmd = apply_parity(cmd);
 8000844:	8afb      	ldrh	r3, [r7, #22]
 8000846:	4618      	mov	r0, r3
 8000848:	f7ff ffa4 	bl	8000794 <apply_parity>
 800084c:	4603      	mov	r3, r0
 800084e:	82fb      	strh	r3, [r7, #22]

    uint16_t rx1 = 0, rx2 = 0;
 8000850:	2300      	movs	r3, #0
 8000852:	82bb      	strh	r3, [r7, #20]
 8000854:	2300      	movs	r3, #0
 8000856:	827b      	strh	r3, [r7, #18]

    CS_Low(enc);
 8000858:	68f8      	ldr	r0, [r7, #12]
 800085a:	f7ff ff47 	bl	80006ec <CS_Low>
    (void)spi_txrx_u16(enc, cmd, &rx1);
 800085e:	f107 0214 	add.w	r2, r7, #20
 8000862:	8afb      	ldrh	r3, [r7, #22]
 8000864:	4619      	mov	r1, r3
 8000866:	68f8      	ldr	r0, [r7, #12]
 8000868:	f7ff ff60 	bl	800072c <spi_txrx_u16>
    CS_High(enc);
 800086c:	68f8      	ldr	r0, [r7, #12]
 800086e:	f7ff ff4d 	bl	800070c <CS_High>

    __NOP(); __NOP(); __NOP();
 8000872:	bf00      	nop
 8000874:	bf00      	nop
 8000876:	bf00      	nop

    CS_Low(enc);
 8000878:	68f8      	ldr	r0, [r7, #12]
 800087a:	f7ff ff37 	bl	80006ec <CS_Low>
    (void)spi_txrx_u16(enc, 0x0000u, &rx2);
 800087e:	f107 0312 	add.w	r3, r7, #18
 8000882:	461a      	mov	r2, r3
 8000884:	2100      	movs	r1, #0
 8000886:	68f8      	ldr	r0, [r7, #12]
 8000888:	f7ff ff50 	bl	800072c <spi_txrx_u16>
    CS_High(enc);
 800088c:	68f8      	ldr	r0, [r7, #12]
 800088e:	f7ff ff3d 	bl	800070c <CS_High>

    g_last_rx2 = rx2;
 8000892:	8a7a      	ldrh	r2, [r7, #18]
 8000894:	4b0a      	ldr	r3, [pc, #40]	@ (80008c0 <read_reg14+0xa4>)
 8000896:	801a      	strh	r2, [r3, #0]

    if ((rx2 & AS5047P_ERR_MASK) != 0u) {
 8000898:	8a7b      	ldrh	r3, [r7, #18]
 800089a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d005      	beq.n	80008ae <read_reg14+0x92>
        if (err) *err = 1;
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d002      	beq.n	80008ae <read_reg14+0x92>
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	2201      	movs	r2, #1
 80008ac:	701a      	strb	r2, [r3, #0]
    }

    return (rx2 & AS5047P_DATA_MASK);
 80008ae:	8a7b      	ldrh	r3, [r7, #18]
 80008b0:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80008b4:	b29b      	uxth	r3, r3
}
 80008b6:	4618      	mov	r0, r3
 80008b8:	3718      	adds	r7, #24
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bd80      	pop	{r7, pc}
 80008be:	bf00      	nop
 80008c0:	240001f4 	.word	0x240001f4

080008c4 <as5047p_read_angle_raw14>:

uint16_t as5047p_read_angle_raw14(AS5047P *enc, uint8_t *err)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b082      	sub	sp, #8
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
 80008cc:	6039      	str	r1, [r7, #0]
    return read_reg14(enc, AS5047P_REG_ANGLECOM, err);
 80008ce:	683a      	ldr	r2, [r7, #0]
 80008d0:	f643 71ff 	movw	r1, #16383	@ 0x3fff
 80008d4:	6878      	ldr	r0, [r7, #4]
 80008d6:	f7ff ffa1 	bl	800081c <read_reg14>
 80008da:	4603      	mov	r3, r0
}
 80008dc:	4618      	mov	r0, r3
 80008de:	3708      	adds	r7, #8
 80008e0:	46bd      	mov	sp, r7
 80008e2:	bd80      	pop	{r7, pc}

080008e4 <bsp_can_init>:
* @retval:     	void
* @details:    	CAN ʹ��
************************************************************************
**/
void bsp_can_init(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	af00      	add	r7, sp, #0
	can_filter_init();
 80008e8:	f000 f80c 	bl	8000904 <can_filter_init>
	HAL_FDCAN_Start(&hfdcan1);                               //����FDCAN
 80008ec:	4803      	ldr	r0, [pc, #12]	@ (80008fc <bsp_can_init+0x18>)
 80008ee:	f004 fd6e 	bl	80053ce <HAL_FDCAN_Start>
	HAL_FDCAN_Start(&hfdcan2);
 80008f2:	4803      	ldr	r0, [pc, #12]	@ (8000900 <bsp_can_init+0x1c>)
 80008f4:	f004 fd6b 	bl	80053ce <HAL_FDCAN_Start>
	//HAL_FDCAN_Start(&hfdcan3);
	//HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
	//HAL_FDCAN_ActivateNotification(&hfdcan2, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
	//HAL_FDCAN_ActivateNotification(&hfdcan3, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
}
 80008f8:	bf00      	nop
 80008fa:	bd80      	pop	{r7, pc}
 80008fc:	24000210 	.word	0x24000210
 8000900:	240002b0 	.word	0x240002b0

08000904 <can_filter_init>:
* @retval:     	void
* @details:    	CAN�˲�����ʼ��
************************************************************************
**/
void can_filter_init(void)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b08a      	sub	sp, #40	@ 0x28
 8000908:	af02      	add	r7, sp, #8
    FDCAN_FilterTypeDef fdcan_filter;

    fdcan_filter.IdType = FDCAN_STANDARD_ID;
 800090a:	2300      	movs	r3, #0
 800090c:	603b      	str	r3, [r7, #0]
    fdcan_filter.FilterIndex = 0;
 800090e:	2300      	movs	r3, #0
 8000910:	607b      	str	r3, [r7, #4]
    fdcan_filter.FilterType = FDCAN_FILTER_MASK;
 8000912:	2302      	movs	r3, #2
 8000914:	60bb      	str	r3, [r7, #8]
    fdcan_filter.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8000916:	2301      	movs	r3, #1
 8000918:	60fb      	str	r3, [r7, #12]
    fdcan_filter.FilterID1 = 0x00;
 800091a:	2300      	movs	r3, #0
 800091c:	613b      	str	r3, [r7, #16]
    fdcan_filter.FilterID2 = 0x00;
 800091e:	2300      	movs	r3, #0
 8000920:	617b      	str	r3, [r7, #20]

    // FDCAN1 过滤器
    HAL_FDCAN_ConfigFilter(&hfdcan1, &fdcan_filter);
 8000922:	463b      	mov	r3, r7
 8000924:	4619      	mov	r1, r3
 8000926:	4813      	ldr	r0, [pc, #76]	@ (8000974 <can_filter_init+0x70>)
 8000928:	f004 fc62 	bl	80051f0 <HAL_FDCAN_ConfigFilter>
    HAL_FDCAN_ConfigGlobalFilter(&hfdcan1,
 800092c:	2301      	movs	r3, #1
 800092e:	9300      	str	r3, [sp, #0]
 8000930:	2301      	movs	r3, #1
 8000932:	2202      	movs	r2, #2
 8000934:	2102      	movs	r1, #2
 8000936:	480f      	ldr	r0, [pc, #60]	@ (8000974 <can_filter_init+0x70>)
 8000938:	f004 fcd0 	bl	80052dc <HAL_FDCAN_ConfigGlobalFilter>
                                 FDCAN_REJECT, FDCAN_REJECT,
                                 FDCAN_REJECT_REMOTE, FDCAN_REJECT_REMOTE);
    HAL_FDCAN_ConfigFifoWatermark(&hfdcan1, FDCAN_CFG_RX_FIFO0, 1);
 800093c:	2201      	movs	r2, #1
 800093e:	2101      	movs	r1, #1
 8000940:	480c      	ldr	r0, [pc, #48]	@ (8000974 <can_filter_init+0x70>)
 8000942:	f004 fcf8 	bl	8005336 <HAL_FDCAN_ConfigFifoWatermark>

    // === 新增：FDCAN2 同样的过滤器 ===
    HAL_FDCAN_ConfigFilter(&hfdcan2, &fdcan_filter);
 8000946:	463b      	mov	r3, r7
 8000948:	4619      	mov	r1, r3
 800094a:	480b      	ldr	r0, [pc, #44]	@ (8000978 <can_filter_init+0x74>)
 800094c:	f004 fc50 	bl	80051f0 <HAL_FDCAN_ConfigFilter>
    HAL_FDCAN_ConfigGlobalFilter(&hfdcan2,
 8000950:	2301      	movs	r3, #1
 8000952:	9300      	str	r3, [sp, #0]
 8000954:	2301      	movs	r3, #1
 8000956:	2202      	movs	r2, #2
 8000958:	2102      	movs	r1, #2
 800095a:	4807      	ldr	r0, [pc, #28]	@ (8000978 <can_filter_init+0x74>)
 800095c:	f004 fcbe 	bl	80052dc <HAL_FDCAN_ConfigGlobalFilter>
                                 FDCAN_REJECT, FDCAN_REJECT,
                                 FDCAN_REJECT_REMOTE, FDCAN_REJECT_REMOTE);
    HAL_FDCAN_ConfigFifoWatermark(&hfdcan2, FDCAN_CFG_RX_FIFO0, 1);
 8000960:	2201      	movs	r2, #1
 8000962:	2101      	movs	r1, #1
 8000964:	4804      	ldr	r0, [pc, #16]	@ (8000978 <can_filter_init+0x74>)
 8000966:	f004 fce6 	bl	8005336 <HAL_FDCAN_ConfigFifoWatermark>
}
 800096a:	bf00      	nop
 800096c:	3720      	adds	r7, #32
 800096e:	46bd      	mov	sp, r7
 8000970:	bd80      	pop	{r7, pc}
 8000972:	bf00      	nop
 8000974:	24000210 	.word	0x24000210
 8000978:	240002b0 	.word	0x240002b0

0800097c <fdcanx_send_data>:
* @retval:     	void
* @details:    	��������
************************************************************************
**/
uint8_t fdcanx_send_data(hcan_t *hfdcan, uint16_t id, uint8_t *data, uint32_t len)
{	
 800097c:	b580      	push	{r7, lr}
 800097e:	b08e      	sub	sp, #56	@ 0x38
 8000980:	af00      	add	r7, sp, #0
 8000982:	60f8      	str	r0, [r7, #12]
 8000984:	607a      	str	r2, [r7, #4]
 8000986:	603b      	str	r3, [r7, #0]
 8000988:	460b      	mov	r3, r1
 800098a:	817b      	strh	r3, [r7, #10]
    FDCAN_TxHeaderTypeDef pTxHeader;
    pTxHeader.Identifier   = id;
 800098c:	897b      	ldrh	r3, [r7, #10]
 800098e:	617b      	str	r3, [r7, #20]
    pTxHeader.IdType       = FDCAN_STANDARD_ID;
 8000990:	2300      	movs	r3, #0
 8000992:	61bb      	str	r3, [r7, #24]
    pTxHeader.TxFrameType  = FDCAN_DATA_FRAME;
 8000994:	2300      	movs	r3, #0
 8000996:	61fb      	str	r3, [r7, #28]

    // === 显式处理 len ===
    if (len == 0)
 8000998:	683b      	ldr	r3, [r7, #0]
 800099a:	2b00      	cmp	r3, #0
 800099c:	d102      	bne.n	80009a4 <fdcanx_send_data+0x28>
    {
        pTxHeader.DataLength = FDCAN_DLC_BYTES_0;
 800099e:	2300      	movs	r3, #0
 80009a0:	623b      	str	r3, [r7, #32]
 80009a2:	e031      	b.n	8000a08 <fdcanx_send_data+0x8c>
    }
    else if (len <= 8)
 80009a4:	683b      	ldr	r3, [r7, #0]
 80009a6:	2b08      	cmp	r3, #8
 80009a8:	d802      	bhi.n	80009b0 <fdcanx_send_data+0x34>
    {
        // 有些工程里直接用 0..8 作为长度，这里保持你原来的风格
        pTxHeader.DataLength = len;
 80009aa:	683b      	ldr	r3, [r7, #0]
 80009ac:	623b      	str	r3, [r7, #32]
 80009ae:	e02b      	b.n	8000a08 <fdcanx_send_data+0x8c>
    }
    else if (len == 12)
 80009b0:	683b      	ldr	r3, [r7, #0]
 80009b2:	2b0c      	cmp	r3, #12
 80009b4:	d102      	bne.n	80009bc <fdcanx_send_data+0x40>
        pTxHeader.DataLength = FDCAN_DLC_BYTES_12;
 80009b6:	2309      	movs	r3, #9
 80009b8:	623b      	str	r3, [r7, #32]
 80009ba:	e025      	b.n	8000a08 <fdcanx_send_data+0x8c>
    else if (len == 16)
 80009bc:	683b      	ldr	r3, [r7, #0]
 80009be:	2b10      	cmp	r3, #16
 80009c0:	d102      	bne.n	80009c8 <fdcanx_send_data+0x4c>
        pTxHeader.DataLength = FDCAN_DLC_BYTES_16;
 80009c2:	230a      	movs	r3, #10
 80009c4:	623b      	str	r3, [r7, #32]
 80009c6:	e01f      	b.n	8000a08 <fdcanx_send_data+0x8c>
    else if (len == 20)
 80009c8:	683b      	ldr	r3, [r7, #0]
 80009ca:	2b14      	cmp	r3, #20
 80009cc:	d102      	bne.n	80009d4 <fdcanx_send_data+0x58>
        pTxHeader.DataLength = FDCAN_DLC_BYTES_20;
 80009ce:	230b      	movs	r3, #11
 80009d0:	623b      	str	r3, [r7, #32]
 80009d2:	e019      	b.n	8000a08 <fdcanx_send_data+0x8c>
    else if (len == 24)
 80009d4:	683b      	ldr	r3, [r7, #0]
 80009d6:	2b18      	cmp	r3, #24
 80009d8:	d102      	bne.n	80009e0 <fdcanx_send_data+0x64>
        pTxHeader.DataLength = FDCAN_DLC_BYTES_24;
 80009da:	230c      	movs	r3, #12
 80009dc:	623b      	str	r3, [r7, #32]
 80009de:	e013      	b.n	8000a08 <fdcanx_send_data+0x8c>
    else if (len == 32)
 80009e0:	683b      	ldr	r3, [r7, #0]
 80009e2:	2b20      	cmp	r3, #32
 80009e4:	d102      	bne.n	80009ec <fdcanx_send_data+0x70>
        pTxHeader.DataLength = FDCAN_DLC_BYTES_32;
 80009e6:	230d      	movs	r3, #13
 80009e8:	623b      	str	r3, [r7, #32]
 80009ea:	e00d      	b.n	8000a08 <fdcanx_send_data+0x8c>
    else if (len == 48)
 80009ec:	683b      	ldr	r3, [r7, #0]
 80009ee:	2b30      	cmp	r3, #48	@ 0x30
 80009f0:	d102      	bne.n	80009f8 <fdcanx_send_data+0x7c>
        pTxHeader.DataLength = FDCAN_DLC_BYTES_48;
 80009f2:	230e      	movs	r3, #14
 80009f4:	623b      	str	r3, [r7, #32]
 80009f6:	e007      	b.n	8000a08 <fdcanx_send_data+0x8c>
    else if (len == 64)
 80009f8:	683b      	ldr	r3, [r7, #0]
 80009fa:	2b40      	cmp	r3, #64	@ 0x40
 80009fc:	d102      	bne.n	8000a04 <fdcanx_send_data+0x88>
        pTxHeader.DataLength = FDCAN_DLC_BYTES_64;
 80009fe:	230f      	movs	r3, #15
 8000a00:	623b      	str	r3, [r7, #32]
 8000a02:	e001      	b.n	8000a08 <fdcanx_send_data+0x8c>
    else
    {
        // 非法长度，直接返回错误
        return 1;
 8000a04:	2301      	movs	r3, #1
 8000a06:	e018      	b.n	8000a3a <fdcanx_send_data+0xbe>
    }

    pTxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8000a08:	2300      	movs	r3, #0
 8000a0a:	627b      	str	r3, [r7, #36]	@ 0x24
    pTxHeader.BitRateSwitch       = FDCAN_BRS_ON;
 8000a0c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8000a10:	62bb      	str	r3, [r7, #40]	@ 0x28
    pTxHeader.FDFormat            = FDCAN_FD_CAN;
 8000a12:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8000a16:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pTxHeader.TxEventFifoControl  = FDCAN_NO_TX_EVENTS;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	633b      	str	r3, [r7, #48]	@ 0x30
    pTxHeader.MessageMarker       = 0;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	637b      	str	r3, [r7, #52]	@ 0x34
 
    if (HAL_FDCAN_AddMessageToTxFifoQ(hfdcan, &pTxHeader, data) != HAL_OK)
 8000a20:	f107 0314 	add.w	r3, r7, #20
 8000a24:	687a      	ldr	r2, [r7, #4]
 8000a26:	4619      	mov	r1, r3
 8000a28:	68f8      	ldr	r0, [r7, #12]
 8000a2a:	f004 fcfb 	bl	8005424 <HAL_FDCAN_AddMessageToTxFifoQ>
 8000a2e:	4603      	mov	r3, r0
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d001      	beq.n	8000a38 <fdcanx_send_data+0xbc>
        return 1;
 8000a34:	2301      	movs	r3, #1
 8000a36:	e000      	b.n	8000a3a <fdcanx_send_data+0xbe>

    return 0;
 8000a38:	2300      	movs	r3, #0
}
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	3738      	adds	r7, #56	@ 0x38
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bd80      	pop	{r7, pc}

08000a42 <fdcanx_receive>:
* @retval:     	���յ����ݳ���
* @details:    	��������
************************************************************************
**/
uint8_t fdcanx_receive(hcan_t *hfdcan, uint16_t *rec_id, uint8_t *buf)
{	
 8000a42:	b580      	push	{r7, lr}
 8000a44:	b090      	sub	sp, #64	@ 0x40
 8000a46:	af00      	add	r7, sp, #0
 8000a48:	60f8      	str	r0, [r7, #12]
 8000a4a:	60b9      	str	r1, [r7, #8]
 8000a4c:	607a      	str	r2, [r7, #4]
	FDCAN_RxHeaderTypeDef pRxHeader;
	uint8_t len;
	
	if(HAL_FDCAN_GetRxMessage(hfdcan,FDCAN_RX_FIFO0, &pRxHeader, buf)==HAL_OK)
 8000a4e:	f107 0214 	add.w	r2, r7, #20
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	2140      	movs	r1, #64	@ 0x40
 8000a56:	68f8      	ldr	r0, [r7, #12]
 8000a58:	f004 fd40 	bl	80054dc <HAL_FDCAN_GetRxMessage>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d136      	bne.n	8000ad0 <fdcanx_receive+0x8e>
	{
		*rec_id = pRxHeader.Identifier;
 8000a62:	697b      	ldr	r3, [r7, #20]
 8000a64:	b29a      	uxth	r2, r3
 8000a66:	68bb      	ldr	r3, [r7, #8]
 8000a68:	801a      	strh	r2, [r3, #0]
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_8)
 8000a6a:	6a3b      	ldr	r3, [r7, #32]
 8000a6c:	2b08      	cmp	r3, #8
 8000a6e:	d802      	bhi.n	8000a76 <fdcanx_receive+0x34>
			len = pRxHeader.DataLength;
 8000a70:	6a3b      	ldr	r3, [r7, #32]
 8000a72:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_12)
 8000a76:	6a3b      	ldr	r3, [r7, #32]
 8000a78:	2b09      	cmp	r3, #9
 8000a7a:	d802      	bhi.n	8000a82 <fdcanx_receive+0x40>
			len = 12;
 8000a7c:	230c      	movs	r3, #12
 8000a7e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_16)
 8000a82:	6a3b      	ldr	r3, [r7, #32]
 8000a84:	2b0a      	cmp	r3, #10
 8000a86:	d802      	bhi.n	8000a8e <fdcanx_receive+0x4c>
			len = 16;
 8000a88:	2310      	movs	r3, #16
 8000a8a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_20)
 8000a8e:	6a3b      	ldr	r3, [r7, #32]
 8000a90:	2b0b      	cmp	r3, #11
 8000a92:	d802      	bhi.n	8000a9a <fdcanx_receive+0x58>
			len = 20;
 8000a94:	2314      	movs	r3, #20
 8000a96:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_24)
 8000a9a:	6a3b      	ldr	r3, [r7, #32]
 8000a9c:	2b0c      	cmp	r3, #12
 8000a9e:	d802      	bhi.n	8000aa6 <fdcanx_receive+0x64>
			len = 24;
 8000aa0:	2318      	movs	r3, #24
 8000aa2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_32)
 8000aa6:	6a3b      	ldr	r3, [r7, #32]
 8000aa8:	2b0d      	cmp	r3, #13
 8000aaa:	d802      	bhi.n	8000ab2 <fdcanx_receive+0x70>
			len = 32;
 8000aac:	2320      	movs	r3, #32
 8000aae:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_48)
 8000ab2:	6a3b      	ldr	r3, [r7, #32]
 8000ab4:	2b0e      	cmp	r3, #14
 8000ab6:	d802      	bhi.n	8000abe <fdcanx_receive+0x7c>
			len = 48;
 8000ab8:	2330      	movs	r3, #48	@ 0x30
 8000aba:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_64)
 8000abe:	6a3b      	ldr	r3, [r7, #32]
 8000ac0:	2b0f      	cmp	r3, #15
 8000ac2:	d802      	bhi.n	8000aca <fdcanx_receive+0x88>
			len = 64;
 8000ac4:	2340      	movs	r3, #64	@ 0x40
 8000ac6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		
		return len;//��������
 8000aca:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000ace:	e000      	b.n	8000ad2 <fdcanx_receive+0x90>
	}
	return 0;	
 8000ad0:	2300      	movs	r3, #0
}
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	3740      	adds	r7, #64	@ 0x40
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bd80      	pop	{r7, pc}
	...

08000adc <fdcan1_rx_callback>:


uint8_t rx_data1[8] = {0};
uint16_t rec_id1;
void fdcan1_rx_callback(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	af00      	add	r7, sp, #0
	fdcanx_receive(&hfdcan1, &rec_id1, rx_data1);
 8000ae0:	4a03      	ldr	r2, [pc, #12]	@ (8000af0 <fdcan1_rx_callback+0x14>)
 8000ae2:	4904      	ldr	r1, [pc, #16]	@ (8000af4 <fdcan1_rx_callback+0x18>)
 8000ae4:	4804      	ldr	r0, [pc, #16]	@ (8000af8 <fdcan1_rx_callback+0x1c>)
 8000ae6:	f7ff ffac 	bl	8000a42 <fdcanx_receive>
}
 8000aea:	bf00      	nop
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	bf00      	nop
 8000af0:	240001f8 	.word	0x240001f8
 8000af4:	24000200 	.word	0x24000200
 8000af8:	24000210 	.word	0x24000210

08000afc <fdcan2_rx_callback>:
uint8_t rx_data2[8] = {0};
uint16_t rec_id2;
void fdcan2_rx_callback(void)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	af00      	add	r7, sp, #0
	fdcanx_receive(&hfdcan2, &rec_id2, rx_data2);
 8000b00:	4a03      	ldr	r2, [pc, #12]	@ (8000b10 <fdcan2_rx_callback+0x14>)
 8000b02:	4904      	ldr	r1, [pc, #16]	@ (8000b14 <fdcan2_rx_callback+0x18>)
 8000b04:	4804      	ldr	r0, [pc, #16]	@ (8000b18 <fdcan2_rx_callback+0x1c>)
 8000b06:	f7ff ff9c 	bl	8000a42 <fdcanx_receive>
}
 8000b0a:	bf00      	nop
 8000b0c:	bd80      	pop	{r7, pc}
 8000b0e:	bf00      	nop
 8000b10:	24000204 	.word	0x24000204
 8000b14:	2400020c 	.word	0x2400020c
 8000b18:	240002b0 	.word	0x240002b0

08000b1c <HAL_FDCAN_RxFifo0Callback>:
	//fdcanx_receive(&hfdcan3, &rec_id3, rx_data3);
//}


void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b082      	sub	sp, #8
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
 8000b24:	6039      	str	r1, [r7, #0]
    if(hfdcan == &hfdcan1)
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	4a07      	ldr	r2, [pc, #28]	@ (8000b48 <HAL_FDCAN_RxFifo0Callback+0x2c>)
 8000b2a:	4293      	cmp	r3, r2
 8000b2c:	d101      	bne.n	8000b32 <HAL_FDCAN_RxFifo0Callback+0x16>
	{
		fdcan1_rx_callback();
 8000b2e:	f7ff ffd5 	bl	8000adc <fdcan1_rx_callback>
	}
	if(hfdcan == &hfdcan2)
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	4a05      	ldr	r2, [pc, #20]	@ (8000b4c <HAL_FDCAN_RxFifo0Callback+0x30>)
 8000b36:	4293      	cmp	r3, r2
 8000b38:	d101      	bne.n	8000b3e <HAL_FDCAN_RxFifo0Callback+0x22>
	{
		fdcan2_rx_callback();
 8000b3a:	f7ff ffdf 	bl	8000afc <fdcan2_rx_callback>
	}
	//if(hfdcan == &hfdcan3)
	//{
	//	fdcan3_rx_callback();
	//}
}
 8000b3e:	bf00      	nop
 8000b40:	3708      	adds	r7, #8
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bd80      	pop	{r7, pc}
 8000b46:	bf00      	nop
 8000b48:	24000210 	.word	0x24000210
 8000b4c:	240002b0 	.word	0x240002b0

08000b50 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b082      	sub	sp, #8
 8000b54:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b56:	4b11      	ldr	r3, [pc, #68]	@ (8000b9c <MX_DMA_Init+0x4c>)
 8000b58:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000b5c:	4a0f      	ldr	r2, [pc, #60]	@ (8000b9c <MX_DMA_Init+0x4c>)
 8000b5e:	f043 0301 	orr.w	r3, r3, #1
 8000b62:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000b66:	4b0d      	ldr	r3, [pc, #52]	@ (8000b9c <MX_DMA_Init+0x4c>)
 8000b68:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000b6c:	f003 0301 	and.w	r3, r3, #1
 8000b70:	607b      	str	r3, [r7, #4]
 8000b72:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 1, 0);
 8000b74:	2200      	movs	r2, #0
 8000b76:	2101      	movs	r1, #1
 8000b78:	200b      	movs	r0, #11
 8000b7a:	f001 ff04 	bl	8002986 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000b7e:	200b      	movs	r0, #11
 8000b80:	f001 ff1b 	bl	80029ba <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 2, 0);
 8000b84:	2200      	movs	r2, #0
 8000b86:	2102      	movs	r1, #2
 8000b88:	200c      	movs	r0, #12
 8000b8a:	f001 fefc 	bl	8002986 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000b8e:	200c      	movs	r0, #12
 8000b90:	f001 ff13 	bl	80029ba <HAL_NVIC_EnableIRQ>

}
 8000b94:	bf00      	nop
 8000b96:	3708      	adds	r7, #8
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	bd80      	pop	{r7, pc}
 8000b9c:	58024400 	.word	0x58024400

08000ba0 <MX_FDCAN1_Init>:
FDCAN_HandleTypeDef hfdcan1;
FDCAN_HandleTypeDef hfdcan2;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000ba4:	4b2e      	ldr	r3, [pc, #184]	@ (8000c60 <MX_FDCAN1_Init+0xc0>)
 8000ba6:	4a2f      	ldr	r2, [pc, #188]	@ (8000c64 <MX_FDCAN1_Init+0xc4>)
 8000ba8:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000baa:	4b2d      	ldr	r3, [pc, #180]	@ (8000c60 <MX_FDCAN1_Init+0xc0>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000bb0:	4b2b      	ldr	r3, [pc, #172]	@ (8000c60 <MX_FDCAN1_Init+0xc0>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 8000bb6:	4b2a      	ldr	r3, [pc, #168]	@ (8000c60 <MX_FDCAN1_Init+0xc0>)
 8000bb8:	2201      	movs	r2, #1
 8000bba:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000bbc:	4b28      	ldr	r3, [pc, #160]	@ (8000c60 <MX_FDCAN1_Init+0xc0>)
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = ENABLE;
 8000bc2:	4b27      	ldr	r3, [pc, #156]	@ (8000c60 <MX_FDCAN1_Init+0xc0>)
 8000bc4:	2201      	movs	r2, #1
 8000bc6:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 1;
 8000bc8:	4b25      	ldr	r3, [pc, #148]	@ (8000c60 <MX_FDCAN1_Init+0xc0>)
 8000bca:	2201      	movs	r2, #1
 8000bcc:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 20;
 8000bce:	4b24      	ldr	r3, [pc, #144]	@ (8000c60 <MX_FDCAN1_Init+0xc0>)
 8000bd0:	2214      	movs	r2, #20
 8000bd2:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 59;
 8000bd4:	4b22      	ldr	r3, [pc, #136]	@ (8000c60 <MX_FDCAN1_Init+0xc0>)
 8000bd6:	223b      	movs	r2, #59	@ 0x3b
 8000bd8:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 20;
 8000bda:	4b21      	ldr	r3, [pc, #132]	@ (8000c60 <MX_FDCAN1_Init+0xc0>)
 8000bdc:	2214      	movs	r2, #20
 8000bde:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000be0:	4b1f      	ldr	r3, [pc, #124]	@ (8000c60 <MX_FDCAN1_Init+0xc0>)
 8000be2:	2201      	movs	r2, #1
 8000be4:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 2;
 8000be6:	4b1e      	ldr	r3, [pc, #120]	@ (8000c60 <MX_FDCAN1_Init+0xc0>)
 8000be8:	2202      	movs	r2, #2
 8000bea:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 13;
 8000bec:	4b1c      	ldr	r3, [pc, #112]	@ (8000c60 <MX_FDCAN1_Init+0xc0>)
 8000bee:	220d      	movs	r2, #13
 8000bf0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 2;
 8000bf2:	4b1b      	ldr	r3, [pc, #108]	@ (8000c60 <MX_FDCAN1_Init+0xc0>)
 8000bf4:	2202      	movs	r2, #2
 8000bf6:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8000bf8:	4b19      	ldr	r3, [pc, #100]	@ (8000c60 <MX_FDCAN1_Init+0xc0>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 4;
 8000bfe:	4b18      	ldr	r3, [pc, #96]	@ (8000c60 <MX_FDCAN1_Init+0xc0>)
 8000c00:	2204      	movs	r2, #4
 8000c02:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 4;
 8000c04:	4b16      	ldr	r3, [pc, #88]	@ (8000c60 <MX_FDCAN1_Init+0xc0>)
 8000c06:	2204      	movs	r2, #4
 8000c08:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 8;
 8000c0a:	4b15      	ldr	r3, [pc, #84]	@ (8000c60 <MX_FDCAN1_Init+0xc0>)
 8000c0c:	2208      	movs	r2, #8
 8000c0e:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000c10:	4b13      	ldr	r3, [pc, #76]	@ (8000c60 <MX_FDCAN1_Init+0xc0>)
 8000c12:	2204      	movs	r2, #4
 8000c14:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 8;
 8000c16:	4b12      	ldr	r3, [pc, #72]	@ (8000c60 <MX_FDCAN1_Init+0xc0>)
 8000c18:	2208      	movs	r2, #8
 8000c1a:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000c1c:	4b10      	ldr	r3, [pc, #64]	@ (8000c60 <MX_FDCAN1_Init+0xc0>)
 8000c1e:	2204      	movs	r2, #4
 8000c20:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 2;
 8000c22:	4b0f      	ldr	r3, [pc, #60]	@ (8000c60 <MX_FDCAN1_Init+0xc0>)
 8000c24:	2202      	movs	r2, #2
 8000c26:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000c28:	4b0d      	ldr	r3, [pc, #52]	@ (8000c60 <MX_FDCAN1_Init+0xc0>)
 8000c2a:	2204      	movs	r2, #4
 8000c2c:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 8;
 8000c2e:	4b0c      	ldr	r3, [pc, #48]	@ (8000c60 <MX_FDCAN1_Init+0xc0>)
 8000c30:	2208      	movs	r2, #8
 8000c32:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 8;
 8000c34:	4b0a      	ldr	r3, [pc, #40]	@ (8000c60 <MX_FDCAN1_Init+0xc0>)
 8000c36:	2208      	movs	r2, #8
 8000c38:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 8;
 8000c3a:	4b09      	ldr	r3, [pc, #36]	@ (8000c60 <MX_FDCAN1_Init+0xc0>)
 8000c3c:	2208      	movs	r2, #8
 8000c3e:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000c40:	4b07      	ldr	r3, [pc, #28]	@ (8000c60 <MX_FDCAN1_Init+0xc0>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000c46:	4b06      	ldr	r3, [pc, #24]	@ (8000c60 <MX_FDCAN1_Init+0xc0>)
 8000c48:	2204      	movs	r2, #4
 8000c4a:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000c4c:	4804      	ldr	r0, [pc, #16]	@ (8000c60 <MX_FDCAN1_Init+0xc0>)
 8000c4e:	f004 f8f1 	bl	8004e34 <HAL_FDCAN_Init>
 8000c52:	4603      	mov	r3, r0
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d001      	beq.n	8000c5c <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 8000c58:	f000 fdf8 	bl	800184c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000c5c:	bf00      	nop
 8000c5e:	bd80      	pop	{r7, pc}
 8000c60:	24000210 	.word	0x24000210
 8000c64:	4000a000 	.word	0x4000a000

08000c68 <MX_FDCAN2_Init>:
/* FDCAN2 init function */
void MX_FDCAN2_Init(void)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8000c6c:	4b2e      	ldr	r3, [pc, #184]	@ (8000d28 <MX_FDCAN2_Init+0xc0>)
 8000c6e:	4a2f      	ldr	r2, [pc, #188]	@ (8000d2c <MX_FDCAN2_Init+0xc4>)
 8000c70:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000c72:	4b2d      	ldr	r3, [pc, #180]	@ (8000d28 <MX_FDCAN2_Init+0xc0>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8000c78:	4b2b      	ldr	r3, [pc, #172]	@ (8000d28 <MX_FDCAN2_Init+0xc0>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = ENABLE;
 8000c7e:	4b2a      	ldr	r3, [pc, #168]	@ (8000d28 <MX_FDCAN2_Init+0xc0>)
 8000c80:	2201      	movs	r2, #1
 8000c82:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 8000c84:	4b28      	ldr	r3, [pc, #160]	@ (8000d28 <MX_FDCAN2_Init+0xc0>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = ENABLE;
 8000c8a:	4b27      	ldr	r3, [pc, #156]	@ (8000d28 <MX_FDCAN2_Init+0xc0>)
 8000c8c:	2201      	movs	r2, #1
 8000c8e:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 1;
 8000c90:	4b25      	ldr	r3, [pc, #148]	@ (8000d28 <MX_FDCAN2_Init+0xc0>)
 8000c92:	2201      	movs	r2, #1
 8000c94:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 20;
 8000c96:	4b24      	ldr	r3, [pc, #144]	@ (8000d28 <MX_FDCAN2_Init+0xc0>)
 8000c98:	2214      	movs	r2, #20
 8000c9a:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 59;
 8000c9c:	4b22      	ldr	r3, [pc, #136]	@ (8000d28 <MX_FDCAN2_Init+0xc0>)
 8000c9e:	223b      	movs	r2, #59	@ 0x3b
 8000ca0:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 20;
 8000ca2:	4b21      	ldr	r3, [pc, #132]	@ (8000d28 <MX_FDCAN2_Init+0xc0>)
 8000ca4:	2214      	movs	r2, #20
 8000ca6:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 1;
 8000ca8:	4b1f      	ldr	r3, [pc, #124]	@ (8000d28 <MX_FDCAN2_Init+0xc0>)
 8000caa:	2201      	movs	r2, #1
 8000cac:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 2;
 8000cae:	4b1e      	ldr	r3, [pc, #120]	@ (8000d28 <MX_FDCAN2_Init+0xc0>)
 8000cb0:	2202      	movs	r2, #2
 8000cb2:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 13;
 8000cb4:	4b1c      	ldr	r3, [pc, #112]	@ (8000d28 <MX_FDCAN2_Init+0xc0>)
 8000cb6:	220d      	movs	r2, #13
 8000cb8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 2;
 8000cba:	4b1b      	ldr	r3, [pc, #108]	@ (8000d28 <MX_FDCAN2_Init+0xc0>)
 8000cbc:	2202      	movs	r2, #2
 8000cbe:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan2.Init.MessageRAMOffset = 0;
 8000cc0:	4b19      	ldr	r3, [pc, #100]	@ (8000d28 <MX_FDCAN2_Init+0xc0>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan2.Init.StdFiltersNbr = 4;
 8000cc6:	4b18      	ldr	r3, [pc, #96]	@ (8000d28 <MX_FDCAN2_Init+0xc0>)
 8000cc8:	2204      	movs	r2, #4
 8000cca:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan2.Init.ExtFiltersNbr = 4;
 8000ccc:	4b16      	ldr	r3, [pc, #88]	@ (8000d28 <MX_FDCAN2_Init+0xc0>)
 8000cce:	2204      	movs	r2, #4
 8000cd0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 8;
 8000cd2:	4b15      	ldr	r3, [pc, #84]	@ (8000d28 <MX_FDCAN2_Init+0xc0>)
 8000cd4:	2208      	movs	r2, #8
 8000cd6:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000cd8:	4b13      	ldr	r3, [pc, #76]	@ (8000d28 <MX_FDCAN2_Init+0xc0>)
 8000cda:	2204      	movs	r2, #4
 8000cdc:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan2.Init.RxFifo1ElmtsNbr = 8;
 8000cde:	4b12      	ldr	r3, [pc, #72]	@ (8000d28 <MX_FDCAN2_Init+0xc0>)
 8000ce0:	2208      	movs	r2, #8
 8000ce2:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000ce4:	4b10      	ldr	r3, [pc, #64]	@ (8000d28 <MX_FDCAN2_Init+0xc0>)
 8000ce6:	2204      	movs	r2, #4
 8000ce8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan2.Init.RxBuffersNbr = 2;
 8000cea:	4b0f      	ldr	r3, [pc, #60]	@ (8000d28 <MX_FDCAN2_Init+0xc0>)
 8000cec:	2202      	movs	r2, #2
 8000cee:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000cf0:	4b0d      	ldr	r3, [pc, #52]	@ (8000d28 <MX_FDCAN2_Init+0xc0>)
 8000cf2:	2204      	movs	r2, #4
 8000cf4:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan2.Init.TxEventsNbr = 8;
 8000cf6:	4b0c      	ldr	r3, [pc, #48]	@ (8000d28 <MX_FDCAN2_Init+0xc0>)
 8000cf8:	2208      	movs	r2, #8
 8000cfa:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan2.Init.TxBuffersNbr = 8;
 8000cfc:	4b0a      	ldr	r3, [pc, #40]	@ (8000d28 <MX_FDCAN2_Init+0xc0>)
 8000cfe:	2208      	movs	r2, #8
 8000d00:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan2.Init.TxFifoQueueElmtsNbr = 8;
 8000d02:	4b09      	ldr	r3, [pc, #36]	@ (8000d28 <MX_FDCAN2_Init+0xc0>)
 8000d04:	2208      	movs	r2, #8
 8000d06:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000d08:	4b07      	ldr	r3, [pc, #28]	@ (8000d28 <MX_FDCAN2_Init+0xc0>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000d0e:	4b06      	ldr	r3, [pc, #24]	@ (8000d28 <MX_FDCAN2_Init+0xc0>)
 8000d10:	2204      	movs	r2, #4
 8000d12:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8000d14:	4804      	ldr	r0, [pc, #16]	@ (8000d28 <MX_FDCAN2_Init+0xc0>)
 8000d16:	f004 f88d 	bl	8004e34 <HAL_FDCAN_Init>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d001      	beq.n	8000d24 <MX_FDCAN2_Init+0xbc>
  {
    Error_Handler();
 8000d20:	f000 fd94 	bl	800184c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 8000d24:	bf00      	nop
 8000d26:	bd80      	pop	{r7, pc}
 8000d28:	240002b0 	.word	0x240002b0
 8000d2c:	4000a400 	.word	0x4000a400

08000d30 <HAL_FDCAN_MspInit>:

static uint32_t HAL_RCC_FDCAN_CLK_ENABLED=0;

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b0ba      	sub	sp, #232	@ 0xe8
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d38:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	601a      	str	r2, [r3, #0]
 8000d40:	605a      	str	r2, [r3, #4]
 8000d42:	609a      	str	r2, [r3, #8]
 8000d44:	60da      	str	r2, [r3, #12]
 8000d46:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d48:	f107 0318 	add.w	r3, r7, #24
 8000d4c:	22b8      	movs	r2, #184	@ 0xb8
 8000d4e:	2100      	movs	r1, #0
 8000d50:	4618      	mov	r0, r3
 8000d52:	f00c f9fa 	bl	800d14a <memset>
  if(fdcanHandle->Instance==FDCAN1)
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	4a5e      	ldr	r2, [pc, #376]	@ (8000ed4 <HAL_FDCAN_MspInit+0x1a4>)
 8000d5c:	4293      	cmp	r3, r2
 8000d5e:	d160      	bne.n	8000e22 <HAL_FDCAN_MspInit+0xf2>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000d60:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000d64:	f04f 0300 	mov.w	r3, #0
 8000d68:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8000d6c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000d70:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d74:	f107 0318 	add.w	r3, r7, #24
 8000d78:	4618      	mov	r0, r3
 8000d7a:	f006 fb8b 	bl	8007494 <HAL_RCCEx_PeriphCLKConfig>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d001      	beq.n	8000d88 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8000d84:	f000 fd62 	bl	800184c <Error_Handler>
    }

    /* FDCAN1 clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8000d88:	4b53      	ldr	r3, [pc, #332]	@ (8000ed8 <HAL_FDCAN_MspInit+0x1a8>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	3301      	adds	r3, #1
 8000d8e:	4a52      	ldr	r2, [pc, #328]	@ (8000ed8 <HAL_FDCAN_MspInit+0x1a8>)
 8000d90:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8000d92:	4b51      	ldr	r3, [pc, #324]	@ (8000ed8 <HAL_FDCAN_MspInit+0x1a8>)
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	2b01      	cmp	r3, #1
 8000d98:	d10e      	bne.n	8000db8 <HAL_FDCAN_MspInit+0x88>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8000d9a:	4b50      	ldr	r3, [pc, #320]	@ (8000edc <HAL_FDCAN_MspInit+0x1ac>)
 8000d9c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000da0:	4a4e      	ldr	r2, [pc, #312]	@ (8000edc <HAL_FDCAN_MspInit+0x1ac>)
 8000da2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000da6:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8000daa:	4b4c      	ldr	r3, [pc, #304]	@ (8000edc <HAL_FDCAN_MspInit+0x1ac>)
 8000dac:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000db0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000db4:	617b      	str	r3, [r7, #20]
 8000db6:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000db8:	4b48      	ldr	r3, [pc, #288]	@ (8000edc <HAL_FDCAN_MspInit+0x1ac>)
 8000dba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dbe:	4a47      	ldr	r2, [pc, #284]	@ (8000edc <HAL_FDCAN_MspInit+0x1ac>)
 8000dc0:	f043 0308 	orr.w	r3, r3, #8
 8000dc4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000dc8:	4b44      	ldr	r3, [pc, #272]	@ (8000edc <HAL_FDCAN_MspInit+0x1ac>)
 8000dca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dce:	f003 0308 	and.w	r3, r3, #8
 8000dd2:	613b      	str	r3, [r7, #16]
 8000dd4:	693b      	ldr	r3, [r7, #16]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000dd6:	2303      	movs	r3, #3
 8000dd8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ddc:	2302      	movs	r3, #2
 8000dde:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de2:	2300      	movs	r3, #0
 8000de4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000de8:	2300      	movs	r3, #0
 8000dea:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000dee:	2309      	movs	r3, #9
 8000df0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000df4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000df8:	4619      	mov	r1, r3
 8000dfa:	4839      	ldr	r0, [pc, #228]	@ (8000ee0 <HAL_FDCAN_MspInit+0x1b0>)
 8000dfc:	f005 f9e8 	bl	80061d0 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8000e00:	2200      	movs	r2, #0
 8000e02:	2100      	movs	r1, #0
 8000e04:	2013      	movs	r0, #19
 8000e06:	f001 fdbe 	bl	8002986 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8000e0a:	2013      	movs	r0, #19
 8000e0c:	f001 fdd5 	bl	80029ba <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 0, 0);
 8000e10:	2200      	movs	r2, #0
 8000e12:	2100      	movs	r1, #0
 8000e14:	2015      	movs	r0, #21
 8000e16:	f001 fdb6 	bl	8002986 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 8000e1a:	2015      	movs	r0, #21
 8000e1c:	f001 fdcd 	bl	80029ba <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }
}
 8000e20:	e054      	b.n	8000ecc <HAL_FDCAN_MspInit+0x19c>
  else if(fdcanHandle->Instance==FDCAN2)
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	4a2f      	ldr	r2, [pc, #188]	@ (8000ee4 <HAL_FDCAN_MspInit+0x1b4>)
 8000e28:	4293      	cmp	r3, r2
 8000e2a:	d14f      	bne.n	8000ecc <HAL_FDCAN_MspInit+0x19c>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000e2c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000e30:	f04f 0300 	mov.w	r3, #0
 8000e34:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8000e38:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e3c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e40:	f107 0318 	add.w	r3, r7, #24
 8000e44:	4618      	mov	r0, r3
 8000e46:	f006 fb25 	bl	8007494 <HAL_RCCEx_PeriphCLKConfig>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d001      	beq.n	8000e54 <HAL_FDCAN_MspInit+0x124>
      Error_Handler();
 8000e50:	f000 fcfc 	bl	800184c <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8000e54:	4b20      	ldr	r3, [pc, #128]	@ (8000ed8 <HAL_FDCAN_MspInit+0x1a8>)
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	3301      	adds	r3, #1
 8000e5a:	4a1f      	ldr	r2, [pc, #124]	@ (8000ed8 <HAL_FDCAN_MspInit+0x1a8>)
 8000e5c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8000e5e:	4b1e      	ldr	r3, [pc, #120]	@ (8000ed8 <HAL_FDCAN_MspInit+0x1a8>)
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	2b01      	cmp	r3, #1
 8000e64:	d10e      	bne.n	8000e84 <HAL_FDCAN_MspInit+0x154>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8000e66:	4b1d      	ldr	r3, [pc, #116]	@ (8000edc <HAL_FDCAN_MspInit+0x1ac>)
 8000e68:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000e6c:	4a1b      	ldr	r2, [pc, #108]	@ (8000edc <HAL_FDCAN_MspInit+0x1ac>)
 8000e6e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e72:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8000e76:	4b19      	ldr	r3, [pc, #100]	@ (8000edc <HAL_FDCAN_MspInit+0x1ac>)
 8000e78:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000e7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000e80:	60fb      	str	r3, [r7, #12]
 8000e82:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e84:	4b15      	ldr	r3, [pc, #84]	@ (8000edc <HAL_FDCAN_MspInit+0x1ac>)
 8000e86:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e8a:	4a14      	ldr	r2, [pc, #80]	@ (8000edc <HAL_FDCAN_MspInit+0x1ac>)
 8000e8c:	f043 0302 	orr.w	r3, r3, #2
 8000e90:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e94:	4b11      	ldr	r3, [pc, #68]	@ (8000edc <HAL_FDCAN_MspInit+0x1ac>)
 8000e96:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e9a:	f003 0302 	and.w	r3, r3, #2
 8000e9e:	60bb      	str	r3, [r7, #8]
 8000ea0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8000ea2:	2360      	movs	r3, #96	@ 0x60
 8000ea4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ea8:	2302      	movs	r3, #2
 8000eaa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8000eba:	2309      	movs	r3, #9
 8000ebc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ec0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000ec4:	4619      	mov	r1, r3
 8000ec6:	4808      	ldr	r0, [pc, #32]	@ (8000ee8 <HAL_FDCAN_MspInit+0x1b8>)
 8000ec8:	f005 f982 	bl	80061d0 <HAL_GPIO_Init>
}
 8000ecc:	bf00      	nop
 8000ece:	37e8      	adds	r7, #232	@ 0xe8
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	bd80      	pop	{r7, pc}
 8000ed4:	4000a000 	.word	0x4000a000
 8000ed8:	24000350 	.word	0x24000350
 8000edc:	58024400 	.word	0x58024400
 8000ee0:	58020c00 	.word	0x58020c00
 8000ee4:	4000a400 	.word	0x4000a400
 8000ee8:	58020400 	.word	0x58020400

08000eec <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b08c      	sub	sp, #48	@ 0x30
 8000ef0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ef2:	f107 031c 	add.w	r3, r7, #28
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	601a      	str	r2, [r3, #0]
 8000efa:	605a      	str	r2, [r3, #4]
 8000efc:	609a      	str	r2, [r3, #8]
 8000efe:	60da      	str	r2, [r3, #12]
 8000f00:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000f02:	4b61      	ldr	r3, [pc, #388]	@ (8001088 <MX_GPIO_Init+0x19c>)
 8000f04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f08:	4a5f      	ldr	r2, [pc, #380]	@ (8001088 <MX_GPIO_Init+0x19c>)
 8000f0a:	f043 0310 	orr.w	r3, r3, #16
 8000f0e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f12:	4b5d      	ldr	r3, [pc, #372]	@ (8001088 <MX_GPIO_Init+0x19c>)
 8000f14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f18:	f003 0310 	and.w	r3, r3, #16
 8000f1c:	61bb      	str	r3, [r7, #24]
 8000f1e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f20:	4b59      	ldr	r3, [pc, #356]	@ (8001088 <MX_GPIO_Init+0x19c>)
 8000f22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f26:	4a58      	ldr	r2, [pc, #352]	@ (8001088 <MX_GPIO_Init+0x19c>)
 8000f28:	f043 0304 	orr.w	r3, r3, #4
 8000f2c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f30:	4b55      	ldr	r3, [pc, #340]	@ (8001088 <MX_GPIO_Init+0x19c>)
 8000f32:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f36:	f003 0304 	and.w	r3, r3, #4
 8000f3a:	617b      	str	r3, [r7, #20]
 8000f3c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f3e:	4b52      	ldr	r3, [pc, #328]	@ (8001088 <MX_GPIO_Init+0x19c>)
 8000f40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f44:	4a50      	ldr	r2, [pc, #320]	@ (8001088 <MX_GPIO_Init+0x19c>)
 8000f46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f4a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f4e:	4b4e      	ldr	r3, [pc, #312]	@ (8001088 <MX_GPIO_Init+0x19c>)
 8000f50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f54:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f58:	613b      	str	r3, [r7, #16]
 8000f5a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f5c:	4b4a      	ldr	r3, [pc, #296]	@ (8001088 <MX_GPIO_Init+0x19c>)
 8000f5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f62:	4a49      	ldr	r2, [pc, #292]	@ (8001088 <MX_GPIO_Init+0x19c>)
 8000f64:	f043 0302 	orr.w	r3, r3, #2
 8000f68:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f6c:	4b46      	ldr	r3, [pc, #280]	@ (8001088 <MX_GPIO_Init+0x19c>)
 8000f6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f72:	f003 0302 	and.w	r3, r3, #2
 8000f76:	60fb      	str	r3, [r7, #12]
 8000f78:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f7a:	4b43      	ldr	r3, [pc, #268]	@ (8001088 <MX_GPIO_Init+0x19c>)
 8000f7c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f80:	4a41      	ldr	r2, [pc, #260]	@ (8001088 <MX_GPIO_Init+0x19c>)
 8000f82:	f043 0301 	orr.w	r3, r3, #1
 8000f86:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f8a:	4b3f      	ldr	r3, [pc, #252]	@ (8001088 <MX_GPIO_Init+0x19c>)
 8000f8c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f90:	f003 0301 	and.w	r3, r3, #1
 8000f94:	60bb      	str	r3, [r7, #8]
 8000f96:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f98:	4b3b      	ldr	r3, [pc, #236]	@ (8001088 <MX_GPIO_Init+0x19c>)
 8000f9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f9e:	4a3a      	ldr	r2, [pc, #232]	@ (8001088 <MX_GPIO_Init+0x19c>)
 8000fa0:	f043 0308 	orr.w	r3, r3, #8
 8000fa4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000fa8:	4b37      	ldr	r3, [pc, #220]	@ (8001088 <MX_GPIO_Init+0x19c>)
 8000faa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fae:	f003 0308 	and.w	r3, r3, #8
 8000fb2:	607b      	str	r3, [r7, #4]
 8000fb4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8000fbc:	4833      	ldr	r0, [pc, #204]	@ (800108c <MX_GPIO_Init+0x1a0>)
 8000fbe:	f005 faaf 	bl	8006520 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, ACC_CS_Pin|GYRO_CS_Pin, GPIO_PIN_SET);
 8000fc2:	2201      	movs	r2, #1
 8000fc4:	2109      	movs	r1, #9
 8000fc6:	4831      	ldr	r0, [pc, #196]	@ (800108c <MX_GPIO_Init+0x1a0>)
 8000fc8:	f005 faaa 	bl	8006520 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_15, GPIO_PIN_SET);
 8000fcc:	2201      	movs	r2, #1
 8000fce:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000fd2:	482f      	ldr	r0, [pc, #188]	@ (8001090 <MX_GPIO_Init+0x1a4>)
 8000fd4:	f005 faa4 	bl	8006520 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 8000fd8:	2200      	movs	r2, #0
 8000fda:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000fde:	482d      	ldr	r0, [pc, #180]	@ (8001094 <MX_GPIO_Init+0x1a8>)
 8000fe0:	f005 fa9e 	bl	8006520 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000fe4:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8000fe8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fea:	2301      	movs	r3, #1
 8000fec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ff6:	f107 031c 	add.w	r3, r7, #28
 8000ffa:	4619      	mov	r1, r3
 8000ffc:	4823      	ldr	r0, [pc, #140]	@ (800108c <MX_GPIO_Init+0x1a0>)
 8000ffe:	f005 f8e7 	bl	80061d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ACC_CS_Pin GYRO_CS_Pin */
  GPIO_InitStruct.Pin = ACC_CS_Pin|GYRO_CS_Pin;
 8001002:	2309      	movs	r3, #9
 8001004:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001006:	2301      	movs	r3, #1
 8001008:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100a:	2300      	movs	r3, #0
 800100c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800100e:	2303      	movs	r3, #3
 8001010:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001012:	f107 031c 	add.w	r3, r7, #28
 8001016:	4619      	mov	r1, r3
 8001018:	481c      	ldr	r0, [pc, #112]	@ (800108c <MX_GPIO_Init+0x1a0>)
 800101a:	f005 f8d9 	bl	80061d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ACC_INT_Pin GYRO_INT_Pin */
  GPIO_InitStruct.Pin = ACC_INT_Pin|GYRO_INT_Pin;
 800101e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001022:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001024:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001028:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800102a:	2300      	movs	r3, #0
 800102c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800102e:	f107 031c 	add.w	r3, r7, #28
 8001032:	4619      	mov	r1, r3
 8001034:	4816      	ldr	r0, [pc, #88]	@ (8001090 <MX_GPIO_Init+0x1a4>)
 8001036:	f005 f8cb 	bl	80061d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800103a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800103e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001040:	2301      	movs	r3, #1
 8001042:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001044:	2300      	movs	r3, #0
 8001046:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001048:	2303      	movs	r3, #3
 800104a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800104c:	f107 031c 	add.w	r3, r7, #28
 8001050:	4619      	mov	r1, r3
 8001052:	480f      	ldr	r0, [pc, #60]	@ (8001090 <MX_GPIO_Init+0x1a4>)
 8001054:	f005 f8bc 	bl	80061d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001058:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800105c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800105e:	2301      	movs	r3, #1
 8001060:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001062:	2300      	movs	r3, #0
 8001064:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001066:	2303      	movs	r3, #3
 8001068:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800106a:	f107 031c 	add.w	r3, r7, #28
 800106e:	4619      	mov	r1, r3
 8001070:	4808      	ldr	r0, [pc, #32]	@ (8001094 <MX_GPIO_Init+0x1a8>)
 8001072:	f005 f8ad 	bl	80061d0 <HAL_GPIO_Init>

  /*AnalogSwitch Config */
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_CLOSE);
 8001076:	2100      	movs	r1, #0
 8001078:	f04f 6000 	mov.w	r0, #134217728	@ 0x8000000
 800107c:	f001 fb92 	bl	80027a4 <HAL_SYSCFG_AnalogSwitchConfig>

}
 8001080:	bf00      	nop
 8001082:	3730      	adds	r7, #48	@ 0x30
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}
 8001088:	58024400 	.word	0x58024400
 800108c:	58020800 	.word	0x58020800
 8001090:	58021000 	.word	0x58021000
 8001094:	58020400 	.word	0x58020400

08001098 <clampf>:

#define TWO_PI 6.283185307f
#define ENC_RES 16384.0f   // AS5047P 14-bit

static inline float clampf(float x, float lo, float hi)
{
 8001098:	b480      	push	{r7}
 800109a:	b085      	sub	sp, #20
 800109c:	af00      	add	r7, sp, #0
 800109e:	ed87 0a03 	vstr	s0, [r7, #12]
 80010a2:	edc7 0a02 	vstr	s1, [r7, #8]
 80010a6:	ed87 1a01 	vstr	s2, [r7, #4]
    if (x < lo) return lo;
 80010aa:	ed97 7a03 	vldr	s14, [r7, #12]
 80010ae:	edd7 7a02 	vldr	s15, [r7, #8]
 80010b2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80010b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010ba:	d501      	bpl.n	80010c0 <clampf+0x28>
 80010bc:	68bb      	ldr	r3, [r7, #8]
 80010be:	e00b      	b.n	80010d8 <clampf+0x40>
    if (x > hi) return hi;
 80010c0:	ed97 7a03 	vldr	s14, [r7, #12]
 80010c4:	edd7 7a01 	vldr	s15, [r7, #4]
 80010c8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80010cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010d0:	dd01      	ble.n	80010d6 <clampf+0x3e>
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	e000      	b.n	80010d8 <clampf+0x40>
    return x;
 80010d6:	68fb      	ldr	r3, [r7, #12]
}
 80010d8:	ee07 3a90 	vmov	s15, r3
 80010dc:	eeb0 0a67 	vmov.f32	s0, s15
 80010e0:	3714      	adds	r7, #20
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr
	...

080010ec <deadband>:

static inline float deadband(float x, float db)
{
 80010ec:	b480      	push	{r7}
 80010ee:	b083      	sub	sp, #12
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	ed87 0a01 	vstr	s0, [r7, #4]
 80010f6:	edc7 0a00 	vstr	s1, [r7]
    if (x >  db) return x - db;
 80010fa:	ed97 7a01 	vldr	s14, [r7, #4]
 80010fe:	edd7 7a00 	vldr	s15, [r7]
 8001102:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001106:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800110a:	dd06      	ble.n	800111a <deadband+0x2e>
 800110c:	ed97 7a01 	vldr	s14, [r7, #4]
 8001110:	edd7 7a00 	vldr	s15, [r7]
 8001114:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001118:	e013      	b.n	8001142 <deadband+0x56>
    if (x < -db) return x + db;
 800111a:	edd7 7a00 	vldr	s15, [r7]
 800111e:	eef1 7a67 	vneg.f32	s15, s15
 8001122:	ed97 7a01 	vldr	s14, [r7, #4]
 8001126:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800112a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800112e:	d506      	bpl.n	800113e <deadband+0x52>
 8001130:	ed97 7a01 	vldr	s14, [r7, #4]
 8001134:	edd7 7a00 	vldr	s15, [r7]
 8001138:	ee77 7a27 	vadd.f32	s15, s14, s15
 800113c:	e001      	b.n	8001142 <deadband+0x56>
    return 0.0f;
 800113e:	eddf 7a04 	vldr	s15, [pc, #16]	@ 8001150 <deadband+0x64>
}
 8001142:	eeb0 0a67 	vmov.f32	s0, s15
 8001146:	370c      	adds	r7, #12
 8001148:	46bd      	mov	sp, r7
 800114a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114e:	4770      	bx	lr
 8001150:	00000000 	.word	0x00000000

08001154 <joint_mit_init>:

void joint_mit_init(JointMIT *j)
{
 8001154:	b480      	push	{r7}
 8001156:	b083      	sub	sp, #12
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
    j->raw_zero = 0;
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	2200      	movs	r2, #0
 8001160:	601a      	str	r2, [r3, #0]
    j->raw_rel  = 0;
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	2200      	movs	r2, #0
 8001166:	605a      	str	r2, [r3, #4]

    j->q = j->q_prev = 0.0f;
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	f04f 0200 	mov.w	r2, #0
 800116e:	60da      	str	r2, [r3, #12]
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	68da      	ldr	r2, [r3, #12]
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	609a      	str	r2, [r3, #8]
    j->qd = 0.0f;
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	f04f 0200 	mov.w	r2, #0
 800117e:	611a      	str	r2, [r3, #16]

    j->q_des = 0.0f;
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	f04f 0200 	mov.w	r2, #0
 8001186:	615a      	str	r2, [r3, #20]
    j->qd_des = 0.0f;
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	f04f 0200 	mov.w	r2, #0
 800118e:	619a      	str	r2, [r3, #24]

    j->kp = 0.1f;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	4a1e      	ldr	r2, [pc, #120]	@ (800120c <joint_mit_init+0xb8>)
 8001194:	61da      	str	r2, [r3, #28]
    j->kd = 0.05f;
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	4a1d      	ldr	r2, [pc, #116]	@ (8001210 <joint_mit_init+0xbc>)
 800119a:	621a      	str	r2, [r3, #32]
    j->tau_ff = 0.0f;
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	f04f 0200 	mov.w	r2, #0
 80011a2:	625a      	str	r2, [r3, #36]	@ 0x24
    j->tau = 0.0f;
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	f04f 0200 	mov.w	r2, #0
 80011aa:	629a      	str	r2, [r3, #40]	@ 0x28
    j->tau_max = 0.5f;
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 80011b2:	62da      	str	r2, [r3, #44]	@ 0x2c

    j->gear_ratio = 1.0f;
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80011ba:	631a      	str	r2, [r3, #48]	@ 0x30

    /* backlash handling defaults */
    j->q_db        = 0.02f;   // ~1.1 deg
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	4a15      	ldr	r2, [pc, #84]	@ (8001214 <joint_mit_init+0xc0>)
 80011c0:	635a      	str	r2, [r3, #52]	@ 0x34
    j->q_hold_band = 0.01f;
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	4a14      	ldr	r2, [pc, #80]	@ (8001218 <joint_mit_init+0xc4>)
 80011c6:	639a      	str	r2, [r3, #56]	@ 0x38
    j->qd_db       = 0.1f;
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	4a10      	ldr	r2, [pc, #64]	@ (800120c <joint_mit_init+0xb8>)
 80011cc:	63da      	str	r2, [r3, #60]	@ 0x3c

    j->qd_alpha = 0.08f;
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	4a12      	ldr	r2, [pc, #72]	@ (800121c <joint_mit_init+0xc8>)
 80011d2:	641a      	str	r2, [r3, #64]	@ 0x40

    j->tau_rate_limit = 20.0f; // Nm/s
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	4a12      	ldr	r2, [pc, #72]	@ (8001220 <joint_mit_init+0xcc>)
 80011d8:	645a      	str	r2, [r3, #68]	@ 0x44
    j->tau_prev = 0.0f;
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	f04f 0200 	mov.w	r2, #0
 80011e0:	649a      	str	r2, [r3, #72]	@ 0x48

    j->torque_sign = 1;
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	2201      	movs	r2, #1
 80011e6:	64da      	str	r2, [r3, #76]	@ 0x4c

    j->raw_min = 0;
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	2200      	movs	r2, #0
 80011ec:	651a      	str	r2, [r3, #80]	@ 0x50
    j->raw_max = 16383;
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	f643 72ff 	movw	r2, #16383	@ 0x3fff
 80011f4:	655a      	str	r2, [r3, #84]	@ 0x54

    j->zero_valid = 0;
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	2200      	movs	r2, #0
 80011fa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
}
 80011fe:	bf00      	nop
 8001200:	370c      	adds	r7, #12
 8001202:	46bd      	mov	sp, r7
 8001204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001208:	4770      	bx	lr
 800120a:	bf00      	nop
 800120c:	3dcccccd 	.word	0x3dcccccd
 8001210:	3d4ccccd 	.word	0x3d4ccccd
 8001214:	3ca3d70a 	.word	0x3ca3d70a
 8001218:	3c23d70a 	.word	0x3c23d70a
 800121c:	3da3d70a 	.word	0x3da3d70a
 8001220:	41a00000 	.word	0x41a00000

08001224 <joint_mit_config_raw>:

void joint_mit_config_raw(JointMIT *j,
                          int32_t raw_min,
                          int32_t raw_max,
                          float   gear_ratio)
{
 8001224:	b480      	push	{r7}
 8001226:	b085      	sub	sp, #20
 8001228:	af00      	add	r7, sp, #0
 800122a:	60f8      	str	r0, [r7, #12]
 800122c:	60b9      	str	r1, [r7, #8]
 800122e:	607a      	str	r2, [r7, #4]
 8001230:	ed87 0a00 	vstr	s0, [r7]
    j->raw_min = raw_min;
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	68ba      	ldr	r2, [r7, #8]
 8001238:	651a      	str	r2, [r3, #80]	@ 0x50
    j->raw_max = raw_max;
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	687a      	ldr	r2, [r7, #4]
 800123e:	655a      	str	r2, [r3, #84]	@ 0x54
    j->gear_ratio = gear_ratio;
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	683a      	ldr	r2, [r7, #0]
 8001244:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8001246:	bf00      	nop
 8001248:	3714      	adds	r7, #20
 800124a:	46bd      	mov	sp, r7
 800124c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001250:	4770      	bx	lr

08001252 <joint_mit_zero_here>:

void joint_mit_zero_here(JointMIT *j, int32_t raw_now)
{
 8001252:	b480      	push	{r7}
 8001254:	b083      	sub	sp, #12
 8001256:	af00      	add	r7, sp, #0
 8001258:	6078      	str	r0, [r7, #4]
 800125a:	6039      	str	r1, [r7, #0]
    j->raw_zero = raw_now;
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	683a      	ldr	r2, [r7, #0]
 8001260:	601a      	str	r2, [r3, #0]
    j->q = 0.0f;
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	f04f 0200 	mov.w	r2, #0
 8001268:	609a      	str	r2, [r3, #8]
    j->q_prev = 0.0f;
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	f04f 0200 	mov.w	r2, #0
 8001270:	60da      	str	r2, [r3, #12]
    j->qd = 0.0f;
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	f04f 0200 	mov.w	r2, #0
 8001278:	611a      	str	r2, [r3, #16]
    j->tau_prev = 0.0f;
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	f04f 0200 	mov.w	r2, #0
 8001280:	649a      	str	r2, [r3, #72]	@ 0x48
    j->zero_valid = 1;
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	2201      	movs	r2, #1
 8001286:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
}
 800128a:	bf00      	nop
 800128c:	370c      	adds	r7, #12
 800128e:	46bd      	mov	sp, r7
 8001290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001294:	4770      	bx	lr
	...

08001298 <joint_mit_step_1khz>:

void joint_mit_step_1khz(JointMIT *j, int32_t raw_abs)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b08c      	sub	sp, #48	@ 0x30
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
 80012a0:	6039      	str	r1, [r7, #0]
    if (!j->zero_valid) {
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d104      	bne.n	80012b6 <joint_mit_step_1khz+0x1e>
        j->tau = 0.0f;
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	f04f 0200 	mov.w	r2, #0
 80012b2:	629a      	str	r2, [r3, #40]	@ 0x28
        return;
 80012b4:	e0db      	b.n	800146e <joint_mit_step_1khz+0x1d6>
    }

    /* ---------- position ---------- */
    j->raw_rel = raw_abs - j->raw_zero;
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	683a      	ldr	r2, [r7, #0]
 80012bc:	1ad2      	subs	r2, r2, r3
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	605a      	str	r2, [r3, #4]

    /* motor side angle */
    float q_m = (float)j->raw_rel * (TWO_PI / ENC_RES);
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	685b      	ldr	r3, [r3, #4]
 80012c6:	ee07 3a90 	vmov	s15, r3
 80012ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012ce:	ed9f 7a69 	vldr	s14, [pc, #420]	@ 8001474 <joint_mit_step_1khz+0x1dc>
 80012d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012d6:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

    /* joint side */
    j->q = q_m / j->gear_ratio;
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 80012e0:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 80012e4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	edc3 7a02 	vstr	s15, [r3, #8]

    /* ---------- velocity ---------- */
    float qd_raw = (j->q - j->q_prev) * 1000.0f;
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	ed93 7a02 	vldr	s14, [r3, #8]
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	edd3 7a03 	vldr	s15, [r3, #12]
 80012fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012fe:	ed9f 7a5e 	vldr	s14, [pc, #376]	@ 8001478 <joint_mit_step_1khz+0x1e0>
 8001302:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001306:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    j->q_prev = j->q;
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	689a      	ldr	r2, [r3, #8]
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	60da      	str	r2, [r3, #12]

    j->qd += j->qd_alpha * (qd_raw - j->qd);
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	ed93 7a04 	vldr	s14, [r3, #16]
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	edd3 6a10 	vldr	s13, [r3, #64]	@ 0x40
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	edd3 7a04 	vldr	s15, [r3, #16]
 8001324:	ed97 6a09 	vldr	s12, [r7, #36]	@ 0x24
 8001328:	ee76 7a67 	vsub.f32	s15, s12, s15
 800132c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001330:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	edc3 7a04 	vstr	s15, [r3, #16]

    /* ---------- MIT-style control ---------- */
    float pos_err = j->q_des - j->q;
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	ed93 7a05 	vldr	s14, [r3, #20]
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	edd3 7a02 	vldr	s15, [r3, #8]
 8001346:	ee77 7a67 	vsub.f32	s15, s14, s15
 800134a:	edc7 7a08 	vstr	s15, [r7, #32]
    float vel_err = j->qd_des - j->qd;
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	ed93 7a06 	vldr	s14, [r3, #24]
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	edd3 7a04 	vldr	s15, [r3, #16]
 800135a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800135e:	edc7 7a07 	vstr	s15, [r7, #28]

    /* backlash deadband */
    float e  = deadband(pos_err, j->q_db);
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8001368:	eef0 0a67 	vmov.f32	s1, s15
 800136c:	ed97 0a08 	vldr	s0, [r7, #32]
 8001370:	f7ff febc 	bl	80010ec <deadband>
 8001374:	ed87 0a06 	vstr	s0, [r7, #24]
    float ed = deadband(vel_err, j->qd_db);
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 800137e:	eef0 0a67 	vmov.f32	s1, s15
 8001382:	ed97 0a07 	vldr	s0, [r7, #28]
 8001386:	f7ff feb1 	bl	80010ec <deadband>
 800138a:	ed87 0a05 	vstr	s0, [r7, #20]

    float tau_cmd;

    /* hold zone: don't fight backlash */
    if (fabsf(pos_err) < j->q_hold_band) {
 800138e:	edd7 7a08 	vldr	s15, [r7, #32]
 8001392:	eeb0 7ae7 	vabs.f32	s14, s15
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 800139c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013a4:	d509      	bpl.n	80013ba <joint_mit_step_1khz+0x122>
        tau_cmd = j->tau_prev * 0.98f;   // decay
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80013ac:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 800147c <joint_mit_step_1khz+0x1e4>
 80013b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013b4:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
 80013b8:	e016      	b.n	80013e8 <joint_mit_step_1khz+0x150>
    } else {
        tau_cmd = j->kp * e + j->kd * ed + j->tau_ff;
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	ed93 7a07 	vldr	s14, [r3, #28]
 80013c0:	edd7 7a06 	vldr	s15, [r7, #24]
 80013c4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	edd3 6a08 	vldr	s13, [r3, #32]
 80013ce:	edd7 7a05 	vldr	s15, [r7, #20]
 80013d2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013d6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80013e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013e4:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    }

    /* clamp */
    tau_cmd = clampf(tau_cmd, -j->tau_max, j->tau_max);
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 80013ee:	eef1 7a67 	vneg.f32	s15, s15
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 80013f8:	eeb0 1a47 	vmov.f32	s2, s14
 80013fc:	eef0 0a67 	vmov.f32	s1, s15
 8001400:	ed97 0a0b 	vldr	s0, [r7, #44]	@ 0x2c
 8001404:	f7ff fe48 	bl	8001098 <clampf>
 8001408:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c

    /* torque slew-rate limit */
    float max_step = j->tau_rate_limit * 0.001f;
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8001412:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8001480 <joint_mit_step_1khz+0x1e8>
 8001416:	ee67 7a87 	vmul.f32	s15, s15, s14
 800141a:	edc7 7a04 	vstr	s15, [r7, #16]
    float tau = clampf(tau_cmd,
                        j->tau_prev - max_step,
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	ed93 7a12 	vldr	s14, [r3, #72]	@ 0x48
    float tau = clampf(tau_cmd,
 8001424:	edd7 7a04 	vldr	s15, [r7, #16]
 8001428:	ee77 6a67 	vsub.f32	s13, s14, s15
                        j->tau_prev + max_step);
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	ed93 7a12 	vldr	s14, [r3, #72]	@ 0x48
    float tau = clampf(tau_cmd,
 8001432:	edd7 7a04 	vldr	s15, [r7, #16]
 8001436:	ee77 7a27 	vadd.f32	s15, s14, s15
 800143a:	eeb0 1a67 	vmov.f32	s2, s15
 800143e:	eef0 0a66 	vmov.f32	s1, s13
 8001442:	ed97 0a0b 	vldr	s0, [r7, #44]	@ 0x2c
 8001446:	f7ff fe27 	bl	8001098 <clampf>
 800144a:	ed87 0a03 	vstr	s0, [r7, #12]

    j->tau_prev = tau;
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	68fa      	ldr	r2, [r7, #12]
 8001452:	649a      	str	r2, [r3, #72]	@ 0x48
    j->tau = tau * (float)j->torque_sign;
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001458:	ee07 3a90 	vmov	s15, r3
 800145c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001460:	edd7 7a03 	vldr	s15, [r7, #12]
 8001464:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
}
 800146e:	3730      	adds	r7, #48	@ 0x30
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}
 8001474:	39c90fdb 	.word	0x39c90fdb
 8001478:	447a0000 	.word	0x447a0000
 800147c:	3f7ae148 	.word	0x3f7ae148
 8001480:	3a83126f 	.word	0x3a83126f

08001484 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001484:	b5b0      	push	{r4, r5, r7, lr}
 8001486:	b08e      	sub	sp, #56	@ 0x38
 8001488:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800148a:	f001 f8d5 	bl	8002638 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800148e:	f000 f953 	bl	8001738 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001492:	f7ff fd2b 	bl	8000eec <MX_GPIO_Init>
  MX_DMA_Init();
 8001496:	f7ff fb5b 	bl	8000b50 <MX_DMA_Init>
  MX_SPI2_Init();
 800149a:	f000 fafb 	bl	8001a94 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 800149e:	f000 ff31 	bl	8002304 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 80014a2:	f000 febb 	bl	800221c <MX_TIM2_Init>
  MX_FDCAN1_Init();
 80014a6:	f7ff fb7b 	bl	8000ba0 <MX_FDCAN1_Init>
  MX_FDCAN2_Init();
 80014aa:	f7ff fbdd 	bl	8000c68 <MX_FDCAN2_Init>
  MX_USART10_UART_Init();
 80014ae:	f000 ff75 	bl	800239c <MX_USART10_UART_Init>
  MX_SPI1_Init();
 80014b2:	f000 fa97 	bl	80019e4 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  // 1) Power enable (如果你的板子需要)
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_SET);
 80014b6:	2201      	movs	r2, #1
 80014b8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80014bc:	4886      	ldr	r0, [pc, #536]	@ (80016d8 <main+0x254>)
 80014be:	f005 f82f 	bl	8006520 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80014c2:	2201      	movs	r2, #1
 80014c4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80014c8:	4883      	ldr	r0, [pc, #524]	@ (80016d8 <main+0x254>)
 80014ca:	f005 f829 	bl	8006520 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_SET);
 80014ce:	2201      	movs	r2, #1
 80014d0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80014d4:	4880      	ldr	r0, [pc, #512]	@ (80016d8 <main+0x254>)
 80014d6:	f005 f823 	bl	8006520 <HAL_GPIO_WritePin>
  HAL_Delay(50);
 80014da:	2032      	movs	r0, #50	@ 0x32
 80014dc:	f001 f93e 	bl	800275c <HAL_Delay>

  // 2) CAN init/start
  bsp_can_init();
 80014e0:	f7ff fa00 	bl	80008e4 <bsp_can_init>
  HAL_Delay(200);
 80014e4:	20c8      	movs	r0, #200	@ 0xc8
 80014e6:	f001 f939 	bl	800275c <HAL_Delay>

  // encoder
  g_enc1.hspi = &hspi1;
 80014ea:	4b7c      	ldr	r3, [pc, #496]	@ (80016dc <main+0x258>)
 80014ec:	4a7c      	ldr	r2, [pc, #496]	@ (80016e0 <main+0x25c>)
 80014ee:	601a      	str	r2, [r3, #0]
  g_enc1.cs_port = GPIOE;
 80014f0:	4b7a      	ldr	r3, [pc, #488]	@ (80016dc <main+0x258>)
 80014f2:	4a7c      	ldr	r2, [pc, #496]	@ (80016e4 <main+0x260>)
 80014f4:	605a      	str	r2, [r3, #4]
  g_enc1.cs_pin  = GPIO_PIN_15;
 80014f6:	4b79      	ldr	r3, [pc, #484]	@ (80016dc <main+0x258>)
 80014f8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80014fc:	811a      	strh	r2, [r3, #8]
  as5047p_init(&g_enc1);
 80014fe:	4877      	ldr	r0, [pc, #476]	@ (80016dc <main+0x258>)
 8001500:	f7ff f980 	bl	8000804 <as5047p_init>

  // odrive
  g_od1.hcan = &hfdcan1;
 8001504:	4b78      	ldr	r3, [pc, #480]	@ (80016e8 <main+0x264>)
 8001506:	4a79      	ldr	r2, [pc, #484]	@ (80016ec <main+0x268>)
 8001508:	601a      	str	r2, [r3, #0]
  g_od1.node_id = JOINT_NODE_ID;
 800150a:	4b77      	ldr	r3, [pc, #476]	@ (80016e8 <main+0x264>)
 800150c:	2206      	movs	r2, #6
 800150e:	711a      	strb	r2, [r3, #4]
  
  // joint
  joint_mit_init(&g_j1);
 8001510:	4877      	ldr	r0, [pc, #476]	@ (80016f0 <main+0x26c>)
 8001512:	f7ff fe1f 	bl	8001154 <joint_mit_init>

  /* 你的实际参数 */
  joint_mit_config_raw(&g_j1, 5500, 10500, 10.0f); // 10:1 gear
 8001516:	eeb2 0a04 	vmov.f32	s0, #36	@ 0x41200000  10.0
 800151a:	f642 1204 	movw	r2, #10500	@ 0x2904
 800151e:	f241 517c 	movw	r1, #5500	@ 0x157c
 8001522:	4873      	ldr	r0, [pc, #460]	@ (80016f0 <main+0x26c>)
 8001524:	f7ff fe7e 	bl	8001224 <joint_mit_config_raw>

  g_j1.kp = 5.15f;        // 齿隙系统：kp 不要大
 8001528:	4b71      	ldr	r3, [pc, #452]	@ (80016f0 <main+0x26c>)
 800152a:	4a72      	ldr	r2, [pc, #456]	@ (80016f4 <main+0x270>)
 800152c:	61da      	str	r2, [r3, #28]
  g_j1.kd = 0.24f;
 800152e:	4b70      	ldr	r3, [pc, #448]	@ (80016f0 <main+0x26c>)
 8001530:	4a71      	ldr	r2, [pc, #452]	@ (80016f8 <main+0x274>)
 8001532:	621a      	str	r2, [r3, #32]
  g_j1.tau_max = 0.8f;
 8001534:	4b6e      	ldr	r3, [pc, #440]	@ (80016f0 <main+0x26c>)
 8001536:	4a71      	ldr	r2, [pc, #452]	@ (80016fc <main+0x278>)
 8001538:	62da      	str	r2, [r3, #44]	@ 0x2c

  g_j1.q_db        = 0.0055f; // 1 deg
 800153a:	4b6d      	ldr	r3, [pc, #436]	@ (80016f0 <main+0x26c>)
 800153c:	4a70      	ldr	r2, [pc, #448]	@ (8001700 <main+0x27c>)
 800153e:	635a      	str	r2, [r3, #52]	@ 0x34
  g_j1.q_hold_band = 0.010f;
 8001540:	4b6b      	ldr	r3, [pc, #428]	@ (80016f0 <main+0x26c>)
 8001542:	4a70      	ldr	r2, [pc, #448]	@ (8001704 <main+0x280>)
 8001544:	639a      	str	r2, [r3, #56]	@ 0x38
  g_j1.qd_alpha    = 0.06f;
 8001546:	4b6a      	ldr	r3, [pc, #424]	@ (80016f0 <main+0x26c>)
 8001548:	4a6f      	ldr	r2, [pc, #444]	@ (8001708 <main+0x284>)
 800154a:	641a      	str	r2, [r3, #64]	@ 0x40
  g_j1.tau_rate_limit = 20.0f;
 800154c:	4b68      	ldr	r3, [pc, #416]	@ (80016f0 <main+0x26c>)
 800154e:	4a6f      	ldr	r2, [pc, #444]	@ (800170c <main+0x288>)
 8001550:	645a      	str	r2, [r3, #68]	@ 0x44

  g_j1.torque_sign = -1; // 如果方向反
 8001552:	4b67      	ldr	r3, [pc, #412]	@ (80016f0 <main+0x26c>)
 8001554:	f04f 32ff 	mov.w	r2, #4294967295
 8001558:	64da      	str	r2, [r3, #76]	@ 0x4c

  // ODrive state
  odrive_can_clear_errors(&g_od1);
 800155a:	4863      	ldr	r0, [pc, #396]	@ (80016e8 <main+0x264>)
 800155c:	f000 f996 	bl	800188c <odrive_can_clear_errors>
  HAL_Delay(20);
 8001560:	2014      	movs	r0, #20
 8001562:	f001 f8fb 	bl	800275c <HAL_Delay>

  odrive_can_set_axis_state(&g_od1, AXIS_STATE_CLOSED_LOOP);
 8001566:	2108      	movs	r1, #8
 8001568:	485f      	ldr	r0, [pc, #380]	@ (80016e8 <main+0x264>)
 800156a:	f000 f9ac 	bl	80018c6 <odrive_can_set_axis_state>
  HAL_Delay(100);
 800156e:	2064      	movs	r0, #100	@ 0x64
 8001570:	f001 f8f4 	bl	800275c <HAL_Delay>

  odrive_can_set_controller_mode(&g_od1, CONTROL_MODE_TORQUE, INPUT_MODE_PASSTHROUGH);
 8001574:	2201      	movs	r2, #1
 8001576:	2101      	movs	r1, #1
 8001578:	485b      	ldr	r0, [pc, #364]	@ (80016e8 <main+0x264>)
 800157a:	f000 f9d1 	bl	8001920 <odrive_can_set_controller_mode>
  HAL_Delay(100);
 800157e:	2064      	movs	r0, #100	@ 0x64
 8001580:	f001 f8ec 	bl	800275c <HAL_Delay>

  // zero
  uint8_t e = 0;
 8001584:	2300      	movs	r3, #0
 8001586:	70fb      	strb	r3, [r7, #3]
  uint16_t raw0 = as5047p_read_angle_raw14(&g_enc1, &e);
 8001588:	1cfb      	adds	r3, r7, #3
 800158a:	4619      	mov	r1, r3
 800158c:	4853      	ldr	r0, [pc, #332]	@ (80016dc <main+0x258>)
 800158e:	f7ff f999 	bl	80008c4 <as5047p_read_angle_raw14>
 8001592:	4603      	mov	r3, r0
 8001594:	82fb      	strh	r3, [r7, #22]
  if (e == 0) {
 8001596:	78fb      	ldrb	r3, [r7, #3]
 8001598:	2b00      	cmp	r3, #0
 800159a:	d105      	bne.n	80015a8 <main+0x124>
      joint_mit_zero_here(&g_j1, (int32_t)raw0);
 800159c:	8afb      	ldrh	r3, [r7, #22]
 800159e:	4619      	mov	r1, r3
 80015a0:	4853      	ldr	r0, [pc, #332]	@ (80016f0 <main+0x26c>)
 80015a2:	f7ff fe56 	bl	8001252 <joint_mit_zero_here>
 80015a6:	e00b      	b.n	80015c0 <main+0x13c>
  } else {
      const char *msg = "[WARN] encoder zero failed\r\n";
 80015a8:	4b59      	ldr	r3, [pc, #356]	@ (8001710 <main+0x28c>)
 80015aa:	613b      	str	r3, [r7, #16]
      HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), 50);
 80015ac:	6938      	ldr	r0, [r7, #16]
 80015ae:	f7fe feff 	bl	80003b0 <strlen>
 80015b2:	4603      	mov	r3, r0
 80015b4:	b29a      	uxth	r2, r3
 80015b6:	2332      	movs	r3, #50	@ 0x32
 80015b8:	6939      	ldr	r1, [r7, #16]
 80015ba:	4856      	ldr	r0, [pc, #344]	@ (8001714 <main+0x290>)
 80015bc:	f009 f9e6 	bl	800a98c <HAL_UART_Transmit>
  }

  // 5) start 1kHz tick
  HAL_TIM_Base_Start_IT(&htim2);
 80015c0:	4855      	ldr	r0, [pc, #340]	@ (8001718 <main+0x294>)
 80015c2:	f008 fce1 	bl	8009f88 <HAL_TIM_Base_Start_IT>

  const char *boot = "\r\n[H725] Joint1 MIT: AS5047P + MiniODrive torque @1kHz\r\n";
 80015c6:	4b55      	ldr	r3, [pc, #340]	@ (800171c <main+0x298>)
 80015c8:	60fb      	str	r3, [r7, #12]
  HAL_UART_Transmit(&huart1, (uint8_t*)boot, (uint16_t)strlen(boot), 100);
 80015ca:	68f8      	ldr	r0, [r7, #12]
 80015cc:	f7fe fef0 	bl	80003b0 <strlen>
 80015d0:	4603      	mov	r3, r0
 80015d2:	b29a      	uxth	r2, r3
 80015d4:	2364      	movs	r3, #100	@ 0x64
 80015d6:	68f9      	ldr	r1, [r7, #12]
 80015d8:	484e      	ldr	r0, [pc, #312]	@ (8001714 <main+0x290>)
 80015da:	f009 f9d7 	bl	800a98c <HAL_UART_Transmit>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint32_t last_tick = 0;
 80015de:	2300      	movs	r3, #0
 80015e0:	61fb      	str	r3, [r7, #28]
  uint32_t print_ctr = 0;
 80015e2:	2300      	movs	r3, #0
 80015e4:	61bb      	str	r3, [r7, #24]

  while (1)
  {
      if (!g_tick_flag) continue;
 80015e6:	4b4e      	ldr	r3, [pc, #312]	@ (8001720 <main+0x29c>)
 80015e8:	781b      	ldrb	r3, [r3, #0]
 80015ea:	b2db      	uxtb	r3, r3
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d06f      	beq.n	80016d0 <main+0x24c>
      g_tick_flag = 0;
 80015f0:	4b4b      	ldr	r3, [pc, #300]	@ (8001720 <main+0x29c>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	701a      	strb	r2, [r3, #0]

      if (g_tick_1khz == last_tick) continue;
 80015f6:	4b4b      	ldr	r3, [pc, #300]	@ (8001724 <main+0x2a0>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	69fa      	ldr	r2, [r7, #28]
 80015fc:	429a      	cmp	r2, r3
 80015fe:	d069      	beq.n	80016d4 <main+0x250>
      last_tick = g_tick_1khz;
 8001600:	4b48      	ldr	r3, [pc, #288]	@ (8001724 <main+0x2a0>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	61fb      	str	r3, [r7, #28]

      uint8_t e = 0;
 8001606:	2300      	movs	r3, #0
 8001608:	70bb      	strb	r3, [r7, #2]
      uint16_t raw = as5047p_read_angle_raw14(&g_enc1, &e);
 800160a:	1cbb      	adds	r3, r7, #2
 800160c:	4619      	mov	r1, r3
 800160e:	4833      	ldr	r0, [pc, #204]	@ (80016dc <main+0x258>)
 8001610:	f7ff f958 	bl	80008c4 <as5047p_read_angle_raw14>
 8001614:	4603      	mov	r3, r0
 8001616:	817b      	strh	r3, [r7, #10]

      if (e == 0 && g_j1.zero_valid) {
 8001618:	78bb      	ldrb	r3, [r7, #2]
 800161a:	2b00      	cmp	r3, #0
 800161c:	d112      	bne.n	8001644 <main+0x1c0>
 800161e:	4b34      	ldr	r3, [pc, #208]	@ (80016f0 <main+0x26c>)
 8001620:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8001624:	2b00      	cmp	r3, #0
 8001626:	d00d      	beq.n	8001644 <main+0x1c0>
          joint_mit_step_1khz(&g_j1, (int32_t)raw);
 8001628:	897b      	ldrh	r3, [r7, #10]
 800162a:	4619      	mov	r1, r3
 800162c:	4830      	ldr	r0, [pc, #192]	@ (80016f0 <main+0x26c>)
 800162e:	f7ff fe33 	bl	8001298 <joint_mit_step_1khz>
          odrive_can_set_input_torque(&g_od1, g_j1.tau);
 8001632:	4b2f      	ldr	r3, [pc, #188]	@ (80016f0 <main+0x26c>)
 8001634:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8001638:	eeb0 0a67 	vmov.f32	s0, s15
 800163c:	482a      	ldr	r0, [pc, #168]	@ (80016e8 <main+0x264>)
 800163e:	f000 f9a7 	bl	8001990 <odrive_can_set_input_torque>
 8001642:	e004      	b.n	800164e <main+0x1ca>
      } else {
          odrive_can_set_input_torque(&g_od1, 0.0f);
 8001644:	ed9f 0a38 	vldr	s0, [pc, #224]	@ 8001728 <main+0x2a4>
 8001648:	4827      	ldr	r0, [pc, #156]	@ (80016e8 <main+0x264>)
 800164a:	f000 f9a1 	bl	8001990 <odrive_can_set_input_torque>
      }

      if (++print_ctr >= PRINT_DIV) {
 800164e:	69bb      	ldr	r3, [r7, #24]
 8001650:	3301      	adds	r3, #1
 8001652:	61bb      	str	r3, [r7, #24]
 8001654:	69bb      	ldr	r3, [r7, #24]
 8001656:	2b63      	cmp	r3, #99	@ 0x63
 8001658:	d9c5      	bls.n	80015e6 <main+0x162>
          print_ctr = 0;
 800165a:	2300      	movs	r3, #0
 800165c:	61bb      	str	r3, [r7, #24]
          int n = snprintf(uart_buf, sizeof(uart_buf),
 800165e:	4b31      	ldr	r3, [pc, #196]	@ (8001724 <main+0x2a0>)
 8001660:	681a      	ldr	r2, [r3, #0]
 8001662:	897b      	ldrh	r3, [r7, #10]
              "[t=%lu] raw=%u q=%ldmrad qd=%ldmrad/s tau=%ldmNm err=%u\r\n",
              (unsigned long)g_tick_1khz,
              (unsigned)raw,
              (long)(g_j1.q * 1000.0f),
 8001664:	4922      	ldr	r1, [pc, #136]	@ (80016f0 <main+0x26c>)
 8001666:	edd1 7a02 	vldr	s15, [r1, #8]
 800166a:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 800172c <main+0x2a8>
 800166e:	ee67 7a87 	vmul.f32	s15, s15, s14
          int n = snprintf(uart_buf, sizeof(uart_buf),
 8001672:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001676:	ee17 0a90 	vmov	r0, s15
              (long)(g_j1.qd * 1000.0f),
 800167a:	491d      	ldr	r1, [pc, #116]	@ (80016f0 <main+0x26c>)
 800167c:	edd1 7a04 	vldr	s15, [r1, #16]
 8001680:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 800172c <main+0x2a8>
 8001684:	ee67 7a87 	vmul.f32	s15, s15, s14
          int n = snprintf(uart_buf, sizeof(uart_buf),
 8001688:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800168c:	ee17 4a90 	vmov	r4, s15
              (long)(g_j1.tau * 1000.0f),
 8001690:	4917      	ldr	r1, [pc, #92]	@ (80016f0 <main+0x26c>)
 8001692:	edd1 7a0a 	vldr	s15, [r1, #40]	@ 0x28
 8001696:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 800172c <main+0x2a8>
 800169a:	ee67 7a87 	vmul.f32	s15, s15, s14
          int n = snprintf(uart_buf, sizeof(uart_buf),
 800169e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80016a2:	ee17 5a90 	vmov	r5, s15
 80016a6:	78b9      	ldrb	r1, [r7, #2]
 80016a8:	9104      	str	r1, [sp, #16]
 80016aa:	9503      	str	r5, [sp, #12]
 80016ac:	9402      	str	r4, [sp, #8]
 80016ae:	9001      	str	r0, [sp, #4]
 80016b0:	9300      	str	r3, [sp, #0]
 80016b2:	4613      	mov	r3, r2
 80016b4:	4a1e      	ldr	r2, [pc, #120]	@ (8001730 <main+0x2ac>)
 80016b6:	21a0      	movs	r1, #160	@ 0xa0
 80016b8:	481e      	ldr	r0, [pc, #120]	@ (8001734 <main+0x2b0>)
 80016ba:	f00b fccd 	bl	800d058 <sniprintf>
 80016be:	6078      	str	r0, [r7, #4]
              (unsigned)e);

          HAL_UART_Transmit(&huart1, (uint8_t*)uart_buf, (uint16_t)n, 100);
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	b29a      	uxth	r2, r3
 80016c4:	2364      	movs	r3, #100	@ 0x64
 80016c6:	491b      	ldr	r1, [pc, #108]	@ (8001734 <main+0x2b0>)
 80016c8:	4812      	ldr	r0, [pc, #72]	@ (8001714 <main+0x290>)
 80016ca:	f009 f95f 	bl	800a98c <HAL_UART_Transmit>
 80016ce:	e78a      	b.n	80015e6 <main+0x162>
      if (!g_tick_flag) continue;
 80016d0:	bf00      	nop
 80016d2:	e788      	b.n	80015e6 <main+0x162>
      if (g_tick_1khz == last_tick) continue;
 80016d4:	bf00      	nop
  {
 80016d6:	e786      	b.n	80015e6 <main+0x162>
 80016d8:	58020800 	.word	0x58020800
 80016dc:	240003fc 	.word	0x240003fc
 80016e0:	2400046c 	.word	0x2400046c
 80016e4:	58021000 	.word	0x58021000
 80016e8:	24000408 	.word	0x24000408
 80016ec:	24000210 	.word	0x24000210
 80016f0:	24000410 	.word	0x24000410
 80016f4:	40a4cccd 	.word	0x40a4cccd
 80016f8:	3e75c28f 	.word	0x3e75c28f
 80016fc:	3f4ccccd 	.word	0x3f4ccccd
 8001700:	3bb43958 	.word	0x3bb43958
 8001704:	3c23d70a 	.word	0x3c23d70a
 8001708:	3d75c28f 	.word	0x3d75c28f
 800170c:	41a00000 	.word	0x41a00000
 8001710:	0800f218 	.word	0x0800f218
 8001714:	240006bc 	.word	0x240006bc
 8001718:	24000670 	.word	0x24000670
 800171c:	0800f238 	.word	0x0800f238
 8001720:	24000358 	.word	0x24000358
 8001724:	24000354 	.word	0x24000354
 8001728:	00000000 	.word	0x00000000
 800172c:	447a0000 	.word	0x447a0000
 8001730:	0800f274 	.word	0x0800f274
 8001734:	2400035c 	.word	0x2400035c

08001738 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b09c      	sub	sp, #112	@ 0x70
 800173c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800173e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001742:	224c      	movs	r2, #76	@ 0x4c
 8001744:	2100      	movs	r1, #0
 8001746:	4618      	mov	r0, r3
 8001748:	f00b fcff 	bl	800d14a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800174c:	1d3b      	adds	r3, r7, #4
 800174e:	2220      	movs	r2, #32
 8001750:	2100      	movs	r1, #0
 8001752:	4618      	mov	r0, r3
 8001754:	f00b fcf9 	bl	800d14a <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001758:	2002      	movs	r0, #2
 800175a:	f004 fefb 	bl	8006554 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800175e:	2300      	movs	r3, #0
 8001760:	603b      	str	r3, [r7, #0]
 8001762:	4b2b      	ldr	r3, [pc, #172]	@ (8001810 <SystemClock_Config+0xd8>)
 8001764:	699b      	ldr	r3, [r3, #24]
 8001766:	4a2a      	ldr	r2, [pc, #168]	@ (8001810 <SystemClock_Config+0xd8>)
 8001768:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800176c:	6193      	str	r3, [r2, #24]
 800176e:	4b28      	ldr	r3, [pc, #160]	@ (8001810 <SystemClock_Config+0xd8>)
 8001770:	699b      	ldr	r3, [r3, #24]
 8001772:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001776:	603b      	str	r3, [r7, #0]
 8001778:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800177a:	bf00      	nop
 800177c:	4b24      	ldr	r3, [pc, #144]	@ (8001810 <SystemClock_Config+0xd8>)
 800177e:	699b      	ldr	r3, [r3, #24]
 8001780:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001784:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001788:	d1f8      	bne.n	800177c <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800178a:	2301      	movs	r3, #1
 800178c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800178e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001792:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001794:	2302      	movs	r3, #2
 8001796:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001798:	2302      	movs	r3, #2
 800179a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 800179c:	2302      	movs	r3, #2
 800179e:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 40;
 80017a0:	2328      	movs	r3, #40	@ 0x28
 80017a2:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 80017a4:	2301      	movs	r3, #1
 80017a6:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 6;
 80017a8:	2306      	movs	r3, #6
 80017aa:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80017ac:	2302      	movs	r3, #2
 80017ae:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80017b0:	230c      	movs	r3, #12
 80017b2:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80017b4:	2300      	movs	r3, #0
 80017b6:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80017b8:	2300      	movs	r3, #0
 80017ba:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017bc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017c0:	4618      	mov	r0, r3
 80017c2:	f004 ff01 	bl	80065c8 <HAL_RCC_OscConfig>
 80017c6:	4603      	mov	r3, r0
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d001      	beq.n	80017d0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80017cc:	f000 f83e 	bl	800184c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017d0:	233f      	movs	r3, #63	@ 0x3f
 80017d2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017d4:	2303      	movs	r3, #3
 80017d6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80017d8:	2300      	movs	r3, #0
 80017da:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80017dc:	2308      	movs	r3, #8
 80017de:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80017e0:	2340      	movs	r3, #64	@ 0x40
 80017e2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80017e4:	2340      	movs	r3, #64	@ 0x40
 80017e6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80017e8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80017ec:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80017ee:	2340      	movs	r3, #64	@ 0x40
 80017f0:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80017f2:	1d3b      	adds	r3, r7, #4
 80017f4:	2103      	movs	r1, #3
 80017f6:	4618      	mov	r0, r3
 80017f8:	f005 fac0 	bl	8006d7c <HAL_RCC_ClockConfig>
 80017fc:	4603      	mov	r3, r0
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d001      	beq.n	8001806 <SystemClock_Config+0xce>
  {
    Error_Handler();
 8001802:	f000 f823 	bl	800184c <Error_Handler>
  }
}
 8001806:	bf00      	nop
 8001808:	3770      	adds	r7, #112	@ 0x70
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	58024800 	.word	0x58024800

08001814 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001814:	b480      	push	{r7}
 8001816:	b083      	sub	sp, #12
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM2) {
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001824:	d107      	bne.n	8001836 <HAL_TIM_PeriodElapsedCallback+0x22>
	g_tick_1khz++;
 8001826:	4b07      	ldr	r3, [pc, #28]	@ (8001844 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	3301      	adds	r3, #1
 800182c:	4a05      	ldr	r2, [pc, #20]	@ (8001844 <HAL_TIM_PeriodElapsedCallback+0x30>)
 800182e:	6013      	str	r3, [r2, #0]
	g_tick_flag = 1;
 8001830:	4b05      	ldr	r3, [pc, #20]	@ (8001848 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001832:	2201      	movs	r2, #1
 8001834:	701a      	strb	r2, [r3, #0]
  }
}
 8001836:	bf00      	nop
 8001838:	370c      	adds	r7, #12
 800183a:	46bd      	mov	sp, r7
 800183c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001840:	4770      	bx	lr
 8001842:	bf00      	nop
 8001844:	24000354 	.word	0x24000354
 8001848:	24000358 	.word	0x24000358

0800184c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800184c:	b480      	push	{r7}
 800184e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001850:	b672      	cpsid	i
}
 8001852:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001854:	bf00      	nop
 8001856:	e7fd      	b.n	8001854 <Error_Handler+0x8>

08001858 <odrive_build_id>:
#define CMD_SET_AXIS_STATE       0x07
#define CMD_SET_CONTROLLER_MODE  0x0B
#define CMD_SET_INPUT_TORQUE     0x0E
#define CMD_CLEAR_ERRORS         0x18

static inline uint16_t odrive_build_id(uint8_t node_id, uint8_t cmd_id) {
 8001858:	b480      	push	{r7}
 800185a:	b083      	sub	sp, #12
 800185c:	af00      	add	r7, sp, #0
 800185e:	4603      	mov	r3, r0
 8001860:	460a      	mov	r2, r1
 8001862:	71fb      	strb	r3, [r7, #7]
 8001864:	4613      	mov	r3, r2
 8001866:	71bb      	strb	r3, [r7, #6]
    return ((uint16_t)node_id << 5) | (cmd_id & 0x1F);
 8001868:	79fb      	ldrb	r3, [r7, #7]
 800186a:	b21b      	sxth	r3, r3
 800186c:	015b      	lsls	r3, r3, #5
 800186e:	b21a      	sxth	r2, r3
 8001870:	79bb      	ldrb	r3, [r7, #6]
 8001872:	b21b      	sxth	r3, r3
 8001874:	f003 031f 	and.w	r3, r3, #31
 8001878:	b21b      	sxth	r3, r3
 800187a:	4313      	orrs	r3, r2
 800187c:	b21b      	sxth	r3, r3
 800187e:	b29b      	uxth	r3, r3
}
 8001880:	4618      	mov	r0, r3
 8001882:	370c      	adds	r7, #12
 8001884:	46bd      	mov	sp, r7
 8001886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188a:	4770      	bx	lr

0800188c <odrive_can_clear_errors>:

void odrive_can_clear_errors(ODriveCan *od) {
 800188c:	b580      	push	{r7, lr}
 800188e:	b086      	sub	sp, #24
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
    uint8_t data[8] = {0};
 8001894:	f107 030c 	add.w	r3, r7, #12
 8001898:	2200      	movs	r2, #0
 800189a:	601a      	str	r2, [r3, #0]
 800189c:	605a      	str	r2, [r3, #4]
    uint16_t id = odrive_build_id(od->node_id, CMD_CLEAR_ERRORS);
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	791b      	ldrb	r3, [r3, #4]
 80018a2:	2118      	movs	r1, #24
 80018a4:	4618      	mov	r0, r3
 80018a6:	f7ff ffd7 	bl	8001858 <odrive_build_id>
 80018aa:	4603      	mov	r3, r0
 80018ac:	82fb      	strh	r3, [r7, #22]
    // DLC=0 才是正确的“空 payload”命令
    fdcanx_send_data(od->hcan, id, data, 0);
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	6818      	ldr	r0, [r3, #0]
 80018b2:	f107 020c 	add.w	r2, r7, #12
 80018b6:	8af9      	ldrh	r1, [r7, #22]
 80018b8:	2300      	movs	r3, #0
 80018ba:	f7ff f85f 	bl	800097c <fdcanx_send_data>
}
 80018be:	bf00      	nop
 80018c0:	3718      	adds	r7, #24
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}

080018c6 <odrive_can_set_axis_state>:

void odrive_can_set_axis_state(ODriveCan *od, uint32_t state) {
 80018c6:	b580      	push	{r7, lr}
 80018c8:	b086      	sub	sp, #24
 80018ca:	af00      	add	r7, sp, #0
 80018cc:	6078      	str	r0, [r7, #4]
 80018ce:	6039      	str	r1, [r7, #0]
    uint8_t data[8] = {0};
 80018d0:	f107 030c 	add.w	r3, r7, #12
 80018d4:	2200      	movs	r2, #0
 80018d6:	601a      	str	r2, [r3, #0]
 80018d8:	605a      	str	r2, [r3, #4]
    data[0] = (uint8_t)(state & 0xFF);
 80018da:	683b      	ldr	r3, [r7, #0]
 80018dc:	b2db      	uxtb	r3, r3
 80018de:	733b      	strb	r3, [r7, #12]
    data[1] = (uint8_t)((state >> 8) & 0xFF);
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	0a1b      	lsrs	r3, r3, #8
 80018e4:	b2db      	uxtb	r3, r3
 80018e6:	737b      	strb	r3, [r7, #13]
    data[2] = (uint8_t)((state >> 16) & 0xFF);
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	0c1b      	lsrs	r3, r3, #16
 80018ec:	b2db      	uxtb	r3, r3
 80018ee:	73bb      	strb	r3, [r7, #14]
    data[3] = (uint8_t)((state >> 24) & 0xFF);
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	0e1b      	lsrs	r3, r3, #24
 80018f4:	b2db      	uxtb	r3, r3
 80018f6:	73fb      	strb	r3, [r7, #15]

    uint16_t id = odrive_build_id(od->node_id, CMD_SET_AXIS_STATE);
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	791b      	ldrb	r3, [r3, #4]
 80018fc:	2107      	movs	r1, #7
 80018fe:	4618      	mov	r0, r3
 8001900:	f7ff ffaa 	bl	8001858 <odrive_build_id>
 8001904:	4603      	mov	r3, r0
 8001906:	82fb      	strh	r3, [r7, #22]
    fdcanx_send_data(od->hcan, id, data, 4);
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	6818      	ldr	r0, [r3, #0]
 800190c:	f107 020c 	add.w	r2, r7, #12
 8001910:	8af9      	ldrh	r1, [r7, #22]
 8001912:	2304      	movs	r3, #4
 8001914:	f7ff f832 	bl	800097c <fdcanx_send_data>
}
 8001918:	bf00      	nop
 800191a:	3718      	adds	r7, #24
 800191c:	46bd      	mov	sp, r7
 800191e:	bd80      	pop	{r7, pc}

08001920 <odrive_can_set_controller_mode>:

void odrive_can_set_controller_mode(ODriveCan *od, uint32_t control_mode, uint32_t input_mode) {
 8001920:	b580      	push	{r7, lr}
 8001922:	b088      	sub	sp, #32
 8001924:	af00      	add	r7, sp, #0
 8001926:	60f8      	str	r0, [r7, #12]
 8001928:	60b9      	str	r1, [r7, #8]
 800192a:	607a      	str	r2, [r7, #4]
    uint8_t data[8];

    data[0] = (uint8_t)(control_mode & 0xFF);
 800192c:	68bb      	ldr	r3, [r7, #8]
 800192e:	b2db      	uxtb	r3, r3
 8001930:	753b      	strb	r3, [r7, #20]
    data[1] = (uint8_t)((control_mode >> 8) & 0xFF);
 8001932:	68bb      	ldr	r3, [r7, #8]
 8001934:	0a1b      	lsrs	r3, r3, #8
 8001936:	b2db      	uxtb	r3, r3
 8001938:	757b      	strb	r3, [r7, #21]
    data[2] = (uint8_t)((control_mode >> 16) & 0xFF);
 800193a:	68bb      	ldr	r3, [r7, #8]
 800193c:	0c1b      	lsrs	r3, r3, #16
 800193e:	b2db      	uxtb	r3, r3
 8001940:	75bb      	strb	r3, [r7, #22]
    data[3] = (uint8_t)((control_mode >> 24) & 0xFF);
 8001942:	68bb      	ldr	r3, [r7, #8]
 8001944:	0e1b      	lsrs	r3, r3, #24
 8001946:	b2db      	uxtb	r3, r3
 8001948:	75fb      	strb	r3, [r7, #23]

    data[4] = (uint8_t)(input_mode & 0xFF);
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	b2db      	uxtb	r3, r3
 800194e:	763b      	strb	r3, [r7, #24]
    data[5] = (uint8_t)((input_mode >> 8) & 0xFF);
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	0a1b      	lsrs	r3, r3, #8
 8001954:	b2db      	uxtb	r3, r3
 8001956:	767b      	strb	r3, [r7, #25]
    data[6] = (uint8_t)((input_mode >> 16) & 0xFF);
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	0c1b      	lsrs	r3, r3, #16
 800195c:	b2db      	uxtb	r3, r3
 800195e:	76bb      	strb	r3, [r7, #26]
    data[7] = (uint8_t)((input_mode >> 24) & 0xFF);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	0e1b      	lsrs	r3, r3, #24
 8001964:	b2db      	uxtb	r3, r3
 8001966:	76fb      	strb	r3, [r7, #27]

    uint16_t id = odrive_build_id(od->node_id, CMD_SET_CONTROLLER_MODE);
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	791b      	ldrb	r3, [r3, #4]
 800196c:	210b      	movs	r1, #11
 800196e:	4618      	mov	r0, r3
 8001970:	f7ff ff72 	bl	8001858 <odrive_build_id>
 8001974:	4603      	mov	r3, r0
 8001976:	83fb      	strh	r3, [r7, #30]
    fdcanx_send_data(od->hcan, id, data, 8);
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	6818      	ldr	r0, [r3, #0]
 800197c:	f107 0214 	add.w	r2, r7, #20
 8001980:	8bf9      	ldrh	r1, [r7, #30]
 8001982:	2308      	movs	r3, #8
 8001984:	f7fe fffa 	bl	800097c <fdcanx_send_data>
}
 8001988:	bf00      	nop
 800198a:	3720      	adds	r7, #32
 800198c:	46bd      	mov	sp, r7
 800198e:	bd80      	pop	{r7, pc}

08001990 <odrive_can_set_input_torque>:

void odrive_can_set_input_torque(ODriveCan *od, float tau_nm) {
 8001990:	b580      	push	{r7, lr}
 8001992:	b086      	sub	sp, #24
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
 8001998:	ed87 0a00 	vstr	s0, [r7]
    uint8_t data[8] = {0};
 800199c:	f107 030c 	add.w	r3, r7, #12
 80019a0:	2200      	movs	r2, #0
 80019a2:	601a      	str	r2, [r3, #0]
 80019a4:	605a      	str	r2, [r3, #4]
    union { float f; uint8_t b[4]; } u;
    u.f = tau_nm;
 80019a6:	683b      	ldr	r3, [r7, #0]
 80019a8:	60bb      	str	r3, [r7, #8]

    data[0] = u.b[0];
 80019aa:	7a3b      	ldrb	r3, [r7, #8]
 80019ac:	733b      	strb	r3, [r7, #12]
    data[1] = u.b[1];
 80019ae:	7a7b      	ldrb	r3, [r7, #9]
 80019b0:	737b      	strb	r3, [r7, #13]
    data[2] = u.b[2];
 80019b2:	7abb      	ldrb	r3, [r7, #10]
 80019b4:	73bb      	strb	r3, [r7, #14]
    data[3] = u.b[3];
 80019b6:	7afb      	ldrb	r3, [r7, #11]
 80019b8:	73fb      	strb	r3, [r7, #15]

    uint16_t id = odrive_build_id(od->node_id, CMD_SET_INPUT_TORQUE);
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	791b      	ldrb	r3, [r3, #4]
 80019be:	210e      	movs	r1, #14
 80019c0:	4618      	mov	r0, r3
 80019c2:	f7ff ff49 	bl	8001858 <odrive_build_id>
 80019c6:	4603      	mov	r3, r0
 80019c8:	82fb      	strh	r3, [r7, #22]
    fdcanx_send_data(od->hcan, id, data, 4);
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	6818      	ldr	r0, [r3, #0]
 80019ce:	f107 020c 	add.w	r2, r7, #12
 80019d2:	8af9      	ldrh	r1, [r7, #22]
 80019d4:	2304      	movs	r3, #4
 80019d6:	f7fe ffd1 	bl	800097c <fdcanx_send_data>
}
 80019da:	bf00      	nop
 80019dc:	3718      	adds	r7, #24
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}
	...

080019e4 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi2_rx;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80019e8:	4b28      	ldr	r3, [pc, #160]	@ (8001a8c <MX_SPI1_Init+0xa8>)
 80019ea:	4a29      	ldr	r2, [pc, #164]	@ (8001a90 <MX_SPI1_Init+0xac>)
 80019ec:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80019ee:	4b27      	ldr	r3, [pc, #156]	@ (8001a8c <MX_SPI1_Init+0xa8>)
 80019f0:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80019f4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80019f6:	4b25      	ldr	r3, [pc, #148]	@ (8001a8c <MX_SPI1_Init+0xa8>)
 80019f8:	2200      	movs	r2, #0
 80019fa:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80019fc:	4b23      	ldr	r3, [pc, #140]	@ (8001a8c <MX_SPI1_Init+0xa8>)
 80019fe:	2207      	movs	r2, #7
 8001a00:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a02:	4b22      	ldr	r3, [pc, #136]	@ (8001a8c <MX_SPI1_Init+0xa8>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001a08:	4b20      	ldr	r3, [pc, #128]	@ (8001a8c <MX_SPI1_Init+0xa8>)
 8001a0a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001a0e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001a10:	4b1e      	ldr	r3, [pc, #120]	@ (8001a8c <MX_SPI1_Init+0xa8>)
 8001a12:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001a16:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8001a18:	4b1c      	ldr	r3, [pc, #112]	@ (8001a8c <MX_SPI1_Init+0xa8>)
 8001a1a:	f04f 42c0 	mov.w	r2, #1610612736	@ 0x60000000
 8001a1e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a20:	4b1a      	ldr	r3, [pc, #104]	@ (8001a8c <MX_SPI1_Init+0xa8>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a26:	4b19      	ldr	r3, [pc, #100]	@ (8001a8c <MX_SPI1_Init+0xa8>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a2c:	4b17      	ldr	r3, [pc, #92]	@ (8001a8c <MX_SPI1_Init+0xa8>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8001a32:	4b16      	ldr	r3, [pc, #88]	@ (8001a8c <MX_SPI1_Init+0xa8>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001a38:	4b14      	ldr	r3, [pc, #80]	@ (8001a8c <MX_SPI1_Init+0xa8>)
 8001a3a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001a3e:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001a40:	4b12      	ldr	r3, [pc, #72]	@ (8001a8c <MX_SPI1_Init+0xa8>)
 8001a42:	2200      	movs	r2, #0
 8001a44:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001a46:	4b11      	ldr	r3, [pc, #68]	@ (8001a8c <MX_SPI1_Init+0xa8>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001a4c:	4b0f      	ldr	r3, [pc, #60]	@ (8001a8c <MX_SPI1_Init+0xa8>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001a52:	4b0e      	ldr	r3, [pc, #56]	@ (8001a8c <MX_SPI1_Init+0xa8>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001a58:	4b0c      	ldr	r3, [pc, #48]	@ (8001a8c <MX_SPI1_Init+0xa8>)
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001a5e:	4b0b      	ldr	r3, [pc, #44]	@ (8001a8c <MX_SPI1_Init+0xa8>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001a64:	4b09      	ldr	r3, [pc, #36]	@ (8001a8c <MX_SPI1_Init+0xa8>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001a6a:	4b08      	ldr	r3, [pc, #32]	@ (8001a8c <MX_SPI1_Init+0xa8>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001a70:	4b06      	ldr	r3, [pc, #24]	@ (8001a8c <MX_SPI1_Init+0xa8>)
 8001a72:	2200      	movs	r2, #0
 8001a74:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001a76:	4805      	ldr	r0, [pc, #20]	@ (8001a8c <MX_SPI1_Init+0xa8>)
 8001a78:	f007 face 	bl	8009018 <HAL_SPI_Init>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d001      	beq.n	8001a86 <MX_SPI1_Init+0xa2>
  {
    Error_Handler();
 8001a82:	f7ff fee3 	bl	800184c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001a86:	bf00      	nop
 8001a88:	bd80      	pop	{r7, pc}
 8001a8a:	bf00      	nop
 8001a8c:	2400046c 	.word	0x2400046c
 8001a90:	40013000 	.word	0x40013000

08001a94 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001a98:	4b28      	ldr	r3, [pc, #160]	@ (8001b3c <MX_SPI2_Init+0xa8>)
 8001a9a:	4a29      	ldr	r2, [pc, #164]	@ (8001b40 <MX_SPI2_Init+0xac>)
 8001a9c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001a9e:	4b27      	ldr	r3, [pc, #156]	@ (8001b3c <MX_SPI2_Init+0xa8>)
 8001aa0:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001aa4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001aa6:	4b25      	ldr	r3, [pc, #148]	@ (8001b3c <MX_SPI2_Init+0xa8>)
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001aac:	4b23      	ldr	r3, [pc, #140]	@ (8001b3c <MX_SPI2_Init+0xa8>)
 8001aae:	2207      	movs	r2, #7
 8001ab0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001ab2:	4b22      	ldr	r3, [pc, #136]	@ (8001b3c <MX_SPI2_Init+0xa8>)
 8001ab4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001ab8:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001aba:	4b20      	ldr	r3, [pc, #128]	@ (8001b3c <MX_SPI2_Init+0xa8>)
 8001abc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001ac0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001ac2:	4b1e      	ldr	r3, [pc, #120]	@ (8001b3c <MX_SPI2_Init+0xa8>)
 8001ac4:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001ac8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001aca:	4b1c      	ldr	r3, [pc, #112]	@ (8001b3c <MX_SPI2_Init+0xa8>)
 8001acc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001ad0:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001ad2:	4b1a      	ldr	r3, [pc, #104]	@ (8001b3c <MX_SPI2_Init+0xa8>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001ad8:	4b18      	ldr	r3, [pc, #96]	@ (8001b3c <MX_SPI2_Init+0xa8>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ade:	4b17      	ldr	r3, [pc, #92]	@ (8001b3c <MX_SPI2_Init+0xa8>)
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8001ae4:	4b15      	ldr	r3, [pc, #84]	@ (8001b3c <MX_SPI2_Init+0xa8>)
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001aea:	4b14      	ldr	r3, [pc, #80]	@ (8001b3c <MX_SPI2_Init+0xa8>)
 8001aec:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001af0:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001af2:	4b12      	ldr	r3, [pc, #72]	@ (8001b3c <MX_SPI2_Init+0xa8>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001af8:	4b10      	ldr	r3, [pc, #64]	@ (8001b3c <MX_SPI2_Init+0xa8>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001afe:	4b0f      	ldr	r3, [pc, #60]	@ (8001b3c <MX_SPI2_Init+0xa8>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001b04:	4b0d      	ldr	r3, [pc, #52]	@ (8001b3c <MX_SPI2_Init+0xa8>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001b0a:	4b0c      	ldr	r3, [pc, #48]	@ (8001b3c <MX_SPI2_Init+0xa8>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001b10:	4b0a      	ldr	r3, [pc, #40]	@ (8001b3c <MX_SPI2_Init+0xa8>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001b16:	4b09      	ldr	r3, [pc, #36]	@ (8001b3c <MX_SPI2_Init+0xa8>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001b1c:	4b07      	ldr	r3, [pc, #28]	@ (8001b3c <MX_SPI2_Init+0xa8>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001b22:	4b06      	ldr	r3, [pc, #24]	@ (8001b3c <MX_SPI2_Init+0xa8>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001b28:	4804      	ldr	r0, [pc, #16]	@ (8001b3c <MX_SPI2_Init+0xa8>)
 8001b2a:	f007 fa75 	bl	8009018 <HAL_SPI_Init>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d001      	beq.n	8001b38 <MX_SPI2_Init+0xa4>
  {
    Error_Handler();
 8001b34:	f7ff fe8a 	bl	800184c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001b38:	bf00      	nop
 8001b3a:	bd80      	pop	{r7, pc}
 8001b3c:	240004f4 	.word	0x240004f4
 8001b40:	40003800 	.word	0x40003800

08001b44 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b0bc      	sub	sp, #240	@ 0xf0
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b4c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001b50:	2200      	movs	r2, #0
 8001b52:	601a      	str	r2, [r3, #0]
 8001b54:	605a      	str	r2, [r3, #4]
 8001b56:	609a      	str	r2, [r3, #8]
 8001b58:	60da      	str	r2, [r3, #12]
 8001b5a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001b5c:	f107 0320 	add.w	r3, r7, #32
 8001b60:	22b8      	movs	r2, #184	@ 0xb8
 8001b62:	2100      	movs	r1, #0
 8001b64:	4618      	mov	r0, r3
 8001b66:	f00b faf0 	bl	800d14a <memset>
  if(spiHandle->Instance==SPI1)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	4aa2      	ldr	r2, [pc, #648]	@ (8001df8 <HAL_SPI_MspInit+0x2b4>)
 8001b70:	4293      	cmp	r3, r2
 8001b72:	d169      	bne.n	8001c48 <HAL_SPI_MspInit+0x104>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8001b74:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001b78:	f04f 0300 	mov.w	r3, #0
 8001b7c:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8001b80:	2300      	movs	r3, #0
 8001b82:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001b84:	f107 0320 	add.w	r3, r7, #32
 8001b88:	4618      	mov	r0, r3
 8001b8a:	f005 fc83 	bl	8007494 <HAL_RCCEx_PeriphCLKConfig>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d001      	beq.n	8001b98 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8001b94:	f7ff fe5a 	bl	800184c <Error_Handler>
    }

    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001b98:	4b98      	ldr	r3, [pc, #608]	@ (8001dfc <HAL_SPI_MspInit+0x2b8>)
 8001b9a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001b9e:	4a97      	ldr	r2, [pc, #604]	@ (8001dfc <HAL_SPI_MspInit+0x2b8>)
 8001ba0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001ba4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001ba8:	4b94      	ldr	r3, [pc, #592]	@ (8001dfc <HAL_SPI_MspInit+0x2b8>)
 8001baa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001bae:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001bb2:	61fb      	str	r3, [r7, #28]
 8001bb4:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001bb6:	4b91      	ldr	r3, [pc, #580]	@ (8001dfc <HAL_SPI_MspInit+0x2b8>)
 8001bb8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001bbc:	4a8f      	ldr	r2, [pc, #572]	@ (8001dfc <HAL_SPI_MspInit+0x2b8>)
 8001bbe:	f043 0308 	orr.w	r3, r3, #8
 8001bc2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001bc6:	4b8d      	ldr	r3, [pc, #564]	@ (8001dfc <HAL_SPI_MspInit+0x2b8>)
 8001bc8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001bcc:	f003 0308 	and.w	r3, r3, #8
 8001bd0:	61bb      	str	r3, [r7, #24]
 8001bd2:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bd4:	4b89      	ldr	r3, [pc, #548]	@ (8001dfc <HAL_SPI_MspInit+0x2b8>)
 8001bd6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001bda:	4a88      	ldr	r2, [pc, #544]	@ (8001dfc <HAL_SPI_MspInit+0x2b8>)
 8001bdc:	f043 0302 	orr.w	r3, r3, #2
 8001be0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001be4:	4b85      	ldr	r3, [pc, #532]	@ (8001dfc <HAL_SPI_MspInit+0x2b8>)
 8001be6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001bea:	f003 0302 	and.w	r3, r3, #2
 8001bee:	617b      	str	r3, [r7, #20]
 8001bf0:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PD7     ------> SPI1_MOSI
    PB3(JTDO/TRACESWO)     ------> SPI1_SCK
    PB4(NJTRST)     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001bf2:	2380      	movs	r3, #128	@ 0x80
 8001bf4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bf8:	2302      	movs	r3, #2
 8001bfa:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c04:	2303      	movs	r3, #3
 8001c06:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001c0a:	2305      	movs	r3, #5
 8001c0c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c10:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001c14:	4619      	mov	r1, r3
 8001c16:	487a      	ldr	r0, [pc, #488]	@ (8001e00 <HAL_SPI_MspInit+0x2bc>)
 8001c18:	f004 fada 	bl	80061d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8001c1c:	2318      	movs	r3, #24
 8001c1e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c22:	2302      	movs	r3, #2
 8001c24:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c2e:	2303      	movs	r3, #3
 8001c30:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001c34:	2305      	movs	r3, #5
 8001c36:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c3a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001c3e:	4619      	mov	r1, r3
 8001c40:	4870      	ldr	r0, [pc, #448]	@ (8001e04 <HAL_SPI_MspInit+0x2c0>)
 8001c42:	f004 fac5 	bl	80061d0 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001c46:	e0d3      	b.n	8001df0 <HAL_SPI_MspInit+0x2ac>
  else if(spiHandle->Instance==SPI2)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4a6e      	ldr	r2, [pc, #440]	@ (8001e08 <HAL_SPI_MspInit+0x2c4>)
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	f040 80ce 	bne.w	8001df0 <HAL_SPI_MspInit+0x2ac>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8001c54:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001c58:	f04f 0300 	mov.w	r3, #0
 8001c5c:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8001c60:	2300      	movs	r3, #0
 8001c62:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001c64:	f107 0320 	add.w	r3, r7, #32
 8001c68:	4618      	mov	r0, r3
 8001c6a:	f005 fc13 	bl	8007494 <HAL_RCCEx_PeriphCLKConfig>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d001      	beq.n	8001c78 <HAL_SPI_MspInit+0x134>
      Error_Handler();
 8001c74:	f7ff fdea 	bl	800184c <Error_Handler>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001c78:	4b60      	ldr	r3, [pc, #384]	@ (8001dfc <HAL_SPI_MspInit+0x2b8>)
 8001c7a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001c7e:	4a5f      	ldr	r2, [pc, #380]	@ (8001dfc <HAL_SPI_MspInit+0x2b8>)
 8001c80:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c84:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001c88:	4b5c      	ldr	r3, [pc, #368]	@ (8001dfc <HAL_SPI_MspInit+0x2b8>)
 8001c8a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001c8e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c92:	613b      	str	r3, [r7, #16]
 8001c94:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c96:	4b59      	ldr	r3, [pc, #356]	@ (8001dfc <HAL_SPI_MspInit+0x2b8>)
 8001c98:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c9c:	4a57      	ldr	r2, [pc, #348]	@ (8001dfc <HAL_SPI_MspInit+0x2b8>)
 8001c9e:	f043 0304 	orr.w	r3, r3, #4
 8001ca2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001ca6:	4b55      	ldr	r3, [pc, #340]	@ (8001dfc <HAL_SPI_MspInit+0x2b8>)
 8001ca8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001cac:	f003 0304 	and.w	r3, r3, #4
 8001cb0:	60fb      	str	r3, [r7, #12]
 8001cb2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cb4:	4b51      	ldr	r3, [pc, #324]	@ (8001dfc <HAL_SPI_MspInit+0x2b8>)
 8001cb6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001cba:	4a50      	ldr	r2, [pc, #320]	@ (8001dfc <HAL_SPI_MspInit+0x2b8>)
 8001cbc:	f043 0302 	orr.w	r3, r3, #2
 8001cc0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001cc4:	4b4d      	ldr	r3, [pc, #308]	@ (8001dfc <HAL_SPI_MspInit+0x2b8>)
 8001cc6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001cca:	f003 0302 	and.w	r3, r3, #2
 8001cce:	60bb      	str	r3, [r7, #8]
 8001cd0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8001cd2:	2306      	movs	r3, #6
 8001cd4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cd8:	2302      	movs	r3, #2
 8001cda:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ce4:	2303      	movs	r3, #3
 8001ce6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001cea:	2305      	movs	r3, #5
 8001cec:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cf0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001cf4:	4619      	mov	r1, r3
 8001cf6:	4845      	ldr	r0, [pc, #276]	@ (8001e0c <HAL_SPI_MspInit+0x2c8>)
 8001cf8:	f004 fa6a 	bl	80061d0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001cfc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d00:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d04:	2302      	movs	r3, #2
 8001d06:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d10:	2303      	movs	r3, #3
 8001d12:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001d16:	2305      	movs	r3, #5
 8001d18:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d1c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001d20:	4619      	mov	r1, r3
 8001d22:	4838      	ldr	r0, [pc, #224]	@ (8001e04 <HAL_SPI_MspInit+0x2c0>)
 8001d24:	f004 fa54 	bl	80061d0 <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Stream0;
 8001d28:	4b39      	ldr	r3, [pc, #228]	@ (8001e10 <HAL_SPI_MspInit+0x2cc>)
 8001d2a:	4a3a      	ldr	r2, [pc, #232]	@ (8001e14 <HAL_SPI_MspInit+0x2d0>)
 8001d2c:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_SPI2_RX;
 8001d2e:	4b38      	ldr	r3, [pc, #224]	@ (8001e10 <HAL_SPI_MspInit+0x2cc>)
 8001d30:	2227      	movs	r2, #39	@ 0x27
 8001d32:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001d34:	4b36      	ldr	r3, [pc, #216]	@ (8001e10 <HAL_SPI_MspInit+0x2cc>)
 8001d36:	2200      	movs	r2, #0
 8001d38:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d3a:	4b35      	ldr	r3, [pc, #212]	@ (8001e10 <HAL_SPI_MspInit+0x2cc>)
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001d40:	4b33      	ldr	r3, [pc, #204]	@ (8001e10 <HAL_SPI_MspInit+0x2cc>)
 8001d42:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001d46:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001d48:	4b31      	ldr	r3, [pc, #196]	@ (8001e10 <HAL_SPI_MspInit+0x2cc>)
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001d4e:	4b30      	ldr	r3, [pc, #192]	@ (8001e10 <HAL_SPI_MspInit+0x2cc>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8001d54:	4b2e      	ldr	r3, [pc, #184]	@ (8001e10 <HAL_SPI_MspInit+0x2cc>)
 8001d56:	2200      	movs	r2, #0
 8001d58:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001d5a:	4b2d      	ldr	r3, [pc, #180]	@ (8001e10 <HAL_SPI_MspInit+0x2cc>)
 8001d5c:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001d60:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001d62:	4b2b      	ldr	r3, [pc, #172]	@ (8001e10 <HAL_SPI_MspInit+0x2cc>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8001d68:	4829      	ldr	r0, [pc, #164]	@ (8001e10 <HAL_SPI_MspInit+0x2cc>)
 8001d6a:	f000 fe41 	bl	80029f0 <HAL_DMA_Init>
 8001d6e:	4603      	mov	r3, r0
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d001      	beq.n	8001d78 <HAL_SPI_MspInit+0x234>
      Error_Handler();
 8001d74:	f7ff fd6a 	bl	800184c <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi2_rx);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	4a25      	ldr	r2, [pc, #148]	@ (8001e10 <HAL_SPI_MspInit+0x2cc>)
 8001d7c:	67da      	str	r2, [r3, #124]	@ 0x7c
 8001d7e:	4a24      	ldr	r2, [pc, #144]	@ (8001e10 <HAL_SPI_MspInit+0x2cc>)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_spi2_tx.Instance = DMA1_Stream1;
 8001d84:	4b24      	ldr	r3, [pc, #144]	@ (8001e18 <HAL_SPI_MspInit+0x2d4>)
 8001d86:	4a25      	ldr	r2, [pc, #148]	@ (8001e1c <HAL_SPI_MspInit+0x2d8>)
 8001d88:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 8001d8a:	4b23      	ldr	r3, [pc, #140]	@ (8001e18 <HAL_SPI_MspInit+0x2d4>)
 8001d8c:	2228      	movs	r2, #40	@ 0x28
 8001d8e:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001d90:	4b21      	ldr	r3, [pc, #132]	@ (8001e18 <HAL_SPI_MspInit+0x2d4>)
 8001d92:	2240      	movs	r2, #64	@ 0x40
 8001d94:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d96:	4b20      	ldr	r3, [pc, #128]	@ (8001e18 <HAL_SPI_MspInit+0x2d4>)
 8001d98:	2200      	movs	r2, #0
 8001d9a:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001d9c:	4b1e      	ldr	r3, [pc, #120]	@ (8001e18 <HAL_SPI_MspInit+0x2d4>)
 8001d9e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001da2:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001da4:	4b1c      	ldr	r3, [pc, #112]	@ (8001e18 <HAL_SPI_MspInit+0x2d4>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001daa:	4b1b      	ldr	r3, [pc, #108]	@ (8001e18 <HAL_SPI_MspInit+0x2d4>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8001db0:	4b19      	ldr	r3, [pc, #100]	@ (8001e18 <HAL_SPI_MspInit+0x2d4>)
 8001db2:	2200      	movs	r2, #0
 8001db4:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8001db6:	4b18      	ldr	r3, [pc, #96]	@ (8001e18 <HAL_SPI_MspInit+0x2d4>)
 8001db8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001dbc:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001dbe:	4b16      	ldr	r3, [pc, #88]	@ (8001e18 <HAL_SPI_MspInit+0x2d4>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8001dc4:	4814      	ldr	r0, [pc, #80]	@ (8001e18 <HAL_SPI_MspInit+0x2d4>)
 8001dc6:	f000 fe13 	bl	80029f0 <HAL_DMA_Init>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d001      	beq.n	8001dd4 <HAL_SPI_MspInit+0x290>
      Error_Handler();
 8001dd0:	f7ff fd3c 	bl	800184c <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	4a10      	ldr	r2, [pc, #64]	@ (8001e18 <HAL_SPI_MspInit+0x2d4>)
 8001dd8:	679a      	str	r2, [r3, #120]	@ 0x78
 8001dda:	4a0f      	ldr	r2, [pc, #60]	@ (8001e18 <HAL_SPI_MspInit+0x2d4>)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 8001de0:	2200      	movs	r2, #0
 8001de2:	2105      	movs	r1, #5
 8001de4:	2024      	movs	r0, #36	@ 0x24
 8001de6:	f000 fdce 	bl	8002986 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8001dea:	2024      	movs	r0, #36	@ 0x24
 8001dec:	f000 fde5 	bl	80029ba <HAL_NVIC_EnableIRQ>
}
 8001df0:	bf00      	nop
 8001df2:	37f0      	adds	r7, #240	@ 0xf0
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bd80      	pop	{r7, pc}
 8001df8:	40013000 	.word	0x40013000
 8001dfc:	58024400 	.word	0x58024400
 8001e00:	58020c00 	.word	0x58020c00
 8001e04:	58020400 	.word	0x58020400
 8001e08:	40003800 	.word	0x40003800
 8001e0c:	58020800 	.word	0x58020800
 8001e10:	2400057c 	.word	0x2400057c
 8001e14:	40020010 	.word	0x40020010
 8001e18:	240005f4 	.word	0x240005f4
 8001e1c:	40020028 	.word	0x40020028

08001e20 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e20:	b480      	push	{r7}
 8001e22:	b083      	sub	sp, #12
 8001e24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e26:	4b0a      	ldr	r3, [pc, #40]	@ (8001e50 <HAL_MspInit+0x30>)
 8001e28:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001e2c:	4a08      	ldr	r2, [pc, #32]	@ (8001e50 <HAL_MspInit+0x30>)
 8001e2e:	f043 0302 	orr.w	r3, r3, #2
 8001e32:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001e36:	4b06      	ldr	r3, [pc, #24]	@ (8001e50 <HAL_MspInit+0x30>)
 8001e38:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001e3c:	f003 0302 	and.w	r3, r3, #2
 8001e40:	607b      	str	r3, [r7, #4]
 8001e42:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e44:	bf00      	nop
 8001e46:	370c      	adds	r7, #12
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4e:	4770      	bx	lr
 8001e50:	58024400 	.word	0x58024400

08001e54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e54:	b480      	push	{r7}
 8001e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001e58:	bf00      	nop
 8001e5a:	e7fd      	b.n	8001e58 <NMI_Handler+0x4>

08001e5c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e60:	bf00      	nop
 8001e62:	e7fd      	b.n	8001e60 <HardFault_Handler+0x4>

08001e64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e64:	b480      	push	{r7}
 8001e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e68:	bf00      	nop
 8001e6a:	e7fd      	b.n	8001e68 <MemManage_Handler+0x4>

08001e6c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e70:	bf00      	nop
 8001e72:	e7fd      	b.n	8001e70 <BusFault_Handler+0x4>

08001e74 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e74:	b480      	push	{r7}
 8001e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e78:	bf00      	nop
 8001e7a:	e7fd      	b.n	8001e78 <UsageFault_Handler+0x4>

08001e7c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e80:	bf00      	nop
 8001e82:	46bd      	mov	sp, r7
 8001e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e88:	4770      	bx	lr

08001e8a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e8a:	b480      	push	{r7}
 8001e8c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e8e:	bf00      	nop
 8001e90:	46bd      	mov	sp, r7
 8001e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e96:	4770      	bx	lr

08001e98 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e9c:	bf00      	nop
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea4:	4770      	bx	lr

08001ea6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ea6:	b580      	push	{r7, lr}
 8001ea8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001eaa:	f000 fc37 	bl	800271c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001eae:	bf00      	nop
 8001eb0:	bd80      	pop	{r7, pc}
	...

08001eb4 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8001eb8:	4802      	ldr	r0, [pc, #8]	@ (8001ec4 <DMA1_Stream0_IRQHandler+0x10>)
 8001eba:	f001 fe55 	bl	8003b68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8001ebe:	bf00      	nop
 8001ec0:	bd80      	pop	{r7, pc}
 8001ec2:	bf00      	nop
 8001ec4:	2400057c 	.word	0x2400057c

08001ec8 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8001ecc:	4802      	ldr	r0, [pc, #8]	@ (8001ed8 <DMA1_Stream1_IRQHandler+0x10>)
 8001ece:	f001 fe4b 	bl	8003b68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8001ed2:	bf00      	nop
 8001ed4:	bd80      	pop	{r7, pc}
 8001ed6:	bf00      	nop
 8001ed8:	240005f4 	.word	0x240005f4

08001edc <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8001ee0:	4802      	ldr	r0, [pc, #8]	@ (8001eec <FDCAN1_IT0_IRQHandler+0x10>)
 8001ee2:	f003 fc67 	bl	80057b4 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8001ee6:	bf00      	nop
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	bf00      	nop
 8001eec:	24000210 	.word	0x24000210

08001ef0 <FDCAN1_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 1.
  */
void FDCAN1_IT1_IRQHandler(void)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 0 */

  /* USER CODE END FDCAN1_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8001ef4:	4802      	ldr	r0, [pc, #8]	@ (8001f00 <FDCAN1_IT1_IRQHandler+0x10>)
 8001ef6:	f003 fc5d 	bl	80057b4 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 1 */

  /* USER CODE END FDCAN1_IT1_IRQn 1 */
}
 8001efa:	bf00      	nop
 8001efc:	bd80      	pop	{r7, pc}
 8001efe:	bf00      	nop
 8001f00:	24000210 	.word	0x24000210

08001f04 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001f08:	4802      	ldr	r0, [pc, #8]	@ (8001f14 <TIM2_IRQHandler+0x10>)
 8001f0a:	f008 f8c3 	bl	800a094 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001f0e:	bf00      	nop
 8001f10:	bd80      	pop	{r7, pc}
 8001f12:	bf00      	nop
 8001f14:	24000670 	.word	0x24000670

08001f18 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8001f1c:	4802      	ldr	r0, [pc, #8]	@ (8001f28 <SPI2_IRQHandler+0x10>)
 8001f1e:	f007 fcd9 	bl	80098d4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8001f22:	bf00      	nop
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	240004f4 	.word	0x240004f4

08001f2c <USART10_IRQHandler>:

/**
  * @brief This function handles USART10 global interrupt.
  */
void USART10_IRQHandler(void)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART10_IRQn 0 */

  /* USER CODE END USART10_IRQn 0 */
  HAL_UART_IRQHandler(&huart10);
 8001f30:	4802      	ldr	r0, [pc, #8]	@ (8001f3c <USART10_IRQHandler+0x10>)
 8001f32:	f008 fdb9 	bl	800aaa8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART10_IRQn 1 */

  /* USER CODE END USART10_IRQn 1 */
}
 8001f36:	bf00      	nop
 8001f38:	bd80      	pop	{r7, pc}
 8001f3a:	bf00      	nop
 8001f3c:	24000750 	.word	0x24000750

08001f40 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001f40:	b480      	push	{r7}
 8001f42:	af00      	add	r7, sp, #0
  return 1;
 8001f44:	2301      	movs	r3, #1
}
 8001f46:	4618      	mov	r0, r3
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4e:	4770      	bx	lr

08001f50 <_kill>:

int _kill(int pid, int sig)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b082      	sub	sp, #8
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
 8001f58:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001f5a:	f00b f949 	bl	800d1f0 <__errno>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	2216      	movs	r2, #22
 8001f62:	601a      	str	r2, [r3, #0]
  return -1;
 8001f64:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f68:	4618      	mov	r0, r3
 8001f6a:	3708      	adds	r7, #8
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	bd80      	pop	{r7, pc}

08001f70 <_exit>:

void _exit (int status)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b082      	sub	sp, #8
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001f78:	f04f 31ff 	mov.w	r1, #4294967295
 8001f7c:	6878      	ldr	r0, [r7, #4]
 8001f7e:	f7ff ffe7 	bl	8001f50 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001f82:	bf00      	nop
 8001f84:	e7fd      	b.n	8001f82 <_exit+0x12>

08001f86 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f86:	b580      	push	{r7, lr}
 8001f88:	b086      	sub	sp, #24
 8001f8a:	af00      	add	r7, sp, #0
 8001f8c:	60f8      	str	r0, [r7, #12]
 8001f8e:	60b9      	str	r1, [r7, #8]
 8001f90:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f92:	2300      	movs	r3, #0
 8001f94:	617b      	str	r3, [r7, #20]
 8001f96:	e00a      	b.n	8001fae <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001f98:	f3af 8000 	nop.w
 8001f9c:	4601      	mov	r1, r0
 8001f9e:	68bb      	ldr	r3, [r7, #8]
 8001fa0:	1c5a      	adds	r2, r3, #1
 8001fa2:	60ba      	str	r2, [r7, #8]
 8001fa4:	b2ca      	uxtb	r2, r1
 8001fa6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fa8:	697b      	ldr	r3, [r7, #20]
 8001faa:	3301      	adds	r3, #1
 8001fac:	617b      	str	r3, [r7, #20]
 8001fae:	697a      	ldr	r2, [r7, #20]
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	429a      	cmp	r2, r3
 8001fb4:	dbf0      	blt.n	8001f98 <_read+0x12>
  }

  return len;
 8001fb6:	687b      	ldr	r3, [r7, #4]
}
 8001fb8:	4618      	mov	r0, r3
 8001fba:	3718      	adds	r7, #24
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bd80      	pop	{r7, pc}

08001fc0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b086      	sub	sp, #24
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	60f8      	str	r0, [r7, #12]
 8001fc8:	60b9      	str	r1, [r7, #8]
 8001fca:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fcc:	2300      	movs	r3, #0
 8001fce:	617b      	str	r3, [r7, #20]
 8001fd0:	e009      	b.n	8001fe6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001fd2:	68bb      	ldr	r3, [r7, #8]
 8001fd4:	1c5a      	adds	r2, r3, #1
 8001fd6:	60ba      	str	r2, [r7, #8]
 8001fd8:	781b      	ldrb	r3, [r3, #0]
 8001fda:	4618      	mov	r0, r3
 8001fdc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fe0:	697b      	ldr	r3, [r7, #20]
 8001fe2:	3301      	adds	r3, #1
 8001fe4:	617b      	str	r3, [r7, #20]
 8001fe6:	697a      	ldr	r2, [r7, #20]
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	429a      	cmp	r2, r3
 8001fec:	dbf1      	blt.n	8001fd2 <_write+0x12>
  }
  return len;
 8001fee:	687b      	ldr	r3, [r7, #4]
}
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	3718      	adds	r7, #24
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bd80      	pop	{r7, pc}

08001ff8 <_close>:

int _close(int file)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	b083      	sub	sp, #12
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002000:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002004:	4618      	mov	r0, r3
 8002006:	370c      	adds	r7, #12
 8002008:	46bd      	mov	sp, r7
 800200a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200e:	4770      	bx	lr

08002010 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002010:	b480      	push	{r7}
 8002012:	b083      	sub	sp, #12
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
 8002018:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002020:	605a      	str	r2, [r3, #4]
  return 0;
 8002022:	2300      	movs	r3, #0
}
 8002024:	4618      	mov	r0, r3
 8002026:	370c      	adds	r7, #12
 8002028:	46bd      	mov	sp, r7
 800202a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202e:	4770      	bx	lr

08002030 <_isatty>:

int _isatty(int file)
{
 8002030:	b480      	push	{r7}
 8002032:	b083      	sub	sp, #12
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002038:	2301      	movs	r3, #1
}
 800203a:	4618      	mov	r0, r3
 800203c:	370c      	adds	r7, #12
 800203e:	46bd      	mov	sp, r7
 8002040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002044:	4770      	bx	lr

08002046 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002046:	b480      	push	{r7}
 8002048:	b085      	sub	sp, #20
 800204a:	af00      	add	r7, sp, #0
 800204c:	60f8      	str	r0, [r7, #12]
 800204e:	60b9      	str	r1, [r7, #8]
 8002050:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002052:	2300      	movs	r3, #0
}
 8002054:	4618      	mov	r0, r3
 8002056:	3714      	adds	r7, #20
 8002058:	46bd      	mov	sp, r7
 800205a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205e:	4770      	bx	lr

08002060 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b086      	sub	sp, #24
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002068:	4a14      	ldr	r2, [pc, #80]	@ (80020bc <_sbrk+0x5c>)
 800206a:	4b15      	ldr	r3, [pc, #84]	@ (80020c0 <_sbrk+0x60>)
 800206c:	1ad3      	subs	r3, r2, r3
 800206e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002070:	697b      	ldr	r3, [r7, #20]
 8002072:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002074:	4b13      	ldr	r3, [pc, #76]	@ (80020c4 <_sbrk+0x64>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	2b00      	cmp	r3, #0
 800207a:	d102      	bne.n	8002082 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800207c:	4b11      	ldr	r3, [pc, #68]	@ (80020c4 <_sbrk+0x64>)
 800207e:	4a12      	ldr	r2, [pc, #72]	@ (80020c8 <_sbrk+0x68>)
 8002080:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002082:	4b10      	ldr	r3, [pc, #64]	@ (80020c4 <_sbrk+0x64>)
 8002084:	681a      	ldr	r2, [r3, #0]
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	4413      	add	r3, r2
 800208a:	693a      	ldr	r2, [r7, #16]
 800208c:	429a      	cmp	r2, r3
 800208e:	d207      	bcs.n	80020a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002090:	f00b f8ae 	bl	800d1f0 <__errno>
 8002094:	4603      	mov	r3, r0
 8002096:	220c      	movs	r2, #12
 8002098:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800209a:	f04f 33ff 	mov.w	r3, #4294967295
 800209e:	e009      	b.n	80020b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80020a0:	4b08      	ldr	r3, [pc, #32]	@ (80020c4 <_sbrk+0x64>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80020a6:	4b07      	ldr	r3, [pc, #28]	@ (80020c4 <_sbrk+0x64>)
 80020a8:	681a      	ldr	r2, [r3, #0]
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	4413      	add	r3, r2
 80020ae:	4a05      	ldr	r2, [pc, #20]	@ (80020c4 <_sbrk+0x64>)
 80020b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80020b2:	68fb      	ldr	r3, [r7, #12]
}
 80020b4:	4618      	mov	r0, r3
 80020b6:	3718      	adds	r7, #24
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bd80      	pop	{r7, pc}
 80020bc:	24050000 	.word	0x24050000
 80020c0:	00000800 	.word	0x00000800
 80020c4:	2400066c 	.word	0x2400066c
 80020c8:	24000938 	.word	0x24000938

080020cc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80020cc:	b480      	push	{r7}
 80020ce:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80020d0:	4b3e      	ldr	r3, [pc, #248]	@ (80021cc <SystemInit+0x100>)
 80020d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020d6:	4a3d      	ldr	r2, [pc, #244]	@ (80021cc <SystemInit+0x100>)
 80020d8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80020dc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80020e0:	4b3b      	ldr	r3, [pc, #236]	@ (80021d0 <SystemInit+0x104>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f003 030f 	and.w	r3, r3, #15
 80020e8:	2b06      	cmp	r3, #6
 80020ea:	d807      	bhi.n	80020fc <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80020ec:	4b38      	ldr	r3, [pc, #224]	@ (80021d0 <SystemInit+0x104>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f023 030f 	bic.w	r3, r3, #15
 80020f4:	4a36      	ldr	r2, [pc, #216]	@ (80021d0 <SystemInit+0x104>)
 80020f6:	f043 0307 	orr.w	r3, r3, #7
 80020fa:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80020fc:	4b35      	ldr	r3, [pc, #212]	@ (80021d4 <SystemInit+0x108>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	4a34      	ldr	r2, [pc, #208]	@ (80021d4 <SystemInit+0x108>)
 8002102:	f043 0301 	orr.w	r3, r3, #1
 8002106:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002108:	4b32      	ldr	r3, [pc, #200]	@ (80021d4 <SystemInit+0x108>)
 800210a:	2200      	movs	r2, #0
 800210c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800210e:	4b31      	ldr	r3, [pc, #196]	@ (80021d4 <SystemInit+0x108>)
 8002110:	681a      	ldr	r2, [r3, #0]
 8002112:	4930      	ldr	r1, [pc, #192]	@ (80021d4 <SystemInit+0x108>)
 8002114:	4b30      	ldr	r3, [pc, #192]	@ (80021d8 <SystemInit+0x10c>)
 8002116:	4013      	ands	r3, r2
 8002118:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800211a:	4b2d      	ldr	r3, [pc, #180]	@ (80021d0 <SystemInit+0x104>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f003 0308 	and.w	r3, r3, #8
 8002122:	2b00      	cmp	r3, #0
 8002124:	d007      	beq.n	8002136 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002126:	4b2a      	ldr	r3, [pc, #168]	@ (80021d0 <SystemInit+0x104>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f023 030f 	bic.w	r3, r3, #15
 800212e:	4a28      	ldr	r2, [pc, #160]	@ (80021d0 <SystemInit+0x104>)
 8002130:	f043 0307 	orr.w	r3, r3, #7
 8002134:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8002136:	4b27      	ldr	r3, [pc, #156]	@ (80021d4 <SystemInit+0x108>)
 8002138:	2200      	movs	r2, #0
 800213a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800213c:	4b25      	ldr	r3, [pc, #148]	@ (80021d4 <SystemInit+0x108>)
 800213e:	2200      	movs	r2, #0
 8002140:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8002142:	4b24      	ldr	r3, [pc, #144]	@ (80021d4 <SystemInit+0x108>)
 8002144:	2200      	movs	r2, #0
 8002146:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8002148:	4b22      	ldr	r3, [pc, #136]	@ (80021d4 <SystemInit+0x108>)
 800214a:	4a24      	ldr	r2, [pc, #144]	@ (80021dc <SystemInit+0x110>)
 800214c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800214e:	4b21      	ldr	r3, [pc, #132]	@ (80021d4 <SystemInit+0x108>)
 8002150:	4a23      	ldr	r2, [pc, #140]	@ (80021e0 <SystemInit+0x114>)
 8002152:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8002154:	4b1f      	ldr	r3, [pc, #124]	@ (80021d4 <SystemInit+0x108>)
 8002156:	4a23      	ldr	r2, [pc, #140]	@ (80021e4 <SystemInit+0x118>)
 8002158:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800215a:	4b1e      	ldr	r3, [pc, #120]	@ (80021d4 <SystemInit+0x108>)
 800215c:	2200      	movs	r2, #0
 800215e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8002160:	4b1c      	ldr	r3, [pc, #112]	@ (80021d4 <SystemInit+0x108>)
 8002162:	4a20      	ldr	r2, [pc, #128]	@ (80021e4 <SystemInit+0x118>)
 8002164:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8002166:	4b1b      	ldr	r3, [pc, #108]	@ (80021d4 <SystemInit+0x108>)
 8002168:	2200      	movs	r2, #0
 800216a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800216c:	4b19      	ldr	r3, [pc, #100]	@ (80021d4 <SystemInit+0x108>)
 800216e:	4a1d      	ldr	r2, [pc, #116]	@ (80021e4 <SystemInit+0x118>)
 8002170:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8002172:	4b18      	ldr	r3, [pc, #96]	@ (80021d4 <SystemInit+0x108>)
 8002174:	2200      	movs	r2, #0
 8002176:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002178:	4b16      	ldr	r3, [pc, #88]	@ (80021d4 <SystemInit+0x108>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4a15      	ldr	r2, [pc, #84]	@ (80021d4 <SystemInit+0x108>)
 800217e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002182:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002184:	4b13      	ldr	r3, [pc, #76]	@ (80021d4 <SystemInit+0x108>)
 8002186:	2200      	movs	r2, #0
 8002188:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800218a:	4b12      	ldr	r3, [pc, #72]	@ (80021d4 <SystemInit+0x108>)
 800218c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002190:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002194:	2b00      	cmp	r3, #0
 8002196:	d113      	bne.n	80021c0 <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8002198:	4b0e      	ldr	r3, [pc, #56]	@ (80021d4 <SystemInit+0x108>)
 800219a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800219e:	4a0d      	ldr	r2, [pc, #52]	@ (80021d4 <SystemInit+0x108>)
 80021a0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80021a4:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80021a8:	4b0f      	ldr	r3, [pc, #60]	@ (80021e8 <SystemInit+0x11c>)
 80021aa:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80021ae:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80021b0:	4b08      	ldr	r3, [pc, #32]	@ (80021d4 <SystemInit+0x108>)
 80021b2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80021b6:	4a07      	ldr	r2, [pc, #28]	@ (80021d4 <SystemInit+0x108>)
 80021b8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80021bc:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80021c0:	bf00      	nop
 80021c2:	46bd      	mov	sp, r7
 80021c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c8:	4770      	bx	lr
 80021ca:	bf00      	nop
 80021cc:	e000ed00 	.word	0xe000ed00
 80021d0:	52002000 	.word	0x52002000
 80021d4:	58024400 	.word	0x58024400
 80021d8:	eaf6ed7f 	.word	0xeaf6ed7f
 80021dc:	02020200 	.word	0x02020200
 80021e0:	01ff0000 	.word	0x01ff0000
 80021e4:	01010280 	.word	0x01010280
 80021e8:	52004000 	.word	0x52004000

080021ec <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80021ec:	b480      	push	{r7}
 80021ee:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 80021f0:	4b09      	ldr	r3, [pc, #36]	@ (8002218 <ExitRun0Mode+0x2c>)
 80021f2:	68db      	ldr	r3, [r3, #12]
 80021f4:	4a08      	ldr	r2, [pc, #32]	@ (8002218 <ExitRun0Mode+0x2c>)
 80021f6:	f043 0302 	orr.w	r3, r3, #2
 80021fa:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80021fc:	bf00      	nop
 80021fe:	4b06      	ldr	r3, [pc, #24]	@ (8002218 <ExitRun0Mode+0x2c>)
 8002200:	685b      	ldr	r3, [r3, #4]
 8002202:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002206:	2b00      	cmp	r3, #0
 8002208:	d0f9      	beq.n	80021fe <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800220a:	bf00      	nop
 800220c:	bf00      	nop
 800220e:	46bd      	mov	sp, r7
 8002210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002214:	4770      	bx	lr
 8002216:	bf00      	nop
 8002218:	58024800 	.word	0x58024800

0800221c <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b088      	sub	sp, #32
 8002220:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002222:	f107 0310 	add.w	r3, r7, #16
 8002226:	2200      	movs	r2, #0
 8002228:	601a      	str	r2, [r3, #0]
 800222a:	605a      	str	r2, [r3, #4]
 800222c:	609a      	str	r2, [r3, #8]
 800222e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002230:	1d3b      	adds	r3, r7, #4
 8002232:	2200      	movs	r2, #0
 8002234:	601a      	str	r2, [r3, #0]
 8002236:	605a      	str	r2, [r3, #4]
 8002238:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800223a:	4b1e      	ldr	r3, [pc, #120]	@ (80022b4 <MX_TIM2_Init+0x98>)
 800223c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002240:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 239;
 8002242:	4b1c      	ldr	r3, [pc, #112]	@ (80022b4 <MX_TIM2_Init+0x98>)
 8002244:	22ef      	movs	r2, #239	@ 0xef
 8002246:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002248:	4b1a      	ldr	r3, [pc, #104]	@ (80022b4 <MX_TIM2_Init+0x98>)
 800224a:	2200      	movs	r2, #0
 800224c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 800224e:	4b19      	ldr	r3, [pc, #100]	@ (80022b4 <MX_TIM2_Init+0x98>)
 8002250:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002254:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002256:	4b17      	ldr	r3, [pc, #92]	@ (80022b4 <MX_TIM2_Init+0x98>)
 8002258:	2200      	movs	r2, #0
 800225a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800225c:	4b15      	ldr	r3, [pc, #84]	@ (80022b4 <MX_TIM2_Init+0x98>)
 800225e:	2200      	movs	r2, #0
 8002260:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002262:	4814      	ldr	r0, [pc, #80]	@ (80022b4 <MX_TIM2_Init+0x98>)
 8002264:	f007 fe39 	bl	8009eda <HAL_TIM_Base_Init>
 8002268:	4603      	mov	r3, r0
 800226a:	2b00      	cmp	r3, #0
 800226c:	d001      	beq.n	8002272 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800226e:	f7ff faed 	bl	800184c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002272:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002276:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002278:	f107 0310 	add.w	r3, r7, #16
 800227c:	4619      	mov	r1, r3
 800227e:	480d      	ldr	r0, [pc, #52]	@ (80022b4 <MX_TIM2_Init+0x98>)
 8002280:	f008 f810 	bl	800a2a4 <HAL_TIM_ConfigClockSource>
 8002284:	4603      	mov	r3, r0
 8002286:	2b00      	cmp	r3, #0
 8002288:	d001      	beq.n	800228e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800228a:	f7ff fadf 	bl	800184c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800228e:	2300      	movs	r3, #0
 8002290:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002292:	2300      	movs	r3, #0
 8002294:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002296:	1d3b      	adds	r3, r7, #4
 8002298:	4619      	mov	r1, r3
 800229a:	4806      	ldr	r0, [pc, #24]	@ (80022b4 <MX_TIM2_Init+0x98>)
 800229c:	f008 fa6c 	bl	800a778 <HAL_TIMEx_MasterConfigSynchronization>
 80022a0:	4603      	mov	r3, r0
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d001      	beq.n	80022aa <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80022a6:	f7ff fad1 	bl	800184c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80022aa:	bf00      	nop
 80022ac:	3720      	adds	r7, #32
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bd80      	pop	{r7, pc}
 80022b2:	bf00      	nop
 80022b4:	24000670 	.word	0x24000670

080022b8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b084      	sub	sp, #16
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80022c8:	d116      	bne.n	80022f8 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80022ca:	4b0d      	ldr	r3, [pc, #52]	@ (8002300 <HAL_TIM_Base_MspInit+0x48>)
 80022cc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80022d0:	4a0b      	ldr	r2, [pc, #44]	@ (8002300 <HAL_TIM_Base_MspInit+0x48>)
 80022d2:	f043 0301 	orr.w	r3, r3, #1
 80022d6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80022da:	4b09      	ldr	r3, [pc, #36]	@ (8002300 <HAL_TIM_Base_MspInit+0x48>)
 80022dc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80022e0:	f003 0301 	and.w	r3, r3, #1
 80022e4:	60fb      	str	r3, [r7, #12]
 80022e6:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80022e8:	2200      	movs	r2, #0
 80022ea:	2100      	movs	r1, #0
 80022ec:	201c      	movs	r0, #28
 80022ee:	f000 fb4a 	bl	8002986 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80022f2:	201c      	movs	r0, #28
 80022f4:	f000 fb61 	bl	80029ba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80022f8:	bf00      	nop
 80022fa:	3710      	adds	r7, #16
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bd80      	pop	{r7, pc}
 8002300:	58024400 	.word	0x58024400

08002304 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart10;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002308:	4b22      	ldr	r3, [pc, #136]	@ (8002394 <MX_USART1_UART_Init+0x90>)
 800230a:	4a23      	ldr	r2, [pc, #140]	@ (8002398 <MX_USART1_UART_Init+0x94>)
 800230c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800230e:	4b21      	ldr	r3, [pc, #132]	@ (8002394 <MX_USART1_UART_Init+0x90>)
 8002310:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002314:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002316:	4b1f      	ldr	r3, [pc, #124]	@ (8002394 <MX_USART1_UART_Init+0x90>)
 8002318:	2200      	movs	r2, #0
 800231a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800231c:	4b1d      	ldr	r3, [pc, #116]	@ (8002394 <MX_USART1_UART_Init+0x90>)
 800231e:	2200      	movs	r2, #0
 8002320:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002322:	4b1c      	ldr	r3, [pc, #112]	@ (8002394 <MX_USART1_UART_Init+0x90>)
 8002324:	2200      	movs	r2, #0
 8002326:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002328:	4b1a      	ldr	r3, [pc, #104]	@ (8002394 <MX_USART1_UART_Init+0x90>)
 800232a:	220c      	movs	r2, #12
 800232c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800232e:	4b19      	ldr	r3, [pc, #100]	@ (8002394 <MX_USART1_UART_Init+0x90>)
 8002330:	2200      	movs	r2, #0
 8002332:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002334:	4b17      	ldr	r3, [pc, #92]	@ (8002394 <MX_USART1_UART_Init+0x90>)
 8002336:	2200      	movs	r2, #0
 8002338:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800233a:	4b16      	ldr	r3, [pc, #88]	@ (8002394 <MX_USART1_UART_Init+0x90>)
 800233c:	2200      	movs	r2, #0
 800233e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002340:	4b14      	ldr	r3, [pc, #80]	@ (8002394 <MX_USART1_UART_Init+0x90>)
 8002342:	2200      	movs	r2, #0
 8002344:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002346:	4b13      	ldr	r3, [pc, #76]	@ (8002394 <MX_USART1_UART_Init+0x90>)
 8002348:	2200      	movs	r2, #0
 800234a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800234c:	4811      	ldr	r0, [pc, #68]	@ (8002394 <MX_USART1_UART_Init+0x90>)
 800234e:	f008 facd 	bl	800a8ec <HAL_UART_Init>
 8002352:	4603      	mov	r3, r0
 8002354:	2b00      	cmp	r3, #0
 8002356:	d001      	beq.n	800235c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8002358:	f7ff fa78 	bl	800184c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800235c:	2100      	movs	r1, #0
 800235e:	480d      	ldr	r0, [pc, #52]	@ (8002394 <MX_USART1_UART_Init+0x90>)
 8002360:	f00a f8b8 	bl	800c4d4 <HAL_UARTEx_SetTxFifoThreshold>
 8002364:	4603      	mov	r3, r0
 8002366:	2b00      	cmp	r3, #0
 8002368:	d001      	beq.n	800236e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800236a:	f7ff fa6f 	bl	800184c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800236e:	2100      	movs	r1, #0
 8002370:	4808      	ldr	r0, [pc, #32]	@ (8002394 <MX_USART1_UART_Init+0x90>)
 8002372:	f00a f8ed 	bl	800c550 <HAL_UARTEx_SetRxFifoThreshold>
 8002376:	4603      	mov	r3, r0
 8002378:	2b00      	cmp	r3, #0
 800237a:	d001      	beq.n	8002380 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 800237c:	f7ff fa66 	bl	800184c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002380:	4804      	ldr	r0, [pc, #16]	@ (8002394 <MX_USART1_UART_Init+0x90>)
 8002382:	f00a f86e 	bl	800c462 <HAL_UARTEx_DisableFifoMode>
 8002386:	4603      	mov	r3, r0
 8002388:	2b00      	cmp	r3, #0
 800238a:	d001      	beq.n	8002390 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 800238c:	f7ff fa5e 	bl	800184c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002390:	bf00      	nop
 8002392:	bd80      	pop	{r7, pc}
 8002394:	240006bc 	.word	0x240006bc
 8002398:	40011000 	.word	0x40011000

0800239c <MX_USART10_UART_Init>:
/* USART10 init function */

void MX_USART10_UART_Init(void)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	af00      	add	r7, sp, #0
  /* USER CODE END USART10_Init 0 */

  /* USER CODE BEGIN USART10_Init 1 */

  /* USER CODE END USART10_Init 1 */
  huart10.Instance = USART10;
 80023a0:	4b22      	ldr	r3, [pc, #136]	@ (800242c <MX_USART10_UART_Init+0x90>)
 80023a2:	4a23      	ldr	r2, [pc, #140]	@ (8002430 <MX_USART10_UART_Init+0x94>)
 80023a4:	601a      	str	r2, [r3, #0]
  huart10.Init.BaudRate = 115200;
 80023a6:	4b21      	ldr	r3, [pc, #132]	@ (800242c <MX_USART10_UART_Init+0x90>)
 80023a8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80023ac:	605a      	str	r2, [r3, #4]
  huart10.Init.WordLength = UART_WORDLENGTH_8B;
 80023ae:	4b1f      	ldr	r3, [pc, #124]	@ (800242c <MX_USART10_UART_Init+0x90>)
 80023b0:	2200      	movs	r2, #0
 80023b2:	609a      	str	r2, [r3, #8]
  huart10.Init.StopBits = UART_STOPBITS_1;
 80023b4:	4b1d      	ldr	r3, [pc, #116]	@ (800242c <MX_USART10_UART_Init+0x90>)
 80023b6:	2200      	movs	r2, #0
 80023b8:	60da      	str	r2, [r3, #12]
  huart10.Init.Parity = UART_PARITY_NONE;
 80023ba:	4b1c      	ldr	r3, [pc, #112]	@ (800242c <MX_USART10_UART_Init+0x90>)
 80023bc:	2200      	movs	r2, #0
 80023be:	611a      	str	r2, [r3, #16]
  huart10.Init.Mode = UART_MODE_TX_RX;
 80023c0:	4b1a      	ldr	r3, [pc, #104]	@ (800242c <MX_USART10_UART_Init+0x90>)
 80023c2:	220c      	movs	r2, #12
 80023c4:	615a      	str	r2, [r3, #20]
  huart10.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80023c6:	4b19      	ldr	r3, [pc, #100]	@ (800242c <MX_USART10_UART_Init+0x90>)
 80023c8:	2200      	movs	r2, #0
 80023ca:	619a      	str	r2, [r3, #24]
  huart10.Init.OverSampling = UART_OVERSAMPLING_16;
 80023cc:	4b17      	ldr	r3, [pc, #92]	@ (800242c <MX_USART10_UART_Init+0x90>)
 80023ce:	2200      	movs	r2, #0
 80023d0:	61da      	str	r2, [r3, #28]
  huart10.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80023d2:	4b16      	ldr	r3, [pc, #88]	@ (800242c <MX_USART10_UART_Init+0x90>)
 80023d4:	2200      	movs	r2, #0
 80023d6:	621a      	str	r2, [r3, #32]
  huart10.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80023d8:	4b14      	ldr	r3, [pc, #80]	@ (800242c <MX_USART10_UART_Init+0x90>)
 80023da:	2200      	movs	r2, #0
 80023dc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart10.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80023de:	4b13      	ldr	r3, [pc, #76]	@ (800242c <MX_USART10_UART_Init+0x90>)
 80023e0:	2200      	movs	r2, #0
 80023e2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart10) != HAL_OK)
 80023e4:	4811      	ldr	r0, [pc, #68]	@ (800242c <MX_USART10_UART_Init+0x90>)
 80023e6:	f008 fa81 	bl	800a8ec <HAL_UART_Init>
 80023ea:	4603      	mov	r3, r0
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d001      	beq.n	80023f4 <MX_USART10_UART_Init+0x58>
  {
    Error_Handler();
 80023f0:	f7ff fa2c 	bl	800184c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart10, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80023f4:	2100      	movs	r1, #0
 80023f6:	480d      	ldr	r0, [pc, #52]	@ (800242c <MX_USART10_UART_Init+0x90>)
 80023f8:	f00a f86c 	bl	800c4d4 <HAL_UARTEx_SetTxFifoThreshold>
 80023fc:	4603      	mov	r3, r0
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d001      	beq.n	8002406 <MX_USART10_UART_Init+0x6a>
  {
    Error_Handler();
 8002402:	f7ff fa23 	bl	800184c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart10, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002406:	2100      	movs	r1, #0
 8002408:	4808      	ldr	r0, [pc, #32]	@ (800242c <MX_USART10_UART_Init+0x90>)
 800240a:	f00a f8a1 	bl	800c550 <HAL_UARTEx_SetRxFifoThreshold>
 800240e:	4603      	mov	r3, r0
 8002410:	2b00      	cmp	r3, #0
 8002412:	d001      	beq.n	8002418 <MX_USART10_UART_Init+0x7c>
  {
    Error_Handler();
 8002414:	f7ff fa1a 	bl	800184c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart10) != HAL_OK)
 8002418:	4804      	ldr	r0, [pc, #16]	@ (800242c <MX_USART10_UART_Init+0x90>)
 800241a:	f00a f822 	bl	800c462 <HAL_UARTEx_DisableFifoMode>
 800241e:	4603      	mov	r3, r0
 8002420:	2b00      	cmp	r3, #0
 8002422:	d001      	beq.n	8002428 <MX_USART10_UART_Init+0x8c>
  {
    Error_Handler();
 8002424:	f7ff fa12 	bl	800184c <Error_Handler>
  }
  /* USER CODE BEGIN USART10_Init 2 */

  /* USER CODE END USART10_Init 2 */

}
 8002428:	bf00      	nop
 800242a:	bd80      	pop	{r7, pc}
 800242c:	24000750 	.word	0x24000750
 8002430:	40011c00 	.word	0x40011c00

08002434 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b0ba      	sub	sp, #232	@ 0xe8
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800243c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002440:	2200      	movs	r2, #0
 8002442:	601a      	str	r2, [r3, #0]
 8002444:	605a      	str	r2, [r3, #4]
 8002446:	609a      	str	r2, [r3, #8]
 8002448:	60da      	str	r2, [r3, #12]
 800244a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800244c:	f107 0318 	add.w	r3, r7, #24
 8002450:	22b8      	movs	r2, #184	@ 0xb8
 8002452:	2100      	movs	r1, #0
 8002454:	4618      	mov	r0, r3
 8002456:	f00a fe78 	bl	800d14a <memset>
  if(uartHandle->Instance==USART1)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	4a5b      	ldr	r2, [pc, #364]	@ (80025cc <HAL_UART_MspInit+0x198>)
 8002460:	4293      	cmp	r3, r2
 8002462:	d147      	bne.n	80024f4 <HAL_UART_MspInit+0xc0>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002464:	f04f 0201 	mov.w	r2, #1
 8002468:	f04f 0300 	mov.w	r3, #0
 800246c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 8002470:	2300      	movs	r3, #0
 8002472:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002476:	f107 0318 	add.w	r3, r7, #24
 800247a:	4618      	mov	r0, r3
 800247c:	f005 f80a 	bl	8007494 <HAL_RCCEx_PeriphCLKConfig>
 8002480:	4603      	mov	r3, r0
 8002482:	2b00      	cmp	r3, #0
 8002484:	d001      	beq.n	800248a <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8002486:	f7ff f9e1 	bl	800184c <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800248a:	4b51      	ldr	r3, [pc, #324]	@ (80025d0 <HAL_UART_MspInit+0x19c>)
 800248c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002490:	4a4f      	ldr	r2, [pc, #316]	@ (80025d0 <HAL_UART_MspInit+0x19c>)
 8002492:	f043 0310 	orr.w	r3, r3, #16
 8002496:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800249a:	4b4d      	ldr	r3, [pc, #308]	@ (80025d0 <HAL_UART_MspInit+0x19c>)
 800249c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80024a0:	f003 0310 	and.w	r3, r3, #16
 80024a4:	617b      	str	r3, [r7, #20]
 80024a6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024a8:	4b49      	ldr	r3, [pc, #292]	@ (80025d0 <HAL_UART_MspInit+0x19c>)
 80024aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80024ae:	4a48      	ldr	r2, [pc, #288]	@ (80025d0 <HAL_UART_MspInit+0x19c>)
 80024b0:	f043 0301 	orr.w	r3, r3, #1
 80024b4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80024b8:	4b45      	ldr	r3, [pc, #276]	@ (80025d0 <HAL_UART_MspInit+0x19c>)
 80024ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80024be:	f003 0301 	and.w	r3, r3, #1
 80024c2:	613b      	str	r3, [r7, #16]
 80024c4:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80024c6:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80024ca:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024ce:	2302      	movs	r3, #2
 80024d0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024d4:	2300      	movs	r3, #0
 80024d6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024da:	2300      	movs	r3, #0
 80024dc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80024e0:	2307      	movs	r3, #7
 80024e2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024e6:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80024ea:	4619      	mov	r1, r3
 80024ec:	4839      	ldr	r0, [pc, #228]	@ (80025d4 <HAL_UART_MspInit+0x1a0>)
 80024ee:	f003 fe6f 	bl	80061d0 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART10_IRQn);
  /* USER CODE BEGIN USART10_MspInit 1 */

  /* USER CODE END USART10_MspInit 1 */
  }
}
 80024f2:	e067      	b.n	80025c4 <HAL_UART_MspInit+0x190>
  else if(uartHandle->Instance==USART10)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4a37      	ldr	r2, [pc, #220]	@ (80025d8 <HAL_UART_MspInit+0x1a4>)
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d162      	bne.n	80025c4 <HAL_UART_MspInit+0x190>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART10;
 80024fe:	f04f 0201 	mov.w	r2, #1
 8002502:	f04f 0300 	mov.w	r3, #0
 8002506:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 800250a:	2300      	movs	r3, #0
 800250c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002510:	f107 0318 	add.w	r3, r7, #24
 8002514:	4618      	mov	r0, r3
 8002516:	f004 ffbd 	bl	8007494 <HAL_RCCEx_PeriphCLKConfig>
 800251a:	4603      	mov	r3, r0
 800251c:	2b00      	cmp	r3, #0
 800251e:	d001      	beq.n	8002524 <HAL_UART_MspInit+0xf0>
      Error_Handler();
 8002520:	f7ff f994 	bl	800184c <Error_Handler>
    __HAL_RCC_USART10_CLK_ENABLE();
 8002524:	4b2a      	ldr	r3, [pc, #168]	@ (80025d0 <HAL_UART_MspInit+0x19c>)
 8002526:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800252a:	4a29      	ldr	r2, [pc, #164]	@ (80025d0 <HAL_UART_MspInit+0x19c>)
 800252c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002530:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002534:	4b26      	ldr	r3, [pc, #152]	@ (80025d0 <HAL_UART_MspInit+0x19c>)
 8002536:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800253a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800253e:	60fb      	str	r3, [r7, #12]
 8002540:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002542:	4b23      	ldr	r3, [pc, #140]	@ (80025d0 <HAL_UART_MspInit+0x19c>)
 8002544:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002548:	4a21      	ldr	r2, [pc, #132]	@ (80025d0 <HAL_UART_MspInit+0x19c>)
 800254a:	f043 0310 	orr.w	r3, r3, #16
 800254e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002552:	4b1f      	ldr	r3, [pc, #124]	@ (80025d0 <HAL_UART_MspInit+0x19c>)
 8002554:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002558:	f003 0310 	and.w	r3, r3, #16
 800255c:	60bb      	str	r3, [r7, #8]
 800255e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002560:	2304      	movs	r3, #4
 8002562:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002566:	2302      	movs	r3, #2
 8002568:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800256c:	2300      	movs	r3, #0
 800256e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002572:	2300      	movs	r3, #0
 8002574:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_USART10;
 8002578:	2304      	movs	r3, #4
 800257a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800257e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002582:	4619      	mov	r1, r3
 8002584:	4815      	ldr	r0, [pc, #84]	@ (80025dc <HAL_UART_MspInit+0x1a8>)
 8002586:	f003 fe23 	bl	80061d0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800258a:	2308      	movs	r3, #8
 800258c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002590:	2302      	movs	r3, #2
 8002592:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002596:	2300      	movs	r3, #0
 8002598:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800259c:	2300      	movs	r3, #0
 800259e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF11_USART10;
 80025a2:	230b      	movs	r3, #11
 80025a4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80025a8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80025ac:	4619      	mov	r1, r3
 80025ae:	480b      	ldr	r0, [pc, #44]	@ (80025dc <HAL_UART_MspInit+0x1a8>)
 80025b0:	f003 fe0e 	bl	80061d0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART10_IRQn, 0, 0);
 80025b4:	2200      	movs	r2, #0
 80025b6:	2100      	movs	r1, #0
 80025b8:	209c      	movs	r0, #156	@ 0x9c
 80025ba:	f000 f9e4 	bl	8002986 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART10_IRQn);
 80025be:	209c      	movs	r0, #156	@ 0x9c
 80025c0:	f000 f9fb 	bl	80029ba <HAL_NVIC_EnableIRQ>
}
 80025c4:	bf00      	nop
 80025c6:	37e8      	adds	r7, #232	@ 0xe8
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bd80      	pop	{r7, pc}
 80025cc:	40011000 	.word	0x40011000
 80025d0:	58024400 	.word	0x58024400
 80025d4:	58020000 	.word	0x58020000
 80025d8:	40011c00 	.word	0x40011c00
 80025dc:	58021000 	.word	0x58021000

080025e0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80025e0:	f8df d038 	ldr.w	sp, [pc, #56]	@ 800261c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80025e4:	f7ff fe02 	bl	80021ec <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80025e8:	f7ff fd70 	bl	80020cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80025ec:	480c      	ldr	r0, [pc, #48]	@ (8002620 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80025ee:	490d      	ldr	r1, [pc, #52]	@ (8002624 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80025f0:	4a0d      	ldr	r2, [pc, #52]	@ (8002628 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80025f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80025f4:	e002      	b.n	80025fc <LoopCopyDataInit>

080025f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025fa:	3304      	adds	r3, #4

080025fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002600:	d3f9      	bcc.n	80025f6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002602:	4a0a      	ldr	r2, [pc, #40]	@ (800262c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002604:	4c0a      	ldr	r4, [pc, #40]	@ (8002630 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002606:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002608:	e001      	b.n	800260e <LoopFillZerobss>

0800260a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800260a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800260c:	3204      	adds	r2, #4

0800260e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800260e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002610:	d3fb      	bcc.n	800260a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002612:	f00a fdf3 	bl	800d1fc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002616:	f7fe ff35 	bl	8001484 <main>
  bx  lr
 800261a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800261c:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8002620:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002624:	240001d8 	.word	0x240001d8
  ldr r2, =_sidata
 8002628:	0800f6d4 	.word	0x0800f6d4
  ldr r2, =_sbss
 800262c:	240001d8 	.word	0x240001d8
  ldr r4, =_ebss
 8002630:	24000934 	.word	0x24000934

08002634 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002634:	e7fe      	b.n	8002634 <ADC3_IRQHandler>
	...

08002638 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b082      	sub	sp, #8
 800263c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800263e:	2003      	movs	r0, #3
 8002640:	f000 f996 	bl	8002970 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002644:	f004 fd50 	bl	80070e8 <HAL_RCC_GetSysClockFreq>
 8002648:	4602      	mov	r2, r0
 800264a:	4b15      	ldr	r3, [pc, #84]	@ (80026a0 <HAL_Init+0x68>)
 800264c:	699b      	ldr	r3, [r3, #24]
 800264e:	0a1b      	lsrs	r3, r3, #8
 8002650:	f003 030f 	and.w	r3, r3, #15
 8002654:	4913      	ldr	r1, [pc, #76]	@ (80026a4 <HAL_Init+0x6c>)
 8002656:	5ccb      	ldrb	r3, [r1, r3]
 8002658:	f003 031f 	and.w	r3, r3, #31
 800265c:	fa22 f303 	lsr.w	r3, r2, r3
 8002660:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002662:	4b0f      	ldr	r3, [pc, #60]	@ (80026a0 <HAL_Init+0x68>)
 8002664:	699b      	ldr	r3, [r3, #24]
 8002666:	f003 030f 	and.w	r3, r3, #15
 800266a:	4a0e      	ldr	r2, [pc, #56]	@ (80026a4 <HAL_Init+0x6c>)
 800266c:	5cd3      	ldrb	r3, [r2, r3]
 800266e:	f003 031f 	and.w	r3, r3, #31
 8002672:	687a      	ldr	r2, [r7, #4]
 8002674:	fa22 f303 	lsr.w	r3, r2, r3
 8002678:	4a0b      	ldr	r2, [pc, #44]	@ (80026a8 <HAL_Init+0x70>)
 800267a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800267c:	4a0b      	ldr	r2, [pc, #44]	@ (80026ac <HAL_Init+0x74>)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002682:	200f      	movs	r0, #15
 8002684:	f000 f814 	bl	80026b0 <HAL_InitTick>
 8002688:	4603      	mov	r3, r0
 800268a:	2b00      	cmp	r3, #0
 800268c:	d001      	beq.n	8002692 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800268e:	2301      	movs	r3, #1
 8002690:	e002      	b.n	8002698 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002692:	f7ff fbc5 	bl	8001e20 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002696:	2300      	movs	r3, #0
}
 8002698:	4618      	mov	r0, r3
 800269a:	3708      	adds	r7, #8
 800269c:	46bd      	mov	sp, r7
 800269e:	bd80      	pop	{r7, pc}
 80026a0:	58024400 	.word	0x58024400
 80026a4:	0800f2fc 	.word	0x0800f2fc
 80026a8:	24000004 	.word	0x24000004
 80026ac:	24000000 	.word	0x24000000

080026b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b082      	sub	sp, #8
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80026b8:	4b15      	ldr	r3, [pc, #84]	@ (8002710 <HAL_InitTick+0x60>)
 80026ba:	781b      	ldrb	r3, [r3, #0]
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d101      	bne.n	80026c4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80026c0:	2301      	movs	r3, #1
 80026c2:	e021      	b.n	8002708 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80026c4:	4b13      	ldr	r3, [pc, #76]	@ (8002714 <HAL_InitTick+0x64>)
 80026c6:	681a      	ldr	r2, [r3, #0]
 80026c8:	4b11      	ldr	r3, [pc, #68]	@ (8002710 <HAL_InitTick+0x60>)
 80026ca:	781b      	ldrb	r3, [r3, #0]
 80026cc:	4619      	mov	r1, r3
 80026ce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80026d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80026d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80026da:	4618      	mov	r0, r3
 80026dc:	f000 f97b 	bl	80029d6 <HAL_SYSTICK_Config>
 80026e0:	4603      	mov	r3, r0
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d001      	beq.n	80026ea <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80026e6:	2301      	movs	r3, #1
 80026e8:	e00e      	b.n	8002708 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	2b0f      	cmp	r3, #15
 80026ee:	d80a      	bhi.n	8002706 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80026f0:	2200      	movs	r2, #0
 80026f2:	6879      	ldr	r1, [r7, #4]
 80026f4:	f04f 30ff 	mov.w	r0, #4294967295
 80026f8:	f000 f945 	bl	8002986 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80026fc:	4a06      	ldr	r2, [pc, #24]	@ (8002718 <HAL_InitTick+0x68>)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002702:	2300      	movs	r3, #0
 8002704:	e000      	b.n	8002708 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8002706:	2301      	movs	r3, #1
}
 8002708:	4618      	mov	r0, r3
 800270a:	3708      	adds	r7, #8
 800270c:	46bd      	mov	sp, r7
 800270e:	bd80      	pop	{r7, pc}
 8002710:	2400000c 	.word	0x2400000c
 8002714:	24000000 	.word	0x24000000
 8002718:	24000008 	.word	0x24000008

0800271c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800271c:	b480      	push	{r7}
 800271e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002720:	4b06      	ldr	r3, [pc, #24]	@ (800273c <HAL_IncTick+0x20>)
 8002722:	781b      	ldrb	r3, [r3, #0]
 8002724:	461a      	mov	r2, r3
 8002726:	4b06      	ldr	r3, [pc, #24]	@ (8002740 <HAL_IncTick+0x24>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4413      	add	r3, r2
 800272c:	4a04      	ldr	r2, [pc, #16]	@ (8002740 <HAL_IncTick+0x24>)
 800272e:	6013      	str	r3, [r2, #0]
}
 8002730:	bf00      	nop
 8002732:	46bd      	mov	sp, r7
 8002734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002738:	4770      	bx	lr
 800273a:	bf00      	nop
 800273c:	2400000c 	.word	0x2400000c
 8002740:	240007e4 	.word	0x240007e4

08002744 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002744:	b480      	push	{r7}
 8002746:	af00      	add	r7, sp, #0
  return uwTick;
 8002748:	4b03      	ldr	r3, [pc, #12]	@ (8002758 <HAL_GetTick+0x14>)
 800274a:	681b      	ldr	r3, [r3, #0]
}
 800274c:	4618      	mov	r0, r3
 800274e:	46bd      	mov	sp, r7
 8002750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002754:	4770      	bx	lr
 8002756:	bf00      	nop
 8002758:	240007e4 	.word	0x240007e4

0800275c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b084      	sub	sp, #16
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002764:	f7ff ffee 	bl	8002744 <HAL_GetTick>
 8002768:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002774:	d005      	beq.n	8002782 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002776:	4b0a      	ldr	r3, [pc, #40]	@ (80027a0 <HAL_Delay+0x44>)
 8002778:	781b      	ldrb	r3, [r3, #0]
 800277a:	461a      	mov	r2, r3
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	4413      	add	r3, r2
 8002780:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002782:	bf00      	nop
 8002784:	f7ff ffde 	bl	8002744 <HAL_GetTick>
 8002788:	4602      	mov	r2, r0
 800278a:	68bb      	ldr	r3, [r7, #8]
 800278c:	1ad3      	subs	r3, r2, r3
 800278e:	68fa      	ldr	r2, [r7, #12]
 8002790:	429a      	cmp	r2, r3
 8002792:	d8f7      	bhi.n	8002784 <HAL_Delay+0x28>
  {
  }
}
 8002794:	bf00      	nop
 8002796:	bf00      	nop
 8002798:	3710      	adds	r7, #16
 800279a:	46bd      	mov	sp, r7
 800279c:	bd80      	pop	{r7, pc}
 800279e:	bf00      	nop
 80027a0:	2400000c 	.word	0x2400000c

080027a4 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 80027a4:	b480      	push	{r7}
 80027a6:	b083      	sub	sp, #12
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
 80027ac:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 80027ae:	4b07      	ldr	r3, [pc, #28]	@ (80027cc <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 80027b0:	685a      	ldr	r2, [r3, #4]
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	43db      	mvns	r3, r3
 80027b6:	401a      	ands	r2, r3
 80027b8:	4904      	ldr	r1, [pc, #16]	@ (80027cc <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	4313      	orrs	r3, r2
 80027be:	604b      	str	r3, [r1, #4]
}
 80027c0:	bf00      	nop
 80027c2:	370c      	adds	r7, #12
 80027c4:	46bd      	mov	sp, r7
 80027c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ca:	4770      	bx	lr
 80027cc:	58000400 	.word	0x58000400

080027d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027d0:	b480      	push	{r7}
 80027d2:	b085      	sub	sp, #20
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	f003 0307 	and.w	r3, r3, #7
 80027de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027e0:	4b0b      	ldr	r3, [pc, #44]	@ (8002810 <__NVIC_SetPriorityGrouping+0x40>)
 80027e2:	68db      	ldr	r3, [r3, #12]
 80027e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027e6:	68ba      	ldr	r2, [r7, #8]
 80027e8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80027ec:	4013      	ands	r3, r2
 80027ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027f4:	68bb      	ldr	r3, [r7, #8]
 80027f6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80027f8:	4b06      	ldr	r3, [pc, #24]	@ (8002814 <__NVIC_SetPriorityGrouping+0x44>)
 80027fa:	4313      	orrs	r3, r2
 80027fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80027fe:	4a04      	ldr	r2, [pc, #16]	@ (8002810 <__NVIC_SetPriorityGrouping+0x40>)
 8002800:	68bb      	ldr	r3, [r7, #8]
 8002802:	60d3      	str	r3, [r2, #12]
}
 8002804:	bf00      	nop
 8002806:	3714      	adds	r7, #20
 8002808:	46bd      	mov	sp, r7
 800280a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280e:	4770      	bx	lr
 8002810:	e000ed00 	.word	0xe000ed00
 8002814:	05fa0000 	.word	0x05fa0000

08002818 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002818:	b480      	push	{r7}
 800281a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800281c:	4b04      	ldr	r3, [pc, #16]	@ (8002830 <__NVIC_GetPriorityGrouping+0x18>)
 800281e:	68db      	ldr	r3, [r3, #12]
 8002820:	0a1b      	lsrs	r3, r3, #8
 8002822:	f003 0307 	and.w	r3, r3, #7
}
 8002826:	4618      	mov	r0, r3
 8002828:	46bd      	mov	sp, r7
 800282a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282e:	4770      	bx	lr
 8002830:	e000ed00 	.word	0xe000ed00

08002834 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002834:	b480      	push	{r7}
 8002836:	b083      	sub	sp, #12
 8002838:	af00      	add	r7, sp, #0
 800283a:	4603      	mov	r3, r0
 800283c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800283e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002842:	2b00      	cmp	r3, #0
 8002844:	db0b      	blt.n	800285e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002846:	88fb      	ldrh	r3, [r7, #6]
 8002848:	f003 021f 	and.w	r2, r3, #31
 800284c:	4907      	ldr	r1, [pc, #28]	@ (800286c <__NVIC_EnableIRQ+0x38>)
 800284e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002852:	095b      	lsrs	r3, r3, #5
 8002854:	2001      	movs	r0, #1
 8002856:	fa00 f202 	lsl.w	r2, r0, r2
 800285a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800285e:	bf00      	nop
 8002860:	370c      	adds	r7, #12
 8002862:	46bd      	mov	sp, r7
 8002864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002868:	4770      	bx	lr
 800286a:	bf00      	nop
 800286c:	e000e100 	.word	0xe000e100

08002870 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002870:	b480      	push	{r7}
 8002872:	b083      	sub	sp, #12
 8002874:	af00      	add	r7, sp, #0
 8002876:	4603      	mov	r3, r0
 8002878:	6039      	str	r1, [r7, #0]
 800287a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800287c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002880:	2b00      	cmp	r3, #0
 8002882:	db0a      	blt.n	800289a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	b2da      	uxtb	r2, r3
 8002888:	490c      	ldr	r1, [pc, #48]	@ (80028bc <__NVIC_SetPriority+0x4c>)
 800288a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800288e:	0112      	lsls	r2, r2, #4
 8002890:	b2d2      	uxtb	r2, r2
 8002892:	440b      	add	r3, r1
 8002894:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002898:	e00a      	b.n	80028b0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	b2da      	uxtb	r2, r3
 800289e:	4908      	ldr	r1, [pc, #32]	@ (80028c0 <__NVIC_SetPriority+0x50>)
 80028a0:	88fb      	ldrh	r3, [r7, #6]
 80028a2:	f003 030f 	and.w	r3, r3, #15
 80028a6:	3b04      	subs	r3, #4
 80028a8:	0112      	lsls	r2, r2, #4
 80028aa:	b2d2      	uxtb	r2, r2
 80028ac:	440b      	add	r3, r1
 80028ae:	761a      	strb	r2, [r3, #24]
}
 80028b0:	bf00      	nop
 80028b2:	370c      	adds	r7, #12
 80028b4:	46bd      	mov	sp, r7
 80028b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ba:	4770      	bx	lr
 80028bc:	e000e100 	.word	0xe000e100
 80028c0:	e000ed00 	.word	0xe000ed00

080028c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028c4:	b480      	push	{r7}
 80028c6:	b089      	sub	sp, #36	@ 0x24
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	60f8      	str	r0, [r7, #12]
 80028cc:	60b9      	str	r1, [r7, #8]
 80028ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	f003 0307 	and.w	r3, r3, #7
 80028d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80028d8:	69fb      	ldr	r3, [r7, #28]
 80028da:	f1c3 0307 	rsb	r3, r3, #7
 80028de:	2b04      	cmp	r3, #4
 80028e0:	bf28      	it	cs
 80028e2:	2304      	movcs	r3, #4
 80028e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80028e6:	69fb      	ldr	r3, [r7, #28]
 80028e8:	3304      	adds	r3, #4
 80028ea:	2b06      	cmp	r3, #6
 80028ec:	d902      	bls.n	80028f4 <NVIC_EncodePriority+0x30>
 80028ee:	69fb      	ldr	r3, [r7, #28]
 80028f0:	3b03      	subs	r3, #3
 80028f2:	e000      	b.n	80028f6 <NVIC_EncodePriority+0x32>
 80028f4:	2300      	movs	r3, #0
 80028f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028f8:	f04f 32ff 	mov.w	r2, #4294967295
 80028fc:	69bb      	ldr	r3, [r7, #24]
 80028fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002902:	43da      	mvns	r2, r3
 8002904:	68bb      	ldr	r3, [r7, #8]
 8002906:	401a      	ands	r2, r3
 8002908:	697b      	ldr	r3, [r7, #20]
 800290a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800290c:	f04f 31ff 	mov.w	r1, #4294967295
 8002910:	697b      	ldr	r3, [r7, #20]
 8002912:	fa01 f303 	lsl.w	r3, r1, r3
 8002916:	43d9      	mvns	r1, r3
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800291c:	4313      	orrs	r3, r2
         );
}
 800291e:	4618      	mov	r0, r3
 8002920:	3724      	adds	r7, #36	@ 0x24
 8002922:	46bd      	mov	sp, r7
 8002924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002928:	4770      	bx	lr
	...

0800292c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b082      	sub	sp, #8
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	3b01      	subs	r3, #1
 8002938:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800293c:	d301      	bcc.n	8002942 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800293e:	2301      	movs	r3, #1
 8002940:	e00f      	b.n	8002962 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002942:	4a0a      	ldr	r2, [pc, #40]	@ (800296c <SysTick_Config+0x40>)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	3b01      	subs	r3, #1
 8002948:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800294a:	210f      	movs	r1, #15
 800294c:	f04f 30ff 	mov.w	r0, #4294967295
 8002950:	f7ff ff8e 	bl	8002870 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002954:	4b05      	ldr	r3, [pc, #20]	@ (800296c <SysTick_Config+0x40>)
 8002956:	2200      	movs	r2, #0
 8002958:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800295a:	4b04      	ldr	r3, [pc, #16]	@ (800296c <SysTick_Config+0x40>)
 800295c:	2207      	movs	r2, #7
 800295e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002960:	2300      	movs	r3, #0
}
 8002962:	4618      	mov	r0, r3
 8002964:	3708      	adds	r7, #8
 8002966:	46bd      	mov	sp, r7
 8002968:	bd80      	pop	{r7, pc}
 800296a:	bf00      	nop
 800296c:	e000e010 	.word	0xe000e010

08002970 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b082      	sub	sp, #8
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002978:	6878      	ldr	r0, [r7, #4]
 800297a:	f7ff ff29 	bl	80027d0 <__NVIC_SetPriorityGrouping>
}
 800297e:	bf00      	nop
 8002980:	3708      	adds	r7, #8
 8002982:	46bd      	mov	sp, r7
 8002984:	bd80      	pop	{r7, pc}

08002986 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002986:	b580      	push	{r7, lr}
 8002988:	b086      	sub	sp, #24
 800298a:	af00      	add	r7, sp, #0
 800298c:	4603      	mov	r3, r0
 800298e:	60b9      	str	r1, [r7, #8]
 8002990:	607a      	str	r2, [r7, #4]
 8002992:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002994:	f7ff ff40 	bl	8002818 <__NVIC_GetPriorityGrouping>
 8002998:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800299a:	687a      	ldr	r2, [r7, #4]
 800299c:	68b9      	ldr	r1, [r7, #8]
 800299e:	6978      	ldr	r0, [r7, #20]
 80029a0:	f7ff ff90 	bl	80028c4 <NVIC_EncodePriority>
 80029a4:	4602      	mov	r2, r0
 80029a6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80029aa:	4611      	mov	r1, r2
 80029ac:	4618      	mov	r0, r3
 80029ae:	f7ff ff5f 	bl	8002870 <__NVIC_SetPriority>
}
 80029b2:	bf00      	nop
 80029b4:	3718      	adds	r7, #24
 80029b6:	46bd      	mov	sp, r7
 80029b8:	bd80      	pop	{r7, pc}

080029ba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029ba:	b580      	push	{r7, lr}
 80029bc:	b082      	sub	sp, #8
 80029be:	af00      	add	r7, sp, #0
 80029c0:	4603      	mov	r3, r0
 80029c2:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80029c4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80029c8:	4618      	mov	r0, r3
 80029ca:	f7ff ff33 	bl	8002834 <__NVIC_EnableIRQ>
}
 80029ce:	bf00      	nop
 80029d0:	3708      	adds	r7, #8
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}

080029d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80029d6:	b580      	push	{r7, lr}
 80029d8:	b082      	sub	sp, #8
 80029da:	af00      	add	r7, sp, #0
 80029dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80029de:	6878      	ldr	r0, [r7, #4]
 80029e0:	f7ff ffa4 	bl	800292c <SysTick_Config>
 80029e4:	4603      	mov	r3, r0
}
 80029e6:	4618      	mov	r0, r3
 80029e8:	3708      	adds	r7, #8
 80029ea:	46bd      	mov	sp, r7
 80029ec:	bd80      	pop	{r7, pc}
	...

080029f0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b086      	sub	sp, #24
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 80029f8:	f7ff fea4 	bl	8002744 <HAL_GetTick>
 80029fc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d101      	bne.n	8002a08 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8002a04:	2301      	movs	r3, #1
 8002a06:	e312      	b.n	800302e <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4a66      	ldr	r2, [pc, #408]	@ (8002ba8 <HAL_DMA_Init+0x1b8>)
 8002a0e:	4293      	cmp	r3, r2
 8002a10:	d04a      	beq.n	8002aa8 <HAL_DMA_Init+0xb8>
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	4a65      	ldr	r2, [pc, #404]	@ (8002bac <HAL_DMA_Init+0x1bc>)
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	d045      	beq.n	8002aa8 <HAL_DMA_Init+0xb8>
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4a63      	ldr	r2, [pc, #396]	@ (8002bb0 <HAL_DMA_Init+0x1c0>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d040      	beq.n	8002aa8 <HAL_DMA_Init+0xb8>
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	4a62      	ldr	r2, [pc, #392]	@ (8002bb4 <HAL_DMA_Init+0x1c4>)
 8002a2c:	4293      	cmp	r3, r2
 8002a2e:	d03b      	beq.n	8002aa8 <HAL_DMA_Init+0xb8>
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4a60      	ldr	r2, [pc, #384]	@ (8002bb8 <HAL_DMA_Init+0x1c8>)
 8002a36:	4293      	cmp	r3, r2
 8002a38:	d036      	beq.n	8002aa8 <HAL_DMA_Init+0xb8>
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	4a5f      	ldr	r2, [pc, #380]	@ (8002bbc <HAL_DMA_Init+0x1cc>)
 8002a40:	4293      	cmp	r3, r2
 8002a42:	d031      	beq.n	8002aa8 <HAL_DMA_Init+0xb8>
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	4a5d      	ldr	r2, [pc, #372]	@ (8002bc0 <HAL_DMA_Init+0x1d0>)
 8002a4a:	4293      	cmp	r3, r2
 8002a4c:	d02c      	beq.n	8002aa8 <HAL_DMA_Init+0xb8>
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	4a5c      	ldr	r2, [pc, #368]	@ (8002bc4 <HAL_DMA_Init+0x1d4>)
 8002a54:	4293      	cmp	r3, r2
 8002a56:	d027      	beq.n	8002aa8 <HAL_DMA_Init+0xb8>
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	4a5a      	ldr	r2, [pc, #360]	@ (8002bc8 <HAL_DMA_Init+0x1d8>)
 8002a5e:	4293      	cmp	r3, r2
 8002a60:	d022      	beq.n	8002aa8 <HAL_DMA_Init+0xb8>
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	4a59      	ldr	r2, [pc, #356]	@ (8002bcc <HAL_DMA_Init+0x1dc>)
 8002a68:	4293      	cmp	r3, r2
 8002a6a:	d01d      	beq.n	8002aa8 <HAL_DMA_Init+0xb8>
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4a57      	ldr	r2, [pc, #348]	@ (8002bd0 <HAL_DMA_Init+0x1e0>)
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d018      	beq.n	8002aa8 <HAL_DMA_Init+0xb8>
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	4a56      	ldr	r2, [pc, #344]	@ (8002bd4 <HAL_DMA_Init+0x1e4>)
 8002a7c:	4293      	cmp	r3, r2
 8002a7e:	d013      	beq.n	8002aa8 <HAL_DMA_Init+0xb8>
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	4a54      	ldr	r2, [pc, #336]	@ (8002bd8 <HAL_DMA_Init+0x1e8>)
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d00e      	beq.n	8002aa8 <HAL_DMA_Init+0xb8>
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	4a53      	ldr	r2, [pc, #332]	@ (8002bdc <HAL_DMA_Init+0x1ec>)
 8002a90:	4293      	cmp	r3, r2
 8002a92:	d009      	beq.n	8002aa8 <HAL_DMA_Init+0xb8>
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	4a51      	ldr	r2, [pc, #324]	@ (8002be0 <HAL_DMA_Init+0x1f0>)
 8002a9a:	4293      	cmp	r3, r2
 8002a9c:	d004      	beq.n	8002aa8 <HAL_DMA_Init+0xb8>
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	4a50      	ldr	r2, [pc, #320]	@ (8002be4 <HAL_DMA_Init+0x1f4>)
 8002aa4:	4293      	cmp	r3, r2
 8002aa6:	d101      	bne.n	8002aac <HAL_DMA_Init+0xbc>
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	e000      	b.n	8002aae <HAL_DMA_Init+0xbe>
 8002aac:	2300      	movs	r3, #0
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	f000 813c 	beq.w	8002d2c <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2202      	movs	r2, #2
 8002ab8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2200      	movs	r2, #0
 8002ac0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	4a37      	ldr	r2, [pc, #220]	@ (8002ba8 <HAL_DMA_Init+0x1b8>)
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d04a      	beq.n	8002b64 <HAL_DMA_Init+0x174>
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4a36      	ldr	r2, [pc, #216]	@ (8002bac <HAL_DMA_Init+0x1bc>)
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d045      	beq.n	8002b64 <HAL_DMA_Init+0x174>
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	4a34      	ldr	r2, [pc, #208]	@ (8002bb0 <HAL_DMA_Init+0x1c0>)
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d040      	beq.n	8002b64 <HAL_DMA_Init+0x174>
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	4a33      	ldr	r2, [pc, #204]	@ (8002bb4 <HAL_DMA_Init+0x1c4>)
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d03b      	beq.n	8002b64 <HAL_DMA_Init+0x174>
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4a31      	ldr	r2, [pc, #196]	@ (8002bb8 <HAL_DMA_Init+0x1c8>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d036      	beq.n	8002b64 <HAL_DMA_Init+0x174>
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4a30      	ldr	r2, [pc, #192]	@ (8002bbc <HAL_DMA_Init+0x1cc>)
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d031      	beq.n	8002b64 <HAL_DMA_Init+0x174>
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4a2e      	ldr	r2, [pc, #184]	@ (8002bc0 <HAL_DMA_Init+0x1d0>)
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d02c      	beq.n	8002b64 <HAL_DMA_Init+0x174>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4a2d      	ldr	r2, [pc, #180]	@ (8002bc4 <HAL_DMA_Init+0x1d4>)
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d027      	beq.n	8002b64 <HAL_DMA_Init+0x174>
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a2b      	ldr	r2, [pc, #172]	@ (8002bc8 <HAL_DMA_Init+0x1d8>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d022      	beq.n	8002b64 <HAL_DMA_Init+0x174>
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4a2a      	ldr	r2, [pc, #168]	@ (8002bcc <HAL_DMA_Init+0x1dc>)
 8002b24:	4293      	cmp	r3, r2
 8002b26:	d01d      	beq.n	8002b64 <HAL_DMA_Init+0x174>
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4a28      	ldr	r2, [pc, #160]	@ (8002bd0 <HAL_DMA_Init+0x1e0>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d018      	beq.n	8002b64 <HAL_DMA_Init+0x174>
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4a27      	ldr	r2, [pc, #156]	@ (8002bd4 <HAL_DMA_Init+0x1e4>)
 8002b38:	4293      	cmp	r3, r2
 8002b3a:	d013      	beq.n	8002b64 <HAL_DMA_Init+0x174>
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4a25      	ldr	r2, [pc, #148]	@ (8002bd8 <HAL_DMA_Init+0x1e8>)
 8002b42:	4293      	cmp	r3, r2
 8002b44:	d00e      	beq.n	8002b64 <HAL_DMA_Init+0x174>
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	4a24      	ldr	r2, [pc, #144]	@ (8002bdc <HAL_DMA_Init+0x1ec>)
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	d009      	beq.n	8002b64 <HAL_DMA_Init+0x174>
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	4a22      	ldr	r2, [pc, #136]	@ (8002be0 <HAL_DMA_Init+0x1f0>)
 8002b56:	4293      	cmp	r3, r2
 8002b58:	d004      	beq.n	8002b64 <HAL_DMA_Init+0x174>
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	4a21      	ldr	r2, [pc, #132]	@ (8002be4 <HAL_DMA_Init+0x1f4>)
 8002b60:	4293      	cmp	r3, r2
 8002b62:	d108      	bne.n	8002b76 <HAL_DMA_Init+0x186>
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	681a      	ldr	r2, [r3, #0]
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f022 0201 	bic.w	r2, r2, #1
 8002b72:	601a      	str	r2, [r3, #0]
 8002b74:	e007      	b.n	8002b86 <HAL_DMA_Init+0x196>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	681a      	ldr	r2, [r3, #0]
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f022 0201 	bic.w	r2, r2, #1
 8002b84:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002b86:	e02f      	b.n	8002be8 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002b88:	f7ff fddc 	bl	8002744 <HAL_GetTick>
 8002b8c:	4602      	mov	r2, r0
 8002b8e:	693b      	ldr	r3, [r7, #16]
 8002b90:	1ad3      	subs	r3, r2, r3
 8002b92:	2b05      	cmp	r3, #5
 8002b94:	d928      	bls.n	8002be8 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	2220      	movs	r2, #32
 8002b9a:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2203      	movs	r2, #3
 8002ba0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8002ba4:	2301      	movs	r3, #1
 8002ba6:	e242      	b.n	800302e <HAL_DMA_Init+0x63e>
 8002ba8:	40020010 	.word	0x40020010
 8002bac:	40020028 	.word	0x40020028
 8002bb0:	40020040 	.word	0x40020040
 8002bb4:	40020058 	.word	0x40020058
 8002bb8:	40020070 	.word	0x40020070
 8002bbc:	40020088 	.word	0x40020088
 8002bc0:	400200a0 	.word	0x400200a0
 8002bc4:	400200b8 	.word	0x400200b8
 8002bc8:	40020410 	.word	0x40020410
 8002bcc:	40020428 	.word	0x40020428
 8002bd0:	40020440 	.word	0x40020440
 8002bd4:	40020458 	.word	0x40020458
 8002bd8:	40020470 	.word	0x40020470
 8002bdc:	40020488 	.word	0x40020488
 8002be0:	400204a0 	.word	0x400204a0
 8002be4:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f003 0301 	and.w	r3, r3, #1
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d1c8      	bne.n	8002b88 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002bfe:	697a      	ldr	r2, [r7, #20]
 8002c00:	4b83      	ldr	r3, [pc, #524]	@ (8002e10 <HAL_DMA_Init+0x420>)
 8002c02:	4013      	ands	r3, r2
 8002c04:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8002c0e:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	691b      	ldr	r3, [r3, #16]
 8002c14:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c1a:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	699b      	ldr	r3, [r3, #24]
 8002c20:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c26:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6a1b      	ldr	r3, [r3, #32]
 8002c2c:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8002c2e:	697a      	ldr	r2, [r7, #20]
 8002c30:	4313      	orrs	r3, r2
 8002c32:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c38:	2b04      	cmp	r3, #4
 8002c3a:	d107      	bne.n	8002c4c <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c44:	4313      	orrs	r3, r2
 8002c46:	697a      	ldr	r2, [r7, #20]
 8002c48:	4313      	orrs	r3, r2
 8002c4a:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	685b      	ldr	r3, [r3, #4]
 8002c50:	2b28      	cmp	r3, #40	@ 0x28
 8002c52:	d903      	bls.n	8002c5c <HAL_DMA_Init+0x26c>
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	685b      	ldr	r3, [r3, #4]
 8002c58:	2b2e      	cmp	r3, #46	@ 0x2e
 8002c5a:	d91f      	bls.n	8002c9c <HAL_DMA_Init+0x2ac>
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	685b      	ldr	r3, [r3, #4]
 8002c60:	2b3e      	cmp	r3, #62	@ 0x3e
 8002c62:	d903      	bls.n	8002c6c <HAL_DMA_Init+0x27c>
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	685b      	ldr	r3, [r3, #4]
 8002c68:	2b42      	cmp	r3, #66	@ 0x42
 8002c6a:	d917      	bls.n	8002c9c <HAL_DMA_Init+0x2ac>
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	2b46      	cmp	r3, #70	@ 0x46
 8002c72:	d903      	bls.n	8002c7c <HAL_DMA_Init+0x28c>
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	685b      	ldr	r3, [r3, #4]
 8002c78:	2b48      	cmp	r3, #72	@ 0x48
 8002c7a:	d90f      	bls.n	8002c9c <HAL_DMA_Init+0x2ac>
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	685b      	ldr	r3, [r3, #4]
 8002c80:	2b4e      	cmp	r3, #78	@ 0x4e
 8002c82:	d903      	bls.n	8002c8c <HAL_DMA_Init+0x29c>
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	685b      	ldr	r3, [r3, #4]
 8002c88:	2b52      	cmp	r3, #82	@ 0x52
 8002c8a:	d907      	bls.n	8002c9c <HAL_DMA_Init+0x2ac>
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	685b      	ldr	r3, [r3, #4]
 8002c90:	2b73      	cmp	r3, #115	@ 0x73
 8002c92:	d905      	bls.n	8002ca0 <HAL_DMA_Init+0x2b0>
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	2b77      	cmp	r3, #119	@ 0x77
 8002c9a:	d801      	bhi.n	8002ca0 <HAL_DMA_Init+0x2b0>
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	e000      	b.n	8002ca2 <HAL_DMA_Init+0x2b2>
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d003      	beq.n	8002cae <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8002ca6:	697b      	ldr	r3, [r7, #20]
 8002ca8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002cac:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	697a      	ldr	r2, [r7, #20]
 8002cb4:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	695b      	ldr	r3, [r3, #20]
 8002cbc:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002cbe:	697b      	ldr	r3, [r7, #20]
 8002cc0:	f023 0307 	bic.w	r3, r3, #7
 8002cc4:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cca:	697a      	ldr	r2, [r7, #20]
 8002ccc:	4313      	orrs	r3, r2
 8002cce:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cd4:	2b04      	cmp	r3, #4
 8002cd6:	d117      	bne.n	8002d08 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cdc:	697a      	ldr	r2, [r7, #20]
 8002cde:	4313      	orrs	r3, r2
 8002ce0:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d00e      	beq.n	8002d08 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002cea:	6878      	ldr	r0, [r7, #4]
 8002cec:	f001 ff18 	bl	8004b20 <DMA_CheckFifoParam>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d008      	beq.n	8002d08 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	2240      	movs	r2, #64	@ 0x40
 8002cfa:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2201      	movs	r2, #1
 8002d00:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8002d04:	2301      	movs	r3, #1
 8002d06:	e192      	b.n	800302e <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	697a      	ldr	r2, [r7, #20]
 8002d0e:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002d10:	6878      	ldr	r0, [r7, #4]
 8002d12:	f001 fe53 	bl	80049bc <DMA_CalcBaseAndBitshift>
 8002d16:	4603      	mov	r3, r0
 8002d18:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d1e:	f003 031f 	and.w	r3, r3, #31
 8002d22:	223f      	movs	r2, #63	@ 0x3f
 8002d24:	409a      	lsls	r2, r3
 8002d26:	68bb      	ldr	r3, [r7, #8]
 8002d28:	609a      	str	r2, [r3, #8]
 8002d2a:	e0c8      	b.n	8002ebe <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4a38      	ldr	r2, [pc, #224]	@ (8002e14 <HAL_DMA_Init+0x424>)
 8002d32:	4293      	cmp	r3, r2
 8002d34:	d022      	beq.n	8002d7c <HAL_DMA_Init+0x38c>
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4a37      	ldr	r2, [pc, #220]	@ (8002e18 <HAL_DMA_Init+0x428>)
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d01d      	beq.n	8002d7c <HAL_DMA_Init+0x38c>
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	4a35      	ldr	r2, [pc, #212]	@ (8002e1c <HAL_DMA_Init+0x42c>)
 8002d46:	4293      	cmp	r3, r2
 8002d48:	d018      	beq.n	8002d7c <HAL_DMA_Init+0x38c>
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	4a34      	ldr	r2, [pc, #208]	@ (8002e20 <HAL_DMA_Init+0x430>)
 8002d50:	4293      	cmp	r3, r2
 8002d52:	d013      	beq.n	8002d7c <HAL_DMA_Init+0x38c>
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	4a32      	ldr	r2, [pc, #200]	@ (8002e24 <HAL_DMA_Init+0x434>)
 8002d5a:	4293      	cmp	r3, r2
 8002d5c:	d00e      	beq.n	8002d7c <HAL_DMA_Init+0x38c>
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	4a31      	ldr	r2, [pc, #196]	@ (8002e28 <HAL_DMA_Init+0x438>)
 8002d64:	4293      	cmp	r3, r2
 8002d66:	d009      	beq.n	8002d7c <HAL_DMA_Init+0x38c>
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	4a2f      	ldr	r2, [pc, #188]	@ (8002e2c <HAL_DMA_Init+0x43c>)
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d004      	beq.n	8002d7c <HAL_DMA_Init+0x38c>
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	4a2e      	ldr	r2, [pc, #184]	@ (8002e30 <HAL_DMA_Init+0x440>)
 8002d78:	4293      	cmp	r3, r2
 8002d7a:	d101      	bne.n	8002d80 <HAL_DMA_Init+0x390>
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	e000      	b.n	8002d82 <HAL_DMA_Init+0x392>
 8002d80:	2300      	movs	r3, #0
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	f000 8092 	beq.w	8002eac <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4a21      	ldr	r2, [pc, #132]	@ (8002e14 <HAL_DMA_Init+0x424>)
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d021      	beq.n	8002dd6 <HAL_DMA_Init+0x3e6>
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	4a20      	ldr	r2, [pc, #128]	@ (8002e18 <HAL_DMA_Init+0x428>)
 8002d98:	4293      	cmp	r3, r2
 8002d9a:	d01c      	beq.n	8002dd6 <HAL_DMA_Init+0x3e6>
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4a1e      	ldr	r2, [pc, #120]	@ (8002e1c <HAL_DMA_Init+0x42c>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d017      	beq.n	8002dd6 <HAL_DMA_Init+0x3e6>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	4a1d      	ldr	r2, [pc, #116]	@ (8002e20 <HAL_DMA_Init+0x430>)
 8002dac:	4293      	cmp	r3, r2
 8002dae:	d012      	beq.n	8002dd6 <HAL_DMA_Init+0x3e6>
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4a1b      	ldr	r2, [pc, #108]	@ (8002e24 <HAL_DMA_Init+0x434>)
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d00d      	beq.n	8002dd6 <HAL_DMA_Init+0x3e6>
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4a1a      	ldr	r2, [pc, #104]	@ (8002e28 <HAL_DMA_Init+0x438>)
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d008      	beq.n	8002dd6 <HAL_DMA_Init+0x3e6>
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	4a18      	ldr	r2, [pc, #96]	@ (8002e2c <HAL_DMA_Init+0x43c>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d003      	beq.n	8002dd6 <HAL_DMA_Init+0x3e6>
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4a17      	ldr	r2, [pc, #92]	@ (8002e30 <HAL_DMA_Init+0x440>)
 8002dd4:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	2202      	movs	r2, #2
 8002dda:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2200      	movs	r2, #0
 8002de2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8002dee:	697a      	ldr	r2, [r7, #20]
 8002df0:	4b10      	ldr	r3, [pc, #64]	@ (8002e34 <HAL_DMA_Init+0x444>)
 8002df2:	4013      	ands	r3, r2
 8002df4:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	689b      	ldr	r3, [r3, #8]
 8002dfa:	2b40      	cmp	r3, #64	@ 0x40
 8002dfc:	d01c      	beq.n	8002e38 <HAL_DMA_Init+0x448>
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	689b      	ldr	r3, [r3, #8]
 8002e02:	2b80      	cmp	r3, #128	@ 0x80
 8002e04:	d102      	bne.n	8002e0c <HAL_DMA_Init+0x41c>
 8002e06:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002e0a:	e016      	b.n	8002e3a <HAL_DMA_Init+0x44a>
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	e014      	b.n	8002e3a <HAL_DMA_Init+0x44a>
 8002e10:	fe10803f 	.word	0xfe10803f
 8002e14:	58025408 	.word	0x58025408
 8002e18:	5802541c 	.word	0x5802541c
 8002e1c:	58025430 	.word	0x58025430
 8002e20:	58025444 	.word	0x58025444
 8002e24:	58025458 	.word	0x58025458
 8002e28:	5802546c 	.word	0x5802546c
 8002e2c:	58025480 	.word	0x58025480
 8002e30:	58025494 	.word	0x58025494
 8002e34:	fffe000f 	.word	0xfffe000f
 8002e38:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8002e3a:	687a      	ldr	r2, [r7, #4]
 8002e3c:	68d2      	ldr	r2, [r2, #12]
 8002e3e:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002e40:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	691b      	ldr	r3, [r3, #16]
 8002e46:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8002e48:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	695b      	ldr	r3, [r3, #20]
 8002e4e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8002e50:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	699b      	ldr	r3, [r3, #24]
 8002e56:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8002e58:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	69db      	ldr	r3, [r3, #28]
 8002e5e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8002e60:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6a1b      	ldr	r3, [r3, #32]
 8002e66:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8002e68:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002e6a:	697a      	ldr	r2, [r7, #20]
 8002e6c:	4313      	orrs	r3, r2
 8002e6e:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	697a      	ldr	r2, [r7, #20]
 8002e76:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	461a      	mov	r2, r3
 8002e7e:	4b6e      	ldr	r3, [pc, #440]	@ (8003038 <HAL_DMA_Init+0x648>)
 8002e80:	4413      	add	r3, r2
 8002e82:	4a6e      	ldr	r2, [pc, #440]	@ (800303c <HAL_DMA_Init+0x64c>)
 8002e84:	fba2 2303 	umull	r2, r3, r2, r3
 8002e88:	091b      	lsrs	r3, r3, #4
 8002e8a:	009a      	lsls	r2, r3, #2
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002e90:	6878      	ldr	r0, [r7, #4]
 8002e92:	f001 fd93 	bl	80049bc <DMA_CalcBaseAndBitshift>
 8002e96:	4603      	mov	r3, r0
 8002e98:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e9e:	f003 031f 	and.w	r3, r3, #31
 8002ea2:	2201      	movs	r2, #1
 8002ea4:	409a      	lsls	r2, r3
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	605a      	str	r2, [r3, #4]
 8002eaa:	e008      	b.n	8002ebe <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2240      	movs	r2, #64	@ 0x40
 8002eb0:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2203      	movs	r2, #3
 8002eb6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8002eba:	2301      	movs	r3, #1
 8002ebc:	e0b7      	b.n	800302e <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	4a5f      	ldr	r2, [pc, #380]	@ (8003040 <HAL_DMA_Init+0x650>)
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d072      	beq.n	8002fae <HAL_DMA_Init+0x5be>
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	4a5d      	ldr	r2, [pc, #372]	@ (8003044 <HAL_DMA_Init+0x654>)
 8002ece:	4293      	cmp	r3, r2
 8002ed0:	d06d      	beq.n	8002fae <HAL_DMA_Init+0x5be>
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4a5c      	ldr	r2, [pc, #368]	@ (8003048 <HAL_DMA_Init+0x658>)
 8002ed8:	4293      	cmp	r3, r2
 8002eda:	d068      	beq.n	8002fae <HAL_DMA_Init+0x5be>
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4a5a      	ldr	r2, [pc, #360]	@ (800304c <HAL_DMA_Init+0x65c>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d063      	beq.n	8002fae <HAL_DMA_Init+0x5be>
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	4a59      	ldr	r2, [pc, #356]	@ (8003050 <HAL_DMA_Init+0x660>)
 8002eec:	4293      	cmp	r3, r2
 8002eee:	d05e      	beq.n	8002fae <HAL_DMA_Init+0x5be>
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	4a57      	ldr	r2, [pc, #348]	@ (8003054 <HAL_DMA_Init+0x664>)
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d059      	beq.n	8002fae <HAL_DMA_Init+0x5be>
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	4a56      	ldr	r2, [pc, #344]	@ (8003058 <HAL_DMA_Init+0x668>)
 8002f00:	4293      	cmp	r3, r2
 8002f02:	d054      	beq.n	8002fae <HAL_DMA_Init+0x5be>
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a54      	ldr	r2, [pc, #336]	@ (800305c <HAL_DMA_Init+0x66c>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d04f      	beq.n	8002fae <HAL_DMA_Init+0x5be>
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	4a53      	ldr	r2, [pc, #332]	@ (8003060 <HAL_DMA_Init+0x670>)
 8002f14:	4293      	cmp	r3, r2
 8002f16:	d04a      	beq.n	8002fae <HAL_DMA_Init+0x5be>
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	4a51      	ldr	r2, [pc, #324]	@ (8003064 <HAL_DMA_Init+0x674>)
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	d045      	beq.n	8002fae <HAL_DMA_Init+0x5be>
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4a50      	ldr	r2, [pc, #320]	@ (8003068 <HAL_DMA_Init+0x678>)
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	d040      	beq.n	8002fae <HAL_DMA_Init+0x5be>
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4a4e      	ldr	r2, [pc, #312]	@ (800306c <HAL_DMA_Init+0x67c>)
 8002f32:	4293      	cmp	r3, r2
 8002f34:	d03b      	beq.n	8002fae <HAL_DMA_Init+0x5be>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	4a4d      	ldr	r2, [pc, #308]	@ (8003070 <HAL_DMA_Init+0x680>)
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	d036      	beq.n	8002fae <HAL_DMA_Init+0x5be>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4a4b      	ldr	r2, [pc, #300]	@ (8003074 <HAL_DMA_Init+0x684>)
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d031      	beq.n	8002fae <HAL_DMA_Init+0x5be>
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4a4a      	ldr	r2, [pc, #296]	@ (8003078 <HAL_DMA_Init+0x688>)
 8002f50:	4293      	cmp	r3, r2
 8002f52:	d02c      	beq.n	8002fae <HAL_DMA_Init+0x5be>
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4a48      	ldr	r2, [pc, #288]	@ (800307c <HAL_DMA_Init+0x68c>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d027      	beq.n	8002fae <HAL_DMA_Init+0x5be>
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4a47      	ldr	r2, [pc, #284]	@ (8003080 <HAL_DMA_Init+0x690>)
 8002f64:	4293      	cmp	r3, r2
 8002f66:	d022      	beq.n	8002fae <HAL_DMA_Init+0x5be>
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a45      	ldr	r2, [pc, #276]	@ (8003084 <HAL_DMA_Init+0x694>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d01d      	beq.n	8002fae <HAL_DMA_Init+0x5be>
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a44      	ldr	r2, [pc, #272]	@ (8003088 <HAL_DMA_Init+0x698>)
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d018      	beq.n	8002fae <HAL_DMA_Init+0x5be>
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4a42      	ldr	r2, [pc, #264]	@ (800308c <HAL_DMA_Init+0x69c>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d013      	beq.n	8002fae <HAL_DMA_Init+0x5be>
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4a41      	ldr	r2, [pc, #260]	@ (8003090 <HAL_DMA_Init+0x6a0>)
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d00e      	beq.n	8002fae <HAL_DMA_Init+0x5be>
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4a3f      	ldr	r2, [pc, #252]	@ (8003094 <HAL_DMA_Init+0x6a4>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d009      	beq.n	8002fae <HAL_DMA_Init+0x5be>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4a3e      	ldr	r2, [pc, #248]	@ (8003098 <HAL_DMA_Init+0x6a8>)
 8002fa0:	4293      	cmp	r3, r2
 8002fa2:	d004      	beq.n	8002fae <HAL_DMA_Init+0x5be>
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a3c      	ldr	r2, [pc, #240]	@ (800309c <HAL_DMA_Init+0x6ac>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d101      	bne.n	8002fb2 <HAL_DMA_Init+0x5c2>
 8002fae:	2301      	movs	r3, #1
 8002fb0:	e000      	b.n	8002fb4 <HAL_DMA_Init+0x5c4>
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d032      	beq.n	800301e <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002fb8:	6878      	ldr	r0, [r7, #4]
 8002fba:	f001 fe2d 	bl	8004c18 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	689b      	ldr	r3, [r3, #8]
 8002fc2:	2b80      	cmp	r3, #128	@ 0x80
 8002fc4:	d102      	bne.n	8002fcc <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2200      	movs	r2, #0
 8002fca:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	685a      	ldr	r2, [r3, #4]
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002fd4:	b2d2      	uxtb	r2, r2
 8002fd6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002fdc:	687a      	ldr	r2, [r7, #4]
 8002fde:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002fe0:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	685b      	ldr	r3, [r3, #4]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d010      	beq.n	800300c <HAL_DMA_Init+0x61c>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	685b      	ldr	r3, [r3, #4]
 8002fee:	2b08      	cmp	r3, #8
 8002ff0:	d80c      	bhi.n	800300c <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002ff2:	6878      	ldr	r0, [r7, #4]
 8002ff4:	f001 feaa 	bl	8004d4c <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003004:	687a      	ldr	r2, [r7, #4]
 8003006:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003008:	605a      	str	r2, [r3, #4]
 800300a:	e008      	b.n	800301e <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2200      	movs	r2, #0
 8003010:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2200      	movs	r2, #0
 8003016:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2200      	movs	r2, #0
 800301c:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2200      	movs	r2, #0
 8003022:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2201      	movs	r2, #1
 8003028:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800302c:	2300      	movs	r3, #0
}
 800302e:	4618      	mov	r0, r3
 8003030:	3718      	adds	r7, #24
 8003032:	46bd      	mov	sp, r7
 8003034:	bd80      	pop	{r7, pc}
 8003036:	bf00      	nop
 8003038:	a7fdabf8 	.word	0xa7fdabf8
 800303c:	cccccccd 	.word	0xcccccccd
 8003040:	40020010 	.word	0x40020010
 8003044:	40020028 	.word	0x40020028
 8003048:	40020040 	.word	0x40020040
 800304c:	40020058 	.word	0x40020058
 8003050:	40020070 	.word	0x40020070
 8003054:	40020088 	.word	0x40020088
 8003058:	400200a0 	.word	0x400200a0
 800305c:	400200b8 	.word	0x400200b8
 8003060:	40020410 	.word	0x40020410
 8003064:	40020428 	.word	0x40020428
 8003068:	40020440 	.word	0x40020440
 800306c:	40020458 	.word	0x40020458
 8003070:	40020470 	.word	0x40020470
 8003074:	40020488 	.word	0x40020488
 8003078:	400204a0 	.word	0x400204a0
 800307c:	400204b8 	.word	0x400204b8
 8003080:	58025408 	.word	0x58025408
 8003084:	5802541c 	.word	0x5802541c
 8003088:	58025430 	.word	0x58025430
 800308c:	58025444 	.word	0x58025444
 8003090:	58025458 	.word	0x58025458
 8003094:	5802546c 	.word	0x5802546c
 8003098:	58025480 	.word	0x58025480
 800309c:	58025494 	.word	0x58025494

080030a0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b086      	sub	sp, #24
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80030a8:	f7ff fb4c 	bl	8002744 <HAL_GetTick>
 80030ac:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d101      	bne.n	80030b8 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80030b4:	2301      	movs	r3, #1
 80030b6:	e2dc      	b.n	8003672 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80030be:	b2db      	uxtb	r3, r3
 80030c0:	2b02      	cmp	r3, #2
 80030c2:	d008      	beq.n	80030d6 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2280      	movs	r2, #128	@ 0x80
 80030c8:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	2200      	movs	r2, #0
 80030ce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 80030d2:	2301      	movs	r3, #1
 80030d4:	e2cd      	b.n	8003672 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	4a76      	ldr	r2, [pc, #472]	@ (80032b4 <HAL_DMA_Abort+0x214>)
 80030dc:	4293      	cmp	r3, r2
 80030de:	d04a      	beq.n	8003176 <HAL_DMA_Abort+0xd6>
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	4a74      	ldr	r2, [pc, #464]	@ (80032b8 <HAL_DMA_Abort+0x218>)
 80030e6:	4293      	cmp	r3, r2
 80030e8:	d045      	beq.n	8003176 <HAL_DMA_Abort+0xd6>
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	4a73      	ldr	r2, [pc, #460]	@ (80032bc <HAL_DMA_Abort+0x21c>)
 80030f0:	4293      	cmp	r3, r2
 80030f2:	d040      	beq.n	8003176 <HAL_DMA_Abort+0xd6>
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	4a71      	ldr	r2, [pc, #452]	@ (80032c0 <HAL_DMA_Abort+0x220>)
 80030fa:	4293      	cmp	r3, r2
 80030fc:	d03b      	beq.n	8003176 <HAL_DMA_Abort+0xd6>
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	4a70      	ldr	r2, [pc, #448]	@ (80032c4 <HAL_DMA_Abort+0x224>)
 8003104:	4293      	cmp	r3, r2
 8003106:	d036      	beq.n	8003176 <HAL_DMA_Abort+0xd6>
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	4a6e      	ldr	r2, [pc, #440]	@ (80032c8 <HAL_DMA_Abort+0x228>)
 800310e:	4293      	cmp	r3, r2
 8003110:	d031      	beq.n	8003176 <HAL_DMA_Abort+0xd6>
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	4a6d      	ldr	r2, [pc, #436]	@ (80032cc <HAL_DMA_Abort+0x22c>)
 8003118:	4293      	cmp	r3, r2
 800311a:	d02c      	beq.n	8003176 <HAL_DMA_Abort+0xd6>
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4a6b      	ldr	r2, [pc, #428]	@ (80032d0 <HAL_DMA_Abort+0x230>)
 8003122:	4293      	cmp	r3, r2
 8003124:	d027      	beq.n	8003176 <HAL_DMA_Abort+0xd6>
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	4a6a      	ldr	r2, [pc, #424]	@ (80032d4 <HAL_DMA_Abort+0x234>)
 800312c:	4293      	cmp	r3, r2
 800312e:	d022      	beq.n	8003176 <HAL_DMA_Abort+0xd6>
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4a68      	ldr	r2, [pc, #416]	@ (80032d8 <HAL_DMA_Abort+0x238>)
 8003136:	4293      	cmp	r3, r2
 8003138:	d01d      	beq.n	8003176 <HAL_DMA_Abort+0xd6>
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	4a67      	ldr	r2, [pc, #412]	@ (80032dc <HAL_DMA_Abort+0x23c>)
 8003140:	4293      	cmp	r3, r2
 8003142:	d018      	beq.n	8003176 <HAL_DMA_Abort+0xd6>
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	4a65      	ldr	r2, [pc, #404]	@ (80032e0 <HAL_DMA_Abort+0x240>)
 800314a:	4293      	cmp	r3, r2
 800314c:	d013      	beq.n	8003176 <HAL_DMA_Abort+0xd6>
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	4a64      	ldr	r2, [pc, #400]	@ (80032e4 <HAL_DMA_Abort+0x244>)
 8003154:	4293      	cmp	r3, r2
 8003156:	d00e      	beq.n	8003176 <HAL_DMA_Abort+0xd6>
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4a62      	ldr	r2, [pc, #392]	@ (80032e8 <HAL_DMA_Abort+0x248>)
 800315e:	4293      	cmp	r3, r2
 8003160:	d009      	beq.n	8003176 <HAL_DMA_Abort+0xd6>
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	4a61      	ldr	r2, [pc, #388]	@ (80032ec <HAL_DMA_Abort+0x24c>)
 8003168:	4293      	cmp	r3, r2
 800316a:	d004      	beq.n	8003176 <HAL_DMA_Abort+0xd6>
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	4a5f      	ldr	r2, [pc, #380]	@ (80032f0 <HAL_DMA_Abort+0x250>)
 8003172:	4293      	cmp	r3, r2
 8003174:	d101      	bne.n	800317a <HAL_DMA_Abort+0xda>
 8003176:	2301      	movs	r3, #1
 8003178:	e000      	b.n	800317c <HAL_DMA_Abort+0xdc>
 800317a:	2300      	movs	r3, #0
 800317c:	2b00      	cmp	r3, #0
 800317e:	d013      	beq.n	80031a8 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	681a      	ldr	r2, [r3, #0]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f022 021e 	bic.w	r2, r2, #30
 800318e:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	695a      	ldr	r2, [r3, #20]
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800319e:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	617b      	str	r3, [r7, #20]
 80031a6:	e00a      	b.n	80031be <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	681a      	ldr	r2, [r3, #0]
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f022 020e 	bic.w	r2, r2, #14
 80031b6:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	4a3c      	ldr	r2, [pc, #240]	@ (80032b4 <HAL_DMA_Abort+0x214>)
 80031c4:	4293      	cmp	r3, r2
 80031c6:	d072      	beq.n	80032ae <HAL_DMA_Abort+0x20e>
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	4a3a      	ldr	r2, [pc, #232]	@ (80032b8 <HAL_DMA_Abort+0x218>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d06d      	beq.n	80032ae <HAL_DMA_Abort+0x20e>
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	4a39      	ldr	r2, [pc, #228]	@ (80032bc <HAL_DMA_Abort+0x21c>)
 80031d8:	4293      	cmp	r3, r2
 80031da:	d068      	beq.n	80032ae <HAL_DMA_Abort+0x20e>
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4a37      	ldr	r2, [pc, #220]	@ (80032c0 <HAL_DMA_Abort+0x220>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d063      	beq.n	80032ae <HAL_DMA_Abort+0x20e>
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	4a36      	ldr	r2, [pc, #216]	@ (80032c4 <HAL_DMA_Abort+0x224>)
 80031ec:	4293      	cmp	r3, r2
 80031ee:	d05e      	beq.n	80032ae <HAL_DMA_Abort+0x20e>
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	4a34      	ldr	r2, [pc, #208]	@ (80032c8 <HAL_DMA_Abort+0x228>)
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d059      	beq.n	80032ae <HAL_DMA_Abort+0x20e>
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	4a33      	ldr	r2, [pc, #204]	@ (80032cc <HAL_DMA_Abort+0x22c>)
 8003200:	4293      	cmp	r3, r2
 8003202:	d054      	beq.n	80032ae <HAL_DMA_Abort+0x20e>
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	4a31      	ldr	r2, [pc, #196]	@ (80032d0 <HAL_DMA_Abort+0x230>)
 800320a:	4293      	cmp	r3, r2
 800320c:	d04f      	beq.n	80032ae <HAL_DMA_Abort+0x20e>
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	4a30      	ldr	r2, [pc, #192]	@ (80032d4 <HAL_DMA_Abort+0x234>)
 8003214:	4293      	cmp	r3, r2
 8003216:	d04a      	beq.n	80032ae <HAL_DMA_Abort+0x20e>
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	4a2e      	ldr	r2, [pc, #184]	@ (80032d8 <HAL_DMA_Abort+0x238>)
 800321e:	4293      	cmp	r3, r2
 8003220:	d045      	beq.n	80032ae <HAL_DMA_Abort+0x20e>
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	4a2d      	ldr	r2, [pc, #180]	@ (80032dc <HAL_DMA_Abort+0x23c>)
 8003228:	4293      	cmp	r3, r2
 800322a:	d040      	beq.n	80032ae <HAL_DMA_Abort+0x20e>
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	4a2b      	ldr	r2, [pc, #172]	@ (80032e0 <HAL_DMA_Abort+0x240>)
 8003232:	4293      	cmp	r3, r2
 8003234:	d03b      	beq.n	80032ae <HAL_DMA_Abort+0x20e>
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	4a2a      	ldr	r2, [pc, #168]	@ (80032e4 <HAL_DMA_Abort+0x244>)
 800323c:	4293      	cmp	r3, r2
 800323e:	d036      	beq.n	80032ae <HAL_DMA_Abort+0x20e>
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	4a28      	ldr	r2, [pc, #160]	@ (80032e8 <HAL_DMA_Abort+0x248>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d031      	beq.n	80032ae <HAL_DMA_Abort+0x20e>
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4a27      	ldr	r2, [pc, #156]	@ (80032ec <HAL_DMA_Abort+0x24c>)
 8003250:	4293      	cmp	r3, r2
 8003252:	d02c      	beq.n	80032ae <HAL_DMA_Abort+0x20e>
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a25      	ldr	r2, [pc, #148]	@ (80032f0 <HAL_DMA_Abort+0x250>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d027      	beq.n	80032ae <HAL_DMA_Abort+0x20e>
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	4a24      	ldr	r2, [pc, #144]	@ (80032f4 <HAL_DMA_Abort+0x254>)
 8003264:	4293      	cmp	r3, r2
 8003266:	d022      	beq.n	80032ae <HAL_DMA_Abort+0x20e>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4a22      	ldr	r2, [pc, #136]	@ (80032f8 <HAL_DMA_Abort+0x258>)
 800326e:	4293      	cmp	r3, r2
 8003270:	d01d      	beq.n	80032ae <HAL_DMA_Abort+0x20e>
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	4a21      	ldr	r2, [pc, #132]	@ (80032fc <HAL_DMA_Abort+0x25c>)
 8003278:	4293      	cmp	r3, r2
 800327a:	d018      	beq.n	80032ae <HAL_DMA_Abort+0x20e>
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	4a1f      	ldr	r2, [pc, #124]	@ (8003300 <HAL_DMA_Abort+0x260>)
 8003282:	4293      	cmp	r3, r2
 8003284:	d013      	beq.n	80032ae <HAL_DMA_Abort+0x20e>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	4a1e      	ldr	r2, [pc, #120]	@ (8003304 <HAL_DMA_Abort+0x264>)
 800328c:	4293      	cmp	r3, r2
 800328e:	d00e      	beq.n	80032ae <HAL_DMA_Abort+0x20e>
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	4a1c      	ldr	r2, [pc, #112]	@ (8003308 <HAL_DMA_Abort+0x268>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d009      	beq.n	80032ae <HAL_DMA_Abort+0x20e>
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	4a1b      	ldr	r2, [pc, #108]	@ (800330c <HAL_DMA_Abort+0x26c>)
 80032a0:	4293      	cmp	r3, r2
 80032a2:	d004      	beq.n	80032ae <HAL_DMA_Abort+0x20e>
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	4a19      	ldr	r2, [pc, #100]	@ (8003310 <HAL_DMA_Abort+0x270>)
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d132      	bne.n	8003314 <HAL_DMA_Abort+0x274>
 80032ae:	2301      	movs	r3, #1
 80032b0:	e031      	b.n	8003316 <HAL_DMA_Abort+0x276>
 80032b2:	bf00      	nop
 80032b4:	40020010 	.word	0x40020010
 80032b8:	40020028 	.word	0x40020028
 80032bc:	40020040 	.word	0x40020040
 80032c0:	40020058 	.word	0x40020058
 80032c4:	40020070 	.word	0x40020070
 80032c8:	40020088 	.word	0x40020088
 80032cc:	400200a0 	.word	0x400200a0
 80032d0:	400200b8 	.word	0x400200b8
 80032d4:	40020410 	.word	0x40020410
 80032d8:	40020428 	.word	0x40020428
 80032dc:	40020440 	.word	0x40020440
 80032e0:	40020458 	.word	0x40020458
 80032e4:	40020470 	.word	0x40020470
 80032e8:	40020488 	.word	0x40020488
 80032ec:	400204a0 	.word	0x400204a0
 80032f0:	400204b8 	.word	0x400204b8
 80032f4:	58025408 	.word	0x58025408
 80032f8:	5802541c 	.word	0x5802541c
 80032fc:	58025430 	.word	0x58025430
 8003300:	58025444 	.word	0x58025444
 8003304:	58025458 	.word	0x58025458
 8003308:	5802546c 	.word	0x5802546c
 800330c:	58025480 	.word	0x58025480
 8003310:	58025494 	.word	0x58025494
 8003314:	2300      	movs	r3, #0
 8003316:	2b00      	cmp	r3, #0
 8003318:	d007      	beq.n	800332a <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800331e:	681a      	ldr	r2, [r3, #0]
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003324:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003328:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	4a6d      	ldr	r2, [pc, #436]	@ (80034e4 <HAL_DMA_Abort+0x444>)
 8003330:	4293      	cmp	r3, r2
 8003332:	d04a      	beq.n	80033ca <HAL_DMA_Abort+0x32a>
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	4a6b      	ldr	r2, [pc, #428]	@ (80034e8 <HAL_DMA_Abort+0x448>)
 800333a:	4293      	cmp	r3, r2
 800333c:	d045      	beq.n	80033ca <HAL_DMA_Abort+0x32a>
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	4a6a      	ldr	r2, [pc, #424]	@ (80034ec <HAL_DMA_Abort+0x44c>)
 8003344:	4293      	cmp	r3, r2
 8003346:	d040      	beq.n	80033ca <HAL_DMA_Abort+0x32a>
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4a68      	ldr	r2, [pc, #416]	@ (80034f0 <HAL_DMA_Abort+0x450>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d03b      	beq.n	80033ca <HAL_DMA_Abort+0x32a>
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4a67      	ldr	r2, [pc, #412]	@ (80034f4 <HAL_DMA_Abort+0x454>)
 8003358:	4293      	cmp	r3, r2
 800335a:	d036      	beq.n	80033ca <HAL_DMA_Abort+0x32a>
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4a65      	ldr	r2, [pc, #404]	@ (80034f8 <HAL_DMA_Abort+0x458>)
 8003362:	4293      	cmp	r3, r2
 8003364:	d031      	beq.n	80033ca <HAL_DMA_Abort+0x32a>
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	4a64      	ldr	r2, [pc, #400]	@ (80034fc <HAL_DMA_Abort+0x45c>)
 800336c:	4293      	cmp	r3, r2
 800336e:	d02c      	beq.n	80033ca <HAL_DMA_Abort+0x32a>
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	4a62      	ldr	r2, [pc, #392]	@ (8003500 <HAL_DMA_Abort+0x460>)
 8003376:	4293      	cmp	r3, r2
 8003378:	d027      	beq.n	80033ca <HAL_DMA_Abort+0x32a>
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	4a61      	ldr	r2, [pc, #388]	@ (8003504 <HAL_DMA_Abort+0x464>)
 8003380:	4293      	cmp	r3, r2
 8003382:	d022      	beq.n	80033ca <HAL_DMA_Abort+0x32a>
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	4a5f      	ldr	r2, [pc, #380]	@ (8003508 <HAL_DMA_Abort+0x468>)
 800338a:	4293      	cmp	r3, r2
 800338c:	d01d      	beq.n	80033ca <HAL_DMA_Abort+0x32a>
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4a5e      	ldr	r2, [pc, #376]	@ (800350c <HAL_DMA_Abort+0x46c>)
 8003394:	4293      	cmp	r3, r2
 8003396:	d018      	beq.n	80033ca <HAL_DMA_Abort+0x32a>
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	4a5c      	ldr	r2, [pc, #368]	@ (8003510 <HAL_DMA_Abort+0x470>)
 800339e:	4293      	cmp	r3, r2
 80033a0:	d013      	beq.n	80033ca <HAL_DMA_Abort+0x32a>
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	4a5b      	ldr	r2, [pc, #364]	@ (8003514 <HAL_DMA_Abort+0x474>)
 80033a8:	4293      	cmp	r3, r2
 80033aa:	d00e      	beq.n	80033ca <HAL_DMA_Abort+0x32a>
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	4a59      	ldr	r2, [pc, #356]	@ (8003518 <HAL_DMA_Abort+0x478>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d009      	beq.n	80033ca <HAL_DMA_Abort+0x32a>
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	4a58      	ldr	r2, [pc, #352]	@ (800351c <HAL_DMA_Abort+0x47c>)
 80033bc:	4293      	cmp	r3, r2
 80033be:	d004      	beq.n	80033ca <HAL_DMA_Abort+0x32a>
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a56      	ldr	r2, [pc, #344]	@ (8003520 <HAL_DMA_Abort+0x480>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d108      	bne.n	80033dc <HAL_DMA_Abort+0x33c>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	681a      	ldr	r2, [r3, #0]
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f022 0201 	bic.w	r2, r2, #1
 80033d8:	601a      	str	r2, [r3, #0]
 80033da:	e007      	b.n	80033ec <HAL_DMA_Abort+0x34c>
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	681a      	ldr	r2, [r3, #0]
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f022 0201 	bic.w	r2, r2, #1
 80033ea:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80033ec:	e013      	b.n	8003416 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80033ee:	f7ff f9a9 	bl	8002744 <HAL_GetTick>
 80033f2:	4602      	mov	r2, r0
 80033f4:	693b      	ldr	r3, [r7, #16]
 80033f6:	1ad3      	subs	r3, r2, r3
 80033f8:	2b05      	cmp	r3, #5
 80033fa:	d90c      	bls.n	8003416 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	2220      	movs	r2, #32
 8003400:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	2203      	movs	r2, #3
 8003406:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2200      	movs	r2, #0
 800340e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8003412:	2301      	movs	r3, #1
 8003414:	e12d      	b.n	8003672 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8003416:	697b      	ldr	r3, [r7, #20]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f003 0301 	and.w	r3, r3, #1
 800341e:	2b00      	cmp	r3, #0
 8003420:	d1e5      	bne.n	80033ee <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	4a2f      	ldr	r2, [pc, #188]	@ (80034e4 <HAL_DMA_Abort+0x444>)
 8003428:	4293      	cmp	r3, r2
 800342a:	d04a      	beq.n	80034c2 <HAL_DMA_Abort+0x422>
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	4a2d      	ldr	r2, [pc, #180]	@ (80034e8 <HAL_DMA_Abort+0x448>)
 8003432:	4293      	cmp	r3, r2
 8003434:	d045      	beq.n	80034c2 <HAL_DMA_Abort+0x422>
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	4a2c      	ldr	r2, [pc, #176]	@ (80034ec <HAL_DMA_Abort+0x44c>)
 800343c:	4293      	cmp	r3, r2
 800343e:	d040      	beq.n	80034c2 <HAL_DMA_Abort+0x422>
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4a2a      	ldr	r2, [pc, #168]	@ (80034f0 <HAL_DMA_Abort+0x450>)
 8003446:	4293      	cmp	r3, r2
 8003448:	d03b      	beq.n	80034c2 <HAL_DMA_Abort+0x422>
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	4a29      	ldr	r2, [pc, #164]	@ (80034f4 <HAL_DMA_Abort+0x454>)
 8003450:	4293      	cmp	r3, r2
 8003452:	d036      	beq.n	80034c2 <HAL_DMA_Abort+0x422>
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4a27      	ldr	r2, [pc, #156]	@ (80034f8 <HAL_DMA_Abort+0x458>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d031      	beq.n	80034c2 <HAL_DMA_Abort+0x422>
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	4a26      	ldr	r2, [pc, #152]	@ (80034fc <HAL_DMA_Abort+0x45c>)
 8003464:	4293      	cmp	r3, r2
 8003466:	d02c      	beq.n	80034c2 <HAL_DMA_Abort+0x422>
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	4a24      	ldr	r2, [pc, #144]	@ (8003500 <HAL_DMA_Abort+0x460>)
 800346e:	4293      	cmp	r3, r2
 8003470:	d027      	beq.n	80034c2 <HAL_DMA_Abort+0x422>
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	4a23      	ldr	r2, [pc, #140]	@ (8003504 <HAL_DMA_Abort+0x464>)
 8003478:	4293      	cmp	r3, r2
 800347a:	d022      	beq.n	80034c2 <HAL_DMA_Abort+0x422>
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4a21      	ldr	r2, [pc, #132]	@ (8003508 <HAL_DMA_Abort+0x468>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d01d      	beq.n	80034c2 <HAL_DMA_Abort+0x422>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	4a20      	ldr	r2, [pc, #128]	@ (800350c <HAL_DMA_Abort+0x46c>)
 800348c:	4293      	cmp	r3, r2
 800348e:	d018      	beq.n	80034c2 <HAL_DMA_Abort+0x422>
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4a1e      	ldr	r2, [pc, #120]	@ (8003510 <HAL_DMA_Abort+0x470>)
 8003496:	4293      	cmp	r3, r2
 8003498:	d013      	beq.n	80034c2 <HAL_DMA_Abort+0x422>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	4a1d      	ldr	r2, [pc, #116]	@ (8003514 <HAL_DMA_Abort+0x474>)
 80034a0:	4293      	cmp	r3, r2
 80034a2:	d00e      	beq.n	80034c2 <HAL_DMA_Abort+0x422>
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4a1b      	ldr	r2, [pc, #108]	@ (8003518 <HAL_DMA_Abort+0x478>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d009      	beq.n	80034c2 <HAL_DMA_Abort+0x422>
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	4a1a      	ldr	r2, [pc, #104]	@ (800351c <HAL_DMA_Abort+0x47c>)
 80034b4:	4293      	cmp	r3, r2
 80034b6:	d004      	beq.n	80034c2 <HAL_DMA_Abort+0x422>
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a18      	ldr	r2, [pc, #96]	@ (8003520 <HAL_DMA_Abort+0x480>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d101      	bne.n	80034c6 <HAL_DMA_Abort+0x426>
 80034c2:	2301      	movs	r3, #1
 80034c4:	e000      	b.n	80034c8 <HAL_DMA_Abort+0x428>
 80034c6:	2300      	movs	r3, #0
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d02b      	beq.n	8003524 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034d0:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034d6:	f003 031f 	and.w	r3, r3, #31
 80034da:	223f      	movs	r2, #63	@ 0x3f
 80034dc:	409a      	lsls	r2, r3
 80034de:	68bb      	ldr	r3, [r7, #8]
 80034e0:	609a      	str	r2, [r3, #8]
 80034e2:	e02a      	b.n	800353a <HAL_DMA_Abort+0x49a>
 80034e4:	40020010 	.word	0x40020010
 80034e8:	40020028 	.word	0x40020028
 80034ec:	40020040 	.word	0x40020040
 80034f0:	40020058 	.word	0x40020058
 80034f4:	40020070 	.word	0x40020070
 80034f8:	40020088 	.word	0x40020088
 80034fc:	400200a0 	.word	0x400200a0
 8003500:	400200b8 	.word	0x400200b8
 8003504:	40020410 	.word	0x40020410
 8003508:	40020428 	.word	0x40020428
 800350c:	40020440 	.word	0x40020440
 8003510:	40020458 	.word	0x40020458
 8003514:	40020470 	.word	0x40020470
 8003518:	40020488 	.word	0x40020488
 800351c:	400204a0 	.word	0x400204a0
 8003520:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003528:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800352e:	f003 031f 	and.w	r3, r3, #31
 8003532:	2201      	movs	r2, #1
 8003534:	409a      	lsls	r2, r3
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	4a4f      	ldr	r2, [pc, #316]	@ (800367c <HAL_DMA_Abort+0x5dc>)
 8003540:	4293      	cmp	r3, r2
 8003542:	d072      	beq.n	800362a <HAL_DMA_Abort+0x58a>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4a4d      	ldr	r2, [pc, #308]	@ (8003680 <HAL_DMA_Abort+0x5e0>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d06d      	beq.n	800362a <HAL_DMA_Abort+0x58a>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	4a4c      	ldr	r2, [pc, #304]	@ (8003684 <HAL_DMA_Abort+0x5e4>)
 8003554:	4293      	cmp	r3, r2
 8003556:	d068      	beq.n	800362a <HAL_DMA_Abort+0x58a>
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a4a      	ldr	r2, [pc, #296]	@ (8003688 <HAL_DMA_Abort+0x5e8>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d063      	beq.n	800362a <HAL_DMA_Abort+0x58a>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	4a49      	ldr	r2, [pc, #292]	@ (800368c <HAL_DMA_Abort+0x5ec>)
 8003568:	4293      	cmp	r3, r2
 800356a:	d05e      	beq.n	800362a <HAL_DMA_Abort+0x58a>
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4a47      	ldr	r2, [pc, #284]	@ (8003690 <HAL_DMA_Abort+0x5f0>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d059      	beq.n	800362a <HAL_DMA_Abort+0x58a>
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4a46      	ldr	r2, [pc, #280]	@ (8003694 <HAL_DMA_Abort+0x5f4>)
 800357c:	4293      	cmp	r3, r2
 800357e:	d054      	beq.n	800362a <HAL_DMA_Abort+0x58a>
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	4a44      	ldr	r2, [pc, #272]	@ (8003698 <HAL_DMA_Abort+0x5f8>)
 8003586:	4293      	cmp	r3, r2
 8003588:	d04f      	beq.n	800362a <HAL_DMA_Abort+0x58a>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	4a43      	ldr	r2, [pc, #268]	@ (800369c <HAL_DMA_Abort+0x5fc>)
 8003590:	4293      	cmp	r3, r2
 8003592:	d04a      	beq.n	800362a <HAL_DMA_Abort+0x58a>
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	4a41      	ldr	r2, [pc, #260]	@ (80036a0 <HAL_DMA_Abort+0x600>)
 800359a:	4293      	cmp	r3, r2
 800359c:	d045      	beq.n	800362a <HAL_DMA_Abort+0x58a>
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	4a40      	ldr	r2, [pc, #256]	@ (80036a4 <HAL_DMA_Abort+0x604>)
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d040      	beq.n	800362a <HAL_DMA_Abort+0x58a>
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4a3e      	ldr	r2, [pc, #248]	@ (80036a8 <HAL_DMA_Abort+0x608>)
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d03b      	beq.n	800362a <HAL_DMA_Abort+0x58a>
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4a3d      	ldr	r2, [pc, #244]	@ (80036ac <HAL_DMA_Abort+0x60c>)
 80035b8:	4293      	cmp	r3, r2
 80035ba:	d036      	beq.n	800362a <HAL_DMA_Abort+0x58a>
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4a3b      	ldr	r2, [pc, #236]	@ (80036b0 <HAL_DMA_Abort+0x610>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d031      	beq.n	800362a <HAL_DMA_Abort+0x58a>
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4a3a      	ldr	r2, [pc, #232]	@ (80036b4 <HAL_DMA_Abort+0x614>)
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d02c      	beq.n	800362a <HAL_DMA_Abort+0x58a>
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4a38      	ldr	r2, [pc, #224]	@ (80036b8 <HAL_DMA_Abort+0x618>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d027      	beq.n	800362a <HAL_DMA_Abort+0x58a>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4a37      	ldr	r2, [pc, #220]	@ (80036bc <HAL_DMA_Abort+0x61c>)
 80035e0:	4293      	cmp	r3, r2
 80035e2:	d022      	beq.n	800362a <HAL_DMA_Abort+0x58a>
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	4a35      	ldr	r2, [pc, #212]	@ (80036c0 <HAL_DMA_Abort+0x620>)
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d01d      	beq.n	800362a <HAL_DMA_Abort+0x58a>
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	4a34      	ldr	r2, [pc, #208]	@ (80036c4 <HAL_DMA_Abort+0x624>)
 80035f4:	4293      	cmp	r3, r2
 80035f6:	d018      	beq.n	800362a <HAL_DMA_Abort+0x58a>
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	4a32      	ldr	r2, [pc, #200]	@ (80036c8 <HAL_DMA_Abort+0x628>)
 80035fe:	4293      	cmp	r3, r2
 8003600:	d013      	beq.n	800362a <HAL_DMA_Abort+0x58a>
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	4a31      	ldr	r2, [pc, #196]	@ (80036cc <HAL_DMA_Abort+0x62c>)
 8003608:	4293      	cmp	r3, r2
 800360a:	d00e      	beq.n	800362a <HAL_DMA_Abort+0x58a>
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	4a2f      	ldr	r2, [pc, #188]	@ (80036d0 <HAL_DMA_Abort+0x630>)
 8003612:	4293      	cmp	r3, r2
 8003614:	d009      	beq.n	800362a <HAL_DMA_Abort+0x58a>
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	4a2e      	ldr	r2, [pc, #184]	@ (80036d4 <HAL_DMA_Abort+0x634>)
 800361c:	4293      	cmp	r3, r2
 800361e:	d004      	beq.n	800362a <HAL_DMA_Abort+0x58a>
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	4a2c      	ldr	r2, [pc, #176]	@ (80036d8 <HAL_DMA_Abort+0x638>)
 8003626:	4293      	cmp	r3, r2
 8003628:	d101      	bne.n	800362e <HAL_DMA_Abort+0x58e>
 800362a:	2301      	movs	r3, #1
 800362c:	e000      	b.n	8003630 <HAL_DMA_Abort+0x590>
 800362e:	2300      	movs	r3, #0
 8003630:	2b00      	cmp	r3, #0
 8003632:	d015      	beq.n	8003660 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003638:	687a      	ldr	r2, [r7, #4]
 800363a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800363c:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003642:	2b00      	cmp	r3, #0
 8003644:	d00c      	beq.n	8003660 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800364a:	681a      	ldr	r2, [r3, #0]
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003650:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003654:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800365a:	687a      	ldr	r2, [r7, #4]
 800365c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800365e:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2201      	movs	r2, #1
 8003664:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2200      	movs	r2, #0
 800366c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8003670:	2300      	movs	r3, #0
}
 8003672:	4618      	mov	r0, r3
 8003674:	3718      	adds	r7, #24
 8003676:	46bd      	mov	sp, r7
 8003678:	bd80      	pop	{r7, pc}
 800367a:	bf00      	nop
 800367c:	40020010 	.word	0x40020010
 8003680:	40020028 	.word	0x40020028
 8003684:	40020040 	.word	0x40020040
 8003688:	40020058 	.word	0x40020058
 800368c:	40020070 	.word	0x40020070
 8003690:	40020088 	.word	0x40020088
 8003694:	400200a0 	.word	0x400200a0
 8003698:	400200b8 	.word	0x400200b8
 800369c:	40020410 	.word	0x40020410
 80036a0:	40020428 	.word	0x40020428
 80036a4:	40020440 	.word	0x40020440
 80036a8:	40020458 	.word	0x40020458
 80036ac:	40020470 	.word	0x40020470
 80036b0:	40020488 	.word	0x40020488
 80036b4:	400204a0 	.word	0x400204a0
 80036b8:	400204b8 	.word	0x400204b8
 80036bc:	58025408 	.word	0x58025408
 80036c0:	5802541c 	.word	0x5802541c
 80036c4:	58025430 	.word	0x58025430
 80036c8:	58025444 	.word	0x58025444
 80036cc:	58025458 	.word	0x58025458
 80036d0:	5802546c 	.word	0x5802546c
 80036d4:	58025480 	.word	0x58025480
 80036d8:	58025494 	.word	0x58025494

080036dc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b084      	sub	sp, #16
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d101      	bne.n	80036ee <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80036ea:	2301      	movs	r3, #1
 80036ec:	e237      	b.n	8003b5e <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80036f4:	b2db      	uxtb	r3, r3
 80036f6:	2b02      	cmp	r3, #2
 80036f8:	d004      	beq.n	8003704 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2280      	movs	r2, #128	@ 0x80
 80036fe:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003700:	2301      	movs	r3, #1
 8003702:	e22c      	b.n	8003b5e <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	4a5c      	ldr	r2, [pc, #368]	@ (800387c <HAL_DMA_Abort_IT+0x1a0>)
 800370a:	4293      	cmp	r3, r2
 800370c:	d04a      	beq.n	80037a4 <HAL_DMA_Abort_IT+0xc8>
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	4a5b      	ldr	r2, [pc, #364]	@ (8003880 <HAL_DMA_Abort_IT+0x1a4>)
 8003714:	4293      	cmp	r3, r2
 8003716:	d045      	beq.n	80037a4 <HAL_DMA_Abort_IT+0xc8>
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	4a59      	ldr	r2, [pc, #356]	@ (8003884 <HAL_DMA_Abort_IT+0x1a8>)
 800371e:	4293      	cmp	r3, r2
 8003720:	d040      	beq.n	80037a4 <HAL_DMA_Abort_IT+0xc8>
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	4a58      	ldr	r2, [pc, #352]	@ (8003888 <HAL_DMA_Abort_IT+0x1ac>)
 8003728:	4293      	cmp	r3, r2
 800372a:	d03b      	beq.n	80037a4 <HAL_DMA_Abort_IT+0xc8>
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	4a56      	ldr	r2, [pc, #344]	@ (800388c <HAL_DMA_Abort_IT+0x1b0>)
 8003732:	4293      	cmp	r3, r2
 8003734:	d036      	beq.n	80037a4 <HAL_DMA_Abort_IT+0xc8>
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	4a55      	ldr	r2, [pc, #340]	@ (8003890 <HAL_DMA_Abort_IT+0x1b4>)
 800373c:	4293      	cmp	r3, r2
 800373e:	d031      	beq.n	80037a4 <HAL_DMA_Abort_IT+0xc8>
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	4a53      	ldr	r2, [pc, #332]	@ (8003894 <HAL_DMA_Abort_IT+0x1b8>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d02c      	beq.n	80037a4 <HAL_DMA_Abort_IT+0xc8>
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	4a52      	ldr	r2, [pc, #328]	@ (8003898 <HAL_DMA_Abort_IT+0x1bc>)
 8003750:	4293      	cmp	r3, r2
 8003752:	d027      	beq.n	80037a4 <HAL_DMA_Abort_IT+0xc8>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	4a50      	ldr	r2, [pc, #320]	@ (800389c <HAL_DMA_Abort_IT+0x1c0>)
 800375a:	4293      	cmp	r3, r2
 800375c:	d022      	beq.n	80037a4 <HAL_DMA_Abort_IT+0xc8>
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	4a4f      	ldr	r2, [pc, #316]	@ (80038a0 <HAL_DMA_Abort_IT+0x1c4>)
 8003764:	4293      	cmp	r3, r2
 8003766:	d01d      	beq.n	80037a4 <HAL_DMA_Abort_IT+0xc8>
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4a4d      	ldr	r2, [pc, #308]	@ (80038a4 <HAL_DMA_Abort_IT+0x1c8>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d018      	beq.n	80037a4 <HAL_DMA_Abort_IT+0xc8>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4a4c      	ldr	r2, [pc, #304]	@ (80038a8 <HAL_DMA_Abort_IT+0x1cc>)
 8003778:	4293      	cmp	r3, r2
 800377a:	d013      	beq.n	80037a4 <HAL_DMA_Abort_IT+0xc8>
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4a4a      	ldr	r2, [pc, #296]	@ (80038ac <HAL_DMA_Abort_IT+0x1d0>)
 8003782:	4293      	cmp	r3, r2
 8003784:	d00e      	beq.n	80037a4 <HAL_DMA_Abort_IT+0xc8>
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	4a49      	ldr	r2, [pc, #292]	@ (80038b0 <HAL_DMA_Abort_IT+0x1d4>)
 800378c:	4293      	cmp	r3, r2
 800378e:	d009      	beq.n	80037a4 <HAL_DMA_Abort_IT+0xc8>
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	4a47      	ldr	r2, [pc, #284]	@ (80038b4 <HAL_DMA_Abort_IT+0x1d8>)
 8003796:	4293      	cmp	r3, r2
 8003798:	d004      	beq.n	80037a4 <HAL_DMA_Abort_IT+0xc8>
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	4a46      	ldr	r2, [pc, #280]	@ (80038b8 <HAL_DMA_Abort_IT+0x1dc>)
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d101      	bne.n	80037a8 <HAL_DMA_Abort_IT+0xcc>
 80037a4:	2301      	movs	r3, #1
 80037a6:	e000      	b.n	80037aa <HAL_DMA_Abort_IT+0xce>
 80037a8:	2300      	movs	r3, #0
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	f000 8086 	beq.w	80038bc <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2204      	movs	r2, #4
 80037b4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4a2f      	ldr	r2, [pc, #188]	@ (800387c <HAL_DMA_Abort_IT+0x1a0>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d04a      	beq.n	8003858 <HAL_DMA_Abort_IT+0x17c>
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	4a2e      	ldr	r2, [pc, #184]	@ (8003880 <HAL_DMA_Abort_IT+0x1a4>)
 80037c8:	4293      	cmp	r3, r2
 80037ca:	d045      	beq.n	8003858 <HAL_DMA_Abort_IT+0x17c>
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	4a2c      	ldr	r2, [pc, #176]	@ (8003884 <HAL_DMA_Abort_IT+0x1a8>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d040      	beq.n	8003858 <HAL_DMA_Abort_IT+0x17c>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	4a2b      	ldr	r2, [pc, #172]	@ (8003888 <HAL_DMA_Abort_IT+0x1ac>)
 80037dc:	4293      	cmp	r3, r2
 80037de:	d03b      	beq.n	8003858 <HAL_DMA_Abort_IT+0x17c>
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	4a29      	ldr	r2, [pc, #164]	@ (800388c <HAL_DMA_Abort_IT+0x1b0>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d036      	beq.n	8003858 <HAL_DMA_Abort_IT+0x17c>
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	4a28      	ldr	r2, [pc, #160]	@ (8003890 <HAL_DMA_Abort_IT+0x1b4>)
 80037f0:	4293      	cmp	r3, r2
 80037f2:	d031      	beq.n	8003858 <HAL_DMA_Abort_IT+0x17c>
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4a26      	ldr	r2, [pc, #152]	@ (8003894 <HAL_DMA_Abort_IT+0x1b8>)
 80037fa:	4293      	cmp	r3, r2
 80037fc:	d02c      	beq.n	8003858 <HAL_DMA_Abort_IT+0x17c>
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	4a25      	ldr	r2, [pc, #148]	@ (8003898 <HAL_DMA_Abort_IT+0x1bc>)
 8003804:	4293      	cmp	r3, r2
 8003806:	d027      	beq.n	8003858 <HAL_DMA_Abort_IT+0x17c>
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	4a23      	ldr	r2, [pc, #140]	@ (800389c <HAL_DMA_Abort_IT+0x1c0>)
 800380e:	4293      	cmp	r3, r2
 8003810:	d022      	beq.n	8003858 <HAL_DMA_Abort_IT+0x17c>
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	4a22      	ldr	r2, [pc, #136]	@ (80038a0 <HAL_DMA_Abort_IT+0x1c4>)
 8003818:	4293      	cmp	r3, r2
 800381a:	d01d      	beq.n	8003858 <HAL_DMA_Abort_IT+0x17c>
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	4a20      	ldr	r2, [pc, #128]	@ (80038a4 <HAL_DMA_Abort_IT+0x1c8>)
 8003822:	4293      	cmp	r3, r2
 8003824:	d018      	beq.n	8003858 <HAL_DMA_Abort_IT+0x17c>
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	4a1f      	ldr	r2, [pc, #124]	@ (80038a8 <HAL_DMA_Abort_IT+0x1cc>)
 800382c:	4293      	cmp	r3, r2
 800382e:	d013      	beq.n	8003858 <HAL_DMA_Abort_IT+0x17c>
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4a1d      	ldr	r2, [pc, #116]	@ (80038ac <HAL_DMA_Abort_IT+0x1d0>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d00e      	beq.n	8003858 <HAL_DMA_Abort_IT+0x17c>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	4a1c      	ldr	r2, [pc, #112]	@ (80038b0 <HAL_DMA_Abort_IT+0x1d4>)
 8003840:	4293      	cmp	r3, r2
 8003842:	d009      	beq.n	8003858 <HAL_DMA_Abort_IT+0x17c>
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4a1a      	ldr	r2, [pc, #104]	@ (80038b4 <HAL_DMA_Abort_IT+0x1d8>)
 800384a:	4293      	cmp	r3, r2
 800384c:	d004      	beq.n	8003858 <HAL_DMA_Abort_IT+0x17c>
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	4a19      	ldr	r2, [pc, #100]	@ (80038b8 <HAL_DMA_Abort_IT+0x1dc>)
 8003854:	4293      	cmp	r3, r2
 8003856:	d108      	bne.n	800386a <HAL_DMA_Abort_IT+0x18e>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	681a      	ldr	r2, [r3, #0]
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f022 0201 	bic.w	r2, r2, #1
 8003866:	601a      	str	r2, [r3, #0]
 8003868:	e178      	b.n	8003b5c <HAL_DMA_Abort_IT+0x480>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	681a      	ldr	r2, [r3, #0]
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f022 0201 	bic.w	r2, r2, #1
 8003878:	601a      	str	r2, [r3, #0]
 800387a:	e16f      	b.n	8003b5c <HAL_DMA_Abort_IT+0x480>
 800387c:	40020010 	.word	0x40020010
 8003880:	40020028 	.word	0x40020028
 8003884:	40020040 	.word	0x40020040
 8003888:	40020058 	.word	0x40020058
 800388c:	40020070 	.word	0x40020070
 8003890:	40020088 	.word	0x40020088
 8003894:	400200a0 	.word	0x400200a0
 8003898:	400200b8 	.word	0x400200b8
 800389c:	40020410 	.word	0x40020410
 80038a0:	40020428 	.word	0x40020428
 80038a4:	40020440 	.word	0x40020440
 80038a8:	40020458 	.word	0x40020458
 80038ac:	40020470 	.word	0x40020470
 80038b0:	40020488 	.word	0x40020488
 80038b4:	400204a0 	.word	0x400204a0
 80038b8:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	681a      	ldr	r2, [r3, #0]
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f022 020e 	bic.w	r2, r2, #14
 80038ca:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4a6c      	ldr	r2, [pc, #432]	@ (8003a84 <HAL_DMA_Abort_IT+0x3a8>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d04a      	beq.n	800396c <HAL_DMA_Abort_IT+0x290>
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	4a6b      	ldr	r2, [pc, #428]	@ (8003a88 <HAL_DMA_Abort_IT+0x3ac>)
 80038dc:	4293      	cmp	r3, r2
 80038de:	d045      	beq.n	800396c <HAL_DMA_Abort_IT+0x290>
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	4a69      	ldr	r2, [pc, #420]	@ (8003a8c <HAL_DMA_Abort_IT+0x3b0>)
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d040      	beq.n	800396c <HAL_DMA_Abort_IT+0x290>
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	4a68      	ldr	r2, [pc, #416]	@ (8003a90 <HAL_DMA_Abort_IT+0x3b4>)
 80038f0:	4293      	cmp	r3, r2
 80038f2:	d03b      	beq.n	800396c <HAL_DMA_Abort_IT+0x290>
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	4a66      	ldr	r2, [pc, #408]	@ (8003a94 <HAL_DMA_Abort_IT+0x3b8>)
 80038fa:	4293      	cmp	r3, r2
 80038fc:	d036      	beq.n	800396c <HAL_DMA_Abort_IT+0x290>
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	4a65      	ldr	r2, [pc, #404]	@ (8003a98 <HAL_DMA_Abort_IT+0x3bc>)
 8003904:	4293      	cmp	r3, r2
 8003906:	d031      	beq.n	800396c <HAL_DMA_Abort_IT+0x290>
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	4a63      	ldr	r2, [pc, #396]	@ (8003a9c <HAL_DMA_Abort_IT+0x3c0>)
 800390e:	4293      	cmp	r3, r2
 8003910:	d02c      	beq.n	800396c <HAL_DMA_Abort_IT+0x290>
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	4a62      	ldr	r2, [pc, #392]	@ (8003aa0 <HAL_DMA_Abort_IT+0x3c4>)
 8003918:	4293      	cmp	r3, r2
 800391a:	d027      	beq.n	800396c <HAL_DMA_Abort_IT+0x290>
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	4a60      	ldr	r2, [pc, #384]	@ (8003aa4 <HAL_DMA_Abort_IT+0x3c8>)
 8003922:	4293      	cmp	r3, r2
 8003924:	d022      	beq.n	800396c <HAL_DMA_Abort_IT+0x290>
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	4a5f      	ldr	r2, [pc, #380]	@ (8003aa8 <HAL_DMA_Abort_IT+0x3cc>)
 800392c:	4293      	cmp	r3, r2
 800392e:	d01d      	beq.n	800396c <HAL_DMA_Abort_IT+0x290>
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4a5d      	ldr	r2, [pc, #372]	@ (8003aac <HAL_DMA_Abort_IT+0x3d0>)
 8003936:	4293      	cmp	r3, r2
 8003938:	d018      	beq.n	800396c <HAL_DMA_Abort_IT+0x290>
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	4a5c      	ldr	r2, [pc, #368]	@ (8003ab0 <HAL_DMA_Abort_IT+0x3d4>)
 8003940:	4293      	cmp	r3, r2
 8003942:	d013      	beq.n	800396c <HAL_DMA_Abort_IT+0x290>
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	4a5a      	ldr	r2, [pc, #360]	@ (8003ab4 <HAL_DMA_Abort_IT+0x3d8>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d00e      	beq.n	800396c <HAL_DMA_Abort_IT+0x290>
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	4a59      	ldr	r2, [pc, #356]	@ (8003ab8 <HAL_DMA_Abort_IT+0x3dc>)
 8003954:	4293      	cmp	r3, r2
 8003956:	d009      	beq.n	800396c <HAL_DMA_Abort_IT+0x290>
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	4a57      	ldr	r2, [pc, #348]	@ (8003abc <HAL_DMA_Abort_IT+0x3e0>)
 800395e:	4293      	cmp	r3, r2
 8003960:	d004      	beq.n	800396c <HAL_DMA_Abort_IT+0x290>
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	4a56      	ldr	r2, [pc, #344]	@ (8003ac0 <HAL_DMA_Abort_IT+0x3e4>)
 8003968:	4293      	cmp	r3, r2
 800396a:	d108      	bne.n	800397e <HAL_DMA_Abort_IT+0x2a2>
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	681a      	ldr	r2, [r3, #0]
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f022 0201 	bic.w	r2, r2, #1
 800397a:	601a      	str	r2, [r3, #0]
 800397c:	e007      	b.n	800398e <HAL_DMA_Abort_IT+0x2b2>
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	681a      	ldr	r2, [r3, #0]
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f022 0201 	bic.w	r2, r2, #1
 800398c:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4a3c      	ldr	r2, [pc, #240]	@ (8003a84 <HAL_DMA_Abort_IT+0x3a8>)
 8003994:	4293      	cmp	r3, r2
 8003996:	d072      	beq.n	8003a7e <HAL_DMA_Abort_IT+0x3a2>
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	4a3a      	ldr	r2, [pc, #232]	@ (8003a88 <HAL_DMA_Abort_IT+0x3ac>)
 800399e:	4293      	cmp	r3, r2
 80039a0:	d06d      	beq.n	8003a7e <HAL_DMA_Abort_IT+0x3a2>
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	4a39      	ldr	r2, [pc, #228]	@ (8003a8c <HAL_DMA_Abort_IT+0x3b0>)
 80039a8:	4293      	cmp	r3, r2
 80039aa:	d068      	beq.n	8003a7e <HAL_DMA_Abort_IT+0x3a2>
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	4a37      	ldr	r2, [pc, #220]	@ (8003a90 <HAL_DMA_Abort_IT+0x3b4>)
 80039b2:	4293      	cmp	r3, r2
 80039b4:	d063      	beq.n	8003a7e <HAL_DMA_Abort_IT+0x3a2>
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	4a36      	ldr	r2, [pc, #216]	@ (8003a94 <HAL_DMA_Abort_IT+0x3b8>)
 80039bc:	4293      	cmp	r3, r2
 80039be:	d05e      	beq.n	8003a7e <HAL_DMA_Abort_IT+0x3a2>
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	4a34      	ldr	r2, [pc, #208]	@ (8003a98 <HAL_DMA_Abort_IT+0x3bc>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d059      	beq.n	8003a7e <HAL_DMA_Abort_IT+0x3a2>
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	4a33      	ldr	r2, [pc, #204]	@ (8003a9c <HAL_DMA_Abort_IT+0x3c0>)
 80039d0:	4293      	cmp	r3, r2
 80039d2:	d054      	beq.n	8003a7e <HAL_DMA_Abort_IT+0x3a2>
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4a31      	ldr	r2, [pc, #196]	@ (8003aa0 <HAL_DMA_Abort_IT+0x3c4>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d04f      	beq.n	8003a7e <HAL_DMA_Abort_IT+0x3a2>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	4a30      	ldr	r2, [pc, #192]	@ (8003aa4 <HAL_DMA_Abort_IT+0x3c8>)
 80039e4:	4293      	cmp	r3, r2
 80039e6:	d04a      	beq.n	8003a7e <HAL_DMA_Abort_IT+0x3a2>
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	4a2e      	ldr	r2, [pc, #184]	@ (8003aa8 <HAL_DMA_Abort_IT+0x3cc>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d045      	beq.n	8003a7e <HAL_DMA_Abort_IT+0x3a2>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	4a2d      	ldr	r2, [pc, #180]	@ (8003aac <HAL_DMA_Abort_IT+0x3d0>)
 80039f8:	4293      	cmp	r3, r2
 80039fa:	d040      	beq.n	8003a7e <HAL_DMA_Abort_IT+0x3a2>
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	4a2b      	ldr	r2, [pc, #172]	@ (8003ab0 <HAL_DMA_Abort_IT+0x3d4>)
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d03b      	beq.n	8003a7e <HAL_DMA_Abort_IT+0x3a2>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4a2a      	ldr	r2, [pc, #168]	@ (8003ab4 <HAL_DMA_Abort_IT+0x3d8>)
 8003a0c:	4293      	cmp	r3, r2
 8003a0e:	d036      	beq.n	8003a7e <HAL_DMA_Abort_IT+0x3a2>
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4a28      	ldr	r2, [pc, #160]	@ (8003ab8 <HAL_DMA_Abort_IT+0x3dc>)
 8003a16:	4293      	cmp	r3, r2
 8003a18:	d031      	beq.n	8003a7e <HAL_DMA_Abort_IT+0x3a2>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	4a27      	ldr	r2, [pc, #156]	@ (8003abc <HAL_DMA_Abort_IT+0x3e0>)
 8003a20:	4293      	cmp	r3, r2
 8003a22:	d02c      	beq.n	8003a7e <HAL_DMA_Abort_IT+0x3a2>
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	4a25      	ldr	r2, [pc, #148]	@ (8003ac0 <HAL_DMA_Abort_IT+0x3e4>)
 8003a2a:	4293      	cmp	r3, r2
 8003a2c:	d027      	beq.n	8003a7e <HAL_DMA_Abort_IT+0x3a2>
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	4a24      	ldr	r2, [pc, #144]	@ (8003ac4 <HAL_DMA_Abort_IT+0x3e8>)
 8003a34:	4293      	cmp	r3, r2
 8003a36:	d022      	beq.n	8003a7e <HAL_DMA_Abort_IT+0x3a2>
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	4a22      	ldr	r2, [pc, #136]	@ (8003ac8 <HAL_DMA_Abort_IT+0x3ec>)
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	d01d      	beq.n	8003a7e <HAL_DMA_Abort_IT+0x3a2>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4a21      	ldr	r2, [pc, #132]	@ (8003acc <HAL_DMA_Abort_IT+0x3f0>)
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d018      	beq.n	8003a7e <HAL_DMA_Abort_IT+0x3a2>
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	4a1f      	ldr	r2, [pc, #124]	@ (8003ad0 <HAL_DMA_Abort_IT+0x3f4>)
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d013      	beq.n	8003a7e <HAL_DMA_Abort_IT+0x3a2>
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	4a1e      	ldr	r2, [pc, #120]	@ (8003ad4 <HAL_DMA_Abort_IT+0x3f8>)
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d00e      	beq.n	8003a7e <HAL_DMA_Abort_IT+0x3a2>
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	4a1c      	ldr	r2, [pc, #112]	@ (8003ad8 <HAL_DMA_Abort_IT+0x3fc>)
 8003a66:	4293      	cmp	r3, r2
 8003a68:	d009      	beq.n	8003a7e <HAL_DMA_Abort_IT+0x3a2>
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	4a1b      	ldr	r2, [pc, #108]	@ (8003adc <HAL_DMA_Abort_IT+0x400>)
 8003a70:	4293      	cmp	r3, r2
 8003a72:	d004      	beq.n	8003a7e <HAL_DMA_Abort_IT+0x3a2>
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4a19      	ldr	r2, [pc, #100]	@ (8003ae0 <HAL_DMA_Abort_IT+0x404>)
 8003a7a:	4293      	cmp	r3, r2
 8003a7c:	d132      	bne.n	8003ae4 <HAL_DMA_Abort_IT+0x408>
 8003a7e:	2301      	movs	r3, #1
 8003a80:	e031      	b.n	8003ae6 <HAL_DMA_Abort_IT+0x40a>
 8003a82:	bf00      	nop
 8003a84:	40020010 	.word	0x40020010
 8003a88:	40020028 	.word	0x40020028
 8003a8c:	40020040 	.word	0x40020040
 8003a90:	40020058 	.word	0x40020058
 8003a94:	40020070 	.word	0x40020070
 8003a98:	40020088 	.word	0x40020088
 8003a9c:	400200a0 	.word	0x400200a0
 8003aa0:	400200b8 	.word	0x400200b8
 8003aa4:	40020410 	.word	0x40020410
 8003aa8:	40020428 	.word	0x40020428
 8003aac:	40020440 	.word	0x40020440
 8003ab0:	40020458 	.word	0x40020458
 8003ab4:	40020470 	.word	0x40020470
 8003ab8:	40020488 	.word	0x40020488
 8003abc:	400204a0 	.word	0x400204a0
 8003ac0:	400204b8 	.word	0x400204b8
 8003ac4:	58025408 	.word	0x58025408
 8003ac8:	5802541c 	.word	0x5802541c
 8003acc:	58025430 	.word	0x58025430
 8003ad0:	58025444 	.word	0x58025444
 8003ad4:	58025458 	.word	0x58025458
 8003ad8:	5802546c 	.word	0x5802546c
 8003adc:	58025480 	.word	0x58025480
 8003ae0:	58025494 	.word	0x58025494
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d028      	beq.n	8003b3c <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003aee:	681a      	ldr	r2, [r3, #0]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003af4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003af8:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003afe:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b04:	f003 031f 	and.w	r3, r3, #31
 8003b08:	2201      	movs	r2, #1
 8003b0a:	409a      	lsls	r2, r3
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003b14:	687a      	ldr	r2, [r7, #4]
 8003b16:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003b18:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d00c      	beq.n	8003b3c <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003b26:	681a      	ldr	r2, [r3, #0]
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003b2c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003b30:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b36:	687a      	ldr	r2, [r7, #4]
 8003b38:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003b3a:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2201      	movs	r2, #1
 8003b40:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2200      	movs	r2, #0
 8003b48:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d003      	beq.n	8003b5c <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b58:	6878      	ldr	r0, [r7, #4]
 8003b5a:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8003b5c:	2300      	movs	r3, #0
}
 8003b5e:	4618      	mov	r0, r3
 8003b60:	3710      	adds	r7, #16
 8003b62:	46bd      	mov	sp, r7
 8003b64:	bd80      	pop	{r7, pc}
 8003b66:	bf00      	nop

08003b68 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b08a      	sub	sp, #40	@ 0x28
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8003b70:	2300      	movs	r3, #0
 8003b72:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003b74:	4b67      	ldr	r3, [pc, #412]	@ (8003d14 <HAL_DMA_IRQHandler+0x1ac>)
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	4a67      	ldr	r2, [pc, #412]	@ (8003d18 <HAL_DMA_IRQHandler+0x1b0>)
 8003b7a:	fba2 2303 	umull	r2, r3, r2, r3
 8003b7e:	0a9b      	lsrs	r3, r3, #10
 8003b80:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b86:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b8c:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8003b8e:	6a3b      	ldr	r3, [r7, #32]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8003b94:	69fb      	ldr	r3, [r7, #28]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	4a5f      	ldr	r2, [pc, #380]	@ (8003d1c <HAL_DMA_IRQHandler+0x1b4>)
 8003ba0:	4293      	cmp	r3, r2
 8003ba2:	d04a      	beq.n	8003c3a <HAL_DMA_IRQHandler+0xd2>
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	4a5d      	ldr	r2, [pc, #372]	@ (8003d20 <HAL_DMA_IRQHandler+0x1b8>)
 8003baa:	4293      	cmp	r3, r2
 8003bac:	d045      	beq.n	8003c3a <HAL_DMA_IRQHandler+0xd2>
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	4a5c      	ldr	r2, [pc, #368]	@ (8003d24 <HAL_DMA_IRQHandler+0x1bc>)
 8003bb4:	4293      	cmp	r3, r2
 8003bb6:	d040      	beq.n	8003c3a <HAL_DMA_IRQHandler+0xd2>
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	4a5a      	ldr	r2, [pc, #360]	@ (8003d28 <HAL_DMA_IRQHandler+0x1c0>)
 8003bbe:	4293      	cmp	r3, r2
 8003bc0:	d03b      	beq.n	8003c3a <HAL_DMA_IRQHandler+0xd2>
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	4a59      	ldr	r2, [pc, #356]	@ (8003d2c <HAL_DMA_IRQHandler+0x1c4>)
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	d036      	beq.n	8003c3a <HAL_DMA_IRQHandler+0xd2>
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	4a57      	ldr	r2, [pc, #348]	@ (8003d30 <HAL_DMA_IRQHandler+0x1c8>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d031      	beq.n	8003c3a <HAL_DMA_IRQHandler+0xd2>
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	4a56      	ldr	r2, [pc, #344]	@ (8003d34 <HAL_DMA_IRQHandler+0x1cc>)
 8003bdc:	4293      	cmp	r3, r2
 8003bde:	d02c      	beq.n	8003c3a <HAL_DMA_IRQHandler+0xd2>
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	4a54      	ldr	r2, [pc, #336]	@ (8003d38 <HAL_DMA_IRQHandler+0x1d0>)
 8003be6:	4293      	cmp	r3, r2
 8003be8:	d027      	beq.n	8003c3a <HAL_DMA_IRQHandler+0xd2>
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	4a53      	ldr	r2, [pc, #332]	@ (8003d3c <HAL_DMA_IRQHandler+0x1d4>)
 8003bf0:	4293      	cmp	r3, r2
 8003bf2:	d022      	beq.n	8003c3a <HAL_DMA_IRQHandler+0xd2>
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	4a51      	ldr	r2, [pc, #324]	@ (8003d40 <HAL_DMA_IRQHandler+0x1d8>)
 8003bfa:	4293      	cmp	r3, r2
 8003bfc:	d01d      	beq.n	8003c3a <HAL_DMA_IRQHandler+0xd2>
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	4a50      	ldr	r2, [pc, #320]	@ (8003d44 <HAL_DMA_IRQHandler+0x1dc>)
 8003c04:	4293      	cmp	r3, r2
 8003c06:	d018      	beq.n	8003c3a <HAL_DMA_IRQHandler+0xd2>
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	4a4e      	ldr	r2, [pc, #312]	@ (8003d48 <HAL_DMA_IRQHandler+0x1e0>)
 8003c0e:	4293      	cmp	r3, r2
 8003c10:	d013      	beq.n	8003c3a <HAL_DMA_IRQHandler+0xd2>
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	4a4d      	ldr	r2, [pc, #308]	@ (8003d4c <HAL_DMA_IRQHandler+0x1e4>)
 8003c18:	4293      	cmp	r3, r2
 8003c1a:	d00e      	beq.n	8003c3a <HAL_DMA_IRQHandler+0xd2>
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	4a4b      	ldr	r2, [pc, #300]	@ (8003d50 <HAL_DMA_IRQHandler+0x1e8>)
 8003c22:	4293      	cmp	r3, r2
 8003c24:	d009      	beq.n	8003c3a <HAL_DMA_IRQHandler+0xd2>
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	4a4a      	ldr	r2, [pc, #296]	@ (8003d54 <HAL_DMA_IRQHandler+0x1ec>)
 8003c2c:	4293      	cmp	r3, r2
 8003c2e:	d004      	beq.n	8003c3a <HAL_DMA_IRQHandler+0xd2>
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	4a48      	ldr	r2, [pc, #288]	@ (8003d58 <HAL_DMA_IRQHandler+0x1f0>)
 8003c36:	4293      	cmp	r3, r2
 8003c38:	d101      	bne.n	8003c3e <HAL_DMA_IRQHandler+0xd6>
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	e000      	b.n	8003c40 <HAL_DMA_IRQHandler+0xd8>
 8003c3e:	2300      	movs	r3, #0
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	f000 842b 	beq.w	800449c <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c4a:	f003 031f 	and.w	r3, r3, #31
 8003c4e:	2208      	movs	r2, #8
 8003c50:	409a      	lsls	r2, r3
 8003c52:	69bb      	ldr	r3, [r7, #24]
 8003c54:	4013      	ands	r3, r2
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	f000 80a2 	beq.w	8003da0 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4a2e      	ldr	r2, [pc, #184]	@ (8003d1c <HAL_DMA_IRQHandler+0x1b4>)
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d04a      	beq.n	8003cfc <HAL_DMA_IRQHandler+0x194>
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	4a2d      	ldr	r2, [pc, #180]	@ (8003d20 <HAL_DMA_IRQHandler+0x1b8>)
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	d045      	beq.n	8003cfc <HAL_DMA_IRQHandler+0x194>
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	4a2b      	ldr	r2, [pc, #172]	@ (8003d24 <HAL_DMA_IRQHandler+0x1bc>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d040      	beq.n	8003cfc <HAL_DMA_IRQHandler+0x194>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	4a2a      	ldr	r2, [pc, #168]	@ (8003d28 <HAL_DMA_IRQHandler+0x1c0>)
 8003c80:	4293      	cmp	r3, r2
 8003c82:	d03b      	beq.n	8003cfc <HAL_DMA_IRQHandler+0x194>
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4a28      	ldr	r2, [pc, #160]	@ (8003d2c <HAL_DMA_IRQHandler+0x1c4>)
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d036      	beq.n	8003cfc <HAL_DMA_IRQHandler+0x194>
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	4a27      	ldr	r2, [pc, #156]	@ (8003d30 <HAL_DMA_IRQHandler+0x1c8>)
 8003c94:	4293      	cmp	r3, r2
 8003c96:	d031      	beq.n	8003cfc <HAL_DMA_IRQHandler+0x194>
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	4a25      	ldr	r2, [pc, #148]	@ (8003d34 <HAL_DMA_IRQHandler+0x1cc>)
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	d02c      	beq.n	8003cfc <HAL_DMA_IRQHandler+0x194>
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	4a24      	ldr	r2, [pc, #144]	@ (8003d38 <HAL_DMA_IRQHandler+0x1d0>)
 8003ca8:	4293      	cmp	r3, r2
 8003caa:	d027      	beq.n	8003cfc <HAL_DMA_IRQHandler+0x194>
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	4a22      	ldr	r2, [pc, #136]	@ (8003d3c <HAL_DMA_IRQHandler+0x1d4>)
 8003cb2:	4293      	cmp	r3, r2
 8003cb4:	d022      	beq.n	8003cfc <HAL_DMA_IRQHandler+0x194>
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	4a21      	ldr	r2, [pc, #132]	@ (8003d40 <HAL_DMA_IRQHandler+0x1d8>)
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	d01d      	beq.n	8003cfc <HAL_DMA_IRQHandler+0x194>
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	4a1f      	ldr	r2, [pc, #124]	@ (8003d44 <HAL_DMA_IRQHandler+0x1dc>)
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	d018      	beq.n	8003cfc <HAL_DMA_IRQHandler+0x194>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	4a1e      	ldr	r2, [pc, #120]	@ (8003d48 <HAL_DMA_IRQHandler+0x1e0>)
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d013      	beq.n	8003cfc <HAL_DMA_IRQHandler+0x194>
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	4a1c      	ldr	r2, [pc, #112]	@ (8003d4c <HAL_DMA_IRQHandler+0x1e4>)
 8003cda:	4293      	cmp	r3, r2
 8003cdc:	d00e      	beq.n	8003cfc <HAL_DMA_IRQHandler+0x194>
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	4a1b      	ldr	r2, [pc, #108]	@ (8003d50 <HAL_DMA_IRQHandler+0x1e8>)
 8003ce4:	4293      	cmp	r3, r2
 8003ce6:	d009      	beq.n	8003cfc <HAL_DMA_IRQHandler+0x194>
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	4a19      	ldr	r2, [pc, #100]	@ (8003d54 <HAL_DMA_IRQHandler+0x1ec>)
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	d004      	beq.n	8003cfc <HAL_DMA_IRQHandler+0x194>
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	4a18      	ldr	r2, [pc, #96]	@ (8003d58 <HAL_DMA_IRQHandler+0x1f0>)
 8003cf8:	4293      	cmp	r3, r2
 8003cfa:	d12f      	bne.n	8003d5c <HAL_DMA_IRQHandler+0x1f4>
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f003 0304 	and.w	r3, r3, #4
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	bf14      	ite	ne
 8003d0a:	2301      	movne	r3, #1
 8003d0c:	2300      	moveq	r3, #0
 8003d0e:	b2db      	uxtb	r3, r3
 8003d10:	e02e      	b.n	8003d70 <HAL_DMA_IRQHandler+0x208>
 8003d12:	bf00      	nop
 8003d14:	24000000 	.word	0x24000000
 8003d18:	1b4e81b5 	.word	0x1b4e81b5
 8003d1c:	40020010 	.word	0x40020010
 8003d20:	40020028 	.word	0x40020028
 8003d24:	40020040 	.word	0x40020040
 8003d28:	40020058 	.word	0x40020058
 8003d2c:	40020070 	.word	0x40020070
 8003d30:	40020088 	.word	0x40020088
 8003d34:	400200a0 	.word	0x400200a0
 8003d38:	400200b8 	.word	0x400200b8
 8003d3c:	40020410 	.word	0x40020410
 8003d40:	40020428 	.word	0x40020428
 8003d44:	40020440 	.word	0x40020440
 8003d48:	40020458 	.word	0x40020458
 8003d4c:	40020470 	.word	0x40020470
 8003d50:	40020488 	.word	0x40020488
 8003d54:	400204a0 	.word	0x400204a0
 8003d58:	400204b8 	.word	0x400204b8
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f003 0308 	and.w	r3, r3, #8
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	bf14      	ite	ne
 8003d6a:	2301      	movne	r3, #1
 8003d6c:	2300      	moveq	r3, #0
 8003d6e:	b2db      	uxtb	r3, r3
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d015      	beq.n	8003da0 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	681a      	ldr	r2, [r3, #0]
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f022 0204 	bic.w	r2, r2, #4
 8003d82:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d88:	f003 031f 	and.w	r3, r3, #31
 8003d8c:	2208      	movs	r2, #8
 8003d8e:	409a      	lsls	r2, r3
 8003d90:	6a3b      	ldr	r3, [r7, #32]
 8003d92:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d98:	f043 0201 	orr.w	r2, r3, #1
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003da4:	f003 031f 	and.w	r3, r3, #31
 8003da8:	69ba      	ldr	r2, [r7, #24]
 8003daa:	fa22 f303 	lsr.w	r3, r2, r3
 8003dae:	f003 0301 	and.w	r3, r3, #1
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d06e      	beq.n	8003e94 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	4a69      	ldr	r2, [pc, #420]	@ (8003f60 <HAL_DMA_IRQHandler+0x3f8>)
 8003dbc:	4293      	cmp	r3, r2
 8003dbe:	d04a      	beq.n	8003e56 <HAL_DMA_IRQHandler+0x2ee>
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	4a67      	ldr	r2, [pc, #412]	@ (8003f64 <HAL_DMA_IRQHandler+0x3fc>)
 8003dc6:	4293      	cmp	r3, r2
 8003dc8:	d045      	beq.n	8003e56 <HAL_DMA_IRQHandler+0x2ee>
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	4a66      	ldr	r2, [pc, #408]	@ (8003f68 <HAL_DMA_IRQHandler+0x400>)
 8003dd0:	4293      	cmp	r3, r2
 8003dd2:	d040      	beq.n	8003e56 <HAL_DMA_IRQHandler+0x2ee>
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	4a64      	ldr	r2, [pc, #400]	@ (8003f6c <HAL_DMA_IRQHandler+0x404>)
 8003dda:	4293      	cmp	r3, r2
 8003ddc:	d03b      	beq.n	8003e56 <HAL_DMA_IRQHandler+0x2ee>
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	4a63      	ldr	r2, [pc, #396]	@ (8003f70 <HAL_DMA_IRQHandler+0x408>)
 8003de4:	4293      	cmp	r3, r2
 8003de6:	d036      	beq.n	8003e56 <HAL_DMA_IRQHandler+0x2ee>
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	4a61      	ldr	r2, [pc, #388]	@ (8003f74 <HAL_DMA_IRQHandler+0x40c>)
 8003dee:	4293      	cmp	r3, r2
 8003df0:	d031      	beq.n	8003e56 <HAL_DMA_IRQHandler+0x2ee>
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	4a60      	ldr	r2, [pc, #384]	@ (8003f78 <HAL_DMA_IRQHandler+0x410>)
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	d02c      	beq.n	8003e56 <HAL_DMA_IRQHandler+0x2ee>
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	4a5e      	ldr	r2, [pc, #376]	@ (8003f7c <HAL_DMA_IRQHandler+0x414>)
 8003e02:	4293      	cmp	r3, r2
 8003e04:	d027      	beq.n	8003e56 <HAL_DMA_IRQHandler+0x2ee>
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	4a5d      	ldr	r2, [pc, #372]	@ (8003f80 <HAL_DMA_IRQHandler+0x418>)
 8003e0c:	4293      	cmp	r3, r2
 8003e0e:	d022      	beq.n	8003e56 <HAL_DMA_IRQHandler+0x2ee>
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4a5b      	ldr	r2, [pc, #364]	@ (8003f84 <HAL_DMA_IRQHandler+0x41c>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d01d      	beq.n	8003e56 <HAL_DMA_IRQHandler+0x2ee>
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	4a5a      	ldr	r2, [pc, #360]	@ (8003f88 <HAL_DMA_IRQHandler+0x420>)
 8003e20:	4293      	cmp	r3, r2
 8003e22:	d018      	beq.n	8003e56 <HAL_DMA_IRQHandler+0x2ee>
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	4a58      	ldr	r2, [pc, #352]	@ (8003f8c <HAL_DMA_IRQHandler+0x424>)
 8003e2a:	4293      	cmp	r3, r2
 8003e2c:	d013      	beq.n	8003e56 <HAL_DMA_IRQHandler+0x2ee>
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	4a57      	ldr	r2, [pc, #348]	@ (8003f90 <HAL_DMA_IRQHandler+0x428>)
 8003e34:	4293      	cmp	r3, r2
 8003e36:	d00e      	beq.n	8003e56 <HAL_DMA_IRQHandler+0x2ee>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	4a55      	ldr	r2, [pc, #340]	@ (8003f94 <HAL_DMA_IRQHandler+0x42c>)
 8003e3e:	4293      	cmp	r3, r2
 8003e40:	d009      	beq.n	8003e56 <HAL_DMA_IRQHandler+0x2ee>
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	4a54      	ldr	r2, [pc, #336]	@ (8003f98 <HAL_DMA_IRQHandler+0x430>)
 8003e48:	4293      	cmp	r3, r2
 8003e4a:	d004      	beq.n	8003e56 <HAL_DMA_IRQHandler+0x2ee>
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	4a52      	ldr	r2, [pc, #328]	@ (8003f9c <HAL_DMA_IRQHandler+0x434>)
 8003e52:	4293      	cmp	r3, r2
 8003e54:	d10a      	bne.n	8003e6c <HAL_DMA_IRQHandler+0x304>
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	695b      	ldr	r3, [r3, #20]
 8003e5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	bf14      	ite	ne
 8003e64:	2301      	movne	r3, #1
 8003e66:	2300      	moveq	r3, #0
 8003e68:	b2db      	uxtb	r3, r3
 8003e6a:	e003      	b.n	8003e74 <HAL_DMA_IRQHandler+0x30c>
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	2300      	movs	r3, #0
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d00d      	beq.n	8003e94 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e7c:	f003 031f 	and.w	r3, r3, #31
 8003e80:	2201      	movs	r2, #1
 8003e82:	409a      	lsls	r2, r3
 8003e84:	6a3b      	ldr	r3, [r7, #32]
 8003e86:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e8c:	f043 0202 	orr.w	r2, r3, #2
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e98:	f003 031f 	and.w	r3, r3, #31
 8003e9c:	2204      	movs	r2, #4
 8003e9e:	409a      	lsls	r2, r3
 8003ea0:	69bb      	ldr	r3, [r7, #24]
 8003ea2:	4013      	ands	r3, r2
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	f000 808f 	beq.w	8003fc8 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	4a2c      	ldr	r2, [pc, #176]	@ (8003f60 <HAL_DMA_IRQHandler+0x3f8>)
 8003eb0:	4293      	cmp	r3, r2
 8003eb2:	d04a      	beq.n	8003f4a <HAL_DMA_IRQHandler+0x3e2>
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	4a2a      	ldr	r2, [pc, #168]	@ (8003f64 <HAL_DMA_IRQHandler+0x3fc>)
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	d045      	beq.n	8003f4a <HAL_DMA_IRQHandler+0x3e2>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	4a29      	ldr	r2, [pc, #164]	@ (8003f68 <HAL_DMA_IRQHandler+0x400>)
 8003ec4:	4293      	cmp	r3, r2
 8003ec6:	d040      	beq.n	8003f4a <HAL_DMA_IRQHandler+0x3e2>
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	4a27      	ldr	r2, [pc, #156]	@ (8003f6c <HAL_DMA_IRQHandler+0x404>)
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	d03b      	beq.n	8003f4a <HAL_DMA_IRQHandler+0x3e2>
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	4a26      	ldr	r2, [pc, #152]	@ (8003f70 <HAL_DMA_IRQHandler+0x408>)
 8003ed8:	4293      	cmp	r3, r2
 8003eda:	d036      	beq.n	8003f4a <HAL_DMA_IRQHandler+0x3e2>
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	4a24      	ldr	r2, [pc, #144]	@ (8003f74 <HAL_DMA_IRQHandler+0x40c>)
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	d031      	beq.n	8003f4a <HAL_DMA_IRQHandler+0x3e2>
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	4a23      	ldr	r2, [pc, #140]	@ (8003f78 <HAL_DMA_IRQHandler+0x410>)
 8003eec:	4293      	cmp	r3, r2
 8003eee:	d02c      	beq.n	8003f4a <HAL_DMA_IRQHandler+0x3e2>
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	4a21      	ldr	r2, [pc, #132]	@ (8003f7c <HAL_DMA_IRQHandler+0x414>)
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d027      	beq.n	8003f4a <HAL_DMA_IRQHandler+0x3e2>
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	4a20      	ldr	r2, [pc, #128]	@ (8003f80 <HAL_DMA_IRQHandler+0x418>)
 8003f00:	4293      	cmp	r3, r2
 8003f02:	d022      	beq.n	8003f4a <HAL_DMA_IRQHandler+0x3e2>
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	4a1e      	ldr	r2, [pc, #120]	@ (8003f84 <HAL_DMA_IRQHandler+0x41c>)
 8003f0a:	4293      	cmp	r3, r2
 8003f0c:	d01d      	beq.n	8003f4a <HAL_DMA_IRQHandler+0x3e2>
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	4a1d      	ldr	r2, [pc, #116]	@ (8003f88 <HAL_DMA_IRQHandler+0x420>)
 8003f14:	4293      	cmp	r3, r2
 8003f16:	d018      	beq.n	8003f4a <HAL_DMA_IRQHandler+0x3e2>
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	4a1b      	ldr	r2, [pc, #108]	@ (8003f8c <HAL_DMA_IRQHandler+0x424>)
 8003f1e:	4293      	cmp	r3, r2
 8003f20:	d013      	beq.n	8003f4a <HAL_DMA_IRQHandler+0x3e2>
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	4a1a      	ldr	r2, [pc, #104]	@ (8003f90 <HAL_DMA_IRQHandler+0x428>)
 8003f28:	4293      	cmp	r3, r2
 8003f2a:	d00e      	beq.n	8003f4a <HAL_DMA_IRQHandler+0x3e2>
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	4a18      	ldr	r2, [pc, #96]	@ (8003f94 <HAL_DMA_IRQHandler+0x42c>)
 8003f32:	4293      	cmp	r3, r2
 8003f34:	d009      	beq.n	8003f4a <HAL_DMA_IRQHandler+0x3e2>
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	4a17      	ldr	r2, [pc, #92]	@ (8003f98 <HAL_DMA_IRQHandler+0x430>)
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d004      	beq.n	8003f4a <HAL_DMA_IRQHandler+0x3e2>
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	4a15      	ldr	r2, [pc, #84]	@ (8003f9c <HAL_DMA_IRQHandler+0x434>)
 8003f46:	4293      	cmp	r3, r2
 8003f48:	d12a      	bne.n	8003fa0 <HAL_DMA_IRQHandler+0x438>
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f003 0302 	and.w	r3, r3, #2
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	bf14      	ite	ne
 8003f58:	2301      	movne	r3, #1
 8003f5a:	2300      	moveq	r3, #0
 8003f5c:	b2db      	uxtb	r3, r3
 8003f5e:	e023      	b.n	8003fa8 <HAL_DMA_IRQHandler+0x440>
 8003f60:	40020010 	.word	0x40020010
 8003f64:	40020028 	.word	0x40020028
 8003f68:	40020040 	.word	0x40020040
 8003f6c:	40020058 	.word	0x40020058
 8003f70:	40020070 	.word	0x40020070
 8003f74:	40020088 	.word	0x40020088
 8003f78:	400200a0 	.word	0x400200a0
 8003f7c:	400200b8 	.word	0x400200b8
 8003f80:	40020410 	.word	0x40020410
 8003f84:	40020428 	.word	0x40020428
 8003f88:	40020440 	.word	0x40020440
 8003f8c:	40020458 	.word	0x40020458
 8003f90:	40020470 	.word	0x40020470
 8003f94:	40020488 	.word	0x40020488
 8003f98:	400204a0 	.word	0x400204a0
 8003f9c:	400204b8 	.word	0x400204b8
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d00d      	beq.n	8003fc8 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fb0:	f003 031f 	and.w	r3, r3, #31
 8003fb4:	2204      	movs	r2, #4
 8003fb6:	409a      	lsls	r2, r3
 8003fb8:	6a3b      	ldr	r3, [r7, #32]
 8003fba:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fc0:	f043 0204 	orr.w	r2, r3, #4
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fcc:	f003 031f 	and.w	r3, r3, #31
 8003fd0:	2210      	movs	r2, #16
 8003fd2:	409a      	lsls	r2, r3
 8003fd4:	69bb      	ldr	r3, [r7, #24]
 8003fd6:	4013      	ands	r3, r2
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	f000 80a6 	beq.w	800412a <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	4a85      	ldr	r2, [pc, #532]	@ (80041f8 <HAL_DMA_IRQHandler+0x690>)
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d04a      	beq.n	800407e <HAL_DMA_IRQHandler+0x516>
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4a83      	ldr	r2, [pc, #524]	@ (80041fc <HAL_DMA_IRQHandler+0x694>)
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d045      	beq.n	800407e <HAL_DMA_IRQHandler+0x516>
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	4a82      	ldr	r2, [pc, #520]	@ (8004200 <HAL_DMA_IRQHandler+0x698>)
 8003ff8:	4293      	cmp	r3, r2
 8003ffa:	d040      	beq.n	800407e <HAL_DMA_IRQHandler+0x516>
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	4a80      	ldr	r2, [pc, #512]	@ (8004204 <HAL_DMA_IRQHandler+0x69c>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d03b      	beq.n	800407e <HAL_DMA_IRQHandler+0x516>
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	4a7f      	ldr	r2, [pc, #508]	@ (8004208 <HAL_DMA_IRQHandler+0x6a0>)
 800400c:	4293      	cmp	r3, r2
 800400e:	d036      	beq.n	800407e <HAL_DMA_IRQHandler+0x516>
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	4a7d      	ldr	r2, [pc, #500]	@ (800420c <HAL_DMA_IRQHandler+0x6a4>)
 8004016:	4293      	cmp	r3, r2
 8004018:	d031      	beq.n	800407e <HAL_DMA_IRQHandler+0x516>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	4a7c      	ldr	r2, [pc, #496]	@ (8004210 <HAL_DMA_IRQHandler+0x6a8>)
 8004020:	4293      	cmp	r3, r2
 8004022:	d02c      	beq.n	800407e <HAL_DMA_IRQHandler+0x516>
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4a7a      	ldr	r2, [pc, #488]	@ (8004214 <HAL_DMA_IRQHandler+0x6ac>)
 800402a:	4293      	cmp	r3, r2
 800402c:	d027      	beq.n	800407e <HAL_DMA_IRQHandler+0x516>
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	4a79      	ldr	r2, [pc, #484]	@ (8004218 <HAL_DMA_IRQHandler+0x6b0>)
 8004034:	4293      	cmp	r3, r2
 8004036:	d022      	beq.n	800407e <HAL_DMA_IRQHandler+0x516>
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	4a77      	ldr	r2, [pc, #476]	@ (800421c <HAL_DMA_IRQHandler+0x6b4>)
 800403e:	4293      	cmp	r3, r2
 8004040:	d01d      	beq.n	800407e <HAL_DMA_IRQHandler+0x516>
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	4a76      	ldr	r2, [pc, #472]	@ (8004220 <HAL_DMA_IRQHandler+0x6b8>)
 8004048:	4293      	cmp	r3, r2
 800404a:	d018      	beq.n	800407e <HAL_DMA_IRQHandler+0x516>
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4a74      	ldr	r2, [pc, #464]	@ (8004224 <HAL_DMA_IRQHandler+0x6bc>)
 8004052:	4293      	cmp	r3, r2
 8004054:	d013      	beq.n	800407e <HAL_DMA_IRQHandler+0x516>
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	4a73      	ldr	r2, [pc, #460]	@ (8004228 <HAL_DMA_IRQHandler+0x6c0>)
 800405c:	4293      	cmp	r3, r2
 800405e:	d00e      	beq.n	800407e <HAL_DMA_IRQHandler+0x516>
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	4a71      	ldr	r2, [pc, #452]	@ (800422c <HAL_DMA_IRQHandler+0x6c4>)
 8004066:	4293      	cmp	r3, r2
 8004068:	d009      	beq.n	800407e <HAL_DMA_IRQHandler+0x516>
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	4a70      	ldr	r2, [pc, #448]	@ (8004230 <HAL_DMA_IRQHandler+0x6c8>)
 8004070:	4293      	cmp	r3, r2
 8004072:	d004      	beq.n	800407e <HAL_DMA_IRQHandler+0x516>
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	4a6e      	ldr	r2, [pc, #440]	@ (8004234 <HAL_DMA_IRQHandler+0x6cc>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d10a      	bne.n	8004094 <HAL_DMA_IRQHandler+0x52c>
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f003 0308 	and.w	r3, r3, #8
 8004088:	2b00      	cmp	r3, #0
 800408a:	bf14      	ite	ne
 800408c:	2301      	movne	r3, #1
 800408e:	2300      	moveq	r3, #0
 8004090:	b2db      	uxtb	r3, r3
 8004092:	e009      	b.n	80040a8 <HAL_DMA_IRQHandler+0x540>
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f003 0304 	and.w	r3, r3, #4
 800409e:	2b00      	cmp	r3, #0
 80040a0:	bf14      	ite	ne
 80040a2:	2301      	movne	r3, #1
 80040a4:	2300      	moveq	r3, #0
 80040a6:	b2db      	uxtb	r3, r3
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d03e      	beq.n	800412a <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040b0:	f003 031f 	and.w	r3, r3, #31
 80040b4:	2210      	movs	r2, #16
 80040b6:	409a      	lsls	r2, r3
 80040b8:	6a3b      	ldr	r3, [r7, #32]
 80040ba:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d018      	beq.n	80040fc <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d108      	bne.n	80040ea <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d024      	beq.n	800412a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040e4:	6878      	ldr	r0, [r7, #4]
 80040e6:	4798      	blx	r3
 80040e8:	e01f      	b.n	800412a <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d01b      	beq.n	800412a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040f6:	6878      	ldr	r0, [r7, #4]
 80040f8:	4798      	blx	r3
 80040fa:	e016      	b.n	800412a <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004106:	2b00      	cmp	r3, #0
 8004108:	d107      	bne.n	800411a <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	681a      	ldr	r2, [r3, #0]
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f022 0208 	bic.w	r2, r2, #8
 8004118:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800411e:	2b00      	cmp	r3, #0
 8004120:	d003      	beq.n	800412a <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004126:	6878      	ldr	r0, [r7, #4]
 8004128:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800412e:	f003 031f 	and.w	r3, r3, #31
 8004132:	2220      	movs	r2, #32
 8004134:	409a      	lsls	r2, r3
 8004136:	69bb      	ldr	r3, [r7, #24]
 8004138:	4013      	ands	r3, r2
 800413a:	2b00      	cmp	r3, #0
 800413c:	f000 8110 	beq.w	8004360 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4a2c      	ldr	r2, [pc, #176]	@ (80041f8 <HAL_DMA_IRQHandler+0x690>)
 8004146:	4293      	cmp	r3, r2
 8004148:	d04a      	beq.n	80041e0 <HAL_DMA_IRQHandler+0x678>
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	4a2b      	ldr	r2, [pc, #172]	@ (80041fc <HAL_DMA_IRQHandler+0x694>)
 8004150:	4293      	cmp	r3, r2
 8004152:	d045      	beq.n	80041e0 <HAL_DMA_IRQHandler+0x678>
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	4a29      	ldr	r2, [pc, #164]	@ (8004200 <HAL_DMA_IRQHandler+0x698>)
 800415a:	4293      	cmp	r3, r2
 800415c:	d040      	beq.n	80041e0 <HAL_DMA_IRQHandler+0x678>
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	4a28      	ldr	r2, [pc, #160]	@ (8004204 <HAL_DMA_IRQHandler+0x69c>)
 8004164:	4293      	cmp	r3, r2
 8004166:	d03b      	beq.n	80041e0 <HAL_DMA_IRQHandler+0x678>
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	4a26      	ldr	r2, [pc, #152]	@ (8004208 <HAL_DMA_IRQHandler+0x6a0>)
 800416e:	4293      	cmp	r3, r2
 8004170:	d036      	beq.n	80041e0 <HAL_DMA_IRQHandler+0x678>
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	4a25      	ldr	r2, [pc, #148]	@ (800420c <HAL_DMA_IRQHandler+0x6a4>)
 8004178:	4293      	cmp	r3, r2
 800417a:	d031      	beq.n	80041e0 <HAL_DMA_IRQHandler+0x678>
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	4a23      	ldr	r2, [pc, #140]	@ (8004210 <HAL_DMA_IRQHandler+0x6a8>)
 8004182:	4293      	cmp	r3, r2
 8004184:	d02c      	beq.n	80041e0 <HAL_DMA_IRQHandler+0x678>
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	4a22      	ldr	r2, [pc, #136]	@ (8004214 <HAL_DMA_IRQHandler+0x6ac>)
 800418c:	4293      	cmp	r3, r2
 800418e:	d027      	beq.n	80041e0 <HAL_DMA_IRQHandler+0x678>
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	4a20      	ldr	r2, [pc, #128]	@ (8004218 <HAL_DMA_IRQHandler+0x6b0>)
 8004196:	4293      	cmp	r3, r2
 8004198:	d022      	beq.n	80041e0 <HAL_DMA_IRQHandler+0x678>
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	4a1f      	ldr	r2, [pc, #124]	@ (800421c <HAL_DMA_IRQHandler+0x6b4>)
 80041a0:	4293      	cmp	r3, r2
 80041a2:	d01d      	beq.n	80041e0 <HAL_DMA_IRQHandler+0x678>
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	4a1d      	ldr	r2, [pc, #116]	@ (8004220 <HAL_DMA_IRQHandler+0x6b8>)
 80041aa:	4293      	cmp	r3, r2
 80041ac:	d018      	beq.n	80041e0 <HAL_DMA_IRQHandler+0x678>
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	4a1c      	ldr	r2, [pc, #112]	@ (8004224 <HAL_DMA_IRQHandler+0x6bc>)
 80041b4:	4293      	cmp	r3, r2
 80041b6:	d013      	beq.n	80041e0 <HAL_DMA_IRQHandler+0x678>
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	4a1a      	ldr	r2, [pc, #104]	@ (8004228 <HAL_DMA_IRQHandler+0x6c0>)
 80041be:	4293      	cmp	r3, r2
 80041c0:	d00e      	beq.n	80041e0 <HAL_DMA_IRQHandler+0x678>
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	4a19      	ldr	r2, [pc, #100]	@ (800422c <HAL_DMA_IRQHandler+0x6c4>)
 80041c8:	4293      	cmp	r3, r2
 80041ca:	d009      	beq.n	80041e0 <HAL_DMA_IRQHandler+0x678>
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	4a17      	ldr	r2, [pc, #92]	@ (8004230 <HAL_DMA_IRQHandler+0x6c8>)
 80041d2:	4293      	cmp	r3, r2
 80041d4:	d004      	beq.n	80041e0 <HAL_DMA_IRQHandler+0x678>
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	4a16      	ldr	r2, [pc, #88]	@ (8004234 <HAL_DMA_IRQHandler+0x6cc>)
 80041dc:	4293      	cmp	r3, r2
 80041de:	d12b      	bne.n	8004238 <HAL_DMA_IRQHandler+0x6d0>
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f003 0310 	and.w	r3, r3, #16
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	bf14      	ite	ne
 80041ee:	2301      	movne	r3, #1
 80041f0:	2300      	moveq	r3, #0
 80041f2:	b2db      	uxtb	r3, r3
 80041f4:	e02a      	b.n	800424c <HAL_DMA_IRQHandler+0x6e4>
 80041f6:	bf00      	nop
 80041f8:	40020010 	.word	0x40020010
 80041fc:	40020028 	.word	0x40020028
 8004200:	40020040 	.word	0x40020040
 8004204:	40020058 	.word	0x40020058
 8004208:	40020070 	.word	0x40020070
 800420c:	40020088 	.word	0x40020088
 8004210:	400200a0 	.word	0x400200a0
 8004214:	400200b8 	.word	0x400200b8
 8004218:	40020410 	.word	0x40020410
 800421c:	40020428 	.word	0x40020428
 8004220:	40020440 	.word	0x40020440
 8004224:	40020458 	.word	0x40020458
 8004228:	40020470 	.word	0x40020470
 800422c:	40020488 	.word	0x40020488
 8004230:	400204a0 	.word	0x400204a0
 8004234:	400204b8 	.word	0x400204b8
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f003 0302 	and.w	r3, r3, #2
 8004242:	2b00      	cmp	r3, #0
 8004244:	bf14      	ite	ne
 8004246:	2301      	movne	r3, #1
 8004248:	2300      	moveq	r3, #0
 800424a:	b2db      	uxtb	r3, r3
 800424c:	2b00      	cmp	r3, #0
 800424e:	f000 8087 	beq.w	8004360 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004256:	f003 031f 	and.w	r3, r3, #31
 800425a:	2220      	movs	r2, #32
 800425c:	409a      	lsls	r2, r3
 800425e:	6a3b      	ldr	r3, [r7, #32]
 8004260:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004268:	b2db      	uxtb	r3, r3
 800426a:	2b04      	cmp	r3, #4
 800426c:	d139      	bne.n	80042e2 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	681a      	ldr	r2, [r3, #0]
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f022 0216 	bic.w	r2, r2, #22
 800427c:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	695a      	ldr	r2, [r3, #20]
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800428c:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004292:	2b00      	cmp	r3, #0
 8004294:	d103      	bne.n	800429e <HAL_DMA_IRQHandler+0x736>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800429a:	2b00      	cmp	r3, #0
 800429c:	d007      	beq.n	80042ae <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	681a      	ldr	r2, [r3, #0]
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f022 0208 	bic.w	r2, r2, #8
 80042ac:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042b2:	f003 031f 	and.w	r3, r3, #31
 80042b6:	223f      	movs	r2, #63	@ 0x3f
 80042b8:	409a      	lsls	r2, r3
 80042ba:	6a3b      	ldr	r3, [r7, #32]
 80042bc:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2201      	movs	r2, #1
 80042c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	2200      	movs	r2, #0
 80042ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	f000 834a 	beq.w	800496c <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042dc:	6878      	ldr	r0, [r7, #4]
 80042de:	4798      	blx	r3
          }
          return;
 80042e0:	e344      	b.n	800496c <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d018      	beq.n	8004322 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d108      	bne.n	8004310 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004302:	2b00      	cmp	r3, #0
 8004304:	d02c      	beq.n	8004360 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800430a:	6878      	ldr	r0, [r7, #4]
 800430c:	4798      	blx	r3
 800430e:	e027      	b.n	8004360 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004314:	2b00      	cmp	r3, #0
 8004316:	d023      	beq.n	8004360 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800431c:	6878      	ldr	r0, [r7, #4]
 800431e:	4798      	blx	r3
 8004320:	e01e      	b.n	8004360 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800432c:	2b00      	cmp	r3, #0
 800432e:	d10f      	bne.n	8004350 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	681a      	ldr	r2, [r3, #0]
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f022 0210 	bic.w	r2, r2, #16
 800433e:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2201      	movs	r2, #1
 8004344:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2200      	movs	r2, #0
 800434c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004354:	2b00      	cmp	r3, #0
 8004356:	d003      	beq.n	8004360 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800435c:	6878      	ldr	r0, [r7, #4]
 800435e:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004364:	2b00      	cmp	r3, #0
 8004366:	f000 8306 	beq.w	8004976 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800436e:	f003 0301 	and.w	r3, r3, #1
 8004372:	2b00      	cmp	r3, #0
 8004374:	f000 8088 	beq.w	8004488 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2204      	movs	r2, #4
 800437c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	4a7a      	ldr	r2, [pc, #488]	@ (8004570 <HAL_DMA_IRQHandler+0xa08>)
 8004386:	4293      	cmp	r3, r2
 8004388:	d04a      	beq.n	8004420 <HAL_DMA_IRQHandler+0x8b8>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	4a79      	ldr	r2, [pc, #484]	@ (8004574 <HAL_DMA_IRQHandler+0xa0c>)
 8004390:	4293      	cmp	r3, r2
 8004392:	d045      	beq.n	8004420 <HAL_DMA_IRQHandler+0x8b8>
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	4a77      	ldr	r2, [pc, #476]	@ (8004578 <HAL_DMA_IRQHandler+0xa10>)
 800439a:	4293      	cmp	r3, r2
 800439c:	d040      	beq.n	8004420 <HAL_DMA_IRQHandler+0x8b8>
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	4a76      	ldr	r2, [pc, #472]	@ (800457c <HAL_DMA_IRQHandler+0xa14>)
 80043a4:	4293      	cmp	r3, r2
 80043a6:	d03b      	beq.n	8004420 <HAL_DMA_IRQHandler+0x8b8>
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	4a74      	ldr	r2, [pc, #464]	@ (8004580 <HAL_DMA_IRQHandler+0xa18>)
 80043ae:	4293      	cmp	r3, r2
 80043b0:	d036      	beq.n	8004420 <HAL_DMA_IRQHandler+0x8b8>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	4a73      	ldr	r2, [pc, #460]	@ (8004584 <HAL_DMA_IRQHandler+0xa1c>)
 80043b8:	4293      	cmp	r3, r2
 80043ba:	d031      	beq.n	8004420 <HAL_DMA_IRQHandler+0x8b8>
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	4a71      	ldr	r2, [pc, #452]	@ (8004588 <HAL_DMA_IRQHandler+0xa20>)
 80043c2:	4293      	cmp	r3, r2
 80043c4:	d02c      	beq.n	8004420 <HAL_DMA_IRQHandler+0x8b8>
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	4a70      	ldr	r2, [pc, #448]	@ (800458c <HAL_DMA_IRQHandler+0xa24>)
 80043cc:	4293      	cmp	r3, r2
 80043ce:	d027      	beq.n	8004420 <HAL_DMA_IRQHandler+0x8b8>
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	4a6e      	ldr	r2, [pc, #440]	@ (8004590 <HAL_DMA_IRQHandler+0xa28>)
 80043d6:	4293      	cmp	r3, r2
 80043d8:	d022      	beq.n	8004420 <HAL_DMA_IRQHandler+0x8b8>
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	4a6d      	ldr	r2, [pc, #436]	@ (8004594 <HAL_DMA_IRQHandler+0xa2c>)
 80043e0:	4293      	cmp	r3, r2
 80043e2:	d01d      	beq.n	8004420 <HAL_DMA_IRQHandler+0x8b8>
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	4a6b      	ldr	r2, [pc, #428]	@ (8004598 <HAL_DMA_IRQHandler+0xa30>)
 80043ea:	4293      	cmp	r3, r2
 80043ec:	d018      	beq.n	8004420 <HAL_DMA_IRQHandler+0x8b8>
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	4a6a      	ldr	r2, [pc, #424]	@ (800459c <HAL_DMA_IRQHandler+0xa34>)
 80043f4:	4293      	cmp	r3, r2
 80043f6:	d013      	beq.n	8004420 <HAL_DMA_IRQHandler+0x8b8>
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	4a68      	ldr	r2, [pc, #416]	@ (80045a0 <HAL_DMA_IRQHandler+0xa38>)
 80043fe:	4293      	cmp	r3, r2
 8004400:	d00e      	beq.n	8004420 <HAL_DMA_IRQHandler+0x8b8>
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	4a67      	ldr	r2, [pc, #412]	@ (80045a4 <HAL_DMA_IRQHandler+0xa3c>)
 8004408:	4293      	cmp	r3, r2
 800440a:	d009      	beq.n	8004420 <HAL_DMA_IRQHandler+0x8b8>
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	4a65      	ldr	r2, [pc, #404]	@ (80045a8 <HAL_DMA_IRQHandler+0xa40>)
 8004412:	4293      	cmp	r3, r2
 8004414:	d004      	beq.n	8004420 <HAL_DMA_IRQHandler+0x8b8>
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	4a64      	ldr	r2, [pc, #400]	@ (80045ac <HAL_DMA_IRQHandler+0xa44>)
 800441c:	4293      	cmp	r3, r2
 800441e:	d108      	bne.n	8004432 <HAL_DMA_IRQHandler+0x8ca>
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	681a      	ldr	r2, [r3, #0]
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f022 0201 	bic.w	r2, r2, #1
 800442e:	601a      	str	r2, [r3, #0]
 8004430:	e007      	b.n	8004442 <HAL_DMA_IRQHandler+0x8da>
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	681a      	ldr	r2, [r3, #0]
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f022 0201 	bic.w	r2, r2, #1
 8004440:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	3301      	adds	r3, #1
 8004446:	60fb      	str	r3, [r7, #12]
 8004448:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800444a:	429a      	cmp	r2, r3
 800444c:	d307      	bcc.n	800445e <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f003 0301 	and.w	r3, r3, #1
 8004458:	2b00      	cmp	r3, #0
 800445a:	d1f2      	bne.n	8004442 <HAL_DMA_IRQHandler+0x8da>
 800445c:	e000      	b.n	8004460 <HAL_DMA_IRQHandler+0x8f8>
            break;
 800445e:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f003 0301 	and.w	r3, r3, #1
 800446a:	2b00      	cmp	r3, #0
 800446c:	d004      	beq.n	8004478 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2203      	movs	r2, #3
 8004472:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8004476:	e003      	b.n	8004480 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2201      	movs	r2, #1
 800447c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2200      	movs	r2, #0
 8004484:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800448c:	2b00      	cmp	r3, #0
 800448e:	f000 8272 	beq.w	8004976 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004496:	6878      	ldr	r0, [r7, #4]
 8004498:	4798      	blx	r3
 800449a:	e26c      	b.n	8004976 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	4a43      	ldr	r2, [pc, #268]	@ (80045b0 <HAL_DMA_IRQHandler+0xa48>)
 80044a2:	4293      	cmp	r3, r2
 80044a4:	d022      	beq.n	80044ec <HAL_DMA_IRQHandler+0x984>
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	4a42      	ldr	r2, [pc, #264]	@ (80045b4 <HAL_DMA_IRQHandler+0xa4c>)
 80044ac:	4293      	cmp	r3, r2
 80044ae:	d01d      	beq.n	80044ec <HAL_DMA_IRQHandler+0x984>
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	4a40      	ldr	r2, [pc, #256]	@ (80045b8 <HAL_DMA_IRQHandler+0xa50>)
 80044b6:	4293      	cmp	r3, r2
 80044b8:	d018      	beq.n	80044ec <HAL_DMA_IRQHandler+0x984>
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	4a3f      	ldr	r2, [pc, #252]	@ (80045bc <HAL_DMA_IRQHandler+0xa54>)
 80044c0:	4293      	cmp	r3, r2
 80044c2:	d013      	beq.n	80044ec <HAL_DMA_IRQHandler+0x984>
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	4a3d      	ldr	r2, [pc, #244]	@ (80045c0 <HAL_DMA_IRQHandler+0xa58>)
 80044ca:	4293      	cmp	r3, r2
 80044cc:	d00e      	beq.n	80044ec <HAL_DMA_IRQHandler+0x984>
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	4a3c      	ldr	r2, [pc, #240]	@ (80045c4 <HAL_DMA_IRQHandler+0xa5c>)
 80044d4:	4293      	cmp	r3, r2
 80044d6:	d009      	beq.n	80044ec <HAL_DMA_IRQHandler+0x984>
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	4a3a      	ldr	r2, [pc, #232]	@ (80045c8 <HAL_DMA_IRQHandler+0xa60>)
 80044de:	4293      	cmp	r3, r2
 80044e0:	d004      	beq.n	80044ec <HAL_DMA_IRQHandler+0x984>
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4a39      	ldr	r2, [pc, #228]	@ (80045cc <HAL_DMA_IRQHandler+0xa64>)
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d101      	bne.n	80044f0 <HAL_DMA_IRQHandler+0x988>
 80044ec:	2301      	movs	r3, #1
 80044ee:	e000      	b.n	80044f2 <HAL_DMA_IRQHandler+0x98a>
 80044f0:	2300      	movs	r3, #0
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	f000 823f 	beq.w	8004976 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004504:	f003 031f 	and.w	r3, r3, #31
 8004508:	2204      	movs	r2, #4
 800450a:	409a      	lsls	r2, r3
 800450c:	697b      	ldr	r3, [r7, #20]
 800450e:	4013      	ands	r3, r2
 8004510:	2b00      	cmp	r3, #0
 8004512:	f000 80cd 	beq.w	80046b0 <HAL_DMA_IRQHandler+0xb48>
 8004516:	693b      	ldr	r3, [r7, #16]
 8004518:	f003 0304 	and.w	r3, r3, #4
 800451c:	2b00      	cmp	r3, #0
 800451e:	f000 80c7 	beq.w	80046b0 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004526:	f003 031f 	and.w	r3, r3, #31
 800452a:	2204      	movs	r2, #4
 800452c:	409a      	lsls	r2, r3
 800452e:	69fb      	ldr	r3, [r7, #28]
 8004530:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004532:	693b      	ldr	r3, [r7, #16]
 8004534:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004538:	2b00      	cmp	r3, #0
 800453a:	d049      	beq.n	80045d0 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800453c:	693b      	ldr	r3, [r7, #16]
 800453e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004542:	2b00      	cmp	r3, #0
 8004544:	d109      	bne.n	800455a <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800454a:	2b00      	cmp	r3, #0
 800454c:	f000 8210 	beq.w	8004970 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004554:	6878      	ldr	r0, [r7, #4]
 8004556:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004558:	e20a      	b.n	8004970 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800455e:	2b00      	cmp	r3, #0
 8004560:	f000 8206 	beq.w	8004970 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004568:	6878      	ldr	r0, [r7, #4]
 800456a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800456c:	e200      	b.n	8004970 <HAL_DMA_IRQHandler+0xe08>
 800456e:	bf00      	nop
 8004570:	40020010 	.word	0x40020010
 8004574:	40020028 	.word	0x40020028
 8004578:	40020040 	.word	0x40020040
 800457c:	40020058 	.word	0x40020058
 8004580:	40020070 	.word	0x40020070
 8004584:	40020088 	.word	0x40020088
 8004588:	400200a0 	.word	0x400200a0
 800458c:	400200b8 	.word	0x400200b8
 8004590:	40020410 	.word	0x40020410
 8004594:	40020428 	.word	0x40020428
 8004598:	40020440 	.word	0x40020440
 800459c:	40020458 	.word	0x40020458
 80045a0:	40020470 	.word	0x40020470
 80045a4:	40020488 	.word	0x40020488
 80045a8:	400204a0 	.word	0x400204a0
 80045ac:	400204b8 	.word	0x400204b8
 80045b0:	58025408 	.word	0x58025408
 80045b4:	5802541c 	.word	0x5802541c
 80045b8:	58025430 	.word	0x58025430
 80045bc:	58025444 	.word	0x58025444
 80045c0:	58025458 	.word	0x58025458
 80045c4:	5802546c 	.word	0x5802546c
 80045c8:	58025480 	.word	0x58025480
 80045cc:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80045d0:	693b      	ldr	r3, [r7, #16]
 80045d2:	f003 0320 	and.w	r3, r3, #32
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d160      	bne.n	800469c <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	4a7f      	ldr	r2, [pc, #508]	@ (80047dc <HAL_DMA_IRQHandler+0xc74>)
 80045e0:	4293      	cmp	r3, r2
 80045e2:	d04a      	beq.n	800467a <HAL_DMA_IRQHandler+0xb12>
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	4a7d      	ldr	r2, [pc, #500]	@ (80047e0 <HAL_DMA_IRQHandler+0xc78>)
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d045      	beq.n	800467a <HAL_DMA_IRQHandler+0xb12>
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	4a7c      	ldr	r2, [pc, #496]	@ (80047e4 <HAL_DMA_IRQHandler+0xc7c>)
 80045f4:	4293      	cmp	r3, r2
 80045f6:	d040      	beq.n	800467a <HAL_DMA_IRQHandler+0xb12>
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	4a7a      	ldr	r2, [pc, #488]	@ (80047e8 <HAL_DMA_IRQHandler+0xc80>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d03b      	beq.n	800467a <HAL_DMA_IRQHandler+0xb12>
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	4a79      	ldr	r2, [pc, #484]	@ (80047ec <HAL_DMA_IRQHandler+0xc84>)
 8004608:	4293      	cmp	r3, r2
 800460a:	d036      	beq.n	800467a <HAL_DMA_IRQHandler+0xb12>
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	4a77      	ldr	r2, [pc, #476]	@ (80047f0 <HAL_DMA_IRQHandler+0xc88>)
 8004612:	4293      	cmp	r3, r2
 8004614:	d031      	beq.n	800467a <HAL_DMA_IRQHandler+0xb12>
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	4a76      	ldr	r2, [pc, #472]	@ (80047f4 <HAL_DMA_IRQHandler+0xc8c>)
 800461c:	4293      	cmp	r3, r2
 800461e:	d02c      	beq.n	800467a <HAL_DMA_IRQHandler+0xb12>
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	4a74      	ldr	r2, [pc, #464]	@ (80047f8 <HAL_DMA_IRQHandler+0xc90>)
 8004626:	4293      	cmp	r3, r2
 8004628:	d027      	beq.n	800467a <HAL_DMA_IRQHandler+0xb12>
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	4a73      	ldr	r2, [pc, #460]	@ (80047fc <HAL_DMA_IRQHandler+0xc94>)
 8004630:	4293      	cmp	r3, r2
 8004632:	d022      	beq.n	800467a <HAL_DMA_IRQHandler+0xb12>
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	4a71      	ldr	r2, [pc, #452]	@ (8004800 <HAL_DMA_IRQHandler+0xc98>)
 800463a:	4293      	cmp	r3, r2
 800463c:	d01d      	beq.n	800467a <HAL_DMA_IRQHandler+0xb12>
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	4a70      	ldr	r2, [pc, #448]	@ (8004804 <HAL_DMA_IRQHandler+0xc9c>)
 8004644:	4293      	cmp	r3, r2
 8004646:	d018      	beq.n	800467a <HAL_DMA_IRQHandler+0xb12>
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	4a6e      	ldr	r2, [pc, #440]	@ (8004808 <HAL_DMA_IRQHandler+0xca0>)
 800464e:	4293      	cmp	r3, r2
 8004650:	d013      	beq.n	800467a <HAL_DMA_IRQHandler+0xb12>
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	4a6d      	ldr	r2, [pc, #436]	@ (800480c <HAL_DMA_IRQHandler+0xca4>)
 8004658:	4293      	cmp	r3, r2
 800465a:	d00e      	beq.n	800467a <HAL_DMA_IRQHandler+0xb12>
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	4a6b      	ldr	r2, [pc, #428]	@ (8004810 <HAL_DMA_IRQHandler+0xca8>)
 8004662:	4293      	cmp	r3, r2
 8004664:	d009      	beq.n	800467a <HAL_DMA_IRQHandler+0xb12>
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	4a6a      	ldr	r2, [pc, #424]	@ (8004814 <HAL_DMA_IRQHandler+0xcac>)
 800466c:	4293      	cmp	r3, r2
 800466e:	d004      	beq.n	800467a <HAL_DMA_IRQHandler+0xb12>
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	4a68      	ldr	r2, [pc, #416]	@ (8004818 <HAL_DMA_IRQHandler+0xcb0>)
 8004676:	4293      	cmp	r3, r2
 8004678:	d108      	bne.n	800468c <HAL_DMA_IRQHandler+0xb24>
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	681a      	ldr	r2, [r3, #0]
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f022 0208 	bic.w	r2, r2, #8
 8004688:	601a      	str	r2, [r3, #0]
 800468a:	e007      	b.n	800469c <HAL_DMA_IRQHandler+0xb34>
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	681a      	ldr	r2, [r3, #0]
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f022 0204 	bic.w	r2, r2, #4
 800469a:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	f000 8165 	beq.w	8004970 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046aa:	6878      	ldr	r0, [r7, #4]
 80046ac:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80046ae:	e15f      	b.n	8004970 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046b4:	f003 031f 	and.w	r3, r3, #31
 80046b8:	2202      	movs	r2, #2
 80046ba:	409a      	lsls	r2, r3
 80046bc:	697b      	ldr	r3, [r7, #20]
 80046be:	4013      	ands	r3, r2
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	f000 80c5 	beq.w	8004850 <HAL_DMA_IRQHandler+0xce8>
 80046c6:	693b      	ldr	r3, [r7, #16]
 80046c8:	f003 0302 	and.w	r3, r3, #2
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	f000 80bf 	beq.w	8004850 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046d6:	f003 031f 	and.w	r3, r3, #31
 80046da:	2202      	movs	r2, #2
 80046dc:	409a      	lsls	r2, r3
 80046de:	69fb      	ldr	r3, [r7, #28]
 80046e0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80046e2:	693b      	ldr	r3, [r7, #16]
 80046e4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d018      	beq.n	800471e <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80046ec:	693b      	ldr	r3, [r7, #16]
 80046ee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d109      	bne.n	800470a <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	f000 813a 	beq.w	8004974 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004704:	6878      	ldr	r0, [r7, #4]
 8004706:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004708:	e134      	b.n	8004974 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800470e:	2b00      	cmp	r3, #0
 8004710:	f000 8130 	beq.w	8004974 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004718:	6878      	ldr	r0, [r7, #4]
 800471a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800471c:	e12a      	b.n	8004974 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800471e:	693b      	ldr	r3, [r7, #16]
 8004720:	f003 0320 	and.w	r3, r3, #32
 8004724:	2b00      	cmp	r3, #0
 8004726:	f040 8089 	bne.w	800483c <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	4a2b      	ldr	r2, [pc, #172]	@ (80047dc <HAL_DMA_IRQHandler+0xc74>)
 8004730:	4293      	cmp	r3, r2
 8004732:	d04a      	beq.n	80047ca <HAL_DMA_IRQHandler+0xc62>
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	4a29      	ldr	r2, [pc, #164]	@ (80047e0 <HAL_DMA_IRQHandler+0xc78>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d045      	beq.n	80047ca <HAL_DMA_IRQHandler+0xc62>
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	4a28      	ldr	r2, [pc, #160]	@ (80047e4 <HAL_DMA_IRQHandler+0xc7c>)
 8004744:	4293      	cmp	r3, r2
 8004746:	d040      	beq.n	80047ca <HAL_DMA_IRQHandler+0xc62>
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	4a26      	ldr	r2, [pc, #152]	@ (80047e8 <HAL_DMA_IRQHandler+0xc80>)
 800474e:	4293      	cmp	r3, r2
 8004750:	d03b      	beq.n	80047ca <HAL_DMA_IRQHandler+0xc62>
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	4a25      	ldr	r2, [pc, #148]	@ (80047ec <HAL_DMA_IRQHandler+0xc84>)
 8004758:	4293      	cmp	r3, r2
 800475a:	d036      	beq.n	80047ca <HAL_DMA_IRQHandler+0xc62>
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	4a23      	ldr	r2, [pc, #140]	@ (80047f0 <HAL_DMA_IRQHandler+0xc88>)
 8004762:	4293      	cmp	r3, r2
 8004764:	d031      	beq.n	80047ca <HAL_DMA_IRQHandler+0xc62>
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	4a22      	ldr	r2, [pc, #136]	@ (80047f4 <HAL_DMA_IRQHandler+0xc8c>)
 800476c:	4293      	cmp	r3, r2
 800476e:	d02c      	beq.n	80047ca <HAL_DMA_IRQHandler+0xc62>
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	4a20      	ldr	r2, [pc, #128]	@ (80047f8 <HAL_DMA_IRQHandler+0xc90>)
 8004776:	4293      	cmp	r3, r2
 8004778:	d027      	beq.n	80047ca <HAL_DMA_IRQHandler+0xc62>
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	4a1f      	ldr	r2, [pc, #124]	@ (80047fc <HAL_DMA_IRQHandler+0xc94>)
 8004780:	4293      	cmp	r3, r2
 8004782:	d022      	beq.n	80047ca <HAL_DMA_IRQHandler+0xc62>
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	4a1d      	ldr	r2, [pc, #116]	@ (8004800 <HAL_DMA_IRQHandler+0xc98>)
 800478a:	4293      	cmp	r3, r2
 800478c:	d01d      	beq.n	80047ca <HAL_DMA_IRQHandler+0xc62>
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	4a1c      	ldr	r2, [pc, #112]	@ (8004804 <HAL_DMA_IRQHandler+0xc9c>)
 8004794:	4293      	cmp	r3, r2
 8004796:	d018      	beq.n	80047ca <HAL_DMA_IRQHandler+0xc62>
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	4a1a      	ldr	r2, [pc, #104]	@ (8004808 <HAL_DMA_IRQHandler+0xca0>)
 800479e:	4293      	cmp	r3, r2
 80047a0:	d013      	beq.n	80047ca <HAL_DMA_IRQHandler+0xc62>
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	4a19      	ldr	r2, [pc, #100]	@ (800480c <HAL_DMA_IRQHandler+0xca4>)
 80047a8:	4293      	cmp	r3, r2
 80047aa:	d00e      	beq.n	80047ca <HAL_DMA_IRQHandler+0xc62>
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	4a17      	ldr	r2, [pc, #92]	@ (8004810 <HAL_DMA_IRQHandler+0xca8>)
 80047b2:	4293      	cmp	r3, r2
 80047b4:	d009      	beq.n	80047ca <HAL_DMA_IRQHandler+0xc62>
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	4a16      	ldr	r2, [pc, #88]	@ (8004814 <HAL_DMA_IRQHandler+0xcac>)
 80047bc:	4293      	cmp	r3, r2
 80047be:	d004      	beq.n	80047ca <HAL_DMA_IRQHandler+0xc62>
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	4a14      	ldr	r2, [pc, #80]	@ (8004818 <HAL_DMA_IRQHandler+0xcb0>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d128      	bne.n	800481c <HAL_DMA_IRQHandler+0xcb4>
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	681a      	ldr	r2, [r3, #0]
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f022 0214 	bic.w	r2, r2, #20
 80047d8:	601a      	str	r2, [r3, #0]
 80047da:	e027      	b.n	800482c <HAL_DMA_IRQHandler+0xcc4>
 80047dc:	40020010 	.word	0x40020010
 80047e0:	40020028 	.word	0x40020028
 80047e4:	40020040 	.word	0x40020040
 80047e8:	40020058 	.word	0x40020058
 80047ec:	40020070 	.word	0x40020070
 80047f0:	40020088 	.word	0x40020088
 80047f4:	400200a0 	.word	0x400200a0
 80047f8:	400200b8 	.word	0x400200b8
 80047fc:	40020410 	.word	0x40020410
 8004800:	40020428 	.word	0x40020428
 8004804:	40020440 	.word	0x40020440
 8004808:	40020458 	.word	0x40020458
 800480c:	40020470 	.word	0x40020470
 8004810:	40020488 	.word	0x40020488
 8004814:	400204a0 	.word	0x400204a0
 8004818:	400204b8 	.word	0x400204b8
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	681a      	ldr	r2, [r3, #0]
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f022 020a 	bic.w	r2, r2, #10
 800482a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2201      	movs	r2, #1
 8004830:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2200      	movs	r2, #0
 8004838:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004840:	2b00      	cmp	r3, #0
 8004842:	f000 8097 	beq.w	8004974 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800484a:	6878      	ldr	r0, [r7, #4]
 800484c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800484e:	e091      	b.n	8004974 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004854:	f003 031f 	and.w	r3, r3, #31
 8004858:	2208      	movs	r2, #8
 800485a:	409a      	lsls	r2, r3
 800485c:	697b      	ldr	r3, [r7, #20]
 800485e:	4013      	ands	r3, r2
 8004860:	2b00      	cmp	r3, #0
 8004862:	f000 8088 	beq.w	8004976 <HAL_DMA_IRQHandler+0xe0e>
 8004866:	693b      	ldr	r3, [r7, #16]
 8004868:	f003 0308 	and.w	r3, r3, #8
 800486c:	2b00      	cmp	r3, #0
 800486e:	f000 8082 	beq.w	8004976 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	4a41      	ldr	r2, [pc, #260]	@ (800497c <HAL_DMA_IRQHandler+0xe14>)
 8004878:	4293      	cmp	r3, r2
 800487a:	d04a      	beq.n	8004912 <HAL_DMA_IRQHandler+0xdaa>
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	4a3f      	ldr	r2, [pc, #252]	@ (8004980 <HAL_DMA_IRQHandler+0xe18>)
 8004882:	4293      	cmp	r3, r2
 8004884:	d045      	beq.n	8004912 <HAL_DMA_IRQHandler+0xdaa>
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	4a3e      	ldr	r2, [pc, #248]	@ (8004984 <HAL_DMA_IRQHandler+0xe1c>)
 800488c:	4293      	cmp	r3, r2
 800488e:	d040      	beq.n	8004912 <HAL_DMA_IRQHandler+0xdaa>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	4a3c      	ldr	r2, [pc, #240]	@ (8004988 <HAL_DMA_IRQHandler+0xe20>)
 8004896:	4293      	cmp	r3, r2
 8004898:	d03b      	beq.n	8004912 <HAL_DMA_IRQHandler+0xdaa>
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	4a3b      	ldr	r2, [pc, #236]	@ (800498c <HAL_DMA_IRQHandler+0xe24>)
 80048a0:	4293      	cmp	r3, r2
 80048a2:	d036      	beq.n	8004912 <HAL_DMA_IRQHandler+0xdaa>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	4a39      	ldr	r2, [pc, #228]	@ (8004990 <HAL_DMA_IRQHandler+0xe28>)
 80048aa:	4293      	cmp	r3, r2
 80048ac:	d031      	beq.n	8004912 <HAL_DMA_IRQHandler+0xdaa>
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	4a38      	ldr	r2, [pc, #224]	@ (8004994 <HAL_DMA_IRQHandler+0xe2c>)
 80048b4:	4293      	cmp	r3, r2
 80048b6:	d02c      	beq.n	8004912 <HAL_DMA_IRQHandler+0xdaa>
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	4a36      	ldr	r2, [pc, #216]	@ (8004998 <HAL_DMA_IRQHandler+0xe30>)
 80048be:	4293      	cmp	r3, r2
 80048c0:	d027      	beq.n	8004912 <HAL_DMA_IRQHandler+0xdaa>
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	4a35      	ldr	r2, [pc, #212]	@ (800499c <HAL_DMA_IRQHandler+0xe34>)
 80048c8:	4293      	cmp	r3, r2
 80048ca:	d022      	beq.n	8004912 <HAL_DMA_IRQHandler+0xdaa>
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	4a33      	ldr	r2, [pc, #204]	@ (80049a0 <HAL_DMA_IRQHandler+0xe38>)
 80048d2:	4293      	cmp	r3, r2
 80048d4:	d01d      	beq.n	8004912 <HAL_DMA_IRQHandler+0xdaa>
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	4a32      	ldr	r2, [pc, #200]	@ (80049a4 <HAL_DMA_IRQHandler+0xe3c>)
 80048dc:	4293      	cmp	r3, r2
 80048de:	d018      	beq.n	8004912 <HAL_DMA_IRQHandler+0xdaa>
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	4a30      	ldr	r2, [pc, #192]	@ (80049a8 <HAL_DMA_IRQHandler+0xe40>)
 80048e6:	4293      	cmp	r3, r2
 80048e8:	d013      	beq.n	8004912 <HAL_DMA_IRQHandler+0xdaa>
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	4a2f      	ldr	r2, [pc, #188]	@ (80049ac <HAL_DMA_IRQHandler+0xe44>)
 80048f0:	4293      	cmp	r3, r2
 80048f2:	d00e      	beq.n	8004912 <HAL_DMA_IRQHandler+0xdaa>
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	4a2d      	ldr	r2, [pc, #180]	@ (80049b0 <HAL_DMA_IRQHandler+0xe48>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d009      	beq.n	8004912 <HAL_DMA_IRQHandler+0xdaa>
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	4a2c      	ldr	r2, [pc, #176]	@ (80049b4 <HAL_DMA_IRQHandler+0xe4c>)
 8004904:	4293      	cmp	r3, r2
 8004906:	d004      	beq.n	8004912 <HAL_DMA_IRQHandler+0xdaa>
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	4a2a      	ldr	r2, [pc, #168]	@ (80049b8 <HAL_DMA_IRQHandler+0xe50>)
 800490e:	4293      	cmp	r3, r2
 8004910:	d108      	bne.n	8004924 <HAL_DMA_IRQHandler+0xdbc>
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	681a      	ldr	r2, [r3, #0]
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f022 021c 	bic.w	r2, r2, #28
 8004920:	601a      	str	r2, [r3, #0]
 8004922:	e007      	b.n	8004934 <HAL_DMA_IRQHandler+0xdcc>
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	681a      	ldr	r2, [r3, #0]
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f022 020e 	bic.w	r2, r2, #14
 8004932:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004938:	f003 031f 	and.w	r3, r3, #31
 800493c:	2201      	movs	r2, #1
 800493e:	409a      	lsls	r2, r3
 8004940:	69fb      	ldr	r3, [r7, #28]
 8004942:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2201      	movs	r2, #1
 8004948:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	2201      	movs	r2, #1
 800494e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	2200      	movs	r2, #0
 8004956:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800495e:	2b00      	cmp	r3, #0
 8004960:	d009      	beq.n	8004976 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004966:	6878      	ldr	r0, [r7, #4]
 8004968:	4798      	blx	r3
 800496a:	e004      	b.n	8004976 <HAL_DMA_IRQHandler+0xe0e>
          return;
 800496c:	bf00      	nop
 800496e:	e002      	b.n	8004976 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004970:	bf00      	nop
 8004972:	e000      	b.n	8004976 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004974:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8004976:	3728      	adds	r7, #40	@ 0x28
 8004978:	46bd      	mov	sp, r7
 800497a:	bd80      	pop	{r7, pc}
 800497c:	40020010 	.word	0x40020010
 8004980:	40020028 	.word	0x40020028
 8004984:	40020040 	.word	0x40020040
 8004988:	40020058 	.word	0x40020058
 800498c:	40020070 	.word	0x40020070
 8004990:	40020088 	.word	0x40020088
 8004994:	400200a0 	.word	0x400200a0
 8004998:	400200b8 	.word	0x400200b8
 800499c:	40020410 	.word	0x40020410
 80049a0:	40020428 	.word	0x40020428
 80049a4:	40020440 	.word	0x40020440
 80049a8:	40020458 	.word	0x40020458
 80049ac:	40020470 	.word	0x40020470
 80049b0:	40020488 	.word	0x40020488
 80049b4:	400204a0 	.word	0x400204a0
 80049b8:	400204b8 	.word	0x400204b8

080049bc <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80049bc:	b480      	push	{r7}
 80049be:	b085      	sub	sp, #20
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	4a42      	ldr	r2, [pc, #264]	@ (8004ad4 <DMA_CalcBaseAndBitshift+0x118>)
 80049ca:	4293      	cmp	r3, r2
 80049cc:	d04a      	beq.n	8004a64 <DMA_CalcBaseAndBitshift+0xa8>
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	4a41      	ldr	r2, [pc, #260]	@ (8004ad8 <DMA_CalcBaseAndBitshift+0x11c>)
 80049d4:	4293      	cmp	r3, r2
 80049d6:	d045      	beq.n	8004a64 <DMA_CalcBaseAndBitshift+0xa8>
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	4a3f      	ldr	r2, [pc, #252]	@ (8004adc <DMA_CalcBaseAndBitshift+0x120>)
 80049de:	4293      	cmp	r3, r2
 80049e0:	d040      	beq.n	8004a64 <DMA_CalcBaseAndBitshift+0xa8>
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	4a3e      	ldr	r2, [pc, #248]	@ (8004ae0 <DMA_CalcBaseAndBitshift+0x124>)
 80049e8:	4293      	cmp	r3, r2
 80049ea:	d03b      	beq.n	8004a64 <DMA_CalcBaseAndBitshift+0xa8>
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	4a3c      	ldr	r2, [pc, #240]	@ (8004ae4 <DMA_CalcBaseAndBitshift+0x128>)
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d036      	beq.n	8004a64 <DMA_CalcBaseAndBitshift+0xa8>
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	4a3b      	ldr	r2, [pc, #236]	@ (8004ae8 <DMA_CalcBaseAndBitshift+0x12c>)
 80049fc:	4293      	cmp	r3, r2
 80049fe:	d031      	beq.n	8004a64 <DMA_CalcBaseAndBitshift+0xa8>
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	4a39      	ldr	r2, [pc, #228]	@ (8004aec <DMA_CalcBaseAndBitshift+0x130>)
 8004a06:	4293      	cmp	r3, r2
 8004a08:	d02c      	beq.n	8004a64 <DMA_CalcBaseAndBitshift+0xa8>
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	4a38      	ldr	r2, [pc, #224]	@ (8004af0 <DMA_CalcBaseAndBitshift+0x134>)
 8004a10:	4293      	cmp	r3, r2
 8004a12:	d027      	beq.n	8004a64 <DMA_CalcBaseAndBitshift+0xa8>
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	4a36      	ldr	r2, [pc, #216]	@ (8004af4 <DMA_CalcBaseAndBitshift+0x138>)
 8004a1a:	4293      	cmp	r3, r2
 8004a1c:	d022      	beq.n	8004a64 <DMA_CalcBaseAndBitshift+0xa8>
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	4a35      	ldr	r2, [pc, #212]	@ (8004af8 <DMA_CalcBaseAndBitshift+0x13c>)
 8004a24:	4293      	cmp	r3, r2
 8004a26:	d01d      	beq.n	8004a64 <DMA_CalcBaseAndBitshift+0xa8>
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	4a33      	ldr	r2, [pc, #204]	@ (8004afc <DMA_CalcBaseAndBitshift+0x140>)
 8004a2e:	4293      	cmp	r3, r2
 8004a30:	d018      	beq.n	8004a64 <DMA_CalcBaseAndBitshift+0xa8>
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	4a32      	ldr	r2, [pc, #200]	@ (8004b00 <DMA_CalcBaseAndBitshift+0x144>)
 8004a38:	4293      	cmp	r3, r2
 8004a3a:	d013      	beq.n	8004a64 <DMA_CalcBaseAndBitshift+0xa8>
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	4a30      	ldr	r2, [pc, #192]	@ (8004b04 <DMA_CalcBaseAndBitshift+0x148>)
 8004a42:	4293      	cmp	r3, r2
 8004a44:	d00e      	beq.n	8004a64 <DMA_CalcBaseAndBitshift+0xa8>
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	4a2f      	ldr	r2, [pc, #188]	@ (8004b08 <DMA_CalcBaseAndBitshift+0x14c>)
 8004a4c:	4293      	cmp	r3, r2
 8004a4e:	d009      	beq.n	8004a64 <DMA_CalcBaseAndBitshift+0xa8>
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	4a2d      	ldr	r2, [pc, #180]	@ (8004b0c <DMA_CalcBaseAndBitshift+0x150>)
 8004a56:	4293      	cmp	r3, r2
 8004a58:	d004      	beq.n	8004a64 <DMA_CalcBaseAndBitshift+0xa8>
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	4a2c      	ldr	r2, [pc, #176]	@ (8004b10 <DMA_CalcBaseAndBitshift+0x154>)
 8004a60:	4293      	cmp	r3, r2
 8004a62:	d101      	bne.n	8004a68 <DMA_CalcBaseAndBitshift+0xac>
 8004a64:	2301      	movs	r3, #1
 8004a66:	e000      	b.n	8004a6a <DMA_CalcBaseAndBitshift+0xae>
 8004a68:	2300      	movs	r3, #0
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d024      	beq.n	8004ab8 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	b2db      	uxtb	r3, r3
 8004a74:	3b10      	subs	r3, #16
 8004a76:	4a27      	ldr	r2, [pc, #156]	@ (8004b14 <DMA_CalcBaseAndBitshift+0x158>)
 8004a78:	fba2 2303 	umull	r2, r3, r2, r3
 8004a7c:	091b      	lsrs	r3, r3, #4
 8004a7e:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	f003 0307 	and.w	r3, r3, #7
 8004a86:	4a24      	ldr	r2, [pc, #144]	@ (8004b18 <DMA_CalcBaseAndBitshift+0x15c>)
 8004a88:	5cd3      	ldrb	r3, [r2, r3]
 8004a8a:	461a      	mov	r2, r3
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	2b03      	cmp	r3, #3
 8004a94:	d908      	bls.n	8004aa8 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	461a      	mov	r2, r3
 8004a9c:	4b1f      	ldr	r3, [pc, #124]	@ (8004b1c <DMA_CalcBaseAndBitshift+0x160>)
 8004a9e:	4013      	ands	r3, r2
 8004aa0:	1d1a      	adds	r2, r3, #4
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	659a      	str	r2, [r3, #88]	@ 0x58
 8004aa6:	e00d      	b.n	8004ac4 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	461a      	mov	r2, r3
 8004aae:	4b1b      	ldr	r3, [pc, #108]	@ (8004b1c <DMA_CalcBaseAndBitshift+0x160>)
 8004ab0:	4013      	ands	r3, r2
 8004ab2:	687a      	ldr	r2, [r7, #4]
 8004ab4:	6593      	str	r3, [r2, #88]	@ 0x58
 8004ab6:	e005      	b.n	8004ac4 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004ac8:	4618      	mov	r0, r3
 8004aca:	3714      	adds	r7, #20
 8004acc:	46bd      	mov	sp, r7
 8004ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad2:	4770      	bx	lr
 8004ad4:	40020010 	.word	0x40020010
 8004ad8:	40020028 	.word	0x40020028
 8004adc:	40020040 	.word	0x40020040
 8004ae0:	40020058 	.word	0x40020058
 8004ae4:	40020070 	.word	0x40020070
 8004ae8:	40020088 	.word	0x40020088
 8004aec:	400200a0 	.word	0x400200a0
 8004af0:	400200b8 	.word	0x400200b8
 8004af4:	40020410 	.word	0x40020410
 8004af8:	40020428 	.word	0x40020428
 8004afc:	40020440 	.word	0x40020440
 8004b00:	40020458 	.word	0x40020458
 8004b04:	40020470 	.word	0x40020470
 8004b08:	40020488 	.word	0x40020488
 8004b0c:	400204a0 	.word	0x400204a0
 8004b10:	400204b8 	.word	0x400204b8
 8004b14:	aaaaaaab 	.word	0xaaaaaaab
 8004b18:	0800f30c 	.word	0x0800f30c
 8004b1c:	fffffc00 	.word	0xfffffc00

08004b20 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8004b20:	b480      	push	{r7}
 8004b22:	b085      	sub	sp, #20
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004b28:	2300      	movs	r3, #0
 8004b2a:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	699b      	ldr	r3, [r3, #24]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d120      	bne.n	8004b76 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b38:	2b03      	cmp	r3, #3
 8004b3a:	d858      	bhi.n	8004bee <DMA_CheckFifoParam+0xce>
 8004b3c:	a201      	add	r2, pc, #4	@ (adr r2, 8004b44 <DMA_CheckFifoParam+0x24>)
 8004b3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b42:	bf00      	nop
 8004b44:	08004b55 	.word	0x08004b55
 8004b48:	08004b67 	.word	0x08004b67
 8004b4c:	08004b55 	.word	0x08004b55
 8004b50:	08004bef 	.word	0x08004bef
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b58:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d048      	beq.n	8004bf2 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8004b60:	2301      	movs	r3, #1
 8004b62:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004b64:	e045      	b.n	8004bf2 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b6a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004b6e:	d142      	bne.n	8004bf6 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8004b70:	2301      	movs	r3, #1
 8004b72:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004b74:	e03f      	b.n	8004bf6 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	699b      	ldr	r3, [r3, #24]
 8004b7a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b7e:	d123      	bne.n	8004bc8 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b84:	2b03      	cmp	r3, #3
 8004b86:	d838      	bhi.n	8004bfa <DMA_CheckFifoParam+0xda>
 8004b88:	a201      	add	r2, pc, #4	@ (adr r2, 8004b90 <DMA_CheckFifoParam+0x70>)
 8004b8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b8e:	bf00      	nop
 8004b90:	08004ba1 	.word	0x08004ba1
 8004b94:	08004ba7 	.word	0x08004ba7
 8004b98:	08004ba1 	.word	0x08004ba1
 8004b9c:	08004bb9 	.word	0x08004bb9
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8004ba0:	2301      	movs	r3, #1
 8004ba2:	73fb      	strb	r3, [r7, #15]
        break;
 8004ba4:	e030      	b.n	8004c08 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004baa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d025      	beq.n	8004bfe <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8004bb2:	2301      	movs	r3, #1
 8004bb4:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004bb6:	e022      	b.n	8004bfe <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bbc:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004bc0:	d11f      	bne.n	8004c02 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004bc6:	e01c      	b.n	8004c02 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bcc:	2b02      	cmp	r3, #2
 8004bce:	d902      	bls.n	8004bd6 <DMA_CheckFifoParam+0xb6>
 8004bd0:	2b03      	cmp	r3, #3
 8004bd2:	d003      	beq.n	8004bdc <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8004bd4:	e018      	b.n	8004c08 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8004bd6:	2301      	movs	r3, #1
 8004bd8:	73fb      	strb	r3, [r7, #15]
        break;
 8004bda:	e015      	b.n	8004c08 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004be0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d00e      	beq.n	8004c06 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8004be8:	2301      	movs	r3, #1
 8004bea:	73fb      	strb	r3, [r7, #15]
    break;
 8004bec:	e00b      	b.n	8004c06 <DMA_CheckFifoParam+0xe6>
        break;
 8004bee:	bf00      	nop
 8004bf0:	e00a      	b.n	8004c08 <DMA_CheckFifoParam+0xe8>
        break;
 8004bf2:	bf00      	nop
 8004bf4:	e008      	b.n	8004c08 <DMA_CheckFifoParam+0xe8>
        break;
 8004bf6:	bf00      	nop
 8004bf8:	e006      	b.n	8004c08 <DMA_CheckFifoParam+0xe8>
        break;
 8004bfa:	bf00      	nop
 8004bfc:	e004      	b.n	8004c08 <DMA_CheckFifoParam+0xe8>
        break;
 8004bfe:	bf00      	nop
 8004c00:	e002      	b.n	8004c08 <DMA_CheckFifoParam+0xe8>
        break;
 8004c02:	bf00      	nop
 8004c04:	e000      	b.n	8004c08 <DMA_CheckFifoParam+0xe8>
    break;
 8004c06:	bf00      	nop
    }
  }

  return status;
 8004c08:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	3714      	adds	r7, #20
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c14:	4770      	bx	lr
 8004c16:	bf00      	nop

08004c18 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004c18:	b480      	push	{r7}
 8004c1a:	b085      	sub	sp, #20
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	4a38      	ldr	r2, [pc, #224]	@ (8004d0c <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8004c2c:	4293      	cmp	r3, r2
 8004c2e:	d022      	beq.n	8004c76 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	4a36      	ldr	r2, [pc, #216]	@ (8004d10 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8004c36:	4293      	cmp	r3, r2
 8004c38:	d01d      	beq.n	8004c76 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	4a35      	ldr	r2, [pc, #212]	@ (8004d14 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8004c40:	4293      	cmp	r3, r2
 8004c42:	d018      	beq.n	8004c76 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	4a33      	ldr	r2, [pc, #204]	@ (8004d18 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8004c4a:	4293      	cmp	r3, r2
 8004c4c:	d013      	beq.n	8004c76 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	4a32      	ldr	r2, [pc, #200]	@ (8004d1c <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8004c54:	4293      	cmp	r3, r2
 8004c56:	d00e      	beq.n	8004c76 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	4a30      	ldr	r2, [pc, #192]	@ (8004d20 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8004c5e:	4293      	cmp	r3, r2
 8004c60:	d009      	beq.n	8004c76 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	4a2f      	ldr	r2, [pc, #188]	@ (8004d24 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8004c68:	4293      	cmp	r3, r2
 8004c6a:	d004      	beq.n	8004c76 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	4a2d      	ldr	r2, [pc, #180]	@ (8004d28 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8004c72:	4293      	cmp	r3, r2
 8004c74:	d101      	bne.n	8004c7a <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8004c76:	2301      	movs	r3, #1
 8004c78:	e000      	b.n	8004c7c <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d01a      	beq.n	8004cb6 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	b2db      	uxtb	r3, r3
 8004c86:	3b08      	subs	r3, #8
 8004c88:	4a28      	ldr	r2, [pc, #160]	@ (8004d2c <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8004c8a:	fba2 2303 	umull	r2, r3, r2, r3
 8004c8e:	091b      	lsrs	r3, r3, #4
 8004c90:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8004c92:	68fa      	ldr	r2, [r7, #12]
 8004c94:	4b26      	ldr	r3, [pc, #152]	@ (8004d30 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8004c96:	4413      	add	r3, r2
 8004c98:	009b      	lsls	r3, r3, #2
 8004c9a:	461a      	mov	r2, r3
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	4a24      	ldr	r2, [pc, #144]	@ (8004d34 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8004ca4:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	f003 031f 	and.w	r3, r3, #31
 8004cac:	2201      	movs	r2, #1
 8004cae:	409a      	lsls	r2, r3
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8004cb4:	e024      	b.n	8004d00 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	b2db      	uxtb	r3, r3
 8004cbc:	3b10      	subs	r3, #16
 8004cbe:	4a1e      	ldr	r2, [pc, #120]	@ (8004d38 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8004cc0:	fba2 2303 	umull	r2, r3, r2, r3
 8004cc4:	091b      	lsrs	r3, r3, #4
 8004cc6:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8004cc8:	68bb      	ldr	r3, [r7, #8]
 8004cca:	4a1c      	ldr	r2, [pc, #112]	@ (8004d3c <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8004ccc:	4293      	cmp	r3, r2
 8004cce:	d806      	bhi.n	8004cde <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8004cd0:	68bb      	ldr	r3, [r7, #8]
 8004cd2:	4a1b      	ldr	r2, [pc, #108]	@ (8004d40 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8004cd4:	4293      	cmp	r3, r2
 8004cd6:	d902      	bls.n	8004cde <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	3308      	adds	r3, #8
 8004cdc:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8004cde:	68fa      	ldr	r2, [r7, #12]
 8004ce0:	4b18      	ldr	r3, [pc, #96]	@ (8004d44 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8004ce2:	4413      	add	r3, r2
 8004ce4:	009b      	lsls	r3, r3, #2
 8004ce6:	461a      	mov	r2, r3
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	4a16      	ldr	r2, [pc, #88]	@ (8004d48 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8004cf0:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	f003 031f 	and.w	r3, r3, #31
 8004cf8:	2201      	movs	r2, #1
 8004cfa:	409a      	lsls	r2, r3
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004d00:	bf00      	nop
 8004d02:	3714      	adds	r7, #20
 8004d04:	46bd      	mov	sp, r7
 8004d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0a:	4770      	bx	lr
 8004d0c:	58025408 	.word	0x58025408
 8004d10:	5802541c 	.word	0x5802541c
 8004d14:	58025430 	.word	0x58025430
 8004d18:	58025444 	.word	0x58025444
 8004d1c:	58025458 	.word	0x58025458
 8004d20:	5802546c 	.word	0x5802546c
 8004d24:	58025480 	.word	0x58025480
 8004d28:	58025494 	.word	0x58025494
 8004d2c:	cccccccd 	.word	0xcccccccd
 8004d30:	16009600 	.word	0x16009600
 8004d34:	58025880 	.word	0x58025880
 8004d38:	aaaaaaab 	.word	0xaaaaaaab
 8004d3c:	400204b8 	.word	0x400204b8
 8004d40:	4002040f 	.word	0x4002040f
 8004d44:	10008200 	.word	0x10008200
 8004d48:	40020880 	.word	0x40020880

08004d4c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004d4c:	b480      	push	{r7}
 8004d4e:	b085      	sub	sp, #20
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	685b      	ldr	r3, [r3, #4]
 8004d58:	b2db      	uxtb	r3, r3
 8004d5a:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d04a      	beq.n	8004df8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	2b08      	cmp	r3, #8
 8004d66:	d847      	bhi.n	8004df8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	4a25      	ldr	r2, [pc, #148]	@ (8004e04 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8004d6e:	4293      	cmp	r3, r2
 8004d70:	d022      	beq.n	8004db8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	4a24      	ldr	r2, [pc, #144]	@ (8004e08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8004d78:	4293      	cmp	r3, r2
 8004d7a:	d01d      	beq.n	8004db8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	4a22      	ldr	r2, [pc, #136]	@ (8004e0c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8004d82:	4293      	cmp	r3, r2
 8004d84:	d018      	beq.n	8004db8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	4a21      	ldr	r2, [pc, #132]	@ (8004e10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8004d8c:	4293      	cmp	r3, r2
 8004d8e:	d013      	beq.n	8004db8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	4a1f      	ldr	r2, [pc, #124]	@ (8004e14 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8004d96:	4293      	cmp	r3, r2
 8004d98:	d00e      	beq.n	8004db8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	4a1e      	ldr	r2, [pc, #120]	@ (8004e18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8004da0:	4293      	cmp	r3, r2
 8004da2:	d009      	beq.n	8004db8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	4a1c      	ldr	r2, [pc, #112]	@ (8004e1c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8004daa:	4293      	cmp	r3, r2
 8004dac:	d004      	beq.n	8004db8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	4a1b      	ldr	r2, [pc, #108]	@ (8004e20 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8004db4:	4293      	cmp	r3, r2
 8004db6:	d101      	bne.n	8004dbc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8004db8:	2301      	movs	r3, #1
 8004dba:	e000      	b.n	8004dbe <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d00a      	beq.n	8004dd8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8004dc2:	68fa      	ldr	r2, [r7, #12]
 8004dc4:	4b17      	ldr	r3, [pc, #92]	@ (8004e24 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8004dc6:	4413      	add	r3, r2
 8004dc8:	009b      	lsls	r3, r3, #2
 8004dca:	461a      	mov	r2, r3
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	4a15      	ldr	r2, [pc, #84]	@ (8004e28 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8004dd4:	671a      	str	r2, [r3, #112]	@ 0x70
 8004dd6:	e009      	b.n	8004dec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004dd8:	68fa      	ldr	r2, [r7, #12]
 8004dda:	4b14      	ldr	r3, [pc, #80]	@ (8004e2c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8004ddc:	4413      	add	r3, r2
 8004dde:	009b      	lsls	r3, r3, #2
 8004de0:	461a      	mov	r2, r3
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	4a11      	ldr	r2, [pc, #68]	@ (8004e30 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8004dea:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	3b01      	subs	r3, #1
 8004df0:	2201      	movs	r2, #1
 8004df2:	409a      	lsls	r2, r3
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8004df8:	bf00      	nop
 8004dfa:	3714      	adds	r7, #20
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e02:	4770      	bx	lr
 8004e04:	58025408 	.word	0x58025408
 8004e08:	5802541c 	.word	0x5802541c
 8004e0c:	58025430 	.word	0x58025430
 8004e10:	58025444 	.word	0x58025444
 8004e14:	58025458 	.word	0x58025458
 8004e18:	5802546c 	.word	0x5802546c
 8004e1c:	58025480 	.word	0x58025480
 8004e20:	58025494 	.word	0x58025494
 8004e24:	1600963f 	.word	0x1600963f
 8004e28:	58025940 	.word	0x58025940
 8004e2c:	1000823f 	.word	0x1000823f
 8004e30:	40020940 	.word	0x40020940

08004e34 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8004e34:	b580      	push	{r7, lr}
 8004e36:	b098      	sub	sp, #96	@ 0x60
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8004e3c:	4a84      	ldr	r2, [pc, #528]	@ (8005050 <HAL_FDCAN_Init+0x21c>)
 8004e3e:	f107 030c 	add.w	r3, r7, #12
 8004e42:	4611      	mov	r1, r2
 8004e44:	224c      	movs	r2, #76	@ 0x4c
 8004e46:	4618      	mov	r0, r3
 8004e48:	f008 f9ff 	bl	800d24a <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d101      	bne.n	8004e56 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8004e52:	2301      	movs	r3, #1
 8004e54:	e1c6      	b.n	80051e4 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	4a7e      	ldr	r2, [pc, #504]	@ (8005054 <HAL_FDCAN_Init+0x220>)
 8004e5c:	4293      	cmp	r3, r2
 8004e5e:	d106      	bne.n	8004e6e <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8004e68:	461a      	mov	r2, r3
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8004e74:	b2db      	uxtb	r3, r3
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d106      	bne.n	8004e88 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8004e82:	6878      	ldr	r0, [r7, #4]
 8004e84:	f7fb ff54 	bl	8000d30 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	699a      	ldr	r2, [r3, #24]
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f022 0210 	bic.w	r2, r2, #16
 8004e96:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004e98:	f7fd fc54 	bl	8002744 <HAL_GetTick>
 8004e9c:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004e9e:	e014      	b.n	8004eca <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004ea0:	f7fd fc50 	bl	8002744 <HAL_GetTick>
 8004ea4:	4602      	mov	r2, r0
 8004ea6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004ea8:	1ad3      	subs	r3, r2, r3
 8004eaa:	2b0a      	cmp	r3, #10
 8004eac:	d90d      	bls.n	8004eca <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004eb4:	f043 0201 	orr.w	r2, r3, #1
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	2203      	movs	r2, #3
 8004ec2:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8004ec6:	2301      	movs	r3, #1
 8004ec8:	e18c      	b.n	80051e4 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	699b      	ldr	r3, [r3, #24]
 8004ed0:	f003 0308 	and.w	r3, r3, #8
 8004ed4:	2b08      	cmp	r3, #8
 8004ed6:	d0e3      	beq.n	8004ea0 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	699a      	ldr	r2, [r3, #24]
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f042 0201 	orr.w	r2, r2, #1
 8004ee6:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004ee8:	f7fd fc2c 	bl	8002744 <HAL_GetTick>
 8004eec:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8004eee:	e014      	b.n	8004f1a <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004ef0:	f7fd fc28 	bl	8002744 <HAL_GetTick>
 8004ef4:	4602      	mov	r2, r0
 8004ef6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004ef8:	1ad3      	subs	r3, r2, r3
 8004efa:	2b0a      	cmp	r3, #10
 8004efc:	d90d      	bls.n	8004f1a <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004f04:	f043 0201 	orr.w	r2, r3, #1
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	2203      	movs	r2, #3
 8004f12:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8004f16:	2301      	movs	r3, #1
 8004f18:	e164      	b.n	80051e4 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	699b      	ldr	r3, [r3, #24]
 8004f20:	f003 0301 	and.w	r3, r3, #1
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d0e3      	beq.n	8004ef0 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	699a      	ldr	r2, [r3, #24]
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f042 0202 	orr.w	r2, r2, #2
 8004f36:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	7c1b      	ldrb	r3, [r3, #16]
 8004f3c:	2b01      	cmp	r3, #1
 8004f3e:	d108      	bne.n	8004f52 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	699a      	ldr	r2, [r3, #24]
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004f4e:	619a      	str	r2, [r3, #24]
 8004f50:	e007      	b.n	8004f62 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	699a      	ldr	r2, [r3, #24]
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004f60:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	7c5b      	ldrb	r3, [r3, #17]
 8004f66:	2b01      	cmp	r3, #1
 8004f68:	d108      	bne.n	8004f7c <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	699a      	ldr	r2, [r3, #24]
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004f78:	619a      	str	r2, [r3, #24]
 8004f7a:	e007      	b.n	8004f8c <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	699a      	ldr	r2, [r3, #24]
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004f8a:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	7c9b      	ldrb	r3, [r3, #18]
 8004f90:	2b01      	cmp	r3, #1
 8004f92:	d108      	bne.n	8004fa6 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	699a      	ldr	r2, [r3, #24]
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004fa2:	619a      	str	r2, [r3, #24]
 8004fa4:	e007      	b.n	8004fb6 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	699a      	ldr	r2, [r3, #24]
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004fb4:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	699b      	ldr	r3, [r3, #24]
 8004fbc:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	689a      	ldr	r2, [r3, #8]
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	430a      	orrs	r2, r1
 8004fca:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	699a      	ldr	r2, [r3, #24]
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8004fda:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	691a      	ldr	r2, [r3, #16]
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f022 0210 	bic.w	r2, r2, #16
 8004fea:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	68db      	ldr	r3, [r3, #12]
 8004ff0:	2b01      	cmp	r3, #1
 8004ff2:	d108      	bne.n	8005006 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	699a      	ldr	r2, [r3, #24]
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f042 0204 	orr.w	r2, r2, #4
 8005002:	619a      	str	r2, [r3, #24]
 8005004:	e030      	b.n	8005068 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	68db      	ldr	r3, [r3, #12]
 800500a:	2b00      	cmp	r3, #0
 800500c:	d02c      	beq.n	8005068 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	68db      	ldr	r3, [r3, #12]
 8005012:	2b02      	cmp	r3, #2
 8005014:	d020      	beq.n	8005058 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	699a      	ldr	r2, [r3, #24]
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005024:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	691a      	ldr	r2, [r3, #16]
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f042 0210 	orr.w	r2, r2, #16
 8005034:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	68db      	ldr	r3, [r3, #12]
 800503a:	2b03      	cmp	r3, #3
 800503c:	d114      	bne.n	8005068 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	699a      	ldr	r2, [r3, #24]
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f042 0220 	orr.w	r2, r2, #32
 800504c:	619a      	str	r2, [r3, #24]
 800504e:	e00b      	b.n	8005068 <HAL_FDCAN_Init+0x234>
 8005050:	0800f2b0 	.word	0x0800f2b0
 8005054:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	699a      	ldr	r2, [r3, #24]
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f042 0220 	orr.w	r2, r2, #32
 8005066:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	699b      	ldr	r3, [r3, #24]
 800506c:	3b01      	subs	r3, #1
 800506e:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	69db      	ldr	r3, [r3, #28]
 8005074:	3b01      	subs	r3, #1
 8005076:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005078:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	6a1b      	ldr	r3, [r3, #32]
 800507e:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8005080:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	695b      	ldr	r3, [r3, #20]
 8005088:	3b01      	subs	r3, #1
 800508a:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8005090:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005092:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	689b      	ldr	r3, [r3, #8]
 8005098:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800509c:	d115      	bne.n	80050ca <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050a2:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050a8:	3b01      	subs	r3, #1
 80050aa:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80050ac:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050b2:	3b01      	subs	r3, #1
 80050b4:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80050b6:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050be:	3b01      	subs	r3, #1
 80050c0:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80050c6:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80050c8:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d00a      	beq.n	80050e8 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	430a      	orrs	r2, r1
 80050e4:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80050f0:	4413      	add	r3, r2
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d011      	beq.n	800511a <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80050fe:	f023 0107 	bic.w	r1, r3, #7
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005106:	009b      	lsls	r3, r3, #2
 8005108:	3360      	adds	r3, #96	@ 0x60
 800510a:	443b      	add	r3, r7
 800510c:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	430a      	orrs	r2, r1
 8005116:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800511e:	2b00      	cmp	r3, #0
 8005120:	d011      	beq.n	8005146 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800512a:	f023 0107 	bic.w	r1, r3, #7
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005132:	009b      	lsls	r3, r3, #2
 8005134:	3360      	adds	r3, #96	@ 0x60
 8005136:	443b      	add	r3, r7
 8005138:	f853 2c54 	ldr.w	r2, [r3, #-84]
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	430a      	orrs	r2, r1
 8005142:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800514a:	2b00      	cmp	r3, #0
 800514c:	d012      	beq.n	8005174 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005156:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800515e:	009b      	lsls	r3, r3, #2
 8005160:	3360      	adds	r3, #96	@ 0x60
 8005162:	443b      	add	r3, r7
 8005164:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8005168:	011a      	lsls	r2, r3, #4
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	430a      	orrs	r2, r1
 8005170:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005178:	2b00      	cmp	r3, #0
 800517a:	d012      	beq.n	80051a2 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005184:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800518c:	009b      	lsls	r3, r3, #2
 800518e:	3360      	adds	r3, #96	@ 0x60
 8005190:	443b      	add	r3, r7
 8005192:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8005196:	021a      	lsls	r2, r3, #8
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	430a      	orrs	r2, r1
 800519e:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	4a11      	ldr	r2, [pc, #68]	@ (80051ec <HAL_FDCAN_Init+0x3b8>)
 80051a8:	4293      	cmp	r3, r2
 80051aa:	d107      	bne.n	80051bc <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	685b      	ldr	r3, [r3, #4]
 80051b0:	689a      	ldr	r2, [r3, #8]
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	685b      	ldr	r3, [r3, #4]
 80051b6:	f022 0203 	bic.w	r2, r2, #3
 80051ba:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2200      	movs	r2, #0
 80051c0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2200      	movs	r2, #0
 80051c8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2201      	movs	r2, #1
 80051d0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80051d4:	6878      	ldr	r0, [r7, #4]
 80051d6:	f000 fdf7 	bl	8005dc8 <FDCAN_CalcultateRamBlockAddresses>
 80051da:	4603      	mov	r3, r0
 80051dc:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 80051e0:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 80051e4:	4618      	mov	r0, r3
 80051e6:	3760      	adds	r7, #96	@ 0x60
 80051e8:	46bd      	mov	sp, r7
 80051ea:	bd80      	pop	{r7, pc}
 80051ec:	4000a000 	.word	0x4000a000

080051f0 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 80051f0:	b480      	push	{r7}
 80051f2:	b087      	sub	sp, #28
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
 80051f8:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8005200:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8005202:	7bfb      	ldrb	r3, [r7, #15]
 8005204:	2b01      	cmp	r3, #1
 8005206:	d002      	beq.n	800520e <HAL_FDCAN_ConfigFilter+0x1e>
 8005208:	7bfb      	ldrb	r3, [r7, #15]
 800520a:	2b02      	cmp	r3, #2
 800520c:	d157      	bne.n	80052be <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 800520e:	683b      	ldr	r3, [r7, #0]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	2b00      	cmp	r3, #0
 8005214:	d12b      	bne.n	800526e <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8005216:	683b      	ldr	r3, [r7, #0]
 8005218:	68db      	ldr	r3, [r3, #12]
 800521a:	2b07      	cmp	r3, #7
 800521c:	d10d      	bne.n	800523a <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	691b      	ldr	r3, [r3, #16]
 8005222:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8005224:	683b      	ldr	r3, [r7, #0]
 8005226:	69db      	ldr	r3, [r3, #28]
 8005228:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 800522a:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 800522c:	683b      	ldr	r3, [r7, #0]
 800522e:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8005230:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 8005232:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 8005236:	617b      	str	r3, [r7, #20]
 8005238:	e00e      	b.n	8005258 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800523a:	683b      	ldr	r3, [r7, #0]
 800523c:	689b      	ldr	r3, [r3, #8]
 800523e:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 8005240:	683b      	ldr	r3, [r7, #0]
 8005242:	68db      	ldr	r3, [r3, #12]
 8005244:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8005246:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	691b      	ldr	r3, [r3, #16]
 800524c:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 800524e:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 8005250:	683b      	ldr	r3, [r7, #0]
 8005252:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8005254:	4313      	orrs	r3, r2
 8005256:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800525c:	683b      	ldr	r3, [r7, #0]
 800525e:	685b      	ldr	r3, [r3, #4]
 8005260:	009b      	lsls	r3, r3, #2
 8005262:	4413      	add	r3, r2
 8005264:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8005266:	68bb      	ldr	r3, [r7, #8]
 8005268:	697a      	ldr	r2, [r7, #20]
 800526a:	601a      	str	r2, [r3, #0]
 800526c:	e025      	b.n	80052ba <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 800526e:	683b      	ldr	r3, [r7, #0]
 8005270:	68db      	ldr	r3, [r3, #12]
 8005272:	075a      	lsls	r2, r3, #29
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	691b      	ldr	r3, [r3, #16]
 8005278:	4313      	orrs	r3, r2
 800527a:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	68db      	ldr	r3, [r3, #12]
 8005280:	2b07      	cmp	r3, #7
 8005282:	d103      	bne.n	800528c <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	699b      	ldr	r3, [r3, #24]
 8005288:	613b      	str	r3, [r7, #16]
 800528a:	e006      	b.n	800529a <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 800528c:	683b      	ldr	r3, [r7, #0]
 800528e:	689b      	ldr	r3, [r3, #8]
 8005290:	079a      	lsls	r2, r3, #30
 8005292:	683b      	ldr	r3, [r7, #0]
 8005294:	695b      	ldr	r3, [r3, #20]
 8005296:	4313      	orrs	r3, r2
 8005298:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800529e:	683b      	ldr	r3, [r7, #0]
 80052a0:	685b      	ldr	r3, [r3, #4]
 80052a2:	00db      	lsls	r3, r3, #3
 80052a4:	4413      	add	r3, r2
 80052a6:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 80052a8:	68bb      	ldr	r3, [r7, #8]
 80052aa:	697a      	ldr	r2, [r7, #20]
 80052ac:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 80052ae:	68bb      	ldr	r3, [r7, #8]
 80052b0:	3304      	adds	r3, #4
 80052b2:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 80052b4:	68bb      	ldr	r3, [r7, #8]
 80052b6:	693a      	ldr	r2, [r7, #16]
 80052b8:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 80052ba:	2300      	movs	r3, #0
 80052bc:	e008      	b.n	80052d0 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80052c4:	f043 0202 	orr.w	r2, r3, #2
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80052ce:	2301      	movs	r3, #1
  }
}
 80052d0:	4618      	mov	r0, r3
 80052d2:	371c      	adds	r7, #28
 80052d4:	46bd      	mov	sp, r7
 80052d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052da:	4770      	bx	lr

080052dc <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 80052dc:	b480      	push	{r7}
 80052de:	b085      	sub	sp, #20
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	60f8      	str	r0, [r7, #12]
 80052e4:	60b9      	str	r1, [r7, #8]
 80052e6:	607a      	str	r2, [r7, #4]
 80052e8:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80052f0:	b2db      	uxtb	r3, r3
 80052f2:	2b01      	cmp	r3, #1
 80052f4:	d110      	bne.n	8005318 <HAL_FDCAN_ConfigGlobalFilter+0x3c>
  {
    /* Configure global filter */
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 80052f6:	68bb      	ldr	r3, [r7, #8]
 80052f8:	011a      	lsls	r2, r3, #4
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	009b      	lsls	r3, r3, #2
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 80052fe:	431a      	orrs	r2, r3
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 8005300:	683b      	ldr	r3, [r7, #0]
 8005302:	005b      	lsls	r3, r3, #1
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 8005304:	ea42 0103 	orr.w	r1, r2, r3
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	681b      	ldr	r3, [r3, #0]
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 800530c:	69ba      	ldr	r2, [r7, #24]
 800530e:	430a      	orrs	r2, r1
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8005310:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                             (RejectRemoteExt << FDCAN_GFC_RRFE_Pos));

    /* Return function status */
    return HAL_OK;
 8005314:	2300      	movs	r3, #0
 8005316:	e008      	b.n	800532a <HAL_FDCAN_ConfigGlobalFilter+0x4e>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800531e:	f043 0204 	orr.w	r2, r3, #4
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8005328:	2301      	movs	r3, #1
  }
}
 800532a:	4618      	mov	r0, r3
 800532c:	3714      	adds	r7, #20
 800532e:	46bd      	mov	sp, r7
 8005330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005334:	4770      	bx	lr

08005336 <HAL_FDCAN_ConfigFifoWatermark>:
  *           - 0 and 32, if FIFO is FDCAN_CFG_TX_EVENT_FIFO
  *           - 0 and 64, if FIFO is FDCAN_CFG_RX_FIFO0 or FDCAN_CFG_RX_FIFO1
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFifoWatermark(FDCAN_HandleTypeDef *hfdcan, uint32_t FIFO, uint32_t Watermark)
{
 8005336:	b480      	push	{r7}
 8005338:	b085      	sub	sp, #20
 800533a:	af00      	add	r7, sp, #0
 800533c:	60f8      	str	r0, [r7, #12]
 800533e:	60b9      	str	r1, [r7, #8]
 8005340:	607a      	str	r2, [r7, #4]
  else /* (FIFO == FDCAN_CFG_RX_FIFO0) || (FIFO == FDCAN_CFG_RX_FIFO1) */
  {
    assert_param(IS_FDCAN_MAX_VALUE(Watermark, 64U));
  }

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8005348:	b2db      	uxtb	r3, r3
 800534a:	2b01      	cmp	r3, #1
 800534c:	d130      	bne.n	80053b0 <HAL_FDCAN_ConfigFifoWatermark+0x7a>
  {
    /* Set the level for FIFO watermark interrupt */
    if (FIFO == FDCAN_CFG_TX_EVENT_FIFO)
 800534e:	68bb      	ldr	r3, [r7, #8]
 8005350:	2b00      	cmp	r3, #0
 8005352:	d10d      	bne.n	8005370 <HAL_FDCAN_ConfigFifoWatermark+0x3a>
    {
      MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFWM, (Watermark << FDCAN_TXEFC_EFWM_Pos));
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800535c:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	061a      	lsls	r2, r3, #24
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	430a      	orrs	r2, r1
 800536a:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 800536e:	e01d      	b.n	80053ac <HAL_FDCAN_ConfigFifoWatermark+0x76>
    }
    else if (FIFO == FDCAN_CFG_RX_FIFO0)
 8005370:	68bb      	ldr	r3, [r7, #8]
 8005372:	2b01      	cmp	r3, #1
 8005374:	d10d      	bne.n	8005392 <HAL_FDCAN_ConfigFifoWatermark+0x5c>
    {
      MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0WM, (Watermark << FDCAN_RXF0C_F0WM_Pos));
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800537e:	f023 41fe 	bic.w	r1, r3, #2130706432	@ 0x7f000000
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	061a      	lsls	r2, r3, #24
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	430a      	orrs	r2, r1
 800538c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 8005390:	e00c      	b.n	80053ac <HAL_FDCAN_ConfigFifoWatermark+0x76>
    }
    else /* FIFO == FDCAN_CFG_RX_FIFO1 */
    {
      MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1WM, (Watermark << FDCAN_RXF1C_F1WM_Pos));
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800539a:	f023 41fe 	bic.w	r1, r3, #2130706432	@ 0x7f000000
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	061a      	lsls	r2, r3, #24
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	430a      	orrs	r2, r1
 80053a8:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
    }

    /* Return function status */
    return HAL_OK;
 80053ac:	2300      	movs	r3, #0
 80053ae:	e008      	b.n	80053c2 <HAL_FDCAN_ConfigFifoWatermark+0x8c>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80053b6:	f043 0204 	orr.w	r2, r3, #4
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80053c0:	2301      	movs	r3, #1
  }
}
 80053c2:	4618      	mov	r0, r3
 80053c4:	3714      	adds	r7, #20
 80053c6:	46bd      	mov	sp, r7
 80053c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053cc:	4770      	bx	lr

080053ce <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 80053ce:	b480      	push	{r7}
 80053d0:	b083      	sub	sp, #12
 80053d2:	af00      	add	r7, sp, #0
 80053d4:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80053dc:	b2db      	uxtb	r3, r3
 80053de:	2b01      	cmp	r3, #1
 80053e0:	d111      	bne.n	8005406 <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	2202      	movs	r2, #2
 80053e6:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	699a      	ldr	r2, [r3, #24]
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f022 0201 	bic.w	r2, r2, #1
 80053f8:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	2200      	movs	r2, #0
 80053fe:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 8005402:	2300      	movs	r3, #0
 8005404:	e008      	b.n	8005418 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800540c:	f043 0204 	orr.w	r2, r3, #4
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8005416:	2301      	movs	r3, #1
  }
}
 8005418:	4618      	mov	r0, r3
 800541a:	370c      	adds	r7, #12
 800541c:	46bd      	mov	sp, r7
 800541e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005422:	4770      	bx	lr

08005424 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8005424:	b580      	push	{r7, lr}
 8005426:	b086      	sub	sp, #24
 8005428:	af00      	add	r7, sp, #0
 800542a:	60f8      	str	r0, [r7, #12]
 800542c:	60b9      	str	r1, [r7, #8]
 800542e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8005436:	b2db      	uxtb	r3, r3
 8005438:	2b02      	cmp	r3, #2
 800543a:	d141      	bne.n	80054c0 <HAL_FDCAN_AddMessageToTxFifoQ+0x9c>
  {
    /* Check that the Tx FIFO/Queue has an allocated area into the RAM */
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005444:	f003 537c 	and.w	r3, r3, #1056964608	@ 0x3f000000
 8005448:	2b00      	cmp	r3, #0
 800544a:	d109      	bne.n	8005460 <HAL_FDCAN_AddMessageToTxFifoQ+0x3c>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005452:	f043 0220 	orr.w	r2, r3, #32
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 800545c:	2301      	movs	r3, #1
 800545e:	e038      	b.n	80054d2 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }

    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8005468:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800546c:	2b00      	cmp	r3, #0
 800546e:	d009      	beq.n	8005484 <HAL_FDCAN_AddMessageToTxFifoQ+0x60>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005476:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 8005480:	2301      	movs	r3, #1
 8005482:	e026      	b.n	80054d2 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800548c:	0c1b      	lsrs	r3, r3, #16
 800548e:	f003 031f 	and.w	r3, r3, #31
 8005492:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8005494:	697b      	ldr	r3, [r7, #20]
 8005496:	687a      	ldr	r2, [r7, #4]
 8005498:	68b9      	ldr	r1, [r7, #8]
 800549a:	68f8      	ldr	r0, [r7, #12]
 800549c:	f000 fe1a 	bl	80060d4 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	2101      	movs	r1, #1
 80054a6:	697a      	ldr	r2, [r7, #20]
 80054a8:	fa01 f202 	lsl.w	r2, r1, r2
 80054ac:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 80054b0:	2201      	movs	r2, #1
 80054b2:	697b      	ldr	r3, [r7, #20]
 80054b4:	409a      	lsls	r2, r3
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    }

    /* Return function status */
    return HAL_OK;
 80054bc:	2300      	movs	r3, #0
 80054be:	e008      	b.n	80054d2 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80054c6:	f043 0208 	orr.w	r2, r3, #8
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80054d0:	2301      	movs	r3, #1
  }
}
 80054d2:	4618      	mov	r0, r3
 80054d4:	3718      	adds	r7, #24
 80054d6:	46bd      	mov	sp, r7
 80054d8:	bd80      	pop	{r7, pc}
	...

080054dc <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 80054dc:	b480      	push	{r7}
 80054de:	b08b      	sub	sp, #44	@ 0x2c
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	60f8      	str	r0, [r7, #12]
 80054e4:	60b9      	str	r1, [r7, #8]
 80054e6:	607a      	str	r2, [r7, #4]
 80054e8:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 80054ea:	2300      	movs	r3, #0
 80054ec:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80054f4:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 80054f6:	7efb      	ldrb	r3, [r7, #27]
 80054f8:	2b02      	cmp	r3, #2
 80054fa:	f040 8149 	bne.w	8005790 <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80054fe:	68bb      	ldr	r3, [r7, #8]
 8005500:	2b40      	cmp	r3, #64	@ 0x40
 8005502:	d14c      	bne.n	800559e <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800550c:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005510:	2b00      	cmp	r3, #0
 8005512:	d109      	bne.n	8005528 <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800551a:	f043 0220 	orr.w	r2, r3, #32
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8005524:	2301      	movs	r3, #1
 8005526:	e13c      	b.n	80057a2 <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005530:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005534:	2b00      	cmp	r3, #0
 8005536:	d109      	bne.n	800554c <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800553e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8005548:	2301      	movs	r3, #1
 800554a:	e12a      	b.n	80057a2 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005554:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005558:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800555c:	d10a      	bne.n	8005574 <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005566:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800556a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800556e:	d101      	bne.n	8005574 <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8005570:	2301      	movs	r3, #1
 8005572:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800557c:	0a1b      	lsrs	r3, r3, #8
 800557e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005582:	69fa      	ldr	r2, [r7, #28]
 8005584:	4413      	add	r3, r2
 8005586:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005590:	69f9      	ldr	r1, [r7, #28]
 8005592:	fb01 f303 	mul.w	r3, r1, r3
 8005596:	009b      	lsls	r3, r3, #2
 8005598:	4413      	add	r3, r2
 800559a:	627b      	str	r3, [r7, #36]	@ 0x24
 800559c:	e068      	b.n	8005670 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 800559e:	68bb      	ldr	r3, [r7, #8]
 80055a0:	2b41      	cmp	r3, #65	@ 0x41
 80055a2:	d14c      	bne.n	800563e <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80055ac:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d109      	bne.n	80055c8 <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80055ba:	f043 0220 	orr.w	r2, r3, #32
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80055c4:	2301      	movs	r3, #1
 80055c6:	e0ec      	b.n	80057a2 <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80055d0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d109      	bne.n	80055ec <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80055de:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80055e8:	2301      	movs	r3, #1
 80055ea:	e0da      	b.n	80057a2 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80055f4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80055f8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80055fc:	d10a      	bne.n	8005614 <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005606:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800560a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800560e:	d101      	bne.n	8005614 <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8005610:	2301      	movs	r3, #1
 8005612:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800561c:	0a1b      	lsrs	r3, r3, #8
 800561e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005622:	69fa      	ldr	r2, [r7, #28]
 8005624:	4413      	add	r3, r2
 8005626:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005630:	69f9      	ldr	r1, [r7, #28]
 8005632:	fb01 f303 	mul.w	r3, r1, r3
 8005636:	009b      	lsls	r3, r3, #2
 8005638:	4413      	add	r3, r2
 800563a:	627b      	str	r3, [r7, #36]	@ 0x24
 800563c:	e018      	b.n	8005670 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005642:	68ba      	ldr	r2, [r7, #8]
 8005644:	429a      	cmp	r2, r3
 8005646:	d309      	bcc.n	800565c <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800564e:	f043 0220 	orr.w	r2, r3, #32
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8005658:	2301      	movs	r3, #1
 800565a:	e0a2      	b.n	80057a2 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005664:	68b9      	ldr	r1, [r7, #8]
 8005666:	fb01 f303 	mul.w	r3, r1, r3
 800566a:	009b      	lsls	r3, r3, #2
 800566c:	4413      	add	r3, r2
 800566e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8005670:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	685b      	ldr	r3, [r3, #4]
 8005680:	2b00      	cmp	r3, #0
 8005682:	d107      	bne.n	8005694 <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8005684:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	0c9b      	lsrs	r3, r3, #18
 800568a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	601a      	str	r2, [r3, #0]
 8005692:	e005      	b.n	80056a0 <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8005694:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 80056a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 80056ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 80056b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056ba:	3304      	adds	r3, #4
 80056bc:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 80056be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	b29a      	uxth	r2, r3
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 80056c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	0c1b      	lsrs	r3, r3, #16
 80056ce:	f003 020f 	and.w	r2, r3, #15
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 80056d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 80056e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 80056ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	0e1b      	lsrs	r3, r3, #24
 80056f4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 80056fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	0fda      	lsrs	r2, r3, #31
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8005706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005708:	3304      	adds	r3, #4
 800570a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 800570c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800570e:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8005710:	2300      	movs	r3, #0
 8005712:	623b      	str	r3, [r7, #32]
 8005714:	e00a      	b.n	800572c <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8005716:	697a      	ldr	r2, [r7, #20]
 8005718:	6a3b      	ldr	r3, [r7, #32]
 800571a:	441a      	add	r2, r3
 800571c:	6839      	ldr	r1, [r7, #0]
 800571e:	6a3b      	ldr	r3, [r7, #32]
 8005720:	440b      	add	r3, r1
 8005722:	7812      	ldrb	r2, [r2, #0]
 8005724:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8005726:	6a3b      	ldr	r3, [r7, #32]
 8005728:	3301      	adds	r3, #1
 800572a:	623b      	str	r3, [r7, #32]
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	68db      	ldr	r3, [r3, #12]
 8005730:	4a1f      	ldr	r2, [pc, #124]	@ (80057b0 <HAL_FDCAN_GetRxMessage+0x2d4>)
 8005732:	5cd3      	ldrb	r3, [r2, r3]
 8005734:	461a      	mov	r2, r3
 8005736:	6a3b      	ldr	r3, [r7, #32]
 8005738:	4293      	cmp	r3, r2
 800573a:	d3ec      	bcc.n	8005716 <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800573c:	68bb      	ldr	r3, [r7, #8]
 800573e:	2b40      	cmp	r3, #64	@ 0x40
 8005740:	d105      	bne.n	800574e <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	69fa      	ldr	r2, [r7, #28]
 8005748:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 800574c:	e01e      	b.n	800578c <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 800574e:	68bb      	ldr	r3, [r7, #8]
 8005750:	2b41      	cmp	r3, #65	@ 0x41
 8005752:	d105      	bne.n	8005760 <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	69fa      	ldr	r2, [r7, #28]
 800575a:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 800575e:	e015      	b.n	800578c <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 8005760:	68bb      	ldr	r3, [r7, #8]
 8005762:	2b1f      	cmp	r3, #31
 8005764:	d808      	bhi.n	8005778 <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	2101      	movs	r1, #1
 800576c:	68ba      	ldr	r2, [r7, #8]
 800576e:	fa01 f202 	lsl.w	r2, r1, r2
 8005772:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 8005776:	e009      	b.n	800578c <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 8005778:	68bb      	ldr	r3, [r7, #8]
 800577a:	f003 021f 	and.w	r2, r3, #31
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	2101      	movs	r1, #1
 8005784:	fa01 f202 	lsl.w	r2, r1, r2
 8005788:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 800578c:	2300      	movs	r3, #0
 800578e:	e008      	b.n	80057a2 <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005796:	f043 0208 	orr.w	r2, r3, #8
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80057a0:	2301      	movs	r3, #1
  }
}
 80057a2:	4618      	mov	r0, r3
 80057a4:	372c      	adds	r7, #44	@ 0x2c
 80057a6:	46bd      	mov	sp, r7
 80057a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ac:	4770      	bx	lr
 80057ae:	bf00      	nop
 80057b0:	0800f314 	.word	0x0800f314

080057b4 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 80057b4:	b580      	push	{r7, lr}
 80057b6:	b096      	sub	sp, #88	@ 0x58
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	6078      	str	r0, [r7, #4]
  uint32_t itsourceIE;
  uint32_t itsourceTTIE;
  uint32_t itflagIR;
  uint32_t itflagTTIR;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 80057bc:	4b9a      	ldr	r3, [pc, #616]	@ (8005a28 <HAL_FDCAN_IRQHandler+0x274>)
 80057be:	691b      	ldr	r3, [r3, #16]
 80057c0:	079b      	lsls	r3, r3, #30
 80057c2:	657b      	str	r3, [r7, #84]	@ 0x54
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 80057c4:	4b98      	ldr	r3, [pc, #608]	@ (8005a28 <HAL_FDCAN_IRQHandler+0x274>)
 80057c6:	695b      	ldr	r3, [r3, #20]
 80057c8:	079b      	lsls	r3, r3, #30
 80057ca:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80057cc:	4013      	ands	r3, r2
 80057ce:	657b      	str	r3, [r7, #84]	@ 0x54
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80057d6:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 80057da:	653b      	str	r3, [r7, #80]	@ 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057e2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80057e4:	4013      	ands	r3, r2
 80057e6:	653b      	str	r3, [r7, #80]	@ 0x50
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80057ee:	f003 030f 	and.w	r3, r3, #15
 80057f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo0ITs &= hfdcan->Instance->IE;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057fa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80057fc:	4013      	ands	r3, r2
 80057fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005806:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800580a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RxFifo1ITs &= hfdcan->Instance->IE;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005812:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005814:	4013      	ands	r3, r2
 8005816:	64bb      	str	r3, [r7, #72]	@ 0x48
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800581e:	f003 5371 	and.w	r3, r3, #1010827264	@ 0x3c400000
 8005822:	647b      	str	r3, [r7, #68]	@ 0x44
  Errors &= hfdcan->Instance->IE;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800582a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800582c:	4013      	ands	r3, r2
 800582e:	647b      	str	r3, [r7, #68]	@ 0x44
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005836:	f003 7360 	and.w	r3, r3, #58720256	@ 0x3800000
 800583a:	643b      	str	r3, [r7, #64]	@ 0x40
  ErrorStatusITs &= hfdcan->Instance->IE;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005842:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005844:	4013      	ands	r3, r2
 8005846:	643b      	str	r3, [r7, #64]	@ 0x40
  itsourceIE = hfdcan->Instance->IE;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800584e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  itflagIR = hfdcan->Instance->IR;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005856:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8005858:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800585a:	0a1b      	lsrs	r3, r3, #8
 800585c:	f003 0301 	and.w	r3, r3, #1
 8005860:	2b00      	cmp	r3, #0
 8005862:	d010      	beq.n	8005886 <HAL_FDCAN_IRQHandler+0xd2>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8005864:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005866:	0a1b      	lsrs	r3, r3, #8
 8005868:	f003 0301 	and.w	r3, r3, #1
 800586c:	2b00      	cmp	r3, #0
 800586e:	d00a      	beq.n	8005886 <HAL_FDCAN_IRQHandler+0xd2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005878:	651a      	str	r2, [r3, #80]	@ 0x50
 800587a:	4b6b      	ldr	r3, [pc, #428]	@ (8005a28 <HAL_FDCAN_IRQHandler+0x274>)
 800587c:	2200      	movs	r2, #0
 800587e:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8005880:	6878      	ldr	r0, [r7, #4]
 8005882:	f000 fa54 	bl	8005d2e <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8005886:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005888:	0a9b      	lsrs	r3, r3, #10
 800588a:	f003 0301 	and.w	r3, r3, #1
 800588e:	2b00      	cmp	r3, #0
 8005890:	d01d      	beq.n	80058ce <HAL_FDCAN_IRQHandler+0x11a>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8005892:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005894:	0a9b      	lsrs	r3, r3, #10
 8005896:	f003 0301 	and.w	r3, r3, #1
 800589a:	2b00      	cmp	r3, #0
 800589c:	d017      	beq.n	80058ce <HAL_FDCAN_IRQHandler+0x11a>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80058a6:	637b      	str	r3, [r7, #52]	@ 0x34
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80058b0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80058b2:	4013      	ands	r3, r2
 80058b4:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80058be:	651a      	str	r2, [r3, #80]	@ 0x50
 80058c0:	4b59      	ldr	r3, [pc, #356]	@ (8005a28 <HAL_FDCAN_IRQHandler+0x274>)
 80058c2:	2200      	movs	r2, #0
 80058c4:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 80058c6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80058c8:	6878      	ldr	r0, [r7, #4]
 80058ca:	f000 fa07 	bl	8005cdc <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 80058ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d00d      	beq.n	80058f0 <HAL_FDCAN_IRQHandler+0x13c>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681a      	ldr	r2, [r3, #0]
 80058d8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80058da:	4b54      	ldr	r3, [pc, #336]	@ (8005a2c <HAL_FDCAN_IRQHandler+0x278>)
 80058dc:	400b      	ands	r3, r1
 80058de:	6513      	str	r3, [r2, #80]	@ 0x50
 80058e0:	4a51      	ldr	r2, [pc, #324]	@ (8005a28 <HAL_FDCAN_IRQHandler+0x274>)
 80058e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80058e4:	0f9b      	lsrs	r3, r3, #30
 80058e6:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 80058e8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80058ea:	6878      	ldr	r0, [r7, #4]
 80058ec:	f000 f9c0 	bl	8005c70 <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 80058f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d00d      	beq.n	8005912 <HAL_FDCAN_IRQHandler+0x15e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681a      	ldr	r2, [r3, #0]
 80058fa:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80058fc:	4b4b      	ldr	r3, [pc, #300]	@ (8005a2c <HAL_FDCAN_IRQHandler+0x278>)
 80058fe:	400b      	ands	r3, r1
 8005900:	6513      	str	r3, [r2, #80]	@ 0x50
 8005902:	4a49      	ldr	r2, [pc, #292]	@ (8005a28 <HAL_FDCAN_IRQHandler+0x274>)
 8005904:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005906:	0f9b      	lsrs	r3, r3, #30
 8005908:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 800590a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800590c:	6878      	ldr	r0, [r7, #4]
 800590e:	f000 f9ba 	bl	8005c86 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8005912:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005914:	2b00      	cmp	r3, #0
 8005916:	d00d      	beq.n	8005934 <HAL_FDCAN_IRQHandler+0x180>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681a      	ldr	r2, [r3, #0]
 800591c:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800591e:	4b43      	ldr	r3, [pc, #268]	@ (8005a2c <HAL_FDCAN_IRQHandler+0x278>)
 8005920:	400b      	ands	r3, r1
 8005922:	6513      	str	r3, [r2, #80]	@ 0x50
 8005924:	4a40      	ldr	r2, [pc, #256]	@ (8005a28 <HAL_FDCAN_IRQHandler+0x274>)
 8005926:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005928:	0f9b      	lsrs	r3, r3, #30
 800592a:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 800592c:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800592e:	6878      	ldr	r0, [r7, #4]
 8005930:	f7fb f8f4 	bl	8000b1c <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8005934:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005936:	2b00      	cmp	r3, #0
 8005938:	d00d      	beq.n	8005956 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681a      	ldr	r2, [r3, #0]
 800593e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8005940:	4b3a      	ldr	r3, [pc, #232]	@ (8005a2c <HAL_FDCAN_IRQHandler+0x278>)
 8005942:	400b      	ands	r3, r1
 8005944:	6513      	str	r3, [r2, #80]	@ 0x50
 8005946:	4a38      	ldr	r2, [pc, #224]	@ (8005a28 <HAL_FDCAN_IRQHandler+0x274>)
 8005948:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800594a:	0f9b      	lsrs	r3, r3, #30
 800594c:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 800594e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8005950:	6878      	ldr	r0, [r7, #4]
 8005952:	f000 f9a3 	bl	8005c9c <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8005956:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005958:	0adb      	lsrs	r3, r3, #11
 800595a:	f003 0301 	and.w	r3, r3, #1
 800595e:	2b00      	cmp	r3, #0
 8005960:	d010      	beq.n	8005984 <HAL_FDCAN_IRQHandler+0x1d0>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8005962:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005964:	0adb      	lsrs	r3, r3, #11
 8005966:	f003 0301 	and.w	r3, r3, #1
 800596a:	2b00      	cmp	r3, #0
 800596c:	d00a      	beq.n	8005984 <HAL_FDCAN_IRQHandler+0x1d0>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005976:	651a      	str	r2, [r3, #80]	@ 0x50
 8005978:	4b2b      	ldr	r3, [pc, #172]	@ (8005a28 <HAL_FDCAN_IRQHandler+0x274>)
 800597a:	2200      	movs	r2, #0
 800597c:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 800597e:	6878      	ldr	r0, [r7, #4]
 8005980:	f000 f997 	bl	8005cb2 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_COMPLETE) != RESET)
 8005984:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005986:	0a5b      	lsrs	r3, r3, #9
 8005988:	f003 0301 	and.w	r3, r3, #1
 800598c:	2b00      	cmp	r3, #0
 800598e:	d01d      	beq.n	80059cc <HAL_FDCAN_IRQHandler+0x218>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8005990:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005992:	0a5b      	lsrs	r3, r3, #9
 8005994:	f003 0301 	and.w	r3, r3, #1
 8005998:	2b00      	cmp	r3, #0
 800599a:	d017      	beq.n	80059cc <HAL_FDCAN_IRQHandler+0x218>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80059a4:	633b      	str	r3, [r7, #48]	@ 0x30
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80059ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80059b0:	4013      	ands	r3, r2
 80059b2:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80059bc:	651a      	str	r2, [r3, #80]	@ 0x50
 80059be:	4b1a      	ldr	r3, [pc, #104]	@ (8005a28 <HAL_FDCAN_IRQHandler+0x274>)
 80059c0:	2200      	movs	r2, #0
 80059c2:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 80059c4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80059c6:	6878      	ldr	r0, [r7, #4]
 80059c8:	f000 f97d 	bl	8005cc6 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 80059cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80059ce:	0cdb      	lsrs	r3, r3, #19
 80059d0:	f003 0301 	and.w	r3, r3, #1
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d010      	beq.n	80059fa <HAL_FDCAN_IRQHandler+0x246>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 80059d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059da:	0cdb      	lsrs	r3, r3, #19
 80059dc:	f003 0301 	and.w	r3, r3, #1
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d00a      	beq.n	80059fa <HAL_FDCAN_IRQHandler+0x246>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80059ec:	651a      	str	r2, [r3, #80]	@ 0x50
 80059ee:	4b0e      	ldr	r3, [pc, #56]	@ (8005a28 <HAL_FDCAN_IRQHandler+0x274>)
 80059f0:	2200      	movs	r2, #0
 80059f2:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 80059f4:	6878      	ldr	r0, [r7, #4]
 80059f6:	f000 f97c 	bl	8005cf2 <HAL_FDCAN_RxBufferNewMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 80059fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80059fc:	0c1b      	lsrs	r3, r3, #16
 80059fe:	f003 0301 	and.w	r3, r3, #1
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d016      	beq.n	8005a34 <HAL_FDCAN_IRQHandler+0x280>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8005a06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a08:	0c1b      	lsrs	r3, r3, #16
 8005a0a:	f003 0301 	and.w	r3, r3, #1
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d010      	beq.n	8005a34 <HAL_FDCAN_IRQHandler+0x280>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8005a1a:	651a      	str	r2, [r3, #80]	@ 0x50
 8005a1c:	4b02      	ldr	r3, [pc, #8]	@ (8005a28 <HAL_FDCAN_IRQHandler+0x274>)
 8005a1e:	2200      	movs	r2, #0
 8005a20:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8005a22:	6878      	ldr	r0, [r7, #4]
 8005a24:	e004      	b.n	8005a30 <HAL_FDCAN_IRQHandler+0x27c>
 8005a26:	bf00      	nop
 8005a28:	4000a800 	.word	0x4000a800
 8005a2c:	3fcfffff 	.word	0x3fcfffff
 8005a30:	f000 f969 	bl	8005d06 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8005a34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a36:	0c9b      	lsrs	r3, r3, #18
 8005a38:	f003 0301 	and.w	r3, r3, #1
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d010      	beq.n	8005a62 <HAL_FDCAN_IRQHandler+0x2ae>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8005a40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a42:	0c9b      	lsrs	r3, r3, #18
 8005a44:	f003 0301 	and.w	r3, r3, #1
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d00a      	beq.n	8005a62 <HAL_FDCAN_IRQHandler+0x2ae>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8005a54:	651a      	str	r2, [r3, #80]	@ 0x50
 8005a56:	4b83      	ldr	r3, [pc, #524]	@ (8005c64 <HAL_FDCAN_IRQHandler+0x4b0>)
 8005a58:	2200      	movs	r2, #0
 8005a5a:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8005a5c:	6878      	ldr	r0, [r7, #4]
 8005a5e:	f000 f95c 	bl	8005d1a <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8005a62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a64:	0c5b      	lsrs	r3, r3, #17
 8005a66:	f003 0301 	and.w	r3, r3, #1
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d015      	beq.n	8005a9a <HAL_FDCAN_IRQHandler+0x2e6>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8005a6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a70:	0c5b      	lsrs	r3, r3, #17
 8005a72:	f003 0301 	and.w	r3, r3, #1
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d00f      	beq.n	8005a9a <HAL_FDCAN_IRQHandler+0x2e6>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005a82:	651a      	str	r2, [r3, #80]	@ 0x50
 8005a84:	4b77      	ldr	r3, [pc, #476]	@ (8005c64 <HAL_FDCAN_IRQHandler+0x4b0>)
 8005a86:	2200      	movs	r2, #0
 8005a88:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005a90:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8005a9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d00d      	beq.n	8005abc <HAL_FDCAN_IRQHandler+0x308>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681a      	ldr	r2, [r3, #0]
 8005aa4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005aa6:	4b70      	ldr	r3, [pc, #448]	@ (8005c68 <HAL_FDCAN_IRQHandler+0x4b4>)
 8005aa8:	400b      	ands	r3, r1
 8005aaa:	6513      	str	r3, [r2, #80]	@ 0x50
 8005aac:	4a6d      	ldr	r2, [pc, #436]	@ (8005c64 <HAL_FDCAN_IRQHandler+0x4b0>)
 8005aae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005ab0:	0f9b      	lsrs	r3, r3, #30
 8005ab2:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8005ab4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005ab6:	6878      	ldr	r0, [r7, #4]
 8005ab8:	f000 f94d 	bl	8005d56 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8005abc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d011      	beq.n	8005ae6 <HAL_FDCAN_IRQHandler+0x332>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681a      	ldr	r2, [r3, #0]
 8005ac6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005ac8:	4b67      	ldr	r3, [pc, #412]	@ (8005c68 <HAL_FDCAN_IRQHandler+0x4b4>)
 8005aca:	400b      	ands	r3, r1
 8005acc:	6513      	str	r3, [r2, #80]	@ 0x50
 8005ace:	4a65      	ldr	r2, [pc, #404]	@ (8005c64 <HAL_FDCAN_IRQHandler+0x4b0>)
 8005ad0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005ad2:	0f9b      	lsrs	r3, r3, #30
 8005ad4:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8005adc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005ade:	431a      	orrs	r2, r3
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	4a60      	ldr	r2, [pc, #384]	@ (8005c6c <HAL_FDCAN_IRQHandler+0x4b8>)
 8005aec:	4293      	cmp	r3, r2
 8005aee:	f040 80ac 	bne.w	8005c4a <HAL_FDCAN_IRQHandler+0x496>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	685b      	ldr	r3, [r3, #4]
 8005af6:	689b      	ldr	r3, [r3, #8]
 8005af8:	f003 0303 	and.w	r3, r3, #3
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	f000 80a4 	beq.w	8005c4a <HAL_FDCAN_IRQHandler+0x496>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	685b      	ldr	r3, [r3, #4]
 8005b06:	6a1b      	ldr	r3, [r3, #32]
 8005b08:	f003 030f 	and.w	r3, r3, #15
 8005b0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	685b      	ldr	r3, [r3, #4]
 8005b12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b14:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005b16:	4013      	ands	r3, r2
 8005b18:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	685b      	ldr	r3, [r3, #4]
 8005b1e:	6a1b      	ldr	r3, [r3, #32]
 8005b20:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005b24:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	685b      	ldr	r3, [r3, #4]
 8005b2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b2c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005b2e:	4013      	ands	r3, r2
 8005b30:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	685b      	ldr	r3, [r3, #4]
 8005b36:	6a1b      	ldr	r3, [r3, #32]
 8005b38:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8005b3c:	627b      	str	r3, [r7, #36]	@ 0x24
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	685b      	ldr	r3, [r3, #4]
 8005b42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b44:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b46:	4013      	ands	r3, r2
 8005b48:	627b      	str	r3, [r7, #36]	@ 0x24
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	685b      	ldr	r3, [r3, #4]
 8005b4e:	6a1b      	ldr	r3, [r3, #32]
 8005b50:	f403 43fc 	and.w	r3, r3, #32256	@ 0x7e00
 8005b54:	623b      	str	r3, [r7, #32]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	685b      	ldr	r3, [r3, #4]
 8005b5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b5c:	6a3a      	ldr	r2, [r7, #32]
 8005b5e:	4013      	ands	r3, r2
 8005b60:	623b      	str	r3, [r7, #32]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	685b      	ldr	r3, [r3, #4]
 8005b66:	6a1b      	ldr	r3, [r3, #32]
 8005b68:	f403 23f0 	and.w	r3, r3, #491520	@ 0x78000
 8005b6c:	61fb      	str	r3, [r7, #28]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	685b      	ldr	r3, [r3, #4]
 8005b72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b74:	69fa      	ldr	r2, [r7, #28]
 8005b76:	4013      	ands	r3, r2
 8005b78:	61fb      	str	r3, [r7, #28]
      itsourceTTIE = hfdcan->ttcan->TTIE;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	685b      	ldr	r3, [r3, #4]
 8005b7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b80:	61bb      	str	r3, [r7, #24]
      itflagTTIR = hfdcan->ttcan->TTIR;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	685b      	ldr	r3, [r3, #4]
 8005b86:	6a1b      	ldr	r3, [r3, #32]
 8005b88:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 8005b8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d007      	beq.n	8005ba0 <HAL_FDCAN_IRQHandler+0x3ec>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	685b      	ldr	r3, [r3, #4]
 8005b94:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005b96:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 8005b98:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005b9a:	6878      	ldr	r0, [r7, #4]
 8005b9c:	f000 f8e6 	bl	8005d6c <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 8005ba0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d007      	beq.n	8005bb6 <HAL_FDCAN_IRQHandler+0x402>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	685b      	ldr	r3, [r3, #4]
 8005baa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005bac:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 8005bae:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005bb0:	6878      	ldr	r0, [r7, #4]
 8005bb2:	f000 f8e6 	bl	8005d82 <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (FDCAN_CHECK_IT_SOURCE(itsourceTTIE, FDCAN_TT_IT_STOP_WATCH) != RESET)
 8005bb6:	69bb      	ldr	r3, [r7, #24]
 8005bb8:	099b      	lsrs	r3, r3, #6
 8005bba:	f003 0301 	and.w	r3, r3, #1
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d01a      	beq.n	8005bf8 <HAL_FDCAN_IRQHandler+0x444>
      {
        if (FDCAN_CHECK_FLAG(itflagTTIR, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 8005bc2:	697b      	ldr	r3, [r7, #20]
 8005bc4:	099b      	lsrs	r3, r3, #6
 8005bc6:	f003 0301 	and.w	r3, r3, #1
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d014      	beq.n	8005bf8 <HAL_FDCAN_IRQHandler+0x444>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	685b      	ldr	r3, [r3, #4]
 8005bd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bd4:	0c1b      	lsrs	r3, r3, #16
 8005bd6:	b29b      	uxth	r3, r3
 8005bd8:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	685b      	ldr	r3, [r3, #4]
 8005bde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005be0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005be4:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	685b      	ldr	r3, [r3, #4]
 8005bea:	2240      	movs	r2, #64	@ 0x40
 8005bec:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 8005bee:	68fa      	ldr	r2, [r7, #12]
 8005bf0:	6939      	ldr	r1, [r7, #16]
 8005bf2:	6878      	ldr	r0, [r7, #4]
 8005bf4:	f000 f8d0 	bl	8005d98 <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 8005bf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d007      	beq.n	8005c0e <HAL_FDCAN_IRQHandler+0x45a>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	685b      	ldr	r3, [r3, #4]
 8005c02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c04:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 8005c06:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005c08:	6878      	ldr	r0, [r7, #4]
 8005c0a:	f000 f8d1 	bl	8005db0 <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 8005c0e:	6a3b      	ldr	r3, [r7, #32]
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d00b      	beq.n	8005c2c <HAL_FDCAN_IRQHandler+0x478>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	685b      	ldr	r3, [r3, #4]
 8005c18:	6a3a      	ldr	r2, [r7, #32]
 8005c1a:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8005c22:	6a3b      	ldr	r3, [r7, #32]
 8005c24:	431a      	orrs	r2, r3
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 8005c2c:	69fb      	ldr	r3, [r7, #28]
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d00b      	beq.n	8005c4a <HAL_FDCAN_IRQHandler+0x496>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	685b      	ldr	r3, [r3, #4]
 8005c36:	69fa      	ldr	r2, [r7, #28]
 8005c38:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8005c40:	69fb      	ldr	r3, [r7, #28]
 8005c42:	431a      	orrs	r2, r3
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d002      	beq.n	8005c5a <HAL_FDCAN_IRQHandler+0x4a6>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8005c54:	6878      	ldr	r0, [r7, #4]
 8005c56:	f000 f874 	bl	8005d42 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8005c5a:	bf00      	nop
 8005c5c:	3758      	adds	r7, #88	@ 0x58
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	bd80      	pop	{r7, pc}
 8005c62:	bf00      	nop
 8005c64:	4000a800 	.word	0x4000a800
 8005c68:	3fcfffff 	.word	0x3fcfffff
 8005c6c:	4000a000 	.word	0x4000a000

08005c70 <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 8005c70:	b480      	push	{r7}
 8005c72:	b083      	sub	sp, #12
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	6078      	str	r0, [r7, #4]
 8005c78:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 8005c7a:	bf00      	nop
 8005c7c:	370c      	adds	r7, #12
 8005c7e:	46bd      	mov	sp, r7
 8005c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c84:	4770      	bx	lr

08005c86 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8005c86:	b480      	push	{r7}
 8005c88:	b083      	sub	sp, #12
 8005c8a:	af00      	add	r7, sp, #0
 8005c8c:	6078      	str	r0, [r7, #4]
 8005c8e:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8005c90:	bf00      	nop
 8005c92:	370c      	adds	r7, #12
 8005c94:	46bd      	mov	sp, r7
 8005c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9a:	4770      	bx	lr

08005c9c <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8005c9c:	b480      	push	{r7}
 8005c9e:	b083      	sub	sp, #12
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	6078      	str	r0, [r7, #4]
 8005ca4:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8005ca6:	bf00      	nop
 8005ca8:	370c      	adds	r7, #12
 8005caa:	46bd      	mov	sp, r7
 8005cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb0:	4770      	bx	lr

08005cb2 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005cb2:	b480      	push	{r7}
 8005cb4:	b083      	sub	sp, #12
 8005cb6:	af00      	add	r7, sp, #0
 8005cb8:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8005cba:	bf00      	nop
 8005cbc:	370c      	adds	r7, #12
 8005cbe:	46bd      	mov	sp, r7
 8005cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc4:	4770      	bx	lr

08005cc6 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8005cc6:	b480      	push	{r7}
 8005cc8:	b083      	sub	sp, #12
 8005cca:	af00      	add	r7, sp, #0
 8005ccc:	6078      	str	r0, [r7, #4]
 8005cce:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8005cd0:	bf00      	nop
 8005cd2:	370c      	adds	r7, #12
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cda:	4770      	bx	lr

08005cdc <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8005cdc:	b480      	push	{r7}
 8005cde:	b083      	sub	sp, #12
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
 8005ce4:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8005ce6:	bf00      	nop
 8005ce8:	370c      	adds	r7, #12
 8005cea:	46bd      	mov	sp, r7
 8005cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf0:	4770      	bx	lr

08005cf2 <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005cf2:	b480      	push	{r7}
 8005cf4:	b083      	sub	sp, #12
 8005cf6:	af00      	add	r7, sp, #0
 8005cf8:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 8005cfa:	bf00      	nop
 8005cfc:	370c      	adds	r7, #12
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d04:	4770      	bx	lr

08005d06 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005d06:	b480      	push	{r7}
 8005d08:	b083      	sub	sp, #12
 8005d0a:	af00      	add	r7, sp, #0
 8005d0c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8005d0e:	bf00      	nop
 8005d10:	370c      	adds	r7, #12
 8005d12:	46bd      	mov	sp, r7
 8005d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d18:	4770      	bx	lr

08005d1a <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005d1a:	b480      	push	{r7}
 8005d1c:	b083      	sub	sp, #12
 8005d1e:	af00      	add	r7, sp, #0
 8005d20:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8005d22:	bf00      	nop
 8005d24:	370c      	adds	r7, #12
 8005d26:	46bd      	mov	sp, r7
 8005d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2c:	4770      	bx	lr

08005d2e <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005d2e:	b480      	push	{r7}
 8005d30:	b083      	sub	sp, #12
 8005d32:	af00      	add	r7, sp, #0
 8005d34:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8005d36:	bf00      	nop
 8005d38:	370c      	adds	r7, #12
 8005d3a:	46bd      	mov	sp, r7
 8005d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d40:	4770      	bx	lr

08005d42 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005d42:	b480      	push	{r7}
 8005d44:	b083      	sub	sp, #12
 8005d46:	af00      	add	r7, sp, #0
 8005d48:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8005d4a:	bf00      	nop
 8005d4c:	370c      	adds	r7, #12
 8005d4e:	46bd      	mov	sp, r7
 8005d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d54:	4770      	bx	lr

08005d56 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8005d56:	b480      	push	{r7}
 8005d58:	b083      	sub	sp, #12
 8005d5a:	af00      	add	r7, sp, #0
 8005d5c:	6078      	str	r0, [r7, #4]
 8005d5e:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8005d60:	bf00      	nop
 8005d62:	370c      	adds	r7, #12
 8005d64:	46bd      	mov	sp, r7
 8005d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6a:	4770      	bx	lr

08005d6c <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 8005d6c:	b480      	push	{r7}
 8005d6e:	b083      	sub	sp, #12
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	6078      	str	r0, [r7, #4]
 8005d74:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 8005d76:	bf00      	nop
 8005d78:	370c      	adds	r7, #12
 8005d7a:	46bd      	mov	sp, r7
 8005d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d80:	4770      	bx	lr

08005d82 <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 8005d82:	b480      	push	{r7}
 8005d84:	b083      	sub	sp, #12
 8005d86:	af00      	add	r7, sp, #0
 8005d88:	6078      	str	r0, [r7, #4]
 8005d8a:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 8005d8c:	bf00      	nop
 8005d8e:	370c      	adds	r7, #12
 8005d90:	46bd      	mov	sp, r7
 8005d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d96:	4770      	bx	lr

08005d98 <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 8005d98:	b480      	push	{r7}
 8005d9a:	b085      	sub	sp, #20
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	60f8      	str	r0, [r7, #12]
 8005da0:	60b9      	str	r1, [r7, #8]
 8005da2:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 8005da4:	bf00      	nop
 8005da6:	3714      	adds	r7, #20
 8005da8:	46bd      	mov	sp, r7
 8005daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dae:	4770      	bx	lr

08005db0 <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 8005db0:	b480      	push	{r7}
 8005db2:	b083      	sub	sp, #12
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]
 8005db8:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 8005dba:	bf00      	nop
 8005dbc:	370c      	adds	r7, #12
 8005dbe:	46bd      	mov	sp, r7
 8005dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc4:	4770      	bx	lr
	...

08005dc8 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8005dc8:	b480      	push	{r7}
 8005dca:	b085      	sub	sp, #20
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005dd4:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8005dde:	4ba7      	ldr	r3, [pc, #668]	@ (800607c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005de0:	4013      	ands	r3, r2
 8005de2:	68ba      	ldr	r2, [r7, #8]
 8005de4:	0091      	lsls	r1, r2, #2
 8005de6:	687a      	ldr	r2, [r7, #4]
 8005de8:	6812      	ldr	r2, [r2, #0]
 8005dea:	430b      	orrs	r3, r1
 8005dec:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005df8:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e00:	041a      	lsls	r2, r3, #16
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	430a      	orrs	r2, r1
 8005e08:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e10:	68ba      	ldr	r2, [r7, #8]
 8005e12:	4413      	add	r3, r2
 8005e14:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8005e1e:	4b97      	ldr	r3, [pc, #604]	@ (800607c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005e20:	4013      	ands	r3, r2
 8005e22:	68ba      	ldr	r2, [r7, #8]
 8005e24:	0091      	lsls	r1, r2, #2
 8005e26:	687a      	ldr	r2, [r7, #4]
 8005e28:	6812      	ldr	r2, [r2, #0]
 8005e2a:	430b      	orrs	r3, r1
 8005e2c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e38:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e40:	041a      	lsls	r2, r3, #16
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	430a      	orrs	r2, r1
 8005e48:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e50:	005b      	lsls	r3, r3, #1
 8005e52:	68ba      	ldr	r2, [r7, #8]
 8005e54:	4413      	add	r3, r2
 8005e56:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8005e60:	4b86      	ldr	r3, [pc, #536]	@ (800607c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005e62:	4013      	ands	r3, r2
 8005e64:	68ba      	ldr	r2, [r7, #8]
 8005e66:	0091      	lsls	r1, r2, #2
 8005e68:	687a      	ldr	r2, [r7, #4]
 8005e6a:	6812      	ldr	r2, [r2, #0]
 8005e6c:	430b      	orrs	r3, r1
 8005e6e:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005e7a:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e82:	041a      	lsls	r2, r3, #16
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	430a      	orrs	r2, r1
 8005e8a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e92:	687a      	ldr	r2, [r7, #4]
 8005e94:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8005e96:	fb02 f303 	mul.w	r3, r2, r3
 8005e9a:	68ba      	ldr	r2, [r7, #8]
 8005e9c:	4413      	add	r3, r2
 8005e9e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8005ea8:	4b74      	ldr	r3, [pc, #464]	@ (800607c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005eaa:	4013      	ands	r3, r2
 8005eac:	68ba      	ldr	r2, [r7, #8]
 8005eae:	0091      	lsls	r1, r2, #2
 8005eb0:	687a      	ldr	r2, [r7, #4]
 8005eb2:	6812      	ldr	r2, [r2, #0]
 8005eb4:	430b      	orrs	r3, r1
 8005eb6:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005ec2:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005eca:	041a      	lsls	r2, r3, #16
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	430a      	orrs	r2, r1
 8005ed2:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005eda:	687a      	ldr	r2, [r7, #4]
 8005edc:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8005ede:	fb02 f303 	mul.w	r3, r2, r3
 8005ee2:	68ba      	ldr	r2, [r7, #8]
 8005ee4:	4413      	add	r3, r2
 8005ee6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8005ef0:	4b62      	ldr	r3, [pc, #392]	@ (800607c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005ef2:	4013      	ands	r3, r2
 8005ef4:	68ba      	ldr	r2, [r7, #8]
 8005ef6:	0091      	lsls	r1, r2, #2
 8005ef8:	687a      	ldr	r2, [r7, #4]
 8005efa:	6812      	ldr	r2, [r2, #0]
 8005efc:	430b      	orrs	r3, r1
 8005efe:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f06:	687a      	ldr	r2, [r7, #4]
 8005f08:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8005f0a:	fb02 f303 	mul.w	r3, r2, r3
 8005f0e:	68ba      	ldr	r2, [r7, #8]
 8005f10:	4413      	add	r3, r2
 8005f12:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8005f1c:	4b57      	ldr	r3, [pc, #348]	@ (800607c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005f1e:	4013      	ands	r3, r2
 8005f20:	68ba      	ldr	r2, [r7, #8]
 8005f22:	0091      	lsls	r1, r2, #2
 8005f24:	687a      	ldr	r2, [r7, #4]
 8005f26:	6812      	ldr	r2, [r2, #0]
 8005f28:	430b      	orrs	r3, r1
 8005f2a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005f36:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f3e:	041a      	lsls	r2, r3, #16
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	430a      	orrs	r2, r1
 8005f46:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f4e:	005b      	lsls	r3, r3, #1
 8005f50:	68ba      	ldr	r2, [r7, #8]
 8005f52:	4413      	add	r3, r2
 8005f54:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8005f5e:	4b47      	ldr	r3, [pc, #284]	@ (800607c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005f60:	4013      	ands	r3, r2
 8005f62:	68ba      	ldr	r2, [r7, #8]
 8005f64:	0091      	lsls	r1, r2, #2
 8005f66:	687a      	ldr	r2, [r7, #4]
 8005f68:	6812      	ldr	r2, [r2, #0]
 8005f6a:	430b      	orrs	r3, r1
 8005f6c:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005f78:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f80:	041a      	lsls	r2, r3, #16
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	430a      	orrs	r2, r1
 8005f88:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005f94:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f9c:	061a      	lsls	r2, r3, #24
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	430a      	orrs	r2, r1
 8005fa4:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005fac:	4b34      	ldr	r3, [pc, #208]	@ (8006080 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8005fae:	4413      	add	r3, r2
 8005fb0:	009a      	lsls	r2, r3, #2
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fbe:	009b      	lsls	r3, r3, #2
 8005fc0:	441a      	add	r2, r3
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fce:	00db      	lsls	r3, r3, #3
 8005fd0:	441a      	add	r2, r3
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fde:	6879      	ldr	r1, [r7, #4]
 8005fe0:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8005fe2:	fb01 f303 	mul.w	r3, r1, r3
 8005fe6:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8005fe8:	441a      	add	r2, r3
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ff6:	6879      	ldr	r1, [r7, #4]
 8005ff8:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8005ffa:	fb01 f303 	mul.w	r3, r1, r3
 8005ffe:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8006000:	441a      	add	r2, r3
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800600e:	6879      	ldr	r1, [r7, #4]
 8006010:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8006012:	fb01 f303 	mul.w	r3, r1, r3
 8006016:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8006018:	441a      	add	r2, r3
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800602a:	00db      	lsls	r3, r3, #3
 800602c:	441a      	add	r2, r3
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800603e:	6879      	ldr	r1, [r7, #4]
 8006040:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8006042:	fb01 f303 	mul.w	r3, r1, r3
 8006046:	009b      	lsls	r3, r3, #2
 8006048:	441a      	add	r2, r3
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800605a:	6879      	ldr	r1, [r7, #4]
 800605c:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 800605e:	fb01 f303 	mul.w	r3, r1, r3
 8006062:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8006064:	441a      	add	r2, r3
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006072:	4a04      	ldr	r2, [pc, #16]	@ (8006084 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8006074:	4293      	cmp	r3, r2
 8006076:	d915      	bls.n	80060a4 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8006078:	e006      	b.n	8006088 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 800607a:	bf00      	nop
 800607c:	ffff0003 	.word	0xffff0003
 8006080:	10002b00 	.word	0x10002b00
 8006084:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800608e:	f043 0220 	orr.w	r2, r3, #32
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	2203      	movs	r2, #3
 800609c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 80060a0:	2301      	movs	r3, #1
 80060a2:	e010      	b.n	80060c6 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80060a8:	60fb      	str	r3, [r7, #12]
 80060aa:	e005      	b.n	80060b8 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	2200      	movs	r2, #0
 80060b0:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	3304      	adds	r3, #4
 80060b6:	60fb      	str	r3, [r7, #12]
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060be:	68fa      	ldr	r2, [r7, #12]
 80060c0:	429a      	cmp	r2, r3
 80060c2:	d3f3      	bcc.n	80060ac <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 80060c4:	2300      	movs	r3, #0
}
 80060c6:	4618      	mov	r0, r3
 80060c8:	3714      	adds	r7, #20
 80060ca:	46bd      	mov	sp, r7
 80060cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d0:	4770      	bx	lr
 80060d2:	bf00      	nop

080060d4 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 80060d4:	b480      	push	{r7}
 80060d6:	b089      	sub	sp, #36	@ 0x24
 80060d8:	af00      	add	r7, sp, #0
 80060da:	60f8      	str	r0, [r7, #12]
 80060dc:	60b9      	str	r1, [r7, #8]
 80060de:	607a      	str	r2, [r7, #4]
 80060e0:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 80060e2:	68bb      	ldr	r3, [r7, #8]
 80060e4:	685b      	ldr	r3, [r3, #4]
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d10a      	bne.n	8006100 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80060ea:	68bb      	ldr	r3, [r7, #8]
 80060ec:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 80060ee:	68bb      	ldr	r3, [r7, #8]
 80060f0:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 80060f2:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 80060f4:	68bb      	ldr	r3, [r7, #8]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80060fa:	4313      	orrs	r3, r2
 80060fc:	61fb      	str	r3, [r7, #28]
 80060fe:	e00a      	b.n	8006116 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8006100:	68bb      	ldr	r3, [r7, #8]
 8006102:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8006104:	68bb      	ldr	r3, [r7, #8]
 8006106:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8006108:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 800610a:	68bb      	ldr	r3, [r7, #8]
 800610c:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 800610e:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8006110:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006114:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8006116:	68bb      	ldr	r3, [r7, #8]
 8006118:	6a1b      	ldr	r3, [r3, #32]
 800611a:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 800611c:	68bb      	ldr	r3, [r7, #8]
 800611e:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8006120:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8006122:	68bb      	ldr	r3, [r7, #8]
 8006124:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8006126:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8006128:	68bb      	ldr	r3, [r7, #8]
 800612a:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 800612c:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 800612e:	68bb      	ldr	r3, [r7, #8]
 8006130:	68db      	ldr	r3, [r3, #12]
 8006132:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8006134:	4313      	orrs	r3, r2
 8006136:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006142:	6839      	ldr	r1, [r7, #0]
 8006144:	fb01 f303 	mul.w	r3, r1, r3
 8006148:	009b      	lsls	r3, r3, #2
 800614a:	4413      	add	r3, r2
 800614c:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 800614e:	69bb      	ldr	r3, [r7, #24]
 8006150:	69fa      	ldr	r2, [r7, #28]
 8006152:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8006154:	69bb      	ldr	r3, [r7, #24]
 8006156:	3304      	adds	r3, #4
 8006158:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 800615a:	69bb      	ldr	r3, [r7, #24]
 800615c:	693a      	ldr	r2, [r7, #16]
 800615e:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8006160:	69bb      	ldr	r3, [r7, #24]
 8006162:	3304      	adds	r3, #4
 8006164:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8006166:	2300      	movs	r3, #0
 8006168:	617b      	str	r3, [r7, #20]
 800616a:	e020      	b.n	80061ae <FDCAN_CopyMessageToRAM+0xda>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800616c:	697b      	ldr	r3, [r7, #20]
 800616e:	3303      	adds	r3, #3
 8006170:	687a      	ldr	r2, [r7, #4]
 8006172:	4413      	add	r3, r2
 8006174:	781b      	ldrb	r3, [r3, #0]
 8006176:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8006178:	697b      	ldr	r3, [r7, #20]
 800617a:	3302      	adds	r3, #2
 800617c:	6879      	ldr	r1, [r7, #4]
 800617e:	440b      	add	r3, r1
 8006180:	781b      	ldrb	r3, [r3, #0]
 8006182:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8006184:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8006186:	697b      	ldr	r3, [r7, #20]
 8006188:	3301      	adds	r3, #1
 800618a:	6879      	ldr	r1, [r7, #4]
 800618c:	440b      	add	r3, r1
 800618e:	781b      	ldrb	r3, [r3, #0]
 8006190:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8006192:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8006194:	6879      	ldr	r1, [r7, #4]
 8006196:	697a      	ldr	r2, [r7, #20]
 8006198:	440a      	add	r2, r1
 800619a:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800619c:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800619e:	69bb      	ldr	r3, [r7, #24]
 80061a0:	601a      	str	r2, [r3, #0]
    TxAddress++;
 80061a2:	69bb      	ldr	r3, [r7, #24]
 80061a4:	3304      	adds	r3, #4
 80061a6:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 80061a8:	697b      	ldr	r3, [r7, #20]
 80061aa:	3304      	adds	r3, #4
 80061ac:	617b      	str	r3, [r7, #20]
 80061ae:	68bb      	ldr	r3, [r7, #8]
 80061b0:	68db      	ldr	r3, [r3, #12]
 80061b2:	4a06      	ldr	r2, [pc, #24]	@ (80061cc <FDCAN_CopyMessageToRAM+0xf8>)
 80061b4:	5cd3      	ldrb	r3, [r2, r3]
 80061b6:	461a      	mov	r2, r3
 80061b8:	697b      	ldr	r3, [r7, #20]
 80061ba:	4293      	cmp	r3, r2
 80061bc:	d3d6      	bcc.n	800616c <FDCAN_CopyMessageToRAM+0x98>
  }
}
 80061be:	bf00      	nop
 80061c0:	bf00      	nop
 80061c2:	3724      	adds	r7, #36	@ 0x24
 80061c4:	46bd      	mov	sp, r7
 80061c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ca:	4770      	bx	lr
 80061cc:	0800f314 	.word	0x0800f314

080061d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80061d0:	b480      	push	{r7}
 80061d2:	b089      	sub	sp, #36	@ 0x24
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
 80061d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80061da:	2300      	movs	r3, #0
 80061dc:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80061de:	4b86      	ldr	r3, [pc, #536]	@ (80063f8 <HAL_GPIO_Init+0x228>)
 80061e0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80061e2:	e18c      	b.n	80064fe <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80061e4:	683b      	ldr	r3, [r7, #0]
 80061e6:	681a      	ldr	r2, [r3, #0]
 80061e8:	2101      	movs	r1, #1
 80061ea:	69fb      	ldr	r3, [r7, #28]
 80061ec:	fa01 f303 	lsl.w	r3, r1, r3
 80061f0:	4013      	ands	r3, r2
 80061f2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80061f4:	693b      	ldr	r3, [r7, #16]
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	f000 817e 	beq.w	80064f8 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80061fc:	683b      	ldr	r3, [r7, #0]
 80061fe:	685b      	ldr	r3, [r3, #4]
 8006200:	f003 0303 	and.w	r3, r3, #3
 8006204:	2b01      	cmp	r3, #1
 8006206:	d005      	beq.n	8006214 <HAL_GPIO_Init+0x44>
 8006208:	683b      	ldr	r3, [r7, #0]
 800620a:	685b      	ldr	r3, [r3, #4]
 800620c:	f003 0303 	and.w	r3, r3, #3
 8006210:	2b02      	cmp	r3, #2
 8006212:	d130      	bne.n	8006276 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	689b      	ldr	r3, [r3, #8]
 8006218:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800621a:	69fb      	ldr	r3, [r7, #28]
 800621c:	005b      	lsls	r3, r3, #1
 800621e:	2203      	movs	r2, #3
 8006220:	fa02 f303 	lsl.w	r3, r2, r3
 8006224:	43db      	mvns	r3, r3
 8006226:	69ba      	ldr	r2, [r7, #24]
 8006228:	4013      	ands	r3, r2
 800622a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800622c:	683b      	ldr	r3, [r7, #0]
 800622e:	68da      	ldr	r2, [r3, #12]
 8006230:	69fb      	ldr	r3, [r7, #28]
 8006232:	005b      	lsls	r3, r3, #1
 8006234:	fa02 f303 	lsl.w	r3, r2, r3
 8006238:	69ba      	ldr	r2, [r7, #24]
 800623a:	4313      	orrs	r3, r2
 800623c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	69ba      	ldr	r2, [r7, #24]
 8006242:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	685b      	ldr	r3, [r3, #4]
 8006248:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800624a:	2201      	movs	r2, #1
 800624c:	69fb      	ldr	r3, [r7, #28]
 800624e:	fa02 f303 	lsl.w	r3, r2, r3
 8006252:	43db      	mvns	r3, r3
 8006254:	69ba      	ldr	r2, [r7, #24]
 8006256:	4013      	ands	r3, r2
 8006258:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800625a:	683b      	ldr	r3, [r7, #0]
 800625c:	685b      	ldr	r3, [r3, #4]
 800625e:	091b      	lsrs	r3, r3, #4
 8006260:	f003 0201 	and.w	r2, r3, #1
 8006264:	69fb      	ldr	r3, [r7, #28]
 8006266:	fa02 f303 	lsl.w	r3, r2, r3
 800626a:	69ba      	ldr	r2, [r7, #24]
 800626c:	4313      	orrs	r3, r2
 800626e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	69ba      	ldr	r2, [r7, #24]
 8006274:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006276:	683b      	ldr	r3, [r7, #0]
 8006278:	685b      	ldr	r3, [r3, #4]
 800627a:	f003 0303 	and.w	r3, r3, #3
 800627e:	2b03      	cmp	r3, #3
 8006280:	d017      	beq.n	80062b2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	68db      	ldr	r3, [r3, #12]
 8006286:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006288:	69fb      	ldr	r3, [r7, #28]
 800628a:	005b      	lsls	r3, r3, #1
 800628c:	2203      	movs	r2, #3
 800628e:	fa02 f303 	lsl.w	r3, r2, r3
 8006292:	43db      	mvns	r3, r3
 8006294:	69ba      	ldr	r2, [r7, #24]
 8006296:	4013      	ands	r3, r2
 8006298:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800629a:	683b      	ldr	r3, [r7, #0]
 800629c:	689a      	ldr	r2, [r3, #8]
 800629e:	69fb      	ldr	r3, [r7, #28]
 80062a0:	005b      	lsls	r3, r3, #1
 80062a2:	fa02 f303 	lsl.w	r3, r2, r3
 80062a6:	69ba      	ldr	r2, [r7, #24]
 80062a8:	4313      	orrs	r3, r2
 80062aa:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	69ba      	ldr	r2, [r7, #24]
 80062b0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80062b2:	683b      	ldr	r3, [r7, #0]
 80062b4:	685b      	ldr	r3, [r3, #4]
 80062b6:	f003 0303 	and.w	r3, r3, #3
 80062ba:	2b02      	cmp	r3, #2
 80062bc:	d123      	bne.n	8006306 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80062be:	69fb      	ldr	r3, [r7, #28]
 80062c0:	08da      	lsrs	r2, r3, #3
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	3208      	adds	r2, #8
 80062c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80062ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80062cc:	69fb      	ldr	r3, [r7, #28]
 80062ce:	f003 0307 	and.w	r3, r3, #7
 80062d2:	009b      	lsls	r3, r3, #2
 80062d4:	220f      	movs	r2, #15
 80062d6:	fa02 f303 	lsl.w	r3, r2, r3
 80062da:	43db      	mvns	r3, r3
 80062dc:	69ba      	ldr	r2, [r7, #24]
 80062de:	4013      	ands	r3, r2
 80062e0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80062e2:	683b      	ldr	r3, [r7, #0]
 80062e4:	691a      	ldr	r2, [r3, #16]
 80062e6:	69fb      	ldr	r3, [r7, #28]
 80062e8:	f003 0307 	and.w	r3, r3, #7
 80062ec:	009b      	lsls	r3, r3, #2
 80062ee:	fa02 f303 	lsl.w	r3, r2, r3
 80062f2:	69ba      	ldr	r2, [r7, #24]
 80062f4:	4313      	orrs	r3, r2
 80062f6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80062f8:	69fb      	ldr	r3, [r7, #28]
 80062fa:	08da      	lsrs	r2, r3, #3
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	3208      	adds	r2, #8
 8006300:	69b9      	ldr	r1, [r7, #24]
 8006302:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800630c:	69fb      	ldr	r3, [r7, #28]
 800630e:	005b      	lsls	r3, r3, #1
 8006310:	2203      	movs	r2, #3
 8006312:	fa02 f303 	lsl.w	r3, r2, r3
 8006316:	43db      	mvns	r3, r3
 8006318:	69ba      	ldr	r2, [r7, #24]
 800631a:	4013      	ands	r3, r2
 800631c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	685b      	ldr	r3, [r3, #4]
 8006322:	f003 0203 	and.w	r2, r3, #3
 8006326:	69fb      	ldr	r3, [r7, #28]
 8006328:	005b      	lsls	r3, r3, #1
 800632a:	fa02 f303 	lsl.w	r3, r2, r3
 800632e:	69ba      	ldr	r2, [r7, #24]
 8006330:	4313      	orrs	r3, r2
 8006332:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	69ba      	ldr	r2, [r7, #24]
 8006338:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800633a:	683b      	ldr	r3, [r7, #0]
 800633c:	685b      	ldr	r3, [r3, #4]
 800633e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006342:	2b00      	cmp	r3, #0
 8006344:	f000 80d8 	beq.w	80064f8 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006348:	4b2c      	ldr	r3, [pc, #176]	@ (80063fc <HAL_GPIO_Init+0x22c>)
 800634a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800634e:	4a2b      	ldr	r2, [pc, #172]	@ (80063fc <HAL_GPIO_Init+0x22c>)
 8006350:	f043 0302 	orr.w	r3, r3, #2
 8006354:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8006358:	4b28      	ldr	r3, [pc, #160]	@ (80063fc <HAL_GPIO_Init+0x22c>)
 800635a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800635e:	f003 0302 	and.w	r3, r3, #2
 8006362:	60fb      	str	r3, [r7, #12]
 8006364:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006366:	4a26      	ldr	r2, [pc, #152]	@ (8006400 <HAL_GPIO_Init+0x230>)
 8006368:	69fb      	ldr	r3, [r7, #28]
 800636a:	089b      	lsrs	r3, r3, #2
 800636c:	3302      	adds	r3, #2
 800636e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006372:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006374:	69fb      	ldr	r3, [r7, #28]
 8006376:	f003 0303 	and.w	r3, r3, #3
 800637a:	009b      	lsls	r3, r3, #2
 800637c:	220f      	movs	r2, #15
 800637e:	fa02 f303 	lsl.w	r3, r2, r3
 8006382:	43db      	mvns	r3, r3
 8006384:	69ba      	ldr	r2, [r7, #24]
 8006386:	4013      	ands	r3, r2
 8006388:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	4a1d      	ldr	r2, [pc, #116]	@ (8006404 <HAL_GPIO_Init+0x234>)
 800638e:	4293      	cmp	r3, r2
 8006390:	d04a      	beq.n	8006428 <HAL_GPIO_Init+0x258>
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	4a1c      	ldr	r2, [pc, #112]	@ (8006408 <HAL_GPIO_Init+0x238>)
 8006396:	4293      	cmp	r3, r2
 8006398:	d02b      	beq.n	80063f2 <HAL_GPIO_Init+0x222>
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	4a1b      	ldr	r2, [pc, #108]	@ (800640c <HAL_GPIO_Init+0x23c>)
 800639e:	4293      	cmp	r3, r2
 80063a0:	d025      	beq.n	80063ee <HAL_GPIO_Init+0x21e>
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	4a1a      	ldr	r2, [pc, #104]	@ (8006410 <HAL_GPIO_Init+0x240>)
 80063a6:	4293      	cmp	r3, r2
 80063a8:	d01f      	beq.n	80063ea <HAL_GPIO_Init+0x21a>
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	4a19      	ldr	r2, [pc, #100]	@ (8006414 <HAL_GPIO_Init+0x244>)
 80063ae:	4293      	cmp	r3, r2
 80063b0:	d019      	beq.n	80063e6 <HAL_GPIO_Init+0x216>
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	4a18      	ldr	r2, [pc, #96]	@ (8006418 <HAL_GPIO_Init+0x248>)
 80063b6:	4293      	cmp	r3, r2
 80063b8:	d013      	beq.n	80063e2 <HAL_GPIO_Init+0x212>
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	4a17      	ldr	r2, [pc, #92]	@ (800641c <HAL_GPIO_Init+0x24c>)
 80063be:	4293      	cmp	r3, r2
 80063c0:	d00d      	beq.n	80063de <HAL_GPIO_Init+0x20e>
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	4a16      	ldr	r2, [pc, #88]	@ (8006420 <HAL_GPIO_Init+0x250>)
 80063c6:	4293      	cmp	r3, r2
 80063c8:	d007      	beq.n	80063da <HAL_GPIO_Init+0x20a>
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	4a15      	ldr	r2, [pc, #84]	@ (8006424 <HAL_GPIO_Init+0x254>)
 80063ce:	4293      	cmp	r3, r2
 80063d0:	d101      	bne.n	80063d6 <HAL_GPIO_Init+0x206>
 80063d2:	2309      	movs	r3, #9
 80063d4:	e029      	b.n	800642a <HAL_GPIO_Init+0x25a>
 80063d6:	230a      	movs	r3, #10
 80063d8:	e027      	b.n	800642a <HAL_GPIO_Init+0x25a>
 80063da:	2307      	movs	r3, #7
 80063dc:	e025      	b.n	800642a <HAL_GPIO_Init+0x25a>
 80063de:	2306      	movs	r3, #6
 80063e0:	e023      	b.n	800642a <HAL_GPIO_Init+0x25a>
 80063e2:	2305      	movs	r3, #5
 80063e4:	e021      	b.n	800642a <HAL_GPIO_Init+0x25a>
 80063e6:	2304      	movs	r3, #4
 80063e8:	e01f      	b.n	800642a <HAL_GPIO_Init+0x25a>
 80063ea:	2303      	movs	r3, #3
 80063ec:	e01d      	b.n	800642a <HAL_GPIO_Init+0x25a>
 80063ee:	2302      	movs	r3, #2
 80063f0:	e01b      	b.n	800642a <HAL_GPIO_Init+0x25a>
 80063f2:	2301      	movs	r3, #1
 80063f4:	e019      	b.n	800642a <HAL_GPIO_Init+0x25a>
 80063f6:	bf00      	nop
 80063f8:	58000080 	.word	0x58000080
 80063fc:	58024400 	.word	0x58024400
 8006400:	58000400 	.word	0x58000400
 8006404:	58020000 	.word	0x58020000
 8006408:	58020400 	.word	0x58020400
 800640c:	58020800 	.word	0x58020800
 8006410:	58020c00 	.word	0x58020c00
 8006414:	58021000 	.word	0x58021000
 8006418:	58021400 	.word	0x58021400
 800641c:	58021800 	.word	0x58021800
 8006420:	58021c00 	.word	0x58021c00
 8006424:	58022400 	.word	0x58022400
 8006428:	2300      	movs	r3, #0
 800642a:	69fa      	ldr	r2, [r7, #28]
 800642c:	f002 0203 	and.w	r2, r2, #3
 8006430:	0092      	lsls	r2, r2, #2
 8006432:	4093      	lsls	r3, r2
 8006434:	69ba      	ldr	r2, [r7, #24]
 8006436:	4313      	orrs	r3, r2
 8006438:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800643a:	4938      	ldr	r1, [pc, #224]	@ (800651c <HAL_GPIO_Init+0x34c>)
 800643c:	69fb      	ldr	r3, [r7, #28]
 800643e:	089b      	lsrs	r3, r3, #2
 8006440:	3302      	adds	r3, #2
 8006442:	69ba      	ldr	r2, [r7, #24]
 8006444:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006448:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006450:	693b      	ldr	r3, [r7, #16]
 8006452:	43db      	mvns	r3, r3
 8006454:	69ba      	ldr	r2, [r7, #24]
 8006456:	4013      	ands	r3, r2
 8006458:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800645a:	683b      	ldr	r3, [r7, #0]
 800645c:	685b      	ldr	r3, [r3, #4]
 800645e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006462:	2b00      	cmp	r3, #0
 8006464:	d003      	beq.n	800646e <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8006466:	69ba      	ldr	r2, [r7, #24]
 8006468:	693b      	ldr	r3, [r7, #16]
 800646a:	4313      	orrs	r3, r2
 800646c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800646e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006472:	69bb      	ldr	r3, [r7, #24]
 8006474:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8006476:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800647a:	685b      	ldr	r3, [r3, #4]
 800647c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800647e:	693b      	ldr	r3, [r7, #16]
 8006480:	43db      	mvns	r3, r3
 8006482:	69ba      	ldr	r2, [r7, #24]
 8006484:	4013      	ands	r3, r2
 8006486:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006488:	683b      	ldr	r3, [r7, #0]
 800648a:	685b      	ldr	r3, [r3, #4]
 800648c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006490:	2b00      	cmp	r3, #0
 8006492:	d003      	beq.n	800649c <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8006494:	69ba      	ldr	r2, [r7, #24]
 8006496:	693b      	ldr	r3, [r7, #16]
 8006498:	4313      	orrs	r3, r2
 800649a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800649c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80064a0:	69bb      	ldr	r3, [r7, #24]
 80064a2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80064a4:	697b      	ldr	r3, [r7, #20]
 80064a6:	685b      	ldr	r3, [r3, #4]
 80064a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80064aa:	693b      	ldr	r3, [r7, #16]
 80064ac:	43db      	mvns	r3, r3
 80064ae:	69ba      	ldr	r2, [r7, #24]
 80064b0:	4013      	ands	r3, r2
 80064b2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80064b4:	683b      	ldr	r3, [r7, #0]
 80064b6:	685b      	ldr	r3, [r3, #4]
 80064b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d003      	beq.n	80064c8 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 80064c0:	69ba      	ldr	r2, [r7, #24]
 80064c2:	693b      	ldr	r3, [r7, #16]
 80064c4:	4313      	orrs	r3, r2
 80064c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80064c8:	697b      	ldr	r3, [r7, #20]
 80064ca:	69ba      	ldr	r2, [r7, #24]
 80064cc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80064ce:	697b      	ldr	r3, [r7, #20]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80064d4:	693b      	ldr	r3, [r7, #16]
 80064d6:	43db      	mvns	r3, r3
 80064d8:	69ba      	ldr	r2, [r7, #24]
 80064da:	4013      	ands	r3, r2
 80064dc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80064de:	683b      	ldr	r3, [r7, #0]
 80064e0:	685b      	ldr	r3, [r3, #4]
 80064e2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d003      	beq.n	80064f2 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 80064ea:	69ba      	ldr	r2, [r7, #24]
 80064ec:	693b      	ldr	r3, [r7, #16]
 80064ee:	4313      	orrs	r3, r2
 80064f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80064f2:	697b      	ldr	r3, [r7, #20]
 80064f4:	69ba      	ldr	r2, [r7, #24]
 80064f6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80064f8:	69fb      	ldr	r3, [r7, #28]
 80064fa:	3301      	adds	r3, #1
 80064fc:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80064fe:	683b      	ldr	r3, [r7, #0]
 8006500:	681a      	ldr	r2, [r3, #0]
 8006502:	69fb      	ldr	r3, [r7, #28]
 8006504:	fa22 f303 	lsr.w	r3, r2, r3
 8006508:	2b00      	cmp	r3, #0
 800650a:	f47f ae6b 	bne.w	80061e4 <HAL_GPIO_Init+0x14>
  }
}
 800650e:	bf00      	nop
 8006510:	bf00      	nop
 8006512:	3724      	adds	r7, #36	@ 0x24
 8006514:	46bd      	mov	sp, r7
 8006516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800651a:	4770      	bx	lr
 800651c:	58000400 	.word	0x58000400

08006520 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006520:	b480      	push	{r7}
 8006522:	b083      	sub	sp, #12
 8006524:	af00      	add	r7, sp, #0
 8006526:	6078      	str	r0, [r7, #4]
 8006528:	460b      	mov	r3, r1
 800652a:	807b      	strh	r3, [r7, #2]
 800652c:	4613      	mov	r3, r2
 800652e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006530:	787b      	ldrb	r3, [r7, #1]
 8006532:	2b00      	cmp	r3, #0
 8006534:	d003      	beq.n	800653e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006536:	887a      	ldrh	r2, [r7, #2]
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800653c:	e003      	b.n	8006546 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800653e:	887b      	ldrh	r3, [r7, #2]
 8006540:	041a      	lsls	r2, r3, #16
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	619a      	str	r2, [r3, #24]
}
 8006546:	bf00      	nop
 8006548:	370c      	adds	r7, #12
 800654a:	46bd      	mov	sp, r7
 800654c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006550:	4770      	bx	lr
	...

08006554 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8006554:	b580      	push	{r7, lr}
 8006556:	b084      	sub	sp, #16
 8006558:	af00      	add	r7, sp, #0
 800655a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800655c:	4b19      	ldr	r3, [pc, #100]	@ (80065c4 <HAL_PWREx_ConfigSupply+0x70>)
 800655e:	68db      	ldr	r3, [r3, #12]
 8006560:	f003 0304 	and.w	r3, r3, #4
 8006564:	2b04      	cmp	r3, #4
 8006566:	d00a      	beq.n	800657e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8006568:	4b16      	ldr	r3, [pc, #88]	@ (80065c4 <HAL_PWREx_ConfigSupply+0x70>)
 800656a:	68db      	ldr	r3, [r3, #12]
 800656c:	f003 0307 	and.w	r3, r3, #7
 8006570:	687a      	ldr	r2, [r7, #4]
 8006572:	429a      	cmp	r2, r3
 8006574:	d001      	beq.n	800657a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8006576:	2301      	movs	r3, #1
 8006578:	e01f      	b.n	80065ba <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800657a:	2300      	movs	r3, #0
 800657c:	e01d      	b.n	80065ba <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800657e:	4b11      	ldr	r3, [pc, #68]	@ (80065c4 <HAL_PWREx_ConfigSupply+0x70>)
 8006580:	68db      	ldr	r3, [r3, #12]
 8006582:	f023 0207 	bic.w	r2, r3, #7
 8006586:	490f      	ldr	r1, [pc, #60]	@ (80065c4 <HAL_PWREx_ConfigSupply+0x70>)
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	4313      	orrs	r3, r2
 800658c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800658e:	f7fc f8d9 	bl	8002744 <HAL_GetTick>
 8006592:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006594:	e009      	b.n	80065aa <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8006596:	f7fc f8d5 	bl	8002744 <HAL_GetTick>
 800659a:	4602      	mov	r2, r0
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	1ad3      	subs	r3, r2, r3
 80065a0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80065a4:	d901      	bls.n	80065aa <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80065a6:	2301      	movs	r3, #1
 80065a8:	e007      	b.n	80065ba <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80065aa:	4b06      	ldr	r3, [pc, #24]	@ (80065c4 <HAL_PWREx_ConfigSupply+0x70>)
 80065ac:	685b      	ldr	r3, [r3, #4]
 80065ae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80065b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80065b6:	d1ee      	bne.n	8006596 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80065b8:	2300      	movs	r3, #0
}
 80065ba:	4618      	mov	r0, r3
 80065bc:	3710      	adds	r7, #16
 80065be:	46bd      	mov	sp, r7
 80065c0:	bd80      	pop	{r7, pc}
 80065c2:	bf00      	nop
 80065c4:	58024800 	.word	0x58024800

080065c8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80065c8:	b580      	push	{r7, lr}
 80065ca:	b08c      	sub	sp, #48	@ 0x30
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d101      	bne.n	80065da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80065d6:	2301      	movs	r3, #1
 80065d8:	e3c8      	b.n	8006d6c <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	f003 0301 	and.w	r3, r3, #1
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	f000 8087 	beq.w	80066f6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80065e8:	4b88      	ldr	r3, [pc, #544]	@ (800680c <HAL_RCC_OscConfig+0x244>)
 80065ea:	691b      	ldr	r3, [r3, #16]
 80065ec:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80065f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80065f2:	4b86      	ldr	r3, [pc, #536]	@ (800680c <HAL_RCC_OscConfig+0x244>)
 80065f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065f6:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80065f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065fa:	2b10      	cmp	r3, #16
 80065fc:	d007      	beq.n	800660e <HAL_RCC_OscConfig+0x46>
 80065fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006600:	2b18      	cmp	r3, #24
 8006602:	d110      	bne.n	8006626 <HAL_RCC_OscConfig+0x5e>
 8006604:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006606:	f003 0303 	and.w	r3, r3, #3
 800660a:	2b02      	cmp	r3, #2
 800660c:	d10b      	bne.n	8006626 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800660e:	4b7f      	ldr	r3, [pc, #508]	@ (800680c <HAL_RCC_OscConfig+0x244>)
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006616:	2b00      	cmp	r3, #0
 8006618:	d06c      	beq.n	80066f4 <HAL_RCC_OscConfig+0x12c>
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	685b      	ldr	r3, [r3, #4]
 800661e:	2b00      	cmp	r3, #0
 8006620:	d168      	bne.n	80066f4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8006622:	2301      	movs	r3, #1
 8006624:	e3a2      	b.n	8006d6c <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	685b      	ldr	r3, [r3, #4]
 800662a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800662e:	d106      	bne.n	800663e <HAL_RCC_OscConfig+0x76>
 8006630:	4b76      	ldr	r3, [pc, #472]	@ (800680c <HAL_RCC_OscConfig+0x244>)
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	4a75      	ldr	r2, [pc, #468]	@ (800680c <HAL_RCC_OscConfig+0x244>)
 8006636:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800663a:	6013      	str	r3, [r2, #0]
 800663c:	e02e      	b.n	800669c <HAL_RCC_OscConfig+0xd4>
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	685b      	ldr	r3, [r3, #4]
 8006642:	2b00      	cmp	r3, #0
 8006644:	d10c      	bne.n	8006660 <HAL_RCC_OscConfig+0x98>
 8006646:	4b71      	ldr	r3, [pc, #452]	@ (800680c <HAL_RCC_OscConfig+0x244>)
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	4a70      	ldr	r2, [pc, #448]	@ (800680c <HAL_RCC_OscConfig+0x244>)
 800664c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006650:	6013      	str	r3, [r2, #0]
 8006652:	4b6e      	ldr	r3, [pc, #440]	@ (800680c <HAL_RCC_OscConfig+0x244>)
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	4a6d      	ldr	r2, [pc, #436]	@ (800680c <HAL_RCC_OscConfig+0x244>)
 8006658:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800665c:	6013      	str	r3, [r2, #0]
 800665e:	e01d      	b.n	800669c <HAL_RCC_OscConfig+0xd4>
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	685b      	ldr	r3, [r3, #4]
 8006664:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006668:	d10c      	bne.n	8006684 <HAL_RCC_OscConfig+0xbc>
 800666a:	4b68      	ldr	r3, [pc, #416]	@ (800680c <HAL_RCC_OscConfig+0x244>)
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	4a67      	ldr	r2, [pc, #412]	@ (800680c <HAL_RCC_OscConfig+0x244>)
 8006670:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006674:	6013      	str	r3, [r2, #0]
 8006676:	4b65      	ldr	r3, [pc, #404]	@ (800680c <HAL_RCC_OscConfig+0x244>)
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	4a64      	ldr	r2, [pc, #400]	@ (800680c <HAL_RCC_OscConfig+0x244>)
 800667c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006680:	6013      	str	r3, [r2, #0]
 8006682:	e00b      	b.n	800669c <HAL_RCC_OscConfig+0xd4>
 8006684:	4b61      	ldr	r3, [pc, #388]	@ (800680c <HAL_RCC_OscConfig+0x244>)
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	4a60      	ldr	r2, [pc, #384]	@ (800680c <HAL_RCC_OscConfig+0x244>)
 800668a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800668e:	6013      	str	r3, [r2, #0]
 8006690:	4b5e      	ldr	r3, [pc, #376]	@ (800680c <HAL_RCC_OscConfig+0x244>)
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	4a5d      	ldr	r2, [pc, #372]	@ (800680c <HAL_RCC_OscConfig+0x244>)
 8006696:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800669a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	685b      	ldr	r3, [r3, #4]
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d013      	beq.n	80066cc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066a4:	f7fc f84e 	bl	8002744 <HAL_GetTick>
 80066a8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80066aa:	e008      	b.n	80066be <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80066ac:	f7fc f84a 	bl	8002744 <HAL_GetTick>
 80066b0:	4602      	mov	r2, r0
 80066b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066b4:	1ad3      	subs	r3, r2, r3
 80066b6:	2b64      	cmp	r3, #100	@ 0x64
 80066b8:	d901      	bls.n	80066be <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80066ba:	2303      	movs	r3, #3
 80066bc:	e356      	b.n	8006d6c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80066be:	4b53      	ldr	r3, [pc, #332]	@ (800680c <HAL_RCC_OscConfig+0x244>)
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d0f0      	beq.n	80066ac <HAL_RCC_OscConfig+0xe4>
 80066ca:	e014      	b.n	80066f6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066cc:	f7fc f83a 	bl	8002744 <HAL_GetTick>
 80066d0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80066d2:	e008      	b.n	80066e6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80066d4:	f7fc f836 	bl	8002744 <HAL_GetTick>
 80066d8:	4602      	mov	r2, r0
 80066da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066dc:	1ad3      	subs	r3, r2, r3
 80066de:	2b64      	cmp	r3, #100	@ 0x64
 80066e0:	d901      	bls.n	80066e6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80066e2:	2303      	movs	r3, #3
 80066e4:	e342      	b.n	8006d6c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80066e6:	4b49      	ldr	r3, [pc, #292]	@ (800680c <HAL_RCC_OscConfig+0x244>)
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d1f0      	bne.n	80066d4 <HAL_RCC_OscConfig+0x10c>
 80066f2:	e000      	b.n	80066f6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80066f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	f003 0302 	and.w	r3, r3, #2
 80066fe:	2b00      	cmp	r3, #0
 8006700:	f000 808c 	beq.w	800681c <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006704:	4b41      	ldr	r3, [pc, #260]	@ (800680c <HAL_RCC_OscConfig+0x244>)
 8006706:	691b      	ldr	r3, [r3, #16]
 8006708:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800670c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800670e:	4b3f      	ldr	r3, [pc, #252]	@ (800680c <HAL_RCC_OscConfig+0x244>)
 8006710:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006712:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8006714:	6a3b      	ldr	r3, [r7, #32]
 8006716:	2b00      	cmp	r3, #0
 8006718:	d007      	beq.n	800672a <HAL_RCC_OscConfig+0x162>
 800671a:	6a3b      	ldr	r3, [r7, #32]
 800671c:	2b18      	cmp	r3, #24
 800671e:	d137      	bne.n	8006790 <HAL_RCC_OscConfig+0x1c8>
 8006720:	69fb      	ldr	r3, [r7, #28]
 8006722:	f003 0303 	and.w	r3, r3, #3
 8006726:	2b00      	cmp	r3, #0
 8006728:	d132      	bne.n	8006790 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800672a:	4b38      	ldr	r3, [pc, #224]	@ (800680c <HAL_RCC_OscConfig+0x244>)
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	f003 0304 	and.w	r3, r3, #4
 8006732:	2b00      	cmp	r3, #0
 8006734:	d005      	beq.n	8006742 <HAL_RCC_OscConfig+0x17a>
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	68db      	ldr	r3, [r3, #12]
 800673a:	2b00      	cmp	r3, #0
 800673c:	d101      	bne.n	8006742 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800673e:	2301      	movs	r3, #1
 8006740:	e314      	b.n	8006d6c <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006742:	4b32      	ldr	r3, [pc, #200]	@ (800680c <HAL_RCC_OscConfig+0x244>)
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	f023 0219 	bic.w	r2, r3, #25
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	68db      	ldr	r3, [r3, #12]
 800674e:	492f      	ldr	r1, [pc, #188]	@ (800680c <HAL_RCC_OscConfig+0x244>)
 8006750:	4313      	orrs	r3, r2
 8006752:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006754:	f7fb fff6 	bl	8002744 <HAL_GetTick>
 8006758:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800675a:	e008      	b.n	800676e <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800675c:	f7fb fff2 	bl	8002744 <HAL_GetTick>
 8006760:	4602      	mov	r2, r0
 8006762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006764:	1ad3      	subs	r3, r2, r3
 8006766:	2b02      	cmp	r3, #2
 8006768:	d901      	bls.n	800676e <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800676a:	2303      	movs	r3, #3
 800676c:	e2fe      	b.n	8006d6c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800676e:	4b27      	ldr	r3, [pc, #156]	@ (800680c <HAL_RCC_OscConfig+0x244>)
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	f003 0304 	and.w	r3, r3, #4
 8006776:	2b00      	cmp	r3, #0
 8006778:	d0f0      	beq.n	800675c <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800677a:	4b24      	ldr	r3, [pc, #144]	@ (800680c <HAL_RCC_OscConfig+0x244>)
 800677c:	685b      	ldr	r3, [r3, #4]
 800677e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	691b      	ldr	r3, [r3, #16]
 8006786:	061b      	lsls	r3, r3, #24
 8006788:	4920      	ldr	r1, [pc, #128]	@ (800680c <HAL_RCC_OscConfig+0x244>)
 800678a:	4313      	orrs	r3, r2
 800678c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800678e:	e045      	b.n	800681c <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	68db      	ldr	r3, [r3, #12]
 8006794:	2b00      	cmp	r3, #0
 8006796:	d026      	beq.n	80067e6 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006798:	4b1c      	ldr	r3, [pc, #112]	@ (800680c <HAL_RCC_OscConfig+0x244>)
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	f023 0219 	bic.w	r2, r3, #25
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	68db      	ldr	r3, [r3, #12]
 80067a4:	4919      	ldr	r1, [pc, #100]	@ (800680c <HAL_RCC_OscConfig+0x244>)
 80067a6:	4313      	orrs	r3, r2
 80067a8:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067aa:	f7fb ffcb 	bl	8002744 <HAL_GetTick>
 80067ae:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80067b0:	e008      	b.n	80067c4 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80067b2:	f7fb ffc7 	bl	8002744 <HAL_GetTick>
 80067b6:	4602      	mov	r2, r0
 80067b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067ba:	1ad3      	subs	r3, r2, r3
 80067bc:	2b02      	cmp	r3, #2
 80067be:	d901      	bls.n	80067c4 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80067c0:	2303      	movs	r3, #3
 80067c2:	e2d3      	b.n	8006d6c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80067c4:	4b11      	ldr	r3, [pc, #68]	@ (800680c <HAL_RCC_OscConfig+0x244>)
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	f003 0304 	and.w	r3, r3, #4
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d0f0      	beq.n	80067b2 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80067d0:	4b0e      	ldr	r3, [pc, #56]	@ (800680c <HAL_RCC_OscConfig+0x244>)
 80067d2:	685b      	ldr	r3, [r3, #4]
 80067d4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	691b      	ldr	r3, [r3, #16]
 80067dc:	061b      	lsls	r3, r3, #24
 80067de:	490b      	ldr	r1, [pc, #44]	@ (800680c <HAL_RCC_OscConfig+0x244>)
 80067e0:	4313      	orrs	r3, r2
 80067e2:	604b      	str	r3, [r1, #4]
 80067e4:	e01a      	b.n	800681c <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80067e6:	4b09      	ldr	r3, [pc, #36]	@ (800680c <HAL_RCC_OscConfig+0x244>)
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	4a08      	ldr	r2, [pc, #32]	@ (800680c <HAL_RCC_OscConfig+0x244>)
 80067ec:	f023 0301 	bic.w	r3, r3, #1
 80067f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067f2:	f7fb ffa7 	bl	8002744 <HAL_GetTick>
 80067f6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80067f8:	e00a      	b.n	8006810 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80067fa:	f7fb ffa3 	bl	8002744 <HAL_GetTick>
 80067fe:	4602      	mov	r2, r0
 8006800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006802:	1ad3      	subs	r3, r2, r3
 8006804:	2b02      	cmp	r3, #2
 8006806:	d903      	bls.n	8006810 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8006808:	2303      	movs	r3, #3
 800680a:	e2af      	b.n	8006d6c <HAL_RCC_OscConfig+0x7a4>
 800680c:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006810:	4b96      	ldr	r3, [pc, #600]	@ (8006a6c <HAL_RCC_OscConfig+0x4a4>)
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	f003 0304 	and.w	r3, r3, #4
 8006818:	2b00      	cmp	r3, #0
 800681a:	d1ee      	bne.n	80067fa <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	f003 0310 	and.w	r3, r3, #16
 8006824:	2b00      	cmp	r3, #0
 8006826:	d06a      	beq.n	80068fe <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006828:	4b90      	ldr	r3, [pc, #576]	@ (8006a6c <HAL_RCC_OscConfig+0x4a4>)
 800682a:	691b      	ldr	r3, [r3, #16]
 800682c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006830:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006832:	4b8e      	ldr	r3, [pc, #568]	@ (8006a6c <HAL_RCC_OscConfig+0x4a4>)
 8006834:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006836:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8006838:	69bb      	ldr	r3, [r7, #24]
 800683a:	2b08      	cmp	r3, #8
 800683c:	d007      	beq.n	800684e <HAL_RCC_OscConfig+0x286>
 800683e:	69bb      	ldr	r3, [r7, #24]
 8006840:	2b18      	cmp	r3, #24
 8006842:	d11b      	bne.n	800687c <HAL_RCC_OscConfig+0x2b4>
 8006844:	697b      	ldr	r3, [r7, #20]
 8006846:	f003 0303 	and.w	r3, r3, #3
 800684a:	2b01      	cmp	r3, #1
 800684c:	d116      	bne.n	800687c <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800684e:	4b87      	ldr	r3, [pc, #540]	@ (8006a6c <HAL_RCC_OscConfig+0x4a4>)
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006856:	2b00      	cmp	r3, #0
 8006858:	d005      	beq.n	8006866 <HAL_RCC_OscConfig+0x29e>
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	69db      	ldr	r3, [r3, #28]
 800685e:	2b80      	cmp	r3, #128	@ 0x80
 8006860:	d001      	beq.n	8006866 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8006862:	2301      	movs	r3, #1
 8006864:	e282      	b.n	8006d6c <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006866:	4b81      	ldr	r3, [pc, #516]	@ (8006a6c <HAL_RCC_OscConfig+0x4a4>)
 8006868:	68db      	ldr	r3, [r3, #12]
 800686a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	6a1b      	ldr	r3, [r3, #32]
 8006872:	061b      	lsls	r3, r3, #24
 8006874:	497d      	ldr	r1, [pc, #500]	@ (8006a6c <HAL_RCC_OscConfig+0x4a4>)
 8006876:	4313      	orrs	r3, r2
 8006878:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800687a:	e040      	b.n	80068fe <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	69db      	ldr	r3, [r3, #28]
 8006880:	2b00      	cmp	r3, #0
 8006882:	d023      	beq.n	80068cc <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8006884:	4b79      	ldr	r3, [pc, #484]	@ (8006a6c <HAL_RCC_OscConfig+0x4a4>)
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	4a78      	ldr	r2, [pc, #480]	@ (8006a6c <HAL_RCC_OscConfig+0x4a4>)
 800688a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800688e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006890:	f7fb ff58 	bl	8002744 <HAL_GetTick>
 8006894:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006896:	e008      	b.n	80068aa <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8006898:	f7fb ff54 	bl	8002744 <HAL_GetTick>
 800689c:	4602      	mov	r2, r0
 800689e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068a0:	1ad3      	subs	r3, r2, r3
 80068a2:	2b02      	cmp	r3, #2
 80068a4:	d901      	bls.n	80068aa <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80068a6:	2303      	movs	r3, #3
 80068a8:	e260      	b.n	8006d6c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80068aa:	4b70      	ldr	r3, [pc, #448]	@ (8006a6c <HAL_RCC_OscConfig+0x4a4>)
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d0f0      	beq.n	8006898 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80068b6:	4b6d      	ldr	r3, [pc, #436]	@ (8006a6c <HAL_RCC_OscConfig+0x4a4>)
 80068b8:	68db      	ldr	r3, [r3, #12]
 80068ba:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	6a1b      	ldr	r3, [r3, #32]
 80068c2:	061b      	lsls	r3, r3, #24
 80068c4:	4969      	ldr	r1, [pc, #420]	@ (8006a6c <HAL_RCC_OscConfig+0x4a4>)
 80068c6:	4313      	orrs	r3, r2
 80068c8:	60cb      	str	r3, [r1, #12]
 80068ca:	e018      	b.n	80068fe <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80068cc:	4b67      	ldr	r3, [pc, #412]	@ (8006a6c <HAL_RCC_OscConfig+0x4a4>)
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	4a66      	ldr	r2, [pc, #408]	@ (8006a6c <HAL_RCC_OscConfig+0x4a4>)
 80068d2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80068d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068d8:	f7fb ff34 	bl	8002744 <HAL_GetTick>
 80068dc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80068de:	e008      	b.n	80068f2 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80068e0:	f7fb ff30 	bl	8002744 <HAL_GetTick>
 80068e4:	4602      	mov	r2, r0
 80068e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068e8:	1ad3      	subs	r3, r2, r3
 80068ea:	2b02      	cmp	r3, #2
 80068ec:	d901      	bls.n	80068f2 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 80068ee:	2303      	movs	r3, #3
 80068f0:	e23c      	b.n	8006d6c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80068f2:	4b5e      	ldr	r3, [pc, #376]	@ (8006a6c <HAL_RCC_OscConfig+0x4a4>)
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d1f0      	bne.n	80068e0 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	f003 0308 	and.w	r3, r3, #8
 8006906:	2b00      	cmp	r3, #0
 8006908:	d036      	beq.n	8006978 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	695b      	ldr	r3, [r3, #20]
 800690e:	2b00      	cmp	r3, #0
 8006910:	d019      	beq.n	8006946 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006912:	4b56      	ldr	r3, [pc, #344]	@ (8006a6c <HAL_RCC_OscConfig+0x4a4>)
 8006914:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006916:	4a55      	ldr	r2, [pc, #340]	@ (8006a6c <HAL_RCC_OscConfig+0x4a4>)
 8006918:	f043 0301 	orr.w	r3, r3, #1
 800691c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800691e:	f7fb ff11 	bl	8002744 <HAL_GetTick>
 8006922:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006924:	e008      	b.n	8006938 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006926:	f7fb ff0d 	bl	8002744 <HAL_GetTick>
 800692a:	4602      	mov	r2, r0
 800692c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800692e:	1ad3      	subs	r3, r2, r3
 8006930:	2b02      	cmp	r3, #2
 8006932:	d901      	bls.n	8006938 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8006934:	2303      	movs	r3, #3
 8006936:	e219      	b.n	8006d6c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006938:	4b4c      	ldr	r3, [pc, #304]	@ (8006a6c <HAL_RCC_OscConfig+0x4a4>)
 800693a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800693c:	f003 0302 	and.w	r3, r3, #2
 8006940:	2b00      	cmp	r3, #0
 8006942:	d0f0      	beq.n	8006926 <HAL_RCC_OscConfig+0x35e>
 8006944:	e018      	b.n	8006978 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006946:	4b49      	ldr	r3, [pc, #292]	@ (8006a6c <HAL_RCC_OscConfig+0x4a4>)
 8006948:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800694a:	4a48      	ldr	r2, [pc, #288]	@ (8006a6c <HAL_RCC_OscConfig+0x4a4>)
 800694c:	f023 0301 	bic.w	r3, r3, #1
 8006950:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006952:	f7fb fef7 	bl	8002744 <HAL_GetTick>
 8006956:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006958:	e008      	b.n	800696c <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800695a:	f7fb fef3 	bl	8002744 <HAL_GetTick>
 800695e:	4602      	mov	r2, r0
 8006960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006962:	1ad3      	subs	r3, r2, r3
 8006964:	2b02      	cmp	r3, #2
 8006966:	d901      	bls.n	800696c <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8006968:	2303      	movs	r3, #3
 800696a:	e1ff      	b.n	8006d6c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800696c:	4b3f      	ldr	r3, [pc, #252]	@ (8006a6c <HAL_RCC_OscConfig+0x4a4>)
 800696e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006970:	f003 0302 	and.w	r3, r3, #2
 8006974:	2b00      	cmp	r3, #0
 8006976:	d1f0      	bne.n	800695a <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	f003 0320 	and.w	r3, r3, #32
 8006980:	2b00      	cmp	r3, #0
 8006982:	d036      	beq.n	80069f2 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	699b      	ldr	r3, [r3, #24]
 8006988:	2b00      	cmp	r3, #0
 800698a:	d019      	beq.n	80069c0 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800698c:	4b37      	ldr	r3, [pc, #220]	@ (8006a6c <HAL_RCC_OscConfig+0x4a4>)
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	4a36      	ldr	r2, [pc, #216]	@ (8006a6c <HAL_RCC_OscConfig+0x4a4>)
 8006992:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006996:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8006998:	f7fb fed4 	bl	8002744 <HAL_GetTick>
 800699c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800699e:	e008      	b.n	80069b2 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80069a0:	f7fb fed0 	bl	8002744 <HAL_GetTick>
 80069a4:	4602      	mov	r2, r0
 80069a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069a8:	1ad3      	subs	r3, r2, r3
 80069aa:	2b02      	cmp	r3, #2
 80069ac:	d901      	bls.n	80069b2 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 80069ae:	2303      	movs	r3, #3
 80069b0:	e1dc      	b.n	8006d6c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80069b2:	4b2e      	ldr	r3, [pc, #184]	@ (8006a6c <HAL_RCC_OscConfig+0x4a4>)
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d0f0      	beq.n	80069a0 <HAL_RCC_OscConfig+0x3d8>
 80069be:	e018      	b.n	80069f2 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80069c0:	4b2a      	ldr	r3, [pc, #168]	@ (8006a6c <HAL_RCC_OscConfig+0x4a4>)
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	4a29      	ldr	r2, [pc, #164]	@ (8006a6c <HAL_RCC_OscConfig+0x4a4>)
 80069c6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80069ca:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80069cc:	f7fb feba 	bl	8002744 <HAL_GetTick>
 80069d0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80069d2:	e008      	b.n	80069e6 <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80069d4:	f7fb feb6 	bl	8002744 <HAL_GetTick>
 80069d8:	4602      	mov	r2, r0
 80069da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069dc:	1ad3      	subs	r3, r2, r3
 80069de:	2b02      	cmp	r3, #2
 80069e0:	d901      	bls.n	80069e6 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 80069e2:	2303      	movs	r3, #3
 80069e4:	e1c2      	b.n	8006d6c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80069e6:	4b21      	ldr	r3, [pc, #132]	@ (8006a6c <HAL_RCC_OscConfig+0x4a4>)
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d1f0      	bne.n	80069d4 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	f003 0304 	and.w	r3, r3, #4
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	f000 8086 	beq.w	8006b0c <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006a00:	4b1b      	ldr	r3, [pc, #108]	@ (8006a70 <HAL_RCC_OscConfig+0x4a8>)
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	4a1a      	ldr	r2, [pc, #104]	@ (8006a70 <HAL_RCC_OscConfig+0x4a8>)
 8006a06:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006a0a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006a0c:	f7fb fe9a 	bl	8002744 <HAL_GetTick>
 8006a10:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006a12:	e008      	b.n	8006a26 <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006a14:	f7fb fe96 	bl	8002744 <HAL_GetTick>
 8006a18:	4602      	mov	r2, r0
 8006a1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a1c:	1ad3      	subs	r3, r2, r3
 8006a1e:	2b64      	cmp	r3, #100	@ 0x64
 8006a20:	d901      	bls.n	8006a26 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8006a22:	2303      	movs	r3, #3
 8006a24:	e1a2      	b.n	8006d6c <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006a26:	4b12      	ldr	r3, [pc, #72]	@ (8006a70 <HAL_RCC_OscConfig+0x4a8>)
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d0f0      	beq.n	8006a14 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	689b      	ldr	r3, [r3, #8]
 8006a36:	2b01      	cmp	r3, #1
 8006a38:	d106      	bne.n	8006a48 <HAL_RCC_OscConfig+0x480>
 8006a3a:	4b0c      	ldr	r3, [pc, #48]	@ (8006a6c <HAL_RCC_OscConfig+0x4a4>)
 8006a3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a3e:	4a0b      	ldr	r2, [pc, #44]	@ (8006a6c <HAL_RCC_OscConfig+0x4a4>)
 8006a40:	f043 0301 	orr.w	r3, r3, #1
 8006a44:	6713      	str	r3, [r2, #112]	@ 0x70
 8006a46:	e032      	b.n	8006aae <HAL_RCC_OscConfig+0x4e6>
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	689b      	ldr	r3, [r3, #8]
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d111      	bne.n	8006a74 <HAL_RCC_OscConfig+0x4ac>
 8006a50:	4b06      	ldr	r3, [pc, #24]	@ (8006a6c <HAL_RCC_OscConfig+0x4a4>)
 8006a52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a54:	4a05      	ldr	r2, [pc, #20]	@ (8006a6c <HAL_RCC_OscConfig+0x4a4>)
 8006a56:	f023 0301 	bic.w	r3, r3, #1
 8006a5a:	6713      	str	r3, [r2, #112]	@ 0x70
 8006a5c:	4b03      	ldr	r3, [pc, #12]	@ (8006a6c <HAL_RCC_OscConfig+0x4a4>)
 8006a5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a60:	4a02      	ldr	r2, [pc, #8]	@ (8006a6c <HAL_RCC_OscConfig+0x4a4>)
 8006a62:	f023 0304 	bic.w	r3, r3, #4
 8006a66:	6713      	str	r3, [r2, #112]	@ 0x70
 8006a68:	e021      	b.n	8006aae <HAL_RCC_OscConfig+0x4e6>
 8006a6a:	bf00      	nop
 8006a6c:	58024400 	.word	0x58024400
 8006a70:	58024800 	.word	0x58024800
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	689b      	ldr	r3, [r3, #8]
 8006a78:	2b05      	cmp	r3, #5
 8006a7a:	d10c      	bne.n	8006a96 <HAL_RCC_OscConfig+0x4ce>
 8006a7c:	4b83      	ldr	r3, [pc, #524]	@ (8006c8c <HAL_RCC_OscConfig+0x6c4>)
 8006a7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a80:	4a82      	ldr	r2, [pc, #520]	@ (8006c8c <HAL_RCC_OscConfig+0x6c4>)
 8006a82:	f043 0304 	orr.w	r3, r3, #4
 8006a86:	6713      	str	r3, [r2, #112]	@ 0x70
 8006a88:	4b80      	ldr	r3, [pc, #512]	@ (8006c8c <HAL_RCC_OscConfig+0x6c4>)
 8006a8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a8c:	4a7f      	ldr	r2, [pc, #508]	@ (8006c8c <HAL_RCC_OscConfig+0x6c4>)
 8006a8e:	f043 0301 	orr.w	r3, r3, #1
 8006a92:	6713      	str	r3, [r2, #112]	@ 0x70
 8006a94:	e00b      	b.n	8006aae <HAL_RCC_OscConfig+0x4e6>
 8006a96:	4b7d      	ldr	r3, [pc, #500]	@ (8006c8c <HAL_RCC_OscConfig+0x6c4>)
 8006a98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a9a:	4a7c      	ldr	r2, [pc, #496]	@ (8006c8c <HAL_RCC_OscConfig+0x6c4>)
 8006a9c:	f023 0301 	bic.w	r3, r3, #1
 8006aa0:	6713      	str	r3, [r2, #112]	@ 0x70
 8006aa2:	4b7a      	ldr	r3, [pc, #488]	@ (8006c8c <HAL_RCC_OscConfig+0x6c4>)
 8006aa4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006aa6:	4a79      	ldr	r2, [pc, #484]	@ (8006c8c <HAL_RCC_OscConfig+0x6c4>)
 8006aa8:	f023 0304 	bic.w	r3, r3, #4
 8006aac:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	689b      	ldr	r3, [r3, #8]
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d015      	beq.n	8006ae2 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ab6:	f7fb fe45 	bl	8002744 <HAL_GetTick>
 8006aba:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006abc:	e00a      	b.n	8006ad4 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006abe:	f7fb fe41 	bl	8002744 <HAL_GetTick>
 8006ac2:	4602      	mov	r2, r0
 8006ac4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ac6:	1ad3      	subs	r3, r2, r3
 8006ac8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006acc:	4293      	cmp	r3, r2
 8006ace:	d901      	bls.n	8006ad4 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8006ad0:	2303      	movs	r3, #3
 8006ad2:	e14b      	b.n	8006d6c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006ad4:	4b6d      	ldr	r3, [pc, #436]	@ (8006c8c <HAL_RCC_OscConfig+0x6c4>)
 8006ad6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ad8:	f003 0302 	and.w	r3, r3, #2
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d0ee      	beq.n	8006abe <HAL_RCC_OscConfig+0x4f6>
 8006ae0:	e014      	b.n	8006b0c <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ae2:	f7fb fe2f 	bl	8002744 <HAL_GetTick>
 8006ae6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006ae8:	e00a      	b.n	8006b00 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006aea:	f7fb fe2b 	bl	8002744 <HAL_GetTick>
 8006aee:	4602      	mov	r2, r0
 8006af0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006af2:	1ad3      	subs	r3, r2, r3
 8006af4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006af8:	4293      	cmp	r3, r2
 8006afa:	d901      	bls.n	8006b00 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8006afc:	2303      	movs	r3, #3
 8006afe:	e135      	b.n	8006d6c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006b00:	4b62      	ldr	r3, [pc, #392]	@ (8006c8c <HAL_RCC_OscConfig+0x6c4>)
 8006b02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b04:	f003 0302 	and.w	r3, r3, #2
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d1ee      	bne.n	8006aea <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	f000 812a 	beq.w	8006d6a <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8006b16:	4b5d      	ldr	r3, [pc, #372]	@ (8006c8c <HAL_RCC_OscConfig+0x6c4>)
 8006b18:	691b      	ldr	r3, [r3, #16]
 8006b1a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006b1e:	2b18      	cmp	r3, #24
 8006b20:	f000 80ba 	beq.w	8006c98 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b28:	2b02      	cmp	r3, #2
 8006b2a:	f040 8095 	bne.w	8006c58 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006b2e:	4b57      	ldr	r3, [pc, #348]	@ (8006c8c <HAL_RCC_OscConfig+0x6c4>)
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	4a56      	ldr	r2, [pc, #344]	@ (8006c8c <HAL_RCC_OscConfig+0x6c4>)
 8006b34:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006b38:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b3a:	f7fb fe03 	bl	8002744 <HAL_GetTick>
 8006b3e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006b40:	e008      	b.n	8006b54 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006b42:	f7fb fdff 	bl	8002744 <HAL_GetTick>
 8006b46:	4602      	mov	r2, r0
 8006b48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b4a:	1ad3      	subs	r3, r2, r3
 8006b4c:	2b02      	cmp	r3, #2
 8006b4e:	d901      	bls.n	8006b54 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8006b50:	2303      	movs	r3, #3
 8006b52:	e10b      	b.n	8006d6c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006b54:	4b4d      	ldr	r3, [pc, #308]	@ (8006c8c <HAL_RCC_OscConfig+0x6c4>)
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d1f0      	bne.n	8006b42 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006b60:	4b4a      	ldr	r3, [pc, #296]	@ (8006c8c <HAL_RCC_OscConfig+0x6c4>)
 8006b62:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006b64:	4b4a      	ldr	r3, [pc, #296]	@ (8006c90 <HAL_RCC_OscConfig+0x6c8>)
 8006b66:	4013      	ands	r3, r2
 8006b68:	687a      	ldr	r2, [r7, #4]
 8006b6a:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8006b6c:	687a      	ldr	r2, [r7, #4]
 8006b6e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006b70:	0112      	lsls	r2, r2, #4
 8006b72:	430a      	orrs	r2, r1
 8006b74:	4945      	ldr	r1, [pc, #276]	@ (8006c8c <HAL_RCC_OscConfig+0x6c4>)
 8006b76:	4313      	orrs	r3, r2
 8006b78:	628b      	str	r3, [r1, #40]	@ 0x28
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b7e:	3b01      	subs	r3, #1
 8006b80:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b88:	3b01      	subs	r3, #1
 8006b8a:	025b      	lsls	r3, r3, #9
 8006b8c:	b29b      	uxth	r3, r3
 8006b8e:	431a      	orrs	r2, r3
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b94:	3b01      	subs	r3, #1
 8006b96:	041b      	lsls	r3, r3, #16
 8006b98:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006b9c:	431a      	orrs	r2, r3
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ba2:	3b01      	subs	r3, #1
 8006ba4:	061b      	lsls	r3, r3, #24
 8006ba6:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006baa:	4938      	ldr	r1, [pc, #224]	@ (8006c8c <HAL_RCC_OscConfig+0x6c4>)
 8006bac:	4313      	orrs	r3, r2
 8006bae:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8006bb0:	4b36      	ldr	r3, [pc, #216]	@ (8006c8c <HAL_RCC_OscConfig+0x6c4>)
 8006bb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bb4:	4a35      	ldr	r2, [pc, #212]	@ (8006c8c <HAL_RCC_OscConfig+0x6c4>)
 8006bb6:	f023 0301 	bic.w	r3, r3, #1
 8006bba:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006bbc:	4b33      	ldr	r3, [pc, #204]	@ (8006c8c <HAL_RCC_OscConfig+0x6c4>)
 8006bbe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006bc0:	4b34      	ldr	r3, [pc, #208]	@ (8006c94 <HAL_RCC_OscConfig+0x6cc>)
 8006bc2:	4013      	ands	r3, r2
 8006bc4:	687a      	ldr	r2, [r7, #4]
 8006bc6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006bc8:	00d2      	lsls	r2, r2, #3
 8006bca:	4930      	ldr	r1, [pc, #192]	@ (8006c8c <HAL_RCC_OscConfig+0x6c4>)
 8006bcc:	4313      	orrs	r3, r2
 8006bce:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8006bd0:	4b2e      	ldr	r3, [pc, #184]	@ (8006c8c <HAL_RCC_OscConfig+0x6c4>)
 8006bd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bd4:	f023 020c 	bic.w	r2, r3, #12
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bdc:	492b      	ldr	r1, [pc, #172]	@ (8006c8c <HAL_RCC_OscConfig+0x6c4>)
 8006bde:	4313      	orrs	r3, r2
 8006be0:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8006be2:	4b2a      	ldr	r3, [pc, #168]	@ (8006c8c <HAL_RCC_OscConfig+0x6c4>)
 8006be4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006be6:	f023 0202 	bic.w	r2, r3, #2
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006bee:	4927      	ldr	r1, [pc, #156]	@ (8006c8c <HAL_RCC_OscConfig+0x6c4>)
 8006bf0:	4313      	orrs	r3, r2
 8006bf2:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006bf4:	4b25      	ldr	r3, [pc, #148]	@ (8006c8c <HAL_RCC_OscConfig+0x6c4>)
 8006bf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bf8:	4a24      	ldr	r2, [pc, #144]	@ (8006c8c <HAL_RCC_OscConfig+0x6c4>)
 8006bfa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006bfe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006c00:	4b22      	ldr	r3, [pc, #136]	@ (8006c8c <HAL_RCC_OscConfig+0x6c4>)
 8006c02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c04:	4a21      	ldr	r2, [pc, #132]	@ (8006c8c <HAL_RCC_OscConfig+0x6c4>)
 8006c06:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006c0a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8006c0c:	4b1f      	ldr	r3, [pc, #124]	@ (8006c8c <HAL_RCC_OscConfig+0x6c4>)
 8006c0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c10:	4a1e      	ldr	r2, [pc, #120]	@ (8006c8c <HAL_RCC_OscConfig+0x6c4>)
 8006c12:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006c16:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8006c18:	4b1c      	ldr	r3, [pc, #112]	@ (8006c8c <HAL_RCC_OscConfig+0x6c4>)
 8006c1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c1c:	4a1b      	ldr	r2, [pc, #108]	@ (8006c8c <HAL_RCC_OscConfig+0x6c4>)
 8006c1e:	f043 0301 	orr.w	r3, r3, #1
 8006c22:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006c24:	4b19      	ldr	r3, [pc, #100]	@ (8006c8c <HAL_RCC_OscConfig+0x6c4>)
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	4a18      	ldr	r2, [pc, #96]	@ (8006c8c <HAL_RCC_OscConfig+0x6c4>)
 8006c2a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006c2e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c30:	f7fb fd88 	bl	8002744 <HAL_GetTick>
 8006c34:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006c36:	e008      	b.n	8006c4a <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006c38:	f7fb fd84 	bl	8002744 <HAL_GetTick>
 8006c3c:	4602      	mov	r2, r0
 8006c3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c40:	1ad3      	subs	r3, r2, r3
 8006c42:	2b02      	cmp	r3, #2
 8006c44:	d901      	bls.n	8006c4a <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8006c46:	2303      	movs	r3, #3
 8006c48:	e090      	b.n	8006d6c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006c4a:	4b10      	ldr	r3, [pc, #64]	@ (8006c8c <HAL_RCC_OscConfig+0x6c4>)
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d0f0      	beq.n	8006c38 <HAL_RCC_OscConfig+0x670>
 8006c56:	e088      	b.n	8006d6a <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006c58:	4b0c      	ldr	r3, [pc, #48]	@ (8006c8c <HAL_RCC_OscConfig+0x6c4>)
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	4a0b      	ldr	r2, [pc, #44]	@ (8006c8c <HAL_RCC_OscConfig+0x6c4>)
 8006c5e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006c62:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c64:	f7fb fd6e 	bl	8002744 <HAL_GetTick>
 8006c68:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006c6a:	e008      	b.n	8006c7e <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006c6c:	f7fb fd6a 	bl	8002744 <HAL_GetTick>
 8006c70:	4602      	mov	r2, r0
 8006c72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c74:	1ad3      	subs	r3, r2, r3
 8006c76:	2b02      	cmp	r3, #2
 8006c78:	d901      	bls.n	8006c7e <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8006c7a:	2303      	movs	r3, #3
 8006c7c:	e076      	b.n	8006d6c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006c7e:	4b03      	ldr	r3, [pc, #12]	@ (8006c8c <HAL_RCC_OscConfig+0x6c4>)
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d1f0      	bne.n	8006c6c <HAL_RCC_OscConfig+0x6a4>
 8006c8a:	e06e      	b.n	8006d6a <HAL_RCC_OscConfig+0x7a2>
 8006c8c:	58024400 	.word	0x58024400
 8006c90:	fffffc0c 	.word	0xfffffc0c
 8006c94:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8006c98:	4b36      	ldr	r3, [pc, #216]	@ (8006d74 <HAL_RCC_OscConfig+0x7ac>)
 8006c9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c9c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8006c9e:	4b35      	ldr	r3, [pc, #212]	@ (8006d74 <HAL_RCC_OscConfig+0x7ac>)
 8006ca0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ca2:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ca8:	2b01      	cmp	r3, #1
 8006caa:	d031      	beq.n	8006d10 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006cac:	693b      	ldr	r3, [r7, #16]
 8006cae:	f003 0203 	and.w	r2, r3, #3
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006cb6:	429a      	cmp	r2, r3
 8006cb8:	d12a      	bne.n	8006d10 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006cba:	693b      	ldr	r3, [r7, #16]
 8006cbc:	091b      	lsrs	r3, r3, #4
 8006cbe:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006cc6:	429a      	cmp	r2, r3
 8006cc8:	d122      	bne.n	8006d10 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cd4:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006cd6:	429a      	cmp	r2, r3
 8006cd8:	d11a      	bne.n	8006d10 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	0a5b      	lsrs	r3, r3, #9
 8006cde:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ce6:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006ce8:	429a      	cmp	r2, r3
 8006cea:	d111      	bne.n	8006d10 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	0c1b      	lsrs	r3, r3, #16
 8006cf0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cf8:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006cfa:	429a      	cmp	r2, r3
 8006cfc:	d108      	bne.n	8006d10 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	0e1b      	lsrs	r3, r3, #24
 8006d02:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d0a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006d0c:	429a      	cmp	r2, r3
 8006d0e:	d001      	beq.n	8006d14 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8006d10:	2301      	movs	r3, #1
 8006d12:	e02b      	b.n	8006d6c <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8006d14:	4b17      	ldr	r3, [pc, #92]	@ (8006d74 <HAL_RCC_OscConfig+0x7ac>)
 8006d16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d18:	08db      	lsrs	r3, r3, #3
 8006d1a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006d1e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d24:	693a      	ldr	r2, [r7, #16]
 8006d26:	429a      	cmp	r2, r3
 8006d28:	d01f      	beq.n	8006d6a <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8006d2a:	4b12      	ldr	r3, [pc, #72]	@ (8006d74 <HAL_RCC_OscConfig+0x7ac>)
 8006d2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d2e:	4a11      	ldr	r2, [pc, #68]	@ (8006d74 <HAL_RCC_OscConfig+0x7ac>)
 8006d30:	f023 0301 	bic.w	r3, r3, #1
 8006d34:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006d36:	f7fb fd05 	bl	8002744 <HAL_GetTick>
 8006d3a:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8006d3c:	bf00      	nop
 8006d3e:	f7fb fd01 	bl	8002744 <HAL_GetTick>
 8006d42:	4602      	mov	r2, r0
 8006d44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d46:	4293      	cmp	r3, r2
 8006d48:	d0f9      	beq.n	8006d3e <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006d4a:	4b0a      	ldr	r3, [pc, #40]	@ (8006d74 <HAL_RCC_OscConfig+0x7ac>)
 8006d4c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006d4e:	4b0a      	ldr	r3, [pc, #40]	@ (8006d78 <HAL_RCC_OscConfig+0x7b0>)
 8006d50:	4013      	ands	r3, r2
 8006d52:	687a      	ldr	r2, [r7, #4]
 8006d54:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006d56:	00d2      	lsls	r2, r2, #3
 8006d58:	4906      	ldr	r1, [pc, #24]	@ (8006d74 <HAL_RCC_OscConfig+0x7ac>)
 8006d5a:	4313      	orrs	r3, r2
 8006d5c:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8006d5e:	4b05      	ldr	r3, [pc, #20]	@ (8006d74 <HAL_RCC_OscConfig+0x7ac>)
 8006d60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d62:	4a04      	ldr	r2, [pc, #16]	@ (8006d74 <HAL_RCC_OscConfig+0x7ac>)
 8006d64:	f043 0301 	orr.w	r3, r3, #1
 8006d68:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8006d6a:	2300      	movs	r3, #0
}
 8006d6c:	4618      	mov	r0, r3
 8006d6e:	3730      	adds	r7, #48	@ 0x30
 8006d70:	46bd      	mov	sp, r7
 8006d72:	bd80      	pop	{r7, pc}
 8006d74:	58024400 	.word	0x58024400
 8006d78:	ffff0007 	.word	0xffff0007

08006d7c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006d7c:	b580      	push	{r7, lr}
 8006d7e:	b086      	sub	sp, #24
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	6078      	str	r0, [r7, #4]
 8006d84:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d101      	bne.n	8006d90 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006d8c:	2301      	movs	r3, #1
 8006d8e:	e19c      	b.n	80070ca <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006d90:	4b8a      	ldr	r3, [pc, #552]	@ (8006fbc <HAL_RCC_ClockConfig+0x240>)
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	f003 030f 	and.w	r3, r3, #15
 8006d98:	683a      	ldr	r2, [r7, #0]
 8006d9a:	429a      	cmp	r2, r3
 8006d9c:	d910      	bls.n	8006dc0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d9e:	4b87      	ldr	r3, [pc, #540]	@ (8006fbc <HAL_RCC_ClockConfig+0x240>)
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	f023 020f 	bic.w	r2, r3, #15
 8006da6:	4985      	ldr	r1, [pc, #532]	@ (8006fbc <HAL_RCC_ClockConfig+0x240>)
 8006da8:	683b      	ldr	r3, [r7, #0]
 8006daa:	4313      	orrs	r3, r2
 8006dac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006dae:	4b83      	ldr	r3, [pc, #524]	@ (8006fbc <HAL_RCC_ClockConfig+0x240>)
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	f003 030f 	and.w	r3, r3, #15
 8006db6:	683a      	ldr	r2, [r7, #0]
 8006db8:	429a      	cmp	r2, r3
 8006dba:	d001      	beq.n	8006dc0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006dbc:	2301      	movs	r3, #1
 8006dbe:	e184      	b.n	80070ca <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	f003 0304 	and.w	r3, r3, #4
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d010      	beq.n	8006dee <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	691a      	ldr	r2, [r3, #16]
 8006dd0:	4b7b      	ldr	r3, [pc, #492]	@ (8006fc0 <HAL_RCC_ClockConfig+0x244>)
 8006dd2:	699b      	ldr	r3, [r3, #24]
 8006dd4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006dd8:	429a      	cmp	r2, r3
 8006dda:	d908      	bls.n	8006dee <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006ddc:	4b78      	ldr	r3, [pc, #480]	@ (8006fc0 <HAL_RCC_ClockConfig+0x244>)
 8006dde:	699b      	ldr	r3, [r3, #24]
 8006de0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	691b      	ldr	r3, [r3, #16]
 8006de8:	4975      	ldr	r1, [pc, #468]	@ (8006fc0 <HAL_RCC_ClockConfig+0x244>)
 8006dea:	4313      	orrs	r3, r2
 8006dec:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	f003 0308 	and.w	r3, r3, #8
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d010      	beq.n	8006e1c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	695a      	ldr	r2, [r3, #20]
 8006dfe:	4b70      	ldr	r3, [pc, #448]	@ (8006fc0 <HAL_RCC_ClockConfig+0x244>)
 8006e00:	69db      	ldr	r3, [r3, #28]
 8006e02:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006e06:	429a      	cmp	r2, r3
 8006e08:	d908      	bls.n	8006e1c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006e0a:	4b6d      	ldr	r3, [pc, #436]	@ (8006fc0 <HAL_RCC_ClockConfig+0x244>)
 8006e0c:	69db      	ldr	r3, [r3, #28]
 8006e0e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	695b      	ldr	r3, [r3, #20]
 8006e16:	496a      	ldr	r1, [pc, #424]	@ (8006fc0 <HAL_RCC_ClockConfig+0x244>)
 8006e18:	4313      	orrs	r3, r2
 8006e1a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	f003 0310 	and.w	r3, r3, #16
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d010      	beq.n	8006e4a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	699a      	ldr	r2, [r3, #24]
 8006e2c:	4b64      	ldr	r3, [pc, #400]	@ (8006fc0 <HAL_RCC_ClockConfig+0x244>)
 8006e2e:	69db      	ldr	r3, [r3, #28]
 8006e30:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006e34:	429a      	cmp	r2, r3
 8006e36:	d908      	bls.n	8006e4a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006e38:	4b61      	ldr	r3, [pc, #388]	@ (8006fc0 <HAL_RCC_ClockConfig+0x244>)
 8006e3a:	69db      	ldr	r3, [r3, #28]
 8006e3c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	699b      	ldr	r3, [r3, #24]
 8006e44:	495e      	ldr	r1, [pc, #376]	@ (8006fc0 <HAL_RCC_ClockConfig+0x244>)
 8006e46:	4313      	orrs	r3, r2
 8006e48:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	f003 0320 	and.w	r3, r3, #32
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d010      	beq.n	8006e78 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	69da      	ldr	r2, [r3, #28]
 8006e5a:	4b59      	ldr	r3, [pc, #356]	@ (8006fc0 <HAL_RCC_ClockConfig+0x244>)
 8006e5c:	6a1b      	ldr	r3, [r3, #32]
 8006e5e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006e62:	429a      	cmp	r2, r3
 8006e64:	d908      	bls.n	8006e78 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006e66:	4b56      	ldr	r3, [pc, #344]	@ (8006fc0 <HAL_RCC_ClockConfig+0x244>)
 8006e68:	6a1b      	ldr	r3, [r3, #32]
 8006e6a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	69db      	ldr	r3, [r3, #28]
 8006e72:	4953      	ldr	r1, [pc, #332]	@ (8006fc0 <HAL_RCC_ClockConfig+0x244>)
 8006e74:	4313      	orrs	r3, r2
 8006e76:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	f003 0302 	and.w	r3, r3, #2
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d010      	beq.n	8006ea6 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	68da      	ldr	r2, [r3, #12]
 8006e88:	4b4d      	ldr	r3, [pc, #308]	@ (8006fc0 <HAL_RCC_ClockConfig+0x244>)
 8006e8a:	699b      	ldr	r3, [r3, #24]
 8006e8c:	f003 030f 	and.w	r3, r3, #15
 8006e90:	429a      	cmp	r2, r3
 8006e92:	d908      	bls.n	8006ea6 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006e94:	4b4a      	ldr	r3, [pc, #296]	@ (8006fc0 <HAL_RCC_ClockConfig+0x244>)
 8006e96:	699b      	ldr	r3, [r3, #24]
 8006e98:	f023 020f 	bic.w	r2, r3, #15
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	68db      	ldr	r3, [r3, #12]
 8006ea0:	4947      	ldr	r1, [pc, #284]	@ (8006fc0 <HAL_RCC_ClockConfig+0x244>)
 8006ea2:	4313      	orrs	r3, r2
 8006ea4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	f003 0301 	and.w	r3, r3, #1
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d055      	beq.n	8006f5e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8006eb2:	4b43      	ldr	r3, [pc, #268]	@ (8006fc0 <HAL_RCC_ClockConfig+0x244>)
 8006eb4:	699b      	ldr	r3, [r3, #24]
 8006eb6:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	689b      	ldr	r3, [r3, #8]
 8006ebe:	4940      	ldr	r1, [pc, #256]	@ (8006fc0 <HAL_RCC_ClockConfig+0x244>)
 8006ec0:	4313      	orrs	r3, r2
 8006ec2:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	685b      	ldr	r3, [r3, #4]
 8006ec8:	2b02      	cmp	r3, #2
 8006eca:	d107      	bne.n	8006edc <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006ecc:	4b3c      	ldr	r3, [pc, #240]	@ (8006fc0 <HAL_RCC_ClockConfig+0x244>)
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d121      	bne.n	8006f1c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006ed8:	2301      	movs	r3, #1
 8006eda:	e0f6      	b.n	80070ca <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	685b      	ldr	r3, [r3, #4]
 8006ee0:	2b03      	cmp	r3, #3
 8006ee2:	d107      	bne.n	8006ef4 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006ee4:	4b36      	ldr	r3, [pc, #216]	@ (8006fc0 <HAL_RCC_ClockConfig+0x244>)
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d115      	bne.n	8006f1c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006ef0:	2301      	movs	r3, #1
 8006ef2:	e0ea      	b.n	80070ca <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	685b      	ldr	r3, [r3, #4]
 8006ef8:	2b01      	cmp	r3, #1
 8006efa:	d107      	bne.n	8006f0c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006efc:	4b30      	ldr	r3, [pc, #192]	@ (8006fc0 <HAL_RCC_ClockConfig+0x244>)
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d109      	bne.n	8006f1c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006f08:	2301      	movs	r3, #1
 8006f0a:	e0de      	b.n	80070ca <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006f0c:	4b2c      	ldr	r3, [pc, #176]	@ (8006fc0 <HAL_RCC_ClockConfig+0x244>)
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	f003 0304 	and.w	r3, r3, #4
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d101      	bne.n	8006f1c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006f18:	2301      	movs	r3, #1
 8006f1a:	e0d6      	b.n	80070ca <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006f1c:	4b28      	ldr	r3, [pc, #160]	@ (8006fc0 <HAL_RCC_ClockConfig+0x244>)
 8006f1e:	691b      	ldr	r3, [r3, #16]
 8006f20:	f023 0207 	bic.w	r2, r3, #7
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	685b      	ldr	r3, [r3, #4]
 8006f28:	4925      	ldr	r1, [pc, #148]	@ (8006fc0 <HAL_RCC_ClockConfig+0x244>)
 8006f2a:	4313      	orrs	r3, r2
 8006f2c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006f2e:	f7fb fc09 	bl	8002744 <HAL_GetTick>
 8006f32:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006f34:	e00a      	b.n	8006f4c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006f36:	f7fb fc05 	bl	8002744 <HAL_GetTick>
 8006f3a:	4602      	mov	r2, r0
 8006f3c:	697b      	ldr	r3, [r7, #20]
 8006f3e:	1ad3      	subs	r3, r2, r3
 8006f40:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006f44:	4293      	cmp	r3, r2
 8006f46:	d901      	bls.n	8006f4c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8006f48:	2303      	movs	r3, #3
 8006f4a:	e0be      	b.n	80070ca <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006f4c:	4b1c      	ldr	r3, [pc, #112]	@ (8006fc0 <HAL_RCC_ClockConfig+0x244>)
 8006f4e:	691b      	ldr	r3, [r3, #16]
 8006f50:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	685b      	ldr	r3, [r3, #4]
 8006f58:	00db      	lsls	r3, r3, #3
 8006f5a:	429a      	cmp	r2, r3
 8006f5c:	d1eb      	bne.n	8006f36 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	f003 0302 	and.w	r3, r3, #2
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d010      	beq.n	8006f8c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	68da      	ldr	r2, [r3, #12]
 8006f6e:	4b14      	ldr	r3, [pc, #80]	@ (8006fc0 <HAL_RCC_ClockConfig+0x244>)
 8006f70:	699b      	ldr	r3, [r3, #24]
 8006f72:	f003 030f 	and.w	r3, r3, #15
 8006f76:	429a      	cmp	r2, r3
 8006f78:	d208      	bcs.n	8006f8c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006f7a:	4b11      	ldr	r3, [pc, #68]	@ (8006fc0 <HAL_RCC_ClockConfig+0x244>)
 8006f7c:	699b      	ldr	r3, [r3, #24]
 8006f7e:	f023 020f 	bic.w	r2, r3, #15
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	68db      	ldr	r3, [r3, #12]
 8006f86:	490e      	ldr	r1, [pc, #56]	@ (8006fc0 <HAL_RCC_ClockConfig+0x244>)
 8006f88:	4313      	orrs	r3, r2
 8006f8a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006f8c:	4b0b      	ldr	r3, [pc, #44]	@ (8006fbc <HAL_RCC_ClockConfig+0x240>)
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	f003 030f 	and.w	r3, r3, #15
 8006f94:	683a      	ldr	r2, [r7, #0]
 8006f96:	429a      	cmp	r2, r3
 8006f98:	d214      	bcs.n	8006fc4 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006f9a:	4b08      	ldr	r3, [pc, #32]	@ (8006fbc <HAL_RCC_ClockConfig+0x240>)
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	f023 020f 	bic.w	r2, r3, #15
 8006fa2:	4906      	ldr	r1, [pc, #24]	@ (8006fbc <HAL_RCC_ClockConfig+0x240>)
 8006fa4:	683b      	ldr	r3, [r7, #0]
 8006fa6:	4313      	orrs	r3, r2
 8006fa8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006faa:	4b04      	ldr	r3, [pc, #16]	@ (8006fbc <HAL_RCC_ClockConfig+0x240>)
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	f003 030f 	and.w	r3, r3, #15
 8006fb2:	683a      	ldr	r2, [r7, #0]
 8006fb4:	429a      	cmp	r2, r3
 8006fb6:	d005      	beq.n	8006fc4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8006fb8:	2301      	movs	r3, #1
 8006fba:	e086      	b.n	80070ca <HAL_RCC_ClockConfig+0x34e>
 8006fbc:	52002000 	.word	0x52002000
 8006fc0:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	f003 0304 	and.w	r3, r3, #4
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d010      	beq.n	8006ff2 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	691a      	ldr	r2, [r3, #16]
 8006fd4:	4b3f      	ldr	r3, [pc, #252]	@ (80070d4 <HAL_RCC_ClockConfig+0x358>)
 8006fd6:	699b      	ldr	r3, [r3, #24]
 8006fd8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006fdc:	429a      	cmp	r2, r3
 8006fde:	d208      	bcs.n	8006ff2 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006fe0:	4b3c      	ldr	r3, [pc, #240]	@ (80070d4 <HAL_RCC_ClockConfig+0x358>)
 8006fe2:	699b      	ldr	r3, [r3, #24]
 8006fe4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	691b      	ldr	r3, [r3, #16]
 8006fec:	4939      	ldr	r1, [pc, #228]	@ (80070d4 <HAL_RCC_ClockConfig+0x358>)
 8006fee:	4313      	orrs	r3, r2
 8006ff0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	f003 0308 	and.w	r3, r3, #8
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d010      	beq.n	8007020 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	695a      	ldr	r2, [r3, #20]
 8007002:	4b34      	ldr	r3, [pc, #208]	@ (80070d4 <HAL_RCC_ClockConfig+0x358>)
 8007004:	69db      	ldr	r3, [r3, #28]
 8007006:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800700a:	429a      	cmp	r2, r3
 800700c:	d208      	bcs.n	8007020 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800700e:	4b31      	ldr	r3, [pc, #196]	@ (80070d4 <HAL_RCC_ClockConfig+0x358>)
 8007010:	69db      	ldr	r3, [r3, #28]
 8007012:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	695b      	ldr	r3, [r3, #20]
 800701a:	492e      	ldr	r1, [pc, #184]	@ (80070d4 <HAL_RCC_ClockConfig+0x358>)
 800701c:	4313      	orrs	r3, r2
 800701e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	f003 0310 	and.w	r3, r3, #16
 8007028:	2b00      	cmp	r3, #0
 800702a:	d010      	beq.n	800704e <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	699a      	ldr	r2, [r3, #24]
 8007030:	4b28      	ldr	r3, [pc, #160]	@ (80070d4 <HAL_RCC_ClockConfig+0x358>)
 8007032:	69db      	ldr	r3, [r3, #28]
 8007034:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007038:	429a      	cmp	r2, r3
 800703a:	d208      	bcs.n	800704e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800703c:	4b25      	ldr	r3, [pc, #148]	@ (80070d4 <HAL_RCC_ClockConfig+0x358>)
 800703e:	69db      	ldr	r3, [r3, #28]
 8007040:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	699b      	ldr	r3, [r3, #24]
 8007048:	4922      	ldr	r1, [pc, #136]	@ (80070d4 <HAL_RCC_ClockConfig+0x358>)
 800704a:	4313      	orrs	r3, r2
 800704c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	f003 0320 	and.w	r3, r3, #32
 8007056:	2b00      	cmp	r3, #0
 8007058:	d010      	beq.n	800707c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	69da      	ldr	r2, [r3, #28]
 800705e:	4b1d      	ldr	r3, [pc, #116]	@ (80070d4 <HAL_RCC_ClockConfig+0x358>)
 8007060:	6a1b      	ldr	r3, [r3, #32]
 8007062:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007066:	429a      	cmp	r2, r3
 8007068:	d208      	bcs.n	800707c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800706a:	4b1a      	ldr	r3, [pc, #104]	@ (80070d4 <HAL_RCC_ClockConfig+0x358>)
 800706c:	6a1b      	ldr	r3, [r3, #32]
 800706e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	69db      	ldr	r3, [r3, #28]
 8007076:	4917      	ldr	r1, [pc, #92]	@ (80070d4 <HAL_RCC_ClockConfig+0x358>)
 8007078:	4313      	orrs	r3, r2
 800707a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800707c:	f000 f834 	bl	80070e8 <HAL_RCC_GetSysClockFreq>
 8007080:	4602      	mov	r2, r0
 8007082:	4b14      	ldr	r3, [pc, #80]	@ (80070d4 <HAL_RCC_ClockConfig+0x358>)
 8007084:	699b      	ldr	r3, [r3, #24]
 8007086:	0a1b      	lsrs	r3, r3, #8
 8007088:	f003 030f 	and.w	r3, r3, #15
 800708c:	4912      	ldr	r1, [pc, #72]	@ (80070d8 <HAL_RCC_ClockConfig+0x35c>)
 800708e:	5ccb      	ldrb	r3, [r1, r3]
 8007090:	f003 031f 	and.w	r3, r3, #31
 8007094:	fa22 f303 	lsr.w	r3, r2, r3
 8007098:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800709a:	4b0e      	ldr	r3, [pc, #56]	@ (80070d4 <HAL_RCC_ClockConfig+0x358>)
 800709c:	699b      	ldr	r3, [r3, #24]
 800709e:	f003 030f 	and.w	r3, r3, #15
 80070a2:	4a0d      	ldr	r2, [pc, #52]	@ (80070d8 <HAL_RCC_ClockConfig+0x35c>)
 80070a4:	5cd3      	ldrb	r3, [r2, r3]
 80070a6:	f003 031f 	and.w	r3, r3, #31
 80070aa:	693a      	ldr	r2, [r7, #16]
 80070ac:	fa22 f303 	lsr.w	r3, r2, r3
 80070b0:	4a0a      	ldr	r2, [pc, #40]	@ (80070dc <HAL_RCC_ClockConfig+0x360>)
 80070b2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80070b4:	4a0a      	ldr	r2, [pc, #40]	@ (80070e0 <HAL_RCC_ClockConfig+0x364>)
 80070b6:	693b      	ldr	r3, [r7, #16]
 80070b8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80070ba:	4b0a      	ldr	r3, [pc, #40]	@ (80070e4 <HAL_RCC_ClockConfig+0x368>)
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	4618      	mov	r0, r3
 80070c0:	f7fb faf6 	bl	80026b0 <HAL_InitTick>
 80070c4:	4603      	mov	r3, r0
 80070c6:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80070c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80070ca:	4618      	mov	r0, r3
 80070cc:	3718      	adds	r7, #24
 80070ce:	46bd      	mov	sp, r7
 80070d0:	bd80      	pop	{r7, pc}
 80070d2:	bf00      	nop
 80070d4:	58024400 	.word	0x58024400
 80070d8:	0800f2fc 	.word	0x0800f2fc
 80070dc:	24000004 	.word	0x24000004
 80070e0:	24000000 	.word	0x24000000
 80070e4:	24000008 	.word	0x24000008

080070e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80070e8:	b480      	push	{r7}
 80070ea:	b089      	sub	sp, #36	@ 0x24
 80070ec:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80070ee:	4bb3      	ldr	r3, [pc, #716]	@ (80073bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80070f0:	691b      	ldr	r3, [r3, #16]
 80070f2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80070f6:	2b18      	cmp	r3, #24
 80070f8:	f200 8155 	bhi.w	80073a6 <HAL_RCC_GetSysClockFreq+0x2be>
 80070fc:	a201      	add	r2, pc, #4	@ (adr r2, 8007104 <HAL_RCC_GetSysClockFreq+0x1c>)
 80070fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007102:	bf00      	nop
 8007104:	08007169 	.word	0x08007169
 8007108:	080073a7 	.word	0x080073a7
 800710c:	080073a7 	.word	0x080073a7
 8007110:	080073a7 	.word	0x080073a7
 8007114:	080073a7 	.word	0x080073a7
 8007118:	080073a7 	.word	0x080073a7
 800711c:	080073a7 	.word	0x080073a7
 8007120:	080073a7 	.word	0x080073a7
 8007124:	0800718f 	.word	0x0800718f
 8007128:	080073a7 	.word	0x080073a7
 800712c:	080073a7 	.word	0x080073a7
 8007130:	080073a7 	.word	0x080073a7
 8007134:	080073a7 	.word	0x080073a7
 8007138:	080073a7 	.word	0x080073a7
 800713c:	080073a7 	.word	0x080073a7
 8007140:	080073a7 	.word	0x080073a7
 8007144:	08007195 	.word	0x08007195
 8007148:	080073a7 	.word	0x080073a7
 800714c:	080073a7 	.word	0x080073a7
 8007150:	080073a7 	.word	0x080073a7
 8007154:	080073a7 	.word	0x080073a7
 8007158:	080073a7 	.word	0x080073a7
 800715c:	080073a7 	.word	0x080073a7
 8007160:	080073a7 	.word	0x080073a7
 8007164:	0800719b 	.word	0x0800719b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007168:	4b94      	ldr	r3, [pc, #592]	@ (80073bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	f003 0320 	and.w	r3, r3, #32
 8007170:	2b00      	cmp	r3, #0
 8007172:	d009      	beq.n	8007188 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007174:	4b91      	ldr	r3, [pc, #580]	@ (80073bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	08db      	lsrs	r3, r3, #3
 800717a:	f003 0303 	and.w	r3, r3, #3
 800717e:	4a90      	ldr	r2, [pc, #576]	@ (80073c0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007180:	fa22 f303 	lsr.w	r3, r2, r3
 8007184:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8007186:	e111      	b.n	80073ac <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8007188:	4b8d      	ldr	r3, [pc, #564]	@ (80073c0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800718a:	61bb      	str	r3, [r7, #24]
      break;
 800718c:	e10e      	b.n	80073ac <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800718e:	4b8d      	ldr	r3, [pc, #564]	@ (80073c4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8007190:	61bb      	str	r3, [r7, #24]
      break;
 8007192:	e10b      	b.n	80073ac <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8007194:	4b8c      	ldr	r3, [pc, #560]	@ (80073c8 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8007196:	61bb      	str	r3, [r7, #24]
      break;
 8007198:	e108      	b.n	80073ac <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800719a:	4b88      	ldr	r3, [pc, #544]	@ (80073bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800719c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800719e:	f003 0303 	and.w	r3, r3, #3
 80071a2:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80071a4:	4b85      	ldr	r3, [pc, #532]	@ (80073bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80071a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071a8:	091b      	lsrs	r3, r3, #4
 80071aa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80071ae:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80071b0:	4b82      	ldr	r3, [pc, #520]	@ (80073bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80071b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071b4:	f003 0301 	and.w	r3, r3, #1
 80071b8:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80071ba:	4b80      	ldr	r3, [pc, #512]	@ (80073bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80071bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80071be:	08db      	lsrs	r3, r3, #3
 80071c0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80071c4:	68fa      	ldr	r2, [r7, #12]
 80071c6:	fb02 f303 	mul.w	r3, r2, r3
 80071ca:	ee07 3a90 	vmov	s15, r3
 80071ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80071d2:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80071d6:	693b      	ldr	r3, [r7, #16]
 80071d8:	2b00      	cmp	r3, #0
 80071da:	f000 80e1 	beq.w	80073a0 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 80071de:	697b      	ldr	r3, [r7, #20]
 80071e0:	2b02      	cmp	r3, #2
 80071e2:	f000 8083 	beq.w	80072ec <HAL_RCC_GetSysClockFreq+0x204>
 80071e6:	697b      	ldr	r3, [r7, #20]
 80071e8:	2b02      	cmp	r3, #2
 80071ea:	f200 80a1 	bhi.w	8007330 <HAL_RCC_GetSysClockFreq+0x248>
 80071ee:	697b      	ldr	r3, [r7, #20]
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d003      	beq.n	80071fc <HAL_RCC_GetSysClockFreq+0x114>
 80071f4:	697b      	ldr	r3, [r7, #20]
 80071f6:	2b01      	cmp	r3, #1
 80071f8:	d056      	beq.n	80072a8 <HAL_RCC_GetSysClockFreq+0x1c0>
 80071fa:	e099      	b.n	8007330 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80071fc:	4b6f      	ldr	r3, [pc, #444]	@ (80073bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	f003 0320 	and.w	r3, r3, #32
 8007204:	2b00      	cmp	r3, #0
 8007206:	d02d      	beq.n	8007264 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007208:	4b6c      	ldr	r3, [pc, #432]	@ (80073bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	08db      	lsrs	r3, r3, #3
 800720e:	f003 0303 	and.w	r3, r3, #3
 8007212:	4a6b      	ldr	r2, [pc, #428]	@ (80073c0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007214:	fa22 f303 	lsr.w	r3, r2, r3
 8007218:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	ee07 3a90 	vmov	s15, r3
 8007220:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007224:	693b      	ldr	r3, [r7, #16]
 8007226:	ee07 3a90 	vmov	s15, r3
 800722a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800722e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007232:	4b62      	ldr	r3, [pc, #392]	@ (80073bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007236:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800723a:	ee07 3a90 	vmov	s15, r3
 800723e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007242:	ed97 6a02 	vldr	s12, [r7, #8]
 8007246:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80073cc <HAL_RCC_GetSysClockFreq+0x2e4>
 800724a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800724e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007252:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007256:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800725a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800725e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8007262:	e087      	b.n	8007374 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007264:	693b      	ldr	r3, [r7, #16]
 8007266:	ee07 3a90 	vmov	s15, r3
 800726a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800726e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80073d0 <HAL_RCC_GetSysClockFreq+0x2e8>
 8007272:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007276:	4b51      	ldr	r3, [pc, #324]	@ (80073bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007278:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800727a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800727e:	ee07 3a90 	vmov	s15, r3
 8007282:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007286:	ed97 6a02 	vldr	s12, [r7, #8]
 800728a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80073cc <HAL_RCC_GetSysClockFreq+0x2e4>
 800728e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007292:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007296:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800729a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800729e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80072a2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80072a6:	e065      	b.n	8007374 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80072a8:	693b      	ldr	r3, [r7, #16]
 80072aa:	ee07 3a90 	vmov	s15, r3
 80072ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80072b2:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80073d4 <HAL_RCC_GetSysClockFreq+0x2ec>
 80072b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80072ba:	4b40      	ldr	r3, [pc, #256]	@ (80073bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80072bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80072c2:	ee07 3a90 	vmov	s15, r3
 80072c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80072ca:	ed97 6a02 	vldr	s12, [r7, #8]
 80072ce:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80073cc <HAL_RCC_GetSysClockFreq+0x2e4>
 80072d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80072d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80072da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80072de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80072e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80072e6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80072ea:	e043      	b.n	8007374 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80072ec:	693b      	ldr	r3, [r7, #16]
 80072ee:	ee07 3a90 	vmov	s15, r3
 80072f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80072f6:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80073d8 <HAL_RCC_GetSysClockFreq+0x2f0>
 80072fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80072fe:	4b2f      	ldr	r3, [pc, #188]	@ (80073bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007300:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007302:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007306:	ee07 3a90 	vmov	s15, r3
 800730a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800730e:	ed97 6a02 	vldr	s12, [r7, #8]
 8007312:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80073cc <HAL_RCC_GetSysClockFreq+0x2e4>
 8007316:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800731a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800731e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007322:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007326:	ee67 7a27 	vmul.f32	s15, s14, s15
 800732a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800732e:	e021      	b.n	8007374 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007330:	693b      	ldr	r3, [r7, #16]
 8007332:	ee07 3a90 	vmov	s15, r3
 8007336:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800733a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80073d4 <HAL_RCC_GetSysClockFreq+0x2ec>
 800733e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007342:	4b1e      	ldr	r3, [pc, #120]	@ (80073bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007344:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007346:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800734a:	ee07 3a90 	vmov	s15, r3
 800734e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007352:	ed97 6a02 	vldr	s12, [r7, #8]
 8007356:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80073cc <HAL_RCC_GetSysClockFreq+0x2e4>
 800735a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800735e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007362:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007366:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800736a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800736e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007372:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8007374:	4b11      	ldr	r3, [pc, #68]	@ (80073bc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007376:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007378:	0a5b      	lsrs	r3, r3, #9
 800737a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800737e:	3301      	adds	r3, #1
 8007380:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8007382:	683b      	ldr	r3, [r7, #0]
 8007384:	ee07 3a90 	vmov	s15, r3
 8007388:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800738c:	edd7 6a07 	vldr	s13, [r7, #28]
 8007390:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007394:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007398:	ee17 3a90 	vmov	r3, s15
 800739c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800739e:	e005      	b.n	80073ac <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80073a0:	2300      	movs	r3, #0
 80073a2:	61bb      	str	r3, [r7, #24]
      break;
 80073a4:	e002      	b.n	80073ac <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80073a6:	4b07      	ldr	r3, [pc, #28]	@ (80073c4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80073a8:	61bb      	str	r3, [r7, #24]
      break;
 80073aa:	bf00      	nop
  }

  return sysclockfreq;
 80073ac:	69bb      	ldr	r3, [r7, #24]
}
 80073ae:	4618      	mov	r0, r3
 80073b0:	3724      	adds	r7, #36	@ 0x24
 80073b2:	46bd      	mov	sp, r7
 80073b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b8:	4770      	bx	lr
 80073ba:	bf00      	nop
 80073bc:	58024400 	.word	0x58024400
 80073c0:	03d09000 	.word	0x03d09000
 80073c4:	003d0900 	.word	0x003d0900
 80073c8:	016e3600 	.word	0x016e3600
 80073cc:	46000000 	.word	0x46000000
 80073d0:	4c742400 	.word	0x4c742400
 80073d4:	4a742400 	.word	0x4a742400
 80073d8:	4bb71b00 	.word	0x4bb71b00

080073dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80073dc:	b580      	push	{r7, lr}
 80073de:	b082      	sub	sp, #8
 80073e0:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80073e2:	f7ff fe81 	bl	80070e8 <HAL_RCC_GetSysClockFreq>
 80073e6:	4602      	mov	r2, r0
 80073e8:	4b10      	ldr	r3, [pc, #64]	@ (800742c <HAL_RCC_GetHCLKFreq+0x50>)
 80073ea:	699b      	ldr	r3, [r3, #24]
 80073ec:	0a1b      	lsrs	r3, r3, #8
 80073ee:	f003 030f 	and.w	r3, r3, #15
 80073f2:	490f      	ldr	r1, [pc, #60]	@ (8007430 <HAL_RCC_GetHCLKFreq+0x54>)
 80073f4:	5ccb      	ldrb	r3, [r1, r3]
 80073f6:	f003 031f 	and.w	r3, r3, #31
 80073fa:	fa22 f303 	lsr.w	r3, r2, r3
 80073fe:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007400:	4b0a      	ldr	r3, [pc, #40]	@ (800742c <HAL_RCC_GetHCLKFreq+0x50>)
 8007402:	699b      	ldr	r3, [r3, #24]
 8007404:	f003 030f 	and.w	r3, r3, #15
 8007408:	4a09      	ldr	r2, [pc, #36]	@ (8007430 <HAL_RCC_GetHCLKFreq+0x54>)
 800740a:	5cd3      	ldrb	r3, [r2, r3]
 800740c:	f003 031f 	and.w	r3, r3, #31
 8007410:	687a      	ldr	r2, [r7, #4]
 8007412:	fa22 f303 	lsr.w	r3, r2, r3
 8007416:	4a07      	ldr	r2, [pc, #28]	@ (8007434 <HAL_RCC_GetHCLKFreq+0x58>)
 8007418:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800741a:	4a07      	ldr	r2, [pc, #28]	@ (8007438 <HAL_RCC_GetHCLKFreq+0x5c>)
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8007420:	4b04      	ldr	r3, [pc, #16]	@ (8007434 <HAL_RCC_GetHCLKFreq+0x58>)
 8007422:	681b      	ldr	r3, [r3, #0]
}
 8007424:	4618      	mov	r0, r3
 8007426:	3708      	adds	r7, #8
 8007428:	46bd      	mov	sp, r7
 800742a:	bd80      	pop	{r7, pc}
 800742c:	58024400 	.word	0x58024400
 8007430:	0800f2fc 	.word	0x0800f2fc
 8007434:	24000004 	.word	0x24000004
 8007438:	24000000 	.word	0x24000000

0800743c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800743c:	b580      	push	{r7, lr}
 800743e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8007440:	f7ff ffcc 	bl	80073dc <HAL_RCC_GetHCLKFreq>
 8007444:	4602      	mov	r2, r0
 8007446:	4b06      	ldr	r3, [pc, #24]	@ (8007460 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007448:	69db      	ldr	r3, [r3, #28]
 800744a:	091b      	lsrs	r3, r3, #4
 800744c:	f003 0307 	and.w	r3, r3, #7
 8007450:	4904      	ldr	r1, [pc, #16]	@ (8007464 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007452:	5ccb      	ldrb	r3, [r1, r3]
 8007454:	f003 031f 	and.w	r3, r3, #31
 8007458:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800745c:	4618      	mov	r0, r3
 800745e:	bd80      	pop	{r7, pc}
 8007460:	58024400 	.word	0x58024400
 8007464:	0800f2fc 	.word	0x0800f2fc

08007468 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007468:	b580      	push	{r7, lr}
 800746a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800746c:	f7ff ffb6 	bl	80073dc <HAL_RCC_GetHCLKFreq>
 8007470:	4602      	mov	r2, r0
 8007472:	4b06      	ldr	r3, [pc, #24]	@ (800748c <HAL_RCC_GetPCLK2Freq+0x24>)
 8007474:	69db      	ldr	r3, [r3, #28]
 8007476:	0a1b      	lsrs	r3, r3, #8
 8007478:	f003 0307 	and.w	r3, r3, #7
 800747c:	4904      	ldr	r1, [pc, #16]	@ (8007490 <HAL_RCC_GetPCLK2Freq+0x28>)
 800747e:	5ccb      	ldrb	r3, [r1, r3]
 8007480:	f003 031f 	and.w	r3, r3, #31
 8007484:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8007488:	4618      	mov	r0, r3
 800748a:	bd80      	pop	{r7, pc}
 800748c:	58024400 	.word	0x58024400
 8007490:	0800f2fc 	.word	0x0800f2fc

08007494 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007494:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007498:	b0c6      	sub	sp, #280	@ 0x118
 800749a:	af00      	add	r7, sp, #0
 800749c:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80074a0:	2300      	movs	r3, #0
 80074a2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80074a6:	2300      	movs	r3, #0
 80074a8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80074ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074b4:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80074b8:	2500      	movs	r5, #0
 80074ba:	ea54 0305 	orrs.w	r3, r4, r5
 80074be:	d049      	beq.n	8007554 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80074c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074c4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80074c6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80074ca:	d02f      	beq.n	800752c <HAL_RCCEx_PeriphCLKConfig+0x98>
 80074cc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80074d0:	d828      	bhi.n	8007524 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80074d2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80074d6:	d01a      	beq.n	800750e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80074d8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80074dc:	d822      	bhi.n	8007524 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d003      	beq.n	80074ea <HAL_RCCEx_PeriphCLKConfig+0x56>
 80074e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80074e6:	d007      	beq.n	80074f8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80074e8:	e01c      	b.n	8007524 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80074ea:	4bab      	ldr	r3, [pc, #684]	@ (8007798 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80074ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074ee:	4aaa      	ldr	r2, [pc, #680]	@ (8007798 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80074f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80074f4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80074f6:	e01a      	b.n	800752e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80074f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074fc:	3308      	adds	r3, #8
 80074fe:	2102      	movs	r1, #2
 8007500:	4618      	mov	r0, r3
 8007502:	f001 fc25 	bl	8008d50 <RCCEx_PLL2_Config>
 8007506:	4603      	mov	r3, r0
 8007508:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800750c:	e00f      	b.n	800752e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800750e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007512:	3328      	adds	r3, #40	@ 0x28
 8007514:	2102      	movs	r1, #2
 8007516:	4618      	mov	r0, r3
 8007518:	f001 fccc 	bl	8008eb4 <RCCEx_PLL3_Config>
 800751c:	4603      	mov	r3, r0
 800751e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8007522:	e004      	b.n	800752e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007524:	2301      	movs	r3, #1
 8007526:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800752a:	e000      	b.n	800752e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800752c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800752e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007532:	2b00      	cmp	r3, #0
 8007534:	d10a      	bne.n	800754c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8007536:	4b98      	ldr	r3, [pc, #608]	@ (8007798 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007538:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800753a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800753e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007542:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007544:	4a94      	ldr	r2, [pc, #592]	@ (8007798 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007546:	430b      	orrs	r3, r1
 8007548:	6513      	str	r3, [r2, #80]	@ 0x50
 800754a:	e003      	b.n	8007554 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800754c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007550:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007554:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007558:	e9d3 2300 	ldrd	r2, r3, [r3]
 800755c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8007560:	f04f 0900 	mov.w	r9, #0
 8007564:	ea58 0309 	orrs.w	r3, r8, r9
 8007568:	d047      	beq.n	80075fa <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800756a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800756e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007570:	2b04      	cmp	r3, #4
 8007572:	d82a      	bhi.n	80075ca <HAL_RCCEx_PeriphCLKConfig+0x136>
 8007574:	a201      	add	r2, pc, #4	@ (adr r2, 800757c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8007576:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800757a:	bf00      	nop
 800757c:	08007591 	.word	0x08007591
 8007580:	0800759f 	.word	0x0800759f
 8007584:	080075b5 	.word	0x080075b5
 8007588:	080075d3 	.word	0x080075d3
 800758c:	080075d3 	.word	0x080075d3
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007590:	4b81      	ldr	r3, [pc, #516]	@ (8007798 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007592:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007594:	4a80      	ldr	r2, [pc, #512]	@ (8007798 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007596:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800759a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800759c:	e01a      	b.n	80075d4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800759e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075a2:	3308      	adds	r3, #8
 80075a4:	2100      	movs	r1, #0
 80075a6:	4618      	mov	r0, r3
 80075a8:	f001 fbd2 	bl	8008d50 <RCCEx_PLL2_Config>
 80075ac:	4603      	mov	r3, r0
 80075ae:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80075b2:	e00f      	b.n	80075d4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80075b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075b8:	3328      	adds	r3, #40	@ 0x28
 80075ba:	2100      	movs	r1, #0
 80075bc:	4618      	mov	r0, r3
 80075be:	f001 fc79 	bl	8008eb4 <RCCEx_PLL3_Config>
 80075c2:	4603      	mov	r3, r0
 80075c4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80075c8:	e004      	b.n	80075d4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80075ca:	2301      	movs	r3, #1
 80075cc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80075d0:	e000      	b.n	80075d4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80075d2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80075d4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d10a      	bne.n	80075f2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80075dc:	4b6e      	ldr	r3, [pc, #440]	@ (8007798 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80075de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80075e0:	f023 0107 	bic.w	r1, r3, #7
 80075e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075ea:	4a6b      	ldr	r2, [pc, #428]	@ (8007798 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80075ec:	430b      	orrs	r3, r1
 80075ee:	6513      	str	r3, [r2, #80]	@ 0x50
 80075f0:	e003      	b.n	80075fa <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80075f2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80075f6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80075fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007602:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 8007606:	f04f 0b00 	mov.w	fp, #0
 800760a:	ea5a 030b 	orrs.w	r3, sl, fp
 800760e:	d05b      	beq.n	80076c8 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8007610:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007614:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007618:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800761c:	d03b      	beq.n	8007696 <HAL_RCCEx_PeriphCLKConfig+0x202>
 800761e:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8007622:	d834      	bhi.n	800768e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8007624:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007628:	d037      	beq.n	800769a <HAL_RCCEx_PeriphCLKConfig+0x206>
 800762a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800762e:	d82e      	bhi.n	800768e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8007630:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007634:	d033      	beq.n	800769e <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8007636:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800763a:	d828      	bhi.n	800768e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800763c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007640:	d01a      	beq.n	8007678 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8007642:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007646:	d822      	bhi.n	800768e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8007648:	2b00      	cmp	r3, #0
 800764a:	d003      	beq.n	8007654 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 800764c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007650:	d007      	beq.n	8007662 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8007652:	e01c      	b.n	800768e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007654:	4b50      	ldr	r3, [pc, #320]	@ (8007798 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007656:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007658:	4a4f      	ldr	r2, [pc, #316]	@ (8007798 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800765a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800765e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007660:	e01e      	b.n	80076a0 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007662:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007666:	3308      	adds	r3, #8
 8007668:	2100      	movs	r1, #0
 800766a:	4618      	mov	r0, r3
 800766c:	f001 fb70 	bl	8008d50 <RCCEx_PLL2_Config>
 8007670:	4603      	mov	r3, r0
 8007672:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8007676:	e013      	b.n	80076a0 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007678:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800767c:	3328      	adds	r3, #40	@ 0x28
 800767e:	2100      	movs	r1, #0
 8007680:	4618      	mov	r0, r3
 8007682:	f001 fc17 	bl	8008eb4 <RCCEx_PLL3_Config>
 8007686:	4603      	mov	r3, r0
 8007688:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800768c:	e008      	b.n	80076a0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800768e:	2301      	movs	r3, #1
 8007690:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007694:	e004      	b.n	80076a0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8007696:	bf00      	nop
 8007698:	e002      	b.n	80076a0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800769a:	bf00      	nop
 800769c:	e000      	b.n	80076a0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800769e:	bf00      	nop
    }

    if (ret == HAL_OK)
 80076a0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d10b      	bne.n	80076c0 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80076a8:	4b3b      	ldr	r3, [pc, #236]	@ (8007798 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80076aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80076ac:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80076b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076b4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80076b8:	4a37      	ldr	r2, [pc, #220]	@ (8007798 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80076ba:	430b      	orrs	r3, r1
 80076bc:	6593      	str	r3, [r2, #88]	@ 0x58
 80076be:	e003      	b.n	80076c8 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80076c0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80076c4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80076c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076d0:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80076d4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80076d8:	2300      	movs	r3, #0
 80076da:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80076de:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80076e2:	460b      	mov	r3, r1
 80076e4:	4313      	orrs	r3, r2
 80076e6:	d05d      	beq.n	80077a4 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80076e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076ec:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80076f0:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80076f4:	d03b      	beq.n	800776e <HAL_RCCEx_PeriphCLKConfig+0x2da>
 80076f6:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80076fa:	d834      	bhi.n	8007766 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80076fc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007700:	d037      	beq.n	8007772 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8007702:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007706:	d82e      	bhi.n	8007766 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8007708:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800770c:	d033      	beq.n	8007776 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 800770e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007712:	d828      	bhi.n	8007766 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8007714:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007718:	d01a      	beq.n	8007750 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 800771a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800771e:	d822      	bhi.n	8007766 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8007720:	2b00      	cmp	r3, #0
 8007722:	d003      	beq.n	800772c <HAL_RCCEx_PeriphCLKConfig+0x298>
 8007724:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007728:	d007      	beq.n	800773a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800772a:	e01c      	b.n	8007766 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800772c:	4b1a      	ldr	r3, [pc, #104]	@ (8007798 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800772e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007730:	4a19      	ldr	r2, [pc, #100]	@ (8007798 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007732:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007736:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007738:	e01e      	b.n	8007778 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800773a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800773e:	3308      	adds	r3, #8
 8007740:	2100      	movs	r1, #0
 8007742:	4618      	mov	r0, r3
 8007744:	f001 fb04 	bl	8008d50 <RCCEx_PLL2_Config>
 8007748:	4603      	mov	r3, r0
 800774a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800774e:	e013      	b.n	8007778 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007750:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007754:	3328      	adds	r3, #40	@ 0x28
 8007756:	2100      	movs	r1, #0
 8007758:	4618      	mov	r0, r3
 800775a:	f001 fbab 	bl	8008eb4 <RCCEx_PLL3_Config>
 800775e:	4603      	mov	r3, r0
 8007760:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007764:	e008      	b.n	8007778 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8007766:	2301      	movs	r3, #1
 8007768:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800776c:	e004      	b.n	8007778 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800776e:	bf00      	nop
 8007770:	e002      	b.n	8007778 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8007772:	bf00      	nop
 8007774:	e000      	b.n	8007778 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8007776:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007778:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800777c:	2b00      	cmp	r3, #0
 800777e:	d10d      	bne.n	800779c <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8007780:	4b05      	ldr	r3, [pc, #20]	@ (8007798 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007782:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007784:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8007788:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800778c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8007790:	4a01      	ldr	r2, [pc, #4]	@ (8007798 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007792:	430b      	orrs	r3, r1
 8007794:	6593      	str	r3, [r2, #88]	@ 0x58
 8007796:	e005      	b.n	80077a4 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8007798:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800779c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80077a0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80077a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077ac:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80077b0:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80077b4:	2300      	movs	r3, #0
 80077b6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80077ba:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80077be:	460b      	mov	r3, r1
 80077c0:	4313      	orrs	r3, r2
 80077c2:	d03a      	beq.n	800783a <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 80077c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80077ca:	2b30      	cmp	r3, #48	@ 0x30
 80077cc:	d01f      	beq.n	800780e <HAL_RCCEx_PeriphCLKConfig+0x37a>
 80077ce:	2b30      	cmp	r3, #48	@ 0x30
 80077d0:	d819      	bhi.n	8007806 <HAL_RCCEx_PeriphCLKConfig+0x372>
 80077d2:	2b20      	cmp	r3, #32
 80077d4:	d00c      	beq.n	80077f0 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 80077d6:	2b20      	cmp	r3, #32
 80077d8:	d815      	bhi.n	8007806 <HAL_RCCEx_PeriphCLKConfig+0x372>
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d019      	beq.n	8007812 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80077de:	2b10      	cmp	r3, #16
 80077e0:	d111      	bne.n	8007806 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80077e2:	4baa      	ldr	r3, [pc, #680]	@ (8007a8c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80077e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077e6:	4aa9      	ldr	r2, [pc, #676]	@ (8007a8c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80077e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80077ec:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 80077ee:	e011      	b.n	8007814 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80077f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077f4:	3308      	adds	r3, #8
 80077f6:	2102      	movs	r1, #2
 80077f8:	4618      	mov	r0, r3
 80077fa:	f001 faa9 	bl	8008d50 <RCCEx_PLL2_Config>
 80077fe:	4603      	mov	r3, r0
 8007800:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8007804:	e006      	b.n	8007814 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8007806:	2301      	movs	r3, #1
 8007808:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800780c:	e002      	b.n	8007814 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800780e:	bf00      	nop
 8007810:	e000      	b.n	8007814 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8007812:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007814:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007818:	2b00      	cmp	r3, #0
 800781a:	d10a      	bne.n	8007832 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800781c:	4b9b      	ldr	r3, [pc, #620]	@ (8007a8c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800781e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007820:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8007824:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007828:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800782a:	4a98      	ldr	r2, [pc, #608]	@ (8007a8c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800782c:	430b      	orrs	r3, r1
 800782e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007830:	e003      	b.n	800783a <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007832:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007836:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800783a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800783e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007842:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8007846:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800784a:	2300      	movs	r3, #0
 800784c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8007850:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8007854:	460b      	mov	r3, r1
 8007856:	4313      	orrs	r3, r2
 8007858:	d051      	beq.n	80078fe <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800785a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800785e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007860:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007864:	d035      	beq.n	80078d2 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 8007866:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800786a:	d82e      	bhi.n	80078ca <HAL_RCCEx_PeriphCLKConfig+0x436>
 800786c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007870:	d031      	beq.n	80078d6 <HAL_RCCEx_PeriphCLKConfig+0x442>
 8007872:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007876:	d828      	bhi.n	80078ca <HAL_RCCEx_PeriphCLKConfig+0x436>
 8007878:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800787c:	d01a      	beq.n	80078b4 <HAL_RCCEx_PeriphCLKConfig+0x420>
 800787e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007882:	d822      	bhi.n	80078ca <HAL_RCCEx_PeriphCLKConfig+0x436>
 8007884:	2b00      	cmp	r3, #0
 8007886:	d003      	beq.n	8007890 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8007888:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800788c:	d007      	beq.n	800789e <HAL_RCCEx_PeriphCLKConfig+0x40a>
 800788e:	e01c      	b.n	80078ca <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007890:	4b7e      	ldr	r3, [pc, #504]	@ (8007a8c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007892:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007894:	4a7d      	ldr	r2, [pc, #500]	@ (8007a8c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007896:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800789a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800789c:	e01c      	b.n	80078d8 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800789e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078a2:	3308      	adds	r3, #8
 80078a4:	2100      	movs	r1, #0
 80078a6:	4618      	mov	r0, r3
 80078a8:	f001 fa52 	bl	8008d50 <RCCEx_PLL2_Config>
 80078ac:	4603      	mov	r3, r0
 80078ae:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80078b2:	e011      	b.n	80078d8 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80078b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078b8:	3328      	adds	r3, #40	@ 0x28
 80078ba:	2100      	movs	r1, #0
 80078bc:	4618      	mov	r0, r3
 80078be:	f001 faf9 	bl	8008eb4 <RCCEx_PLL3_Config>
 80078c2:	4603      	mov	r3, r0
 80078c4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80078c8:	e006      	b.n	80078d8 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80078ca:	2301      	movs	r3, #1
 80078cc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80078d0:	e002      	b.n	80078d8 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 80078d2:	bf00      	nop
 80078d4:	e000      	b.n	80078d8 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 80078d6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80078d8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d10a      	bne.n	80078f6 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80078e0:	4b6a      	ldr	r3, [pc, #424]	@ (8007a8c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80078e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80078e4:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80078e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80078ee:	4a67      	ldr	r2, [pc, #412]	@ (8007a8c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80078f0:	430b      	orrs	r3, r1
 80078f2:	6513      	str	r3, [r2, #80]	@ 0x50
 80078f4:	e003      	b.n	80078fe <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80078f6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80078fa:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80078fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007902:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007906:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800790a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800790e:	2300      	movs	r3, #0
 8007910:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007914:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8007918:	460b      	mov	r3, r1
 800791a:	4313      	orrs	r3, r2
 800791c:	d053      	beq.n	80079c6 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800791e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007922:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007924:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007928:	d033      	beq.n	8007992 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 800792a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800792e:	d82c      	bhi.n	800798a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8007930:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007934:	d02f      	beq.n	8007996 <HAL_RCCEx_PeriphCLKConfig+0x502>
 8007936:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800793a:	d826      	bhi.n	800798a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800793c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007940:	d02b      	beq.n	800799a <HAL_RCCEx_PeriphCLKConfig+0x506>
 8007942:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007946:	d820      	bhi.n	800798a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8007948:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800794c:	d012      	beq.n	8007974 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 800794e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007952:	d81a      	bhi.n	800798a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8007954:	2b00      	cmp	r3, #0
 8007956:	d022      	beq.n	800799e <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8007958:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800795c:	d115      	bne.n	800798a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800795e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007962:	3308      	adds	r3, #8
 8007964:	2101      	movs	r1, #1
 8007966:	4618      	mov	r0, r3
 8007968:	f001 f9f2 	bl	8008d50 <RCCEx_PLL2_Config>
 800796c:	4603      	mov	r3, r0
 800796e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8007972:	e015      	b.n	80079a0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007974:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007978:	3328      	adds	r3, #40	@ 0x28
 800797a:	2101      	movs	r1, #1
 800797c:	4618      	mov	r0, r3
 800797e:	f001 fa99 	bl	8008eb4 <RCCEx_PLL3_Config>
 8007982:	4603      	mov	r3, r0
 8007984:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8007988:	e00a      	b.n	80079a0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800798a:	2301      	movs	r3, #1
 800798c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007990:	e006      	b.n	80079a0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8007992:	bf00      	nop
 8007994:	e004      	b.n	80079a0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8007996:	bf00      	nop
 8007998:	e002      	b.n	80079a0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800799a:	bf00      	nop
 800799c:	e000      	b.n	80079a0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800799e:	bf00      	nop
    }

    if (ret == HAL_OK)
 80079a0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d10a      	bne.n	80079be <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80079a8:	4b38      	ldr	r3, [pc, #224]	@ (8007a8c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80079aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80079ac:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80079b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80079b6:	4a35      	ldr	r2, [pc, #212]	@ (8007a8c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80079b8:	430b      	orrs	r3, r1
 80079ba:	6513      	str	r3, [r2, #80]	@ 0x50
 80079bc:	e003      	b.n	80079c6 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80079be:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80079c2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80079c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079ce:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80079d2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80079d6:	2300      	movs	r3, #0
 80079d8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80079dc:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80079e0:	460b      	mov	r3, r1
 80079e2:	4313      	orrs	r3, r2
 80079e4:	d058      	beq.n	8007a98 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80079e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079ea:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80079ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80079f2:	d033      	beq.n	8007a5c <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 80079f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80079f8:	d82c      	bhi.n	8007a54 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80079fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80079fe:	d02f      	beq.n	8007a60 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8007a00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a04:	d826      	bhi.n	8007a54 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8007a06:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007a0a:	d02b      	beq.n	8007a64 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8007a0c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007a10:	d820      	bhi.n	8007a54 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8007a12:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007a16:	d012      	beq.n	8007a3e <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8007a18:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007a1c:	d81a      	bhi.n	8007a54 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d022      	beq.n	8007a68 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8007a22:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007a26:	d115      	bne.n	8007a54 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007a28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a2c:	3308      	adds	r3, #8
 8007a2e:	2101      	movs	r1, #1
 8007a30:	4618      	mov	r0, r3
 8007a32:	f001 f98d 	bl	8008d50 <RCCEx_PLL2_Config>
 8007a36:	4603      	mov	r3, r0
 8007a38:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8007a3c:	e015      	b.n	8007a6a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007a3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a42:	3328      	adds	r3, #40	@ 0x28
 8007a44:	2101      	movs	r1, #1
 8007a46:	4618      	mov	r0, r3
 8007a48:	f001 fa34 	bl	8008eb4 <RCCEx_PLL3_Config>
 8007a4c:	4603      	mov	r3, r0
 8007a4e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8007a52:	e00a      	b.n	8007a6a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8007a54:	2301      	movs	r3, #1
 8007a56:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007a5a:	e006      	b.n	8007a6a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8007a5c:	bf00      	nop
 8007a5e:	e004      	b.n	8007a6a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8007a60:	bf00      	nop
 8007a62:	e002      	b.n	8007a6a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8007a64:	bf00      	nop
 8007a66:	e000      	b.n	8007a6a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8007a68:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007a6a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d10e      	bne.n	8007a90 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8007a72:	4b06      	ldr	r3, [pc, #24]	@ (8007a8c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007a74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a76:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8007a7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a7e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8007a82:	4a02      	ldr	r2, [pc, #8]	@ (8007a8c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007a84:	430b      	orrs	r3, r1
 8007a86:	6593      	str	r3, [r2, #88]	@ 0x58
 8007a88:	e006      	b.n	8007a98 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8007a8a:	bf00      	nop
 8007a8c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a90:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007a94:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007a98:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007aa0:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8007aa4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007aa8:	2300      	movs	r3, #0
 8007aaa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8007aae:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8007ab2:	460b      	mov	r3, r1
 8007ab4:	4313      	orrs	r3, r2
 8007ab6:	d037      	beq.n	8007b28 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8007ab8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007abc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007abe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007ac2:	d00e      	beq.n	8007ae2 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8007ac4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007ac8:	d816      	bhi.n	8007af8 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d018      	beq.n	8007b00 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8007ace:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007ad2:	d111      	bne.n	8007af8 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007ad4:	4bc4      	ldr	r3, [pc, #784]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007ad6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ad8:	4ac3      	ldr	r2, [pc, #780]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007ada:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007ade:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8007ae0:	e00f      	b.n	8007b02 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007ae2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ae6:	3308      	adds	r3, #8
 8007ae8:	2101      	movs	r1, #1
 8007aea:	4618      	mov	r0, r3
 8007aec:	f001 f930 	bl	8008d50 <RCCEx_PLL2_Config>
 8007af0:	4603      	mov	r3, r0
 8007af2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8007af6:	e004      	b.n	8007b02 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007af8:	2301      	movs	r3, #1
 8007afa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007afe:	e000      	b.n	8007b02 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8007b00:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007b02:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d10a      	bne.n	8007b20 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007b0a:	4bb7      	ldr	r3, [pc, #732]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007b0c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b0e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8007b12:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b16:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007b18:	4ab3      	ldr	r2, [pc, #716]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007b1a:	430b      	orrs	r3, r1
 8007b1c:	6513      	str	r3, [r2, #80]	@ 0x50
 8007b1e:	e003      	b.n	8007b28 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b20:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007b24:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8007b28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b30:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8007b34:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007b38:	2300      	movs	r3, #0
 8007b3a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007b3e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8007b42:	460b      	mov	r3, r1
 8007b44:	4313      	orrs	r3, r2
 8007b46:	d039      	beq.n	8007bbc <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8007b48:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b4c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007b4e:	2b03      	cmp	r3, #3
 8007b50:	d81c      	bhi.n	8007b8c <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8007b52:	a201      	add	r2, pc, #4	@ (adr r2, 8007b58 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8007b54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b58:	08007b95 	.word	0x08007b95
 8007b5c:	08007b69 	.word	0x08007b69
 8007b60:	08007b77 	.word	0x08007b77
 8007b64:	08007b95 	.word	0x08007b95
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007b68:	4b9f      	ldr	r3, [pc, #636]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007b6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b6c:	4a9e      	ldr	r2, [pc, #632]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007b6e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007b72:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8007b74:	e00f      	b.n	8007b96 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007b76:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b7a:	3308      	adds	r3, #8
 8007b7c:	2102      	movs	r1, #2
 8007b7e:	4618      	mov	r0, r3
 8007b80:	f001 f8e6 	bl	8008d50 <RCCEx_PLL2_Config>
 8007b84:	4603      	mov	r3, r0
 8007b86:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 8007b8a:	e004      	b.n	8007b96 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8007b8c:	2301      	movs	r3, #1
 8007b8e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007b92:	e000      	b.n	8007b96 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8007b94:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007b96:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d10a      	bne.n	8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8007b9e:	4b92      	ldr	r3, [pc, #584]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007ba0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007ba2:	f023 0103 	bic.w	r1, r3, #3
 8007ba6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007baa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007bac:	4a8e      	ldr	r2, [pc, #568]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007bae:	430b      	orrs	r3, r1
 8007bb0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007bb2:	e003      	b.n	8007bbc <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007bb4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007bb8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007bbc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007bc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bc4:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8007bc8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007bcc:	2300      	movs	r3, #0
 8007bce:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007bd2:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007bd6:	460b      	mov	r3, r1
 8007bd8:	4313      	orrs	r3, r2
 8007bda:	f000 8099 	beq.w	8007d10 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007bde:	4b83      	ldr	r3, [pc, #524]	@ (8007dec <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	4a82      	ldr	r2, [pc, #520]	@ (8007dec <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8007be4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007be8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007bea:	f7fa fdab 	bl	8002744 <HAL_GetTick>
 8007bee:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007bf2:	e00b      	b.n	8007c0c <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007bf4:	f7fa fda6 	bl	8002744 <HAL_GetTick>
 8007bf8:	4602      	mov	r2, r0
 8007bfa:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8007bfe:	1ad3      	subs	r3, r2, r3
 8007c00:	2b64      	cmp	r3, #100	@ 0x64
 8007c02:	d903      	bls.n	8007c0c <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8007c04:	2303      	movs	r3, #3
 8007c06:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007c0a:	e005      	b.n	8007c18 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007c0c:	4b77      	ldr	r3, [pc, #476]	@ (8007dec <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d0ed      	beq.n	8007bf4 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8007c18:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d173      	bne.n	8007d08 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8007c20:	4b71      	ldr	r3, [pc, #452]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007c22:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007c24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c28:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007c2c:	4053      	eors	r3, r2
 8007c2e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d015      	beq.n	8007c62 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007c36:	4b6c      	ldr	r3, [pc, #432]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007c38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007c3a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007c3e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007c42:	4b69      	ldr	r3, [pc, #420]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007c44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007c46:	4a68      	ldr	r2, [pc, #416]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007c48:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007c4c:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007c4e:	4b66      	ldr	r3, [pc, #408]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007c50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007c52:	4a65      	ldr	r2, [pc, #404]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007c54:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007c58:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8007c5a:	4a63      	ldr	r2, [pc, #396]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007c5c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007c60:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8007c62:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c66:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007c6a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007c6e:	d118      	bne.n	8007ca2 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c70:	f7fa fd68 	bl	8002744 <HAL_GetTick>
 8007c74:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007c78:	e00d      	b.n	8007c96 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007c7a:	f7fa fd63 	bl	8002744 <HAL_GetTick>
 8007c7e:	4602      	mov	r2, r0
 8007c80:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8007c84:	1ad2      	subs	r2, r2, r3
 8007c86:	f241 3388 	movw	r3, #5000	@ 0x1388
 8007c8a:	429a      	cmp	r2, r3
 8007c8c:	d903      	bls.n	8007c96 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8007c8e:	2303      	movs	r3, #3
 8007c90:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 8007c94:	e005      	b.n	8007ca2 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007c96:	4b54      	ldr	r3, [pc, #336]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007c98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007c9a:	f003 0302 	and.w	r3, r3, #2
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d0eb      	beq.n	8007c7a <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8007ca2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d129      	bne.n	8007cfe <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007caa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007cae:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007cb2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007cb6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007cba:	d10e      	bne.n	8007cda <HAL_RCCEx_PeriphCLKConfig+0x846>
 8007cbc:	4b4a      	ldr	r3, [pc, #296]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007cbe:	691b      	ldr	r3, [r3, #16]
 8007cc0:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8007cc4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007cc8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007ccc:	091a      	lsrs	r2, r3, #4
 8007cce:	4b48      	ldr	r3, [pc, #288]	@ (8007df0 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8007cd0:	4013      	ands	r3, r2
 8007cd2:	4a45      	ldr	r2, [pc, #276]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007cd4:	430b      	orrs	r3, r1
 8007cd6:	6113      	str	r3, [r2, #16]
 8007cd8:	e005      	b.n	8007ce6 <HAL_RCCEx_PeriphCLKConfig+0x852>
 8007cda:	4b43      	ldr	r3, [pc, #268]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007cdc:	691b      	ldr	r3, [r3, #16]
 8007cde:	4a42      	ldr	r2, [pc, #264]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007ce0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007ce4:	6113      	str	r3, [r2, #16]
 8007ce6:	4b40      	ldr	r3, [pc, #256]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007ce8:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8007cea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007cee:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007cf2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007cf6:	4a3c      	ldr	r2, [pc, #240]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007cf8:	430b      	orrs	r3, r1
 8007cfa:	6713      	str	r3, [r2, #112]	@ 0x70
 8007cfc:	e008      	b.n	8007d10 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007cfe:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007d02:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8007d06:	e003      	b.n	8007d10 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d08:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007d0c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8007d10:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d18:	f002 0301 	and.w	r3, r2, #1
 8007d1c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007d20:	2300      	movs	r3, #0
 8007d22:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8007d26:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8007d2a:	460b      	mov	r3, r1
 8007d2c:	4313      	orrs	r3, r2
 8007d2e:	f000 808f 	beq.w	8007e50 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8007d32:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d36:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007d38:	2b28      	cmp	r3, #40	@ 0x28
 8007d3a:	d871      	bhi.n	8007e20 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8007d3c:	a201      	add	r2, pc, #4	@ (adr r2, 8007d44 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8007d3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d42:	bf00      	nop
 8007d44:	08007e29 	.word	0x08007e29
 8007d48:	08007e21 	.word	0x08007e21
 8007d4c:	08007e21 	.word	0x08007e21
 8007d50:	08007e21 	.word	0x08007e21
 8007d54:	08007e21 	.word	0x08007e21
 8007d58:	08007e21 	.word	0x08007e21
 8007d5c:	08007e21 	.word	0x08007e21
 8007d60:	08007e21 	.word	0x08007e21
 8007d64:	08007df5 	.word	0x08007df5
 8007d68:	08007e21 	.word	0x08007e21
 8007d6c:	08007e21 	.word	0x08007e21
 8007d70:	08007e21 	.word	0x08007e21
 8007d74:	08007e21 	.word	0x08007e21
 8007d78:	08007e21 	.word	0x08007e21
 8007d7c:	08007e21 	.word	0x08007e21
 8007d80:	08007e21 	.word	0x08007e21
 8007d84:	08007e0b 	.word	0x08007e0b
 8007d88:	08007e21 	.word	0x08007e21
 8007d8c:	08007e21 	.word	0x08007e21
 8007d90:	08007e21 	.word	0x08007e21
 8007d94:	08007e21 	.word	0x08007e21
 8007d98:	08007e21 	.word	0x08007e21
 8007d9c:	08007e21 	.word	0x08007e21
 8007da0:	08007e21 	.word	0x08007e21
 8007da4:	08007e29 	.word	0x08007e29
 8007da8:	08007e21 	.word	0x08007e21
 8007dac:	08007e21 	.word	0x08007e21
 8007db0:	08007e21 	.word	0x08007e21
 8007db4:	08007e21 	.word	0x08007e21
 8007db8:	08007e21 	.word	0x08007e21
 8007dbc:	08007e21 	.word	0x08007e21
 8007dc0:	08007e21 	.word	0x08007e21
 8007dc4:	08007e29 	.word	0x08007e29
 8007dc8:	08007e21 	.word	0x08007e21
 8007dcc:	08007e21 	.word	0x08007e21
 8007dd0:	08007e21 	.word	0x08007e21
 8007dd4:	08007e21 	.word	0x08007e21
 8007dd8:	08007e21 	.word	0x08007e21
 8007ddc:	08007e21 	.word	0x08007e21
 8007de0:	08007e21 	.word	0x08007e21
 8007de4:	08007e29 	.word	0x08007e29
 8007de8:	58024400 	.word	0x58024400
 8007dec:	58024800 	.word	0x58024800
 8007df0:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007df4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007df8:	3308      	adds	r3, #8
 8007dfa:	2101      	movs	r1, #1
 8007dfc:	4618      	mov	r0, r3
 8007dfe:	f000 ffa7 	bl	8008d50 <RCCEx_PLL2_Config>
 8007e02:	4603      	mov	r3, r0
 8007e04:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8007e08:	e00f      	b.n	8007e2a <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007e0a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e0e:	3328      	adds	r3, #40	@ 0x28
 8007e10:	2101      	movs	r1, #1
 8007e12:	4618      	mov	r0, r3
 8007e14:	f001 f84e 	bl	8008eb4 <RCCEx_PLL3_Config>
 8007e18:	4603      	mov	r3, r0
 8007e1a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8007e1e:	e004      	b.n	8007e2a <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007e20:	2301      	movs	r3, #1
 8007e22:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007e26:	e000      	b.n	8007e2a <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8007e28:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007e2a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d10a      	bne.n	8007e48 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8007e32:	4bbf      	ldr	r3, [pc, #764]	@ (8008130 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007e34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e36:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8007e3a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e3e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007e40:	4abb      	ldr	r2, [pc, #748]	@ (8008130 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007e42:	430b      	orrs	r3, r1
 8007e44:	6553      	str	r3, [r2, #84]	@ 0x54
 8007e46:	e003      	b.n	8007e50 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e48:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007e4c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8007e50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e58:	f002 0302 	and.w	r3, r2, #2
 8007e5c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007e60:	2300      	movs	r3, #0
 8007e62:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007e66:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8007e6a:	460b      	mov	r3, r1
 8007e6c:	4313      	orrs	r3, r2
 8007e6e:	d041      	beq.n	8007ef4 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8007e70:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e74:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007e76:	2b05      	cmp	r3, #5
 8007e78:	d824      	bhi.n	8007ec4 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8007e7a:	a201      	add	r2, pc, #4	@ (adr r2, 8007e80 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 8007e7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e80:	08007ecd 	.word	0x08007ecd
 8007e84:	08007e99 	.word	0x08007e99
 8007e88:	08007eaf 	.word	0x08007eaf
 8007e8c:	08007ecd 	.word	0x08007ecd
 8007e90:	08007ecd 	.word	0x08007ecd
 8007e94:	08007ecd 	.word	0x08007ecd
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007e98:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e9c:	3308      	adds	r3, #8
 8007e9e:	2101      	movs	r1, #1
 8007ea0:	4618      	mov	r0, r3
 8007ea2:	f000 ff55 	bl	8008d50 <RCCEx_PLL2_Config>
 8007ea6:	4603      	mov	r3, r0
 8007ea8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007eac:	e00f      	b.n	8007ece <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007eae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007eb2:	3328      	adds	r3, #40	@ 0x28
 8007eb4:	2101      	movs	r1, #1
 8007eb6:	4618      	mov	r0, r3
 8007eb8:	f000 fffc 	bl	8008eb4 <RCCEx_PLL3_Config>
 8007ebc:	4603      	mov	r3, r0
 8007ebe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007ec2:	e004      	b.n	8007ece <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007ec4:	2301      	movs	r3, #1
 8007ec6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007eca:	e000      	b.n	8007ece <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 8007ecc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007ece:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d10a      	bne.n	8007eec <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8007ed6:	4b96      	ldr	r3, [pc, #600]	@ (8008130 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007ed8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007eda:	f023 0107 	bic.w	r1, r3, #7
 8007ede:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ee2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007ee4:	4a92      	ldr	r2, [pc, #584]	@ (8008130 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007ee6:	430b      	orrs	r3, r1
 8007ee8:	6553      	str	r3, [r2, #84]	@ 0x54
 8007eea:	e003      	b.n	8007ef4 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007eec:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007ef0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007ef4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007efc:	f002 0304 	and.w	r3, r2, #4
 8007f00:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007f04:	2300      	movs	r3, #0
 8007f06:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007f0a:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007f0e:	460b      	mov	r3, r1
 8007f10:	4313      	orrs	r3, r2
 8007f12:	d044      	beq.n	8007f9e <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8007f14:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007f1c:	2b05      	cmp	r3, #5
 8007f1e:	d825      	bhi.n	8007f6c <HAL_RCCEx_PeriphCLKConfig+0xad8>
 8007f20:	a201      	add	r2, pc, #4	@ (adr r2, 8007f28 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 8007f22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f26:	bf00      	nop
 8007f28:	08007f75 	.word	0x08007f75
 8007f2c:	08007f41 	.word	0x08007f41
 8007f30:	08007f57 	.word	0x08007f57
 8007f34:	08007f75 	.word	0x08007f75
 8007f38:	08007f75 	.word	0x08007f75
 8007f3c:	08007f75 	.word	0x08007f75
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007f40:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f44:	3308      	adds	r3, #8
 8007f46:	2101      	movs	r1, #1
 8007f48:	4618      	mov	r0, r3
 8007f4a:	f000 ff01 	bl	8008d50 <RCCEx_PLL2_Config>
 8007f4e:	4603      	mov	r3, r0
 8007f50:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007f54:	e00f      	b.n	8007f76 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007f56:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f5a:	3328      	adds	r3, #40	@ 0x28
 8007f5c:	2101      	movs	r1, #1
 8007f5e:	4618      	mov	r0, r3
 8007f60:	f000 ffa8 	bl	8008eb4 <RCCEx_PLL3_Config>
 8007f64:	4603      	mov	r3, r0
 8007f66:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007f6a:	e004      	b.n	8007f76 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007f6c:	2301      	movs	r3, #1
 8007f6e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007f72:	e000      	b.n	8007f76 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 8007f74:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007f76:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d10b      	bne.n	8007f96 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007f7e:	4b6c      	ldr	r3, [pc, #432]	@ (8008130 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007f80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f82:	f023 0107 	bic.w	r1, r3, #7
 8007f86:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007f8e:	4a68      	ldr	r2, [pc, #416]	@ (8008130 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007f90:	430b      	orrs	r3, r1
 8007f92:	6593      	str	r3, [r2, #88]	@ 0x58
 8007f94:	e003      	b.n	8007f9e <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f96:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007f9a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007f9e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007fa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fa6:	f002 0320 	and.w	r3, r2, #32
 8007faa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007fae:	2300      	movs	r3, #0
 8007fb0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007fb4:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8007fb8:	460b      	mov	r3, r1
 8007fba:	4313      	orrs	r3, r2
 8007fbc:	d055      	beq.n	800806a <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8007fbe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007fc2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007fc6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007fca:	d033      	beq.n	8008034 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 8007fcc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007fd0:	d82c      	bhi.n	800802c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007fd2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007fd6:	d02f      	beq.n	8008038 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8007fd8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007fdc:	d826      	bhi.n	800802c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007fde:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007fe2:	d02b      	beq.n	800803c <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8007fe4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007fe8:	d820      	bhi.n	800802c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007fea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007fee:	d012      	beq.n	8008016 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8007ff0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007ff4:	d81a      	bhi.n	800802c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d022      	beq.n	8008040 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8007ffa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007ffe:	d115      	bne.n	800802c <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008000:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008004:	3308      	adds	r3, #8
 8008006:	2100      	movs	r1, #0
 8008008:	4618      	mov	r0, r3
 800800a:	f000 fea1 	bl	8008d50 <RCCEx_PLL2_Config>
 800800e:	4603      	mov	r3, r0
 8008010:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8008014:	e015      	b.n	8008042 <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008016:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800801a:	3328      	adds	r3, #40	@ 0x28
 800801c:	2102      	movs	r1, #2
 800801e:	4618      	mov	r0, r3
 8008020:	f000 ff48 	bl	8008eb4 <RCCEx_PLL3_Config>
 8008024:	4603      	mov	r3, r0
 8008026:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800802a:	e00a      	b.n	8008042 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800802c:	2301      	movs	r3, #1
 800802e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008032:	e006      	b.n	8008042 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8008034:	bf00      	nop
 8008036:	e004      	b.n	8008042 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8008038:	bf00      	nop
 800803a:	e002      	b.n	8008042 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800803c:	bf00      	nop
 800803e:	e000      	b.n	8008042 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8008040:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008042:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008046:	2b00      	cmp	r3, #0
 8008048:	d10b      	bne.n	8008062 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800804a:	4b39      	ldr	r3, [pc, #228]	@ (8008130 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800804c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800804e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8008052:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008056:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800805a:	4a35      	ldr	r2, [pc, #212]	@ (8008130 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800805c:	430b      	orrs	r3, r1
 800805e:	6553      	str	r3, [r2, #84]	@ 0x54
 8008060:	e003      	b.n	800806a <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008062:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008066:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800806a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800806e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008072:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8008076:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800807a:	2300      	movs	r3, #0
 800807c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008080:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8008084:	460b      	mov	r3, r1
 8008086:	4313      	orrs	r3, r2
 8008088:	d058      	beq.n	800813c <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800808a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800808e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008092:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8008096:	d033      	beq.n	8008100 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8008098:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800809c:	d82c      	bhi.n	80080f8 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800809e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80080a2:	d02f      	beq.n	8008104 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 80080a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80080a8:	d826      	bhi.n	80080f8 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80080aa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80080ae:	d02b      	beq.n	8008108 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 80080b0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80080b4:	d820      	bhi.n	80080f8 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80080b6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80080ba:	d012      	beq.n	80080e2 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 80080bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80080c0:	d81a      	bhi.n	80080f8 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d022      	beq.n	800810c <HAL_RCCEx_PeriphCLKConfig+0xc78>
 80080c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80080ca:	d115      	bne.n	80080f8 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80080cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080d0:	3308      	adds	r3, #8
 80080d2:	2100      	movs	r1, #0
 80080d4:	4618      	mov	r0, r3
 80080d6:	f000 fe3b 	bl	8008d50 <RCCEx_PLL2_Config>
 80080da:	4603      	mov	r3, r0
 80080dc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80080e0:	e015      	b.n	800810e <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80080e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080e6:	3328      	adds	r3, #40	@ 0x28
 80080e8:	2102      	movs	r1, #2
 80080ea:	4618      	mov	r0, r3
 80080ec:	f000 fee2 	bl	8008eb4 <RCCEx_PLL3_Config>
 80080f0:	4603      	mov	r3, r0
 80080f2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80080f6:	e00a      	b.n	800810e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80080f8:	2301      	movs	r3, #1
 80080fa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80080fe:	e006      	b.n	800810e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8008100:	bf00      	nop
 8008102:	e004      	b.n	800810e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8008104:	bf00      	nop
 8008106:	e002      	b.n	800810e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8008108:	bf00      	nop
 800810a:	e000      	b.n	800810e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800810c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800810e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008112:	2b00      	cmp	r3, #0
 8008114:	d10e      	bne.n	8008134 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8008116:	4b06      	ldr	r3, [pc, #24]	@ (8008130 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8008118:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800811a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800811e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008122:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008126:	4a02      	ldr	r2, [pc, #8]	@ (8008130 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8008128:	430b      	orrs	r3, r1
 800812a:	6593      	str	r3, [r2, #88]	@ 0x58
 800812c:	e006      	b.n	800813c <HAL_RCCEx_PeriphCLKConfig+0xca8>
 800812e:	bf00      	nop
 8008130:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008134:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008138:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800813c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008140:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008144:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8008148:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800814c:	2300      	movs	r3, #0
 800814e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008152:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8008156:	460b      	mov	r3, r1
 8008158:	4313      	orrs	r3, r2
 800815a:	d055      	beq.n	8008208 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800815c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008160:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008164:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8008168:	d033      	beq.n	80081d2 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 800816a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800816e:	d82c      	bhi.n	80081ca <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8008170:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008174:	d02f      	beq.n	80081d6 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 8008176:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800817a:	d826      	bhi.n	80081ca <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800817c:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8008180:	d02b      	beq.n	80081da <HAL_RCCEx_PeriphCLKConfig+0xd46>
 8008182:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8008186:	d820      	bhi.n	80081ca <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8008188:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800818c:	d012      	beq.n	80081b4 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 800818e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008192:	d81a      	bhi.n	80081ca <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8008194:	2b00      	cmp	r3, #0
 8008196:	d022      	beq.n	80081de <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8008198:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800819c:	d115      	bne.n	80081ca <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800819e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081a2:	3308      	adds	r3, #8
 80081a4:	2100      	movs	r1, #0
 80081a6:	4618      	mov	r0, r3
 80081a8:	f000 fdd2 	bl	8008d50 <RCCEx_PLL2_Config>
 80081ac:	4603      	mov	r3, r0
 80081ae:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80081b2:	e015      	b.n	80081e0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80081b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081b8:	3328      	adds	r3, #40	@ 0x28
 80081ba:	2102      	movs	r1, #2
 80081bc:	4618      	mov	r0, r3
 80081be:	f000 fe79 	bl	8008eb4 <RCCEx_PLL3_Config>
 80081c2:	4603      	mov	r3, r0
 80081c4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80081c8:	e00a      	b.n	80081e0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80081ca:	2301      	movs	r3, #1
 80081cc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80081d0:	e006      	b.n	80081e0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80081d2:	bf00      	nop
 80081d4:	e004      	b.n	80081e0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80081d6:	bf00      	nop
 80081d8:	e002      	b.n	80081e0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80081da:	bf00      	nop
 80081dc:	e000      	b.n	80081e0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80081de:	bf00      	nop
    }

    if (ret == HAL_OK)
 80081e0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d10b      	bne.n	8008200 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80081e8:	4ba0      	ldr	r3, [pc, #640]	@ (800846c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80081ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80081ec:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80081f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081f4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80081f8:	4a9c      	ldr	r2, [pc, #624]	@ (800846c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80081fa:	430b      	orrs	r3, r1
 80081fc:	6593      	str	r3, [r2, #88]	@ 0x58
 80081fe:	e003      	b.n	8008208 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008200:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008204:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8008208:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800820c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008210:	f002 0308 	and.w	r3, r2, #8
 8008214:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008218:	2300      	movs	r3, #0
 800821a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800821e:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8008222:	460b      	mov	r3, r1
 8008224:	4313      	orrs	r3, r2
 8008226:	d01e      	beq.n	8008266 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 8008228:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800822c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008230:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008234:	d10c      	bne.n	8008250 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8008236:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800823a:	3328      	adds	r3, #40	@ 0x28
 800823c:	2102      	movs	r1, #2
 800823e:	4618      	mov	r0, r3
 8008240:	f000 fe38 	bl	8008eb4 <RCCEx_PLL3_Config>
 8008244:	4603      	mov	r3, r0
 8008246:	2b00      	cmp	r3, #0
 8008248:	d002      	beq.n	8008250 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 800824a:	2301      	movs	r3, #1
 800824c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8008250:	4b86      	ldr	r3, [pc, #536]	@ (800846c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008252:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008254:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008258:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800825c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008260:	4a82      	ldr	r2, [pc, #520]	@ (800846c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008262:	430b      	orrs	r3, r1
 8008264:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008266:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800826a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800826e:	f002 0310 	and.w	r3, r2, #16
 8008272:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008276:	2300      	movs	r3, #0
 8008278:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800827c:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8008280:	460b      	mov	r3, r1
 8008282:	4313      	orrs	r3, r2
 8008284:	d01e      	beq.n	80082c4 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8008286:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800828a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800828e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008292:	d10c      	bne.n	80082ae <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8008294:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008298:	3328      	adds	r3, #40	@ 0x28
 800829a:	2102      	movs	r1, #2
 800829c:	4618      	mov	r0, r3
 800829e:	f000 fe09 	bl	8008eb4 <RCCEx_PLL3_Config>
 80082a2:	4603      	mov	r3, r0
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d002      	beq.n	80082ae <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 80082a8:	2301      	movs	r3, #1
 80082aa:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80082ae:	4b6f      	ldr	r3, [pc, #444]	@ (800846c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80082b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80082b2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80082b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80082be:	4a6b      	ldr	r2, [pc, #428]	@ (800846c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80082c0:	430b      	orrs	r3, r1
 80082c2:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80082c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082cc:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80082d0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80082d2:	2300      	movs	r3, #0
 80082d4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80082d6:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80082da:	460b      	mov	r3, r1
 80082dc:	4313      	orrs	r3, r2
 80082de:	d03e      	beq.n	800835e <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80082e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082e4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80082e8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80082ec:	d022      	beq.n	8008334 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 80082ee:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80082f2:	d81b      	bhi.n	800832c <HAL_RCCEx_PeriphCLKConfig+0xe98>
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d003      	beq.n	8008300 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 80082f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80082fc:	d00b      	beq.n	8008316 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 80082fe:	e015      	b.n	800832c <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008300:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008304:	3308      	adds	r3, #8
 8008306:	2100      	movs	r1, #0
 8008308:	4618      	mov	r0, r3
 800830a:	f000 fd21 	bl	8008d50 <RCCEx_PLL2_Config>
 800830e:	4603      	mov	r3, r0
 8008310:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8008314:	e00f      	b.n	8008336 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008316:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800831a:	3328      	adds	r3, #40	@ 0x28
 800831c:	2102      	movs	r1, #2
 800831e:	4618      	mov	r0, r3
 8008320:	f000 fdc8 	bl	8008eb4 <RCCEx_PLL3_Config>
 8008324:	4603      	mov	r3, r0
 8008326:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800832a:	e004      	b.n	8008336 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800832c:	2301      	movs	r3, #1
 800832e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008332:	e000      	b.n	8008336 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 8008334:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008336:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800833a:	2b00      	cmp	r3, #0
 800833c:	d10b      	bne.n	8008356 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800833e:	4b4b      	ldr	r3, [pc, #300]	@ (800846c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008340:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008342:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8008346:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800834a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800834e:	4a47      	ldr	r2, [pc, #284]	@ (800846c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008350:	430b      	orrs	r3, r1
 8008352:	6593      	str	r3, [r2, #88]	@ 0x58
 8008354:	e003      	b.n	800835e <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008356:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800835a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800835e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008362:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008366:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800836a:	673b      	str	r3, [r7, #112]	@ 0x70
 800836c:	2300      	movs	r3, #0
 800836e:	677b      	str	r3, [r7, #116]	@ 0x74
 8008370:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8008374:	460b      	mov	r3, r1
 8008376:	4313      	orrs	r3, r2
 8008378:	d03b      	beq.n	80083f2 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800837a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800837e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008382:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008386:	d01f      	beq.n	80083c8 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8008388:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800838c:	d818      	bhi.n	80083c0 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 800838e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008392:	d003      	beq.n	800839c <HAL_RCCEx_PeriphCLKConfig+0xf08>
 8008394:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008398:	d007      	beq.n	80083aa <HAL_RCCEx_PeriphCLKConfig+0xf16>
 800839a:	e011      	b.n	80083c0 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800839c:	4b33      	ldr	r3, [pc, #204]	@ (800846c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800839e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083a0:	4a32      	ldr	r2, [pc, #200]	@ (800846c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80083a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80083a6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80083a8:	e00f      	b.n	80083ca <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80083aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80083ae:	3328      	adds	r3, #40	@ 0x28
 80083b0:	2101      	movs	r1, #1
 80083b2:	4618      	mov	r0, r3
 80083b4:	f000 fd7e 	bl	8008eb4 <RCCEx_PLL3_Config>
 80083b8:	4603      	mov	r3, r0
 80083ba:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 80083be:	e004      	b.n	80083ca <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80083c0:	2301      	movs	r3, #1
 80083c2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80083c6:	e000      	b.n	80083ca <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 80083c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80083ca:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d10b      	bne.n	80083ea <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80083d2:	4b26      	ldr	r3, [pc, #152]	@ (800846c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80083d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80083d6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80083da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80083de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80083e2:	4a22      	ldr	r2, [pc, #136]	@ (800846c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80083e4:	430b      	orrs	r3, r1
 80083e6:	6553      	str	r3, [r2, #84]	@ 0x54
 80083e8:	e003      	b.n	80083f2 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80083ea:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80083ee:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80083f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80083f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083fa:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80083fe:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008400:	2300      	movs	r3, #0
 8008402:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008404:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8008408:	460b      	mov	r3, r1
 800840a:	4313      	orrs	r3, r2
 800840c:	d034      	beq.n	8008478 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800840e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008412:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008414:	2b00      	cmp	r3, #0
 8008416:	d003      	beq.n	8008420 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 8008418:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800841c:	d007      	beq.n	800842e <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 800841e:	e011      	b.n	8008444 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008420:	4b12      	ldr	r3, [pc, #72]	@ (800846c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008422:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008424:	4a11      	ldr	r2, [pc, #68]	@ (800846c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008426:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800842a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800842c:	e00e      	b.n	800844c <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800842e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008432:	3308      	adds	r3, #8
 8008434:	2102      	movs	r1, #2
 8008436:	4618      	mov	r0, r3
 8008438:	f000 fc8a 	bl	8008d50 <RCCEx_PLL2_Config>
 800843c:	4603      	mov	r3, r0
 800843e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8008442:	e003      	b.n	800844c <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 8008444:	2301      	movs	r3, #1
 8008446:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800844a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800844c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008450:	2b00      	cmp	r3, #0
 8008452:	d10d      	bne.n	8008470 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8008454:	4b05      	ldr	r3, [pc, #20]	@ (800846c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008456:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008458:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800845c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008460:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008462:	4a02      	ldr	r2, [pc, #8]	@ (800846c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008464:	430b      	orrs	r3, r1
 8008466:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008468:	e006      	b.n	8008478 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 800846a:	bf00      	nop
 800846c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008470:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008474:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8008478:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800847c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008480:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8008484:	663b      	str	r3, [r7, #96]	@ 0x60
 8008486:	2300      	movs	r3, #0
 8008488:	667b      	str	r3, [r7, #100]	@ 0x64
 800848a:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800848e:	460b      	mov	r3, r1
 8008490:	4313      	orrs	r3, r2
 8008492:	d00c      	beq.n	80084ae <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8008494:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008498:	3328      	adds	r3, #40	@ 0x28
 800849a:	2102      	movs	r1, #2
 800849c:	4618      	mov	r0, r3
 800849e:	f000 fd09 	bl	8008eb4 <RCCEx_PLL3_Config>
 80084a2:	4603      	mov	r3, r0
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d002      	beq.n	80084ae <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 80084a8:	2301      	movs	r3, #1
 80084aa:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80084ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80084b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084b6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80084ba:	65bb      	str	r3, [r7, #88]	@ 0x58
 80084bc:	2300      	movs	r3, #0
 80084be:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80084c0:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80084c4:	460b      	mov	r3, r1
 80084c6:	4313      	orrs	r3, r2
 80084c8:	d036      	beq.n	8008538 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 80084ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80084ce:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80084d0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80084d4:	d018      	beq.n	8008508 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 80084d6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80084da:	d811      	bhi.n	8008500 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 80084dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80084e0:	d014      	beq.n	800850c <HAL_RCCEx_PeriphCLKConfig+0x1078>
 80084e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80084e6:	d80b      	bhi.n	8008500 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d011      	beq.n	8008510 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 80084ec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80084f0:	d106      	bne.n	8008500 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80084f2:	4bb7      	ldr	r3, [pc, #732]	@ (80087d0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80084f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084f6:	4ab6      	ldr	r2, [pc, #728]	@ (80087d0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80084f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80084fc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80084fe:	e008      	b.n	8008512 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008500:	2301      	movs	r3, #1
 8008502:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008506:	e004      	b.n	8008512 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8008508:	bf00      	nop
 800850a:	e002      	b.n	8008512 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800850c:	bf00      	nop
 800850e:	e000      	b.n	8008512 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8008510:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008512:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008516:	2b00      	cmp	r3, #0
 8008518:	d10a      	bne.n	8008530 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800851a:	4bad      	ldr	r3, [pc, #692]	@ (80087d0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800851c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800851e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008522:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008526:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008528:	4aa9      	ldr	r2, [pc, #676]	@ (80087d0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800852a:	430b      	orrs	r3, r1
 800852c:	6553      	str	r3, [r2, #84]	@ 0x54
 800852e:	e003      	b.n	8008538 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008530:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008534:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8008538:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800853c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008540:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8008544:	653b      	str	r3, [r7, #80]	@ 0x50
 8008546:	2300      	movs	r3, #0
 8008548:	657b      	str	r3, [r7, #84]	@ 0x54
 800854a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800854e:	460b      	mov	r3, r1
 8008550:	4313      	orrs	r3, r2
 8008552:	d009      	beq.n	8008568 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8008554:	4b9e      	ldr	r3, [pc, #632]	@ (80087d0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008556:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008558:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800855c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008560:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008562:	4a9b      	ldr	r2, [pc, #620]	@ (80087d0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008564:	430b      	orrs	r3, r1
 8008566:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8008568:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800856c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008570:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8008574:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008576:	2300      	movs	r3, #0
 8008578:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800857a:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800857e:	460b      	mov	r3, r1
 8008580:	4313      	orrs	r3, r2
 8008582:	d009      	beq.n	8008598 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8008584:	4b92      	ldr	r3, [pc, #584]	@ (80087d0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008586:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008588:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800858c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008590:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008592:	4a8f      	ldr	r2, [pc, #572]	@ (80087d0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008594:	430b      	orrs	r3, r1
 8008596:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8008598:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800859c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085a0:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80085a4:	643b      	str	r3, [r7, #64]	@ 0x40
 80085a6:	2300      	movs	r3, #0
 80085a8:	647b      	str	r3, [r7, #68]	@ 0x44
 80085aa:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80085ae:	460b      	mov	r3, r1
 80085b0:	4313      	orrs	r3, r2
 80085b2:	d00e      	beq.n	80085d2 <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80085b4:	4b86      	ldr	r3, [pc, #536]	@ (80087d0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80085b6:	691b      	ldr	r3, [r3, #16]
 80085b8:	4a85      	ldr	r2, [pc, #532]	@ (80087d0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80085ba:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80085be:	6113      	str	r3, [r2, #16]
 80085c0:	4b83      	ldr	r3, [pc, #524]	@ (80087d0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80085c2:	6919      	ldr	r1, [r3, #16]
 80085c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80085c8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80085cc:	4a80      	ldr	r2, [pc, #512]	@ (80087d0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80085ce:	430b      	orrs	r3, r1
 80085d0:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80085d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80085d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085da:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80085de:	63bb      	str	r3, [r7, #56]	@ 0x38
 80085e0:	2300      	movs	r3, #0
 80085e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80085e4:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80085e8:	460b      	mov	r3, r1
 80085ea:	4313      	orrs	r3, r2
 80085ec:	d009      	beq.n	8008602 <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80085ee:	4b78      	ldr	r3, [pc, #480]	@ (80087d0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80085f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80085f2:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80085f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80085fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80085fc:	4a74      	ldr	r2, [pc, #464]	@ (80087d0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80085fe:	430b      	orrs	r3, r1
 8008600:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008602:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008606:	e9d3 2300 	ldrd	r2, r3, [r3]
 800860a:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800860e:	633b      	str	r3, [r7, #48]	@ 0x30
 8008610:	2300      	movs	r3, #0
 8008612:	637b      	str	r3, [r7, #52]	@ 0x34
 8008614:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8008618:	460b      	mov	r3, r1
 800861a:	4313      	orrs	r3, r2
 800861c:	d00a      	beq.n	8008634 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800861e:	4b6c      	ldr	r3, [pc, #432]	@ (80087d0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008620:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008622:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8008626:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800862a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800862e:	4a68      	ldr	r2, [pc, #416]	@ (80087d0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008630:	430b      	orrs	r3, r1
 8008632:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8008634:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008638:	e9d3 2300 	ldrd	r2, r3, [r3]
 800863c:	2100      	movs	r1, #0
 800863e:	62b9      	str	r1, [r7, #40]	@ 0x28
 8008640:	f003 0301 	and.w	r3, r3, #1
 8008644:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008646:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800864a:	460b      	mov	r3, r1
 800864c:	4313      	orrs	r3, r2
 800864e:	d011      	beq.n	8008674 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008650:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008654:	3308      	adds	r3, #8
 8008656:	2100      	movs	r1, #0
 8008658:	4618      	mov	r0, r3
 800865a:	f000 fb79 	bl	8008d50 <RCCEx_PLL2_Config>
 800865e:	4603      	mov	r3, r0
 8008660:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8008664:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008668:	2b00      	cmp	r3, #0
 800866a:	d003      	beq.n	8008674 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800866c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008670:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8008674:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008678:	e9d3 2300 	ldrd	r2, r3, [r3]
 800867c:	2100      	movs	r1, #0
 800867e:	6239      	str	r1, [r7, #32]
 8008680:	f003 0302 	and.w	r3, r3, #2
 8008684:	627b      	str	r3, [r7, #36]	@ 0x24
 8008686:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800868a:	460b      	mov	r3, r1
 800868c:	4313      	orrs	r3, r2
 800868e:	d011      	beq.n	80086b4 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008690:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008694:	3308      	adds	r3, #8
 8008696:	2101      	movs	r1, #1
 8008698:	4618      	mov	r0, r3
 800869a:	f000 fb59 	bl	8008d50 <RCCEx_PLL2_Config>
 800869e:	4603      	mov	r3, r0
 80086a0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80086a4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d003      	beq.n	80086b4 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80086ac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80086b0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80086b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80086b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086bc:	2100      	movs	r1, #0
 80086be:	61b9      	str	r1, [r7, #24]
 80086c0:	f003 0304 	and.w	r3, r3, #4
 80086c4:	61fb      	str	r3, [r7, #28]
 80086c6:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80086ca:	460b      	mov	r3, r1
 80086cc:	4313      	orrs	r3, r2
 80086ce:	d011      	beq.n	80086f4 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80086d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80086d4:	3308      	adds	r3, #8
 80086d6:	2102      	movs	r1, #2
 80086d8:	4618      	mov	r0, r3
 80086da:	f000 fb39 	bl	8008d50 <RCCEx_PLL2_Config>
 80086de:	4603      	mov	r3, r0
 80086e0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80086e4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d003      	beq.n	80086f4 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80086ec:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80086f0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80086f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80086f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086fc:	2100      	movs	r1, #0
 80086fe:	6139      	str	r1, [r7, #16]
 8008700:	f003 0308 	and.w	r3, r3, #8
 8008704:	617b      	str	r3, [r7, #20]
 8008706:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800870a:	460b      	mov	r3, r1
 800870c:	4313      	orrs	r3, r2
 800870e:	d011      	beq.n	8008734 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008710:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008714:	3328      	adds	r3, #40	@ 0x28
 8008716:	2100      	movs	r1, #0
 8008718:	4618      	mov	r0, r3
 800871a:	f000 fbcb 	bl	8008eb4 <RCCEx_PLL3_Config>
 800871e:	4603      	mov	r3, r0
 8008720:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 8008724:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008728:	2b00      	cmp	r3, #0
 800872a:	d003      	beq.n	8008734 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800872c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008730:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8008734:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008738:	e9d3 2300 	ldrd	r2, r3, [r3]
 800873c:	2100      	movs	r1, #0
 800873e:	60b9      	str	r1, [r7, #8]
 8008740:	f003 0310 	and.w	r3, r3, #16
 8008744:	60fb      	str	r3, [r7, #12]
 8008746:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800874a:	460b      	mov	r3, r1
 800874c:	4313      	orrs	r3, r2
 800874e:	d011      	beq.n	8008774 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008750:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008754:	3328      	adds	r3, #40	@ 0x28
 8008756:	2101      	movs	r1, #1
 8008758:	4618      	mov	r0, r3
 800875a:	f000 fbab 	bl	8008eb4 <RCCEx_PLL3_Config>
 800875e:	4603      	mov	r3, r0
 8008760:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8008764:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008768:	2b00      	cmp	r3, #0
 800876a:	d003      	beq.n	8008774 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800876c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008770:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8008774:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008778:	e9d3 2300 	ldrd	r2, r3, [r3]
 800877c:	2100      	movs	r1, #0
 800877e:	6039      	str	r1, [r7, #0]
 8008780:	f003 0320 	and.w	r3, r3, #32
 8008784:	607b      	str	r3, [r7, #4]
 8008786:	e9d7 1200 	ldrd	r1, r2, [r7]
 800878a:	460b      	mov	r3, r1
 800878c:	4313      	orrs	r3, r2
 800878e:	d011      	beq.n	80087b4 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008790:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008794:	3328      	adds	r3, #40	@ 0x28
 8008796:	2102      	movs	r1, #2
 8008798:	4618      	mov	r0, r3
 800879a:	f000 fb8b 	bl	8008eb4 <RCCEx_PLL3_Config>
 800879e:	4603      	mov	r3, r0
 80087a0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80087a4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d003      	beq.n	80087b4 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80087ac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80087b0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 80087b4:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d101      	bne.n	80087c0 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 80087bc:	2300      	movs	r3, #0
 80087be:	e000      	b.n	80087c2 <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 80087c0:	2301      	movs	r3, #1
}
 80087c2:	4618      	mov	r0, r3
 80087c4:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 80087c8:	46bd      	mov	sp, r7
 80087ca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80087ce:	bf00      	nop
 80087d0:	58024400 	.word	0x58024400

080087d4 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80087d4:	b580      	push	{r7, lr}
 80087d6:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80087d8:	f7fe fe00 	bl	80073dc <HAL_RCC_GetHCLKFreq>
 80087dc:	4602      	mov	r2, r0
 80087de:	4b06      	ldr	r3, [pc, #24]	@ (80087f8 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80087e0:	6a1b      	ldr	r3, [r3, #32]
 80087e2:	091b      	lsrs	r3, r3, #4
 80087e4:	f003 0307 	and.w	r3, r3, #7
 80087e8:	4904      	ldr	r1, [pc, #16]	@ (80087fc <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80087ea:	5ccb      	ldrb	r3, [r1, r3]
 80087ec:	f003 031f 	and.w	r3, r3, #31
 80087f0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80087f4:	4618      	mov	r0, r3
 80087f6:	bd80      	pop	{r7, pc}
 80087f8:	58024400 	.word	0x58024400
 80087fc:	0800f2fc 	.word	0x0800f2fc

08008800 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8008800:	b480      	push	{r7}
 8008802:	b089      	sub	sp, #36	@ 0x24
 8008804:	af00      	add	r7, sp, #0
 8008806:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008808:	4ba1      	ldr	r3, [pc, #644]	@ (8008a90 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800880a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800880c:	f003 0303 	and.w	r3, r3, #3
 8008810:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8008812:	4b9f      	ldr	r3, [pc, #636]	@ (8008a90 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008814:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008816:	0b1b      	lsrs	r3, r3, #12
 8008818:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800881c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800881e:	4b9c      	ldr	r3, [pc, #624]	@ (8008a90 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008820:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008822:	091b      	lsrs	r3, r3, #4
 8008824:	f003 0301 	and.w	r3, r3, #1
 8008828:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800882a:	4b99      	ldr	r3, [pc, #612]	@ (8008a90 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800882c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800882e:	08db      	lsrs	r3, r3, #3
 8008830:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008834:	693a      	ldr	r2, [r7, #16]
 8008836:	fb02 f303 	mul.w	r3, r2, r3
 800883a:	ee07 3a90 	vmov	s15, r3
 800883e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008842:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8008846:	697b      	ldr	r3, [r7, #20]
 8008848:	2b00      	cmp	r3, #0
 800884a:	f000 8111 	beq.w	8008a70 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800884e:	69bb      	ldr	r3, [r7, #24]
 8008850:	2b02      	cmp	r3, #2
 8008852:	f000 8083 	beq.w	800895c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8008856:	69bb      	ldr	r3, [r7, #24]
 8008858:	2b02      	cmp	r3, #2
 800885a:	f200 80a1 	bhi.w	80089a0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800885e:	69bb      	ldr	r3, [r7, #24]
 8008860:	2b00      	cmp	r3, #0
 8008862:	d003      	beq.n	800886c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8008864:	69bb      	ldr	r3, [r7, #24]
 8008866:	2b01      	cmp	r3, #1
 8008868:	d056      	beq.n	8008918 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800886a:	e099      	b.n	80089a0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800886c:	4b88      	ldr	r3, [pc, #544]	@ (8008a90 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	f003 0320 	and.w	r3, r3, #32
 8008874:	2b00      	cmp	r3, #0
 8008876:	d02d      	beq.n	80088d4 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008878:	4b85      	ldr	r3, [pc, #532]	@ (8008a90 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	08db      	lsrs	r3, r3, #3
 800887e:	f003 0303 	and.w	r3, r3, #3
 8008882:	4a84      	ldr	r2, [pc, #528]	@ (8008a94 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8008884:	fa22 f303 	lsr.w	r3, r2, r3
 8008888:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800888a:	68bb      	ldr	r3, [r7, #8]
 800888c:	ee07 3a90 	vmov	s15, r3
 8008890:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008894:	697b      	ldr	r3, [r7, #20]
 8008896:	ee07 3a90 	vmov	s15, r3
 800889a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800889e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80088a2:	4b7b      	ldr	r3, [pc, #492]	@ (8008a90 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80088a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80088aa:	ee07 3a90 	vmov	s15, r3
 80088ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80088b2:	ed97 6a03 	vldr	s12, [r7, #12]
 80088b6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8008a98 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80088ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80088be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80088c2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80088c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80088ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80088ce:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80088d2:	e087      	b.n	80089e4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80088d4:	697b      	ldr	r3, [r7, #20]
 80088d6:	ee07 3a90 	vmov	s15, r3
 80088da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80088de:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8008a9c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80088e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80088e6:	4b6a      	ldr	r3, [pc, #424]	@ (8008a90 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80088e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80088ee:	ee07 3a90 	vmov	s15, r3
 80088f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80088f6:	ed97 6a03 	vldr	s12, [r7, #12]
 80088fa:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8008a98 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80088fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008902:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008906:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800890a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800890e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008912:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008916:	e065      	b.n	80089e4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008918:	697b      	ldr	r3, [r7, #20]
 800891a:	ee07 3a90 	vmov	s15, r3
 800891e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008922:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8008aa0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008926:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800892a:	4b59      	ldr	r3, [pc, #356]	@ (8008a90 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800892c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800892e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008932:	ee07 3a90 	vmov	s15, r3
 8008936:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800893a:	ed97 6a03 	vldr	s12, [r7, #12]
 800893e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8008a98 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008942:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008946:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800894a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800894e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008952:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008956:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800895a:	e043      	b.n	80089e4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800895c:	697b      	ldr	r3, [r7, #20]
 800895e:	ee07 3a90 	vmov	s15, r3
 8008962:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008966:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8008aa4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800896a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800896e:	4b48      	ldr	r3, [pc, #288]	@ (8008a90 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008970:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008972:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008976:	ee07 3a90 	vmov	s15, r3
 800897a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800897e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008982:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8008a98 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008986:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800898a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800898e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008992:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008996:	ee67 7a27 	vmul.f32	s15, s14, s15
 800899a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800899e:	e021      	b.n	80089e4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80089a0:	697b      	ldr	r3, [r7, #20]
 80089a2:	ee07 3a90 	vmov	s15, r3
 80089a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80089aa:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8008aa0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80089ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80089b2:	4b37      	ldr	r3, [pc, #220]	@ (8008a90 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80089b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80089ba:	ee07 3a90 	vmov	s15, r3
 80089be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80089c2:	ed97 6a03 	vldr	s12, [r7, #12]
 80089c6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8008a98 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80089ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80089ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80089d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80089d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80089da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80089de:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80089e2:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80089e4:	4b2a      	ldr	r3, [pc, #168]	@ (8008a90 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80089e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089e8:	0a5b      	lsrs	r3, r3, #9
 80089ea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80089ee:	ee07 3a90 	vmov	s15, r3
 80089f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80089f6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80089fa:	ee37 7a87 	vadd.f32	s14, s15, s14
 80089fe:	edd7 6a07 	vldr	s13, [r7, #28]
 8008a02:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008a06:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008a0a:	ee17 2a90 	vmov	r2, s15
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8008a12:	4b1f      	ldr	r3, [pc, #124]	@ (8008a90 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008a14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a16:	0c1b      	lsrs	r3, r3, #16
 8008a18:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008a1c:	ee07 3a90 	vmov	s15, r3
 8008a20:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a24:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008a28:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008a2c:	edd7 6a07 	vldr	s13, [r7, #28]
 8008a30:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008a34:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008a38:	ee17 2a90 	vmov	r2, s15
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8008a40:	4b13      	ldr	r3, [pc, #76]	@ (8008a90 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008a42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a44:	0e1b      	lsrs	r3, r3, #24
 8008a46:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008a4a:	ee07 3a90 	vmov	s15, r3
 8008a4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a52:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008a56:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008a5a:	edd7 6a07 	vldr	s13, [r7, #28]
 8008a5e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008a62:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008a66:	ee17 2a90 	vmov	r2, s15
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8008a6e:	e008      	b.n	8008a82 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	2200      	movs	r2, #0
 8008a74:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	2200      	movs	r2, #0
 8008a7a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	2200      	movs	r2, #0
 8008a80:	609a      	str	r2, [r3, #8]
}
 8008a82:	bf00      	nop
 8008a84:	3724      	adds	r7, #36	@ 0x24
 8008a86:	46bd      	mov	sp, r7
 8008a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a8c:	4770      	bx	lr
 8008a8e:	bf00      	nop
 8008a90:	58024400 	.word	0x58024400
 8008a94:	03d09000 	.word	0x03d09000
 8008a98:	46000000 	.word	0x46000000
 8008a9c:	4c742400 	.word	0x4c742400
 8008aa0:	4a742400 	.word	0x4a742400
 8008aa4:	4bb71b00 	.word	0x4bb71b00

08008aa8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8008aa8:	b480      	push	{r7}
 8008aaa:	b089      	sub	sp, #36	@ 0x24
 8008aac:	af00      	add	r7, sp, #0
 8008aae:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008ab0:	4ba1      	ldr	r3, [pc, #644]	@ (8008d38 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008ab2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ab4:	f003 0303 	and.w	r3, r3, #3
 8008ab8:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8008aba:	4b9f      	ldr	r3, [pc, #636]	@ (8008d38 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008abc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008abe:	0d1b      	lsrs	r3, r3, #20
 8008ac0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008ac4:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8008ac6:	4b9c      	ldr	r3, [pc, #624]	@ (8008d38 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008ac8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008aca:	0a1b      	lsrs	r3, r3, #8
 8008acc:	f003 0301 	and.w	r3, r3, #1
 8008ad0:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8008ad2:	4b99      	ldr	r3, [pc, #612]	@ (8008d38 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008ad4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ad6:	08db      	lsrs	r3, r3, #3
 8008ad8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008adc:	693a      	ldr	r2, [r7, #16]
 8008ade:	fb02 f303 	mul.w	r3, r2, r3
 8008ae2:	ee07 3a90 	vmov	s15, r3
 8008ae6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008aea:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8008aee:	697b      	ldr	r3, [r7, #20]
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	f000 8111 	beq.w	8008d18 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8008af6:	69bb      	ldr	r3, [r7, #24]
 8008af8:	2b02      	cmp	r3, #2
 8008afa:	f000 8083 	beq.w	8008c04 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8008afe:	69bb      	ldr	r3, [r7, #24]
 8008b00:	2b02      	cmp	r3, #2
 8008b02:	f200 80a1 	bhi.w	8008c48 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8008b06:	69bb      	ldr	r3, [r7, #24]
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d003      	beq.n	8008b14 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8008b0c:	69bb      	ldr	r3, [r7, #24]
 8008b0e:	2b01      	cmp	r3, #1
 8008b10:	d056      	beq.n	8008bc0 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8008b12:	e099      	b.n	8008c48 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008b14:	4b88      	ldr	r3, [pc, #544]	@ (8008d38 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	f003 0320 	and.w	r3, r3, #32
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d02d      	beq.n	8008b7c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008b20:	4b85      	ldr	r3, [pc, #532]	@ (8008d38 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	08db      	lsrs	r3, r3, #3
 8008b26:	f003 0303 	and.w	r3, r3, #3
 8008b2a:	4a84      	ldr	r2, [pc, #528]	@ (8008d3c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8008b2c:	fa22 f303 	lsr.w	r3, r2, r3
 8008b30:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008b32:	68bb      	ldr	r3, [r7, #8]
 8008b34:	ee07 3a90 	vmov	s15, r3
 8008b38:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008b3c:	697b      	ldr	r3, [r7, #20]
 8008b3e:	ee07 3a90 	vmov	s15, r3
 8008b42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b46:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008b4a:	4b7b      	ldr	r3, [pc, #492]	@ (8008d38 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008b4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008b52:	ee07 3a90 	vmov	s15, r3
 8008b56:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008b5a:	ed97 6a03 	vldr	s12, [r7, #12]
 8008b5e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8008d40 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008b62:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008b66:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008b6a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008b6e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008b72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008b76:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8008b7a:	e087      	b.n	8008c8c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008b7c:	697b      	ldr	r3, [r7, #20]
 8008b7e:	ee07 3a90 	vmov	s15, r3
 8008b82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b86:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8008d44 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8008b8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008b8e:	4b6a      	ldr	r3, [pc, #424]	@ (8008d38 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008b90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008b96:	ee07 3a90 	vmov	s15, r3
 8008b9a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008b9e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008ba2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8008d40 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008ba6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008baa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008bae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008bb2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008bb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008bba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008bbe:	e065      	b.n	8008c8c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008bc0:	697b      	ldr	r3, [r7, #20]
 8008bc2:	ee07 3a90 	vmov	s15, r3
 8008bc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008bca:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8008d48 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8008bce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008bd2:	4b59      	ldr	r3, [pc, #356]	@ (8008d38 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008bd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008bd6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008bda:	ee07 3a90 	vmov	s15, r3
 8008bde:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008be2:	ed97 6a03 	vldr	s12, [r7, #12]
 8008be6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8008d40 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008bea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008bee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008bf2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008bf6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008bfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008bfe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008c02:	e043      	b.n	8008c8c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008c04:	697b      	ldr	r3, [r7, #20]
 8008c06:	ee07 3a90 	vmov	s15, r3
 8008c0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c0e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8008d4c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8008c12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008c16:	4b48      	ldr	r3, [pc, #288]	@ (8008d38 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008c18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c1e:	ee07 3a90 	vmov	s15, r3
 8008c22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008c26:	ed97 6a03 	vldr	s12, [r7, #12]
 8008c2a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8008d40 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008c2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008c32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008c36:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008c3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008c3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c42:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008c46:	e021      	b.n	8008c8c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008c48:	697b      	ldr	r3, [r7, #20]
 8008c4a:	ee07 3a90 	vmov	s15, r3
 8008c4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c52:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8008d48 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8008c56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008c5a:	4b37      	ldr	r3, [pc, #220]	@ (8008d38 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008c5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c62:	ee07 3a90 	vmov	s15, r3
 8008c66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008c6a:	ed97 6a03 	vldr	s12, [r7, #12]
 8008c6e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8008d40 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008c72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008c76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008c7a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008c7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008c82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c86:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008c8a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8008c8c:	4b2a      	ldr	r3, [pc, #168]	@ (8008d38 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008c8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c90:	0a5b      	lsrs	r3, r3, #9
 8008c92:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008c96:	ee07 3a90 	vmov	s15, r3
 8008c9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c9e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008ca2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008ca6:	edd7 6a07 	vldr	s13, [r7, #28]
 8008caa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008cae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008cb2:	ee17 2a90 	vmov	r2, s15
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8008cba:	4b1f      	ldr	r3, [pc, #124]	@ (8008d38 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008cbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cbe:	0c1b      	lsrs	r3, r3, #16
 8008cc0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008cc4:	ee07 3a90 	vmov	s15, r3
 8008cc8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ccc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008cd0:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008cd4:	edd7 6a07 	vldr	s13, [r7, #28]
 8008cd8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008cdc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008ce0:	ee17 2a90 	vmov	r2, s15
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8008ce8:	4b13      	ldr	r3, [pc, #76]	@ (8008d38 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008cea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cec:	0e1b      	lsrs	r3, r3, #24
 8008cee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008cf2:	ee07 3a90 	vmov	s15, r3
 8008cf6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008cfa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008cfe:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008d02:	edd7 6a07 	vldr	s13, [r7, #28]
 8008d06:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008d0a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008d0e:	ee17 2a90 	vmov	r2, s15
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8008d16:	e008      	b.n	8008d2a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	2200      	movs	r2, #0
 8008d1c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	2200      	movs	r2, #0
 8008d22:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	2200      	movs	r2, #0
 8008d28:	609a      	str	r2, [r3, #8]
}
 8008d2a:	bf00      	nop
 8008d2c:	3724      	adds	r7, #36	@ 0x24
 8008d2e:	46bd      	mov	sp, r7
 8008d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d34:	4770      	bx	lr
 8008d36:	bf00      	nop
 8008d38:	58024400 	.word	0x58024400
 8008d3c:	03d09000 	.word	0x03d09000
 8008d40:	46000000 	.word	0x46000000
 8008d44:	4c742400 	.word	0x4c742400
 8008d48:	4a742400 	.word	0x4a742400
 8008d4c:	4bb71b00 	.word	0x4bb71b00

08008d50 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8008d50:	b580      	push	{r7, lr}
 8008d52:	b084      	sub	sp, #16
 8008d54:	af00      	add	r7, sp, #0
 8008d56:	6078      	str	r0, [r7, #4]
 8008d58:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008d5a:	2300      	movs	r3, #0
 8008d5c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008d5e:	4b53      	ldr	r3, [pc, #332]	@ (8008eac <RCCEx_PLL2_Config+0x15c>)
 8008d60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d62:	f003 0303 	and.w	r3, r3, #3
 8008d66:	2b03      	cmp	r3, #3
 8008d68:	d101      	bne.n	8008d6e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8008d6a:	2301      	movs	r3, #1
 8008d6c:	e099      	b.n	8008ea2 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8008d6e:	4b4f      	ldr	r3, [pc, #316]	@ (8008eac <RCCEx_PLL2_Config+0x15c>)
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	4a4e      	ldr	r2, [pc, #312]	@ (8008eac <RCCEx_PLL2_Config+0x15c>)
 8008d74:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008d78:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008d7a:	f7f9 fce3 	bl	8002744 <HAL_GetTick>
 8008d7e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008d80:	e008      	b.n	8008d94 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008d82:	f7f9 fcdf 	bl	8002744 <HAL_GetTick>
 8008d86:	4602      	mov	r2, r0
 8008d88:	68bb      	ldr	r3, [r7, #8]
 8008d8a:	1ad3      	subs	r3, r2, r3
 8008d8c:	2b02      	cmp	r3, #2
 8008d8e:	d901      	bls.n	8008d94 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008d90:	2303      	movs	r3, #3
 8008d92:	e086      	b.n	8008ea2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008d94:	4b45      	ldr	r3, [pc, #276]	@ (8008eac <RCCEx_PLL2_Config+0x15c>)
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d1f0      	bne.n	8008d82 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8008da0:	4b42      	ldr	r3, [pc, #264]	@ (8008eac <RCCEx_PLL2_Config+0x15c>)
 8008da2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008da4:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	031b      	lsls	r3, r3, #12
 8008dae:	493f      	ldr	r1, [pc, #252]	@ (8008eac <RCCEx_PLL2_Config+0x15c>)
 8008db0:	4313      	orrs	r3, r2
 8008db2:	628b      	str	r3, [r1, #40]	@ 0x28
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	685b      	ldr	r3, [r3, #4]
 8008db8:	3b01      	subs	r3, #1
 8008dba:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	689b      	ldr	r3, [r3, #8]
 8008dc2:	3b01      	subs	r3, #1
 8008dc4:	025b      	lsls	r3, r3, #9
 8008dc6:	b29b      	uxth	r3, r3
 8008dc8:	431a      	orrs	r2, r3
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	68db      	ldr	r3, [r3, #12]
 8008dce:	3b01      	subs	r3, #1
 8008dd0:	041b      	lsls	r3, r3, #16
 8008dd2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008dd6:	431a      	orrs	r2, r3
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	691b      	ldr	r3, [r3, #16]
 8008ddc:	3b01      	subs	r3, #1
 8008dde:	061b      	lsls	r3, r3, #24
 8008de0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008de4:	4931      	ldr	r1, [pc, #196]	@ (8008eac <RCCEx_PLL2_Config+0x15c>)
 8008de6:	4313      	orrs	r3, r2
 8008de8:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8008dea:	4b30      	ldr	r3, [pc, #192]	@ (8008eac <RCCEx_PLL2_Config+0x15c>)
 8008dec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008dee:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	695b      	ldr	r3, [r3, #20]
 8008df6:	492d      	ldr	r1, [pc, #180]	@ (8008eac <RCCEx_PLL2_Config+0x15c>)
 8008df8:	4313      	orrs	r3, r2
 8008dfa:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8008dfc:	4b2b      	ldr	r3, [pc, #172]	@ (8008eac <RCCEx_PLL2_Config+0x15c>)
 8008dfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e00:	f023 0220 	bic.w	r2, r3, #32
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	699b      	ldr	r3, [r3, #24]
 8008e08:	4928      	ldr	r1, [pc, #160]	@ (8008eac <RCCEx_PLL2_Config+0x15c>)
 8008e0a:	4313      	orrs	r3, r2
 8008e0c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8008e0e:	4b27      	ldr	r3, [pc, #156]	@ (8008eac <RCCEx_PLL2_Config+0x15c>)
 8008e10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e12:	4a26      	ldr	r2, [pc, #152]	@ (8008eac <RCCEx_PLL2_Config+0x15c>)
 8008e14:	f023 0310 	bic.w	r3, r3, #16
 8008e18:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8008e1a:	4b24      	ldr	r3, [pc, #144]	@ (8008eac <RCCEx_PLL2_Config+0x15c>)
 8008e1c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008e1e:	4b24      	ldr	r3, [pc, #144]	@ (8008eb0 <RCCEx_PLL2_Config+0x160>)
 8008e20:	4013      	ands	r3, r2
 8008e22:	687a      	ldr	r2, [r7, #4]
 8008e24:	69d2      	ldr	r2, [r2, #28]
 8008e26:	00d2      	lsls	r2, r2, #3
 8008e28:	4920      	ldr	r1, [pc, #128]	@ (8008eac <RCCEx_PLL2_Config+0x15c>)
 8008e2a:	4313      	orrs	r3, r2
 8008e2c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8008e2e:	4b1f      	ldr	r3, [pc, #124]	@ (8008eac <RCCEx_PLL2_Config+0x15c>)
 8008e30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e32:	4a1e      	ldr	r2, [pc, #120]	@ (8008eac <RCCEx_PLL2_Config+0x15c>)
 8008e34:	f043 0310 	orr.w	r3, r3, #16
 8008e38:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8008e3a:	683b      	ldr	r3, [r7, #0]
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d106      	bne.n	8008e4e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8008e40:	4b1a      	ldr	r3, [pc, #104]	@ (8008eac <RCCEx_PLL2_Config+0x15c>)
 8008e42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e44:	4a19      	ldr	r2, [pc, #100]	@ (8008eac <RCCEx_PLL2_Config+0x15c>)
 8008e46:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008e4a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008e4c:	e00f      	b.n	8008e6e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8008e4e:	683b      	ldr	r3, [r7, #0]
 8008e50:	2b01      	cmp	r3, #1
 8008e52:	d106      	bne.n	8008e62 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8008e54:	4b15      	ldr	r3, [pc, #84]	@ (8008eac <RCCEx_PLL2_Config+0x15c>)
 8008e56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e58:	4a14      	ldr	r2, [pc, #80]	@ (8008eac <RCCEx_PLL2_Config+0x15c>)
 8008e5a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008e5e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008e60:	e005      	b.n	8008e6e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8008e62:	4b12      	ldr	r3, [pc, #72]	@ (8008eac <RCCEx_PLL2_Config+0x15c>)
 8008e64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e66:	4a11      	ldr	r2, [pc, #68]	@ (8008eac <RCCEx_PLL2_Config+0x15c>)
 8008e68:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008e6c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8008e6e:	4b0f      	ldr	r3, [pc, #60]	@ (8008eac <RCCEx_PLL2_Config+0x15c>)
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	4a0e      	ldr	r2, [pc, #56]	@ (8008eac <RCCEx_PLL2_Config+0x15c>)
 8008e74:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008e78:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008e7a:	f7f9 fc63 	bl	8002744 <HAL_GetTick>
 8008e7e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008e80:	e008      	b.n	8008e94 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008e82:	f7f9 fc5f 	bl	8002744 <HAL_GetTick>
 8008e86:	4602      	mov	r2, r0
 8008e88:	68bb      	ldr	r3, [r7, #8]
 8008e8a:	1ad3      	subs	r3, r2, r3
 8008e8c:	2b02      	cmp	r3, #2
 8008e8e:	d901      	bls.n	8008e94 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008e90:	2303      	movs	r3, #3
 8008e92:	e006      	b.n	8008ea2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008e94:	4b05      	ldr	r3, [pc, #20]	@ (8008eac <RCCEx_PLL2_Config+0x15c>)
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d0f0      	beq.n	8008e82 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8008ea0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ea2:	4618      	mov	r0, r3
 8008ea4:	3710      	adds	r7, #16
 8008ea6:	46bd      	mov	sp, r7
 8008ea8:	bd80      	pop	{r7, pc}
 8008eaa:	bf00      	nop
 8008eac:	58024400 	.word	0x58024400
 8008eb0:	ffff0007 	.word	0xffff0007

08008eb4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8008eb4:	b580      	push	{r7, lr}
 8008eb6:	b084      	sub	sp, #16
 8008eb8:	af00      	add	r7, sp, #0
 8008eba:	6078      	str	r0, [r7, #4]
 8008ebc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008ebe:	2300      	movs	r3, #0
 8008ec0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008ec2:	4b53      	ldr	r3, [pc, #332]	@ (8009010 <RCCEx_PLL3_Config+0x15c>)
 8008ec4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ec6:	f003 0303 	and.w	r3, r3, #3
 8008eca:	2b03      	cmp	r3, #3
 8008ecc:	d101      	bne.n	8008ed2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8008ece:	2301      	movs	r3, #1
 8008ed0:	e099      	b.n	8009006 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8008ed2:	4b4f      	ldr	r3, [pc, #316]	@ (8009010 <RCCEx_PLL3_Config+0x15c>)
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	4a4e      	ldr	r2, [pc, #312]	@ (8009010 <RCCEx_PLL3_Config+0x15c>)
 8008ed8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008edc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008ede:	f7f9 fc31 	bl	8002744 <HAL_GetTick>
 8008ee2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008ee4:	e008      	b.n	8008ef8 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008ee6:	f7f9 fc2d 	bl	8002744 <HAL_GetTick>
 8008eea:	4602      	mov	r2, r0
 8008eec:	68bb      	ldr	r3, [r7, #8]
 8008eee:	1ad3      	subs	r3, r2, r3
 8008ef0:	2b02      	cmp	r3, #2
 8008ef2:	d901      	bls.n	8008ef8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008ef4:	2303      	movs	r3, #3
 8008ef6:	e086      	b.n	8009006 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008ef8:	4b45      	ldr	r3, [pc, #276]	@ (8009010 <RCCEx_PLL3_Config+0x15c>)
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d1f0      	bne.n	8008ee6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8008f04:	4b42      	ldr	r3, [pc, #264]	@ (8009010 <RCCEx_PLL3_Config+0x15c>)
 8008f06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f08:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	051b      	lsls	r3, r3, #20
 8008f12:	493f      	ldr	r1, [pc, #252]	@ (8009010 <RCCEx_PLL3_Config+0x15c>)
 8008f14:	4313      	orrs	r3, r2
 8008f16:	628b      	str	r3, [r1, #40]	@ 0x28
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	685b      	ldr	r3, [r3, #4]
 8008f1c:	3b01      	subs	r3, #1
 8008f1e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	689b      	ldr	r3, [r3, #8]
 8008f26:	3b01      	subs	r3, #1
 8008f28:	025b      	lsls	r3, r3, #9
 8008f2a:	b29b      	uxth	r3, r3
 8008f2c:	431a      	orrs	r2, r3
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	68db      	ldr	r3, [r3, #12]
 8008f32:	3b01      	subs	r3, #1
 8008f34:	041b      	lsls	r3, r3, #16
 8008f36:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008f3a:	431a      	orrs	r2, r3
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	691b      	ldr	r3, [r3, #16]
 8008f40:	3b01      	subs	r3, #1
 8008f42:	061b      	lsls	r3, r3, #24
 8008f44:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008f48:	4931      	ldr	r1, [pc, #196]	@ (8009010 <RCCEx_PLL3_Config+0x15c>)
 8008f4a:	4313      	orrs	r3, r2
 8008f4c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8008f4e:	4b30      	ldr	r3, [pc, #192]	@ (8009010 <RCCEx_PLL3_Config+0x15c>)
 8008f50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f52:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	695b      	ldr	r3, [r3, #20]
 8008f5a:	492d      	ldr	r1, [pc, #180]	@ (8009010 <RCCEx_PLL3_Config+0x15c>)
 8008f5c:	4313      	orrs	r3, r2
 8008f5e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8008f60:	4b2b      	ldr	r3, [pc, #172]	@ (8009010 <RCCEx_PLL3_Config+0x15c>)
 8008f62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f64:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	699b      	ldr	r3, [r3, #24]
 8008f6c:	4928      	ldr	r1, [pc, #160]	@ (8009010 <RCCEx_PLL3_Config+0x15c>)
 8008f6e:	4313      	orrs	r3, r2
 8008f70:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8008f72:	4b27      	ldr	r3, [pc, #156]	@ (8009010 <RCCEx_PLL3_Config+0x15c>)
 8008f74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f76:	4a26      	ldr	r2, [pc, #152]	@ (8009010 <RCCEx_PLL3_Config+0x15c>)
 8008f78:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008f7c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8008f7e:	4b24      	ldr	r3, [pc, #144]	@ (8009010 <RCCEx_PLL3_Config+0x15c>)
 8008f80:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008f82:	4b24      	ldr	r3, [pc, #144]	@ (8009014 <RCCEx_PLL3_Config+0x160>)
 8008f84:	4013      	ands	r3, r2
 8008f86:	687a      	ldr	r2, [r7, #4]
 8008f88:	69d2      	ldr	r2, [r2, #28]
 8008f8a:	00d2      	lsls	r2, r2, #3
 8008f8c:	4920      	ldr	r1, [pc, #128]	@ (8009010 <RCCEx_PLL3_Config+0x15c>)
 8008f8e:	4313      	orrs	r3, r2
 8008f90:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8008f92:	4b1f      	ldr	r3, [pc, #124]	@ (8009010 <RCCEx_PLL3_Config+0x15c>)
 8008f94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f96:	4a1e      	ldr	r2, [pc, #120]	@ (8009010 <RCCEx_PLL3_Config+0x15c>)
 8008f98:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008f9c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8008f9e:	683b      	ldr	r3, [r7, #0]
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d106      	bne.n	8008fb2 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8008fa4:	4b1a      	ldr	r3, [pc, #104]	@ (8009010 <RCCEx_PLL3_Config+0x15c>)
 8008fa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fa8:	4a19      	ldr	r2, [pc, #100]	@ (8009010 <RCCEx_PLL3_Config+0x15c>)
 8008faa:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8008fae:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008fb0:	e00f      	b.n	8008fd2 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8008fb2:	683b      	ldr	r3, [r7, #0]
 8008fb4:	2b01      	cmp	r3, #1
 8008fb6:	d106      	bne.n	8008fc6 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8008fb8:	4b15      	ldr	r3, [pc, #84]	@ (8009010 <RCCEx_PLL3_Config+0x15c>)
 8008fba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fbc:	4a14      	ldr	r2, [pc, #80]	@ (8009010 <RCCEx_PLL3_Config+0x15c>)
 8008fbe:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008fc2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008fc4:	e005      	b.n	8008fd2 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8008fc6:	4b12      	ldr	r3, [pc, #72]	@ (8009010 <RCCEx_PLL3_Config+0x15c>)
 8008fc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fca:	4a11      	ldr	r2, [pc, #68]	@ (8009010 <RCCEx_PLL3_Config+0x15c>)
 8008fcc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008fd0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8008fd2:	4b0f      	ldr	r3, [pc, #60]	@ (8009010 <RCCEx_PLL3_Config+0x15c>)
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	4a0e      	ldr	r2, [pc, #56]	@ (8009010 <RCCEx_PLL3_Config+0x15c>)
 8008fd8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008fdc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008fde:	f7f9 fbb1 	bl	8002744 <HAL_GetTick>
 8008fe2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008fe4:	e008      	b.n	8008ff8 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008fe6:	f7f9 fbad 	bl	8002744 <HAL_GetTick>
 8008fea:	4602      	mov	r2, r0
 8008fec:	68bb      	ldr	r3, [r7, #8]
 8008fee:	1ad3      	subs	r3, r2, r3
 8008ff0:	2b02      	cmp	r3, #2
 8008ff2:	d901      	bls.n	8008ff8 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008ff4:	2303      	movs	r3, #3
 8008ff6:	e006      	b.n	8009006 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008ff8:	4b05      	ldr	r3, [pc, #20]	@ (8009010 <RCCEx_PLL3_Config+0x15c>)
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009000:	2b00      	cmp	r3, #0
 8009002:	d0f0      	beq.n	8008fe6 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8009004:	7bfb      	ldrb	r3, [r7, #15]
}
 8009006:	4618      	mov	r0, r3
 8009008:	3710      	adds	r7, #16
 800900a:	46bd      	mov	sp, r7
 800900c:	bd80      	pop	{r7, pc}
 800900e:	bf00      	nop
 8009010:	58024400 	.word	0x58024400
 8009014:	ffff0007 	.word	0xffff0007

08009018 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009018:	b580      	push	{r7, lr}
 800901a:	b084      	sub	sp, #16
 800901c:	af00      	add	r7, sp, #0
 800901e:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	2b00      	cmp	r3, #0
 8009024:	d101      	bne.n	800902a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009026:	2301      	movs	r3, #1
 8009028:	e10f      	b.n	800924a <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	2200      	movs	r2, #0
 800902e:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	4a87      	ldr	r2, [pc, #540]	@ (8009254 <HAL_SPI_Init+0x23c>)
 8009036:	4293      	cmp	r3, r2
 8009038:	d00f      	beq.n	800905a <HAL_SPI_Init+0x42>
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	4a86      	ldr	r2, [pc, #536]	@ (8009258 <HAL_SPI_Init+0x240>)
 8009040:	4293      	cmp	r3, r2
 8009042:	d00a      	beq.n	800905a <HAL_SPI_Init+0x42>
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	4a84      	ldr	r2, [pc, #528]	@ (800925c <HAL_SPI_Init+0x244>)
 800904a:	4293      	cmp	r3, r2
 800904c:	d005      	beq.n	800905a <HAL_SPI_Init+0x42>
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	68db      	ldr	r3, [r3, #12]
 8009052:	2b0f      	cmp	r3, #15
 8009054:	d901      	bls.n	800905a <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8009056:	2301      	movs	r3, #1
 8009058:	e0f7      	b.n	800924a <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800905a:	6878      	ldr	r0, [r7, #4]
 800905c:	f000 ff22 	bl	8009ea4 <SPI_GetPacketSize>
 8009060:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	4a7b      	ldr	r2, [pc, #492]	@ (8009254 <HAL_SPI_Init+0x23c>)
 8009068:	4293      	cmp	r3, r2
 800906a:	d00c      	beq.n	8009086 <HAL_SPI_Init+0x6e>
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	4a79      	ldr	r2, [pc, #484]	@ (8009258 <HAL_SPI_Init+0x240>)
 8009072:	4293      	cmp	r3, r2
 8009074:	d007      	beq.n	8009086 <HAL_SPI_Init+0x6e>
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	4a78      	ldr	r2, [pc, #480]	@ (800925c <HAL_SPI_Init+0x244>)
 800907c:	4293      	cmp	r3, r2
 800907e:	d002      	beq.n	8009086 <HAL_SPI_Init+0x6e>
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	2b08      	cmp	r3, #8
 8009084:	d811      	bhi.n	80090aa <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800908a:	4a72      	ldr	r2, [pc, #456]	@ (8009254 <HAL_SPI_Init+0x23c>)
 800908c:	4293      	cmp	r3, r2
 800908e:	d009      	beq.n	80090a4 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	4a70      	ldr	r2, [pc, #448]	@ (8009258 <HAL_SPI_Init+0x240>)
 8009096:	4293      	cmp	r3, r2
 8009098:	d004      	beq.n	80090a4 <HAL_SPI_Init+0x8c>
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	4a6f      	ldr	r2, [pc, #444]	@ (800925c <HAL_SPI_Init+0x244>)
 80090a0:	4293      	cmp	r3, r2
 80090a2:	d104      	bne.n	80090ae <HAL_SPI_Init+0x96>
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	2b10      	cmp	r3, #16
 80090a8:	d901      	bls.n	80090ae <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 80090aa:	2301      	movs	r3, #1
 80090ac:	e0cd      	b.n	800924a <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80090b4:	b2db      	uxtb	r3, r3
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d106      	bne.n	80090c8 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	2200      	movs	r2, #0
 80090be:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80090c2:	6878      	ldr	r0, [r7, #4]
 80090c4:	f7f8 fd3e 	bl	8001b44 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	2202      	movs	r2, #2
 80090cc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	681a      	ldr	r2, [r3, #0]
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	f022 0201 	bic.w	r2, r2, #1
 80090de:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	689b      	ldr	r3, [r3, #8]
 80090e6:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 80090ea:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	699b      	ldr	r3, [r3, #24]
 80090f0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80090f4:	d119      	bne.n	800912a <HAL_SPI_Init+0x112>
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	685b      	ldr	r3, [r3, #4]
 80090fa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80090fe:	d103      	bne.n	8009108 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8009104:	2b00      	cmp	r3, #0
 8009106:	d008      	beq.n	800911a <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800910c:	2b00      	cmp	r3, #0
 800910e:	d10c      	bne.n	800912a <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8009114:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009118:	d107      	bne.n	800912a <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	681a      	ldr	r2, [r3, #0]
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8009128:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	685b      	ldr	r3, [r3, #4]
 800912e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009132:	2b00      	cmp	r3, #0
 8009134:	d00f      	beq.n	8009156 <HAL_SPI_Init+0x13e>
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	68db      	ldr	r3, [r3, #12]
 800913a:	2b06      	cmp	r3, #6
 800913c:	d90b      	bls.n	8009156 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	430a      	orrs	r2, r1
 8009152:	601a      	str	r2, [r3, #0]
 8009154:	e007      	b.n	8009166 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	681a      	ldr	r2, [r3, #0]
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009164:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	69da      	ldr	r2, [r3, #28]
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800916e:	431a      	orrs	r2, r3
 8009170:	68bb      	ldr	r3, [r7, #8]
 8009172:	431a      	orrs	r2, r3
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009178:	ea42 0103 	orr.w	r1, r2, r3
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	68da      	ldr	r2, [r3, #12]
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	430a      	orrs	r2, r1
 8009186:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009190:	431a      	orrs	r2, r3
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009196:	431a      	orrs	r2, r3
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	699b      	ldr	r3, [r3, #24]
 800919c:	431a      	orrs	r2, r3
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	691b      	ldr	r3, [r3, #16]
 80091a2:	431a      	orrs	r2, r3
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	695b      	ldr	r3, [r3, #20]
 80091a8:	431a      	orrs	r2, r3
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	6a1b      	ldr	r3, [r3, #32]
 80091ae:	431a      	orrs	r2, r3
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	685b      	ldr	r3, [r3, #4]
 80091b4:	431a      	orrs	r2, r3
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80091ba:	431a      	orrs	r2, r3
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	689b      	ldr	r3, [r3, #8]
 80091c0:	431a      	orrs	r2, r3
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80091c6:	ea42 0103 	orr.w	r1, r2, r3
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	430a      	orrs	r2, r1
 80091d4:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	685b      	ldr	r3, [r3, #4]
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d113      	bne.n	8009206 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	689b      	ldr	r3, [r3, #8]
 80091e4:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80091f0:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	689b      	ldr	r3, [r3, #8]
 80091f8:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8009204:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	f022 0201 	bic.w	r2, r2, #1
 8009214:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	685b      	ldr	r3, [r3, #4]
 800921a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800921e:	2b00      	cmp	r3, #0
 8009220:	d00a      	beq.n	8009238 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	68db      	ldr	r3, [r3, #12]
 8009228:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	430a      	orrs	r2, r1
 8009236:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	2200      	movs	r2, #0
 800923c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	2201      	movs	r2, #1
 8009244:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 8009248:	2300      	movs	r3, #0
}
 800924a:	4618      	mov	r0, r3
 800924c:	3710      	adds	r7, #16
 800924e:	46bd      	mov	sp, r7
 8009250:	bd80      	pop	{r7, pc}
 8009252:	bf00      	nop
 8009254:	40013000 	.word	0x40013000
 8009258:	40003800 	.word	0x40003800
 800925c:	40003c00 	.word	0x40003c00

08009260 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8009260:	b580      	push	{r7, lr}
 8009262:	b08e      	sub	sp, #56	@ 0x38
 8009264:	af02      	add	r7, sp, #8
 8009266:	60f8      	str	r0, [r7, #12]
 8009268:	60b9      	str	r1, [r7, #8]
 800926a:	607a      	str	r2, [r7, #4]
 800926c:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	3320      	adds	r3, #32
 8009274:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	3330      	adds	r3, #48	@ 0x30
 800927c:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009282:	095b      	lsrs	r3, r3, #5
 8009284:	b29b      	uxth	r3, r3
 8009286:	3301      	adds	r3, #1
 8009288:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800928a:	f7f9 fa5b 	bl	8002744 <HAL_GetTick>
 800928e:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 8009290:	887b      	ldrh	r3, [r7, #2]
 8009292:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 8009294:	887b      	ldrh	r3, [r7, #2]
 8009296:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800929e:	b2db      	uxtb	r3, r3
 80092a0:	2b01      	cmp	r3, #1
 80092a2:	d001      	beq.n	80092a8 <HAL_SPI_TransmitReceive+0x48>
  {
    return HAL_BUSY;
 80092a4:	2302      	movs	r3, #2
 80092a6:	e310      	b.n	80098ca <HAL_SPI_TransmitReceive+0x66a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 80092a8:	68bb      	ldr	r3, [r7, #8]
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d005      	beq.n	80092ba <HAL_SPI_TransmitReceive+0x5a>
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d002      	beq.n	80092ba <HAL_SPI_TransmitReceive+0x5a>
 80092b4:	887b      	ldrh	r3, [r7, #2]
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d101      	bne.n	80092be <HAL_SPI_TransmitReceive+0x5e>
  {
    return HAL_ERROR;
 80092ba:	2301      	movs	r3, #1
 80092bc:	e305      	b.n	80098ca <HAL_SPI_TransmitReceive+0x66a>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80092c4:	2b01      	cmp	r3, #1
 80092c6:	d101      	bne.n	80092cc <HAL_SPI_TransmitReceive+0x6c>
 80092c8:	2302      	movs	r3, #2
 80092ca:	e2fe      	b.n	80098ca <HAL_SPI_TransmitReceive+0x66a>
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	2201      	movs	r2, #1
 80092d0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	2205      	movs	r2, #5
 80092d8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	2200      	movs	r2, #0
 80092e0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	687a      	ldr	r2, [r7, #4]
 80092e8:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount = Size;
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	887a      	ldrh	r2, [r7, #2]
 80092ee:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferSize  = Size;
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	887a      	ldrh	r2, [r7, #2]
 80092f6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	68ba      	ldr	r2, [r7, #8]
 80092fe:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount = Size;
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	887a      	ldrh	r2, [r7, #2]
 8009304:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->TxXferSize  = Size;
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	887a      	ldrh	r2, [r7, #2]
 800930c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	2200      	movs	r2, #0
 8009314:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	2200      	movs	r2, #0
 800931a:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	68da      	ldr	r2, [r3, #12]
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 800932a:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_HIGHEND_INSTANCE(hspi->Instance))
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	4a70      	ldr	r2, [pc, #448]	@ (80094f4 <HAL_SPI_TransmitReceive+0x294>)
 8009332:	4293      	cmp	r3, r2
 8009334:	d009      	beq.n	800934a <HAL_SPI_TransmitReceive+0xea>
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	4a6f      	ldr	r2, [pc, #444]	@ (80094f8 <HAL_SPI_TransmitReceive+0x298>)
 800933c:	4293      	cmp	r3, r2
 800933e:	d004      	beq.n	800934a <HAL_SPI_TransmitReceive+0xea>
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	4a6d      	ldr	r2, [pc, #436]	@ (80094fc <HAL_SPI_TransmitReceive+0x29c>)
 8009346:	4293      	cmp	r3, r2
 8009348:	d102      	bne.n	8009350 <HAL_SPI_TransmitReceive+0xf0>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 800934a:	2310      	movs	r3, #16
 800934c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800934e:	e001      	b.n	8009354 <HAL_SPI_TransmitReceive+0xf4>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 8009350:	2308      	movs	r3, #8
 8009352:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	685a      	ldr	r2, [r3, #4]
 800935a:	4b69      	ldr	r3, [pc, #420]	@ (8009500 <HAL_SPI_TransmitReceive+0x2a0>)
 800935c:	4013      	ands	r3, r2
 800935e:	8879      	ldrh	r1, [r7, #2]
 8009360:	68fa      	ldr	r2, [r7, #12]
 8009362:	6812      	ldr	r2, [r2, #0]
 8009364:	430b      	orrs	r3, r1
 8009366:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	681a      	ldr	r2, [r3, #0]
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	f042 0201 	orr.w	r2, r2, #1
 8009376:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	685b      	ldr	r3, [r3, #4]
 800937c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009380:	d107      	bne.n	8009392 <HAL_SPI_TransmitReceive+0x132>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	681a      	ldr	r2, [r3, #0]
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009390:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	68db      	ldr	r3, [r3, #12]
 8009396:	2b0f      	cmp	r3, #15
 8009398:	f240 80a2 	bls.w	80094e0 <HAL_SPI_TransmitReceive+0x280>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 800939c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800939e:	089b      	lsrs	r3, r3, #2
 80093a0:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 80093a2:	e094      	b.n	80094ce <HAL_SPI_TransmitReceive+0x26e>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	695b      	ldr	r3, [r3, #20]
 80093aa:	f003 0302 	and.w	r3, r3, #2
 80093ae:	2b02      	cmp	r3, #2
 80093b0:	d120      	bne.n	80093f4 <HAL_SPI_TransmitReceive+0x194>
 80093b2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d01d      	beq.n	80093f4 <HAL_SPI_TransmitReceive+0x194>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 80093b8:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80093ba:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 80093bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093be:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 80093c0:	429a      	cmp	r2, r3
 80093c2:	d217      	bcs.n	80093f4 <HAL_SPI_TransmitReceive+0x194>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	6812      	ldr	r2, [r2, #0]
 80093ce:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80093d4:	1d1a      	adds	r2, r3, #4
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount --;
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80093e0:	b29b      	uxth	r3, r3
 80093e2:	3b01      	subs	r3, #1
 80093e4:	b29a      	uxth	r2, r3
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80093f2:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	695b      	ldr	r3, [r3, #20]
 80093fa:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 80093fc:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d065      	beq.n	80094ce <HAL_SPI_TransmitReceive+0x26e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	695b      	ldr	r3, [r3, #20]
 8009408:	f003 0301 	and.w	r3, r3, #1
 800940c:	2b01      	cmp	r3, #1
 800940e:	d118      	bne.n	8009442 <HAL_SPI_TransmitReceive+0x1e2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	681a      	ldr	r2, [r3, #0]
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009418:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800941a:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009420:	1d1a      	adds	r2, r3, #4
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800942c:	b29b      	uxth	r3, r3
 800942e:	3b01      	subs	r3, #1
 8009430:	b29a      	uxth	r2, r3
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800943e:	853b      	strh	r3, [r7, #40]	@ 0x28
 8009440:	e045      	b.n	80094ce <HAL_SPI_TransmitReceive+0x26e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8009442:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8009444:	8bfb      	ldrh	r3, [r7, #30]
 8009446:	429a      	cmp	r2, r3
 8009448:	d21d      	bcs.n	8009486 <HAL_SPI_TransmitReceive+0x226>
 800944a:	697b      	ldr	r3, [r7, #20]
 800944c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009450:	2b00      	cmp	r3, #0
 8009452:	d018      	beq.n	8009486 <HAL_SPI_TransmitReceive+0x226>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	681a      	ldr	r2, [r3, #0]
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800945c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800945e:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009464:	1d1a      	adds	r2, r3, #4
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009470:	b29b      	uxth	r3, r3
 8009472:	3b01      	subs	r3, #1
 8009474:	b29a      	uxth	r2, r3
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009482:	853b      	strh	r3, [r7, #40]	@ 0x28
 8009484:	e023      	b.n	80094ce <HAL_SPI_TransmitReceive+0x26e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009486:	f7f9 f95d 	bl	8002744 <HAL_GetTick>
 800948a:	4602      	mov	r2, r0
 800948c:	69bb      	ldr	r3, [r7, #24]
 800948e:	1ad3      	subs	r3, r2, r3
 8009490:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009492:	429a      	cmp	r2, r3
 8009494:	d803      	bhi.n	800949e <HAL_SPI_TransmitReceive+0x23e>
 8009496:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009498:	f1b3 3fff 	cmp.w	r3, #4294967295
 800949c:	d102      	bne.n	80094a4 <HAL_SPI_TransmitReceive+0x244>
 800949e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d114      	bne.n	80094ce <HAL_SPI_TransmitReceive+0x26e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 80094a4:	68f8      	ldr	r0, [r7, #12]
 80094a6:	f000 fc2f 	bl	8009d08 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80094b0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	2201      	movs	r2, #1
 80094be:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	2200      	movs	r2, #0
 80094c6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 80094ca:	2303      	movs	r3, #3
 80094cc:	e1fd      	b.n	80098ca <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 80094ce:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	f47f af67 	bne.w	80093a4 <HAL_SPI_TransmitReceive+0x144>
 80094d6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80094d8:	2b00      	cmp	r3, #0
 80094da:	f47f af63 	bne.w	80093a4 <HAL_SPI_TransmitReceive+0x144>
 80094de:	e1ce      	b.n	800987e <HAL_SPI_TransmitReceive+0x61e>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	68db      	ldr	r3, [r3, #12]
 80094e4:	2b07      	cmp	r3, #7
 80094e6:	f240 81c2 	bls.w	800986e <HAL_SPI_TransmitReceive+0x60e>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 80094ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094ec:	085b      	lsrs	r3, r3, #1
 80094ee:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 80094f0:	e0c9      	b.n	8009686 <HAL_SPI_TransmitReceive+0x426>
 80094f2:	bf00      	nop
 80094f4:	40013000 	.word	0x40013000
 80094f8:	40003800 	.word	0x40003800
 80094fc:	40003c00 	.word	0x40003c00
 8009500:	ffff0000 	.word	0xffff0000
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	695b      	ldr	r3, [r3, #20]
 800950a:	f003 0302 	and.w	r3, r3, #2
 800950e:	2b02      	cmp	r3, #2
 8009510:	d11f      	bne.n	8009552 <HAL_SPI_TransmitReceive+0x2f2>
 8009512:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8009514:	2b00      	cmp	r3, #0
 8009516:	d01c      	beq.n	8009552 <HAL_SPI_TransmitReceive+0x2f2>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8009518:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800951a:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800951c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800951e:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8009520:	429a      	cmp	r2, r3
 8009522:	d216      	bcs.n	8009552 <HAL_SPI_TransmitReceive+0x2f2>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009528:	881a      	ldrh	r2, [r3, #0]
 800952a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800952c:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009532:	1c9a      	adds	r2, r3, #2
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800953e:	b29b      	uxth	r3, r3
 8009540:	3b01      	subs	r3, #1
 8009542:	b29a      	uxth	r2, r3
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8009550:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	695b      	ldr	r3, [r3, #20]
 8009558:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800955a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800955c:	2b00      	cmp	r3, #0
 800955e:	f000 8092 	beq.w	8009686 <HAL_SPI_TransmitReceive+0x426>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	695b      	ldr	r3, [r3, #20]
 8009568:	f003 0301 	and.w	r3, r3, #1
 800956c:	2b01      	cmp	r3, #1
 800956e:	d118      	bne.n	80095a2 <HAL_SPI_TransmitReceive+0x342>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009574:	6a3a      	ldr	r2, [r7, #32]
 8009576:	8812      	ldrh	r2, [r2, #0]
 8009578:	b292      	uxth	r2, r2
 800957a:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009580:	1c9a      	adds	r2, r3, #2
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800958c:	b29b      	uxth	r3, r3
 800958e:	3b01      	subs	r3, #1
 8009590:	b29a      	uxth	r2, r3
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800959e:	853b      	strh	r3, [r7, #40]	@ 0x28
 80095a0:	e071      	b.n	8009686 <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 80095a2:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80095a4:	8bfb      	ldrh	r3, [r7, #30]
 80095a6:	429a      	cmp	r2, r3
 80095a8:	d228      	bcs.n	80095fc <HAL_SPI_TransmitReceive+0x39c>
 80095aa:	697b      	ldr	r3, [r7, #20]
 80095ac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d023      	beq.n	80095fc <HAL_SPI_TransmitReceive+0x39c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80095b8:	6a3a      	ldr	r2, [r7, #32]
 80095ba:	8812      	ldrh	r2, [r2, #0]
 80095bc:	b292      	uxth	r2, r2
 80095be:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80095c4:	1c9a      	adds	r2, r3, #2
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80095ce:	6a3a      	ldr	r2, [r7, #32]
 80095d0:	8812      	ldrh	r2, [r2, #0]
 80095d2:	b292      	uxth	r2, r2
 80095d4:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80095da:	1c9a      	adds	r2, r3, #2
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80095e6:	b29b      	uxth	r3, r3
 80095e8:	3b02      	subs	r3, #2
 80095ea:	b29a      	uxth	r2, r3
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80095f8:	853b      	strh	r3, [r7, #40]	@ 0x28
 80095fa:	e044      	b.n	8009686 <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 80095fc:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80095fe:	2b01      	cmp	r3, #1
 8009600:	d11d      	bne.n	800963e <HAL_SPI_TransmitReceive+0x3de>
 8009602:	697b      	ldr	r3, [r7, #20]
 8009604:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009608:	2b00      	cmp	r3, #0
 800960a:	d018      	beq.n	800963e <HAL_SPI_TransmitReceive+0x3de>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009610:	6a3a      	ldr	r2, [r7, #32]
 8009612:	8812      	ldrh	r2, [r2, #0]
 8009614:	b292      	uxth	r2, r2
 8009616:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800961c:	1c9a      	adds	r2, r3, #2
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009628:	b29b      	uxth	r3, r3
 800962a:	3b01      	subs	r3, #1
 800962c:	b29a      	uxth	r2, r3
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800963a:	853b      	strh	r3, [r7, #40]	@ 0x28
 800963c:	e023      	b.n	8009686 <HAL_SPI_TransmitReceive+0x426>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800963e:	f7f9 f881 	bl	8002744 <HAL_GetTick>
 8009642:	4602      	mov	r2, r0
 8009644:	69bb      	ldr	r3, [r7, #24]
 8009646:	1ad3      	subs	r3, r2, r3
 8009648:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800964a:	429a      	cmp	r2, r3
 800964c:	d803      	bhi.n	8009656 <HAL_SPI_TransmitReceive+0x3f6>
 800964e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009650:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009654:	d102      	bne.n	800965c <HAL_SPI_TransmitReceive+0x3fc>
 8009656:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009658:	2b00      	cmp	r3, #0
 800965a:	d114      	bne.n	8009686 <HAL_SPI_TransmitReceive+0x426>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800965c:	68f8      	ldr	r0, [r7, #12]
 800965e:	f000 fb53 	bl	8009d08 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009668:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	2201      	movs	r2, #1
 8009676:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	2200      	movs	r2, #0
 800967e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 8009682:	2303      	movs	r3, #3
 8009684:	e121      	b.n	80098ca <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8009686:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8009688:	2b00      	cmp	r3, #0
 800968a:	f47f af3b 	bne.w	8009504 <HAL_SPI_TransmitReceive+0x2a4>
 800968e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8009690:	2b00      	cmp	r3, #0
 8009692:	f47f af37 	bne.w	8009504 <HAL_SPI_TransmitReceive+0x2a4>
 8009696:	e0f2      	b.n	800987e <HAL_SPI_TransmitReceive+0x61e>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	695b      	ldr	r3, [r3, #20]
 800969e:	f003 0302 	and.w	r3, r3, #2
 80096a2:	2b02      	cmp	r3, #2
 80096a4:	d121      	bne.n	80096ea <HAL_SPI_TransmitReceive+0x48a>
 80096a6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	d01e      	beq.n	80096ea <HAL_SPI_TransmitReceive+0x48a>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 80096ac:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80096ae:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 80096b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096b2:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 80096b4:	429a      	cmp	r2, r3
 80096b6:	d218      	bcs.n	80096ea <HAL_SPI_TransmitReceive+0x48a>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	3320      	adds	r3, #32
 80096c2:	7812      	ldrb	r2, [r2, #0]
 80096c4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80096ca:	1c5a      	adds	r2, r3, #1
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80096d6:	b29b      	uxth	r3, r3
 80096d8:	3b01      	subs	r3, #1
 80096da:	b29a      	uxth	r2, r3
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80096e8:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	695b      	ldr	r3, [r3, #20]
 80096f0:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 80096f2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	f000 80ba 	beq.w	800986e <HAL_SPI_TransmitReceive+0x60e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	695b      	ldr	r3, [r3, #20]
 8009700:	f003 0301 	and.w	r3, r3, #1
 8009704:	2b01      	cmp	r3, #1
 8009706:	d11b      	bne.n	8009740 <HAL_SPI_TransmitReceive+0x4e0>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009714:	7812      	ldrb	r2, [r2, #0]
 8009716:	b2d2      	uxtb	r2, r2
 8009718:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800971e:	1c5a      	adds	r2, r3, #1
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800972a:	b29b      	uxth	r3, r3
 800972c:	3b01      	subs	r3, #1
 800972e:	b29a      	uxth	r2, r3
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800973c:	853b      	strh	r3, [r7, #40]	@ 0x28
 800973e:	e096      	b.n	800986e <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8009740:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8009742:	8bfb      	ldrh	r3, [r7, #30]
 8009744:	429a      	cmp	r2, r3
 8009746:	d24a      	bcs.n	80097de <HAL_SPI_TransmitReceive+0x57e>
 8009748:	697b      	ldr	r3, [r7, #20]
 800974a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800974e:	2b00      	cmp	r3, #0
 8009750:	d045      	beq.n	80097de <HAL_SPI_TransmitReceive+0x57e>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800975e:	7812      	ldrb	r2, [r2, #0]
 8009760:	b2d2      	uxtb	r2, r2
 8009762:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009768:	1c5a      	adds	r2, r3, #1
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800977a:	7812      	ldrb	r2, [r2, #0]
 800977c:	b2d2      	uxtb	r2, r2
 800977e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009784:	1c5a      	adds	r2, r3, #1
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009796:	7812      	ldrb	r2, [r2, #0]
 8009798:	b2d2      	uxtb	r2, r2
 800979a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80097a0:	1c5a      	adds	r2, r3, #1
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80097b2:	7812      	ldrb	r2, [r2, #0]
 80097b4:	b2d2      	uxtb	r2, r2
 80097b6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80097bc:	1c5a      	adds	r2, r3, #1
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80097c8:	b29b      	uxth	r3, r3
 80097ca:	3b04      	subs	r3, #4
 80097cc:	b29a      	uxth	r2, r3
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80097da:	853b      	strh	r3, [r7, #40]	@ 0x28
 80097dc:	e047      	b.n	800986e <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 80097de:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80097e0:	2b03      	cmp	r3, #3
 80097e2:	d820      	bhi.n	8009826 <HAL_SPI_TransmitReceive+0x5c6>
 80097e4:	697b      	ldr	r3, [r7, #20]
 80097e6:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	d01b      	beq.n	8009826 <HAL_SPI_TransmitReceive+0x5c6>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80097fa:	7812      	ldrb	r2, [r2, #0]
 80097fc:	b2d2      	uxtb	r2, r2
 80097fe:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009804:	1c5a      	adds	r2, r3, #1
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009810:	b29b      	uxth	r3, r3
 8009812:	3b01      	subs	r3, #1
 8009814:	b29a      	uxth	r2, r3
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009822:	853b      	strh	r3, [r7, #40]	@ 0x28
 8009824:	e023      	b.n	800986e <HAL_SPI_TransmitReceive+0x60e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009826:	f7f8 ff8d 	bl	8002744 <HAL_GetTick>
 800982a:	4602      	mov	r2, r0
 800982c:	69bb      	ldr	r3, [r7, #24]
 800982e:	1ad3      	subs	r3, r2, r3
 8009830:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009832:	429a      	cmp	r2, r3
 8009834:	d803      	bhi.n	800983e <HAL_SPI_TransmitReceive+0x5de>
 8009836:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009838:	f1b3 3fff 	cmp.w	r3, #4294967295
 800983c:	d102      	bne.n	8009844 <HAL_SPI_TransmitReceive+0x5e4>
 800983e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009840:	2b00      	cmp	r3, #0
 8009842:	d114      	bne.n	800986e <HAL_SPI_TransmitReceive+0x60e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8009844:	68f8      	ldr	r0, [r7, #12]
 8009846:	f000 fa5f 	bl	8009d08 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009850:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	2201      	movs	r2, #1
 800985e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	2200      	movs	r2, #0
 8009866:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800986a:	2303      	movs	r3, #3
 800986c:	e02d      	b.n	80098ca <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800986e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8009870:	2b00      	cmp	r3, #0
 8009872:	f47f af11 	bne.w	8009698 <HAL_SPI_TransmitReceive+0x438>
 8009876:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8009878:	2b00      	cmp	r3, #0
 800987a:	f47f af0d 	bne.w	8009698 <HAL_SPI_TransmitReceive+0x438>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800987e:	69bb      	ldr	r3, [r7, #24]
 8009880:	9300      	str	r3, [sp, #0]
 8009882:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009884:	2200      	movs	r2, #0
 8009886:	2108      	movs	r1, #8
 8009888:	68f8      	ldr	r0, [r7, #12]
 800988a:	f000 fadd 	bl	8009e48 <SPI_WaitOnFlagUntilTimeout>
 800988e:	4603      	mov	r3, r0
 8009890:	2b00      	cmp	r3, #0
 8009892:	d007      	beq.n	80098a4 <HAL_SPI_TransmitReceive+0x644>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800989a:	f043 0220 	orr.w	r2, r3, #32
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 80098a4:	68f8      	ldr	r0, [r7, #12]
 80098a6:	f000 fa2f 	bl	8009d08 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	2201      	movs	r2, #1
 80098ae:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	2200      	movs	r2, #0
 80098b6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80098ba:	68fb      	ldr	r3, [r7, #12]
 80098bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	d001      	beq.n	80098c8 <HAL_SPI_TransmitReceive+0x668>
  {
    return HAL_ERROR;
 80098c4:	2301      	movs	r3, #1
 80098c6:	e000      	b.n	80098ca <HAL_SPI_TransmitReceive+0x66a>
  }
  else
  {
    return HAL_OK;
 80098c8:	2300      	movs	r3, #0
  }
}
 80098ca:	4618      	mov	r0, r3
 80098cc:	3730      	adds	r7, #48	@ 0x30
 80098ce:	46bd      	mov	sp, r7
 80098d0:	bd80      	pop	{r7, pc}
 80098d2:	bf00      	nop

080098d4 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80098d4:	b580      	push	{r7, lr}
 80098d6:	b08a      	sub	sp, #40	@ 0x28
 80098d8:	af00      	add	r7, sp, #0
 80098da:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	691b      	ldr	r3, [r3, #16]
 80098e2:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	695b      	ldr	r3, [r3, #20]
 80098ea:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 80098ec:	6a3a      	ldr	r2, [r7, #32]
 80098ee:	69fb      	ldr	r3, [r7, #28]
 80098f0:	4013      	ands	r3, r2
 80098f2:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	689b      	ldr	r3, [r3, #8]
 80098fa:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 80098fc:	2300      	movs	r3, #0
 80098fe:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8009906:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	3330      	adds	r3, #48	@ 0x30
 800990e:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 8009910:	69fb      	ldr	r3, [r7, #28]
 8009912:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009916:	2b00      	cmp	r3, #0
 8009918:	d010      	beq.n	800993c <HAL_SPI_IRQHandler+0x68>
 800991a:	6a3b      	ldr	r3, [r7, #32]
 800991c:	f003 0308 	and.w	r3, r3, #8
 8009920:	2b00      	cmp	r3, #0
 8009922:	d00b      	beq.n	800993c <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	699a      	ldr	r2, [r3, #24]
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009932:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 8009934:	6878      	ldr	r0, [r7, #4]
 8009936:	f000 f9c3 	bl	8009cc0 <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 800993a:	e192      	b.n	8009c62 <HAL_SPI_IRQHandler+0x38e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800993c:	69bb      	ldr	r3, [r7, #24]
 800993e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009942:	2b00      	cmp	r3, #0
 8009944:	d113      	bne.n	800996e <HAL_SPI_IRQHandler+0x9a>
 8009946:	69bb      	ldr	r3, [r7, #24]
 8009948:	f003 0320 	and.w	r3, r3, #32
 800994c:	2b00      	cmp	r3, #0
 800994e:	d10e      	bne.n	800996e <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 8009950:	69bb      	ldr	r3, [r7, #24]
 8009952:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8009956:	2b00      	cmp	r3, #0
 8009958:	d009      	beq.n	800996e <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800995e:	6878      	ldr	r0, [r7, #4]
 8009960:	4798      	blx	r3
    hspi->RxISR(hspi);
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009966:	6878      	ldr	r0, [r7, #4]
 8009968:	4798      	blx	r3
    handled = 1UL;
 800996a:	2301      	movs	r3, #1
 800996c:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800996e:	69bb      	ldr	r3, [r7, #24]
 8009970:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009974:	2b00      	cmp	r3, #0
 8009976:	d10f      	bne.n	8009998 <HAL_SPI_IRQHandler+0xc4>
 8009978:	69bb      	ldr	r3, [r7, #24]
 800997a:	f003 0301 	and.w	r3, r3, #1
 800997e:	2b00      	cmp	r3, #0
 8009980:	d00a      	beq.n	8009998 <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8009982:	69bb      	ldr	r3, [r7, #24]
 8009984:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8009988:	2b00      	cmp	r3, #0
 800998a:	d105      	bne.n	8009998 <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009990:	6878      	ldr	r0, [r7, #4]
 8009992:	4798      	blx	r3
    handled = 1UL;
 8009994:	2301      	movs	r3, #1
 8009996:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8009998:	69bb      	ldr	r3, [r7, #24]
 800999a:	f003 0320 	and.w	r3, r3, #32
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d10f      	bne.n	80099c2 <HAL_SPI_IRQHandler+0xee>
 80099a2:	69bb      	ldr	r3, [r7, #24]
 80099a4:	f003 0302 	and.w	r3, r3, #2
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	d00a      	beq.n	80099c2 <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 80099ac:	69bb      	ldr	r3, [r7, #24]
 80099ae:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d105      	bne.n	80099c2 <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80099ba:	6878      	ldr	r0, [r7, #4]
 80099bc:	4798      	blx	r3
    handled = 1UL;
 80099be:	2301      	movs	r3, #1
 80099c0:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 80099c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	f040 8147 	bne.w	8009c58 <HAL_SPI_IRQHandler+0x384>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 80099ca:	69bb      	ldr	r3, [r7, #24]
 80099cc:	f003 0308 	and.w	r3, r3, #8
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	f000 808b 	beq.w	8009aec <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	699a      	ldr	r2, [r3, #24]
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	f042 0208 	orr.w	r2, r2, #8
 80099e4:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	699a      	ldr	r2, [r3, #24]
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	f042 0210 	orr.w	r2, r2, #16
 80099f4:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	699a      	ldr	r2, [r3, #24]
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009a04:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	691a      	ldr	r2, [r3, #16]
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	f022 0208 	bic.w	r2, r2, #8
 8009a14:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	689b      	ldr	r3, [r3, #8]
 8009a1c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	d13d      	bne.n	8009aa0 <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 8009a24:	e036      	b.n	8009a94 <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	68db      	ldr	r3, [r3, #12]
 8009a2a:	2b0f      	cmp	r3, #15
 8009a2c:	d90b      	bls.n	8009a46 <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	681a      	ldr	r2, [r3, #0]
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009a36:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8009a38:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009a3e:	1d1a      	adds	r2, r3, #4
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	665a      	str	r2, [r3, #100]	@ 0x64
 8009a44:	e01d      	b.n	8009a82 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	68db      	ldr	r3, [r3, #12]
 8009a4a:	2b07      	cmp	r3, #7
 8009a4c:	d90b      	bls.n	8009a66 <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009a52:	68fa      	ldr	r2, [r7, #12]
 8009a54:	8812      	ldrh	r2, [r2, #0]
 8009a56:	b292      	uxth	r2, r2
 8009a58:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009a5e:	1c9a      	adds	r2, r3, #2
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	665a      	str	r2, [r3, #100]	@ 0x64
 8009a64:	e00d      	b.n	8009a82 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009a72:	7812      	ldrb	r2, [r2, #0]
 8009a74:	b2d2      	uxtb	r2, r2
 8009a76:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009a7c:	1c5a      	adds	r2, r3, #1
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009a88:	b29b      	uxth	r3, r3
 8009a8a:	3b01      	subs	r3, #1
 8009a8c:	b29a      	uxth	r2, r3
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009a9a:	b29b      	uxth	r3, r3
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d1c2      	bne.n	8009a26 <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 8009aa0:	6878      	ldr	r0, [r7, #4]
 8009aa2:	f000 f931 	bl	8009d08 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	2201      	movs	r2, #1
 8009aaa:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d003      	beq.n	8009ac0 <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8009ab8:	6878      	ldr	r0, [r7, #4]
 8009aba:	f000 f8f7 	bl	8009cac <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8009abe:	e0d0      	b.n	8009c62 <HAL_SPI_IRQHandler+0x38e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 8009ac0:	7cfb      	ldrb	r3, [r7, #19]
 8009ac2:	2b05      	cmp	r3, #5
 8009ac4:	d103      	bne.n	8009ace <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 8009ac6:	6878      	ldr	r0, [r7, #4]
 8009ac8:	f000 f8e6 	bl	8009c98 <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 8009acc:	e0c6      	b.n	8009c5c <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 8009ace:	7cfb      	ldrb	r3, [r7, #19]
 8009ad0:	2b04      	cmp	r3, #4
 8009ad2:	d103      	bne.n	8009adc <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 8009ad4:	6878      	ldr	r0, [r7, #4]
 8009ad6:	f000 f8d5 	bl	8009c84 <HAL_SPI_RxCpltCallback>
    return;
 8009ada:	e0bf      	b.n	8009c5c <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 8009adc:	7cfb      	ldrb	r3, [r7, #19]
 8009ade:	2b03      	cmp	r3, #3
 8009ae0:	f040 80bc 	bne.w	8009c5c <HAL_SPI_IRQHandler+0x388>
      HAL_SPI_TxCpltCallback(hspi);
 8009ae4:	6878      	ldr	r0, [r7, #4]
 8009ae6:	f000 f8c3 	bl	8009c70 <HAL_SPI_TxCpltCallback>
    return;
 8009aea:	e0b7      	b.n	8009c5c <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 8009aec:	69bb      	ldr	r3, [r7, #24]
 8009aee:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	f000 80b5 	beq.w	8009c62 <HAL_SPI_IRQHandler+0x38e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 8009af8:	69bb      	ldr	r3, [r7, #24]
 8009afa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	d00f      	beq.n	8009b22 <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009b08:	f043 0204 	orr.w	r2, r3, #4
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	699a      	ldr	r2, [r3, #24]
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009b20:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 8009b22:	69bb      	ldr	r3, [r7, #24]
 8009b24:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d00f      	beq.n	8009b4c <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009b32:	f043 0201 	orr.w	r2, r3, #1
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	699a      	ldr	r2, [r3, #24]
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009b4a:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 8009b4c:	69bb      	ldr	r3, [r7, #24]
 8009b4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d00f      	beq.n	8009b76 <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009b5c:	f043 0208 	orr.w	r2, r3, #8
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	699a      	ldr	r2, [r3, #24]
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009b74:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 8009b76:	69bb      	ldr	r3, [r7, #24]
 8009b78:	f003 0320 	and.w	r3, r3, #32
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d00f      	beq.n	8009ba0 <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009b86:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	699a      	ldr	r2, [r3, #24]
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	f042 0220 	orr.w	r2, r2, #32
 8009b9e:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d05a      	beq.n	8009c60 <HAL_SPI_IRQHandler+0x38c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	681a      	ldr	r2, [r3, #0]
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	f022 0201 	bic.w	r2, r2, #1
 8009bb8:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	6919      	ldr	r1, [r3, #16]
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	681a      	ldr	r2, [r3, #0]
 8009bc4:	4b28      	ldr	r3, [pc, #160]	@ (8009c68 <HAL_SPI_IRQHandler+0x394>)
 8009bc6:	400b      	ands	r3, r1
 8009bc8:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8009bca:	697b      	ldr	r3, [r7, #20]
 8009bcc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8009bd0:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8009bd4:	d138      	bne.n	8009c48 <HAL_SPI_IRQHandler+0x374>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	689a      	ldr	r2, [r3, #8]
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8009be4:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d013      	beq.n	8009c16 <HAL_SPI_IRQHandler+0x342>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009bf2:	4a1e      	ldr	r2, [pc, #120]	@ (8009c6c <HAL_SPI_IRQHandler+0x398>)
 8009bf4:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009bfa:	4618      	mov	r0, r3
 8009bfc:	f7f9 fd6e 	bl	80036dc <HAL_DMA_Abort_IT>
 8009c00:	4603      	mov	r3, r0
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d007      	beq.n	8009c16 <HAL_SPI_IRQHandler+0x342>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009c0c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d020      	beq.n	8009c60 <HAL_SPI_IRQHandler+0x38c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009c22:	4a12      	ldr	r2, [pc, #72]	@ (8009c6c <HAL_SPI_IRQHandler+0x398>)
 8009c24:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009c2a:	4618      	mov	r0, r3
 8009c2c:	f7f9 fd56 	bl	80036dc <HAL_DMA_Abort_IT>
 8009c30:	4603      	mov	r3, r0
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d014      	beq.n	8009c60 <HAL_SPI_IRQHandler+0x38c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009c3c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8009c46:	e00b      	b.n	8009c60 <HAL_SPI_IRQHandler+0x38c>
        hspi->State = HAL_SPI_STATE_READY;
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	2201      	movs	r2, #1
 8009c4c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 8009c50:	6878      	ldr	r0, [r7, #4]
 8009c52:	f000 f82b 	bl	8009cac <HAL_SPI_ErrorCallback>
    return;
 8009c56:	e003      	b.n	8009c60 <HAL_SPI_IRQHandler+0x38c>
    return;
 8009c58:	bf00      	nop
 8009c5a:	e002      	b.n	8009c62 <HAL_SPI_IRQHandler+0x38e>
    return;
 8009c5c:	bf00      	nop
 8009c5e:	e000      	b.n	8009c62 <HAL_SPI_IRQHandler+0x38e>
    return;
 8009c60:	bf00      	nop
  }
}
 8009c62:	3728      	adds	r7, #40	@ 0x28
 8009c64:	46bd      	mov	sp, r7
 8009c66:	bd80      	pop	{r7, pc}
 8009c68:	fffffc94 	.word	0xfffffc94
 8009c6c:	08009cd5 	.word	0x08009cd5

08009c70 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8009c70:	b480      	push	{r7}
 8009c72:	b083      	sub	sp, #12
 8009c74:	af00      	add	r7, sp, #0
 8009c76:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8009c78:	bf00      	nop
 8009c7a:	370c      	adds	r7, #12
 8009c7c:	46bd      	mov	sp, r7
 8009c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c82:	4770      	bx	lr

08009c84 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8009c84:	b480      	push	{r7}
 8009c86:	b083      	sub	sp, #12
 8009c88:	af00      	add	r7, sp, #0
 8009c8a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8009c8c:	bf00      	nop
 8009c8e:	370c      	adds	r7, #12
 8009c90:	46bd      	mov	sp, r7
 8009c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c96:	4770      	bx	lr

08009c98 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8009c98:	b480      	push	{r7}
 8009c9a:	b083      	sub	sp, #12
 8009c9c:	af00      	add	r7, sp, #0
 8009c9e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8009ca0:	bf00      	nop
 8009ca2:	370c      	adds	r7, #12
 8009ca4:	46bd      	mov	sp, r7
 8009ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009caa:	4770      	bx	lr

08009cac <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8009cac:	b480      	push	{r7}
 8009cae:	b083      	sub	sp, #12
 8009cb0:	af00      	add	r7, sp, #0
 8009cb2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8009cb4:	bf00      	nop
 8009cb6:	370c      	adds	r7, #12
 8009cb8:	46bd      	mov	sp, r7
 8009cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cbe:	4770      	bx	lr

08009cc0 <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8009cc0:	b480      	push	{r7}
 8009cc2:	b083      	sub	sp, #12
 8009cc4:	af00      	add	r7, sp, #0
 8009cc6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 8009cc8:	bf00      	nop
 8009cca:	370c      	adds	r7, #12
 8009ccc:	46bd      	mov	sp, r7
 8009cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cd2:	4770      	bx	lr

08009cd4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009cd4:	b580      	push	{r7, lr}
 8009cd6:	b084      	sub	sp, #16
 8009cd8:	af00      	add	r7, sp, #0
 8009cda:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ce0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	2200      	movs	r2, #0
 8009ce6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	2200      	movs	r2, #0
 8009cee:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	2201      	movs	r2, #1
 8009cf6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8009cfa:	68f8      	ldr	r0, [r7, #12]
 8009cfc:	f7ff ffd6 	bl	8009cac <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009d00:	bf00      	nop
 8009d02:	3710      	adds	r7, #16
 8009d04:	46bd      	mov	sp, r7
 8009d06:	bd80      	pop	{r7, pc}

08009d08 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8009d08:	b480      	push	{r7}
 8009d0a:	b085      	sub	sp, #20
 8009d0c:	af00      	add	r7, sp, #0
 8009d0e:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	695b      	ldr	r3, [r3, #20]
 8009d16:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	699a      	ldr	r2, [r3, #24]
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	f042 0208 	orr.w	r2, r2, #8
 8009d26:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	699a      	ldr	r2, [r3, #24]
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	f042 0210 	orr.w	r2, r2, #16
 8009d36:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	681a      	ldr	r2, [r3, #0]
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	f022 0201 	bic.w	r2, r2, #1
 8009d46:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	6919      	ldr	r1, [r3, #16]
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	681a      	ldr	r2, [r3, #0]
 8009d52:	4b3c      	ldr	r3, [pc, #240]	@ (8009e44 <SPI_CloseTransfer+0x13c>)
 8009d54:	400b      	ands	r3, r1
 8009d56:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	689a      	ldr	r2, [r3, #8]
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8009d66:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8009d6e:	b2db      	uxtb	r3, r3
 8009d70:	2b04      	cmp	r3, #4
 8009d72:	d014      	beq.n	8009d9e <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	f003 0320 	and.w	r3, r3, #32
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d00f      	beq.n	8009d9e <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009d84:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	699a      	ldr	r2, [r3, #24]
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	f042 0220 	orr.w	r2, r2, #32
 8009d9c:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8009da4:	b2db      	uxtb	r3, r3
 8009da6:	2b03      	cmp	r3, #3
 8009da8:	d014      	beq.n	8009dd4 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	d00f      	beq.n	8009dd4 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009dba:	f043 0204 	orr.w	r2, r3, #4
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	699a      	ldr	r2, [r3, #24]
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009dd2:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d00f      	beq.n	8009dfe <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009de4:	f043 0201 	orr.w	r2, r3, #1
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	699a      	ldr	r2, [r3, #24]
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009dfc:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d00f      	beq.n	8009e28 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009e0e:	f043 0208 	orr.w	r2, r3, #8
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	699a      	ldr	r2, [r3, #24]
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009e26:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	2200      	movs	r2, #0
 8009e2c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	2200      	movs	r2, #0
 8009e34:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8009e38:	bf00      	nop
 8009e3a:	3714      	adds	r7, #20
 8009e3c:	46bd      	mov	sp, r7
 8009e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e42:	4770      	bx	lr
 8009e44:	fffffc90 	.word	0xfffffc90

08009e48 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8009e48:	b580      	push	{r7, lr}
 8009e4a:	b084      	sub	sp, #16
 8009e4c:	af00      	add	r7, sp, #0
 8009e4e:	60f8      	str	r0, [r7, #12]
 8009e50:	60b9      	str	r1, [r7, #8]
 8009e52:	603b      	str	r3, [r7, #0]
 8009e54:	4613      	mov	r3, r2
 8009e56:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8009e58:	e010      	b.n	8009e7c <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009e5a:	f7f8 fc73 	bl	8002744 <HAL_GetTick>
 8009e5e:	4602      	mov	r2, r0
 8009e60:	69bb      	ldr	r3, [r7, #24]
 8009e62:	1ad3      	subs	r3, r2, r3
 8009e64:	683a      	ldr	r2, [r7, #0]
 8009e66:	429a      	cmp	r2, r3
 8009e68:	d803      	bhi.n	8009e72 <SPI_WaitOnFlagUntilTimeout+0x2a>
 8009e6a:	683b      	ldr	r3, [r7, #0]
 8009e6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e70:	d102      	bne.n	8009e78 <SPI_WaitOnFlagUntilTimeout+0x30>
 8009e72:	683b      	ldr	r3, [r7, #0]
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	d101      	bne.n	8009e7c <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8009e78:	2303      	movs	r3, #3
 8009e7a:	e00f      	b.n	8009e9c <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	695a      	ldr	r2, [r3, #20]
 8009e82:	68bb      	ldr	r3, [r7, #8]
 8009e84:	4013      	ands	r3, r2
 8009e86:	68ba      	ldr	r2, [r7, #8]
 8009e88:	429a      	cmp	r2, r3
 8009e8a:	bf0c      	ite	eq
 8009e8c:	2301      	moveq	r3, #1
 8009e8e:	2300      	movne	r3, #0
 8009e90:	b2db      	uxtb	r3, r3
 8009e92:	461a      	mov	r2, r3
 8009e94:	79fb      	ldrb	r3, [r7, #7]
 8009e96:	429a      	cmp	r2, r3
 8009e98:	d0df      	beq.n	8009e5a <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8009e9a:	2300      	movs	r3, #0
}
 8009e9c:	4618      	mov	r0, r3
 8009e9e:	3710      	adds	r7, #16
 8009ea0:	46bd      	mov	sp, r7
 8009ea2:	bd80      	pop	{r7, pc}

08009ea4 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8009ea4:	b480      	push	{r7}
 8009ea6:	b085      	sub	sp, #20
 8009ea8:	af00      	add	r7, sp, #0
 8009eaa:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009eb0:	095b      	lsrs	r3, r3, #5
 8009eb2:	3301      	adds	r3, #1
 8009eb4:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	68db      	ldr	r3, [r3, #12]
 8009eba:	3301      	adds	r3, #1
 8009ebc:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8009ebe:	68bb      	ldr	r3, [r7, #8]
 8009ec0:	3307      	adds	r3, #7
 8009ec2:	08db      	lsrs	r3, r3, #3
 8009ec4:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8009ec6:	68bb      	ldr	r3, [r7, #8]
 8009ec8:	68fa      	ldr	r2, [r7, #12]
 8009eca:	fb02 f303 	mul.w	r3, r2, r3
}
 8009ece:	4618      	mov	r0, r3
 8009ed0:	3714      	adds	r7, #20
 8009ed2:	46bd      	mov	sp, r7
 8009ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ed8:	4770      	bx	lr

08009eda <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009eda:	b580      	push	{r7, lr}
 8009edc:	b082      	sub	sp, #8
 8009ede:	af00      	add	r7, sp, #0
 8009ee0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d101      	bne.n	8009eec <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009ee8:	2301      	movs	r3, #1
 8009eea:	e049      	b.n	8009f80 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009ef2:	b2db      	uxtb	r3, r3
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d106      	bne.n	8009f06 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	2200      	movs	r2, #0
 8009efc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009f00:	6878      	ldr	r0, [r7, #4]
 8009f02:	f7f8 f9d9 	bl	80022b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	2202      	movs	r2, #2
 8009f0a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	681a      	ldr	r2, [r3, #0]
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	3304      	adds	r3, #4
 8009f16:	4619      	mov	r1, r3
 8009f18:	4610      	mov	r0, r2
 8009f1a:	f000 fae3 	bl	800a4e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	2201      	movs	r2, #1
 8009f22:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	2201      	movs	r2, #1
 8009f2a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	2201      	movs	r2, #1
 8009f32:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	2201      	movs	r2, #1
 8009f3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	2201      	movs	r2, #1
 8009f42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	2201      	movs	r2, #1
 8009f4a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	2201      	movs	r2, #1
 8009f52:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	2201      	movs	r2, #1
 8009f5a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	2201      	movs	r2, #1
 8009f62:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	2201      	movs	r2, #1
 8009f6a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	2201      	movs	r2, #1
 8009f72:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	2201      	movs	r2, #1
 8009f7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009f7e:	2300      	movs	r3, #0
}
 8009f80:	4618      	mov	r0, r3
 8009f82:	3708      	adds	r7, #8
 8009f84:	46bd      	mov	sp, r7
 8009f86:	bd80      	pop	{r7, pc}

08009f88 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009f88:	b480      	push	{r7}
 8009f8a:	b085      	sub	sp, #20
 8009f8c:	af00      	add	r7, sp, #0
 8009f8e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009f96:	b2db      	uxtb	r3, r3
 8009f98:	2b01      	cmp	r3, #1
 8009f9a:	d001      	beq.n	8009fa0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009f9c:	2301      	movs	r3, #1
 8009f9e:	e05e      	b.n	800a05e <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	2202      	movs	r2, #2
 8009fa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	68da      	ldr	r2, [r3, #12]
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	f042 0201 	orr.w	r2, r2, #1
 8009fb6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	4a2b      	ldr	r2, [pc, #172]	@ (800a06c <HAL_TIM_Base_Start_IT+0xe4>)
 8009fbe:	4293      	cmp	r3, r2
 8009fc0:	d02c      	beq.n	800a01c <HAL_TIM_Base_Start_IT+0x94>
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009fca:	d027      	beq.n	800a01c <HAL_TIM_Base_Start_IT+0x94>
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	4a27      	ldr	r2, [pc, #156]	@ (800a070 <HAL_TIM_Base_Start_IT+0xe8>)
 8009fd2:	4293      	cmp	r3, r2
 8009fd4:	d022      	beq.n	800a01c <HAL_TIM_Base_Start_IT+0x94>
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	4a26      	ldr	r2, [pc, #152]	@ (800a074 <HAL_TIM_Base_Start_IT+0xec>)
 8009fdc:	4293      	cmp	r3, r2
 8009fde:	d01d      	beq.n	800a01c <HAL_TIM_Base_Start_IT+0x94>
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	4a24      	ldr	r2, [pc, #144]	@ (800a078 <HAL_TIM_Base_Start_IT+0xf0>)
 8009fe6:	4293      	cmp	r3, r2
 8009fe8:	d018      	beq.n	800a01c <HAL_TIM_Base_Start_IT+0x94>
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	4a23      	ldr	r2, [pc, #140]	@ (800a07c <HAL_TIM_Base_Start_IT+0xf4>)
 8009ff0:	4293      	cmp	r3, r2
 8009ff2:	d013      	beq.n	800a01c <HAL_TIM_Base_Start_IT+0x94>
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	4a21      	ldr	r2, [pc, #132]	@ (800a080 <HAL_TIM_Base_Start_IT+0xf8>)
 8009ffa:	4293      	cmp	r3, r2
 8009ffc:	d00e      	beq.n	800a01c <HAL_TIM_Base_Start_IT+0x94>
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	4a20      	ldr	r2, [pc, #128]	@ (800a084 <HAL_TIM_Base_Start_IT+0xfc>)
 800a004:	4293      	cmp	r3, r2
 800a006:	d009      	beq.n	800a01c <HAL_TIM_Base_Start_IT+0x94>
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	4a1e      	ldr	r2, [pc, #120]	@ (800a088 <HAL_TIM_Base_Start_IT+0x100>)
 800a00e:	4293      	cmp	r3, r2
 800a010:	d004      	beq.n	800a01c <HAL_TIM_Base_Start_IT+0x94>
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	4a1d      	ldr	r2, [pc, #116]	@ (800a08c <HAL_TIM_Base_Start_IT+0x104>)
 800a018:	4293      	cmp	r3, r2
 800a01a:	d115      	bne.n	800a048 <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	689a      	ldr	r2, [r3, #8]
 800a022:	4b1b      	ldr	r3, [pc, #108]	@ (800a090 <HAL_TIM_Base_Start_IT+0x108>)
 800a024:	4013      	ands	r3, r2
 800a026:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	2b06      	cmp	r3, #6
 800a02c:	d015      	beq.n	800a05a <HAL_TIM_Base_Start_IT+0xd2>
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a034:	d011      	beq.n	800a05a <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	681a      	ldr	r2, [r3, #0]
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	f042 0201 	orr.w	r2, r2, #1
 800a044:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a046:	e008      	b.n	800a05a <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	681a      	ldr	r2, [r3, #0]
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	f042 0201 	orr.w	r2, r2, #1
 800a056:	601a      	str	r2, [r3, #0]
 800a058:	e000      	b.n	800a05c <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a05a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a05c:	2300      	movs	r3, #0
}
 800a05e:	4618      	mov	r0, r3
 800a060:	3714      	adds	r7, #20
 800a062:	46bd      	mov	sp, r7
 800a064:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a068:	4770      	bx	lr
 800a06a:	bf00      	nop
 800a06c:	40010000 	.word	0x40010000
 800a070:	40000400 	.word	0x40000400
 800a074:	40000800 	.word	0x40000800
 800a078:	40000c00 	.word	0x40000c00
 800a07c:	40010400 	.word	0x40010400
 800a080:	40001800 	.word	0x40001800
 800a084:	40014000 	.word	0x40014000
 800a088:	4000e000 	.word	0x4000e000
 800a08c:	4000e400 	.word	0x4000e400
 800a090:	00010007 	.word	0x00010007

0800a094 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a094:	b580      	push	{r7, lr}
 800a096:	b084      	sub	sp, #16
 800a098:	af00      	add	r7, sp, #0
 800a09a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	68db      	ldr	r3, [r3, #12]
 800a0a2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	691b      	ldr	r3, [r3, #16]
 800a0aa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800a0ac:	68bb      	ldr	r3, [r7, #8]
 800a0ae:	f003 0302 	and.w	r3, r3, #2
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d020      	beq.n	800a0f8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	f003 0302 	and.w	r3, r3, #2
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	d01b      	beq.n	800a0f8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	f06f 0202 	mvn.w	r2, #2
 800a0c8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	2201      	movs	r2, #1
 800a0ce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	699b      	ldr	r3, [r3, #24]
 800a0d6:	f003 0303 	and.w	r3, r3, #3
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d003      	beq.n	800a0e6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a0de:	6878      	ldr	r0, [r7, #4]
 800a0e0:	f000 f9e2 	bl	800a4a8 <HAL_TIM_IC_CaptureCallback>
 800a0e4:	e005      	b.n	800a0f2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a0e6:	6878      	ldr	r0, [r7, #4]
 800a0e8:	f000 f9d4 	bl	800a494 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a0ec:	6878      	ldr	r0, [r7, #4]
 800a0ee:	f000 f9e5 	bl	800a4bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	2200      	movs	r2, #0
 800a0f6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800a0f8:	68bb      	ldr	r3, [r7, #8]
 800a0fa:	f003 0304 	and.w	r3, r3, #4
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d020      	beq.n	800a144 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	f003 0304 	and.w	r3, r3, #4
 800a108:	2b00      	cmp	r3, #0
 800a10a:	d01b      	beq.n	800a144 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	f06f 0204 	mvn.w	r2, #4
 800a114:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	2202      	movs	r2, #2
 800a11a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	699b      	ldr	r3, [r3, #24]
 800a122:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a126:	2b00      	cmp	r3, #0
 800a128:	d003      	beq.n	800a132 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a12a:	6878      	ldr	r0, [r7, #4]
 800a12c:	f000 f9bc 	bl	800a4a8 <HAL_TIM_IC_CaptureCallback>
 800a130:	e005      	b.n	800a13e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a132:	6878      	ldr	r0, [r7, #4]
 800a134:	f000 f9ae 	bl	800a494 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a138:	6878      	ldr	r0, [r7, #4]
 800a13a:	f000 f9bf 	bl	800a4bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	2200      	movs	r2, #0
 800a142:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800a144:	68bb      	ldr	r3, [r7, #8]
 800a146:	f003 0308 	and.w	r3, r3, #8
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d020      	beq.n	800a190 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800a14e:	68fb      	ldr	r3, [r7, #12]
 800a150:	f003 0308 	and.w	r3, r3, #8
 800a154:	2b00      	cmp	r3, #0
 800a156:	d01b      	beq.n	800a190 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	f06f 0208 	mvn.w	r2, #8
 800a160:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	2204      	movs	r2, #4
 800a166:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	69db      	ldr	r3, [r3, #28]
 800a16e:	f003 0303 	and.w	r3, r3, #3
 800a172:	2b00      	cmp	r3, #0
 800a174:	d003      	beq.n	800a17e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a176:	6878      	ldr	r0, [r7, #4]
 800a178:	f000 f996 	bl	800a4a8 <HAL_TIM_IC_CaptureCallback>
 800a17c:	e005      	b.n	800a18a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a17e:	6878      	ldr	r0, [r7, #4]
 800a180:	f000 f988 	bl	800a494 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a184:	6878      	ldr	r0, [r7, #4]
 800a186:	f000 f999 	bl	800a4bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	2200      	movs	r2, #0
 800a18e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800a190:	68bb      	ldr	r3, [r7, #8]
 800a192:	f003 0310 	and.w	r3, r3, #16
 800a196:	2b00      	cmp	r3, #0
 800a198:	d020      	beq.n	800a1dc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800a19a:	68fb      	ldr	r3, [r7, #12]
 800a19c:	f003 0310 	and.w	r3, r3, #16
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d01b      	beq.n	800a1dc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	f06f 0210 	mvn.w	r2, #16
 800a1ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	2208      	movs	r2, #8
 800a1b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	69db      	ldr	r3, [r3, #28]
 800a1ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d003      	beq.n	800a1ca <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a1c2:	6878      	ldr	r0, [r7, #4]
 800a1c4:	f000 f970 	bl	800a4a8 <HAL_TIM_IC_CaptureCallback>
 800a1c8:	e005      	b.n	800a1d6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a1ca:	6878      	ldr	r0, [r7, #4]
 800a1cc:	f000 f962 	bl	800a494 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a1d0:	6878      	ldr	r0, [r7, #4]
 800a1d2:	f000 f973 	bl	800a4bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	2200      	movs	r2, #0
 800a1da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800a1dc:	68bb      	ldr	r3, [r7, #8]
 800a1de:	f003 0301 	and.w	r3, r3, #1
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d00c      	beq.n	800a200 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	f003 0301 	and.w	r3, r3, #1
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d007      	beq.n	800a200 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	f06f 0201 	mvn.w	r2, #1
 800a1f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a1fa:	6878      	ldr	r0, [r7, #4]
 800a1fc:	f7f7 fb0a 	bl	8001814 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800a200:	68bb      	ldr	r3, [r7, #8]
 800a202:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a206:	2b00      	cmp	r3, #0
 800a208:	d104      	bne.n	800a214 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800a20a:	68bb      	ldr	r3, [r7, #8]
 800a20c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800a210:	2b00      	cmp	r3, #0
 800a212:	d00c      	beq.n	800a22e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d007      	beq.n	800a22e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800a226:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a228:	6878      	ldr	r0, [r7, #4]
 800a22a:	f000 fb4b 	bl	800a8c4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800a22e:	68bb      	ldr	r3, [r7, #8]
 800a230:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a234:	2b00      	cmp	r3, #0
 800a236:	d00c      	beq.n	800a252 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a23e:	2b00      	cmp	r3, #0
 800a240:	d007      	beq.n	800a252 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800a24a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800a24c:	6878      	ldr	r0, [r7, #4]
 800a24e:	f000 fb43 	bl	800a8d8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800a252:	68bb      	ldr	r3, [r7, #8]
 800a254:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d00c      	beq.n	800a276 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800a25c:	68fb      	ldr	r3, [r7, #12]
 800a25e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a262:	2b00      	cmp	r3, #0
 800a264:	d007      	beq.n	800a276 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800a26e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a270:	6878      	ldr	r0, [r7, #4]
 800a272:	f000 f92d 	bl	800a4d0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800a276:	68bb      	ldr	r3, [r7, #8]
 800a278:	f003 0320 	and.w	r3, r3, #32
 800a27c:	2b00      	cmp	r3, #0
 800a27e:	d00c      	beq.n	800a29a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800a280:	68fb      	ldr	r3, [r7, #12]
 800a282:	f003 0320 	and.w	r3, r3, #32
 800a286:	2b00      	cmp	r3, #0
 800a288:	d007      	beq.n	800a29a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	f06f 0220 	mvn.w	r2, #32
 800a292:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a294:	6878      	ldr	r0, [r7, #4]
 800a296:	f000 fb0b 	bl	800a8b0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a29a:	bf00      	nop
 800a29c:	3710      	adds	r7, #16
 800a29e:	46bd      	mov	sp, r7
 800a2a0:	bd80      	pop	{r7, pc}
	...

0800a2a4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a2a4:	b580      	push	{r7, lr}
 800a2a6:	b084      	sub	sp, #16
 800a2a8:	af00      	add	r7, sp, #0
 800a2aa:	6078      	str	r0, [r7, #4]
 800a2ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a2ae:	2300      	movs	r3, #0
 800a2b0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a2b8:	2b01      	cmp	r3, #1
 800a2ba:	d101      	bne.n	800a2c0 <HAL_TIM_ConfigClockSource+0x1c>
 800a2bc:	2302      	movs	r3, #2
 800a2be:	e0dc      	b.n	800a47a <HAL_TIM_ConfigClockSource+0x1d6>
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	2201      	movs	r2, #1
 800a2c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	2202      	movs	r2, #2
 800a2cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	689b      	ldr	r3, [r3, #8]
 800a2d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a2d8:	68ba      	ldr	r2, [r7, #8]
 800a2da:	4b6a      	ldr	r3, [pc, #424]	@ (800a484 <HAL_TIM_ConfigClockSource+0x1e0>)
 800a2dc:	4013      	ands	r3, r2
 800a2de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a2e0:	68bb      	ldr	r3, [r7, #8]
 800a2e2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a2e6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	68ba      	ldr	r2, [r7, #8]
 800a2ee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a2f0:	683b      	ldr	r3, [r7, #0]
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	4a64      	ldr	r2, [pc, #400]	@ (800a488 <HAL_TIM_ConfigClockSource+0x1e4>)
 800a2f6:	4293      	cmp	r3, r2
 800a2f8:	f000 80a9 	beq.w	800a44e <HAL_TIM_ConfigClockSource+0x1aa>
 800a2fc:	4a62      	ldr	r2, [pc, #392]	@ (800a488 <HAL_TIM_ConfigClockSource+0x1e4>)
 800a2fe:	4293      	cmp	r3, r2
 800a300:	f200 80ae 	bhi.w	800a460 <HAL_TIM_ConfigClockSource+0x1bc>
 800a304:	4a61      	ldr	r2, [pc, #388]	@ (800a48c <HAL_TIM_ConfigClockSource+0x1e8>)
 800a306:	4293      	cmp	r3, r2
 800a308:	f000 80a1 	beq.w	800a44e <HAL_TIM_ConfigClockSource+0x1aa>
 800a30c:	4a5f      	ldr	r2, [pc, #380]	@ (800a48c <HAL_TIM_ConfigClockSource+0x1e8>)
 800a30e:	4293      	cmp	r3, r2
 800a310:	f200 80a6 	bhi.w	800a460 <HAL_TIM_ConfigClockSource+0x1bc>
 800a314:	4a5e      	ldr	r2, [pc, #376]	@ (800a490 <HAL_TIM_ConfigClockSource+0x1ec>)
 800a316:	4293      	cmp	r3, r2
 800a318:	f000 8099 	beq.w	800a44e <HAL_TIM_ConfigClockSource+0x1aa>
 800a31c:	4a5c      	ldr	r2, [pc, #368]	@ (800a490 <HAL_TIM_ConfigClockSource+0x1ec>)
 800a31e:	4293      	cmp	r3, r2
 800a320:	f200 809e 	bhi.w	800a460 <HAL_TIM_ConfigClockSource+0x1bc>
 800a324:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800a328:	f000 8091 	beq.w	800a44e <HAL_TIM_ConfigClockSource+0x1aa>
 800a32c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800a330:	f200 8096 	bhi.w	800a460 <HAL_TIM_ConfigClockSource+0x1bc>
 800a334:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a338:	f000 8089 	beq.w	800a44e <HAL_TIM_ConfigClockSource+0x1aa>
 800a33c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a340:	f200 808e 	bhi.w	800a460 <HAL_TIM_ConfigClockSource+0x1bc>
 800a344:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a348:	d03e      	beq.n	800a3c8 <HAL_TIM_ConfigClockSource+0x124>
 800a34a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a34e:	f200 8087 	bhi.w	800a460 <HAL_TIM_ConfigClockSource+0x1bc>
 800a352:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a356:	f000 8086 	beq.w	800a466 <HAL_TIM_ConfigClockSource+0x1c2>
 800a35a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a35e:	d87f      	bhi.n	800a460 <HAL_TIM_ConfigClockSource+0x1bc>
 800a360:	2b70      	cmp	r3, #112	@ 0x70
 800a362:	d01a      	beq.n	800a39a <HAL_TIM_ConfigClockSource+0xf6>
 800a364:	2b70      	cmp	r3, #112	@ 0x70
 800a366:	d87b      	bhi.n	800a460 <HAL_TIM_ConfigClockSource+0x1bc>
 800a368:	2b60      	cmp	r3, #96	@ 0x60
 800a36a:	d050      	beq.n	800a40e <HAL_TIM_ConfigClockSource+0x16a>
 800a36c:	2b60      	cmp	r3, #96	@ 0x60
 800a36e:	d877      	bhi.n	800a460 <HAL_TIM_ConfigClockSource+0x1bc>
 800a370:	2b50      	cmp	r3, #80	@ 0x50
 800a372:	d03c      	beq.n	800a3ee <HAL_TIM_ConfigClockSource+0x14a>
 800a374:	2b50      	cmp	r3, #80	@ 0x50
 800a376:	d873      	bhi.n	800a460 <HAL_TIM_ConfigClockSource+0x1bc>
 800a378:	2b40      	cmp	r3, #64	@ 0x40
 800a37a:	d058      	beq.n	800a42e <HAL_TIM_ConfigClockSource+0x18a>
 800a37c:	2b40      	cmp	r3, #64	@ 0x40
 800a37e:	d86f      	bhi.n	800a460 <HAL_TIM_ConfigClockSource+0x1bc>
 800a380:	2b30      	cmp	r3, #48	@ 0x30
 800a382:	d064      	beq.n	800a44e <HAL_TIM_ConfigClockSource+0x1aa>
 800a384:	2b30      	cmp	r3, #48	@ 0x30
 800a386:	d86b      	bhi.n	800a460 <HAL_TIM_ConfigClockSource+0x1bc>
 800a388:	2b20      	cmp	r3, #32
 800a38a:	d060      	beq.n	800a44e <HAL_TIM_ConfigClockSource+0x1aa>
 800a38c:	2b20      	cmp	r3, #32
 800a38e:	d867      	bhi.n	800a460 <HAL_TIM_ConfigClockSource+0x1bc>
 800a390:	2b00      	cmp	r3, #0
 800a392:	d05c      	beq.n	800a44e <HAL_TIM_ConfigClockSource+0x1aa>
 800a394:	2b10      	cmp	r3, #16
 800a396:	d05a      	beq.n	800a44e <HAL_TIM_ConfigClockSource+0x1aa>
 800a398:	e062      	b.n	800a460 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a39e:	683b      	ldr	r3, [r7, #0]
 800a3a0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a3a2:	683b      	ldr	r3, [r7, #0]
 800a3a4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a3a6:	683b      	ldr	r3, [r7, #0]
 800a3a8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a3aa:	f000 f9c5 	bl	800a738 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	689b      	ldr	r3, [r3, #8]
 800a3b4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a3b6:	68bb      	ldr	r3, [r7, #8]
 800a3b8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800a3bc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	68ba      	ldr	r2, [r7, #8]
 800a3c4:	609a      	str	r2, [r3, #8]
      break;
 800a3c6:	e04f      	b.n	800a468 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a3cc:	683b      	ldr	r3, [r7, #0]
 800a3ce:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a3d0:	683b      	ldr	r3, [r7, #0]
 800a3d2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a3d4:	683b      	ldr	r3, [r7, #0]
 800a3d6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a3d8:	f000 f9ae 	bl	800a738 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	689a      	ldr	r2, [r3, #8]
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a3ea:	609a      	str	r2, [r3, #8]
      break;
 800a3ec:	e03c      	b.n	800a468 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a3f2:	683b      	ldr	r3, [r7, #0]
 800a3f4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a3f6:	683b      	ldr	r3, [r7, #0]
 800a3f8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a3fa:	461a      	mov	r2, r3
 800a3fc:	f000 f91e 	bl	800a63c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	2150      	movs	r1, #80	@ 0x50
 800a406:	4618      	mov	r0, r3
 800a408:	f000 f978 	bl	800a6fc <TIM_ITRx_SetConfig>
      break;
 800a40c:	e02c      	b.n	800a468 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a412:	683b      	ldr	r3, [r7, #0]
 800a414:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a416:	683b      	ldr	r3, [r7, #0]
 800a418:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a41a:	461a      	mov	r2, r3
 800a41c:	f000 f93d 	bl	800a69a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	2160      	movs	r1, #96	@ 0x60
 800a426:	4618      	mov	r0, r3
 800a428:	f000 f968 	bl	800a6fc <TIM_ITRx_SetConfig>
      break;
 800a42c:	e01c      	b.n	800a468 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a432:	683b      	ldr	r3, [r7, #0]
 800a434:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a436:	683b      	ldr	r3, [r7, #0]
 800a438:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a43a:	461a      	mov	r2, r3
 800a43c:	f000 f8fe 	bl	800a63c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	2140      	movs	r1, #64	@ 0x40
 800a446:	4618      	mov	r0, r3
 800a448:	f000 f958 	bl	800a6fc <TIM_ITRx_SetConfig>
      break;
 800a44c:	e00c      	b.n	800a468 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	681a      	ldr	r2, [r3, #0]
 800a452:	683b      	ldr	r3, [r7, #0]
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	4619      	mov	r1, r3
 800a458:	4610      	mov	r0, r2
 800a45a:	f000 f94f 	bl	800a6fc <TIM_ITRx_SetConfig>
      break;
 800a45e:	e003      	b.n	800a468 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800a460:	2301      	movs	r3, #1
 800a462:	73fb      	strb	r3, [r7, #15]
      break;
 800a464:	e000      	b.n	800a468 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800a466:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	2201      	movs	r2, #1
 800a46c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	2200      	movs	r2, #0
 800a474:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a478:	7bfb      	ldrb	r3, [r7, #15]
}
 800a47a:	4618      	mov	r0, r3
 800a47c:	3710      	adds	r7, #16
 800a47e:	46bd      	mov	sp, r7
 800a480:	bd80      	pop	{r7, pc}
 800a482:	bf00      	nop
 800a484:	ffceff88 	.word	0xffceff88
 800a488:	00100040 	.word	0x00100040
 800a48c:	00100030 	.word	0x00100030
 800a490:	00100020 	.word	0x00100020

0800a494 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a494:	b480      	push	{r7}
 800a496:	b083      	sub	sp, #12
 800a498:	af00      	add	r7, sp, #0
 800a49a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a49c:	bf00      	nop
 800a49e:	370c      	adds	r7, #12
 800a4a0:	46bd      	mov	sp, r7
 800a4a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4a6:	4770      	bx	lr

0800a4a8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a4a8:	b480      	push	{r7}
 800a4aa:	b083      	sub	sp, #12
 800a4ac:	af00      	add	r7, sp, #0
 800a4ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a4b0:	bf00      	nop
 800a4b2:	370c      	adds	r7, #12
 800a4b4:	46bd      	mov	sp, r7
 800a4b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ba:	4770      	bx	lr

0800a4bc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a4bc:	b480      	push	{r7}
 800a4be:	b083      	sub	sp, #12
 800a4c0:	af00      	add	r7, sp, #0
 800a4c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a4c4:	bf00      	nop
 800a4c6:	370c      	adds	r7, #12
 800a4c8:	46bd      	mov	sp, r7
 800a4ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ce:	4770      	bx	lr

0800a4d0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a4d0:	b480      	push	{r7}
 800a4d2:	b083      	sub	sp, #12
 800a4d4:	af00      	add	r7, sp, #0
 800a4d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a4d8:	bf00      	nop
 800a4da:	370c      	adds	r7, #12
 800a4dc:	46bd      	mov	sp, r7
 800a4de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e2:	4770      	bx	lr

0800a4e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a4e4:	b480      	push	{r7}
 800a4e6:	b085      	sub	sp, #20
 800a4e8:	af00      	add	r7, sp, #0
 800a4ea:	6078      	str	r0, [r7, #4]
 800a4ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	4a47      	ldr	r2, [pc, #284]	@ (800a614 <TIM_Base_SetConfig+0x130>)
 800a4f8:	4293      	cmp	r3, r2
 800a4fa:	d013      	beq.n	800a524 <TIM_Base_SetConfig+0x40>
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a502:	d00f      	beq.n	800a524 <TIM_Base_SetConfig+0x40>
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	4a44      	ldr	r2, [pc, #272]	@ (800a618 <TIM_Base_SetConfig+0x134>)
 800a508:	4293      	cmp	r3, r2
 800a50a:	d00b      	beq.n	800a524 <TIM_Base_SetConfig+0x40>
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	4a43      	ldr	r2, [pc, #268]	@ (800a61c <TIM_Base_SetConfig+0x138>)
 800a510:	4293      	cmp	r3, r2
 800a512:	d007      	beq.n	800a524 <TIM_Base_SetConfig+0x40>
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	4a42      	ldr	r2, [pc, #264]	@ (800a620 <TIM_Base_SetConfig+0x13c>)
 800a518:	4293      	cmp	r3, r2
 800a51a:	d003      	beq.n	800a524 <TIM_Base_SetConfig+0x40>
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	4a41      	ldr	r2, [pc, #260]	@ (800a624 <TIM_Base_SetConfig+0x140>)
 800a520:	4293      	cmp	r3, r2
 800a522:	d108      	bne.n	800a536 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a524:	68fb      	ldr	r3, [r7, #12]
 800a526:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a52a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a52c:	683b      	ldr	r3, [r7, #0]
 800a52e:	685b      	ldr	r3, [r3, #4]
 800a530:	68fa      	ldr	r2, [r7, #12]
 800a532:	4313      	orrs	r3, r2
 800a534:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	4a36      	ldr	r2, [pc, #216]	@ (800a614 <TIM_Base_SetConfig+0x130>)
 800a53a:	4293      	cmp	r3, r2
 800a53c:	d027      	beq.n	800a58e <TIM_Base_SetConfig+0xaa>
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a544:	d023      	beq.n	800a58e <TIM_Base_SetConfig+0xaa>
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	4a33      	ldr	r2, [pc, #204]	@ (800a618 <TIM_Base_SetConfig+0x134>)
 800a54a:	4293      	cmp	r3, r2
 800a54c:	d01f      	beq.n	800a58e <TIM_Base_SetConfig+0xaa>
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	4a32      	ldr	r2, [pc, #200]	@ (800a61c <TIM_Base_SetConfig+0x138>)
 800a552:	4293      	cmp	r3, r2
 800a554:	d01b      	beq.n	800a58e <TIM_Base_SetConfig+0xaa>
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	4a31      	ldr	r2, [pc, #196]	@ (800a620 <TIM_Base_SetConfig+0x13c>)
 800a55a:	4293      	cmp	r3, r2
 800a55c:	d017      	beq.n	800a58e <TIM_Base_SetConfig+0xaa>
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	4a30      	ldr	r2, [pc, #192]	@ (800a624 <TIM_Base_SetConfig+0x140>)
 800a562:	4293      	cmp	r3, r2
 800a564:	d013      	beq.n	800a58e <TIM_Base_SetConfig+0xaa>
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	4a2f      	ldr	r2, [pc, #188]	@ (800a628 <TIM_Base_SetConfig+0x144>)
 800a56a:	4293      	cmp	r3, r2
 800a56c:	d00f      	beq.n	800a58e <TIM_Base_SetConfig+0xaa>
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	4a2e      	ldr	r2, [pc, #184]	@ (800a62c <TIM_Base_SetConfig+0x148>)
 800a572:	4293      	cmp	r3, r2
 800a574:	d00b      	beq.n	800a58e <TIM_Base_SetConfig+0xaa>
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	4a2d      	ldr	r2, [pc, #180]	@ (800a630 <TIM_Base_SetConfig+0x14c>)
 800a57a:	4293      	cmp	r3, r2
 800a57c:	d007      	beq.n	800a58e <TIM_Base_SetConfig+0xaa>
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	4a2c      	ldr	r2, [pc, #176]	@ (800a634 <TIM_Base_SetConfig+0x150>)
 800a582:	4293      	cmp	r3, r2
 800a584:	d003      	beq.n	800a58e <TIM_Base_SetConfig+0xaa>
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	4a2b      	ldr	r2, [pc, #172]	@ (800a638 <TIM_Base_SetConfig+0x154>)
 800a58a:	4293      	cmp	r3, r2
 800a58c:	d108      	bne.n	800a5a0 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a58e:	68fb      	ldr	r3, [r7, #12]
 800a590:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a594:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a596:	683b      	ldr	r3, [r7, #0]
 800a598:	68db      	ldr	r3, [r3, #12]
 800a59a:	68fa      	ldr	r2, [r7, #12]
 800a59c:	4313      	orrs	r3, r2
 800a59e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a5a6:	683b      	ldr	r3, [r7, #0]
 800a5a8:	695b      	ldr	r3, [r3, #20]
 800a5aa:	4313      	orrs	r3, r2
 800a5ac:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a5ae:	683b      	ldr	r3, [r7, #0]
 800a5b0:	689a      	ldr	r2, [r3, #8]
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a5b6:	683b      	ldr	r3, [r7, #0]
 800a5b8:	681a      	ldr	r2, [r3, #0]
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	4a14      	ldr	r2, [pc, #80]	@ (800a614 <TIM_Base_SetConfig+0x130>)
 800a5c2:	4293      	cmp	r3, r2
 800a5c4:	d00f      	beq.n	800a5e6 <TIM_Base_SetConfig+0x102>
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	4a16      	ldr	r2, [pc, #88]	@ (800a624 <TIM_Base_SetConfig+0x140>)
 800a5ca:	4293      	cmp	r3, r2
 800a5cc:	d00b      	beq.n	800a5e6 <TIM_Base_SetConfig+0x102>
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	4a15      	ldr	r2, [pc, #84]	@ (800a628 <TIM_Base_SetConfig+0x144>)
 800a5d2:	4293      	cmp	r3, r2
 800a5d4:	d007      	beq.n	800a5e6 <TIM_Base_SetConfig+0x102>
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	4a14      	ldr	r2, [pc, #80]	@ (800a62c <TIM_Base_SetConfig+0x148>)
 800a5da:	4293      	cmp	r3, r2
 800a5dc:	d003      	beq.n	800a5e6 <TIM_Base_SetConfig+0x102>
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	4a13      	ldr	r2, [pc, #76]	@ (800a630 <TIM_Base_SetConfig+0x14c>)
 800a5e2:	4293      	cmp	r3, r2
 800a5e4:	d103      	bne.n	800a5ee <TIM_Base_SetConfig+0x10a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a5e6:	683b      	ldr	r3, [r7, #0]
 800a5e8:	691a      	ldr	r2, [r3, #16]
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	f043 0204 	orr.w	r2, r3, #4
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	2201      	movs	r2, #1
 800a5fe:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	68fa      	ldr	r2, [r7, #12]
 800a604:	601a      	str	r2, [r3, #0]
}
 800a606:	bf00      	nop
 800a608:	3714      	adds	r7, #20
 800a60a:	46bd      	mov	sp, r7
 800a60c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a610:	4770      	bx	lr
 800a612:	bf00      	nop
 800a614:	40010000 	.word	0x40010000
 800a618:	40000400 	.word	0x40000400
 800a61c:	40000800 	.word	0x40000800
 800a620:	40000c00 	.word	0x40000c00
 800a624:	40010400 	.word	0x40010400
 800a628:	40014000 	.word	0x40014000
 800a62c:	40014400 	.word	0x40014400
 800a630:	40014800 	.word	0x40014800
 800a634:	4000e000 	.word	0x4000e000
 800a638:	4000e400 	.word	0x4000e400

0800a63c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a63c:	b480      	push	{r7}
 800a63e:	b087      	sub	sp, #28
 800a640:	af00      	add	r7, sp, #0
 800a642:	60f8      	str	r0, [r7, #12]
 800a644:	60b9      	str	r1, [r7, #8]
 800a646:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a648:	68fb      	ldr	r3, [r7, #12]
 800a64a:	6a1b      	ldr	r3, [r3, #32]
 800a64c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a64e:	68fb      	ldr	r3, [r7, #12]
 800a650:	6a1b      	ldr	r3, [r3, #32]
 800a652:	f023 0201 	bic.w	r2, r3, #1
 800a656:	68fb      	ldr	r3, [r7, #12]
 800a658:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	699b      	ldr	r3, [r3, #24]
 800a65e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a660:	693b      	ldr	r3, [r7, #16]
 800a662:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a666:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	011b      	lsls	r3, r3, #4
 800a66c:	693a      	ldr	r2, [r7, #16]
 800a66e:	4313      	orrs	r3, r2
 800a670:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a672:	697b      	ldr	r3, [r7, #20]
 800a674:	f023 030a 	bic.w	r3, r3, #10
 800a678:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a67a:	697a      	ldr	r2, [r7, #20]
 800a67c:	68bb      	ldr	r3, [r7, #8]
 800a67e:	4313      	orrs	r3, r2
 800a680:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a682:	68fb      	ldr	r3, [r7, #12]
 800a684:	693a      	ldr	r2, [r7, #16]
 800a686:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	697a      	ldr	r2, [r7, #20]
 800a68c:	621a      	str	r2, [r3, #32]
}
 800a68e:	bf00      	nop
 800a690:	371c      	adds	r7, #28
 800a692:	46bd      	mov	sp, r7
 800a694:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a698:	4770      	bx	lr

0800a69a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a69a:	b480      	push	{r7}
 800a69c:	b087      	sub	sp, #28
 800a69e:	af00      	add	r7, sp, #0
 800a6a0:	60f8      	str	r0, [r7, #12]
 800a6a2:	60b9      	str	r1, [r7, #8]
 800a6a4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	6a1b      	ldr	r3, [r3, #32]
 800a6aa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	6a1b      	ldr	r3, [r3, #32]
 800a6b0:	f023 0210 	bic.w	r2, r3, #16
 800a6b4:	68fb      	ldr	r3, [r7, #12]
 800a6b6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a6b8:	68fb      	ldr	r3, [r7, #12]
 800a6ba:	699b      	ldr	r3, [r3, #24]
 800a6bc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a6be:	693b      	ldr	r3, [r7, #16]
 800a6c0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a6c4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	031b      	lsls	r3, r3, #12
 800a6ca:	693a      	ldr	r2, [r7, #16]
 800a6cc:	4313      	orrs	r3, r2
 800a6ce:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a6d0:	697b      	ldr	r3, [r7, #20]
 800a6d2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800a6d6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a6d8:	68bb      	ldr	r3, [r7, #8]
 800a6da:	011b      	lsls	r3, r3, #4
 800a6dc:	697a      	ldr	r2, [r7, #20]
 800a6de:	4313      	orrs	r3, r2
 800a6e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	693a      	ldr	r2, [r7, #16]
 800a6e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	697a      	ldr	r2, [r7, #20]
 800a6ec:	621a      	str	r2, [r3, #32]
}
 800a6ee:	bf00      	nop
 800a6f0:	371c      	adds	r7, #28
 800a6f2:	46bd      	mov	sp, r7
 800a6f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6f8:	4770      	bx	lr
	...

0800a6fc <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a6fc:	b480      	push	{r7}
 800a6fe:	b085      	sub	sp, #20
 800a700:	af00      	add	r7, sp, #0
 800a702:	6078      	str	r0, [r7, #4]
 800a704:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	689b      	ldr	r3, [r3, #8]
 800a70a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a70c:	68fa      	ldr	r2, [r7, #12]
 800a70e:	4b09      	ldr	r3, [pc, #36]	@ (800a734 <TIM_ITRx_SetConfig+0x38>)
 800a710:	4013      	ands	r3, r2
 800a712:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a714:	683a      	ldr	r2, [r7, #0]
 800a716:	68fb      	ldr	r3, [r7, #12]
 800a718:	4313      	orrs	r3, r2
 800a71a:	f043 0307 	orr.w	r3, r3, #7
 800a71e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	68fa      	ldr	r2, [r7, #12]
 800a724:	609a      	str	r2, [r3, #8]
}
 800a726:	bf00      	nop
 800a728:	3714      	adds	r7, #20
 800a72a:	46bd      	mov	sp, r7
 800a72c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a730:	4770      	bx	lr
 800a732:	bf00      	nop
 800a734:	ffcfff8f 	.word	0xffcfff8f

0800a738 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a738:	b480      	push	{r7}
 800a73a:	b087      	sub	sp, #28
 800a73c:	af00      	add	r7, sp, #0
 800a73e:	60f8      	str	r0, [r7, #12]
 800a740:	60b9      	str	r1, [r7, #8]
 800a742:	607a      	str	r2, [r7, #4]
 800a744:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a746:	68fb      	ldr	r3, [r7, #12]
 800a748:	689b      	ldr	r3, [r3, #8]
 800a74a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a74c:	697b      	ldr	r3, [r7, #20]
 800a74e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a752:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a754:	683b      	ldr	r3, [r7, #0]
 800a756:	021a      	lsls	r2, r3, #8
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	431a      	orrs	r2, r3
 800a75c:	68bb      	ldr	r3, [r7, #8]
 800a75e:	4313      	orrs	r3, r2
 800a760:	697a      	ldr	r2, [r7, #20]
 800a762:	4313      	orrs	r3, r2
 800a764:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	697a      	ldr	r2, [r7, #20]
 800a76a:	609a      	str	r2, [r3, #8]
}
 800a76c:	bf00      	nop
 800a76e:	371c      	adds	r7, #28
 800a770:	46bd      	mov	sp, r7
 800a772:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a776:	4770      	bx	lr

0800a778 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a778:	b480      	push	{r7}
 800a77a:	b085      	sub	sp, #20
 800a77c:	af00      	add	r7, sp, #0
 800a77e:	6078      	str	r0, [r7, #4]
 800a780:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a788:	2b01      	cmp	r3, #1
 800a78a:	d101      	bne.n	800a790 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a78c:	2302      	movs	r3, #2
 800a78e:	e077      	b.n	800a880 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	2201      	movs	r2, #1
 800a794:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	2202      	movs	r2, #2
 800a79c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	685b      	ldr	r3, [r3, #4]
 800a7a6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	689b      	ldr	r3, [r3, #8]
 800a7ae:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	4a35      	ldr	r2, [pc, #212]	@ (800a88c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a7b6:	4293      	cmp	r3, r2
 800a7b8:	d004      	beq.n	800a7c4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	4a34      	ldr	r2, [pc, #208]	@ (800a890 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a7c0:	4293      	cmp	r3, r2
 800a7c2:	d108      	bne.n	800a7d6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800a7ca:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a7cc:	683b      	ldr	r3, [r7, #0]
 800a7ce:	685b      	ldr	r3, [r3, #4]
 800a7d0:	68fa      	ldr	r2, [r7, #12]
 800a7d2:	4313      	orrs	r3, r2
 800a7d4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a7dc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a7de:	683b      	ldr	r3, [r7, #0]
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	68fa      	ldr	r2, [r7, #12]
 800a7e4:	4313      	orrs	r3, r2
 800a7e6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	68fa      	ldr	r2, [r7, #12]
 800a7ee:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	4a25      	ldr	r2, [pc, #148]	@ (800a88c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a7f6:	4293      	cmp	r3, r2
 800a7f8:	d02c      	beq.n	800a854 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a802:	d027      	beq.n	800a854 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	4a22      	ldr	r2, [pc, #136]	@ (800a894 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800a80a:	4293      	cmp	r3, r2
 800a80c:	d022      	beq.n	800a854 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	4a21      	ldr	r2, [pc, #132]	@ (800a898 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800a814:	4293      	cmp	r3, r2
 800a816:	d01d      	beq.n	800a854 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	4a1f      	ldr	r2, [pc, #124]	@ (800a89c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800a81e:	4293      	cmp	r3, r2
 800a820:	d018      	beq.n	800a854 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	681b      	ldr	r3, [r3, #0]
 800a826:	4a1a      	ldr	r2, [pc, #104]	@ (800a890 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a828:	4293      	cmp	r3, r2
 800a82a:	d013      	beq.n	800a854 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	4a1b      	ldr	r2, [pc, #108]	@ (800a8a0 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800a832:	4293      	cmp	r3, r2
 800a834:	d00e      	beq.n	800a854 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	4a1a      	ldr	r2, [pc, #104]	@ (800a8a4 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 800a83c:	4293      	cmp	r3, r2
 800a83e:	d009      	beq.n	800a854 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	4a18      	ldr	r2, [pc, #96]	@ (800a8a8 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 800a846:	4293      	cmp	r3, r2
 800a848:	d004      	beq.n	800a854 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	4a17      	ldr	r2, [pc, #92]	@ (800a8ac <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 800a850:	4293      	cmp	r3, r2
 800a852:	d10c      	bne.n	800a86e <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a854:	68bb      	ldr	r3, [r7, #8]
 800a856:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a85a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a85c:	683b      	ldr	r3, [r7, #0]
 800a85e:	689b      	ldr	r3, [r3, #8]
 800a860:	68ba      	ldr	r2, [r7, #8]
 800a862:	4313      	orrs	r3, r2
 800a864:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	68ba      	ldr	r2, [r7, #8]
 800a86c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	2201      	movs	r2, #1
 800a872:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	2200      	movs	r2, #0
 800a87a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a87e:	2300      	movs	r3, #0
}
 800a880:	4618      	mov	r0, r3
 800a882:	3714      	adds	r7, #20
 800a884:	46bd      	mov	sp, r7
 800a886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a88a:	4770      	bx	lr
 800a88c:	40010000 	.word	0x40010000
 800a890:	40010400 	.word	0x40010400
 800a894:	40000400 	.word	0x40000400
 800a898:	40000800 	.word	0x40000800
 800a89c:	40000c00 	.word	0x40000c00
 800a8a0:	40001800 	.word	0x40001800
 800a8a4:	40014000 	.word	0x40014000
 800a8a8:	4000e000 	.word	0x4000e000
 800a8ac:	4000e400 	.word	0x4000e400

0800a8b0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a8b0:	b480      	push	{r7}
 800a8b2:	b083      	sub	sp, #12
 800a8b4:	af00      	add	r7, sp, #0
 800a8b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a8b8:	bf00      	nop
 800a8ba:	370c      	adds	r7, #12
 800a8bc:	46bd      	mov	sp, r7
 800a8be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8c2:	4770      	bx	lr

0800a8c4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a8c4:	b480      	push	{r7}
 800a8c6:	b083      	sub	sp, #12
 800a8c8:	af00      	add	r7, sp, #0
 800a8ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a8cc:	bf00      	nop
 800a8ce:	370c      	adds	r7, #12
 800a8d0:	46bd      	mov	sp, r7
 800a8d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8d6:	4770      	bx	lr

0800a8d8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a8d8:	b480      	push	{r7}
 800a8da:	b083      	sub	sp, #12
 800a8dc:	af00      	add	r7, sp, #0
 800a8de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a8e0:	bf00      	nop
 800a8e2:	370c      	adds	r7, #12
 800a8e4:	46bd      	mov	sp, r7
 800a8e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ea:	4770      	bx	lr

0800a8ec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a8ec:	b580      	push	{r7, lr}
 800a8ee:	b082      	sub	sp, #8
 800a8f0:	af00      	add	r7, sp, #0
 800a8f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	2b00      	cmp	r3, #0
 800a8f8:	d101      	bne.n	800a8fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a8fa:	2301      	movs	r3, #1
 800a8fc:	e042      	b.n	800a984 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a904:	2b00      	cmp	r3, #0
 800a906:	d106      	bne.n	800a916 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	2200      	movs	r2, #0
 800a90c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a910:	6878      	ldr	r0, [r7, #4]
 800a912:	f7f7 fd8f 	bl	8002434 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	2224      	movs	r2, #36	@ 0x24
 800a91a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	681a      	ldr	r2, [r3, #0]
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	f022 0201 	bic.w	r2, r2, #1
 800a92c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a932:	2b00      	cmp	r3, #0
 800a934:	d002      	beq.n	800a93c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800a936:	6878      	ldr	r0, [r7, #4]
 800a938:	f001 fb18 	bl	800bf6c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a93c:	6878      	ldr	r0, [r7, #4]
 800a93e:	f000 fca9 	bl	800b294 <UART_SetConfig>
 800a942:	4603      	mov	r3, r0
 800a944:	2b01      	cmp	r3, #1
 800a946:	d101      	bne.n	800a94c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800a948:	2301      	movs	r3, #1
 800a94a:	e01b      	b.n	800a984 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	685a      	ldr	r2, [r3, #4]
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a95a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	689a      	ldr	r2, [r3, #8]
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	681b      	ldr	r3, [r3, #0]
 800a966:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a96a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	681a      	ldr	r2, [r3, #0]
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	f042 0201 	orr.w	r2, r2, #1
 800a97a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a97c:	6878      	ldr	r0, [r7, #4]
 800a97e:	f001 fb97 	bl	800c0b0 <UART_CheckIdleState>
 800a982:	4603      	mov	r3, r0
}
 800a984:	4618      	mov	r0, r3
 800a986:	3708      	adds	r7, #8
 800a988:	46bd      	mov	sp, r7
 800a98a:	bd80      	pop	{r7, pc}

0800a98c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a98c:	b580      	push	{r7, lr}
 800a98e:	b08a      	sub	sp, #40	@ 0x28
 800a990:	af02      	add	r7, sp, #8
 800a992:	60f8      	str	r0, [r7, #12]
 800a994:	60b9      	str	r1, [r7, #8]
 800a996:	603b      	str	r3, [r7, #0]
 800a998:	4613      	mov	r3, r2
 800a99a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a9a2:	2b20      	cmp	r3, #32
 800a9a4:	d17b      	bne.n	800aa9e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800a9a6:	68bb      	ldr	r3, [r7, #8]
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	d002      	beq.n	800a9b2 <HAL_UART_Transmit+0x26>
 800a9ac:	88fb      	ldrh	r3, [r7, #6]
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	d101      	bne.n	800a9b6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800a9b2:	2301      	movs	r3, #1
 800a9b4:	e074      	b.n	800aaa0 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	2200      	movs	r2, #0
 800a9ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	2221      	movs	r2, #33	@ 0x21
 800a9c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a9c6:	f7f7 febd 	bl	8002744 <HAL_GetTick>
 800a9ca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	88fa      	ldrh	r2, [r7, #6]
 800a9d0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	88fa      	ldrh	r2, [r7, #6]
 800a9d8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	689b      	ldr	r3, [r3, #8]
 800a9e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a9e4:	d108      	bne.n	800a9f8 <HAL_UART_Transmit+0x6c>
 800a9e6:	68fb      	ldr	r3, [r7, #12]
 800a9e8:	691b      	ldr	r3, [r3, #16]
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d104      	bne.n	800a9f8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800a9ee:	2300      	movs	r3, #0
 800a9f0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a9f2:	68bb      	ldr	r3, [r7, #8]
 800a9f4:	61bb      	str	r3, [r7, #24]
 800a9f6:	e003      	b.n	800aa00 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800a9f8:	68bb      	ldr	r3, [r7, #8]
 800a9fa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a9fc:	2300      	movs	r3, #0
 800a9fe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800aa00:	e030      	b.n	800aa64 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800aa02:	683b      	ldr	r3, [r7, #0]
 800aa04:	9300      	str	r3, [sp, #0]
 800aa06:	697b      	ldr	r3, [r7, #20]
 800aa08:	2200      	movs	r2, #0
 800aa0a:	2180      	movs	r1, #128	@ 0x80
 800aa0c:	68f8      	ldr	r0, [r7, #12]
 800aa0e:	f001 fbf9 	bl	800c204 <UART_WaitOnFlagUntilTimeout>
 800aa12:	4603      	mov	r3, r0
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	d005      	beq.n	800aa24 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800aa18:	68fb      	ldr	r3, [r7, #12]
 800aa1a:	2220      	movs	r2, #32
 800aa1c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800aa20:	2303      	movs	r3, #3
 800aa22:	e03d      	b.n	800aaa0 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800aa24:	69fb      	ldr	r3, [r7, #28]
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d10b      	bne.n	800aa42 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800aa2a:	69bb      	ldr	r3, [r7, #24]
 800aa2c:	881b      	ldrh	r3, [r3, #0]
 800aa2e:	461a      	mov	r2, r3
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800aa38:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800aa3a:	69bb      	ldr	r3, [r7, #24]
 800aa3c:	3302      	adds	r3, #2
 800aa3e:	61bb      	str	r3, [r7, #24]
 800aa40:	e007      	b.n	800aa52 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800aa42:	69fb      	ldr	r3, [r7, #28]
 800aa44:	781a      	ldrb	r2, [r3, #0]
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800aa4c:	69fb      	ldr	r3, [r7, #28]
 800aa4e:	3301      	adds	r3, #1
 800aa50:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800aa52:	68fb      	ldr	r3, [r7, #12]
 800aa54:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800aa58:	b29b      	uxth	r3, r3
 800aa5a:	3b01      	subs	r3, #1
 800aa5c:	b29a      	uxth	r2, r3
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800aa64:	68fb      	ldr	r3, [r7, #12]
 800aa66:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800aa6a:	b29b      	uxth	r3, r3
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	d1c8      	bne.n	800aa02 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800aa70:	683b      	ldr	r3, [r7, #0]
 800aa72:	9300      	str	r3, [sp, #0]
 800aa74:	697b      	ldr	r3, [r7, #20]
 800aa76:	2200      	movs	r2, #0
 800aa78:	2140      	movs	r1, #64	@ 0x40
 800aa7a:	68f8      	ldr	r0, [r7, #12]
 800aa7c:	f001 fbc2 	bl	800c204 <UART_WaitOnFlagUntilTimeout>
 800aa80:	4603      	mov	r3, r0
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	d005      	beq.n	800aa92 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800aa86:	68fb      	ldr	r3, [r7, #12]
 800aa88:	2220      	movs	r2, #32
 800aa8a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800aa8e:	2303      	movs	r3, #3
 800aa90:	e006      	b.n	800aaa0 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	2220      	movs	r2, #32
 800aa96:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800aa9a:	2300      	movs	r3, #0
 800aa9c:	e000      	b.n	800aaa0 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800aa9e:	2302      	movs	r3, #2
  }
}
 800aaa0:	4618      	mov	r0, r3
 800aaa2:	3720      	adds	r7, #32
 800aaa4:	46bd      	mov	sp, r7
 800aaa6:	bd80      	pop	{r7, pc}

0800aaa8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800aaa8:	b580      	push	{r7, lr}
 800aaaa:	b0ba      	sub	sp, #232	@ 0xe8
 800aaac:	af00      	add	r7, sp, #0
 800aaae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	69db      	ldr	r3, [r3, #28]
 800aab6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	689b      	ldr	r3, [r3, #8]
 800aaca:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800aace:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800aad2:	f640 030f 	movw	r3, #2063	@ 0x80f
 800aad6:	4013      	ands	r3, r2
 800aad8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800aadc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d11b      	bne.n	800ab1c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800aae4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800aae8:	f003 0320 	and.w	r3, r3, #32
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	d015      	beq.n	800ab1c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800aaf0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800aaf4:	f003 0320 	and.w	r3, r3, #32
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	d105      	bne.n	800ab08 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800aafc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ab00:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d009      	beq.n	800ab1c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ab0c:	2b00      	cmp	r3, #0
 800ab0e:	f000 8393 	beq.w	800b238 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ab16:	6878      	ldr	r0, [r7, #4]
 800ab18:	4798      	blx	r3
      }
      return;
 800ab1a:	e38d      	b.n	800b238 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800ab1c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	f000 8123 	beq.w	800ad6c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800ab26:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800ab2a:	4b8d      	ldr	r3, [pc, #564]	@ (800ad60 <HAL_UART_IRQHandler+0x2b8>)
 800ab2c:	4013      	ands	r3, r2
 800ab2e:	2b00      	cmp	r3, #0
 800ab30:	d106      	bne.n	800ab40 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800ab32:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800ab36:	4b8b      	ldr	r3, [pc, #556]	@ (800ad64 <HAL_UART_IRQHandler+0x2bc>)
 800ab38:	4013      	ands	r3, r2
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	f000 8116 	beq.w	800ad6c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ab40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ab44:	f003 0301 	and.w	r3, r3, #1
 800ab48:	2b00      	cmp	r3, #0
 800ab4a:	d011      	beq.n	800ab70 <HAL_UART_IRQHandler+0xc8>
 800ab4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ab50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d00b      	beq.n	800ab70 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	681b      	ldr	r3, [r3, #0]
 800ab5c:	2201      	movs	r2, #1
 800ab5e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ab66:	f043 0201 	orr.w	r2, r3, #1
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ab70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ab74:	f003 0302 	and.w	r3, r3, #2
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	d011      	beq.n	800aba0 <HAL_UART_IRQHandler+0xf8>
 800ab7c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ab80:	f003 0301 	and.w	r3, r3, #1
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d00b      	beq.n	800aba0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	2202      	movs	r2, #2
 800ab8e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ab96:	f043 0204 	orr.w	r2, r3, #4
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800aba0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800aba4:	f003 0304 	and.w	r3, r3, #4
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	d011      	beq.n	800abd0 <HAL_UART_IRQHandler+0x128>
 800abac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800abb0:	f003 0301 	and.w	r3, r3, #1
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	d00b      	beq.n	800abd0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	2204      	movs	r2, #4
 800abbe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800abc6:	f043 0202 	orr.w	r2, r3, #2
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800abd0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800abd4:	f003 0308 	and.w	r3, r3, #8
 800abd8:	2b00      	cmp	r3, #0
 800abda:	d017      	beq.n	800ac0c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800abdc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800abe0:	f003 0320 	and.w	r3, r3, #32
 800abe4:	2b00      	cmp	r3, #0
 800abe6:	d105      	bne.n	800abf4 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800abe8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800abec:	4b5c      	ldr	r3, [pc, #368]	@ (800ad60 <HAL_UART_IRQHandler+0x2b8>)
 800abee:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	d00b      	beq.n	800ac0c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	2208      	movs	r2, #8
 800abfa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ac02:	f043 0208 	orr.w	r2, r3, #8
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800ac0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ac10:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ac14:	2b00      	cmp	r3, #0
 800ac16:	d012      	beq.n	800ac3e <HAL_UART_IRQHandler+0x196>
 800ac18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ac1c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	d00c      	beq.n	800ac3e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ac2c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ac34:	f043 0220 	orr.w	r2, r3, #32
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	f000 82f9 	beq.w	800b23c <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800ac4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ac4e:	f003 0320 	and.w	r3, r3, #32
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	d013      	beq.n	800ac7e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800ac56:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ac5a:	f003 0320 	and.w	r3, r3, #32
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d105      	bne.n	800ac6e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800ac62:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ac66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d007      	beq.n	800ac7e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	d003      	beq.n	800ac7e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ac7a:	6878      	ldr	r0, [r7, #4]
 800ac7c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ac84:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	689b      	ldr	r3, [r3, #8]
 800ac8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ac92:	2b40      	cmp	r3, #64	@ 0x40
 800ac94:	d005      	beq.n	800aca2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800ac96:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ac9a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	d054      	beq.n	800ad4c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800aca2:	6878      	ldr	r0, [r7, #4]
 800aca4:	f001 fb1c 	bl	800c2e0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	689b      	ldr	r3, [r3, #8]
 800acae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800acb2:	2b40      	cmp	r3, #64	@ 0x40
 800acb4:	d146      	bne.n	800ad44 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	3308      	adds	r3, #8
 800acbc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800acc0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800acc4:	e853 3f00 	ldrex	r3, [r3]
 800acc8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800accc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800acd0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800acd4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	681b      	ldr	r3, [r3, #0]
 800acdc:	3308      	adds	r3, #8
 800acde:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800ace2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800ace6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acea:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800acee:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800acf2:	e841 2300 	strex	r3, r2, [r1]
 800acf6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800acfa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800acfe:	2b00      	cmp	r3, #0
 800ad00:	d1d9      	bne.n	800acb6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d017      	beq.n	800ad3c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ad12:	4a15      	ldr	r2, [pc, #84]	@ (800ad68 <HAL_UART_IRQHandler+0x2c0>)
 800ad14:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ad1c:	4618      	mov	r0, r3
 800ad1e:	f7f8 fcdd 	bl	80036dc <HAL_DMA_Abort_IT>
 800ad22:	4603      	mov	r3, r0
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	d019      	beq.n	800ad5c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ad2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ad30:	687a      	ldr	r2, [r7, #4]
 800ad32:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800ad36:	4610      	mov	r0, r2
 800ad38:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ad3a:	e00f      	b.n	800ad5c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800ad3c:	6878      	ldr	r0, [r7, #4]
 800ad3e:	f000 fa93 	bl	800b268 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ad42:	e00b      	b.n	800ad5c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ad44:	6878      	ldr	r0, [r7, #4]
 800ad46:	f000 fa8f 	bl	800b268 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ad4a:	e007      	b.n	800ad5c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800ad4c:	6878      	ldr	r0, [r7, #4]
 800ad4e:	f000 fa8b 	bl	800b268 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	2200      	movs	r2, #0
 800ad56:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800ad5a:	e26f      	b.n	800b23c <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ad5c:	bf00      	nop
    return;
 800ad5e:	e26d      	b.n	800b23c <HAL_UART_IRQHandler+0x794>
 800ad60:	10000001 	.word	0x10000001
 800ad64:	04000120 	.word	0x04000120
 800ad68:	0800c3ad 	.word	0x0800c3ad

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ad70:	2b01      	cmp	r3, #1
 800ad72:	f040 8203 	bne.w	800b17c <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800ad76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ad7a:	f003 0310 	and.w	r3, r3, #16
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	f000 81fc 	beq.w	800b17c <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800ad84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ad88:	f003 0310 	and.w	r3, r3, #16
 800ad8c:	2b00      	cmp	r3, #0
 800ad8e:	f000 81f5 	beq.w	800b17c <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	681b      	ldr	r3, [r3, #0]
 800ad96:	2210      	movs	r2, #16
 800ad98:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	689b      	ldr	r3, [r3, #8]
 800ada0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ada4:	2b40      	cmp	r3, #64	@ 0x40
 800ada6:	f040 816d 	bne.w	800b084 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800adb0:	681b      	ldr	r3, [r3, #0]
 800adb2:	4aa4      	ldr	r2, [pc, #656]	@ (800b044 <HAL_UART_IRQHandler+0x59c>)
 800adb4:	4293      	cmp	r3, r2
 800adb6:	d068      	beq.n	800ae8a <HAL_UART_IRQHandler+0x3e2>
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800adbe:	681b      	ldr	r3, [r3, #0]
 800adc0:	4aa1      	ldr	r2, [pc, #644]	@ (800b048 <HAL_UART_IRQHandler+0x5a0>)
 800adc2:	4293      	cmp	r3, r2
 800adc4:	d061      	beq.n	800ae8a <HAL_UART_IRQHandler+0x3e2>
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800adcc:	681b      	ldr	r3, [r3, #0]
 800adce:	4a9f      	ldr	r2, [pc, #636]	@ (800b04c <HAL_UART_IRQHandler+0x5a4>)
 800add0:	4293      	cmp	r3, r2
 800add2:	d05a      	beq.n	800ae8a <HAL_UART_IRQHandler+0x3e2>
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800adda:	681b      	ldr	r3, [r3, #0]
 800addc:	4a9c      	ldr	r2, [pc, #624]	@ (800b050 <HAL_UART_IRQHandler+0x5a8>)
 800adde:	4293      	cmp	r3, r2
 800ade0:	d053      	beq.n	800ae8a <HAL_UART_IRQHandler+0x3e2>
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	4a9a      	ldr	r2, [pc, #616]	@ (800b054 <HAL_UART_IRQHandler+0x5ac>)
 800adec:	4293      	cmp	r3, r2
 800adee:	d04c      	beq.n	800ae8a <HAL_UART_IRQHandler+0x3e2>
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	4a97      	ldr	r2, [pc, #604]	@ (800b058 <HAL_UART_IRQHandler+0x5b0>)
 800adfa:	4293      	cmp	r3, r2
 800adfc:	d045      	beq.n	800ae8a <HAL_UART_IRQHandler+0x3e2>
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae04:	681b      	ldr	r3, [r3, #0]
 800ae06:	4a95      	ldr	r2, [pc, #596]	@ (800b05c <HAL_UART_IRQHandler+0x5b4>)
 800ae08:	4293      	cmp	r3, r2
 800ae0a:	d03e      	beq.n	800ae8a <HAL_UART_IRQHandler+0x3e2>
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	4a92      	ldr	r2, [pc, #584]	@ (800b060 <HAL_UART_IRQHandler+0x5b8>)
 800ae16:	4293      	cmp	r3, r2
 800ae18:	d037      	beq.n	800ae8a <HAL_UART_IRQHandler+0x3e2>
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae20:	681b      	ldr	r3, [r3, #0]
 800ae22:	4a90      	ldr	r2, [pc, #576]	@ (800b064 <HAL_UART_IRQHandler+0x5bc>)
 800ae24:	4293      	cmp	r3, r2
 800ae26:	d030      	beq.n	800ae8a <HAL_UART_IRQHandler+0x3e2>
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	4a8d      	ldr	r2, [pc, #564]	@ (800b068 <HAL_UART_IRQHandler+0x5c0>)
 800ae32:	4293      	cmp	r3, r2
 800ae34:	d029      	beq.n	800ae8a <HAL_UART_IRQHandler+0x3e2>
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	4a8b      	ldr	r2, [pc, #556]	@ (800b06c <HAL_UART_IRQHandler+0x5c4>)
 800ae40:	4293      	cmp	r3, r2
 800ae42:	d022      	beq.n	800ae8a <HAL_UART_IRQHandler+0x3e2>
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	4a88      	ldr	r2, [pc, #544]	@ (800b070 <HAL_UART_IRQHandler+0x5c8>)
 800ae4e:	4293      	cmp	r3, r2
 800ae50:	d01b      	beq.n	800ae8a <HAL_UART_IRQHandler+0x3e2>
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae58:	681b      	ldr	r3, [r3, #0]
 800ae5a:	4a86      	ldr	r2, [pc, #536]	@ (800b074 <HAL_UART_IRQHandler+0x5cc>)
 800ae5c:	4293      	cmp	r3, r2
 800ae5e:	d014      	beq.n	800ae8a <HAL_UART_IRQHandler+0x3e2>
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae66:	681b      	ldr	r3, [r3, #0]
 800ae68:	4a83      	ldr	r2, [pc, #524]	@ (800b078 <HAL_UART_IRQHandler+0x5d0>)
 800ae6a:	4293      	cmp	r3, r2
 800ae6c:	d00d      	beq.n	800ae8a <HAL_UART_IRQHandler+0x3e2>
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae74:	681b      	ldr	r3, [r3, #0]
 800ae76:	4a81      	ldr	r2, [pc, #516]	@ (800b07c <HAL_UART_IRQHandler+0x5d4>)
 800ae78:	4293      	cmp	r3, r2
 800ae7a:	d006      	beq.n	800ae8a <HAL_UART_IRQHandler+0x3e2>
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	4a7e      	ldr	r2, [pc, #504]	@ (800b080 <HAL_UART_IRQHandler+0x5d8>)
 800ae86:	4293      	cmp	r3, r2
 800ae88:	d106      	bne.n	800ae98 <HAL_UART_IRQHandler+0x3f0>
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	685b      	ldr	r3, [r3, #4]
 800ae94:	b29b      	uxth	r3, r3
 800ae96:	e005      	b.n	800aea4 <HAL_UART_IRQHandler+0x3fc>
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	685b      	ldr	r3, [r3, #4]
 800aea2:	b29b      	uxth	r3, r3
 800aea4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800aea8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	f000 80ad 	beq.w	800b00c <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800aeb8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800aebc:	429a      	cmp	r2, r3
 800aebe:	f080 80a5 	bcs.w	800b00c <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800aec8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aed2:	69db      	ldr	r3, [r3, #28]
 800aed4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800aed8:	f000 8087 	beq.w	800afea <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	681b      	ldr	r3, [r3, #0]
 800aee0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aee4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800aee8:	e853 3f00 	ldrex	r3, [r3]
 800aeec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800aef0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800aef4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800aef8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	461a      	mov	r2, r3
 800af02:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800af06:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800af0a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af0e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800af12:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800af16:	e841 2300 	strex	r3, r2, [r1]
 800af1a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800af1e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800af22:	2b00      	cmp	r3, #0
 800af24:	d1da      	bne.n	800aedc <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	681b      	ldr	r3, [r3, #0]
 800af2a:	3308      	adds	r3, #8
 800af2c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af2e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800af30:	e853 3f00 	ldrex	r3, [r3]
 800af34:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800af36:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800af38:	f023 0301 	bic.w	r3, r3, #1
 800af3c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	681b      	ldr	r3, [r3, #0]
 800af44:	3308      	adds	r3, #8
 800af46:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800af4a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800af4e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af50:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800af52:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800af56:	e841 2300 	strex	r3, r2, [r1]
 800af5a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800af5c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800af5e:	2b00      	cmp	r3, #0
 800af60:	d1e1      	bne.n	800af26 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	3308      	adds	r3, #8
 800af68:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af6a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800af6c:	e853 3f00 	ldrex	r3, [r3]
 800af70:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800af72:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800af74:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800af78:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	681b      	ldr	r3, [r3, #0]
 800af80:	3308      	adds	r3, #8
 800af82:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800af86:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800af88:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af8a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800af8c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800af8e:	e841 2300 	strex	r3, r2, [r1]
 800af92:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800af94:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800af96:	2b00      	cmp	r3, #0
 800af98:	d1e3      	bne.n	800af62 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	2220      	movs	r2, #32
 800af9e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	2200      	movs	r2, #0
 800afa6:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800afb0:	e853 3f00 	ldrex	r3, [r3]
 800afb4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800afb6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800afb8:	f023 0310 	bic.w	r3, r3, #16
 800afbc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	681b      	ldr	r3, [r3, #0]
 800afc4:	461a      	mov	r2, r3
 800afc6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800afca:	65bb      	str	r3, [r7, #88]	@ 0x58
 800afcc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afce:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800afd0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800afd2:	e841 2300 	strex	r3, r2, [r1]
 800afd6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800afd8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800afda:	2b00      	cmp	r3, #0
 800afdc:	d1e4      	bne.n	800afa8 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800afe4:	4618      	mov	r0, r3
 800afe6:	f7f8 f85b 	bl	80030a0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	2202      	movs	r2, #2
 800afee:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800affc:	b29b      	uxth	r3, r3
 800affe:	1ad3      	subs	r3, r2, r3
 800b000:	b29b      	uxth	r3, r3
 800b002:	4619      	mov	r1, r3
 800b004:	6878      	ldr	r0, [r7, #4]
 800b006:	f000 f939 	bl	800b27c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800b00a:	e119      	b.n	800b240 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b012:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b016:	429a      	cmp	r2, r3
 800b018:	f040 8112 	bne.w	800b240 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b022:	69db      	ldr	r3, [r3, #28]
 800b024:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b028:	f040 810a 	bne.w	800b240 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	2202      	movs	r2, #2
 800b030:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b038:	4619      	mov	r1, r3
 800b03a:	6878      	ldr	r0, [r7, #4]
 800b03c:	f000 f91e 	bl	800b27c <HAL_UARTEx_RxEventCallback>
      return;
 800b040:	e0fe      	b.n	800b240 <HAL_UART_IRQHandler+0x798>
 800b042:	bf00      	nop
 800b044:	40020010 	.word	0x40020010
 800b048:	40020028 	.word	0x40020028
 800b04c:	40020040 	.word	0x40020040
 800b050:	40020058 	.word	0x40020058
 800b054:	40020070 	.word	0x40020070
 800b058:	40020088 	.word	0x40020088
 800b05c:	400200a0 	.word	0x400200a0
 800b060:	400200b8 	.word	0x400200b8
 800b064:	40020410 	.word	0x40020410
 800b068:	40020428 	.word	0x40020428
 800b06c:	40020440 	.word	0x40020440
 800b070:	40020458 	.word	0x40020458
 800b074:	40020470 	.word	0x40020470
 800b078:	40020488 	.word	0x40020488
 800b07c:	400204a0 	.word	0x400204a0
 800b080:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b090:	b29b      	uxth	r3, r3
 800b092:	1ad3      	subs	r3, r2, r3
 800b094:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b09e:	b29b      	uxth	r3, r3
 800b0a0:	2b00      	cmp	r3, #0
 800b0a2:	f000 80cf 	beq.w	800b244 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 800b0a6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b0aa:	2b00      	cmp	r3, #0
 800b0ac:	f000 80ca 	beq.w	800b244 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	681b      	ldr	r3, [r3, #0]
 800b0b4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0b8:	e853 3f00 	ldrex	r3, [r3]
 800b0bc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b0be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b0c0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b0c4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	681b      	ldr	r3, [r3, #0]
 800b0cc:	461a      	mov	r2, r3
 800b0ce:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800b0d2:	647b      	str	r3, [r7, #68]	@ 0x44
 800b0d4:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0d6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b0d8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b0da:	e841 2300 	strex	r3, r2, [r1]
 800b0de:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b0e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b0e2:	2b00      	cmp	r3, #0
 800b0e4:	d1e4      	bne.n	800b0b0 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	3308      	adds	r3, #8
 800b0ec:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0f0:	e853 3f00 	ldrex	r3, [r3]
 800b0f4:	623b      	str	r3, [r7, #32]
   return(result);
 800b0f6:	6a3a      	ldr	r2, [r7, #32]
 800b0f8:	4b55      	ldr	r3, [pc, #340]	@ (800b250 <HAL_UART_IRQHandler+0x7a8>)
 800b0fa:	4013      	ands	r3, r2
 800b0fc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	681b      	ldr	r3, [r3, #0]
 800b104:	3308      	adds	r3, #8
 800b106:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800b10a:	633a      	str	r2, [r7, #48]	@ 0x30
 800b10c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b10e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b110:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b112:	e841 2300 	strex	r3, r2, [r1]
 800b116:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b118:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b11a:	2b00      	cmp	r3, #0
 800b11c:	d1e3      	bne.n	800b0e6 <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	2220      	movs	r2, #32
 800b122:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	2200      	movs	r2, #0
 800b12a:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	2200      	movs	r2, #0
 800b130:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	681b      	ldr	r3, [r3, #0]
 800b136:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b138:	693b      	ldr	r3, [r7, #16]
 800b13a:	e853 3f00 	ldrex	r3, [r3]
 800b13e:	60fb      	str	r3, [r7, #12]
   return(result);
 800b140:	68fb      	ldr	r3, [r7, #12]
 800b142:	f023 0310 	bic.w	r3, r3, #16
 800b146:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	461a      	mov	r2, r3
 800b150:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800b154:	61fb      	str	r3, [r7, #28]
 800b156:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b158:	69b9      	ldr	r1, [r7, #24]
 800b15a:	69fa      	ldr	r2, [r7, #28]
 800b15c:	e841 2300 	strex	r3, r2, [r1]
 800b160:	617b      	str	r3, [r7, #20]
   return(result);
 800b162:	697b      	ldr	r3, [r7, #20]
 800b164:	2b00      	cmp	r3, #0
 800b166:	d1e4      	bne.n	800b132 <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	2202      	movs	r2, #2
 800b16c:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800b16e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b172:	4619      	mov	r1, r3
 800b174:	6878      	ldr	r0, [r7, #4]
 800b176:	f000 f881 	bl	800b27c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800b17a:	e063      	b.n	800b244 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800b17c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b180:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b184:	2b00      	cmp	r3, #0
 800b186:	d00e      	beq.n	800b1a6 <HAL_UART_IRQHandler+0x6fe>
 800b188:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b18c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b190:	2b00      	cmp	r3, #0
 800b192:	d008      	beq.n	800b1a6 <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800b19c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800b19e:	6878      	ldr	r0, [r7, #4]
 800b1a0:	f001 f941 	bl	800c426 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b1a4:	e051      	b.n	800b24a <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800b1a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b1aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b1ae:	2b00      	cmp	r3, #0
 800b1b0:	d014      	beq.n	800b1dc <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800b1b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b1b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d105      	bne.n	800b1ca <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800b1be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b1c2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	d008      	beq.n	800b1dc <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d03a      	beq.n	800b248 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b1d6:	6878      	ldr	r0, [r7, #4]
 800b1d8:	4798      	blx	r3
    }
    return;
 800b1da:	e035      	b.n	800b248 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800b1dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b1e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	d009      	beq.n	800b1fc <HAL_UART_IRQHandler+0x754>
 800b1e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b1ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b1f0:	2b00      	cmp	r3, #0
 800b1f2:	d003      	beq.n	800b1fc <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 800b1f4:	6878      	ldr	r0, [r7, #4]
 800b1f6:	f001 f8eb 	bl	800c3d0 <UART_EndTransmit_IT>
    return;
 800b1fa:	e026      	b.n	800b24a <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800b1fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b200:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b204:	2b00      	cmp	r3, #0
 800b206:	d009      	beq.n	800b21c <HAL_UART_IRQHandler+0x774>
 800b208:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b20c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800b210:	2b00      	cmp	r3, #0
 800b212:	d003      	beq.n	800b21c <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800b214:	6878      	ldr	r0, [r7, #4]
 800b216:	f001 f91a 	bl	800c44e <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b21a:	e016      	b.n	800b24a <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800b21c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b220:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b224:	2b00      	cmp	r3, #0
 800b226:	d010      	beq.n	800b24a <HAL_UART_IRQHandler+0x7a2>
 800b228:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b22c:	2b00      	cmp	r3, #0
 800b22e:	da0c      	bge.n	800b24a <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800b230:	6878      	ldr	r0, [r7, #4]
 800b232:	f001 f902 	bl	800c43a <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b236:	e008      	b.n	800b24a <HAL_UART_IRQHandler+0x7a2>
      return;
 800b238:	bf00      	nop
 800b23a:	e006      	b.n	800b24a <HAL_UART_IRQHandler+0x7a2>
    return;
 800b23c:	bf00      	nop
 800b23e:	e004      	b.n	800b24a <HAL_UART_IRQHandler+0x7a2>
      return;
 800b240:	bf00      	nop
 800b242:	e002      	b.n	800b24a <HAL_UART_IRQHandler+0x7a2>
      return;
 800b244:	bf00      	nop
 800b246:	e000      	b.n	800b24a <HAL_UART_IRQHandler+0x7a2>
    return;
 800b248:	bf00      	nop
  }
}
 800b24a:	37e8      	adds	r7, #232	@ 0xe8
 800b24c:	46bd      	mov	sp, r7
 800b24e:	bd80      	pop	{r7, pc}
 800b250:	effffffe 	.word	0xeffffffe

0800b254 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800b254:	b480      	push	{r7}
 800b256:	b083      	sub	sp, #12
 800b258:	af00      	add	r7, sp, #0
 800b25a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800b25c:	bf00      	nop
 800b25e:	370c      	adds	r7, #12
 800b260:	46bd      	mov	sp, r7
 800b262:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b266:	4770      	bx	lr

0800b268 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b268:	b480      	push	{r7}
 800b26a:	b083      	sub	sp, #12
 800b26c:	af00      	add	r7, sp, #0
 800b26e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800b270:	bf00      	nop
 800b272:	370c      	adds	r7, #12
 800b274:	46bd      	mov	sp, r7
 800b276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b27a:	4770      	bx	lr

0800b27c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b27c:	b480      	push	{r7}
 800b27e:	b083      	sub	sp, #12
 800b280:	af00      	add	r7, sp, #0
 800b282:	6078      	str	r0, [r7, #4]
 800b284:	460b      	mov	r3, r1
 800b286:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800b288:	bf00      	nop
 800b28a:	370c      	adds	r7, #12
 800b28c:	46bd      	mov	sp, r7
 800b28e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b292:	4770      	bx	lr

0800b294 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b294:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b298:	b092      	sub	sp, #72	@ 0x48
 800b29a:	af00      	add	r7, sp, #0
 800b29c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b29e:	2300      	movs	r3, #0
 800b2a0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b2a4:	697b      	ldr	r3, [r7, #20]
 800b2a6:	689a      	ldr	r2, [r3, #8]
 800b2a8:	697b      	ldr	r3, [r7, #20]
 800b2aa:	691b      	ldr	r3, [r3, #16]
 800b2ac:	431a      	orrs	r2, r3
 800b2ae:	697b      	ldr	r3, [r7, #20]
 800b2b0:	695b      	ldr	r3, [r3, #20]
 800b2b2:	431a      	orrs	r2, r3
 800b2b4:	697b      	ldr	r3, [r7, #20]
 800b2b6:	69db      	ldr	r3, [r3, #28]
 800b2b8:	4313      	orrs	r3, r2
 800b2ba:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b2bc:	697b      	ldr	r3, [r7, #20]
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	681a      	ldr	r2, [r3, #0]
 800b2c2:	4bbe      	ldr	r3, [pc, #760]	@ (800b5bc <UART_SetConfig+0x328>)
 800b2c4:	4013      	ands	r3, r2
 800b2c6:	697a      	ldr	r2, [r7, #20]
 800b2c8:	6812      	ldr	r2, [r2, #0]
 800b2ca:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b2cc:	430b      	orrs	r3, r1
 800b2ce:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b2d0:	697b      	ldr	r3, [r7, #20]
 800b2d2:	681b      	ldr	r3, [r3, #0]
 800b2d4:	685b      	ldr	r3, [r3, #4]
 800b2d6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800b2da:	697b      	ldr	r3, [r7, #20]
 800b2dc:	68da      	ldr	r2, [r3, #12]
 800b2de:	697b      	ldr	r3, [r7, #20]
 800b2e0:	681b      	ldr	r3, [r3, #0]
 800b2e2:	430a      	orrs	r2, r1
 800b2e4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b2e6:	697b      	ldr	r3, [r7, #20]
 800b2e8:	699b      	ldr	r3, [r3, #24]
 800b2ea:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800b2ec:	697b      	ldr	r3, [r7, #20]
 800b2ee:	681b      	ldr	r3, [r3, #0]
 800b2f0:	4ab3      	ldr	r2, [pc, #716]	@ (800b5c0 <UART_SetConfig+0x32c>)
 800b2f2:	4293      	cmp	r3, r2
 800b2f4:	d004      	beq.n	800b300 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800b2f6:	697b      	ldr	r3, [r7, #20]
 800b2f8:	6a1b      	ldr	r3, [r3, #32]
 800b2fa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b2fc:	4313      	orrs	r3, r2
 800b2fe:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b300:	697b      	ldr	r3, [r7, #20]
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	689a      	ldr	r2, [r3, #8]
 800b306:	4baf      	ldr	r3, [pc, #700]	@ (800b5c4 <UART_SetConfig+0x330>)
 800b308:	4013      	ands	r3, r2
 800b30a:	697a      	ldr	r2, [r7, #20]
 800b30c:	6812      	ldr	r2, [r2, #0]
 800b30e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b310:	430b      	orrs	r3, r1
 800b312:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800b314:	697b      	ldr	r3, [r7, #20]
 800b316:	681b      	ldr	r3, [r3, #0]
 800b318:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b31a:	f023 010f 	bic.w	r1, r3, #15
 800b31e:	697b      	ldr	r3, [r7, #20]
 800b320:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b322:	697b      	ldr	r3, [r7, #20]
 800b324:	681b      	ldr	r3, [r3, #0]
 800b326:	430a      	orrs	r2, r1
 800b328:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b32a:	697b      	ldr	r3, [r7, #20]
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	4aa6      	ldr	r2, [pc, #664]	@ (800b5c8 <UART_SetConfig+0x334>)
 800b330:	4293      	cmp	r3, r2
 800b332:	d177      	bne.n	800b424 <UART_SetConfig+0x190>
 800b334:	4ba5      	ldr	r3, [pc, #660]	@ (800b5cc <UART_SetConfig+0x338>)
 800b336:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b338:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b33c:	2b28      	cmp	r3, #40	@ 0x28
 800b33e:	d86d      	bhi.n	800b41c <UART_SetConfig+0x188>
 800b340:	a201      	add	r2, pc, #4	@ (adr r2, 800b348 <UART_SetConfig+0xb4>)
 800b342:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b346:	bf00      	nop
 800b348:	0800b3ed 	.word	0x0800b3ed
 800b34c:	0800b41d 	.word	0x0800b41d
 800b350:	0800b41d 	.word	0x0800b41d
 800b354:	0800b41d 	.word	0x0800b41d
 800b358:	0800b41d 	.word	0x0800b41d
 800b35c:	0800b41d 	.word	0x0800b41d
 800b360:	0800b41d 	.word	0x0800b41d
 800b364:	0800b41d 	.word	0x0800b41d
 800b368:	0800b3f5 	.word	0x0800b3f5
 800b36c:	0800b41d 	.word	0x0800b41d
 800b370:	0800b41d 	.word	0x0800b41d
 800b374:	0800b41d 	.word	0x0800b41d
 800b378:	0800b41d 	.word	0x0800b41d
 800b37c:	0800b41d 	.word	0x0800b41d
 800b380:	0800b41d 	.word	0x0800b41d
 800b384:	0800b41d 	.word	0x0800b41d
 800b388:	0800b3fd 	.word	0x0800b3fd
 800b38c:	0800b41d 	.word	0x0800b41d
 800b390:	0800b41d 	.word	0x0800b41d
 800b394:	0800b41d 	.word	0x0800b41d
 800b398:	0800b41d 	.word	0x0800b41d
 800b39c:	0800b41d 	.word	0x0800b41d
 800b3a0:	0800b41d 	.word	0x0800b41d
 800b3a4:	0800b41d 	.word	0x0800b41d
 800b3a8:	0800b405 	.word	0x0800b405
 800b3ac:	0800b41d 	.word	0x0800b41d
 800b3b0:	0800b41d 	.word	0x0800b41d
 800b3b4:	0800b41d 	.word	0x0800b41d
 800b3b8:	0800b41d 	.word	0x0800b41d
 800b3bc:	0800b41d 	.word	0x0800b41d
 800b3c0:	0800b41d 	.word	0x0800b41d
 800b3c4:	0800b41d 	.word	0x0800b41d
 800b3c8:	0800b40d 	.word	0x0800b40d
 800b3cc:	0800b41d 	.word	0x0800b41d
 800b3d0:	0800b41d 	.word	0x0800b41d
 800b3d4:	0800b41d 	.word	0x0800b41d
 800b3d8:	0800b41d 	.word	0x0800b41d
 800b3dc:	0800b41d 	.word	0x0800b41d
 800b3e0:	0800b41d 	.word	0x0800b41d
 800b3e4:	0800b41d 	.word	0x0800b41d
 800b3e8:	0800b415 	.word	0x0800b415
 800b3ec:	2301      	movs	r3, #1
 800b3ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b3f2:	e326      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b3f4:	2304      	movs	r3, #4
 800b3f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b3fa:	e322      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b3fc:	2308      	movs	r3, #8
 800b3fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b402:	e31e      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b404:	2310      	movs	r3, #16
 800b406:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b40a:	e31a      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b40c:	2320      	movs	r3, #32
 800b40e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b412:	e316      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b414:	2340      	movs	r3, #64	@ 0x40
 800b416:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b41a:	e312      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b41c:	2380      	movs	r3, #128	@ 0x80
 800b41e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b422:	e30e      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b424:	697b      	ldr	r3, [r7, #20]
 800b426:	681b      	ldr	r3, [r3, #0]
 800b428:	4a69      	ldr	r2, [pc, #420]	@ (800b5d0 <UART_SetConfig+0x33c>)
 800b42a:	4293      	cmp	r3, r2
 800b42c:	d130      	bne.n	800b490 <UART_SetConfig+0x1fc>
 800b42e:	4b67      	ldr	r3, [pc, #412]	@ (800b5cc <UART_SetConfig+0x338>)
 800b430:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b432:	f003 0307 	and.w	r3, r3, #7
 800b436:	2b05      	cmp	r3, #5
 800b438:	d826      	bhi.n	800b488 <UART_SetConfig+0x1f4>
 800b43a:	a201      	add	r2, pc, #4	@ (adr r2, 800b440 <UART_SetConfig+0x1ac>)
 800b43c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b440:	0800b459 	.word	0x0800b459
 800b444:	0800b461 	.word	0x0800b461
 800b448:	0800b469 	.word	0x0800b469
 800b44c:	0800b471 	.word	0x0800b471
 800b450:	0800b479 	.word	0x0800b479
 800b454:	0800b481 	.word	0x0800b481
 800b458:	2300      	movs	r3, #0
 800b45a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b45e:	e2f0      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b460:	2304      	movs	r3, #4
 800b462:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b466:	e2ec      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b468:	2308      	movs	r3, #8
 800b46a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b46e:	e2e8      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b470:	2310      	movs	r3, #16
 800b472:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b476:	e2e4      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b478:	2320      	movs	r3, #32
 800b47a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b47e:	e2e0      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b480:	2340      	movs	r3, #64	@ 0x40
 800b482:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b486:	e2dc      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b488:	2380      	movs	r3, #128	@ 0x80
 800b48a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b48e:	e2d8      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b490:	697b      	ldr	r3, [r7, #20]
 800b492:	681b      	ldr	r3, [r3, #0]
 800b494:	4a4f      	ldr	r2, [pc, #316]	@ (800b5d4 <UART_SetConfig+0x340>)
 800b496:	4293      	cmp	r3, r2
 800b498:	d130      	bne.n	800b4fc <UART_SetConfig+0x268>
 800b49a:	4b4c      	ldr	r3, [pc, #304]	@ (800b5cc <UART_SetConfig+0x338>)
 800b49c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b49e:	f003 0307 	and.w	r3, r3, #7
 800b4a2:	2b05      	cmp	r3, #5
 800b4a4:	d826      	bhi.n	800b4f4 <UART_SetConfig+0x260>
 800b4a6:	a201      	add	r2, pc, #4	@ (adr r2, 800b4ac <UART_SetConfig+0x218>)
 800b4a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b4ac:	0800b4c5 	.word	0x0800b4c5
 800b4b0:	0800b4cd 	.word	0x0800b4cd
 800b4b4:	0800b4d5 	.word	0x0800b4d5
 800b4b8:	0800b4dd 	.word	0x0800b4dd
 800b4bc:	0800b4e5 	.word	0x0800b4e5
 800b4c0:	0800b4ed 	.word	0x0800b4ed
 800b4c4:	2300      	movs	r3, #0
 800b4c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b4ca:	e2ba      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b4cc:	2304      	movs	r3, #4
 800b4ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b4d2:	e2b6      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b4d4:	2308      	movs	r3, #8
 800b4d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b4da:	e2b2      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b4dc:	2310      	movs	r3, #16
 800b4de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b4e2:	e2ae      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b4e4:	2320      	movs	r3, #32
 800b4e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b4ea:	e2aa      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b4ec:	2340      	movs	r3, #64	@ 0x40
 800b4ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b4f2:	e2a6      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b4f4:	2380      	movs	r3, #128	@ 0x80
 800b4f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b4fa:	e2a2      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b4fc:	697b      	ldr	r3, [r7, #20]
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	4a35      	ldr	r2, [pc, #212]	@ (800b5d8 <UART_SetConfig+0x344>)
 800b502:	4293      	cmp	r3, r2
 800b504:	d130      	bne.n	800b568 <UART_SetConfig+0x2d4>
 800b506:	4b31      	ldr	r3, [pc, #196]	@ (800b5cc <UART_SetConfig+0x338>)
 800b508:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b50a:	f003 0307 	and.w	r3, r3, #7
 800b50e:	2b05      	cmp	r3, #5
 800b510:	d826      	bhi.n	800b560 <UART_SetConfig+0x2cc>
 800b512:	a201      	add	r2, pc, #4	@ (adr r2, 800b518 <UART_SetConfig+0x284>)
 800b514:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b518:	0800b531 	.word	0x0800b531
 800b51c:	0800b539 	.word	0x0800b539
 800b520:	0800b541 	.word	0x0800b541
 800b524:	0800b549 	.word	0x0800b549
 800b528:	0800b551 	.word	0x0800b551
 800b52c:	0800b559 	.word	0x0800b559
 800b530:	2300      	movs	r3, #0
 800b532:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b536:	e284      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b538:	2304      	movs	r3, #4
 800b53a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b53e:	e280      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b540:	2308      	movs	r3, #8
 800b542:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b546:	e27c      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b548:	2310      	movs	r3, #16
 800b54a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b54e:	e278      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b550:	2320      	movs	r3, #32
 800b552:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b556:	e274      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b558:	2340      	movs	r3, #64	@ 0x40
 800b55a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b55e:	e270      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b560:	2380      	movs	r3, #128	@ 0x80
 800b562:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b566:	e26c      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b568:	697b      	ldr	r3, [r7, #20]
 800b56a:	681b      	ldr	r3, [r3, #0]
 800b56c:	4a1b      	ldr	r2, [pc, #108]	@ (800b5dc <UART_SetConfig+0x348>)
 800b56e:	4293      	cmp	r3, r2
 800b570:	d142      	bne.n	800b5f8 <UART_SetConfig+0x364>
 800b572:	4b16      	ldr	r3, [pc, #88]	@ (800b5cc <UART_SetConfig+0x338>)
 800b574:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b576:	f003 0307 	and.w	r3, r3, #7
 800b57a:	2b05      	cmp	r3, #5
 800b57c:	d838      	bhi.n	800b5f0 <UART_SetConfig+0x35c>
 800b57e:	a201      	add	r2, pc, #4	@ (adr r2, 800b584 <UART_SetConfig+0x2f0>)
 800b580:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b584:	0800b59d 	.word	0x0800b59d
 800b588:	0800b5a5 	.word	0x0800b5a5
 800b58c:	0800b5ad 	.word	0x0800b5ad
 800b590:	0800b5b5 	.word	0x0800b5b5
 800b594:	0800b5e1 	.word	0x0800b5e1
 800b598:	0800b5e9 	.word	0x0800b5e9
 800b59c:	2300      	movs	r3, #0
 800b59e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5a2:	e24e      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b5a4:	2304      	movs	r3, #4
 800b5a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5aa:	e24a      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b5ac:	2308      	movs	r3, #8
 800b5ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5b2:	e246      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b5b4:	2310      	movs	r3, #16
 800b5b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5ba:	e242      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b5bc:	cfff69f3 	.word	0xcfff69f3
 800b5c0:	58000c00 	.word	0x58000c00
 800b5c4:	11fff4ff 	.word	0x11fff4ff
 800b5c8:	40011000 	.word	0x40011000
 800b5cc:	58024400 	.word	0x58024400
 800b5d0:	40004400 	.word	0x40004400
 800b5d4:	40004800 	.word	0x40004800
 800b5d8:	40004c00 	.word	0x40004c00
 800b5dc:	40005000 	.word	0x40005000
 800b5e0:	2320      	movs	r3, #32
 800b5e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5e6:	e22c      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b5e8:	2340      	movs	r3, #64	@ 0x40
 800b5ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5ee:	e228      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b5f0:	2380      	movs	r3, #128	@ 0x80
 800b5f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5f6:	e224      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b5f8:	697b      	ldr	r3, [r7, #20]
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	4ab1      	ldr	r2, [pc, #708]	@ (800b8c4 <UART_SetConfig+0x630>)
 800b5fe:	4293      	cmp	r3, r2
 800b600:	d176      	bne.n	800b6f0 <UART_SetConfig+0x45c>
 800b602:	4bb1      	ldr	r3, [pc, #708]	@ (800b8c8 <UART_SetConfig+0x634>)
 800b604:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b606:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b60a:	2b28      	cmp	r3, #40	@ 0x28
 800b60c:	d86c      	bhi.n	800b6e8 <UART_SetConfig+0x454>
 800b60e:	a201      	add	r2, pc, #4	@ (adr r2, 800b614 <UART_SetConfig+0x380>)
 800b610:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b614:	0800b6b9 	.word	0x0800b6b9
 800b618:	0800b6e9 	.word	0x0800b6e9
 800b61c:	0800b6e9 	.word	0x0800b6e9
 800b620:	0800b6e9 	.word	0x0800b6e9
 800b624:	0800b6e9 	.word	0x0800b6e9
 800b628:	0800b6e9 	.word	0x0800b6e9
 800b62c:	0800b6e9 	.word	0x0800b6e9
 800b630:	0800b6e9 	.word	0x0800b6e9
 800b634:	0800b6c1 	.word	0x0800b6c1
 800b638:	0800b6e9 	.word	0x0800b6e9
 800b63c:	0800b6e9 	.word	0x0800b6e9
 800b640:	0800b6e9 	.word	0x0800b6e9
 800b644:	0800b6e9 	.word	0x0800b6e9
 800b648:	0800b6e9 	.word	0x0800b6e9
 800b64c:	0800b6e9 	.word	0x0800b6e9
 800b650:	0800b6e9 	.word	0x0800b6e9
 800b654:	0800b6c9 	.word	0x0800b6c9
 800b658:	0800b6e9 	.word	0x0800b6e9
 800b65c:	0800b6e9 	.word	0x0800b6e9
 800b660:	0800b6e9 	.word	0x0800b6e9
 800b664:	0800b6e9 	.word	0x0800b6e9
 800b668:	0800b6e9 	.word	0x0800b6e9
 800b66c:	0800b6e9 	.word	0x0800b6e9
 800b670:	0800b6e9 	.word	0x0800b6e9
 800b674:	0800b6d1 	.word	0x0800b6d1
 800b678:	0800b6e9 	.word	0x0800b6e9
 800b67c:	0800b6e9 	.word	0x0800b6e9
 800b680:	0800b6e9 	.word	0x0800b6e9
 800b684:	0800b6e9 	.word	0x0800b6e9
 800b688:	0800b6e9 	.word	0x0800b6e9
 800b68c:	0800b6e9 	.word	0x0800b6e9
 800b690:	0800b6e9 	.word	0x0800b6e9
 800b694:	0800b6d9 	.word	0x0800b6d9
 800b698:	0800b6e9 	.word	0x0800b6e9
 800b69c:	0800b6e9 	.word	0x0800b6e9
 800b6a0:	0800b6e9 	.word	0x0800b6e9
 800b6a4:	0800b6e9 	.word	0x0800b6e9
 800b6a8:	0800b6e9 	.word	0x0800b6e9
 800b6ac:	0800b6e9 	.word	0x0800b6e9
 800b6b0:	0800b6e9 	.word	0x0800b6e9
 800b6b4:	0800b6e1 	.word	0x0800b6e1
 800b6b8:	2301      	movs	r3, #1
 800b6ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6be:	e1c0      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b6c0:	2304      	movs	r3, #4
 800b6c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6c6:	e1bc      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b6c8:	2308      	movs	r3, #8
 800b6ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6ce:	e1b8      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b6d0:	2310      	movs	r3, #16
 800b6d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6d6:	e1b4      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b6d8:	2320      	movs	r3, #32
 800b6da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6de:	e1b0      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b6e0:	2340      	movs	r3, #64	@ 0x40
 800b6e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6e6:	e1ac      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b6e8:	2380      	movs	r3, #128	@ 0x80
 800b6ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6ee:	e1a8      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b6f0:	697b      	ldr	r3, [r7, #20]
 800b6f2:	681b      	ldr	r3, [r3, #0]
 800b6f4:	4a75      	ldr	r2, [pc, #468]	@ (800b8cc <UART_SetConfig+0x638>)
 800b6f6:	4293      	cmp	r3, r2
 800b6f8:	d130      	bne.n	800b75c <UART_SetConfig+0x4c8>
 800b6fa:	4b73      	ldr	r3, [pc, #460]	@ (800b8c8 <UART_SetConfig+0x634>)
 800b6fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b6fe:	f003 0307 	and.w	r3, r3, #7
 800b702:	2b05      	cmp	r3, #5
 800b704:	d826      	bhi.n	800b754 <UART_SetConfig+0x4c0>
 800b706:	a201      	add	r2, pc, #4	@ (adr r2, 800b70c <UART_SetConfig+0x478>)
 800b708:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b70c:	0800b725 	.word	0x0800b725
 800b710:	0800b72d 	.word	0x0800b72d
 800b714:	0800b735 	.word	0x0800b735
 800b718:	0800b73d 	.word	0x0800b73d
 800b71c:	0800b745 	.word	0x0800b745
 800b720:	0800b74d 	.word	0x0800b74d
 800b724:	2300      	movs	r3, #0
 800b726:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b72a:	e18a      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b72c:	2304      	movs	r3, #4
 800b72e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b732:	e186      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b734:	2308      	movs	r3, #8
 800b736:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b73a:	e182      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b73c:	2310      	movs	r3, #16
 800b73e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b742:	e17e      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b744:	2320      	movs	r3, #32
 800b746:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b74a:	e17a      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b74c:	2340      	movs	r3, #64	@ 0x40
 800b74e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b752:	e176      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b754:	2380      	movs	r3, #128	@ 0x80
 800b756:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b75a:	e172      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b75c:	697b      	ldr	r3, [r7, #20]
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	4a5b      	ldr	r2, [pc, #364]	@ (800b8d0 <UART_SetConfig+0x63c>)
 800b762:	4293      	cmp	r3, r2
 800b764:	d130      	bne.n	800b7c8 <UART_SetConfig+0x534>
 800b766:	4b58      	ldr	r3, [pc, #352]	@ (800b8c8 <UART_SetConfig+0x634>)
 800b768:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b76a:	f003 0307 	and.w	r3, r3, #7
 800b76e:	2b05      	cmp	r3, #5
 800b770:	d826      	bhi.n	800b7c0 <UART_SetConfig+0x52c>
 800b772:	a201      	add	r2, pc, #4	@ (adr r2, 800b778 <UART_SetConfig+0x4e4>)
 800b774:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b778:	0800b791 	.word	0x0800b791
 800b77c:	0800b799 	.word	0x0800b799
 800b780:	0800b7a1 	.word	0x0800b7a1
 800b784:	0800b7a9 	.word	0x0800b7a9
 800b788:	0800b7b1 	.word	0x0800b7b1
 800b78c:	0800b7b9 	.word	0x0800b7b9
 800b790:	2300      	movs	r3, #0
 800b792:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b796:	e154      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b798:	2304      	movs	r3, #4
 800b79a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b79e:	e150      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b7a0:	2308      	movs	r3, #8
 800b7a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7a6:	e14c      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b7a8:	2310      	movs	r3, #16
 800b7aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7ae:	e148      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b7b0:	2320      	movs	r3, #32
 800b7b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7b6:	e144      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b7b8:	2340      	movs	r3, #64	@ 0x40
 800b7ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7be:	e140      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b7c0:	2380      	movs	r3, #128	@ 0x80
 800b7c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7c6:	e13c      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b7c8:	697b      	ldr	r3, [r7, #20]
 800b7ca:	681b      	ldr	r3, [r3, #0]
 800b7cc:	4a41      	ldr	r2, [pc, #260]	@ (800b8d4 <UART_SetConfig+0x640>)
 800b7ce:	4293      	cmp	r3, r2
 800b7d0:	f040 8082 	bne.w	800b8d8 <UART_SetConfig+0x644>
 800b7d4:	4b3c      	ldr	r3, [pc, #240]	@ (800b8c8 <UART_SetConfig+0x634>)
 800b7d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b7d8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b7dc:	2b28      	cmp	r3, #40	@ 0x28
 800b7de:	d86d      	bhi.n	800b8bc <UART_SetConfig+0x628>
 800b7e0:	a201      	add	r2, pc, #4	@ (adr r2, 800b7e8 <UART_SetConfig+0x554>)
 800b7e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b7e6:	bf00      	nop
 800b7e8:	0800b88d 	.word	0x0800b88d
 800b7ec:	0800b8bd 	.word	0x0800b8bd
 800b7f0:	0800b8bd 	.word	0x0800b8bd
 800b7f4:	0800b8bd 	.word	0x0800b8bd
 800b7f8:	0800b8bd 	.word	0x0800b8bd
 800b7fc:	0800b8bd 	.word	0x0800b8bd
 800b800:	0800b8bd 	.word	0x0800b8bd
 800b804:	0800b8bd 	.word	0x0800b8bd
 800b808:	0800b895 	.word	0x0800b895
 800b80c:	0800b8bd 	.word	0x0800b8bd
 800b810:	0800b8bd 	.word	0x0800b8bd
 800b814:	0800b8bd 	.word	0x0800b8bd
 800b818:	0800b8bd 	.word	0x0800b8bd
 800b81c:	0800b8bd 	.word	0x0800b8bd
 800b820:	0800b8bd 	.word	0x0800b8bd
 800b824:	0800b8bd 	.word	0x0800b8bd
 800b828:	0800b89d 	.word	0x0800b89d
 800b82c:	0800b8bd 	.word	0x0800b8bd
 800b830:	0800b8bd 	.word	0x0800b8bd
 800b834:	0800b8bd 	.word	0x0800b8bd
 800b838:	0800b8bd 	.word	0x0800b8bd
 800b83c:	0800b8bd 	.word	0x0800b8bd
 800b840:	0800b8bd 	.word	0x0800b8bd
 800b844:	0800b8bd 	.word	0x0800b8bd
 800b848:	0800b8a5 	.word	0x0800b8a5
 800b84c:	0800b8bd 	.word	0x0800b8bd
 800b850:	0800b8bd 	.word	0x0800b8bd
 800b854:	0800b8bd 	.word	0x0800b8bd
 800b858:	0800b8bd 	.word	0x0800b8bd
 800b85c:	0800b8bd 	.word	0x0800b8bd
 800b860:	0800b8bd 	.word	0x0800b8bd
 800b864:	0800b8bd 	.word	0x0800b8bd
 800b868:	0800b8ad 	.word	0x0800b8ad
 800b86c:	0800b8bd 	.word	0x0800b8bd
 800b870:	0800b8bd 	.word	0x0800b8bd
 800b874:	0800b8bd 	.word	0x0800b8bd
 800b878:	0800b8bd 	.word	0x0800b8bd
 800b87c:	0800b8bd 	.word	0x0800b8bd
 800b880:	0800b8bd 	.word	0x0800b8bd
 800b884:	0800b8bd 	.word	0x0800b8bd
 800b888:	0800b8b5 	.word	0x0800b8b5
 800b88c:	2301      	movs	r3, #1
 800b88e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b892:	e0d6      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b894:	2304      	movs	r3, #4
 800b896:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b89a:	e0d2      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b89c:	2308      	movs	r3, #8
 800b89e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8a2:	e0ce      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b8a4:	2310      	movs	r3, #16
 800b8a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8aa:	e0ca      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b8ac:	2320      	movs	r3, #32
 800b8ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8b2:	e0c6      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b8b4:	2340      	movs	r3, #64	@ 0x40
 800b8b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8ba:	e0c2      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b8bc:	2380      	movs	r3, #128	@ 0x80
 800b8be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8c2:	e0be      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b8c4:	40011400 	.word	0x40011400
 800b8c8:	58024400 	.word	0x58024400
 800b8cc:	40007800 	.word	0x40007800
 800b8d0:	40007c00 	.word	0x40007c00
 800b8d4:	40011800 	.word	0x40011800
 800b8d8:	697b      	ldr	r3, [r7, #20]
 800b8da:	681b      	ldr	r3, [r3, #0]
 800b8dc:	4aad      	ldr	r2, [pc, #692]	@ (800bb94 <UART_SetConfig+0x900>)
 800b8de:	4293      	cmp	r3, r2
 800b8e0:	d176      	bne.n	800b9d0 <UART_SetConfig+0x73c>
 800b8e2:	4bad      	ldr	r3, [pc, #692]	@ (800bb98 <UART_SetConfig+0x904>)
 800b8e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b8e6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b8ea:	2b28      	cmp	r3, #40	@ 0x28
 800b8ec:	d86c      	bhi.n	800b9c8 <UART_SetConfig+0x734>
 800b8ee:	a201      	add	r2, pc, #4	@ (adr r2, 800b8f4 <UART_SetConfig+0x660>)
 800b8f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b8f4:	0800b999 	.word	0x0800b999
 800b8f8:	0800b9c9 	.word	0x0800b9c9
 800b8fc:	0800b9c9 	.word	0x0800b9c9
 800b900:	0800b9c9 	.word	0x0800b9c9
 800b904:	0800b9c9 	.word	0x0800b9c9
 800b908:	0800b9c9 	.word	0x0800b9c9
 800b90c:	0800b9c9 	.word	0x0800b9c9
 800b910:	0800b9c9 	.word	0x0800b9c9
 800b914:	0800b9a1 	.word	0x0800b9a1
 800b918:	0800b9c9 	.word	0x0800b9c9
 800b91c:	0800b9c9 	.word	0x0800b9c9
 800b920:	0800b9c9 	.word	0x0800b9c9
 800b924:	0800b9c9 	.word	0x0800b9c9
 800b928:	0800b9c9 	.word	0x0800b9c9
 800b92c:	0800b9c9 	.word	0x0800b9c9
 800b930:	0800b9c9 	.word	0x0800b9c9
 800b934:	0800b9a9 	.word	0x0800b9a9
 800b938:	0800b9c9 	.word	0x0800b9c9
 800b93c:	0800b9c9 	.word	0x0800b9c9
 800b940:	0800b9c9 	.word	0x0800b9c9
 800b944:	0800b9c9 	.word	0x0800b9c9
 800b948:	0800b9c9 	.word	0x0800b9c9
 800b94c:	0800b9c9 	.word	0x0800b9c9
 800b950:	0800b9c9 	.word	0x0800b9c9
 800b954:	0800b9b1 	.word	0x0800b9b1
 800b958:	0800b9c9 	.word	0x0800b9c9
 800b95c:	0800b9c9 	.word	0x0800b9c9
 800b960:	0800b9c9 	.word	0x0800b9c9
 800b964:	0800b9c9 	.word	0x0800b9c9
 800b968:	0800b9c9 	.word	0x0800b9c9
 800b96c:	0800b9c9 	.word	0x0800b9c9
 800b970:	0800b9c9 	.word	0x0800b9c9
 800b974:	0800b9b9 	.word	0x0800b9b9
 800b978:	0800b9c9 	.word	0x0800b9c9
 800b97c:	0800b9c9 	.word	0x0800b9c9
 800b980:	0800b9c9 	.word	0x0800b9c9
 800b984:	0800b9c9 	.word	0x0800b9c9
 800b988:	0800b9c9 	.word	0x0800b9c9
 800b98c:	0800b9c9 	.word	0x0800b9c9
 800b990:	0800b9c9 	.word	0x0800b9c9
 800b994:	0800b9c1 	.word	0x0800b9c1
 800b998:	2301      	movs	r3, #1
 800b99a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b99e:	e050      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b9a0:	2304      	movs	r3, #4
 800b9a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b9a6:	e04c      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b9a8:	2308      	movs	r3, #8
 800b9aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b9ae:	e048      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b9b0:	2310      	movs	r3, #16
 800b9b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b9b6:	e044      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b9b8:	2320      	movs	r3, #32
 800b9ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b9be:	e040      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b9c0:	2340      	movs	r3, #64	@ 0x40
 800b9c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b9c6:	e03c      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b9c8:	2380      	movs	r3, #128	@ 0x80
 800b9ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b9ce:	e038      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800b9d0:	697b      	ldr	r3, [r7, #20]
 800b9d2:	681b      	ldr	r3, [r3, #0]
 800b9d4:	4a71      	ldr	r2, [pc, #452]	@ (800bb9c <UART_SetConfig+0x908>)
 800b9d6:	4293      	cmp	r3, r2
 800b9d8:	d130      	bne.n	800ba3c <UART_SetConfig+0x7a8>
 800b9da:	4b6f      	ldr	r3, [pc, #444]	@ (800bb98 <UART_SetConfig+0x904>)
 800b9dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b9de:	f003 0307 	and.w	r3, r3, #7
 800b9e2:	2b05      	cmp	r3, #5
 800b9e4:	d826      	bhi.n	800ba34 <UART_SetConfig+0x7a0>
 800b9e6:	a201      	add	r2, pc, #4	@ (adr r2, 800b9ec <UART_SetConfig+0x758>)
 800b9e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b9ec:	0800ba05 	.word	0x0800ba05
 800b9f0:	0800ba0d 	.word	0x0800ba0d
 800b9f4:	0800ba15 	.word	0x0800ba15
 800b9f8:	0800ba1d 	.word	0x0800ba1d
 800b9fc:	0800ba25 	.word	0x0800ba25
 800ba00:	0800ba2d 	.word	0x0800ba2d
 800ba04:	2302      	movs	r3, #2
 800ba06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba0a:	e01a      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800ba0c:	2304      	movs	r3, #4
 800ba0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba12:	e016      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800ba14:	2308      	movs	r3, #8
 800ba16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba1a:	e012      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800ba1c:	2310      	movs	r3, #16
 800ba1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba22:	e00e      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800ba24:	2320      	movs	r3, #32
 800ba26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba2a:	e00a      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800ba2c:	2340      	movs	r3, #64	@ 0x40
 800ba2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba32:	e006      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800ba34:	2380      	movs	r3, #128	@ 0x80
 800ba36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba3a:	e002      	b.n	800ba42 <UART_SetConfig+0x7ae>
 800ba3c:	2380      	movs	r3, #128	@ 0x80
 800ba3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800ba42:	697b      	ldr	r3, [r7, #20]
 800ba44:	681b      	ldr	r3, [r3, #0]
 800ba46:	4a55      	ldr	r2, [pc, #340]	@ (800bb9c <UART_SetConfig+0x908>)
 800ba48:	4293      	cmp	r3, r2
 800ba4a:	f040 80f8 	bne.w	800bc3e <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800ba4e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800ba52:	2b20      	cmp	r3, #32
 800ba54:	dc46      	bgt.n	800bae4 <UART_SetConfig+0x850>
 800ba56:	2b02      	cmp	r3, #2
 800ba58:	db75      	blt.n	800bb46 <UART_SetConfig+0x8b2>
 800ba5a:	3b02      	subs	r3, #2
 800ba5c:	2b1e      	cmp	r3, #30
 800ba5e:	d872      	bhi.n	800bb46 <UART_SetConfig+0x8b2>
 800ba60:	a201      	add	r2, pc, #4	@ (adr r2, 800ba68 <UART_SetConfig+0x7d4>)
 800ba62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba66:	bf00      	nop
 800ba68:	0800baeb 	.word	0x0800baeb
 800ba6c:	0800bb47 	.word	0x0800bb47
 800ba70:	0800baf3 	.word	0x0800baf3
 800ba74:	0800bb47 	.word	0x0800bb47
 800ba78:	0800bb47 	.word	0x0800bb47
 800ba7c:	0800bb47 	.word	0x0800bb47
 800ba80:	0800bb03 	.word	0x0800bb03
 800ba84:	0800bb47 	.word	0x0800bb47
 800ba88:	0800bb47 	.word	0x0800bb47
 800ba8c:	0800bb47 	.word	0x0800bb47
 800ba90:	0800bb47 	.word	0x0800bb47
 800ba94:	0800bb47 	.word	0x0800bb47
 800ba98:	0800bb47 	.word	0x0800bb47
 800ba9c:	0800bb47 	.word	0x0800bb47
 800baa0:	0800bb13 	.word	0x0800bb13
 800baa4:	0800bb47 	.word	0x0800bb47
 800baa8:	0800bb47 	.word	0x0800bb47
 800baac:	0800bb47 	.word	0x0800bb47
 800bab0:	0800bb47 	.word	0x0800bb47
 800bab4:	0800bb47 	.word	0x0800bb47
 800bab8:	0800bb47 	.word	0x0800bb47
 800babc:	0800bb47 	.word	0x0800bb47
 800bac0:	0800bb47 	.word	0x0800bb47
 800bac4:	0800bb47 	.word	0x0800bb47
 800bac8:	0800bb47 	.word	0x0800bb47
 800bacc:	0800bb47 	.word	0x0800bb47
 800bad0:	0800bb47 	.word	0x0800bb47
 800bad4:	0800bb47 	.word	0x0800bb47
 800bad8:	0800bb47 	.word	0x0800bb47
 800badc:	0800bb47 	.word	0x0800bb47
 800bae0:	0800bb39 	.word	0x0800bb39
 800bae4:	2b40      	cmp	r3, #64	@ 0x40
 800bae6:	d02a      	beq.n	800bb3e <UART_SetConfig+0x8aa>
 800bae8:	e02d      	b.n	800bb46 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800baea:	f7fc fe73 	bl	80087d4 <HAL_RCCEx_GetD3PCLK1Freq>
 800baee:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800baf0:	e02f      	b.n	800bb52 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800baf2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800baf6:	4618      	mov	r0, r3
 800baf8:	f7fc fe82 	bl	8008800 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800bafc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bafe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bb00:	e027      	b.n	800bb52 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bb02:	f107 0318 	add.w	r3, r7, #24
 800bb06:	4618      	mov	r0, r3
 800bb08:	f7fc ffce 	bl	8008aa8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800bb0c:	69fb      	ldr	r3, [r7, #28]
 800bb0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bb10:	e01f      	b.n	800bb52 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bb12:	4b21      	ldr	r3, [pc, #132]	@ (800bb98 <UART_SetConfig+0x904>)
 800bb14:	681b      	ldr	r3, [r3, #0]
 800bb16:	f003 0320 	and.w	r3, r3, #32
 800bb1a:	2b00      	cmp	r3, #0
 800bb1c:	d009      	beq.n	800bb32 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800bb1e:	4b1e      	ldr	r3, [pc, #120]	@ (800bb98 <UART_SetConfig+0x904>)
 800bb20:	681b      	ldr	r3, [r3, #0]
 800bb22:	08db      	lsrs	r3, r3, #3
 800bb24:	f003 0303 	and.w	r3, r3, #3
 800bb28:	4a1d      	ldr	r2, [pc, #116]	@ (800bba0 <UART_SetConfig+0x90c>)
 800bb2a:	fa22 f303 	lsr.w	r3, r2, r3
 800bb2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800bb30:	e00f      	b.n	800bb52 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800bb32:	4b1b      	ldr	r3, [pc, #108]	@ (800bba0 <UART_SetConfig+0x90c>)
 800bb34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bb36:	e00c      	b.n	800bb52 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800bb38:	4b1a      	ldr	r3, [pc, #104]	@ (800bba4 <UART_SetConfig+0x910>)
 800bb3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bb3c:	e009      	b.n	800bb52 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bb3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bb42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bb44:	e005      	b.n	800bb52 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800bb46:	2300      	movs	r3, #0
 800bb48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800bb4a:	2301      	movs	r3, #1
 800bb4c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800bb50:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800bb52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bb54:	2b00      	cmp	r3, #0
 800bb56:	f000 81ee 	beq.w	800bf36 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800bb5a:	697b      	ldr	r3, [r7, #20]
 800bb5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bb5e:	4a12      	ldr	r2, [pc, #72]	@ (800bba8 <UART_SetConfig+0x914>)
 800bb60:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bb64:	461a      	mov	r2, r3
 800bb66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bb68:	fbb3 f3f2 	udiv	r3, r3, r2
 800bb6c:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800bb6e:	697b      	ldr	r3, [r7, #20]
 800bb70:	685a      	ldr	r2, [r3, #4]
 800bb72:	4613      	mov	r3, r2
 800bb74:	005b      	lsls	r3, r3, #1
 800bb76:	4413      	add	r3, r2
 800bb78:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bb7a:	429a      	cmp	r2, r3
 800bb7c:	d305      	bcc.n	800bb8a <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800bb7e:	697b      	ldr	r3, [r7, #20]
 800bb80:	685b      	ldr	r3, [r3, #4]
 800bb82:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800bb84:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bb86:	429a      	cmp	r2, r3
 800bb88:	d910      	bls.n	800bbac <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 800bb8a:	2301      	movs	r3, #1
 800bb8c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800bb90:	e1d1      	b.n	800bf36 <UART_SetConfig+0xca2>
 800bb92:	bf00      	nop
 800bb94:	40011c00 	.word	0x40011c00
 800bb98:	58024400 	.word	0x58024400
 800bb9c:	58000c00 	.word	0x58000c00
 800bba0:	03d09000 	.word	0x03d09000
 800bba4:	003d0900 	.word	0x003d0900
 800bba8:	0800f324 	.word	0x0800f324
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bbac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bbae:	2200      	movs	r2, #0
 800bbb0:	60bb      	str	r3, [r7, #8]
 800bbb2:	60fa      	str	r2, [r7, #12]
 800bbb4:	697b      	ldr	r3, [r7, #20]
 800bbb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bbb8:	4ac0      	ldr	r2, [pc, #768]	@ (800bebc <UART_SetConfig+0xc28>)
 800bbba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bbbe:	b29b      	uxth	r3, r3
 800bbc0:	2200      	movs	r2, #0
 800bbc2:	603b      	str	r3, [r7, #0]
 800bbc4:	607a      	str	r2, [r7, #4]
 800bbc6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bbca:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800bbce:	f7f4 fbf7 	bl	80003c0 <__aeabi_uldivmod>
 800bbd2:	4602      	mov	r2, r0
 800bbd4:	460b      	mov	r3, r1
 800bbd6:	4610      	mov	r0, r2
 800bbd8:	4619      	mov	r1, r3
 800bbda:	f04f 0200 	mov.w	r2, #0
 800bbde:	f04f 0300 	mov.w	r3, #0
 800bbe2:	020b      	lsls	r3, r1, #8
 800bbe4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800bbe8:	0202      	lsls	r2, r0, #8
 800bbea:	6979      	ldr	r1, [r7, #20]
 800bbec:	6849      	ldr	r1, [r1, #4]
 800bbee:	0849      	lsrs	r1, r1, #1
 800bbf0:	2000      	movs	r0, #0
 800bbf2:	460c      	mov	r4, r1
 800bbf4:	4605      	mov	r5, r0
 800bbf6:	eb12 0804 	adds.w	r8, r2, r4
 800bbfa:	eb43 0905 	adc.w	r9, r3, r5
 800bbfe:	697b      	ldr	r3, [r7, #20]
 800bc00:	685b      	ldr	r3, [r3, #4]
 800bc02:	2200      	movs	r2, #0
 800bc04:	469a      	mov	sl, r3
 800bc06:	4693      	mov	fp, r2
 800bc08:	4652      	mov	r2, sl
 800bc0a:	465b      	mov	r3, fp
 800bc0c:	4640      	mov	r0, r8
 800bc0e:	4649      	mov	r1, r9
 800bc10:	f7f4 fbd6 	bl	80003c0 <__aeabi_uldivmod>
 800bc14:	4602      	mov	r2, r0
 800bc16:	460b      	mov	r3, r1
 800bc18:	4613      	mov	r3, r2
 800bc1a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800bc1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc1e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bc22:	d308      	bcc.n	800bc36 <UART_SetConfig+0x9a2>
 800bc24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc26:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bc2a:	d204      	bcs.n	800bc36 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 800bc2c:	697b      	ldr	r3, [r7, #20]
 800bc2e:	681b      	ldr	r3, [r3, #0]
 800bc30:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800bc32:	60da      	str	r2, [r3, #12]
 800bc34:	e17f      	b.n	800bf36 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 800bc36:	2301      	movs	r3, #1
 800bc38:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800bc3c:	e17b      	b.n	800bf36 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800bc3e:	697b      	ldr	r3, [r7, #20]
 800bc40:	69db      	ldr	r3, [r3, #28]
 800bc42:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bc46:	f040 80bd 	bne.w	800bdc4 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 800bc4a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800bc4e:	2b20      	cmp	r3, #32
 800bc50:	dc48      	bgt.n	800bce4 <UART_SetConfig+0xa50>
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	db7b      	blt.n	800bd4e <UART_SetConfig+0xaba>
 800bc56:	2b20      	cmp	r3, #32
 800bc58:	d879      	bhi.n	800bd4e <UART_SetConfig+0xaba>
 800bc5a:	a201      	add	r2, pc, #4	@ (adr r2, 800bc60 <UART_SetConfig+0x9cc>)
 800bc5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc60:	0800bceb 	.word	0x0800bceb
 800bc64:	0800bcf3 	.word	0x0800bcf3
 800bc68:	0800bd4f 	.word	0x0800bd4f
 800bc6c:	0800bd4f 	.word	0x0800bd4f
 800bc70:	0800bcfb 	.word	0x0800bcfb
 800bc74:	0800bd4f 	.word	0x0800bd4f
 800bc78:	0800bd4f 	.word	0x0800bd4f
 800bc7c:	0800bd4f 	.word	0x0800bd4f
 800bc80:	0800bd0b 	.word	0x0800bd0b
 800bc84:	0800bd4f 	.word	0x0800bd4f
 800bc88:	0800bd4f 	.word	0x0800bd4f
 800bc8c:	0800bd4f 	.word	0x0800bd4f
 800bc90:	0800bd4f 	.word	0x0800bd4f
 800bc94:	0800bd4f 	.word	0x0800bd4f
 800bc98:	0800bd4f 	.word	0x0800bd4f
 800bc9c:	0800bd4f 	.word	0x0800bd4f
 800bca0:	0800bd1b 	.word	0x0800bd1b
 800bca4:	0800bd4f 	.word	0x0800bd4f
 800bca8:	0800bd4f 	.word	0x0800bd4f
 800bcac:	0800bd4f 	.word	0x0800bd4f
 800bcb0:	0800bd4f 	.word	0x0800bd4f
 800bcb4:	0800bd4f 	.word	0x0800bd4f
 800bcb8:	0800bd4f 	.word	0x0800bd4f
 800bcbc:	0800bd4f 	.word	0x0800bd4f
 800bcc0:	0800bd4f 	.word	0x0800bd4f
 800bcc4:	0800bd4f 	.word	0x0800bd4f
 800bcc8:	0800bd4f 	.word	0x0800bd4f
 800bccc:	0800bd4f 	.word	0x0800bd4f
 800bcd0:	0800bd4f 	.word	0x0800bd4f
 800bcd4:	0800bd4f 	.word	0x0800bd4f
 800bcd8:	0800bd4f 	.word	0x0800bd4f
 800bcdc:	0800bd4f 	.word	0x0800bd4f
 800bce0:	0800bd41 	.word	0x0800bd41
 800bce4:	2b40      	cmp	r3, #64	@ 0x40
 800bce6:	d02e      	beq.n	800bd46 <UART_SetConfig+0xab2>
 800bce8:	e031      	b.n	800bd4e <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bcea:	f7fb fba7 	bl	800743c <HAL_RCC_GetPCLK1Freq>
 800bcee:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800bcf0:	e033      	b.n	800bd5a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800bcf2:	f7fb fbb9 	bl	8007468 <HAL_RCC_GetPCLK2Freq>
 800bcf6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800bcf8:	e02f      	b.n	800bd5a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bcfa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bcfe:	4618      	mov	r0, r3
 800bd00:	f7fc fd7e 	bl	8008800 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800bd04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bd08:	e027      	b.n	800bd5a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bd0a:	f107 0318 	add.w	r3, r7, #24
 800bd0e:	4618      	mov	r0, r3
 800bd10:	f7fc feca 	bl	8008aa8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800bd14:	69fb      	ldr	r3, [r7, #28]
 800bd16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bd18:	e01f      	b.n	800bd5a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bd1a:	4b69      	ldr	r3, [pc, #420]	@ (800bec0 <UART_SetConfig+0xc2c>)
 800bd1c:	681b      	ldr	r3, [r3, #0]
 800bd1e:	f003 0320 	and.w	r3, r3, #32
 800bd22:	2b00      	cmp	r3, #0
 800bd24:	d009      	beq.n	800bd3a <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800bd26:	4b66      	ldr	r3, [pc, #408]	@ (800bec0 <UART_SetConfig+0xc2c>)
 800bd28:	681b      	ldr	r3, [r3, #0]
 800bd2a:	08db      	lsrs	r3, r3, #3
 800bd2c:	f003 0303 	and.w	r3, r3, #3
 800bd30:	4a64      	ldr	r2, [pc, #400]	@ (800bec4 <UART_SetConfig+0xc30>)
 800bd32:	fa22 f303 	lsr.w	r3, r2, r3
 800bd36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800bd38:	e00f      	b.n	800bd5a <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 800bd3a:	4b62      	ldr	r3, [pc, #392]	@ (800bec4 <UART_SetConfig+0xc30>)
 800bd3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bd3e:	e00c      	b.n	800bd5a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800bd40:	4b61      	ldr	r3, [pc, #388]	@ (800bec8 <UART_SetConfig+0xc34>)
 800bd42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bd44:	e009      	b.n	800bd5a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bd46:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bd4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bd4c:	e005      	b.n	800bd5a <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 800bd4e:	2300      	movs	r3, #0
 800bd50:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800bd52:	2301      	movs	r3, #1
 800bd54:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800bd58:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800bd5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd5c:	2b00      	cmp	r3, #0
 800bd5e:	f000 80ea 	beq.w	800bf36 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bd62:	697b      	ldr	r3, [r7, #20]
 800bd64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bd66:	4a55      	ldr	r2, [pc, #340]	@ (800bebc <UART_SetConfig+0xc28>)
 800bd68:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bd6c:	461a      	mov	r2, r3
 800bd6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd70:	fbb3 f3f2 	udiv	r3, r3, r2
 800bd74:	005a      	lsls	r2, r3, #1
 800bd76:	697b      	ldr	r3, [r7, #20]
 800bd78:	685b      	ldr	r3, [r3, #4]
 800bd7a:	085b      	lsrs	r3, r3, #1
 800bd7c:	441a      	add	r2, r3
 800bd7e:	697b      	ldr	r3, [r7, #20]
 800bd80:	685b      	ldr	r3, [r3, #4]
 800bd82:	fbb2 f3f3 	udiv	r3, r2, r3
 800bd86:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bd88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd8a:	2b0f      	cmp	r3, #15
 800bd8c:	d916      	bls.n	800bdbc <UART_SetConfig+0xb28>
 800bd8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd90:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bd94:	d212      	bcs.n	800bdbc <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800bd96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd98:	b29b      	uxth	r3, r3
 800bd9a:	f023 030f 	bic.w	r3, r3, #15
 800bd9e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800bda0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bda2:	085b      	lsrs	r3, r3, #1
 800bda4:	b29b      	uxth	r3, r3
 800bda6:	f003 0307 	and.w	r3, r3, #7
 800bdaa:	b29a      	uxth	r2, r3
 800bdac:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800bdae:	4313      	orrs	r3, r2
 800bdb0:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800bdb2:	697b      	ldr	r3, [r7, #20]
 800bdb4:	681b      	ldr	r3, [r3, #0]
 800bdb6:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800bdb8:	60da      	str	r2, [r3, #12]
 800bdba:	e0bc      	b.n	800bf36 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800bdbc:	2301      	movs	r3, #1
 800bdbe:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800bdc2:	e0b8      	b.n	800bf36 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 800bdc4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800bdc8:	2b20      	cmp	r3, #32
 800bdca:	dc4b      	bgt.n	800be64 <UART_SetConfig+0xbd0>
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	f2c0 8087 	blt.w	800bee0 <UART_SetConfig+0xc4c>
 800bdd2:	2b20      	cmp	r3, #32
 800bdd4:	f200 8084 	bhi.w	800bee0 <UART_SetConfig+0xc4c>
 800bdd8:	a201      	add	r2, pc, #4	@ (adr r2, 800bde0 <UART_SetConfig+0xb4c>)
 800bdda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bdde:	bf00      	nop
 800bde0:	0800be6b 	.word	0x0800be6b
 800bde4:	0800be73 	.word	0x0800be73
 800bde8:	0800bee1 	.word	0x0800bee1
 800bdec:	0800bee1 	.word	0x0800bee1
 800bdf0:	0800be7b 	.word	0x0800be7b
 800bdf4:	0800bee1 	.word	0x0800bee1
 800bdf8:	0800bee1 	.word	0x0800bee1
 800bdfc:	0800bee1 	.word	0x0800bee1
 800be00:	0800be8b 	.word	0x0800be8b
 800be04:	0800bee1 	.word	0x0800bee1
 800be08:	0800bee1 	.word	0x0800bee1
 800be0c:	0800bee1 	.word	0x0800bee1
 800be10:	0800bee1 	.word	0x0800bee1
 800be14:	0800bee1 	.word	0x0800bee1
 800be18:	0800bee1 	.word	0x0800bee1
 800be1c:	0800bee1 	.word	0x0800bee1
 800be20:	0800be9b 	.word	0x0800be9b
 800be24:	0800bee1 	.word	0x0800bee1
 800be28:	0800bee1 	.word	0x0800bee1
 800be2c:	0800bee1 	.word	0x0800bee1
 800be30:	0800bee1 	.word	0x0800bee1
 800be34:	0800bee1 	.word	0x0800bee1
 800be38:	0800bee1 	.word	0x0800bee1
 800be3c:	0800bee1 	.word	0x0800bee1
 800be40:	0800bee1 	.word	0x0800bee1
 800be44:	0800bee1 	.word	0x0800bee1
 800be48:	0800bee1 	.word	0x0800bee1
 800be4c:	0800bee1 	.word	0x0800bee1
 800be50:	0800bee1 	.word	0x0800bee1
 800be54:	0800bee1 	.word	0x0800bee1
 800be58:	0800bee1 	.word	0x0800bee1
 800be5c:	0800bee1 	.word	0x0800bee1
 800be60:	0800bed3 	.word	0x0800bed3
 800be64:	2b40      	cmp	r3, #64	@ 0x40
 800be66:	d037      	beq.n	800bed8 <UART_SetConfig+0xc44>
 800be68:	e03a      	b.n	800bee0 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800be6a:	f7fb fae7 	bl	800743c <HAL_RCC_GetPCLK1Freq>
 800be6e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800be70:	e03c      	b.n	800beec <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800be72:	f7fb faf9 	bl	8007468 <HAL_RCC_GetPCLK2Freq>
 800be76:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800be78:	e038      	b.n	800beec <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800be7a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800be7e:	4618      	mov	r0, r3
 800be80:	f7fc fcbe 	bl	8008800 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800be84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800be88:	e030      	b.n	800beec <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800be8a:	f107 0318 	add.w	r3, r7, #24
 800be8e:	4618      	mov	r0, r3
 800be90:	f7fc fe0a 	bl	8008aa8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800be94:	69fb      	ldr	r3, [r7, #28]
 800be96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800be98:	e028      	b.n	800beec <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800be9a:	4b09      	ldr	r3, [pc, #36]	@ (800bec0 <UART_SetConfig+0xc2c>)
 800be9c:	681b      	ldr	r3, [r3, #0]
 800be9e:	f003 0320 	and.w	r3, r3, #32
 800bea2:	2b00      	cmp	r3, #0
 800bea4:	d012      	beq.n	800becc <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800bea6:	4b06      	ldr	r3, [pc, #24]	@ (800bec0 <UART_SetConfig+0xc2c>)
 800bea8:	681b      	ldr	r3, [r3, #0]
 800beaa:	08db      	lsrs	r3, r3, #3
 800beac:	f003 0303 	and.w	r3, r3, #3
 800beb0:	4a04      	ldr	r2, [pc, #16]	@ (800bec4 <UART_SetConfig+0xc30>)
 800beb2:	fa22 f303 	lsr.w	r3, r2, r3
 800beb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800beb8:	e018      	b.n	800beec <UART_SetConfig+0xc58>
 800beba:	bf00      	nop
 800bebc:	0800f324 	.word	0x0800f324
 800bec0:	58024400 	.word	0x58024400
 800bec4:	03d09000 	.word	0x03d09000
 800bec8:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 800becc:	4b24      	ldr	r3, [pc, #144]	@ (800bf60 <UART_SetConfig+0xccc>)
 800bece:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bed0:	e00c      	b.n	800beec <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800bed2:	4b24      	ldr	r3, [pc, #144]	@ (800bf64 <UART_SetConfig+0xcd0>)
 800bed4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bed6:	e009      	b.n	800beec <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bed8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bedc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bede:	e005      	b.n	800beec <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 800bee0:	2300      	movs	r3, #0
 800bee2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800bee4:	2301      	movs	r3, #1
 800bee6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800beea:	bf00      	nop
    }

    if (pclk != 0U)
 800beec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800beee:	2b00      	cmp	r3, #0
 800bef0:	d021      	beq.n	800bf36 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bef2:	697b      	ldr	r3, [r7, #20]
 800bef4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bef6:	4a1c      	ldr	r2, [pc, #112]	@ (800bf68 <UART_SetConfig+0xcd4>)
 800bef8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800befc:	461a      	mov	r2, r3
 800befe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bf00:	fbb3 f2f2 	udiv	r2, r3, r2
 800bf04:	697b      	ldr	r3, [r7, #20]
 800bf06:	685b      	ldr	r3, [r3, #4]
 800bf08:	085b      	lsrs	r3, r3, #1
 800bf0a:	441a      	add	r2, r3
 800bf0c:	697b      	ldr	r3, [r7, #20]
 800bf0e:	685b      	ldr	r3, [r3, #4]
 800bf10:	fbb2 f3f3 	udiv	r3, r2, r3
 800bf14:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bf16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf18:	2b0f      	cmp	r3, #15
 800bf1a:	d909      	bls.n	800bf30 <UART_SetConfig+0xc9c>
 800bf1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf1e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bf22:	d205      	bcs.n	800bf30 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800bf24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf26:	b29a      	uxth	r2, r3
 800bf28:	697b      	ldr	r3, [r7, #20]
 800bf2a:	681b      	ldr	r3, [r3, #0]
 800bf2c:	60da      	str	r2, [r3, #12]
 800bf2e:	e002      	b.n	800bf36 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800bf30:	2301      	movs	r3, #1
 800bf32:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800bf36:	697b      	ldr	r3, [r7, #20]
 800bf38:	2201      	movs	r2, #1
 800bf3a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800bf3e:	697b      	ldr	r3, [r7, #20]
 800bf40:	2201      	movs	r2, #1
 800bf42:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800bf46:	697b      	ldr	r3, [r7, #20]
 800bf48:	2200      	movs	r2, #0
 800bf4a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800bf4c:	697b      	ldr	r3, [r7, #20]
 800bf4e:	2200      	movs	r2, #0
 800bf50:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800bf52:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800bf56:	4618      	mov	r0, r3
 800bf58:	3748      	adds	r7, #72	@ 0x48
 800bf5a:	46bd      	mov	sp, r7
 800bf5c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800bf60:	03d09000 	.word	0x03d09000
 800bf64:	003d0900 	.word	0x003d0900
 800bf68:	0800f324 	.word	0x0800f324

0800bf6c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800bf6c:	b480      	push	{r7}
 800bf6e:	b083      	sub	sp, #12
 800bf70:	af00      	add	r7, sp, #0
 800bf72:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf78:	f003 0308 	and.w	r3, r3, #8
 800bf7c:	2b00      	cmp	r3, #0
 800bf7e:	d00a      	beq.n	800bf96 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	681b      	ldr	r3, [r3, #0]
 800bf84:	685b      	ldr	r3, [r3, #4]
 800bf86:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	681b      	ldr	r3, [r3, #0]
 800bf92:	430a      	orrs	r2, r1
 800bf94:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf9a:	f003 0301 	and.w	r3, r3, #1
 800bf9e:	2b00      	cmp	r3, #0
 800bfa0:	d00a      	beq.n	800bfb8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	681b      	ldr	r3, [r3, #0]
 800bfa6:	685b      	ldr	r3, [r3, #4]
 800bfa8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	681b      	ldr	r3, [r3, #0]
 800bfb4:	430a      	orrs	r2, r1
 800bfb6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bfbc:	f003 0302 	and.w	r3, r3, #2
 800bfc0:	2b00      	cmp	r3, #0
 800bfc2:	d00a      	beq.n	800bfda <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	681b      	ldr	r3, [r3, #0]
 800bfc8:	685b      	ldr	r3, [r3, #4]
 800bfca:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	681b      	ldr	r3, [r3, #0]
 800bfd6:	430a      	orrs	r2, r1
 800bfd8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bfde:	f003 0304 	and.w	r3, r3, #4
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	d00a      	beq.n	800bffc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	681b      	ldr	r3, [r3, #0]
 800bfea:	685b      	ldr	r3, [r3, #4]
 800bfec:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	681b      	ldr	r3, [r3, #0]
 800bff8:	430a      	orrs	r2, r1
 800bffa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c000:	f003 0310 	and.w	r3, r3, #16
 800c004:	2b00      	cmp	r3, #0
 800c006:	d00a      	beq.n	800c01e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	681b      	ldr	r3, [r3, #0]
 800c00c:	689b      	ldr	r3, [r3, #8]
 800c00e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	681b      	ldr	r3, [r3, #0]
 800c01a:	430a      	orrs	r2, r1
 800c01c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c022:	f003 0320 	and.w	r3, r3, #32
 800c026:	2b00      	cmp	r3, #0
 800c028:	d00a      	beq.n	800c040 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	681b      	ldr	r3, [r3, #0]
 800c02e:	689b      	ldr	r3, [r3, #8]
 800c030:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	681b      	ldr	r3, [r3, #0]
 800c03c:	430a      	orrs	r2, r1
 800c03e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c044:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c048:	2b00      	cmp	r3, #0
 800c04a:	d01a      	beq.n	800c082 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	681b      	ldr	r3, [r3, #0]
 800c050:	685b      	ldr	r3, [r3, #4]
 800c052:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	681b      	ldr	r3, [r3, #0]
 800c05e:	430a      	orrs	r2, r1
 800c060:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c066:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c06a:	d10a      	bne.n	800c082 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	681b      	ldr	r3, [r3, #0]
 800c070:	685b      	ldr	r3, [r3, #4]
 800c072:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	681b      	ldr	r3, [r3, #0]
 800c07e:	430a      	orrs	r2, r1
 800c080:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c086:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c08a:	2b00      	cmp	r3, #0
 800c08c:	d00a      	beq.n	800c0a4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	681b      	ldr	r3, [r3, #0]
 800c092:	685b      	ldr	r3, [r3, #4]
 800c094:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	681b      	ldr	r3, [r3, #0]
 800c0a0:	430a      	orrs	r2, r1
 800c0a2:	605a      	str	r2, [r3, #4]
  }
}
 800c0a4:	bf00      	nop
 800c0a6:	370c      	adds	r7, #12
 800c0a8:	46bd      	mov	sp, r7
 800c0aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0ae:	4770      	bx	lr

0800c0b0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c0b0:	b580      	push	{r7, lr}
 800c0b2:	b098      	sub	sp, #96	@ 0x60
 800c0b4:	af02      	add	r7, sp, #8
 800c0b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	2200      	movs	r2, #0
 800c0bc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c0c0:	f7f6 fb40 	bl	8002744 <HAL_GetTick>
 800c0c4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	681b      	ldr	r3, [r3, #0]
 800c0ca:	681b      	ldr	r3, [r3, #0]
 800c0cc:	f003 0308 	and.w	r3, r3, #8
 800c0d0:	2b08      	cmp	r3, #8
 800c0d2:	d12f      	bne.n	800c134 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c0d4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c0d8:	9300      	str	r3, [sp, #0]
 800c0da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c0dc:	2200      	movs	r2, #0
 800c0de:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800c0e2:	6878      	ldr	r0, [r7, #4]
 800c0e4:	f000 f88e 	bl	800c204 <UART_WaitOnFlagUntilTimeout>
 800c0e8:	4603      	mov	r3, r0
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	d022      	beq.n	800c134 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	681b      	ldr	r3, [r3, #0]
 800c0f2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c0f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c0f6:	e853 3f00 	ldrex	r3, [r3]
 800c0fa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c0fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c0fe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c102:	653b      	str	r3, [r7, #80]	@ 0x50
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	681b      	ldr	r3, [r3, #0]
 800c108:	461a      	mov	r2, r3
 800c10a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c10c:	647b      	str	r3, [r7, #68]	@ 0x44
 800c10e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c110:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c112:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c114:	e841 2300 	strex	r3, r2, [r1]
 800c118:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c11a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c11c:	2b00      	cmp	r3, #0
 800c11e:	d1e6      	bne.n	800c0ee <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	2220      	movs	r2, #32
 800c124:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	2200      	movs	r2, #0
 800c12c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c130:	2303      	movs	r3, #3
 800c132:	e063      	b.n	800c1fc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	681b      	ldr	r3, [r3, #0]
 800c138:	681b      	ldr	r3, [r3, #0]
 800c13a:	f003 0304 	and.w	r3, r3, #4
 800c13e:	2b04      	cmp	r3, #4
 800c140:	d149      	bne.n	800c1d6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c142:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c146:	9300      	str	r3, [sp, #0]
 800c148:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c14a:	2200      	movs	r2, #0
 800c14c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800c150:	6878      	ldr	r0, [r7, #4]
 800c152:	f000 f857 	bl	800c204 <UART_WaitOnFlagUntilTimeout>
 800c156:	4603      	mov	r3, r0
 800c158:	2b00      	cmp	r3, #0
 800c15a:	d03c      	beq.n	800c1d6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	681b      	ldr	r3, [r3, #0]
 800c160:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c164:	e853 3f00 	ldrex	r3, [r3]
 800c168:	623b      	str	r3, [r7, #32]
   return(result);
 800c16a:	6a3b      	ldr	r3, [r7, #32]
 800c16c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c170:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	681b      	ldr	r3, [r3, #0]
 800c176:	461a      	mov	r2, r3
 800c178:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c17a:	633b      	str	r3, [r7, #48]	@ 0x30
 800c17c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c17e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c180:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c182:	e841 2300 	strex	r3, r2, [r1]
 800c186:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c188:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c18a:	2b00      	cmp	r3, #0
 800c18c:	d1e6      	bne.n	800c15c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	681b      	ldr	r3, [r3, #0]
 800c192:	3308      	adds	r3, #8
 800c194:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c196:	693b      	ldr	r3, [r7, #16]
 800c198:	e853 3f00 	ldrex	r3, [r3]
 800c19c:	60fb      	str	r3, [r7, #12]
   return(result);
 800c19e:	68fb      	ldr	r3, [r7, #12]
 800c1a0:	f023 0301 	bic.w	r3, r3, #1
 800c1a4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c1a6:	687b      	ldr	r3, [r7, #4]
 800c1a8:	681b      	ldr	r3, [r3, #0]
 800c1aa:	3308      	adds	r3, #8
 800c1ac:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c1ae:	61fa      	str	r2, [r7, #28]
 800c1b0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c1b2:	69b9      	ldr	r1, [r7, #24]
 800c1b4:	69fa      	ldr	r2, [r7, #28]
 800c1b6:	e841 2300 	strex	r3, r2, [r1]
 800c1ba:	617b      	str	r3, [r7, #20]
   return(result);
 800c1bc:	697b      	ldr	r3, [r7, #20]
 800c1be:	2b00      	cmp	r3, #0
 800c1c0:	d1e5      	bne.n	800c18e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	2220      	movs	r2, #32
 800c1c6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	2200      	movs	r2, #0
 800c1ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c1d2:	2303      	movs	r3, #3
 800c1d4:	e012      	b.n	800c1fc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	2220      	movs	r2, #32
 800c1da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	2220      	movs	r2, #32
 800c1e2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	2200      	movs	r2, #0
 800c1ea:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	2200      	movs	r2, #0
 800c1f0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	2200      	movs	r2, #0
 800c1f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c1fa:	2300      	movs	r3, #0
}
 800c1fc:	4618      	mov	r0, r3
 800c1fe:	3758      	adds	r7, #88	@ 0x58
 800c200:	46bd      	mov	sp, r7
 800c202:	bd80      	pop	{r7, pc}

0800c204 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c204:	b580      	push	{r7, lr}
 800c206:	b084      	sub	sp, #16
 800c208:	af00      	add	r7, sp, #0
 800c20a:	60f8      	str	r0, [r7, #12]
 800c20c:	60b9      	str	r1, [r7, #8]
 800c20e:	603b      	str	r3, [r7, #0]
 800c210:	4613      	mov	r3, r2
 800c212:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c214:	e04f      	b.n	800c2b6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c216:	69bb      	ldr	r3, [r7, #24]
 800c218:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c21c:	d04b      	beq.n	800c2b6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c21e:	f7f6 fa91 	bl	8002744 <HAL_GetTick>
 800c222:	4602      	mov	r2, r0
 800c224:	683b      	ldr	r3, [r7, #0]
 800c226:	1ad3      	subs	r3, r2, r3
 800c228:	69ba      	ldr	r2, [r7, #24]
 800c22a:	429a      	cmp	r2, r3
 800c22c:	d302      	bcc.n	800c234 <UART_WaitOnFlagUntilTimeout+0x30>
 800c22e:	69bb      	ldr	r3, [r7, #24]
 800c230:	2b00      	cmp	r3, #0
 800c232:	d101      	bne.n	800c238 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800c234:	2303      	movs	r3, #3
 800c236:	e04e      	b.n	800c2d6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800c238:	68fb      	ldr	r3, [r7, #12]
 800c23a:	681b      	ldr	r3, [r3, #0]
 800c23c:	681b      	ldr	r3, [r3, #0]
 800c23e:	f003 0304 	and.w	r3, r3, #4
 800c242:	2b00      	cmp	r3, #0
 800c244:	d037      	beq.n	800c2b6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800c246:	68bb      	ldr	r3, [r7, #8]
 800c248:	2b80      	cmp	r3, #128	@ 0x80
 800c24a:	d034      	beq.n	800c2b6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800c24c:	68bb      	ldr	r3, [r7, #8]
 800c24e:	2b40      	cmp	r3, #64	@ 0x40
 800c250:	d031      	beq.n	800c2b6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800c252:	68fb      	ldr	r3, [r7, #12]
 800c254:	681b      	ldr	r3, [r3, #0]
 800c256:	69db      	ldr	r3, [r3, #28]
 800c258:	f003 0308 	and.w	r3, r3, #8
 800c25c:	2b08      	cmp	r3, #8
 800c25e:	d110      	bne.n	800c282 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c260:	68fb      	ldr	r3, [r7, #12]
 800c262:	681b      	ldr	r3, [r3, #0]
 800c264:	2208      	movs	r2, #8
 800c266:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c268:	68f8      	ldr	r0, [r7, #12]
 800c26a:	f000 f839 	bl	800c2e0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800c26e:	68fb      	ldr	r3, [r7, #12]
 800c270:	2208      	movs	r2, #8
 800c272:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c276:	68fb      	ldr	r3, [r7, #12]
 800c278:	2200      	movs	r2, #0
 800c27a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800c27e:	2301      	movs	r3, #1
 800c280:	e029      	b.n	800c2d6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c282:	68fb      	ldr	r3, [r7, #12]
 800c284:	681b      	ldr	r3, [r3, #0]
 800c286:	69db      	ldr	r3, [r3, #28]
 800c288:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c28c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c290:	d111      	bne.n	800c2b6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c292:	68fb      	ldr	r3, [r7, #12]
 800c294:	681b      	ldr	r3, [r3, #0]
 800c296:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c29a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c29c:	68f8      	ldr	r0, [r7, #12]
 800c29e:	f000 f81f 	bl	800c2e0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c2a2:	68fb      	ldr	r3, [r7, #12]
 800c2a4:	2220      	movs	r2, #32
 800c2a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c2aa:	68fb      	ldr	r3, [r7, #12]
 800c2ac:	2200      	movs	r2, #0
 800c2ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800c2b2:	2303      	movs	r3, #3
 800c2b4:	e00f      	b.n	800c2d6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c2b6:	68fb      	ldr	r3, [r7, #12]
 800c2b8:	681b      	ldr	r3, [r3, #0]
 800c2ba:	69da      	ldr	r2, [r3, #28]
 800c2bc:	68bb      	ldr	r3, [r7, #8]
 800c2be:	4013      	ands	r3, r2
 800c2c0:	68ba      	ldr	r2, [r7, #8]
 800c2c2:	429a      	cmp	r2, r3
 800c2c4:	bf0c      	ite	eq
 800c2c6:	2301      	moveq	r3, #1
 800c2c8:	2300      	movne	r3, #0
 800c2ca:	b2db      	uxtb	r3, r3
 800c2cc:	461a      	mov	r2, r3
 800c2ce:	79fb      	ldrb	r3, [r7, #7]
 800c2d0:	429a      	cmp	r2, r3
 800c2d2:	d0a0      	beq.n	800c216 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c2d4:	2300      	movs	r3, #0
}
 800c2d6:	4618      	mov	r0, r3
 800c2d8:	3710      	adds	r7, #16
 800c2da:	46bd      	mov	sp, r7
 800c2dc:	bd80      	pop	{r7, pc}
	...

0800c2e0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c2e0:	b480      	push	{r7}
 800c2e2:	b095      	sub	sp, #84	@ 0x54
 800c2e4:	af00      	add	r7, sp, #0
 800c2e6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	681b      	ldr	r3, [r3, #0]
 800c2ec:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c2f0:	e853 3f00 	ldrex	r3, [r3]
 800c2f4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c2f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c2f8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c2fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	681b      	ldr	r3, [r3, #0]
 800c302:	461a      	mov	r2, r3
 800c304:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c306:	643b      	str	r3, [r7, #64]	@ 0x40
 800c308:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c30a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c30c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c30e:	e841 2300 	strex	r3, r2, [r1]
 800c312:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c314:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c316:	2b00      	cmp	r3, #0
 800c318:	d1e6      	bne.n	800c2e8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	681b      	ldr	r3, [r3, #0]
 800c31e:	3308      	adds	r3, #8
 800c320:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c322:	6a3b      	ldr	r3, [r7, #32]
 800c324:	e853 3f00 	ldrex	r3, [r3]
 800c328:	61fb      	str	r3, [r7, #28]
   return(result);
 800c32a:	69fa      	ldr	r2, [r7, #28]
 800c32c:	4b1e      	ldr	r3, [pc, #120]	@ (800c3a8 <UART_EndRxTransfer+0xc8>)
 800c32e:	4013      	ands	r3, r2
 800c330:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	681b      	ldr	r3, [r3, #0]
 800c336:	3308      	adds	r3, #8
 800c338:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c33a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c33c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c33e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c340:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c342:	e841 2300 	strex	r3, r2, [r1]
 800c346:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c348:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c34a:	2b00      	cmp	r3, #0
 800c34c:	d1e5      	bne.n	800c31a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c352:	2b01      	cmp	r3, #1
 800c354:	d118      	bne.n	800c388 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	681b      	ldr	r3, [r3, #0]
 800c35a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c35c:	68fb      	ldr	r3, [r7, #12]
 800c35e:	e853 3f00 	ldrex	r3, [r3]
 800c362:	60bb      	str	r3, [r7, #8]
   return(result);
 800c364:	68bb      	ldr	r3, [r7, #8]
 800c366:	f023 0310 	bic.w	r3, r3, #16
 800c36a:	647b      	str	r3, [r7, #68]	@ 0x44
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	681b      	ldr	r3, [r3, #0]
 800c370:	461a      	mov	r2, r3
 800c372:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c374:	61bb      	str	r3, [r7, #24]
 800c376:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c378:	6979      	ldr	r1, [r7, #20]
 800c37a:	69ba      	ldr	r2, [r7, #24]
 800c37c:	e841 2300 	strex	r3, r2, [r1]
 800c380:	613b      	str	r3, [r7, #16]
   return(result);
 800c382:	693b      	ldr	r3, [r7, #16]
 800c384:	2b00      	cmp	r3, #0
 800c386:	d1e6      	bne.n	800c356 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	2220      	movs	r2, #32
 800c38c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	2200      	movs	r2, #0
 800c394:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	2200      	movs	r2, #0
 800c39a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800c39c:	bf00      	nop
 800c39e:	3754      	adds	r7, #84	@ 0x54
 800c3a0:	46bd      	mov	sp, r7
 800c3a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3a6:	4770      	bx	lr
 800c3a8:	effffffe 	.word	0xeffffffe

0800c3ac <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c3ac:	b580      	push	{r7, lr}
 800c3ae:	b084      	sub	sp, #16
 800c3b0:	af00      	add	r7, sp, #0
 800c3b2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c3b8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800c3ba:	68fb      	ldr	r3, [r7, #12]
 800c3bc:	2200      	movs	r2, #0
 800c3be:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c3c2:	68f8      	ldr	r0, [r7, #12]
 800c3c4:	f7fe ff50 	bl	800b268 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c3c8:	bf00      	nop
 800c3ca:	3710      	adds	r7, #16
 800c3cc:	46bd      	mov	sp, r7
 800c3ce:	bd80      	pop	{r7, pc}

0800c3d0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800c3d0:	b580      	push	{r7, lr}
 800c3d2:	b088      	sub	sp, #32
 800c3d4:	af00      	add	r7, sp, #0
 800c3d6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	681b      	ldr	r3, [r3, #0]
 800c3dc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c3de:	68fb      	ldr	r3, [r7, #12]
 800c3e0:	e853 3f00 	ldrex	r3, [r3]
 800c3e4:	60bb      	str	r3, [r7, #8]
   return(result);
 800c3e6:	68bb      	ldr	r3, [r7, #8]
 800c3e8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c3ec:	61fb      	str	r3, [r7, #28]
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	681b      	ldr	r3, [r3, #0]
 800c3f2:	461a      	mov	r2, r3
 800c3f4:	69fb      	ldr	r3, [r7, #28]
 800c3f6:	61bb      	str	r3, [r7, #24]
 800c3f8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3fa:	6979      	ldr	r1, [r7, #20]
 800c3fc:	69ba      	ldr	r2, [r7, #24]
 800c3fe:	e841 2300 	strex	r3, r2, [r1]
 800c402:	613b      	str	r3, [r7, #16]
   return(result);
 800c404:	693b      	ldr	r3, [r7, #16]
 800c406:	2b00      	cmp	r3, #0
 800c408:	d1e6      	bne.n	800c3d8 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	2220      	movs	r2, #32
 800c40e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	2200      	movs	r2, #0
 800c416:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800c418:	6878      	ldr	r0, [r7, #4]
 800c41a:	f7fe ff1b 	bl	800b254 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c41e:	bf00      	nop
 800c420:	3720      	adds	r7, #32
 800c422:	46bd      	mov	sp, r7
 800c424:	bd80      	pop	{r7, pc}

0800c426 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800c426:	b480      	push	{r7}
 800c428:	b083      	sub	sp, #12
 800c42a:	af00      	add	r7, sp, #0
 800c42c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800c42e:	bf00      	nop
 800c430:	370c      	adds	r7, #12
 800c432:	46bd      	mov	sp, r7
 800c434:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c438:	4770      	bx	lr

0800c43a <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800c43a:	b480      	push	{r7}
 800c43c:	b083      	sub	sp, #12
 800c43e:	af00      	add	r7, sp, #0
 800c440:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800c442:	bf00      	nop
 800c444:	370c      	adds	r7, #12
 800c446:	46bd      	mov	sp, r7
 800c448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c44c:	4770      	bx	lr

0800c44e <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800c44e:	b480      	push	{r7}
 800c450:	b083      	sub	sp, #12
 800c452:	af00      	add	r7, sp, #0
 800c454:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800c456:	bf00      	nop
 800c458:	370c      	adds	r7, #12
 800c45a:	46bd      	mov	sp, r7
 800c45c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c460:	4770      	bx	lr

0800c462 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800c462:	b480      	push	{r7}
 800c464:	b085      	sub	sp, #20
 800c466:	af00      	add	r7, sp, #0
 800c468:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c470:	2b01      	cmp	r3, #1
 800c472:	d101      	bne.n	800c478 <HAL_UARTEx_DisableFifoMode+0x16>
 800c474:	2302      	movs	r3, #2
 800c476:	e027      	b.n	800c4c8 <HAL_UARTEx_DisableFifoMode+0x66>
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	2201      	movs	r2, #1
 800c47c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c480:	687b      	ldr	r3, [r7, #4]
 800c482:	2224      	movs	r2, #36	@ 0x24
 800c484:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	681b      	ldr	r3, [r3, #0]
 800c48c:	681b      	ldr	r3, [r3, #0]
 800c48e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	681b      	ldr	r3, [r3, #0]
 800c494:	681a      	ldr	r2, [r3, #0]
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	681b      	ldr	r3, [r3, #0]
 800c49a:	f022 0201 	bic.w	r2, r2, #1
 800c49e:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800c4a0:	68fb      	ldr	r3, [r7, #12]
 800c4a2:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800c4a6:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	2200      	movs	r2, #0
 800c4ac:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	681b      	ldr	r3, [r3, #0]
 800c4b2:	68fa      	ldr	r2, [r7, #12]
 800c4b4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	2220      	movs	r2, #32
 800c4ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	2200      	movs	r2, #0
 800c4c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c4c6:	2300      	movs	r3, #0
}
 800c4c8:	4618      	mov	r0, r3
 800c4ca:	3714      	adds	r7, #20
 800c4cc:	46bd      	mov	sp, r7
 800c4ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4d2:	4770      	bx	lr

0800c4d4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c4d4:	b580      	push	{r7, lr}
 800c4d6:	b084      	sub	sp, #16
 800c4d8:	af00      	add	r7, sp, #0
 800c4da:	6078      	str	r0, [r7, #4]
 800c4dc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c4e4:	2b01      	cmp	r3, #1
 800c4e6:	d101      	bne.n	800c4ec <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800c4e8:	2302      	movs	r3, #2
 800c4ea:	e02d      	b.n	800c548 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	2201      	movs	r2, #1
 800c4f0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	2224      	movs	r2, #36	@ 0x24
 800c4f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	681b      	ldr	r3, [r3, #0]
 800c500:	681b      	ldr	r3, [r3, #0]
 800c502:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	681b      	ldr	r3, [r3, #0]
 800c508:	681a      	ldr	r2, [r3, #0]
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	681b      	ldr	r3, [r3, #0]
 800c50e:	f022 0201 	bic.w	r2, r2, #1
 800c512:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	681b      	ldr	r3, [r3, #0]
 800c518:	689b      	ldr	r3, [r3, #8]
 800c51a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	681b      	ldr	r3, [r3, #0]
 800c522:	683a      	ldr	r2, [r7, #0]
 800c524:	430a      	orrs	r2, r1
 800c526:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c528:	6878      	ldr	r0, [r7, #4]
 800c52a:	f000 f84f 	bl	800c5cc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	681b      	ldr	r3, [r3, #0]
 800c532:	68fa      	ldr	r2, [r7, #12]
 800c534:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	2220      	movs	r2, #32
 800c53a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	2200      	movs	r2, #0
 800c542:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c546:	2300      	movs	r3, #0
}
 800c548:	4618      	mov	r0, r3
 800c54a:	3710      	adds	r7, #16
 800c54c:	46bd      	mov	sp, r7
 800c54e:	bd80      	pop	{r7, pc}

0800c550 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c550:	b580      	push	{r7, lr}
 800c552:	b084      	sub	sp, #16
 800c554:	af00      	add	r7, sp, #0
 800c556:	6078      	str	r0, [r7, #4]
 800c558:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c560:	2b01      	cmp	r3, #1
 800c562:	d101      	bne.n	800c568 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800c564:	2302      	movs	r3, #2
 800c566:	e02d      	b.n	800c5c4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	2201      	movs	r2, #1
 800c56c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	2224      	movs	r2, #36	@ 0x24
 800c574:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	681b      	ldr	r3, [r3, #0]
 800c57c:	681b      	ldr	r3, [r3, #0]
 800c57e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	681b      	ldr	r3, [r3, #0]
 800c584:	681a      	ldr	r2, [r3, #0]
 800c586:	687b      	ldr	r3, [r7, #4]
 800c588:	681b      	ldr	r3, [r3, #0]
 800c58a:	f022 0201 	bic.w	r2, r2, #1
 800c58e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	681b      	ldr	r3, [r3, #0]
 800c594:	689b      	ldr	r3, [r3, #8]
 800c596:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800c59a:	687b      	ldr	r3, [r7, #4]
 800c59c:	681b      	ldr	r3, [r3, #0]
 800c59e:	683a      	ldr	r2, [r7, #0]
 800c5a0:	430a      	orrs	r2, r1
 800c5a2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c5a4:	6878      	ldr	r0, [r7, #4]
 800c5a6:	f000 f811 	bl	800c5cc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	681b      	ldr	r3, [r3, #0]
 800c5ae:	68fa      	ldr	r2, [r7, #12]
 800c5b0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	2220      	movs	r2, #32
 800c5b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	2200      	movs	r2, #0
 800c5be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c5c2:	2300      	movs	r3, #0
}
 800c5c4:	4618      	mov	r0, r3
 800c5c6:	3710      	adds	r7, #16
 800c5c8:	46bd      	mov	sp, r7
 800c5ca:	bd80      	pop	{r7, pc}

0800c5cc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800c5cc:	b480      	push	{r7}
 800c5ce:	b085      	sub	sp, #20
 800c5d0:	af00      	add	r7, sp, #0
 800c5d2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c5d8:	2b00      	cmp	r3, #0
 800c5da:	d108      	bne.n	800c5ee <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	2201      	movs	r2, #1
 800c5e0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	2201      	movs	r2, #1
 800c5e8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800c5ec:	e031      	b.n	800c652 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800c5ee:	2310      	movs	r3, #16
 800c5f0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800c5f2:	2310      	movs	r3, #16
 800c5f4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	681b      	ldr	r3, [r3, #0]
 800c5fa:	689b      	ldr	r3, [r3, #8]
 800c5fc:	0e5b      	lsrs	r3, r3, #25
 800c5fe:	b2db      	uxtb	r3, r3
 800c600:	f003 0307 	and.w	r3, r3, #7
 800c604:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	681b      	ldr	r3, [r3, #0]
 800c60a:	689b      	ldr	r3, [r3, #8]
 800c60c:	0f5b      	lsrs	r3, r3, #29
 800c60e:	b2db      	uxtb	r3, r3
 800c610:	f003 0307 	and.w	r3, r3, #7
 800c614:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c616:	7bbb      	ldrb	r3, [r7, #14]
 800c618:	7b3a      	ldrb	r2, [r7, #12]
 800c61a:	4911      	ldr	r1, [pc, #68]	@ (800c660 <UARTEx_SetNbDataToProcess+0x94>)
 800c61c:	5c8a      	ldrb	r2, [r1, r2]
 800c61e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800c622:	7b3a      	ldrb	r2, [r7, #12]
 800c624:	490f      	ldr	r1, [pc, #60]	@ (800c664 <UARTEx_SetNbDataToProcess+0x98>)
 800c626:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c628:	fb93 f3f2 	sdiv	r3, r3, r2
 800c62c:	b29a      	uxth	r2, r3
 800c62e:	687b      	ldr	r3, [r7, #4]
 800c630:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c634:	7bfb      	ldrb	r3, [r7, #15]
 800c636:	7b7a      	ldrb	r2, [r7, #13]
 800c638:	4909      	ldr	r1, [pc, #36]	@ (800c660 <UARTEx_SetNbDataToProcess+0x94>)
 800c63a:	5c8a      	ldrb	r2, [r1, r2]
 800c63c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800c640:	7b7a      	ldrb	r2, [r7, #13]
 800c642:	4908      	ldr	r1, [pc, #32]	@ (800c664 <UARTEx_SetNbDataToProcess+0x98>)
 800c644:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c646:	fb93 f3f2 	sdiv	r3, r3, r2
 800c64a:	b29a      	uxth	r2, r3
 800c64c:	687b      	ldr	r3, [r7, #4]
 800c64e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800c652:	bf00      	nop
 800c654:	3714      	adds	r7, #20
 800c656:	46bd      	mov	sp, r7
 800c658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c65c:	4770      	bx	lr
 800c65e:	bf00      	nop
 800c660:	0800f33c 	.word	0x0800f33c
 800c664:	0800f344 	.word	0x0800f344

0800c668 <__cvt>:
 800c668:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c66a:	ed2d 8b02 	vpush	{d8}
 800c66e:	eeb0 8b40 	vmov.f64	d8, d0
 800c672:	b085      	sub	sp, #20
 800c674:	4617      	mov	r7, r2
 800c676:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800c678:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c67a:	ee18 2a90 	vmov	r2, s17
 800c67e:	f025 0520 	bic.w	r5, r5, #32
 800c682:	2a00      	cmp	r2, #0
 800c684:	bfb6      	itet	lt
 800c686:	222d      	movlt	r2, #45	@ 0x2d
 800c688:	2200      	movge	r2, #0
 800c68a:	eeb1 8b40 	vneglt.f64	d8, d0
 800c68e:	2d46      	cmp	r5, #70	@ 0x46
 800c690:	460c      	mov	r4, r1
 800c692:	701a      	strb	r2, [r3, #0]
 800c694:	d004      	beq.n	800c6a0 <__cvt+0x38>
 800c696:	2d45      	cmp	r5, #69	@ 0x45
 800c698:	d100      	bne.n	800c69c <__cvt+0x34>
 800c69a:	3401      	adds	r4, #1
 800c69c:	2102      	movs	r1, #2
 800c69e:	e000      	b.n	800c6a2 <__cvt+0x3a>
 800c6a0:	2103      	movs	r1, #3
 800c6a2:	ab03      	add	r3, sp, #12
 800c6a4:	9301      	str	r3, [sp, #4]
 800c6a6:	ab02      	add	r3, sp, #8
 800c6a8:	9300      	str	r3, [sp, #0]
 800c6aa:	4622      	mov	r2, r4
 800c6ac:	4633      	mov	r3, r6
 800c6ae:	eeb0 0b48 	vmov.f64	d0, d8
 800c6b2:	f000 fe61 	bl	800d378 <_dtoa_r>
 800c6b6:	2d47      	cmp	r5, #71	@ 0x47
 800c6b8:	d114      	bne.n	800c6e4 <__cvt+0x7c>
 800c6ba:	07fb      	lsls	r3, r7, #31
 800c6bc:	d50a      	bpl.n	800c6d4 <__cvt+0x6c>
 800c6be:	1902      	adds	r2, r0, r4
 800c6c0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800c6c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c6c8:	bf08      	it	eq
 800c6ca:	9203      	streq	r2, [sp, #12]
 800c6cc:	2130      	movs	r1, #48	@ 0x30
 800c6ce:	9b03      	ldr	r3, [sp, #12]
 800c6d0:	4293      	cmp	r3, r2
 800c6d2:	d319      	bcc.n	800c708 <__cvt+0xa0>
 800c6d4:	9b03      	ldr	r3, [sp, #12]
 800c6d6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c6d8:	1a1b      	subs	r3, r3, r0
 800c6da:	6013      	str	r3, [r2, #0]
 800c6dc:	b005      	add	sp, #20
 800c6de:	ecbd 8b02 	vpop	{d8}
 800c6e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c6e4:	2d46      	cmp	r5, #70	@ 0x46
 800c6e6:	eb00 0204 	add.w	r2, r0, r4
 800c6ea:	d1e9      	bne.n	800c6c0 <__cvt+0x58>
 800c6ec:	7803      	ldrb	r3, [r0, #0]
 800c6ee:	2b30      	cmp	r3, #48	@ 0x30
 800c6f0:	d107      	bne.n	800c702 <__cvt+0x9a>
 800c6f2:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800c6f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c6fa:	bf1c      	itt	ne
 800c6fc:	f1c4 0401 	rsbne	r4, r4, #1
 800c700:	6034      	strne	r4, [r6, #0]
 800c702:	6833      	ldr	r3, [r6, #0]
 800c704:	441a      	add	r2, r3
 800c706:	e7db      	b.n	800c6c0 <__cvt+0x58>
 800c708:	1c5c      	adds	r4, r3, #1
 800c70a:	9403      	str	r4, [sp, #12]
 800c70c:	7019      	strb	r1, [r3, #0]
 800c70e:	e7de      	b.n	800c6ce <__cvt+0x66>

0800c710 <__exponent>:
 800c710:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c712:	2900      	cmp	r1, #0
 800c714:	bfba      	itte	lt
 800c716:	4249      	neglt	r1, r1
 800c718:	232d      	movlt	r3, #45	@ 0x2d
 800c71a:	232b      	movge	r3, #43	@ 0x2b
 800c71c:	2909      	cmp	r1, #9
 800c71e:	7002      	strb	r2, [r0, #0]
 800c720:	7043      	strb	r3, [r0, #1]
 800c722:	dd29      	ble.n	800c778 <__exponent+0x68>
 800c724:	f10d 0307 	add.w	r3, sp, #7
 800c728:	461d      	mov	r5, r3
 800c72a:	270a      	movs	r7, #10
 800c72c:	461a      	mov	r2, r3
 800c72e:	fbb1 f6f7 	udiv	r6, r1, r7
 800c732:	fb07 1416 	mls	r4, r7, r6, r1
 800c736:	3430      	adds	r4, #48	@ 0x30
 800c738:	f802 4c01 	strb.w	r4, [r2, #-1]
 800c73c:	460c      	mov	r4, r1
 800c73e:	2c63      	cmp	r4, #99	@ 0x63
 800c740:	f103 33ff 	add.w	r3, r3, #4294967295
 800c744:	4631      	mov	r1, r6
 800c746:	dcf1      	bgt.n	800c72c <__exponent+0x1c>
 800c748:	3130      	adds	r1, #48	@ 0x30
 800c74a:	1e94      	subs	r4, r2, #2
 800c74c:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c750:	1c41      	adds	r1, r0, #1
 800c752:	4623      	mov	r3, r4
 800c754:	42ab      	cmp	r3, r5
 800c756:	d30a      	bcc.n	800c76e <__exponent+0x5e>
 800c758:	f10d 0309 	add.w	r3, sp, #9
 800c75c:	1a9b      	subs	r3, r3, r2
 800c75e:	42ac      	cmp	r4, r5
 800c760:	bf88      	it	hi
 800c762:	2300      	movhi	r3, #0
 800c764:	3302      	adds	r3, #2
 800c766:	4403      	add	r3, r0
 800c768:	1a18      	subs	r0, r3, r0
 800c76a:	b003      	add	sp, #12
 800c76c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c76e:	f813 6b01 	ldrb.w	r6, [r3], #1
 800c772:	f801 6f01 	strb.w	r6, [r1, #1]!
 800c776:	e7ed      	b.n	800c754 <__exponent+0x44>
 800c778:	2330      	movs	r3, #48	@ 0x30
 800c77a:	3130      	adds	r1, #48	@ 0x30
 800c77c:	7083      	strb	r3, [r0, #2]
 800c77e:	70c1      	strb	r1, [r0, #3]
 800c780:	1d03      	adds	r3, r0, #4
 800c782:	e7f1      	b.n	800c768 <__exponent+0x58>
 800c784:	0000      	movs	r0, r0
	...

0800c788 <_printf_float>:
 800c788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c78c:	b08d      	sub	sp, #52	@ 0x34
 800c78e:	460c      	mov	r4, r1
 800c790:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800c794:	4616      	mov	r6, r2
 800c796:	461f      	mov	r7, r3
 800c798:	4605      	mov	r5, r0
 800c79a:	f000 fcdf 	bl	800d15c <_localeconv_r>
 800c79e:	f8d0 b000 	ldr.w	fp, [r0]
 800c7a2:	4658      	mov	r0, fp
 800c7a4:	f7f3 fe04 	bl	80003b0 <strlen>
 800c7a8:	2300      	movs	r3, #0
 800c7aa:	930a      	str	r3, [sp, #40]	@ 0x28
 800c7ac:	f8d8 3000 	ldr.w	r3, [r8]
 800c7b0:	f894 9018 	ldrb.w	r9, [r4, #24]
 800c7b4:	6822      	ldr	r2, [r4, #0]
 800c7b6:	9005      	str	r0, [sp, #20]
 800c7b8:	3307      	adds	r3, #7
 800c7ba:	f023 0307 	bic.w	r3, r3, #7
 800c7be:	f103 0108 	add.w	r1, r3, #8
 800c7c2:	f8c8 1000 	str.w	r1, [r8]
 800c7c6:	ed93 0b00 	vldr	d0, [r3]
 800c7ca:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 800ca28 <_printf_float+0x2a0>
 800c7ce:	eeb0 7bc0 	vabs.f64	d7, d0
 800c7d2:	eeb4 7b46 	vcmp.f64	d7, d6
 800c7d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c7da:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800c7de:	dd24      	ble.n	800c82a <_printf_float+0xa2>
 800c7e0:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800c7e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c7e8:	d502      	bpl.n	800c7f0 <_printf_float+0x68>
 800c7ea:	232d      	movs	r3, #45	@ 0x2d
 800c7ec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c7f0:	498f      	ldr	r1, [pc, #572]	@ (800ca30 <_printf_float+0x2a8>)
 800c7f2:	4b90      	ldr	r3, [pc, #576]	@ (800ca34 <_printf_float+0x2ac>)
 800c7f4:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 800c7f8:	bf8c      	ite	hi
 800c7fa:	4688      	movhi	r8, r1
 800c7fc:	4698      	movls	r8, r3
 800c7fe:	f022 0204 	bic.w	r2, r2, #4
 800c802:	2303      	movs	r3, #3
 800c804:	6123      	str	r3, [r4, #16]
 800c806:	6022      	str	r2, [r4, #0]
 800c808:	f04f 0a00 	mov.w	sl, #0
 800c80c:	9700      	str	r7, [sp, #0]
 800c80e:	4633      	mov	r3, r6
 800c810:	aa0b      	add	r2, sp, #44	@ 0x2c
 800c812:	4621      	mov	r1, r4
 800c814:	4628      	mov	r0, r5
 800c816:	f000 f9d1 	bl	800cbbc <_printf_common>
 800c81a:	3001      	adds	r0, #1
 800c81c:	f040 8089 	bne.w	800c932 <_printf_float+0x1aa>
 800c820:	f04f 30ff 	mov.w	r0, #4294967295
 800c824:	b00d      	add	sp, #52	@ 0x34
 800c826:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c82a:	eeb4 0b40 	vcmp.f64	d0, d0
 800c82e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c832:	d709      	bvc.n	800c848 <_printf_float+0xc0>
 800c834:	ee10 3a90 	vmov	r3, s1
 800c838:	2b00      	cmp	r3, #0
 800c83a:	bfbc      	itt	lt
 800c83c:	232d      	movlt	r3, #45	@ 0x2d
 800c83e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800c842:	497d      	ldr	r1, [pc, #500]	@ (800ca38 <_printf_float+0x2b0>)
 800c844:	4b7d      	ldr	r3, [pc, #500]	@ (800ca3c <_printf_float+0x2b4>)
 800c846:	e7d5      	b.n	800c7f4 <_printf_float+0x6c>
 800c848:	6863      	ldr	r3, [r4, #4]
 800c84a:	1c59      	adds	r1, r3, #1
 800c84c:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 800c850:	d139      	bne.n	800c8c6 <_printf_float+0x13e>
 800c852:	2306      	movs	r3, #6
 800c854:	6063      	str	r3, [r4, #4]
 800c856:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800c85a:	2300      	movs	r3, #0
 800c85c:	6022      	str	r2, [r4, #0]
 800c85e:	9303      	str	r3, [sp, #12]
 800c860:	ab0a      	add	r3, sp, #40	@ 0x28
 800c862:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800c866:	ab09      	add	r3, sp, #36	@ 0x24
 800c868:	9300      	str	r3, [sp, #0]
 800c86a:	6861      	ldr	r1, [r4, #4]
 800c86c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800c870:	4628      	mov	r0, r5
 800c872:	f7ff fef9 	bl	800c668 <__cvt>
 800c876:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800c87a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c87c:	4680      	mov	r8, r0
 800c87e:	d129      	bne.n	800c8d4 <_printf_float+0x14c>
 800c880:	1cc8      	adds	r0, r1, #3
 800c882:	db02      	blt.n	800c88a <_printf_float+0x102>
 800c884:	6863      	ldr	r3, [r4, #4]
 800c886:	4299      	cmp	r1, r3
 800c888:	dd41      	ble.n	800c90e <_printf_float+0x186>
 800c88a:	f1a9 0902 	sub.w	r9, r9, #2
 800c88e:	fa5f f989 	uxtb.w	r9, r9
 800c892:	3901      	subs	r1, #1
 800c894:	464a      	mov	r2, r9
 800c896:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800c89a:	9109      	str	r1, [sp, #36]	@ 0x24
 800c89c:	f7ff ff38 	bl	800c710 <__exponent>
 800c8a0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c8a2:	1813      	adds	r3, r2, r0
 800c8a4:	2a01      	cmp	r2, #1
 800c8a6:	4682      	mov	sl, r0
 800c8a8:	6123      	str	r3, [r4, #16]
 800c8aa:	dc02      	bgt.n	800c8b2 <_printf_float+0x12a>
 800c8ac:	6822      	ldr	r2, [r4, #0]
 800c8ae:	07d2      	lsls	r2, r2, #31
 800c8b0:	d501      	bpl.n	800c8b6 <_printf_float+0x12e>
 800c8b2:	3301      	adds	r3, #1
 800c8b4:	6123      	str	r3, [r4, #16]
 800c8b6:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800c8ba:	2b00      	cmp	r3, #0
 800c8bc:	d0a6      	beq.n	800c80c <_printf_float+0x84>
 800c8be:	232d      	movs	r3, #45	@ 0x2d
 800c8c0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c8c4:	e7a2      	b.n	800c80c <_printf_float+0x84>
 800c8c6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800c8ca:	d1c4      	bne.n	800c856 <_printf_float+0xce>
 800c8cc:	2b00      	cmp	r3, #0
 800c8ce:	d1c2      	bne.n	800c856 <_printf_float+0xce>
 800c8d0:	2301      	movs	r3, #1
 800c8d2:	e7bf      	b.n	800c854 <_printf_float+0xcc>
 800c8d4:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800c8d8:	d9db      	bls.n	800c892 <_printf_float+0x10a>
 800c8da:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800c8de:	d118      	bne.n	800c912 <_printf_float+0x18a>
 800c8e0:	2900      	cmp	r1, #0
 800c8e2:	6863      	ldr	r3, [r4, #4]
 800c8e4:	dd0b      	ble.n	800c8fe <_printf_float+0x176>
 800c8e6:	6121      	str	r1, [r4, #16]
 800c8e8:	b913      	cbnz	r3, 800c8f0 <_printf_float+0x168>
 800c8ea:	6822      	ldr	r2, [r4, #0]
 800c8ec:	07d0      	lsls	r0, r2, #31
 800c8ee:	d502      	bpl.n	800c8f6 <_printf_float+0x16e>
 800c8f0:	3301      	adds	r3, #1
 800c8f2:	440b      	add	r3, r1
 800c8f4:	6123      	str	r3, [r4, #16]
 800c8f6:	65a1      	str	r1, [r4, #88]	@ 0x58
 800c8f8:	f04f 0a00 	mov.w	sl, #0
 800c8fc:	e7db      	b.n	800c8b6 <_printf_float+0x12e>
 800c8fe:	b913      	cbnz	r3, 800c906 <_printf_float+0x17e>
 800c900:	6822      	ldr	r2, [r4, #0]
 800c902:	07d2      	lsls	r2, r2, #31
 800c904:	d501      	bpl.n	800c90a <_printf_float+0x182>
 800c906:	3302      	adds	r3, #2
 800c908:	e7f4      	b.n	800c8f4 <_printf_float+0x16c>
 800c90a:	2301      	movs	r3, #1
 800c90c:	e7f2      	b.n	800c8f4 <_printf_float+0x16c>
 800c90e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800c912:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c914:	4299      	cmp	r1, r3
 800c916:	db05      	blt.n	800c924 <_printf_float+0x19c>
 800c918:	6823      	ldr	r3, [r4, #0]
 800c91a:	6121      	str	r1, [r4, #16]
 800c91c:	07d8      	lsls	r0, r3, #31
 800c91e:	d5ea      	bpl.n	800c8f6 <_printf_float+0x16e>
 800c920:	1c4b      	adds	r3, r1, #1
 800c922:	e7e7      	b.n	800c8f4 <_printf_float+0x16c>
 800c924:	2900      	cmp	r1, #0
 800c926:	bfd4      	ite	le
 800c928:	f1c1 0202 	rsble	r2, r1, #2
 800c92c:	2201      	movgt	r2, #1
 800c92e:	4413      	add	r3, r2
 800c930:	e7e0      	b.n	800c8f4 <_printf_float+0x16c>
 800c932:	6823      	ldr	r3, [r4, #0]
 800c934:	055a      	lsls	r2, r3, #21
 800c936:	d407      	bmi.n	800c948 <_printf_float+0x1c0>
 800c938:	6923      	ldr	r3, [r4, #16]
 800c93a:	4642      	mov	r2, r8
 800c93c:	4631      	mov	r1, r6
 800c93e:	4628      	mov	r0, r5
 800c940:	47b8      	blx	r7
 800c942:	3001      	adds	r0, #1
 800c944:	d12a      	bne.n	800c99c <_printf_float+0x214>
 800c946:	e76b      	b.n	800c820 <_printf_float+0x98>
 800c948:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800c94c:	f240 80e0 	bls.w	800cb10 <_printf_float+0x388>
 800c950:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800c954:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800c958:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c95c:	d133      	bne.n	800c9c6 <_printf_float+0x23e>
 800c95e:	4a38      	ldr	r2, [pc, #224]	@ (800ca40 <_printf_float+0x2b8>)
 800c960:	2301      	movs	r3, #1
 800c962:	4631      	mov	r1, r6
 800c964:	4628      	mov	r0, r5
 800c966:	47b8      	blx	r7
 800c968:	3001      	adds	r0, #1
 800c96a:	f43f af59 	beq.w	800c820 <_printf_float+0x98>
 800c96e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800c972:	4543      	cmp	r3, r8
 800c974:	db02      	blt.n	800c97c <_printf_float+0x1f4>
 800c976:	6823      	ldr	r3, [r4, #0]
 800c978:	07d8      	lsls	r0, r3, #31
 800c97a:	d50f      	bpl.n	800c99c <_printf_float+0x214>
 800c97c:	9b05      	ldr	r3, [sp, #20]
 800c97e:	465a      	mov	r2, fp
 800c980:	4631      	mov	r1, r6
 800c982:	4628      	mov	r0, r5
 800c984:	47b8      	blx	r7
 800c986:	3001      	adds	r0, #1
 800c988:	f43f af4a 	beq.w	800c820 <_printf_float+0x98>
 800c98c:	f04f 0900 	mov.w	r9, #0
 800c990:	f108 38ff 	add.w	r8, r8, #4294967295
 800c994:	f104 0a1a 	add.w	sl, r4, #26
 800c998:	45c8      	cmp	r8, r9
 800c99a:	dc09      	bgt.n	800c9b0 <_printf_float+0x228>
 800c99c:	6823      	ldr	r3, [r4, #0]
 800c99e:	079b      	lsls	r3, r3, #30
 800c9a0:	f100 8107 	bmi.w	800cbb2 <_printf_float+0x42a>
 800c9a4:	68e0      	ldr	r0, [r4, #12]
 800c9a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c9a8:	4298      	cmp	r0, r3
 800c9aa:	bfb8      	it	lt
 800c9ac:	4618      	movlt	r0, r3
 800c9ae:	e739      	b.n	800c824 <_printf_float+0x9c>
 800c9b0:	2301      	movs	r3, #1
 800c9b2:	4652      	mov	r2, sl
 800c9b4:	4631      	mov	r1, r6
 800c9b6:	4628      	mov	r0, r5
 800c9b8:	47b8      	blx	r7
 800c9ba:	3001      	adds	r0, #1
 800c9bc:	f43f af30 	beq.w	800c820 <_printf_float+0x98>
 800c9c0:	f109 0901 	add.w	r9, r9, #1
 800c9c4:	e7e8      	b.n	800c998 <_printf_float+0x210>
 800c9c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c9c8:	2b00      	cmp	r3, #0
 800c9ca:	dc3b      	bgt.n	800ca44 <_printf_float+0x2bc>
 800c9cc:	4a1c      	ldr	r2, [pc, #112]	@ (800ca40 <_printf_float+0x2b8>)
 800c9ce:	2301      	movs	r3, #1
 800c9d0:	4631      	mov	r1, r6
 800c9d2:	4628      	mov	r0, r5
 800c9d4:	47b8      	blx	r7
 800c9d6:	3001      	adds	r0, #1
 800c9d8:	f43f af22 	beq.w	800c820 <_printf_float+0x98>
 800c9dc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800c9e0:	ea59 0303 	orrs.w	r3, r9, r3
 800c9e4:	d102      	bne.n	800c9ec <_printf_float+0x264>
 800c9e6:	6823      	ldr	r3, [r4, #0]
 800c9e8:	07d9      	lsls	r1, r3, #31
 800c9ea:	d5d7      	bpl.n	800c99c <_printf_float+0x214>
 800c9ec:	9b05      	ldr	r3, [sp, #20]
 800c9ee:	465a      	mov	r2, fp
 800c9f0:	4631      	mov	r1, r6
 800c9f2:	4628      	mov	r0, r5
 800c9f4:	47b8      	blx	r7
 800c9f6:	3001      	adds	r0, #1
 800c9f8:	f43f af12 	beq.w	800c820 <_printf_float+0x98>
 800c9fc:	f04f 0a00 	mov.w	sl, #0
 800ca00:	f104 0b1a 	add.w	fp, r4, #26
 800ca04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca06:	425b      	negs	r3, r3
 800ca08:	4553      	cmp	r3, sl
 800ca0a:	dc01      	bgt.n	800ca10 <_printf_float+0x288>
 800ca0c:	464b      	mov	r3, r9
 800ca0e:	e794      	b.n	800c93a <_printf_float+0x1b2>
 800ca10:	2301      	movs	r3, #1
 800ca12:	465a      	mov	r2, fp
 800ca14:	4631      	mov	r1, r6
 800ca16:	4628      	mov	r0, r5
 800ca18:	47b8      	blx	r7
 800ca1a:	3001      	adds	r0, #1
 800ca1c:	f43f af00 	beq.w	800c820 <_printf_float+0x98>
 800ca20:	f10a 0a01 	add.w	sl, sl, #1
 800ca24:	e7ee      	b.n	800ca04 <_printf_float+0x27c>
 800ca26:	bf00      	nop
 800ca28:	ffffffff 	.word	0xffffffff
 800ca2c:	7fefffff 	.word	0x7fefffff
 800ca30:	0800f350 	.word	0x0800f350
 800ca34:	0800f34c 	.word	0x0800f34c
 800ca38:	0800f358 	.word	0x0800f358
 800ca3c:	0800f354 	.word	0x0800f354
 800ca40:	0800f35c 	.word	0x0800f35c
 800ca44:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ca46:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ca4a:	4553      	cmp	r3, sl
 800ca4c:	bfa8      	it	ge
 800ca4e:	4653      	movge	r3, sl
 800ca50:	2b00      	cmp	r3, #0
 800ca52:	4699      	mov	r9, r3
 800ca54:	dc37      	bgt.n	800cac6 <_printf_float+0x33e>
 800ca56:	2300      	movs	r3, #0
 800ca58:	9307      	str	r3, [sp, #28]
 800ca5a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ca5e:	f104 021a 	add.w	r2, r4, #26
 800ca62:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ca64:	9907      	ldr	r1, [sp, #28]
 800ca66:	9306      	str	r3, [sp, #24]
 800ca68:	eba3 0309 	sub.w	r3, r3, r9
 800ca6c:	428b      	cmp	r3, r1
 800ca6e:	dc31      	bgt.n	800cad4 <_printf_float+0x34c>
 800ca70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca72:	459a      	cmp	sl, r3
 800ca74:	dc3b      	bgt.n	800caee <_printf_float+0x366>
 800ca76:	6823      	ldr	r3, [r4, #0]
 800ca78:	07da      	lsls	r2, r3, #31
 800ca7a:	d438      	bmi.n	800caee <_printf_float+0x366>
 800ca7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca7e:	ebaa 0903 	sub.w	r9, sl, r3
 800ca82:	9b06      	ldr	r3, [sp, #24]
 800ca84:	ebaa 0303 	sub.w	r3, sl, r3
 800ca88:	4599      	cmp	r9, r3
 800ca8a:	bfa8      	it	ge
 800ca8c:	4699      	movge	r9, r3
 800ca8e:	f1b9 0f00 	cmp.w	r9, #0
 800ca92:	dc34      	bgt.n	800cafe <_printf_float+0x376>
 800ca94:	f04f 0800 	mov.w	r8, #0
 800ca98:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ca9c:	f104 0b1a 	add.w	fp, r4, #26
 800caa0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800caa2:	ebaa 0303 	sub.w	r3, sl, r3
 800caa6:	eba3 0309 	sub.w	r3, r3, r9
 800caaa:	4543      	cmp	r3, r8
 800caac:	f77f af76 	ble.w	800c99c <_printf_float+0x214>
 800cab0:	2301      	movs	r3, #1
 800cab2:	465a      	mov	r2, fp
 800cab4:	4631      	mov	r1, r6
 800cab6:	4628      	mov	r0, r5
 800cab8:	47b8      	blx	r7
 800caba:	3001      	adds	r0, #1
 800cabc:	f43f aeb0 	beq.w	800c820 <_printf_float+0x98>
 800cac0:	f108 0801 	add.w	r8, r8, #1
 800cac4:	e7ec      	b.n	800caa0 <_printf_float+0x318>
 800cac6:	4642      	mov	r2, r8
 800cac8:	4631      	mov	r1, r6
 800caca:	4628      	mov	r0, r5
 800cacc:	47b8      	blx	r7
 800cace:	3001      	adds	r0, #1
 800cad0:	d1c1      	bne.n	800ca56 <_printf_float+0x2ce>
 800cad2:	e6a5      	b.n	800c820 <_printf_float+0x98>
 800cad4:	2301      	movs	r3, #1
 800cad6:	4631      	mov	r1, r6
 800cad8:	4628      	mov	r0, r5
 800cada:	9206      	str	r2, [sp, #24]
 800cadc:	47b8      	blx	r7
 800cade:	3001      	adds	r0, #1
 800cae0:	f43f ae9e 	beq.w	800c820 <_printf_float+0x98>
 800cae4:	9b07      	ldr	r3, [sp, #28]
 800cae6:	9a06      	ldr	r2, [sp, #24]
 800cae8:	3301      	adds	r3, #1
 800caea:	9307      	str	r3, [sp, #28]
 800caec:	e7b9      	b.n	800ca62 <_printf_float+0x2da>
 800caee:	9b05      	ldr	r3, [sp, #20]
 800caf0:	465a      	mov	r2, fp
 800caf2:	4631      	mov	r1, r6
 800caf4:	4628      	mov	r0, r5
 800caf6:	47b8      	blx	r7
 800caf8:	3001      	adds	r0, #1
 800cafa:	d1bf      	bne.n	800ca7c <_printf_float+0x2f4>
 800cafc:	e690      	b.n	800c820 <_printf_float+0x98>
 800cafe:	9a06      	ldr	r2, [sp, #24]
 800cb00:	464b      	mov	r3, r9
 800cb02:	4442      	add	r2, r8
 800cb04:	4631      	mov	r1, r6
 800cb06:	4628      	mov	r0, r5
 800cb08:	47b8      	blx	r7
 800cb0a:	3001      	adds	r0, #1
 800cb0c:	d1c2      	bne.n	800ca94 <_printf_float+0x30c>
 800cb0e:	e687      	b.n	800c820 <_printf_float+0x98>
 800cb10:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800cb14:	f1b9 0f01 	cmp.w	r9, #1
 800cb18:	dc01      	bgt.n	800cb1e <_printf_float+0x396>
 800cb1a:	07db      	lsls	r3, r3, #31
 800cb1c:	d536      	bpl.n	800cb8c <_printf_float+0x404>
 800cb1e:	2301      	movs	r3, #1
 800cb20:	4642      	mov	r2, r8
 800cb22:	4631      	mov	r1, r6
 800cb24:	4628      	mov	r0, r5
 800cb26:	47b8      	blx	r7
 800cb28:	3001      	adds	r0, #1
 800cb2a:	f43f ae79 	beq.w	800c820 <_printf_float+0x98>
 800cb2e:	9b05      	ldr	r3, [sp, #20]
 800cb30:	465a      	mov	r2, fp
 800cb32:	4631      	mov	r1, r6
 800cb34:	4628      	mov	r0, r5
 800cb36:	47b8      	blx	r7
 800cb38:	3001      	adds	r0, #1
 800cb3a:	f43f ae71 	beq.w	800c820 <_printf_float+0x98>
 800cb3e:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800cb42:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800cb46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb4a:	f109 39ff 	add.w	r9, r9, #4294967295
 800cb4e:	d018      	beq.n	800cb82 <_printf_float+0x3fa>
 800cb50:	464b      	mov	r3, r9
 800cb52:	f108 0201 	add.w	r2, r8, #1
 800cb56:	4631      	mov	r1, r6
 800cb58:	4628      	mov	r0, r5
 800cb5a:	47b8      	blx	r7
 800cb5c:	3001      	adds	r0, #1
 800cb5e:	d10c      	bne.n	800cb7a <_printf_float+0x3f2>
 800cb60:	e65e      	b.n	800c820 <_printf_float+0x98>
 800cb62:	2301      	movs	r3, #1
 800cb64:	465a      	mov	r2, fp
 800cb66:	4631      	mov	r1, r6
 800cb68:	4628      	mov	r0, r5
 800cb6a:	47b8      	blx	r7
 800cb6c:	3001      	adds	r0, #1
 800cb6e:	f43f ae57 	beq.w	800c820 <_printf_float+0x98>
 800cb72:	f108 0801 	add.w	r8, r8, #1
 800cb76:	45c8      	cmp	r8, r9
 800cb78:	dbf3      	blt.n	800cb62 <_printf_float+0x3da>
 800cb7a:	4653      	mov	r3, sl
 800cb7c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800cb80:	e6dc      	b.n	800c93c <_printf_float+0x1b4>
 800cb82:	f04f 0800 	mov.w	r8, #0
 800cb86:	f104 0b1a 	add.w	fp, r4, #26
 800cb8a:	e7f4      	b.n	800cb76 <_printf_float+0x3ee>
 800cb8c:	2301      	movs	r3, #1
 800cb8e:	4642      	mov	r2, r8
 800cb90:	e7e1      	b.n	800cb56 <_printf_float+0x3ce>
 800cb92:	2301      	movs	r3, #1
 800cb94:	464a      	mov	r2, r9
 800cb96:	4631      	mov	r1, r6
 800cb98:	4628      	mov	r0, r5
 800cb9a:	47b8      	blx	r7
 800cb9c:	3001      	adds	r0, #1
 800cb9e:	f43f ae3f 	beq.w	800c820 <_printf_float+0x98>
 800cba2:	f108 0801 	add.w	r8, r8, #1
 800cba6:	68e3      	ldr	r3, [r4, #12]
 800cba8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800cbaa:	1a5b      	subs	r3, r3, r1
 800cbac:	4543      	cmp	r3, r8
 800cbae:	dcf0      	bgt.n	800cb92 <_printf_float+0x40a>
 800cbb0:	e6f8      	b.n	800c9a4 <_printf_float+0x21c>
 800cbb2:	f04f 0800 	mov.w	r8, #0
 800cbb6:	f104 0919 	add.w	r9, r4, #25
 800cbba:	e7f4      	b.n	800cba6 <_printf_float+0x41e>

0800cbbc <_printf_common>:
 800cbbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cbc0:	4616      	mov	r6, r2
 800cbc2:	4698      	mov	r8, r3
 800cbc4:	688a      	ldr	r2, [r1, #8]
 800cbc6:	690b      	ldr	r3, [r1, #16]
 800cbc8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800cbcc:	4293      	cmp	r3, r2
 800cbce:	bfb8      	it	lt
 800cbd0:	4613      	movlt	r3, r2
 800cbd2:	6033      	str	r3, [r6, #0]
 800cbd4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800cbd8:	4607      	mov	r7, r0
 800cbda:	460c      	mov	r4, r1
 800cbdc:	b10a      	cbz	r2, 800cbe2 <_printf_common+0x26>
 800cbde:	3301      	adds	r3, #1
 800cbe0:	6033      	str	r3, [r6, #0]
 800cbe2:	6823      	ldr	r3, [r4, #0]
 800cbe4:	0699      	lsls	r1, r3, #26
 800cbe6:	bf42      	ittt	mi
 800cbe8:	6833      	ldrmi	r3, [r6, #0]
 800cbea:	3302      	addmi	r3, #2
 800cbec:	6033      	strmi	r3, [r6, #0]
 800cbee:	6825      	ldr	r5, [r4, #0]
 800cbf0:	f015 0506 	ands.w	r5, r5, #6
 800cbf4:	d106      	bne.n	800cc04 <_printf_common+0x48>
 800cbf6:	f104 0a19 	add.w	sl, r4, #25
 800cbfa:	68e3      	ldr	r3, [r4, #12]
 800cbfc:	6832      	ldr	r2, [r6, #0]
 800cbfe:	1a9b      	subs	r3, r3, r2
 800cc00:	42ab      	cmp	r3, r5
 800cc02:	dc26      	bgt.n	800cc52 <_printf_common+0x96>
 800cc04:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800cc08:	6822      	ldr	r2, [r4, #0]
 800cc0a:	3b00      	subs	r3, #0
 800cc0c:	bf18      	it	ne
 800cc0e:	2301      	movne	r3, #1
 800cc10:	0692      	lsls	r2, r2, #26
 800cc12:	d42b      	bmi.n	800cc6c <_printf_common+0xb0>
 800cc14:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800cc18:	4641      	mov	r1, r8
 800cc1a:	4638      	mov	r0, r7
 800cc1c:	47c8      	blx	r9
 800cc1e:	3001      	adds	r0, #1
 800cc20:	d01e      	beq.n	800cc60 <_printf_common+0xa4>
 800cc22:	6823      	ldr	r3, [r4, #0]
 800cc24:	6922      	ldr	r2, [r4, #16]
 800cc26:	f003 0306 	and.w	r3, r3, #6
 800cc2a:	2b04      	cmp	r3, #4
 800cc2c:	bf02      	ittt	eq
 800cc2e:	68e5      	ldreq	r5, [r4, #12]
 800cc30:	6833      	ldreq	r3, [r6, #0]
 800cc32:	1aed      	subeq	r5, r5, r3
 800cc34:	68a3      	ldr	r3, [r4, #8]
 800cc36:	bf0c      	ite	eq
 800cc38:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cc3c:	2500      	movne	r5, #0
 800cc3e:	4293      	cmp	r3, r2
 800cc40:	bfc4      	itt	gt
 800cc42:	1a9b      	subgt	r3, r3, r2
 800cc44:	18ed      	addgt	r5, r5, r3
 800cc46:	2600      	movs	r6, #0
 800cc48:	341a      	adds	r4, #26
 800cc4a:	42b5      	cmp	r5, r6
 800cc4c:	d11a      	bne.n	800cc84 <_printf_common+0xc8>
 800cc4e:	2000      	movs	r0, #0
 800cc50:	e008      	b.n	800cc64 <_printf_common+0xa8>
 800cc52:	2301      	movs	r3, #1
 800cc54:	4652      	mov	r2, sl
 800cc56:	4641      	mov	r1, r8
 800cc58:	4638      	mov	r0, r7
 800cc5a:	47c8      	blx	r9
 800cc5c:	3001      	adds	r0, #1
 800cc5e:	d103      	bne.n	800cc68 <_printf_common+0xac>
 800cc60:	f04f 30ff 	mov.w	r0, #4294967295
 800cc64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cc68:	3501      	adds	r5, #1
 800cc6a:	e7c6      	b.n	800cbfa <_printf_common+0x3e>
 800cc6c:	18e1      	adds	r1, r4, r3
 800cc6e:	1c5a      	adds	r2, r3, #1
 800cc70:	2030      	movs	r0, #48	@ 0x30
 800cc72:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800cc76:	4422      	add	r2, r4
 800cc78:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800cc7c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800cc80:	3302      	adds	r3, #2
 800cc82:	e7c7      	b.n	800cc14 <_printf_common+0x58>
 800cc84:	2301      	movs	r3, #1
 800cc86:	4622      	mov	r2, r4
 800cc88:	4641      	mov	r1, r8
 800cc8a:	4638      	mov	r0, r7
 800cc8c:	47c8      	blx	r9
 800cc8e:	3001      	adds	r0, #1
 800cc90:	d0e6      	beq.n	800cc60 <_printf_common+0xa4>
 800cc92:	3601      	adds	r6, #1
 800cc94:	e7d9      	b.n	800cc4a <_printf_common+0x8e>
	...

0800cc98 <_printf_i>:
 800cc98:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cc9c:	7e0f      	ldrb	r7, [r1, #24]
 800cc9e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800cca0:	2f78      	cmp	r7, #120	@ 0x78
 800cca2:	4691      	mov	r9, r2
 800cca4:	4680      	mov	r8, r0
 800cca6:	460c      	mov	r4, r1
 800cca8:	469a      	mov	sl, r3
 800ccaa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ccae:	d807      	bhi.n	800ccc0 <_printf_i+0x28>
 800ccb0:	2f62      	cmp	r7, #98	@ 0x62
 800ccb2:	d80a      	bhi.n	800ccca <_printf_i+0x32>
 800ccb4:	2f00      	cmp	r7, #0
 800ccb6:	f000 80d1 	beq.w	800ce5c <_printf_i+0x1c4>
 800ccba:	2f58      	cmp	r7, #88	@ 0x58
 800ccbc:	f000 80b8 	beq.w	800ce30 <_printf_i+0x198>
 800ccc0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ccc4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ccc8:	e03a      	b.n	800cd40 <_printf_i+0xa8>
 800ccca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ccce:	2b15      	cmp	r3, #21
 800ccd0:	d8f6      	bhi.n	800ccc0 <_printf_i+0x28>
 800ccd2:	a101      	add	r1, pc, #4	@ (adr r1, 800ccd8 <_printf_i+0x40>)
 800ccd4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ccd8:	0800cd31 	.word	0x0800cd31
 800ccdc:	0800cd45 	.word	0x0800cd45
 800cce0:	0800ccc1 	.word	0x0800ccc1
 800cce4:	0800ccc1 	.word	0x0800ccc1
 800cce8:	0800ccc1 	.word	0x0800ccc1
 800ccec:	0800ccc1 	.word	0x0800ccc1
 800ccf0:	0800cd45 	.word	0x0800cd45
 800ccf4:	0800ccc1 	.word	0x0800ccc1
 800ccf8:	0800ccc1 	.word	0x0800ccc1
 800ccfc:	0800ccc1 	.word	0x0800ccc1
 800cd00:	0800ccc1 	.word	0x0800ccc1
 800cd04:	0800ce43 	.word	0x0800ce43
 800cd08:	0800cd6f 	.word	0x0800cd6f
 800cd0c:	0800cdfd 	.word	0x0800cdfd
 800cd10:	0800ccc1 	.word	0x0800ccc1
 800cd14:	0800ccc1 	.word	0x0800ccc1
 800cd18:	0800ce65 	.word	0x0800ce65
 800cd1c:	0800ccc1 	.word	0x0800ccc1
 800cd20:	0800cd6f 	.word	0x0800cd6f
 800cd24:	0800ccc1 	.word	0x0800ccc1
 800cd28:	0800ccc1 	.word	0x0800ccc1
 800cd2c:	0800ce05 	.word	0x0800ce05
 800cd30:	6833      	ldr	r3, [r6, #0]
 800cd32:	1d1a      	adds	r2, r3, #4
 800cd34:	681b      	ldr	r3, [r3, #0]
 800cd36:	6032      	str	r2, [r6, #0]
 800cd38:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800cd3c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800cd40:	2301      	movs	r3, #1
 800cd42:	e09c      	b.n	800ce7e <_printf_i+0x1e6>
 800cd44:	6833      	ldr	r3, [r6, #0]
 800cd46:	6820      	ldr	r0, [r4, #0]
 800cd48:	1d19      	adds	r1, r3, #4
 800cd4a:	6031      	str	r1, [r6, #0]
 800cd4c:	0606      	lsls	r6, r0, #24
 800cd4e:	d501      	bpl.n	800cd54 <_printf_i+0xbc>
 800cd50:	681d      	ldr	r5, [r3, #0]
 800cd52:	e003      	b.n	800cd5c <_printf_i+0xc4>
 800cd54:	0645      	lsls	r5, r0, #25
 800cd56:	d5fb      	bpl.n	800cd50 <_printf_i+0xb8>
 800cd58:	f9b3 5000 	ldrsh.w	r5, [r3]
 800cd5c:	2d00      	cmp	r5, #0
 800cd5e:	da03      	bge.n	800cd68 <_printf_i+0xd0>
 800cd60:	232d      	movs	r3, #45	@ 0x2d
 800cd62:	426d      	negs	r5, r5
 800cd64:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cd68:	4858      	ldr	r0, [pc, #352]	@ (800cecc <_printf_i+0x234>)
 800cd6a:	230a      	movs	r3, #10
 800cd6c:	e011      	b.n	800cd92 <_printf_i+0xfa>
 800cd6e:	6821      	ldr	r1, [r4, #0]
 800cd70:	6833      	ldr	r3, [r6, #0]
 800cd72:	0608      	lsls	r0, r1, #24
 800cd74:	f853 5b04 	ldr.w	r5, [r3], #4
 800cd78:	d402      	bmi.n	800cd80 <_printf_i+0xe8>
 800cd7a:	0649      	lsls	r1, r1, #25
 800cd7c:	bf48      	it	mi
 800cd7e:	b2ad      	uxthmi	r5, r5
 800cd80:	2f6f      	cmp	r7, #111	@ 0x6f
 800cd82:	4852      	ldr	r0, [pc, #328]	@ (800cecc <_printf_i+0x234>)
 800cd84:	6033      	str	r3, [r6, #0]
 800cd86:	bf14      	ite	ne
 800cd88:	230a      	movne	r3, #10
 800cd8a:	2308      	moveq	r3, #8
 800cd8c:	2100      	movs	r1, #0
 800cd8e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800cd92:	6866      	ldr	r6, [r4, #4]
 800cd94:	60a6      	str	r6, [r4, #8]
 800cd96:	2e00      	cmp	r6, #0
 800cd98:	db05      	blt.n	800cda6 <_printf_i+0x10e>
 800cd9a:	6821      	ldr	r1, [r4, #0]
 800cd9c:	432e      	orrs	r6, r5
 800cd9e:	f021 0104 	bic.w	r1, r1, #4
 800cda2:	6021      	str	r1, [r4, #0]
 800cda4:	d04b      	beq.n	800ce3e <_printf_i+0x1a6>
 800cda6:	4616      	mov	r6, r2
 800cda8:	fbb5 f1f3 	udiv	r1, r5, r3
 800cdac:	fb03 5711 	mls	r7, r3, r1, r5
 800cdb0:	5dc7      	ldrb	r7, [r0, r7]
 800cdb2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800cdb6:	462f      	mov	r7, r5
 800cdb8:	42bb      	cmp	r3, r7
 800cdba:	460d      	mov	r5, r1
 800cdbc:	d9f4      	bls.n	800cda8 <_printf_i+0x110>
 800cdbe:	2b08      	cmp	r3, #8
 800cdc0:	d10b      	bne.n	800cdda <_printf_i+0x142>
 800cdc2:	6823      	ldr	r3, [r4, #0]
 800cdc4:	07df      	lsls	r7, r3, #31
 800cdc6:	d508      	bpl.n	800cdda <_printf_i+0x142>
 800cdc8:	6923      	ldr	r3, [r4, #16]
 800cdca:	6861      	ldr	r1, [r4, #4]
 800cdcc:	4299      	cmp	r1, r3
 800cdce:	bfde      	ittt	le
 800cdd0:	2330      	movle	r3, #48	@ 0x30
 800cdd2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800cdd6:	f106 36ff 	addle.w	r6, r6, #4294967295
 800cdda:	1b92      	subs	r2, r2, r6
 800cddc:	6122      	str	r2, [r4, #16]
 800cdde:	f8cd a000 	str.w	sl, [sp]
 800cde2:	464b      	mov	r3, r9
 800cde4:	aa03      	add	r2, sp, #12
 800cde6:	4621      	mov	r1, r4
 800cde8:	4640      	mov	r0, r8
 800cdea:	f7ff fee7 	bl	800cbbc <_printf_common>
 800cdee:	3001      	adds	r0, #1
 800cdf0:	d14a      	bne.n	800ce88 <_printf_i+0x1f0>
 800cdf2:	f04f 30ff 	mov.w	r0, #4294967295
 800cdf6:	b004      	add	sp, #16
 800cdf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cdfc:	6823      	ldr	r3, [r4, #0]
 800cdfe:	f043 0320 	orr.w	r3, r3, #32
 800ce02:	6023      	str	r3, [r4, #0]
 800ce04:	4832      	ldr	r0, [pc, #200]	@ (800ced0 <_printf_i+0x238>)
 800ce06:	2778      	movs	r7, #120	@ 0x78
 800ce08:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ce0c:	6823      	ldr	r3, [r4, #0]
 800ce0e:	6831      	ldr	r1, [r6, #0]
 800ce10:	061f      	lsls	r7, r3, #24
 800ce12:	f851 5b04 	ldr.w	r5, [r1], #4
 800ce16:	d402      	bmi.n	800ce1e <_printf_i+0x186>
 800ce18:	065f      	lsls	r7, r3, #25
 800ce1a:	bf48      	it	mi
 800ce1c:	b2ad      	uxthmi	r5, r5
 800ce1e:	6031      	str	r1, [r6, #0]
 800ce20:	07d9      	lsls	r1, r3, #31
 800ce22:	bf44      	itt	mi
 800ce24:	f043 0320 	orrmi.w	r3, r3, #32
 800ce28:	6023      	strmi	r3, [r4, #0]
 800ce2a:	b11d      	cbz	r5, 800ce34 <_printf_i+0x19c>
 800ce2c:	2310      	movs	r3, #16
 800ce2e:	e7ad      	b.n	800cd8c <_printf_i+0xf4>
 800ce30:	4826      	ldr	r0, [pc, #152]	@ (800cecc <_printf_i+0x234>)
 800ce32:	e7e9      	b.n	800ce08 <_printf_i+0x170>
 800ce34:	6823      	ldr	r3, [r4, #0]
 800ce36:	f023 0320 	bic.w	r3, r3, #32
 800ce3a:	6023      	str	r3, [r4, #0]
 800ce3c:	e7f6      	b.n	800ce2c <_printf_i+0x194>
 800ce3e:	4616      	mov	r6, r2
 800ce40:	e7bd      	b.n	800cdbe <_printf_i+0x126>
 800ce42:	6833      	ldr	r3, [r6, #0]
 800ce44:	6825      	ldr	r5, [r4, #0]
 800ce46:	6961      	ldr	r1, [r4, #20]
 800ce48:	1d18      	adds	r0, r3, #4
 800ce4a:	6030      	str	r0, [r6, #0]
 800ce4c:	062e      	lsls	r6, r5, #24
 800ce4e:	681b      	ldr	r3, [r3, #0]
 800ce50:	d501      	bpl.n	800ce56 <_printf_i+0x1be>
 800ce52:	6019      	str	r1, [r3, #0]
 800ce54:	e002      	b.n	800ce5c <_printf_i+0x1c4>
 800ce56:	0668      	lsls	r0, r5, #25
 800ce58:	d5fb      	bpl.n	800ce52 <_printf_i+0x1ba>
 800ce5a:	8019      	strh	r1, [r3, #0]
 800ce5c:	2300      	movs	r3, #0
 800ce5e:	6123      	str	r3, [r4, #16]
 800ce60:	4616      	mov	r6, r2
 800ce62:	e7bc      	b.n	800cdde <_printf_i+0x146>
 800ce64:	6833      	ldr	r3, [r6, #0]
 800ce66:	1d1a      	adds	r2, r3, #4
 800ce68:	6032      	str	r2, [r6, #0]
 800ce6a:	681e      	ldr	r6, [r3, #0]
 800ce6c:	6862      	ldr	r2, [r4, #4]
 800ce6e:	2100      	movs	r1, #0
 800ce70:	4630      	mov	r0, r6
 800ce72:	f7f3 fa4d 	bl	8000310 <memchr>
 800ce76:	b108      	cbz	r0, 800ce7c <_printf_i+0x1e4>
 800ce78:	1b80      	subs	r0, r0, r6
 800ce7a:	6060      	str	r0, [r4, #4]
 800ce7c:	6863      	ldr	r3, [r4, #4]
 800ce7e:	6123      	str	r3, [r4, #16]
 800ce80:	2300      	movs	r3, #0
 800ce82:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ce86:	e7aa      	b.n	800cdde <_printf_i+0x146>
 800ce88:	6923      	ldr	r3, [r4, #16]
 800ce8a:	4632      	mov	r2, r6
 800ce8c:	4649      	mov	r1, r9
 800ce8e:	4640      	mov	r0, r8
 800ce90:	47d0      	blx	sl
 800ce92:	3001      	adds	r0, #1
 800ce94:	d0ad      	beq.n	800cdf2 <_printf_i+0x15a>
 800ce96:	6823      	ldr	r3, [r4, #0]
 800ce98:	079b      	lsls	r3, r3, #30
 800ce9a:	d413      	bmi.n	800cec4 <_printf_i+0x22c>
 800ce9c:	68e0      	ldr	r0, [r4, #12]
 800ce9e:	9b03      	ldr	r3, [sp, #12]
 800cea0:	4298      	cmp	r0, r3
 800cea2:	bfb8      	it	lt
 800cea4:	4618      	movlt	r0, r3
 800cea6:	e7a6      	b.n	800cdf6 <_printf_i+0x15e>
 800cea8:	2301      	movs	r3, #1
 800ceaa:	4632      	mov	r2, r6
 800ceac:	4649      	mov	r1, r9
 800ceae:	4640      	mov	r0, r8
 800ceb0:	47d0      	blx	sl
 800ceb2:	3001      	adds	r0, #1
 800ceb4:	d09d      	beq.n	800cdf2 <_printf_i+0x15a>
 800ceb6:	3501      	adds	r5, #1
 800ceb8:	68e3      	ldr	r3, [r4, #12]
 800ceba:	9903      	ldr	r1, [sp, #12]
 800cebc:	1a5b      	subs	r3, r3, r1
 800cebe:	42ab      	cmp	r3, r5
 800cec0:	dcf2      	bgt.n	800cea8 <_printf_i+0x210>
 800cec2:	e7eb      	b.n	800ce9c <_printf_i+0x204>
 800cec4:	2500      	movs	r5, #0
 800cec6:	f104 0619 	add.w	r6, r4, #25
 800ceca:	e7f5      	b.n	800ceb8 <_printf_i+0x220>
 800cecc:	0800f35e 	.word	0x0800f35e
 800ced0:	0800f36f 	.word	0x0800f36f

0800ced4 <std>:
 800ced4:	2300      	movs	r3, #0
 800ced6:	b510      	push	{r4, lr}
 800ced8:	4604      	mov	r4, r0
 800ceda:	e9c0 3300 	strd	r3, r3, [r0]
 800cede:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cee2:	6083      	str	r3, [r0, #8]
 800cee4:	8181      	strh	r1, [r0, #12]
 800cee6:	6643      	str	r3, [r0, #100]	@ 0x64
 800cee8:	81c2      	strh	r2, [r0, #14]
 800ceea:	6183      	str	r3, [r0, #24]
 800ceec:	4619      	mov	r1, r3
 800ceee:	2208      	movs	r2, #8
 800cef0:	305c      	adds	r0, #92	@ 0x5c
 800cef2:	f000 f92a 	bl	800d14a <memset>
 800cef6:	4b0d      	ldr	r3, [pc, #52]	@ (800cf2c <std+0x58>)
 800cef8:	6263      	str	r3, [r4, #36]	@ 0x24
 800cefa:	4b0d      	ldr	r3, [pc, #52]	@ (800cf30 <std+0x5c>)
 800cefc:	62a3      	str	r3, [r4, #40]	@ 0x28
 800cefe:	4b0d      	ldr	r3, [pc, #52]	@ (800cf34 <std+0x60>)
 800cf00:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800cf02:	4b0d      	ldr	r3, [pc, #52]	@ (800cf38 <std+0x64>)
 800cf04:	6323      	str	r3, [r4, #48]	@ 0x30
 800cf06:	4b0d      	ldr	r3, [pc, #52]	@ (800cf3c <std+0x68>)
 800cf08:	6224      	str	r4, [r4, #32]
 800cf0a:	429c      	cmp	r4, r3
 800cf0c:	d006      	beq.n	800cf1c <std+0x48>
 800cf0e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800cf12:	4294      	cmp	r4, r2
 800cf14:	d002      	beq.n	800cf1c <std+0x48>
 800cf16:	33d0      	adds	r3, #208	@ 0xd0
 800cf18:	429c      	cmp	r4, r3
 800cf1a:	d105      	bne.n	800cf28 <std+0x54>
 800cf1c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800cf20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cf24:	f000 b98e 	b.w	800d244 <__retarget_lock_init_recursive>
 800cf28:	bd10      	pop	{r4, pc}
 800cf2a:	bf00      	nop
 800cf2c:	0800d0c5 	.word	0x0800d0c5
 800cf30:	0800d0e7 	.word	0x0800d0e7
 800cf34:	0800d11f 	.word	0x0800d11f
 800cf38:	0800d143 	.word	0x0800d143
 800cf3c:	240007e8 	.word	0x240007e8

0800cf40 <stdio_exit_handler>:
 800cf40:	4a02      	ldr	r2, [pc, #8]	@ (800cf4c <stdio_exit_handler+0xc>)
 800cf42:	4903      	ldr	r1, [pc, #12]	@ (800cf50 <stdio_exit_handler+0x10>)
 800cf44:	4803      	ldr	r0, [pc, #12]	@ (800cf54 <stdio_exit_handler+0x14>)
 800cf46:	f000 b869 	b.w	800d01c <_fwalk_sglue>
 800cf4a:	bf00      	nop
 800cf4c:	24000010 	.word	0x24000010
 800cf50:	0800eae1 	.word	0x0800eae1
 800cf54:	24000020 	.word	0x24000020

0800cf58 <cleanup_stdio>:
 800cf58:	6841      	ldr	r1, [r0, #4]
 800cf5a:	4b0c      	ldr	r3, [pc, #48]	@ (800cf8c <cleanup_stdio+0x34>)
 800cf5c:	4299      	cmp	r1, r3
 800cf5e:	b510      	push	{r4, lr}
 800cf60:	4604      	mov	r4, r0
 800cf62:	d001      	beq.n	800cf68 <cleanup_stdio+0x10>
 800cf64:	f001 fdbc 	bl	800eae0 <_fflush_r>
 800cf68:	68a1      	ldr	r1, [r4, #8]
 800cf6a:	4b09      	ldr	r3, [pc, #36]	@ (800cf90 <cleanup_stdio+0x38>)
 800cf6c:	4299      	cmp	r1, r3
 800cf6e:	d002      	beq.n	800cf76 <cleanup_stdio+0x1e>
 800cf70:	4620      	mov	r0, r4
 800cf72:	f001 fdb5 	bl	800eae0 <_fflush_r>
 800cf76:	68e1      	ldr	r1, [r4, #12]
 800cf78:	4b06      	ldr	r3, [pc, #24]	@ (800cf94 <cleanup_stdio+0x3c>)
 800cf7a:	4299      	cmp	r1, r3
 800cf7c:	d004      	beq.n	800cf88 <cleanup_stdio+0x30>
 800cf7e:	4620      	mov	r0, r4
 800cf80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cf84:	f001 bdac 	b.w	800eae0 <_fflush_r>
 800cf88:	bd10      	pop	{r4, pc}
 800cf8a:	bf00      	nop
 800cf8c:	240007e8 	.word	0x240007e8
 800cf90:	24000850 	.word	0x24000850
 800cf94:	240008b8 	.word	0x240008b8

0800cf98 <global_stdio_init.part.0>:
 800cf98:	b510      	push	{r4, lr}
 800cf9a:	4b0b      	ldr	r3, [pc, #44]	@ (800cfc8 <global_stdio_init.part.0+0x30>)
 800cf9c:	4c0b      	ldr	r4, [pc, #44]	@ (800cfcc <global_stdio_init.part.0+0x34>)
 800cf9e:	4a0c      	ldr	r2, [pc, #48]	@ (800cfd0 <global_stdio_init.part.0+0x38>)
 800cfa0:	601a      	str	r2, [r3, #0]
 800cfa2:	4620      	mov	r0, r4
 800cfa4:	2200      	movs	r2, #0
 800cfa6:	2104      	movs	r1, #4
 800cfa8:	f7ff ff94 	bl	800ced4 <std>
 800cfac:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800cfb0:	2201      	movs	r2, #1
 800cfb2:	2109      	movs	r1, #9
 800cfb4:	f7ff ff8e 	bl	800ced4 <std>
 800cfb8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800cfbc:	2202      	movs	r2, #2
 800cfbe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cfc2:	2112      	movs	r1, #18
 800cfc4:	f7ff bf86 	b.w	800ced4 <std>
 800cfc8:	24000920 	.word	0x24000920
 800cfcc:	240007e8 	.word	0x240007e8
 800cfd0:	0800cf41 	.word	0x0800cf41

0800cfd4 <__sfp_lock_acquire>:
 800cfd4:	4801      	ldr	r0, [pc, #4]	@ (800cfdc <__sfp_lock_acquire+0x8>)
 800cfd6:	f000 b936 	b.w	800d246 <__retarget_lock_acquire_recursive>
 800cfda:	bf00      	nop
 800cfdc:	24000929 	.word	0x24000929

0800cfe0 <__sfp_lock_release>:
 800cfe0:	4801      	ldr	r0, [pc, #4]	@ (800cfe8 <__sfp_lock_release+0x8>)
 800cfe2:	f000 b931 	b.w	800d248 <__retarget_lock_release_recursive>
 800cfe6:	bf00      	nop
 800cfe8:	24000929 	.word	0x24000929

0800cfec <__sinit>:
 800cfec:	b510      	push	{r4, lr}
 800cfee:	4604      	mov	r4, r0
 800cff0:	f7ff fff0 	bl	800cfd4 <__sfp_lock_acquire>
 800cff4:	6a23      	ldr	r3, [r4, #32]
 800cff6:	b11b      	cbz	r3, 800d000 <__sinit+0x14>
 800cff8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cffc:	f7ff bff0 	b.w	800cfe0 <__sfp_lock_release>
 800d000:	4b04      	ldr	r3, [pc, #16]	@ (800d014 <__sinit+0x28>)
 800d002:	6223      	str	r3, [r4, #32]
 800d004:	4b04      	ldr	r3, [pc, #16]	@ (800d018 <__sinit+0x2c>)
 800d006:	681b      	ldr	r3, [r3, #0]
 800d008:	2b00      	cmp	r3, #0
 800d00a:	d1f5      	bne.n	800cff8 <__sinit+0xc>
 800d00c:	f7ff ffc4 	bl	800cf98 <global_stdio_init.part.0>
 800d010:	e7f2      	b.n	800cff8 <__sinit+0xc>
 800d012:	bf00      	nop
 800d014:	0800cf59 	.word	0x0800cf59
 800d018:	24000920 	.word	0x24000920

0800d01c <_fwalk_sglue>:
 800d01c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d020:	4607      	mov	r7, r0
 800d022:	4688      	mov	r8, r1
 800d024:	4614      	mov	r4, r2
 800d026:	2600      	movs	r6, #0
 800d028:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d02c:	f1b9 0901 	subs.w	r9, r9, #1
 800d030:	d505      	bpl.n	800d03e <_fwalk_sglue+0x22>
 800d032:	6824      	ldr	r4, [r4, #0]
 800d034:	2c00      	cmp	r4, #0
 800d036:	d1f7      	bne.n	800d028 <_fwalk_sglue+0xc>
 800d038:	4630      	mov	r0, r6
 800d03a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d03e:	89ab      	ldrh	r3, [r5, #12]
 800d040:	2b01      	cmp	r3, #1
 800d042:	d907      	bls.n	800d054 <_fwalk_sglue+0x38>
 800d044:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d048:	3301      	adds	r3, #1
 800d04a:	d003      	beq.n	800d054 <_fwalk_sglue+0x38>
 800d04c:	4629      	mov	r1, r5
 800d04e:	4638      	mov	r0, r7
 800d050:	47c0      	blx	r8
 800d052:	4306      	orrs	r6, r0
 800d054:	3568      	adds	r5, #104	@ 0x68
 800d056:	e7e9      	b.n	800d02c <_fwalk_sglue+0x10>

0800d058 <sniprintf>:
 800d058:	b40c      	push	{r2, r3}
 800d05a:	b530      	push	{r4, r5, lr}
 800d05c:	4b18      	ldr	r3, [pc, #96]	@ (800d0c0 <sniprintf+0x68>)
 800d05e:	1e0c      	subs	r4, r1, #0
 800d060:	681d      	ldr	r5, [r3, #0]
 800d062:	b09d      	sub	sp, #116	@ 0x74
 800d064:	da08      	bge.n	800d078 <sniprintf+0x20>
 800d066:	238b      	movs	r3, #139	@ 0x8b
 800d068:	602b      	str	r3, [r5, #0]
 800d06a:	f04f 30ff 	mov.w	r0, #4294967295
 800d06e:	b01d      	add	sp, #116	@ 0x74
 800d070:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d074:	b002      	add	sp, #8
 800d076:	4770      	bx	lr
 800d078:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800d07c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800d080:	f04f 0300 	mov.w	r3, #0
 800d084:	931b      	str	r3, [sp, #108]	@ 0x6c
 800d086:	bf14      	ite	ne
 800d088:	f104 33ff 	addne.w	r3, r4, #4294967295
 800d08c:	4623      	moveq	r3, r4
 800d08e:	9304      	str	r3, [sp, #16]
 800d090:	9307      	str	r3, [sp, #28]
 800d092:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800d096:	9002      	str	r0, [sp, #8]
 800d098:	9006      	str	r0, [sp, #24]
 800d09a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800d09e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800d0a0:	ab21      	add	r3, sp, #132	@ 0x84
 800d0a2:	a902      	add	r1, sp, #8
 800d0a4:	4628      	mov	r0, r5
 800d0a6:	9301      	str	r3, [sp, #4]
 800d0a8:	f001 fb9a 	bl	800e7e0 <_svfiprintf_r>
 800d0ac:	1c43      	adds	r3, r0, #1
 800d0ae:	bfbc      	itt	lt
 800d0b0:	238b      	movlt	r3, #139	@ 0x8b
 800d0b2:	602b      	strlt	r3, [r5, #0]
 800d0b4:	2c00      	cmp	r4, #0
 800d0b6:	d0da      	beq.n	800d06e <sniprintf+0x16>
 800d0b8:	9b02      	ldr	r3, [sp, #8]
 800d0ba:	2200      	movs	r2, #0
 800d0bc:	701a      	strb	r2, [r3, #0]
 800d0be:	e7d6      	b.n	800d06e <sniprintf+0x16>
 800d0c0:	2400001c 	.word	0x2400001c

0800d0c4 <__sread>:
 800d0c4:	b510      	push	{r4, lr}
 800d0c6:	460c      	mov	r4, r1
 800d0c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d0cc:	f000 f86c 	bl	800d1a8 <_read_r>
 800d0d0:	2800      	cmp	r0, #0
 800d0d2:	bfab      	itete	ge
 800d0d4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d0d6:	89a3      	ldrhlt	r3, [r4, #12]
 800d0d8:	181b      	addge	r3, r3, r0
 800d0da:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d0de:	bfac      	ite	ge
 800d0e0:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d0e2:	81a3      	strhlt	r3, [r4, #12]
 800d0e4:	bd10      	pop	{r4, pc}

0800d0e6 <__swrite>:
 800d0e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d0ea:	461f      	mov	r7, r3
 800d0ec:	898b      	ldrh	r3, [r1, #12]
 800d0ee:	05db      	lsls	r3, r3, #23
 800d0f0:	4605      	mov	r5, r0
 800d0f2:	460c      	mov	r4, r1
 800d0f4:	4616      	mov	r6, r2
 800d0f6:	d505      	bpl.n	800d104 <__swrite+0x1e>
 800d0f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d0fc:	2302      	movs	r3, #2
 800d0fe:	2200      	movs	r2, #0
 800d100:	f000 f840 	bl	800d184 <_lseek_r>
 800d104:	89a3      	ldrh	r3, [r4, #12]
 800d106:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d10a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d10e:	81a3      	strh	r3, [r4, #12]
 800d110:	4632      	mov	r2, r6
 800d112:	463b      	mov	r3, r7
 800d114:	4628      	mov	r0, r5
 800d116:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d11a:	f000 b857 	b.w	800d1cc <_write_r>

0800d11e <__sseek>:
 800d11e:	b510      	push	{r4, lr}
 800d120:	460c      	mov	r4, r1
 800d122:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d126:	f000 f82d 	bl	800d184 <_lseek_r>
 800d12a:	1c43      	adds	r3, r0, #1
 800d12c:	89a3      	ldrh	r3, [r4, #12]
 800d12e:	bf15      	itete	ne
 800d130:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d132:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d136:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d13a:	81a3      	strheq	r3, [r4, #12]
 800d13c:	bf18      	it	ne
 800d13e:	81a3      	strhne	r3, [r4, #12]
 800d140:	bd10      	pop	{r4, pc}

0800d142 <__sclose>:
 800d142:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d146:	f000 b80d 	b.w	800d164 <_close_r>

0800d14a <memset>:
 800d14a:	4402      	add	r2, r0
 800d14c:	4603      	mov	r3, r0
 800d14e:	4293      	cmp	r3, r2
 800d150:	d100      	bne.n	800d154 <memset+0xa>
 800d152:	4770      	bx	lr
 800d154:	f803 1b01 	strb.w	r1, [r3], #1
 800d158:	e7f9      	b.n	800d14e <memset+0x4>
	...

0800d15c <_localeconv_r>:
 800d15c:	4800      	ldr	r0, [pc, #0]	@ (800d160 <_localeconv_r+0x4>)
 800d15e:	4770      	bx	lr
 800d160:	2400015c 	.word	0x2400015c

0800d164 <_close_r>:
 800d164:	b538      	push	{r3, r4, r5, lr}
 800d166:	4d06      	ldr	r5, [pc, #24]	@ (800d180 <_close_r+0x1c>)
 800d168:	2300      	movs	r3, #0
 800d16a:	4604      	mov	r4, r0
 800d16c:	4608      	mov	r0, r1
 800d16e:	602b      	str	r3, [r5, #0]
 800d170:	f7f4 ff42 	bl	8001ff8 <_close>
 800d174:	1c43      	adds	r3, r0, #1
 800d176:	d102      	bne.n	800d17e <_close_r+0x1a>
 800d178:	682b      	ldr	r3, [r5, #0]
 800d17a:	b103      	cbz	r3, 800d17e <_close_r+0x1a>
 800d17c:	6023      	str	r3, [r4, #0]
 800d17e:	bd38      	pop	{r3, r4, r5, pc}
 800d180:	24000924 	.word	0x24000924

0800d184 <_lseek_r>:
 800d184:	b538      	push	{r3, r4, r5, lr}
 800d186:	4d07      	ldr	r5, [pc, #28]	@ (800d1a4 <_lseek_r+0x20>)
 800d188:	4604      	mov	r4, r0
 800d18a:	4608      	mov	r0, r1
 800d18c:	4611      	mov	r1, r2
 800d18e:	2200      	movs	r2, #0
 800d190:	602a      	str	r2, [r5, #0]
 800d192:	461a      	mov	r2, r3
 800d194:	f7f4 ff57 	bl	8002046 <_lseek>
 800d198:	1c43      	adds	r3, r0, #1
 800d19a:	d102      	bne.n	800d1a2 <_lseek_r+0x1e>
 800d19c:	682b      	ldr	r3, [r5, #0]
 800d19e:	b103      	cbz	r3, 800d1a2 <_lseek_r+0x1e>
 800d1a0:	6023      	str	r3, [r4, #0]
 800d1a2:	bd38      	pop	{r3, r4, r5, pc}
 800d1a4:	24000924 	.word	0x24000924

0800d1a8 <_read_r>:
 800d1a8:	b538      	push	{r3, r4, r5, lr}
 800d1aa:	4d07      	ldr	r5, [pc, #28]	@ (800d1c8 <_read_r+0x20>)
 800d1ac:	4604      	mov	r4, r0
 800d1ae:	4608      	mov	r0, r1
 800d1b0:	4611      	mov	r1, r2
 800d1b2:	2200      	movs	r2, #0
 800d1b4:	602a      	str	r2, [r5, #0]
 800d1b6:	461a      	mov	r2, r3
 800d1b8:	f7f4 fee5 	bl	8001f86 <_read>
 800d1bc:	1c43      	adds	r3, r0, #1
 800d1be:	d102      	bne.n	800d1c6 <_read_r+0x1e>
 800d1c0:	682b      	ldr	r3, [r5, #0]
 800d1c2:	b103      	cbz	r3, 800d1c6 <_read_r+0x1e>
 800d1c4:	6023      	str	r3, [r4, #0]
 800d1c6:	bd38      	pop	{r3, r4, r5, pc}
 800d1c8:	24000924 	.word	0x24000924

0800d1cc <_write_r>:
 800d1cc:	b538      	push	{r3, r4, r5, lr}
 800d1ce:	4d07      	ldr	r5, [pc, #28]	@ (800d1ec <_write_r+0x20>)
 800d1d0:	4604      	mov	r4, r0
 800d1d2:	4608      	mov	r0, r1
 800d1d4:	4611      	mov	r1, r2
 800d1d6:	2200      	movs	r2, #0
 800d1d8:	602a      	str	r2, [r5, #0]
 800d1da:	461a      	mov	r2, r3
 800d1dc:	f7f4 fef0 	bl	8001fc0 <_write>
 800d1e0:	1c43      	adds	r3, r0, #1
 800d1e2:	d102      	bne.n	800d1ea <_write_r+0x1e>
 800d1e4:	682b      	ldr	r3, [r5, #0]
 800d1e6:	b103      	cbz	r3, 800d1ea <_write_r+0x1e>
 800d1e8:	6023      	str	r3, [r4, #0]
 800d1ea:	bd38      	pop	{r3, r4, r5, pc}
 800d1ec:	24000924 	.word	0x24000924

0800d1f0 <__errno>:
 800d1f0:	4b01      	ldr	r3, [pc, #4]	@ (800d1f8 <__errno+0x8>)
 800d1f2:	6818      	ldr	r0, [r3, #0]
 800d1f4:	4770      	bx	lr
 800d1f6:	bf00      	nop
 800d1f8:	2400001c 	.word	0x2400001c

0800d1fc <__libc_init_array>:
 800d1fc:	b570      	push	{r4, r5, r6, lr}
 800d1fe:	4d0d      	ldr	r5, [pc, #52]	@ (800d234 <__libc_init_array+0x38>)
 800d200:	4c0d      	ldr	r4, [pc, #52]	@ (800d238 <__libc_init_array+0x3c>)
 800d202:	1b64      	subs	r4, r4, r5
 800d204:	10a4      	asrs	r4, r4, #2
 800d206:	2600      	movs	r6, #0
 800d208:	42a6      	cmp	r6, r4
 800d20a:	d109      	bne.n	800d220 <__libc_init_array+0x24>
 800d20c:	4d0b      	ldr	r5, [pc, #44]	@ (800d23c <__libc_init_array+0x40>)
 800d20e:	4c0c      	ldr	r4, [pc, #48]	@ (800d240 <__libc_init_array+0x44>)
 800d210:	f001 fff6 	bl	800f200 <_init>
 800d214:	1b64      	subs	r4, r4, r5
 800d216:	10a4      	asrs	r4, r4, #2
 800d218:	2600      	movs	r6, #0
 800d21a:	42a6      	cmp	r6, r4
 800d21c:	d105      	bne.n	800d22a <__libc_init_array+0x2e>
 800d21e:	bd70      	pop	{r4, r5, r6, pc}
 800d220:	f855 3b04 	ldr.w	r3, [r5], #4
 800d224:	4798      	blx	r3
 800d226:	3601      	adds	r6, #1
 800d228:	e7ee      	b.n	800d208 <__libc_init_array+0xc>
 800d22a:	f855 3b04 	ldr.w	r3, [r5], #4
 800d22e:	4798      	blx	r3
 800d230:	3601      	adds	r6, #1
 800d232:	e7f2      	b.n	800d21a <__libc_init_array+0x1e>
 800d234:	0800f6cc 	.word	0x0800f6cc
 800d238:	0800f6cc 	.word	0x0800f6cc
 800d23c:	0800f6cc 	.word	0x0800f6cc
 800d240:	0800f6d0 	.word	0x0800f6d0

0800d244 <__retarget_lock_init_recursive>:
 800d244:	4770      	bx	lr

0800d246 <__retarget_lock_acquire_recursive>:
 800d246:	4770      	bx	lr

0800d248 <__retarget_lock_release_recursive>:
 800d248:	4770      	bx	lr

0800d24a <memcpy>:
 800d24a:	440a      	add	r2, r1
 800d24c:	4291      	cmp	r1, r2
 800d24e:	f100 33ff 	add.w	r3, r0, #4294967295
 800d252:	d100      	bne.n	800d256 <memcpy+0xc>
 800d254:	4770      	bx	lr
 800d256:	b510      	push	{r4, lr}
 800d258:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d25c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d260:	4291      	cmp	r1, r2
 800d262:	d1f9      	bne.n	800d258 <memcpy+0xe>
 800d264:	bd10      	pop	{r4, pc}

0800d266 <quorem>:
 800d266:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d26a:	6903      	ldr	r3, [r0, #16]
 800d26c:	690c      	ldr	r4, [r1, #16]
 800d26e:	42a3      	cmp	r3, r4
 800d270:	4607      	mov	r7, r0
 800d272:	db7e      	blt.n	800d372 <quorem+0x10c>
 800d274:	3c01      	subs	r4, #1
 800d276:	f101 0814 	add.w	r8, r1, #20
 800d27a:	00a3      	lsls	r3, r4, #2
 800d27c:	f100 0514 	add.w	r5, r0, #20
 800d280:	9300      	str	r3, [sp, #0]
 800d282:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d286:	9301      	str	r3, [sp, #4]
 800d288:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d28c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d290:	3301      	adds	r3, #1
 800d292:	429a      	cmp	r2, r3
 800d294:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d298:	fbb2 f6f3 	udiv	r6, r2, r3
 800d29c:	d32e      	bcc.n	800d2fc <quorem+0x96>
 800d29e:	f04f 0a00 	mov.w	sl, #0
 800d2a2:	46c4      	mov	ip, r8
 800d2a4:	46ae      	mov	lr, r5
 800d2a6:	46d3      	mov	fp, sl
 800d2a8:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d2ac:	b298      	uxth	r0, r3
 800d2ae:	fb06 a000 	mla	r0, r6, r0, sl
 800d2b2:	0c02      	lsrs	r2, r0, #16
 800d2b4:	0c1b      	lsrs	r3, r3, #16
 800d2b6:	fb06 2303 	mla	r3, r6, r3, r2
 800d2ba:	f8de 2000 	ldr.w	r2, [lr]
 800d2be:	b280      	uxth	r0, r0
 800d2c0:	b292      	uxth	r2, r2
 800d2c2:	1a12      	subs	r2, r2, r0
 800d2c4:	445a      	add	r2, fp
 800d2c6:	f8de 0000 	ldr.w	r0, [lr]
 800d2ca:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d2ce:	b29b      	uxth	r3, r3
 800d2d0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800d2d4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800d2d8:	b292      	uxth	r2, r2
 800d2da:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800d2de:	45e1      	cmp	r9, ip
 800d2e0:	f84e 2b04 	str.w	r2, [lr], #4
 800d2e4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800d2e8:	d2de      	bcs.n	800d2a8 <quorem+0x42>
 800d2ea:	9b00      	ldr	r3, [sp, #0]
 800d2ec:	58eb      	ldr	r3, [r5, r3]
 800d2ee:	b92b      	cbnz	r3, 800d2fc <quorem+0x96>
 800d2f0:	9b01      	ldr	r3, [sp, #4]
 800d2f2:	3b04      	subs	r3, #4
 800d2f4:	429d      	cmp	r5, r3
 800d2f6:	461a      	mov	r2, r3
 800d2f8:	d32f      	bcc.n	800d35a <quorem+0xf4>
 800d2fa:	613c      	str	r4, [r7, #16]
 800d2fc:	4638      	mov	r0, r7
 800d2fe:	f001 f90b 	bl	800e518 <__mcmp>
 800d302:	2800      	cmp	r0, #0
 800d304:	db25      	blt.n	800d352 <quorem+0xec>
 800d306:	4629      	mov	r1, r5
 800d308:	2000      	movs	r0, #0
 800d30a:	f858 2b04 	ldr.w	r2, [r8], #4
 800d30e:	f8d1 c000 	ldr.w	ip, [r1]
 800d312:	fa1f fe82 	uxth.w	lr, r2
 800d316:	fa1f f38c 	uxth.w	r3, ip
 800d31a:	eba3 030e 	sub.w	r3, r3, lr
 800d31e:	4403      	add	r3, r0
 800d320:	0c12      	lsrs	r2, r2, #16
 800d322:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800d326:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800d32a:	b29b      	uxth	r3, r3
 800d32c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d330:	45c1      	cmp	r9, r8
 800d332:	f841 3b04 	str.w	r3, [r1], #4
 800d336:	ea4f 4022 	mov.w	r0, r2, asr #16
 800d33a:	d2e6      	bcs.n	800d30a <quorem+0xa4>
 800d33c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d340:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d344:	b922      	cbnz	r2, 800d350 <quorem+0xea>
 800d346:	3b04      	subs	r3, #4
 800d348:	429d      	cmp	r5, r3
 800d34a:	461a      	mov	r2, r3
 800d34c:	d30b      	bcc.n	800d366 <quorem+0x100>
 800d34e:	613c      	str	r4, [r7, #16]
 800d350:	3601      	adds	r6, #1
 800d352:	4630      	mov	r0, r6
 800d354:	b003      	add	sp, #12
 800d356:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d35a:	6812      	ldr	r2, [r2, #0]
 800d35c:	3b04      	subs	r3, #4
 800d35e:	2a00      	cmp	r2, #0
 800d360:	d1cb      	bne.n	800d2fa <quorem+0x94>
 800d362:	3c01      	subs	r4, #1
 800d364:	e7c6      	b.n	800d2f4 <quorem+0x8e>
 800d366:	6812      	ldr	r2, [r2, #0]
 800d368:	3b04      	subs	r3, #4
 800d36a:	2a00      	cmp	r2, #0
 800d36c:	d1ef      	bne.n	800d34e <quorem+0xe8>
 800d36e:	3c01      	subs	r4, #1
 800d370:	e7ea      	b.n	800d348 <quorem+0xe2>
 800d372:	2000      	movs	r0, #0
 800d374:	e7ee      	b.n	800d354 <quorem+0xee>
	...

0800d378 <_dtoa_r>:
 800d378:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d37c:	ed2d 8b02 	vpush	{d8}
 800d380:	69c7      	ldr	r7, [r0, #28]
 800d382:	b091      	sub	sp, #68	@ 0x44
 800d384:	ed8d 0b02 	vstr	d0, [sp, #8]
 800d388:	ec55 4b10 	vmov	r4, r5, d0
 800d38c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800d38e:	9107      	str	r1, [sp, #28]
 800d390:	4681      	mov	r9, r0
 800d392:	9209      	str	r2, [sp, #36]	@ 0x24
 800d394:	930d      	str	r3, [sp, #52]	@ 0x34
 800d396:	b97f      	cbnz	r7, 800d3b8 <_dtoa_r+0x40>
 800d398:	2010      	movs	r0, #16
 800d39a:	f000 fd95 	bl	800dec8 <malloc>
 800d39e:	4602      	mov	r2, r0
 800d3a0:	f8c9 001c 	str.w	r0, [r9, #28]
 800d3a4:	b920      	cbnz	r0, 800d3b0 <_dtoa_r+0x38>
 800d3a6:	4ba0      	ldr	r3, [pc, #640]	@ (800d628 <_dtoa_r+0x2b0>)
 800d3a8:	21ef      	movs	r1, #239	@ 0xef
 800d3aa:	48a0      	ldr	r0, [pc, #640]	@ (800d62c <_dtoa_r+0x2b4>)
 800d3ac:	f001 fbea 	bl	800eb84 <__assert_func>
 800d3b0:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800d3b4:	6007      	str	r7, [r0, #0]
 800d3b6:	60c7      	str	r7, [r0, #12]
 800d3b8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d3bc:	6819      	ldr	r1, [r3, #0]
 800d3be:	b159      	cbz	r1, 800d3d8 <_dtoa_r+0x60>
 800d3c0:	685a      	ldr	r2, [r3, #4]
 800d3c2:	604a      	str	r2, [r1, #4]
 800d3c4:	2301      	movs	r3, #1
 800d3c6:	4093      	lsls	r3, r2
 800d3c8:	608b      	str	r3, [r1, #8]
 800d3ca:	4648      	mov	r0, r9
 800d3cc:	f000 fe72 	bl	800e0b4 <_Bfree>
 800d3d0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d3d4:	2200      	movs	r2, #0
 800d3d6:	601a      	str	r2, [r3, #0]
 800d3d8:	1e2b      	subs	r3, r5, #0
 800d3da:	bfbb      	ittet	lt
 800d3dc:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800d3e0:	9303      	strlt	r3, [sp, #12]
 800d3e2:	2300      	movge	r3, #0
 800d3e4:	2201      	movlt	r2, #1
 800d3e6:	bfac      	ite	ge
 800d3e8:	6033      	strge	r3, [r6, #0]
 800d3ea:	6032      	strlt	r2, [r6, #0]
 800d3ec:	4b90      	ldr	r3, [pc, #576]	@ (800d630 <_dtoa_r+0x2b8>)
 800d3ee:	9e03      	ldr	r6, [sp, #12]
 800d3f0:	43b3      	bics	r3, r6
 800d3f2:	d110      	bne.n	800d416 <_dtoa_r+0x9e>
 800d3f4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d3f6:	f242 730f 	movw	r3, #9999	@ 0x270f
 800d3fa:	6013      	str	r3, [r2, #0]
 800d3fc:	f3c6 0313 	ubfx	r3, r6, #0, #20
 800d400:	4323      	orrs	r3, r4
 800d402:	f000 84e6 	beq.w	800ddd2 <_dtoa_r+0xa5a>
 800d406:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800d408:	4f8a      	ldr	r7, [pc, #552]	@ (800d634 <_dtoa_r+0x2bc>)
 800d40a:	2b00      	cmp	r3, #0
 800d40c:	f000 84e8 	beq.w	800dde0 <_dtoa_r+0xa68>
 800d410:	1cfb      	adds	r3, r7, #3
 800d412:	f000 bce3 	b.w	800dddc <_dtoa_r+0xa64>
 800d416:	ed9d 8b02 	vldr	d8, [sp, #8]
 800d41a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800d41e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d422:	d10a      	bne.n	800d43a <_dtoa_r+0xc2>
 800d424:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d426:	2301      	movs	r3, #1
 800d428:	6013      	str	r3, [r2, #0]
 800d42a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800d42c:	b113      	cbz	r3, 800d434 <_dtoa_r+0xbc>
 800d42e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800d430:	4b81      	ldr	r3, [pc, #516]	@ (800d638 <_dtoa_r+0x2c0>)
 800d432:	6013      	str	r3, [r2, #0]
 800d434:	4f81      	ldr	r7, [pc, #516]	@ (800d63c <_dtoa_r+0x2c4>)
 800d436:	f000 bcd3 	b.w	800dde0 <_dtoa_r+0xa68>
 800d43a:	aa0e      	add	r2, sp, #56	@ 0x38
 800d43c:	a90f      	add	r1, sp, #60	@ 0x3c
 800d43e:	4648      	mov	r0, r9
 800d440:	eeb0 0b48 	vmov.f64	d0, d8
 800d444:	f001 f918 	bl	800e678 <__d2b>
 800d448:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800d44c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d44e:	9001      	str	r0, [sp, #4]
 800d450:	2b00      	cmp	r3, #0
 800d452:	d045      	beq.n	800d4e0 <_dtoa_r+0x168>
 800d454:	eeb0 7b48 	vmov.f64	d7, d8
 800d458:	ee18 1a90 	vmov	r1, s17
 800d45c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800d460:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800d464:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800d468:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800d46c:	2500      	movs	r5, #0
 800d46e:	ee07 1a90 	vmov	s15, r1
 800d472:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800d476:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800d610 <_dtoa_r+0x298>
 800d47a:	ee37 7b46 	vsub.f64	d7, d7, d6
 800d47e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 800d618 <_dtoa_r+0x2a0>
 800d482:	eea7 6b05 	vfma.f64	d6, d7, d5
 800d486:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800d620 <_dtoa_r+0x2a8>
 800d48a:	ee07 3a90 	vmov	s15, r3
 800d48e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800d492:	eeb0 7b46 	vmov.f64	d7, d6
 800d496:	eea4 7b05 	vfma.f64	d7, d4, d5
 800d49a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800d49e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800d4a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d4a6:	ee16 8a90 	vmov	r8, s13
 800d4aa:	d508      	bpl.n	800d4be <_dtoa_r+0x146>
 800d4ac:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800d4b0:	eeb4 6b47 	vcmp.f64	d6, d7
 800d4b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d4b8:	bf18      	it	ne
 800d4ba:	f108 38ff 	addne.w	r8, r8, #4294967295
 800d4be:	f1b8 0f16 	cmp.w	r8, #22
 800d4c2:	d82b      	bhi.n	800d51c <_dtoa_r+0x1a4>
 800d4c4:	495e      	ldr	r1, [pc, #376]	@ (800d640 <_dtoa_r+0x2c8>)
 800d4c6:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800d4ca:	ed91 7b00 	vldr	d7, [r1]
 800d4ce:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800d4d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d4d6:	d501      	bpl.n	800d4dc <_dtoa_r+0x164>
 800d4d8:	f108 38ff 	add.w	r8, r8, #4294967295
 800d4dc:	2100      	movs	r1, #0
 800d4de:	e01e      	b.n	800d51e <_dtoa_r+0x1a6>
 800d4e0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d4e2:	4413      	add	r3, r2
 800d4e4:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 800d4e8:	2920      	cmp	r1, #32
 800d4ea:	bfc1      	itttt	gt
 800d4ec:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 800d4f0:	408e      	lslgt	r6, r1
 800d4f2:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800d4f6:	fa24 f101 	lsrgt.w	r1, r4, r1
 800d4fa:	bfd6      	itet	le
 800d4fc:	f1c1 0120 	rsble	r1, r1, #32
 800d500:	4331      	orrgt	r1, r6
 800d502:	fa04 f101 	lslle.w	r1, r4, r1
 800d506:	ee07 1a90 	vmov	s15, r1
 800d50a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800d50e:	3b01      	subs	r3, #1
 800d510:	ee17 1a90 	vmov	r1, s15
 800d514:	2501      	movs	r5, #1
 800d516:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800d51a:	e7a8      	b.n	800d46e <_dtoa_r+0xf6>
 800d51c:	2101      	movs	r1, #1
 800d51e:	1ad2      	subs	r2, r2, r3
 800d520:	1e53      	subs	r3, r2, #1
 800d522:	9306      	str	r3, [sp, #24]
 800d524:	bf45      	ittet	mi
 800d526:	f1c2 0301 	rsbmi	r3, r2, #1
 800d52a:	9304      	strmi	r3, [sp, #16]
 800d52c:	2300      	movpl	r3, #0
 800d52e:	2300      	movmi	r3, #0
 800d530:	bf4c      	ite	mi
 800d532:	9306      	strmi	r3, [sp, #24]
 800d534:	9304      	strpl	r3, [sp, #16]
 800d536:	f1b8 0f00 	cmp.w	r8, #0
 800d53a:	910c      	str	r1, [sp, #48]	@ 0x30
 800d53c:	db18      	blt.n	800d570 <_dtoa_r+0x1f8>
 800d53e:	9b06      	ldr	r3, [sp, #24]
 800d540:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800d544:	4443      	add	r3, r8
 800d546:	9306      	str	r3, [sp, #24]
 800d548:	2300      	movs	r3, #0
 800d54a:	9a07      	ldr	r2, [sp, #28]
 800d54c:	2a09      	cmp	r2, #9
 800d54e:	d845      	bhi.n	800d5dc <_dtoa_r+0x264>
 800d550:	2a05      	cmp	r2, #5
 800d552:	bfc4      	itt	gt
 800d554:	3a04      	subgt	r2, #4
 800d556:	9207      	strgt	r2, [sp, #28]
 800d558:	9a07      	ldr	r2, [sp, #28]
 800d55a:	f1a2 0202 	sub.w	r2, r2, #2
 800d55e:	bfcc      	ite	gt
 800d560:	2400      	movgt	r4, #0
 800d562:	2401      	movle	r4, #1
 800d564:	2a03      	cmp	r2, #3
 800d566:	d844      	bhi.n	800d5f2 <_dtoa_r+0x27a>
 800d568:	e8df f002 	tbb	[pc, r2]
 800d56c:	0b173634 	.word	0x0b173634
 800d570:	9b04      	ldr	r3, [sp, #16]
 800d572:	2200      	movs	r2, #0
 800d574:	eba3 0308 	sub.w	r3, r3, r8
 800d578:	9304      	str	r3, [sp, #16]
 800d57a:	920a      	str	r2, [sp, #40]	@ 0x28
 800d57c:	f1c8 0300 	rsb	r3, r8, #0
 800d580:	e7e3      	b.n	800d54a <_dtoa_r+0x1d2>
 800d582:	2201      	movs	r2, #1
 800d584:	9208      	str	r2, [sp, #32]
 800d586:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d588:	eb08 0b02 	add.w	fp, r8, r2
 800d58c:	f10b 0a01 	add.w	sl, fp, #1
 800d590:	4652      	mov	r2, sl
 800d592:	2a01      	cmp	r2, #1
 800d594:	bfb8      	it	lt
 800d596:	2201      	movlt	r2, #1
 800d598:	e006      	b.n	800d5a8 <_dtoa_r+0x230>
 800d59a:	2201      	movs	r2, #1
 800d59c:	9208      	str	r2, [sp, #32]
 800d59e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d5a0:	2a00      	cmp	r2, #0
 800d5a2:	dd29      	ble.n	800d5f8 <_dtoa_r+0x280>
 800d5a4:	4693      	mov	fp, r2
 800d5a6:	4692      	mov	sl, r2
 800d5a8:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800d5ac:	2100      	movs	r1, #0
 800d5ae:	2004      	movs	r0, #4
 800d5b0:	f100 0614 	add.w	r6, r0, #20
 800d5b4:	4296      	cmp	r6, r2
 800d5b6:	d926      	bls.n	800d606 <_dtoa_r+0x28e>
 800d5b8:	6079      	str	r1, [r7, #4]
 800d5ba:	4648      	mov	r0, r9
 800d5bc:	9305      	str	r3, [sp, #20]
 800d5be:	f000 fd39 	bl	800e034 <_Balloc>
 800d5c2:	9b05      	ldr	r3, [sp, #20]
 800d5c4:	4607      	mov	r7, r0
 800d5c6:	2800      	cmp	r0, #0
 800d5c8:	d13e      	bne.n	800d648 <_dtoa_r+0x2d0>
 800d5ca:	4b1e      	ldr	r3, [pc, #120]	@ (800d644 <_dtoa_r+0x2cc>)
 800d5cc:	4602      	mov	r2, r0
 800d5ce:	f240 11af 	movw	r1, #431	@ 0x1af
 800d5d2:	e6ea      	b.n	800d3aa <_dtoa_r+0x32>
 800d5d4:	2200      	movs	r2, #0
 800d5d6:	e7e1      	b.n	800d59c <_dtoa_r+0x224>
 800d5d8:	2200      	movs	r2, #0
 800d5da:	e7d3      	b.n	800d584 <_dtoa_r+0x20c>
 800d5dc:	2401      	movs	r4, #1
 800d5de:	2200      	movs	r2, #0
 800d5e0:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800d5e4:	f04f 3bff 	mov.w	fp, #4294967295
 800d5e8:	2100      	movs	r1, #0
 800d5ea:	46da      	mov	sl, fp
 800d5ec:	2212      	movs	r2, #18
 800d5ee:	9109      	str	r1, [sp, #36]	@ 0x24
 800d5f0:	e7da      	b.n	800d5a8 <_dtoa_r+0x230>
 800d5f2:	2201      	movs	r2, #1
 800d5f4:	9208      	str	r2, [sp, #32]
 800d5f6:	e7f5      	b.n	800d5e4 <_dtoa_r+0x26c>
 800d5f8:	f04f 0b01 	mov.w	fp, #1
 800d5fc:	46da      	mov	sl, fp
 800d5fe:	465a      	mov	r2, fp
 800d600:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800d604:	e7d0      	b.n	800d5a8 <_dtoa_r+0x230>
 800d606:	3101      	adds	r1, #1
 800d608:	0040      	lsls	r0, r0, #1
 800d60a:	e7d1      	b.n	800d5b0 <_dtoa_r+0x238>
 800d60c:	f3af 8000 	nop.w
 800d610:	636f4361 	.word	0x636f4361
 800d614:	3fd287a7 	.word	0x3fd287a7
 800d618:	8b60c8b3 	.word	0x8b60c8b3
 800d61c:	3fc68a28 	.word	0x3fc68a28
 800d620:	509f79fb 	.word	0x509f79fb
 800d624:	3fd34413 	.word	0x3fd34413
 800d628:	0800f38d 	.word	0x0800f38d
 800d62c:	0800f3a4 	.word	0x0800f3a4
 800d630:	7ff00000 	.word	0x7ff00000
 800d634:	0800f389 	.word	0x0800f389
 800d638:	0800f35d 	.word	0x0800f35d
 800d63c:	0800f35c 	.word	0x0800f35c
 800d640:	0800f4f8 	.word	0x0800f4f8
 800d644:	0800f3fc 	.word	0x0800f3fc
 800d648:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800d64c:	f1ba 0f0e 	cmp.w	sl, #14
 800d650:	6010      	str	r0, [r2, #0]
 800d652:	d86e      	bhi.n	800d732 <_dtoa_r+0x3ba>
 800d654:	2c00      	cmp	r4, #0
 800d656:	d06c      	beq.n	800d732 <_dtoa_r+0x3ba>
 800d658:	f1b8 0f00 	cmp.w	r8, #0
 800d65c:	f340 80b4 	ble.w	800d7c8 <_dtoa_r+0x450>
 800d660:	4ac8      	ldr	r2, [pc, #800]	@ (800d984 <_dtoa_r+0x60c>)
 800d662:	f008 010f 	and.w	r1, r8, #15
 800d666:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800d66a:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800d66e:	ed92 7b00 	vldr	d7, [r2]
 800d672:	ea4f 1128 	mov.w	r1, r8, asr #4
 800d676:	f000 809b 	beq.w	800d7b0 <_dtoa_r+0x438>
 800d67a:	4ac3      	ldr	r2, [pc, #780]	@ (800d988 <_dtoa_r+0x610>)
 800d67c:	ed92 6b08 	vldr	d6, [r2, #32]
 800d680:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800d684:	ed8d 6b02 	vstr	d6, [sp, #8]
 800d688:	f001 010f 	and.w	r1, r1, #15
 800d68c:	2203      	movs	r2, #3
 800d68e:	48be      	ldr	r0, [pc, #760]	@ (800d988 <_dtoa_r+0x610>)
 800d690:	2900      	cmp	r1, #0
 800d692:	f040 808f 	bne.w	800d7b4 <_dtoa_r+0x43c>
 800d696:	ed9d 6b02 	vldr	d6, [sp, #8]
 800d69a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800d69e:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d6a2:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800d6a4:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d6a8:	2900      	cmp	r1, #0
 800d6aa:	f000 80b3 	beq.w	800d814 <_dtoa_r+0x49c>
 800d6ae:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800d6b2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800d6b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6ba:	f140 80ab 	bpl.w	800d814 <_dtoa_r+0x49c>
 800d6be:	f1ba 0f00 	cmp.w	sl, #0
 800d6c2:	f000 80a7 	beq.w	800d814 <_dtoa_r+0x49c>
 800d6c6:	f1bb 0f00 	cmp.w	fp, #0
 800d6ca:	dd30      	ble.n	800d72e <_dtoa_r+0x3b6>
 800d6cc:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800d6d0:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d6d4:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d6d8:	f108 31ff 	add.w	r1, r8, #4294967295
 800d6dc:	9105      	str	r1, [sp, #20]
 800d6de:	3201      	adds	r2, #1
 800d6e0:	465c      	mov	r4, fp
 800d6e2:	ed9d 6b02 	vldr	d6, [sp, #8]
 800d6e6:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800d6ea:	ee07 2a90 	vmov	s15, r2
 800d6ee:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800d6f2:	eea7 5b06 	vfma.f64	d5, d7, d6
 800d6f6:	ee15 2a90 	vmov	r2, s11
 800d6fa:	ec51 0b15 	vmov	r0, r1, d5
 800d6fe:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800d702:	2c00      	cmp	r4, #0
 800d704:	f040 808a 	bne.w	800d81c <_dtoa_r+0x4a4>
 800d708:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800d70c:	ee36 6b47 	vsub.f64	d6, d6, d7
 800d710:	ec41 0b17 	vmov	d7, r0, r1
 800d714:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800d718:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d71c:	f300 826a 	bgt.w	800dbf4 <_dtoa_r+0x87c>
 800d720:	eeb1 7b47 	vneg.f64	d7, d7
 800d724:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800d728:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d72c:	d423      	bmi.n	800d776 <_dtoa_r+0x3fe>
 800d72e:	ed8d 8b02 	vstr	d8, [sp, #8]
 800d732:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800d734:	2a00      	cmp	r2, #0
 800d736:	f2c0 8129 	blt.w	800d98c <_dtoa_r+0x614>
 800d73a:	f1b8 0f0e 	cmp.w	r8, #14
 800d73e:	f300 8125 	bgt.w	800d98c <_dtoa_r+0x614>
 800d742:	4b90      	ldr	r3, [pc, #576]	@ (800d984 <_dtoa_r+0x60c>)
 800d744:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800d748:	ed93 6b00 	vldr	d6, [r3]
 800d74c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d74e:	2b00      	cmp	r3, #0
 800d750:	f280 80c8 	bge.w	800d8e4 <_dtoa_r+0x56c>
 800d754:	f1ba 0f00 	cmp.w	sl, #0
 800d758:	f300 80c4 	bgt.w	800d8e4 <_dtoa_r+0x56c>
 800d75c:	d10b      	bne.n	800d776 <_dtoa_r+0x3fe>
 800d75e:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800d762:	ee26 6b07 	vmul.f64	d6, d6, d7
 800d766:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d76a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800d76e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d772:	f2c0 823c 	blt.w	800dbee <_dtoa_r+0x876>
 800d776:	2400      	movs	r4, #0
 800d778:	4625      	mov	r5, r4
 800d77a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d77c:	43db      	mvns	r3, r3
 800d77e:	9305      	str	r3, [sp, #20]
 800d780:	463e      	mov	r6, r7
 800d782:	f04f 0800 	mov.w	r8, #0
 800d786:	4621      	mov	r1, r4
 800d788:	4648      	mov	r0, r9
 800d78a:	f000 fc93 	bl	800e0b4 <_Bfree>
 800d78e:	2d00      	cmp	r5, #0
 800d790:	f000 80a2 	beq.w	800d8d8 <_dtoa_r+0x560>
 800d794:	f1b8 0f00 	cmp.w	r8, #0
 800d798:	d005      	beq.n	800d7a6 <_dtoa_r+0x42e>
 800d79a:	45a8      	cmp	r8, r5
 800d79c:	d003      	beq.n	800d7a6 <_dtoa_r+0x42e>
 800d79e:	4641      	mov	r1, r8
 800d7a0:	4648      	mov	r0, r9
 800d7a2:	f000 fc87 	bl	800e0b4 <_Bfree>
 800d7a6:	4629      	mov	r1, r5
 800d7a8:	4648      	mov	r0, r9
 800d7aa:	f000 fc83 	bl	800e0b4 <_Bfree>
 800d7ae:	e093      	b.n	800d8d8 <_dtoa_r+0x560>
 800d7b0:	2202      	movs	r2, #2
 800d7b2:	e76c      	b.n	800d68e <_dtoa_r+0x316>
 800d7b4:	07cc      	lsls	r4, r1, #31
 800d7b6:	d504      	bpl.n	800d7c2 <_dtoa_r+0x44a>
 800d7b8:	ed90 6b00 	vldr	d6, [r0]
 800d7bc:	3201      	adds	r2, #1
 800d7be:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d7c2:	1049      	asrs	r1, r1, #1
 800d7c4:	3008      	adds	r0, #8
 800d7c6:	e763      	b.n	800d690 <_dtoa_r+0x318>
 800d7c8:	d022      	beq.n	800d810 <_dtoa_r+0x498>
 800d7ca:	f1c8 0100 	rsb	r1, r8, #0
 800d7ce:	4a6d      	ldr	r2, [pc, #436]	@ (800d984 <_dtoa_r+0x60c>)
 800d7d0:	f001 000f 	and.w	r0, r1, #15
 800d7d4:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800d7d8:	ed92 7b00 	vldr	d7, [r2]
 800d7dc:	ee28 7b07 	vmul.f64	d7, d8, d7
 800d7e0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d7e4:	4868      	ldr	r0, [pc, #416]	@ (800d988 <_dtoa_r+0x610>)
 800d7e6:	1109      	asrs	r1, r1, #4
 800d7e8:	2400      	movs	r4, #0
 800d7ea:	2202      	movs	r2, #2
 800d7ec:	b929      	cbnz	r1, 800d7fa <_dtoa_r+0x482>
 800d7ee:	2c00      	cmp	r4, #0
 800d7f0:	f43f af57 	beq.w	800d6a2 <_dtoa_r+0x32a>
 800d7f4:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d7f8:	e753      	b.n	800d6a2 <_dtoa_r+0x32a>
 800d7fa:	07ce      	lsls	r6, r1, #31
 800d7fc:	d505      	bpl.n	800d80a <_dtoa_r+0x492>
 800d7fe:	ed90 6b00 	vldr	d6, [r0]
 800d802:	3201      	adds	r2, #1
 800d804:	2401      	movs	r4, #1
 800d806:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d80a:	1049      	asrs	r1, r1, #1
 800d80c:	3008      	adds	r0, #8
 800d80e:	e7ed      	b.n	800d7ec <_dtoa_r+0x474>
 800d810:	2202      	movs	r2, #2
 800d812:	e746      	b.n	800d6a2 <_dtoa_r+0x32a>
 800d814:	f8cd 8014 	str.w	r8, [sp, #20]
 800d818:	4654      	mov	r4, sl
 800d81a:	e762      	b.n	800d6e2 <_dtoa_r+0x36a>
 800d81c:	4a59      	ldr	r2, [pc, #356]	@ (800d984 <_dtoa_r+0x60c>)
 800d81e:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800d822:	ed12 4b02 	vldr	d4, [r2, #-8]
 800d826:	9a08      	ldr	r2, [sp, #32]
 800d828:	ec41 0b17 	vmov	d7, r0, r1
 800d82c:	443c      	add	r4, r7
 800d82e:	b34a      	cbz	r2, 800d884 <_dtoa_r+0x50c>
 800d830:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800d834:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 800d838:	463e      	mov	r6, r7
 800d83a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800d83e:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800d842:	ee35 7b47 	vsub.f64	d7, d5, d7
 800d846:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800d84a:	ee14 2a90 	vmov	r2, s9
 800d84e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800d852:	3230      	adds	r2, #48	@ 0x30
 800d854:	ee36 6b45 	vsub.f64	d6, d6, d5
 800d858:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800d85c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d860:	f806 2b01 	strb.w	r2, [r6], #1
 800d864:	d438      	bmi.n	800d8d8 <_dtoa_r+0x560>
 800d866:	ee32 5b46 	vsub.f64	d5, d2, d6
 800d86a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800d86e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d872:	d46e      	bmi.n	800d952 <_dtoa_r+0x5da>
 800d874:	42a6      	cmp	r6, r4
 800d876:	f43f af5a 	beq.w	800d72e <_dtoa_r+0x3b6>
 800d87a:	ee27 7b03 	vmul.f64	d7, d7, d3
 800d87e:	ee26 6b03 	vmul.f64	d6, d6, d3
 800d882:	e7e0      	b.n	800d846 <_dtoa_r+0x4ce>
 800d884:	4621      	mov	r1, r4
 800d886:	463e      	mov	r6, r7
 800d888:	ee27 7b04 	vmul.f64	d7, d7, d4
 800d88c:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800d890:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800d894:	ee14 2a90 	vmov	r2, s9
 800d898:	3230      	adds	r2, #48	@ 0x30
 800d89a:	f806 2b01 	strb.w	r2, [r6], #1
 800d89e:	42a6      	cmp	r6, r4
 800d8a0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800d8a4:	ee36 6b45 	vsub.f64	d6, d6, d5
 800d8a8:	d119      	bne.n	800d8de <_dtoa_r+0x566>
 800d8aa:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800d8ae:	ee37 4b05 	vadd.f64	d4, d7, d5
 800d8b2:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800d8b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8ba:	dc4a      	bgt.n	800d952 <_dtoa_r+0x5da>
 800d8bc:	ee35 5b47 	vsub.f64	d5, d5, d7
 800d8c0:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800d8c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8c8:	f57f af31 	bpl.w	800d72e <_dtoa_r+0x3b6>
 800d8cc:	460e      	mov	r6, r1
 800d8ce:	3901      	subs	r1, #1
 800d8d0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d8d4:	2b30      	cmp	r3, #48	@ 0x30
 800d8d6:	d0f9      	beq.n	800d8cc <_dtoa_r+0x554>
 800d8d8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800d8dc:	e027      	b.n	800d92e <_dtoa_r+0x5b6>
 800d8de:	ee26 6b03 	vmul.f64	d6, d6, d3
 800d8e2:	e7d5      	b.n	800d890 <_dtoa_r+0x518>
 800d8e4:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d8e8:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800d8ec:	463e      	mov	r6, r7
 800d8ee:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800d8f2:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800d8f6:	ee15 3a10 	vmov	r3, s10
 800d8fa:	3330      	adds	r3, #48	@ 0x30
 800d8fc:	f806 3b01 	strb.w	r3, [r6], #1
 800d900:	1bf3      	subs	r3, r6, r7
 800d902:	459a      	cmp	sl, r3
 800d904:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800d908:	eea3 7b46 	vfms.f64	d7, d3, d6
 800d90c:	d132      	bne.n	800d974 <_dtoa_r+0x5fc>
 800d90e:	ee37 7b07 	vadd.f64	d7, d7, d7
 800d912:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800d916:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d91a:	dc18      	bgt.n	800d94e <_dtoa_r+0x5d6>
 800d91c:	eeb4 7b46 	vcmp.f64	d7, d6
 800d920:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d924:	d103      	bne.n	800d92e <_dtoa_r+0x5b6>
 800d926:	ee15 3a10 	vmov	r3, s10
 800d92a:	07db      	lsls	r3, r3, #31
 800d92c:	d40f      	bmi.n	800d94e <_dtoa_r+0x5d6>
 800d92e:	9901      	ldr	r1, [sp, #4]
 800d930:	4648      	mov	r0, r9
 800d932:	f000 fbbf 	bl	800e0b4 <_Bfree>
 800d936:	2300      	movs	r3, #0
 800d938:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d93a:	7033      	strb	r3, [r6, #0]
 800d93c:	f108 0301 	add.w	r3, r8, #1
 800d940:	6013      	str	r3, [r2, #0]
 800d942:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800d944:	2b00      	cmp	r3, #0
 800d946:	f000 824b 	beq.w	800dde0 <_dtoa_r+0xa68>
 800d94a:	601e      	str	r6, [r3, #0]
 800d94c:	e248      	b.n	800dde0 <_dtoa_r+0xa68>
 800d94e:	f8cd 8014 	str.w	r8, [sp, #20]
 800d952:	4633      	mov	r3, r6
 800d954:	461e      	mov	r6, r3
 800d956:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d95a:	2a39      	cmp	r2, #57	@ 0x39
 800d95c:	d106      	bne.n	800d96c <_dtoa_r+0x5f4>
 800d95e:	429f      	cmp	r7, r3
 800d960:	d1f8      	bne.n	800d954 <_dtoa_r+0x5dc>
 800d962:	9a05      	ldr	r2, [sp, #20]
 800d964:	3201      	adds	r2, #1
 800d966:	9205      	str	r2, [sp, #20]
 800d968:	2230      	movs	r2, #48	@ 0x30
 800d96a:	703a      	strb	r2, [r7, #0]
 800d96c:	781a      	ldrb	r2, [r3, #0]
 800d96e:	3201      	adds	r2, #1
 800d970:	701a      	strb	r2, [r3, #0]
 800d972:	e7b1      	b.n	800d8d8 <_dtoa_r+0x560>
 800d974:	ee27 7b04 	vmul.f64	d7, d7, d4
 800d978:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800d97c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d980:	d1b5      	bne.n	800d8ee <_dtoa_r+0x576>
 800d982:	e7d4      	b.n	800d92e <_dtoa_r+0x5b6>
 800d984:	0800f4f8 	.word	0x0800f4f8
 800d988:	0800f4d0 	.word	0x0800f4d0
 800d98c:	9908      	ldr	r1, [sp, #32]
 800d98e:	2900      	cmp	r1, #0
 800d990:	f000 80e9 	beq.w	800db66 <_dtoa_r+0x7ee>
 800d994:	9907      	ldr	r1, [sp, #28]
 800d996:	2901      	cmp	r1, #1
 800d998:	f300 80cb 	bgt.w	800db32 <_dtoa_r+0x7ba>
 800d99c:	2d00      	cmp	r5, #0
 800d99e:	f000 80c4 	beq.w	800db2a <_dtoa_r+0x7b2>
 800d9a2:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800d9a6:	9e04      	ldr	r6, [sp, #16]
 800d9a8:	461c      	mov	r4, r3
 800d9aa:	9305      	str	r3, [sp, #20]
 800d9ac:	9b04      	ldr	r3, [sp, #16]
 800d9ae:	4413      	add	r3, r2
 800d9b0:	9304      	str	r3, [sp, #16]
 800d9b2:	9b06      	ldr	r3, [sp, #24]
 800d9b4:	2101      	movs	r1, #1
 800d9b6:	4413      	add	r3, r2
 800d9b8:	4648      	mov	r0, r9
 800d9ba:	9306      	str	r3, [sp, #24]
 800d9bc:	f000 fc2e 	bl	800e21c <__i2b>
 800d9c0:	9b05      	ldr	r3, [sp, #20]
 800d9c2:	4605      	mov	r5, r0
 800d9c4:	b166      	cbz	r6, 800d9e0 <_dtoa_r+0x668>
 800d9c6:	9a06      	ldr	r2, [sp, #24]
 800d9c8:	2a00      	cmp	r2, #0
 800d9ca:	dd09      	ble.n	800d9e0 <_dtoa_r+0x668>
 800d9cc:	42b2      	cmp	r2, r6
 800d9ce:	9904      	ldr	r1, [sp, #16]
 800d9d0:	bfa8      	it	ge
 800d9d2:	4632      	movge	r2, r6
 800d9d4:	1a89      	subs	r1, r1, r2
 800d9d6:	9104      	str	r1, [sp, #16]
 800d9d8:	9906      	ldr	r1, [sp, #24]
 800d9da:	1ab6      	subs	r6, r6, r2
 800d9dc:	1a8a      	subs	r2, r1, r2
 800d9de:	9206      	str	r2, [sp, #24]
 800d9e0:	b30b      	cbz	r3, 800da26 <_dtoa_r+0x6ae>
 800d9e2:	9a08      	ldr	r2, [sp, #32]
 800d9e4:	2a00      	cmp	r2, #0
 800d9e6:	f000 80c5 	beq.w	800db74 <_dtoa_r+0x7fc>
 800d9ea:	2c00      	cmp	r4, #0
 800d9ec:	f000 80bf 	beq.w	800db6e <_dtoa_r+0x7f6>
 800d9f0:	4629      	mov	r1, r5
 800d9f2:	4622      	mov	r2, r4
 800d9f4:	4648      	mov	r0, r9
 800d9f6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d9f8:	f000 fcc8 	bl	800e38c <__pow5mult>
 800d9fc:	9a01      	ldr	r2, [sp, #4]
 800d9fe:	4601      	mov	r1, r0
 800da00:	4605      	mov	r5, r0
 800da02:	4648      	mov	r0, r9
 800da04:	f000 fc20 	bl	800e248 <__multiply>
 800da08:	9901      	ldr	r1, [sp, #4]
 800da0a:	9005      	str	r0, [sp, #20]
 800da0c:	4648      	mov	r0, r9
 800da0e:	f000 fb51 	bl	800e0b4 <_Bfree>
 800da12:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800da14:	1b1b      	subs	r3, r3, r4
 800da16:	f000 80b0 	beq.w	800db7a <_dtoa_r+0x802>
 800da1a:	9905      	ldr	r1, [sp, #20]
 800da1c:	461a      	mov	r2, r3
 800da1e:	4648      	mov	r0, r9
 800da20:	f000 fcb4 	bl	800e38c <__pow5mult>
 800da24:	9001      	str	r0, [sp, #4]
 800da26:	2101      	movs	r1, #1
 800da28:	4648      	mov	r0, r9
 800da2a:	f000 fbf7 	bl	800e21c <__i2b>
 800da2e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800da30:	4604      	mov	r4, r0
 800da32:	2b00      	cmp	r3, #0
 800da34:	f000 81da 	beq.w	800ddec <_dtoa_r+0xa74>
 800da38:	461a      	mov	r2, r3
 800da3a:	4601      	mov	r1, r0
 800da3c:	4648      	mov	r0, r9
 800da3e:	f000 fca5 	bl	800e38c <__pow5mult>
 800da42:	9b07      	ldr	r3, [sp, #28]
 800da44:	2b01      	cmp	r3, #1
 800da46:	4604      	mov	r4, r0
 800da48:	f300 80a0 	bgt.w	800db8c <_dtoa_r+0x814>
 800da4c:	9b02      	ldr	r3, [sp, #8]
 800da4e:	2b00      	cmp	r3, #0
 800da50:	f040 8096 	bne.w	800db80 <_dtoa_r+0x808>
 800da54:	9b03      	ldr	r3, [sp, #12]
 800da56:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800da5a:	2a00      	cmp	r2, #0
 800da5c:	f040 8092 	bne.w	800db84 <_dtoa_r+0x80c>
 800da60:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800da64:	0d12      	lsrs	r2, r2, #20
 800da66:	0512      	lsls	r2, r2, #20
 800da68:	2a00      	cmp	r2, #0
 800da6a:	f000 808d 	beq.w	800db88 <_dtoa_r+0x810>
 800da6e:	9b04      	ldr	r3, [sp, #16]
 800da70:	3301      	adds	r3, #1
 800da72:	9304      	str	r3, [sp, #16]
 800da74:	9b06      	ldr	r3, [sp, #24]
 800da76:	3301      	adds	r3, #1
 800da78:	9306      	str	r3, [sp, #24]
 800da7a:	2301      	movs	r3, #1
 800da7c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800da7e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800da80:	2b00      	cmp	r3, #0
 800da82:	f000 81b9 	beq.w	800ddf8 <_dtoa_r+0xa80>
 800da86:	6922      	ldr	r2, [r4, #16]
 800da88:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800da8c:	6910      	ldr	r0, [r2, #16]
 800da8e:	f000 fb79 	bl	800e184 <__hi0bits>
 800da92:	f1c0 0020 	rsb	r0, r0, #32
 800da96:	9b06      	ldr	r3, [sp, #24]
 800da98:	4418      	add	r0, r3
 800da9a:	f010 001f 	ands.w	r0, r0, #31
 800da9e:	f000 8081 	beq.w	800dba4 <_dtoa_r+0x82c>
 800daa2:	f1c0 0220 	rsb	r2, r0, #32
 800daa6:	2a04      	cmp	r2, #4
 800daa8:	dd73      	ble.n	800db92 <_dtoa_r+0x81a>
 800daaa:	9b04      	ldr	r3, [sp, #16]
 800daac:	f1c0 001c 	rsb	r0, r0, #28
 800dab0:	4403      	add	r3, r0
 800dab2:	9304      	str	r3, [sp, #16]
 800dab4:	9b06      	ldr	r3, [sp, #24]
 800dab6:	4406      	add	r6, r0
 800dab8:	4403      	add	r3, r0
 800daba:	9306      	str	r3, [sp, #24]
 800dabc:	9b04      	ldr	r3, [sp, #16]
 800dabe:	2b00      	cmp	r3, #0
 800dac0:	dd05      	ble.n	800dace <_dtoa_r+0x756>
 800dac2:	9901      	ldr	r1, [sp, #4]
 800dac4:	461a      	mov	r2, r3
 800dac6:	4648      	mov	r0, r9
 800dac8:	f000 fcba 	bl	800e440 <__lshift>
 800dacc:	9001      	str	r0, [sp, #4]
 800dace:	9b06      	ldr	r3, [sp, #24]
 800dad0:	2b00      	cmp	r3, #0
 800dad2:	dd05      	ble.n	800dae0 <_dtoa_r+0x768>
 800dad4:	4621      	mov	r1, r4
 800dad6:	461a      	mov	r2, r3
 800dad8:	4648      	mov	r0, r9
 800dada:	f000 fcb1 	bl	800e440 <__lshift>
 800dade:	4604      	mov	r4, r0
 800dae0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dae2:	2b00      	cmp	r3, #0
 800dae4:	d060      	beq.n	800dba8 <_dtoa_r+0x830>
 800dae6:	9801      	ldr	r0, [sp, #4]
 800dae8:	4621      	mov	r1, r4
 800daea:	f000 fd15 	bl	800e518 <__mcmp>
 800daee:	2800      	cmp	r0, #0
 800daf0:	da5a      	bge.n	800dba8 <_dtoa_r+0x830>
 800daf2:	f108 33ff 	add.w	r3, r8, #4294967295
 800daf6:	9305      	str	r3, [sp, #20]
 800daf8:	9901      	ldr	r1, [sp, #4]
 800dafa:	2300      	movs	r3, #0
 800dafc:	220a      	movs	r2, #10
 800dafe:	4648      	mov	r0, r9
 800db00:	f000 fafa 	bl	800e0f8 <__multadd>
 800db04:	9b08      	ldr	r3, [sp, #32]
 800db06:	9001      	str	r0, [sp, #4]
 800db08:	2b00      	cmp	r3, #0
 800db0a:	f000 8177 	beq.w	800ddfc <_dtoa_r+0xa84>
 800db0e:	4629      	mov	r1, r5
 800db10:	2300      	movs	r3, #0
 800db12:	220a      	movs	r2, #10
 800db14:	4648      	mov	r0, r9
 800db16:	f000 faef 	bl	800e0f8 <__multadd>
 800db1a:	f1bb 0f00 	cmp.w	fp, #0
 800db1e:	4605      	mov	r5, r0
 800db20:	dc6e      	bgt.n	800dc00 <_dtoa_r+0x888>
 800db22:	9b07      	ldr	r3, [sp, #28]
 800db24:	2b02      	cmp	r3, #2
 800db26:	dc48      	bgt.n	800dbba <_dtoa_r+0x842>
 800db28:	e06a      	b.n	800dc00 <_dtoa_r+0x888>
 800db2a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800db2c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800db30:	e739      	b.n	800d9a6 <_dtoa_r+0x62e>
 800db32:	f10a 34ff 	add.w	r4, sl, #4294967295
 800db36:	42a3      	cmp	r3, r4
 800db38:	db07      	blt.n	800db4a <_dtoa_r+0x7d2>
 800db3a:	f1ba 0f00 	cmp.w	sl, #0
 800db3e:	eba3 0404 	sub.w	r4, r3, r4
 800db42:	db0b      	blt.n	800db5c <_dtoa_r+0x7e4>
 800db44:	9e04      	ldr	r6, [sp, #16]
 800db46:	4652      	mov	r2, sl
 800db48:	e72f      	b.n	800d9aa <_dtoa_r+0x632>
 800db4a:	1ae2      	subs	r2, r4, r3
 800db4c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800db4e:	9e04      	ldr	r6, [sp, #16]
 800db50:	4413      	add	r3, r2
 800db52:	930a      	str	r3, [sp, #40]	@ 0x28
 800db54:	4652      	mov	r2, sl
 800db56:	4623      	mov	r3, r4
 800db58:	2400      	movs	r4, #0
 800db5a:	e726      	b.n	800d9aa <_dtoa_r+0x632>
 800db5c:	9a04      	ldr	r2, [sp, #16]
 800db5e:	eba2 060a 	sub.w	r6, r2, sl
 800db62:	2200      	movs	r2, #0
 800db64:	e721      	b.n	800d9aa <_dtoa_r+0x632>
 800db66:	9e04      	ldr	r6, [sp, #16]
 800db68:	9d08      	ldr	r5, [sp, #32]
 800db6a:	461c      	mov	r4, r3
 800db6c:	e72a      	b.n	800d9c4 <_dtoa_r+0x64c>
 800db6e:	9a01      	ldr	r2, [sp, #4]
 800db70:	9205      	str	r2, [sp, #20]
 800db72:	e752      	b.n	800da1a <_dtoa_r+0x6a2>
 800db74:	9901      	ldr	r1, [sp, #4]
 800db76:	461a      	mov	r2, r3
 800db78:	e751      	b.n	800da1e <_dtoa_r+0x6a6>
 800db7a:	9b05      	ldr	r3, [sp, #20]
 800db7c:	9301      	str	r3, [sp, #4]
 800db7e:	e752      	b.n	800da26 <_dtoa_r+0x6ae>
 800db80:	2300      	movs	r3, #0
 800db82:	e77b      	b.n	800da7c <_dtoa_r+0x704>
 800db84:	9b02      	ldr	r3, [sp, #8]
 800db86:	e779      	b.n	800da7c <_dtoa_r+0x704>
 800db88:	920b      	str	r2, [sp, #44]	@ 0x2c
 800db8a:	e778      	b.n	800da7e <_dtoa_r+0x706>
 800db8c:	2300      	movs	r3, #0
 800db8e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800db90:	e779      	b.n	800da86 <_dtoa_r+0x70e>
 800db92:	d093      	beq.n	800dabc <_dtoa_r+0x744>
 800db94:	9b04      	ldr	r3, [sp, #16]
 800db96:	321c      	adds	r2, #28
 800db98:	4413      	add	r3, r2
 800db9a:	9304      	str	r3, [sp, #16]
 800db9c:	9b06      	ldr	r3, [sp, #24]
 800db9e:	4416      	add	r6, r2
 800dba0:	4413      	add	r3, r2
 800dba2:	e78a      	b.n	800daba <_dtoa_r+0x742>
 800dba4:	4602      	mov	r2, r0
 800dba6:	e7f5      	b.n	800db94 <_dtoa_r+0x81c>
 800dba8:	f1ba 0f00 	cmp.w	sl, #0
 800dbac:	f8cd 8014 	str.w	r8, [sp, #20]
 800dbb0:	46d3      	mov	fp, sl
 800dbb2:	dc21      	bgt.n	800dbf8 <_dtoa_r+0x880>
 800dbb4:	9b07      	ldr	r3, [sp, #28]
 800dbb6:	2b02      	cmp	r3, #2
 800dbb8:	dd1e      	ble.n	800dbf8 <_dtoa_r+0x880>
 800dbba:	f1bb 0f00 	cmp.w	fp, #0
 800dbbe:	f47f addc 	bne.w	800d77a <_dtoa_r+0x402>
 800dbc2:	4621      	mov	r1, r4
 800dbc4:	465b      	mov	r3, fp
 800dbc6:	2205      	movs	r2, #5
 800dbc8:	4648      	mov	r0, r9
 800dbca:	f000 fa95 	bl	800e0f8 <__multadd>
 800dbce:	4601      	mov	r1, r0
 800dbd0:	4604      	mov	r4, r0
 800dbd2:	9801      	ldr	r0, [sp, #4]
 800dbd4:	f000 fca0 	bl	800e518 <__mcmp>
 800dbd8:	2800      	cmp	r0, #0
 800dbda:	f77f adce 	ble.w	800d77a <_dtoa_r+0x402>
 800dbde:	463e      	mov	r6, r7
 800dbe0:	2331      	movs	r3, #49	@ 0x31
 800dbe2:	f806 3b01 	strb.w	r3, [r6], #1
 800dbe6:	9b05      	ldr	r3, [sp, #20]
 800dbe8:	3301      	adds	r3, #1
 800dbea:	9305      	str	r3, [sp, #20]
 800dbec:	e5c9      	b.n	800d782 <_dtoa_r+0x40a>
 800dbee:	f8cd 8014 	str.w	r8, [sp, #20]
 800dbf2:	4654      	mov	r4, sl
 800dbf4:	4625      	mov	r5, r4
 800dbf6:	e7f2      	b.n	800dbde <_dtoa_r+0x866>
 800dbf8:	9b08      	ldr	r3, [sp, #32]
 800dbfa:	2b00      	cmp	r3, #0
 800dbfc:	f000 8102 	beq.w	800de04 <_dtoa_r+0xa8c>
 800dc00:	2e00      	cmp	r6, #0
 800dc02:	dd05      	ble.n	800dc10 <_dtoa_r+0x898>
 800dc04:	4629      	mov	r1, r5
 800dc06:	4632      	mov	r2, r6
 800dc08:	4648      	mov	r0, r9
 800dc0a:	f000 fc19 	bl	800e440 <__lshift>
 800dc0e:	4605      	mov	r5, r0
 800dc10:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dc12:	2b00      	cmp	r3, #0
 800dc14:	d058      	beq.n	800dcc8 <_dtoa_r+0x950>
 800dc16:	6869      	ldr	r1, [r5, #4]
 800dc18:	4648      	mov	r0, r9
 800dc1a:	f000 fa0b 	bl	800e034 <_Balloc>
 800dc1e:	4606      	mov	r6, r0
 800dc20:	b928      	cbnz	r0, 800dc2e <_dtoa_r+0x8b6>
 800dc22:	4b82      	ldr	r3, [pc, #520]	@ (800de2c <_dtoa_r+0xab4>)
 800dc24:	4602      	mov	r2, r0
 800dc26:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800dc2a:	f7ff bbbe 	b.w	800d3aa <_dtoa_r+0x32>
 800dc2e:	692a      	ldr	r2, [r5, #16]
 800dc30:	3202      	adds	r2, #2
 800dc32:	0092      	lsls	r2, r2, #2
 800dc34:	f105 010c 	add.w	r1, r5, #12
 800dc38:	300c      	adds	r0, #12
 800dc3a:	f7ff fb06 	bl	800d24a <memcpy>
 800dc3e:	2201      	movs	r2, #1
 800dc40:	4631      	mov	r1, r6
 800dc42:	4648      	mov	r0, r9
 800dc44:	f000 fbfc 	bl	800e440 <__lshift>
 800dc48:	1c7b      	adds	r3, r7, #1
 800dc4a:	9304      	str	r3, [sp, #16]
 800dc4c:	eb07 030b 	add.w	r3, r7, fp
 800dc50:	9309      	str	r3, [sp, #36]	@ 0x24
 800dc52:	9b02      	ldr	r3, [sp, #8]
 800dc54:	f003 0301 	and.w	r3, r3, #1
 800dc58:	46a8      	mov	r8, r5
 800dc5a:	9308      	str	r3, [sp, #32]
 800dc5c:	4605      	mov	r5, r0
 800dc5e:	9b04      	ldr	r3, [sp, #16]
 800dc60:	9801      	ldr	r0, [sp, #4]
 800dc62:	4621      	mov	r1, r4
 800dc64:	f103 3bff 	add.w	fp, r3, #4294967295
 800dc68:	f7ff fafd 	bl	800d266 <quorem>
 800dc6c:	4641      	mov	r1, r8
 800dc6e:	9002      	str	r0, [sp, #8]
 800dc70:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800dc74:	9801      	ldr	r0, [sp, #4]
 800dc76:	f000 fc4f 	bl	800e518 <__mcmp>
 800dc7a:	462a      	mov	r2, r5
 800dc7c:	9006      	str	r0, [sp, #24]
 800dc7e:	4621      	mov	r1, r4
 800dc80:	4648      	mov	r0, r9
 800dc82:	f000 fc65 	bl	800e550 <__mdiff>
 800dc86:	68c2      	ldr	r2, [r0, #12]
 800dc88:	4606      	mov	r6, r0
 800dc8a:	b9fa      	cbnz	r2, 800dccc <_dtoa_r+0x954>
 800dc8c:	4601      	mov	r1, r0
 800dc8e:	9801      	ldr	r0, [sp, #4]
 800dc90:	f000 fc42 	bl	800e518 <__mcmp>
 800dc94:	4602      	mov	r2, r0
 800dc96:	4631      	mov	r1, r6
 800dc98:	4648      	mov	r0, r9
 800dc9a:	920a      	str	r2, [sp, #40]	@ 0x28
 800dc9c:	f000 fa0a 	bl	800e0b4 <_Bfree>
 800dca0:	9b07      	ldr	r3, [sp, #28]
 800dca2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800dca4:	9e04      	ldr	r6, [sp, #16]
 800dca6:	ea42 0103 	orr.w	r1, r2, r3
 800dcaa:	9b08      	ldr	r3, [sp, #32]
 800dcac:	4319      	orrs	r1, r3
 800dcae:	d10f      	bne.n	800dcd0 <_dtoa_r+0x958>
 800dcb0:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800dcb4:	d028      	beq.n	800dd08 <_dtoa_r+0x990>
 800dcb6:	9b06      	ldr	r3, [sp, #24]
 800dcb8:	2b00      	cmp	r3, #0
 800dcba:	dd02      	ble.n	800dcc2 <_dtoa_r+0x94a>
 800dcbc:	9b02      	ldr	r3, [sp, #8]
 800dcbe:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800dcc2:	f88b a000 	strb.w	sl, [fp]
 800dcc6:	e55e      	b.n	800d786 <_dtoa_r+0x40e>
 800dcc8:	4628      	mov	r0, r5
 800dcca:	e7bd      	b.n	800dc48 <_dtoa_r+0x8d0>
 800dccc:	2201      	movs	r2, #1
 800dcce:	e7e2      	b.n	800dc96 <_dtoa_r+0x91e>
 800dcd0:	9b06      	ldr	r3, [sp, #24]
 800dcd2:	2b00      	cmp	r3, #0
 800dcd4:	db04      	blt.n	800dce0 <_dtoa_r+0x968>
 800dcd6:	9907      	ldr	r1, [sp, #28]
 800dcd8:	430b      	orrs	r3, r1
 800dcda:	9908      	ldr	r1, [sp, #32]
 800dcdc:	430b      	orrs	r3, r1
 800dcde:	d120      	bne.n	800dd22 <_dtoa_r+0x9aa>
 800dce0:	2a00      	cmp	r2, #0
 800dce2:	ddee      	ble.n	800dcc2 <_dtoa_r+0x94a>
 800dce4:	9901      	ldr	r1, [sp, #4]
 800dce6:	2201      	movs	r2, #1
 800dce8:	4648      	mov	r0, r9
 800dcea:	f000 fba9 	bl	800e440 <__lshift>
 800dcee:	4621      	mov	r1, r4
 800dcf0:	9001      	str	r0, [sp, #4]
 800dcf2:	f000 fc11 	bl	800e518 <__mcmp>
 800dcf6:	2800      	cmp	r0, #0
 800dcf8:	dc03      	bgt.n	800dd02 <_dtoa_r+0x98a>
 800dcfa:	d1e2      	bne.n	800dcc2 <_dtoa_r+0x94a>
 800dcfc:	f01a 0f01 	tst.w	sl, #1
 800dd00:	d0df      	beq.n	800dcc2 <_dtoa_r+0x94a>
 800dd02:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800dd06:	d1d9      	bne.n	800dcbc <_dtoa_r+0x944>
 800dd08:	2339      	movs	r3, #57	@ 0x39
 800dd0a:	f88b 3000 	strb.w	r3, [fp]
 800dd0e:	4633      	mov	r3, r6
 800dd10:	461e      	mov	r6, r3
 800dd12:	3b01      	subs	r3, #1
 800dd14:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800dd18:	2a39      	cmp	r2, #57	@ 0x39
 800dd1a:	d052      	beq.n	800ddc2 <_dtoa_r+0xa4a>
 800dd1c:	3201      	adds	r2, #1
 800dd1e:	701a      	strb	r2, [r3, #0]
 800dd20:	e531      	b.n	800d786 <_dtoa_r+0x40e>
 800dd22:	2a00      	cmp	r2, #0
 800dd24:	dd07      	ble.n	800dd36 <_dtoa_r+0x9be>
 800dd26:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800dd2a:	d0ed      	beq.n	800dd08 <_dtoa_r+0x990>
 800dd2c:	f10a 0301 	add.w	r3, sl, #1
 800dd30:	f88b 3000 	strb.w	r3, [fp]
 800dd34:	e527      	b.n	800d786 <_dtoa_r+0x40e>
 800dd36:	9b04      	ldr	r3, [sp, #16]
 800dd38:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dd3a:	f803 ac01 	strb.w	sl, [r3, #-1]
 800dd3e:	4293      	cmp	r3, r2
 800dd40:	d029      	beq.n	800dd96 <_dtoa_r+0xa1e>
 800dd42:	9901      	ldr	r1, [sp, #4]
 800dd44:	2300      	movs	r3, #0
 800dd46:	220a      	movs	r2, #10
 800dd48:	4648      	mov	r0, r9
 800dd4a:	f000 f9d5 	bl	800e0f8 <__multadd>
 800dd4e:	45a8      	cmp	r8, r5
 800dd50:	9001      	str	r0, [sp, #4]
 800dd52:	f04f 0300 	mov.w	r3, #0
 800dd56:	f04f 020a 	mov.w	r2, #10
 800dd5a:	4641      	mov	r1, r8
 800dd5c:	4648      	mov	r0, r9
 800dd5e:	d107      	bne.n	800dd70 <_dtoa_r+0x9f8>
 800dd60:	f000 f9ca 	bl	800e0f8 <__multadd>
 800dd64:	4680      	mov	r8, r0
 800dd66:	4605      	mov	r5, r0
 800dd68:	9b04      	ldr	r3, [sp, #16]
 800dd6a:	3301      	adds	r3, #1
 800dd6c:	9304      	str	r3, [sp, #16]
 800dd6e:	e776      	b.n	800dc5e <_dtoa_r+0x8e6>
 800dd70:	f000 f9c2 	bl	800e0f8 <__multadd>
 800dd74:	4629      	mov	r1, r5
 800dd76:	4680      	mov	r8, r0
 800dd78:	2300      	movs	r3, #0
 800dd7a:	220a      	movs	r2, #10
 800dd7c:	4648      	mov	r0, r9
 800dd7e:	f000 f9bb 	bl	800e0f8 <__multadd>
 800dd82:	4605      	mov	r5, r0
 800dd84:	e7f0      	b.n	800dd68 <_dtoa_r+0x9f0>
 800dd86:	f1bb 0f00 	cmp.w	fp, #0
 800dd8a:	bfcc      	ite	gt
 800dd8c:	465e      	movgt	r6, fp
 800dd8e:	2601      	movle	r6, #1
 800dd90:	443e      	add	r6, r7
 800dd92:	f04f 0800 	mov.w	r8, #0
 800dd96:	9901      	ldr	r1, [sp, #4]
 800dd98:	2201      	movs	r2, #1
 800dd9a:	4648      	mov	r0, r9
 800dd9c:	f000 fb50 	bl	800e440 <__lshift>
 800dda0:	4621      	mov	r1, r4
 800dda2:	9001      	str	r0, [sp, #4]
 800dda4:	f000 fbb8 	bl	800e518 <__mcmp>
 800dda8:	2800      	cmp	r0, #0
 800ddaa:	dcb0      	bgt.n	800dd0e <_dtoa_r+0x996>
 800ddac:	d102      	bne.n	800ddb4 <_dtoa_r+0xa3c>
 800ddae:	f01a 0f01 	tst.w	sl, #1
 800ddb2:	d1ac      	bne.n	800dd0e <_dtoa_r+0x996>
 800ddb4:	4633      	mov	r3, r6
 800ddb6:	461e      	mov	r6, r3
 800ddb8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ddbc:	2a30      	cmp	r2, #48	@ 0x30
 800ddbe:	d0fa      	beq.n	800ddb6 <_dtoa_r+0xa3e>
 800ddc0:	e4e1      	b.n	800d786 <_dtoa_r+0x40e>
 800ddc2:	429f      	cmp	r7, r3
 800ddc4:	d1a4      	bne.n	800dd10 <_dtoa_r+0x998>
 800ddc6:	9b05      	ldr	r3, [sp, #20]
 800ddc8:	3301      	adds	r3, #1
 800ddca:	9305      	str	r3, [sp, #20]
 800ddcc:	2331      	movs	r3, #49	@ 0x31
 800ddce:	703b      	strb	r3, [r7, #0]
 800ddd0:	e4d9      	b.n	800d786 <_dtoa_r+0x40e>
 800ddd2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800ddd4:	4f16      	ldr	r7, [pc, #88]	@ (800de30 <_dtoa_r+0xab8>)
 800ddd6:	b11b      	cbz	r3, 800dde0 <_dtoa_r+0xa68>
 800ddd8:	f107 0308 	add.w	r3, r7, #8
 800dddc:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800ddde:	6013      	str	r3, [r2, #0]
 800dde0:	4638      	mov	r0, r7
 800dde2:	b011      	add	sp, #68	@ 0x44
 800dde4:	ecbd 8b02 	vpop	{d8}
 800dde8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ddec:	9b07      	ldr	r3, [sp, #28]
 800ddee:	2b01      	cmp	r3, #1
 800ddf0:	f77f ae2c 	ble.w	800da4c <_dtoa_r+0x6d4>
 800ddf4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ddf6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ddf8:	2001      	movs	r0, #1
 800ddfa:	e64c      	b.n	800da96 <_dtoa_r+0x71e>
 800ddfc:	f1bb 0f00 	cmp.w	fp, #0
 800de00:	f77f aed8 	ble.w	800dbb4 <_dtoa_r+0x83c>
 800de04:	463e      	mov	r6, r7
 800de06:	9801      	ldr	r0, [sp, #4]
 800de08:	4621      	mov	r1, r4
 800de0a:	f7ff fa2c 	bl	800d266 <quorem>
 800de0e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800de12:	f806 ab01 	strb.w	sl, [r6], #1
 800de16:	1bf2      	subs	r2, r6, r7
 800de18:	4593      	cmp	fp, r2
 800de1a:	ddb4      	ble.n	800dd86 <_dtoa_r+0xa0e>
 800de1c:	9901      	ldr	r1, [sp, #4]
 800de1e:	2300      	movs	r3, #0
 800de20:	220a      	movs	r2, #10
 800de22:	4648      	mov	r0, r9
 800de24:	f000 f968 	bl	800e0f8 <__multadd>
 800de28:	9001      	str	r0, [sp, #4]
 800de2a:	e7ec      	b.n	800de06 <_dtoa_r+0xa8e>
 800de2c:	0800f3fc 	.word	0x0800f3fc
 800de30:	0800f380 	.word	0x0800f380

0800de34 <_free_r>:
 800de34:	b538      	push	{r3, r4, r5, lr}
 800de36:	4605      	mov	r5, r0
 800de38:	2900      	cmp	r1, #0
 800de3a:	d041      	beq.n	800dec0 <_free_r+0x8c>
 800de3c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800de40:	1f0c      	subs	r4, r1, #4
 800de42:	2b00      	cmp	r3, #0
 800de44:	bfb8      	it	lt
 800de46:	18e4      	addlt	r4, r4, r3
 800de48:	f000 f8e8 	bl	800e01c <__malloc_lock>
 800de4c:	4a1d      	ldr	r2, [pc, #116]	@ (800dec4 <_free_r+0x90>)
 800de4e:	6813      	ldr	r3, [r2, #0]
 800de50:	b933      	cbnz	r3, 800de60 <_free_r+0x2c>
 800de52:	6063      	str	r3, [r4, #4]
 800de54:	6014      	str	r4, [r2, #0]
 800de56:	4628      	mov	r0, r5
 800de58:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800de5c:	f000 b8e4 	b.w	800e028 <__malloc_unlock>
 800de60:	42a3      	cmp	r3, r4
 800de62:	d908      	bls.n	800de76 <_free_r+0x42>
 800de64:	6820      	ldr	r0, [r4, #0]
 800de66:	1821      	adds	r1, r4, r0
 800de68:	428b      	cmp	r3, r1
 800de6a:	bf01      	itttt	eq
 800de6c:	6819      	ldreq	r1, [r3, #0]
 800de6e:	685b      	ldreq	r3, [r3, #4]
 800de70:	1809      	addeq	r1, r1, r0
 800de72:	6021      	streq	r1, [r4, #0]
 800de74:	e7ed      	b.n	800de52 <_free_r+0x1e>
 800de76:	461a      	mov	r2, r3
 800de78:	685b      	ldr	r3, [r3, #4]
 800de7a:	b10b      	cbz	r3, 800de80 <_free_r+0x4c>
 800de7c:	42a3      	cmp	r3, r4
 800de7e:	d9fa      	bls.n	800de76 <_free_r+0x42>
 800de80:	6811      	ldr	r1, [r2, #0]
 800de82:	1850      	adds	r0, r2, r1
 800de84:	42a0      	cmp	r0, r4
 800de86:	d10b      	bne.n	800dea0 <_free_r+0x6c>
 800de88:	6820      	ldr	r0, [r4, #0]
 800de8a:	4401      	add	r1, r0
 800de8c:	1850      	adds	r0, r2, r1
 800de8e:	4283      	cmp	r3, r0
 800de90:	6011      	str	r1, [r2, #0]
 800de92:	d1e0      	bne.n	800de56 <_free_r+0x22>
 800de94:	6818      	ldr	r0, [r3, #0]
 800de96:	685b      	ldr	r3, [r3, #4]
 800de98:	6053      	str	r3, [r2, #4]
 800de9a:	4408      	add	r0, r1
 800de9c:	6010      	str	r0, [r2, #0]
 800de9e:	e7da      	b.n	800de56 <_free_r+0x22>
 800dea0:	d902      	bls.n	800dea8 <_free_r+0x74>
 800dea2:	230c      	movs	r3, #12
 800dea4:	602b      	str	r3, [r5, #0]
 800dea6:	e7d6      	b.n	800de56 <_free_r+0x22>
 800dea8:	6820      	ldr	r0, [r4, #0]
 800deaa:	1821      	adds	r1, r4, r0
 800deac:	428b      	cmp	r3, r1
 800deae:	bf04      	itt	eq
 800deb0:	6819      	ldreq	r1, [r3, #0]
 800deb2:	685b      	ldreq	r3, [r3, #4]
 800deb4:	6063      	str	r3, [r4, #4]
 800deb6:	bf04      	itt	eq
 800deb8:	1809      	addeq	r1, r1, r0
 800deba:	6021      	streq	r1, [r4, #0]
 800debc:	6054      	str	r4, [r2, #4]
 800debe:	e7ca      	b.n	800de56 <_free_r+0x22>
 800dec0:	bd38      	pop	{r3, r4, r5, pc}
 800dec2:	bf00      	nop
 800dec4:	24000930 	.word	0x24000930

0800dec8 <malloc>:
 800dec8:	4b02      	ldr	r3, [pc, #8]	@ (800ded4 <malloc+0xc>)
 800deca:	4601      	mov	r1, r0
 800decc:	6818      	ldr	r0, [r3, #0]
 800dece:	f000 b825 	b.w	800df1c <_malloc_r>
 800ded2:	bf00      	nop
 800ded4:	2400001c 	.word	0x2400001c

0800ded8 <sbrk_aligned>:
 800ded8:	b570      	push	{r4, r5, r6, lr}
 800deda:	4e0f      	ldr	r6, [pc, #60]	@ (800df18 <sbrk_aligned+0x40>)
 800dedc:	460c      	mov	r4, r1
 800dede:	6831      	ldr	r1, [r6, #0]
 800dee0:	4605      	mov	r5, r0
 800dee2:	b911      	cbnz	r1, 800deea <sbrk_aligned+0x12>
 800dee4:	f000 fe3e 	bl	800eb64 <_sbrk_r>
 800dee8:	6030      	str	r0, [r6, #0]
 800deea:	4621      	mov	r1, r4
 800deec:	4628      	mov	r0, r5
 800deee:	f000 fe39 	bl	800eb64 <_sbrk_r>
 800def2:	1c43      	adds	r3, r0, #1
 800def4:	d103      	bne.n	800defe <sbrk_aligned+0x26>
 800def6:	f04f 34ff 	mov.w	r4, #4294967295
 800defa:	4620      	mov	r0, r4
 800defc:	bd70      	pop	{r4, r5, r6, pc}
 800defe:	1cc4      	adds	r4, r0, #3
 800df00:	f024 0403 	bic.w	r4, r4, #3
 800df04:	42a0      	cmp	r0, r4
 800df06:	d0f8      	beq.n	800defa <sbrk_aligned+0x22>
 800df08:	1a21      	subs	r1, r4, r0
 800df0a:	4628      	mov	r0, r5
 800df0c:	f000 fe2a 	bl	800eb64 <_sbrk_r>
 800df10:	3001      	adds	r0, #1
 800df12:	d1f2      	bne.n	800defa <sbrk_aligned+0x22>
 800df14:	e7ef      	b.n	800def6 <sbrk_aligned+0x1e>
 800df16:	bf00      	nop
 800df18:	2400092c 	.word	0x2400092c

0800df1c <_malloc_r>:
 800df1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800df20:	1ccd      	adds	r5, r1, #3
 800df22:	f025 0503 	bic.w	r5, r5, #3
 800df26:	3508      	adds	r5, #8
 800df28:	2d0c      	cmp	r5, #12
 800df2a:	bf38      	it	cc
 800df2c:	250c      	movcc	r5, #12
 800df2e:	2d00      	cmp	r5, #0
 800df30:	4606      	mov	r6, r0
 800df32:	db01      	blt.n	800df38 <_malloc_r+0x1c>
 800df34:	42a9      	cmp	r1, r5
 800df36:	d904      	bls.n	800df42 <_malloc_r+0x26>
 800df38:	230c      	movs	r3, #12
 800df3a:	6033      	str	r3, [r6, #0]
 800df3c:	2000      	movs	r0, #0
 800df3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800df42:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e018 <_malloc_r+0xfc>
 800df46:	f000 f869 	bl	800e01c <__malloc_lock>
 800df4a:	f8d8 3000 	ldr.w	r3, [r8]
 800df4e:	461c      	mov	r4, r3
 800df50:	bb44      	cbnz	r4, 800dfa4 <_malloc_r+0x88>
 800df52:	4629      	mov	r1, r5
 800df54:	4630      	mov	r0, r6
 800df56:	f7ff ffbf 	bl	800ded8 <sbrk_aligned>
 800df5a:	1c43      	adds	r3, r0, #1
 800df5c:	4604      	mov	r4, r0
 800df5e:	d158      	bne.n	800e012 <_malloc_r+0xf6>
 800df60:	f8d8 4000 	ldr.w	r4, [r8]
 800df64:	4627      	mov	r7, r4
 800df66:	2f00      	cmp	r7, #0
 800df68:	d143      	bne.n	800dff2 <_malloc_r+0xd6>
 800df6a:	2c00      	cmp	r4, #0
 800df6c:	d04b      	beq.n	800e006 <_malloc_r+0xea>
 800df6e:	6823      	ldr	r3, [r4, #0]
 800df70:	4639      	mov	r1, r7
 800df72:	4630      	mov	r0, r6
 800df74:	eb04 0903 	add.w	r9, r4, r3
 800df78:	f000 fdf4 	bl	800eb64 <_sbrk_r>
 800df7c:	4581      	cmp	r9, r0
 800df7e:	d142      	bne.n	800e006 <_malloc_r+0xea>
 800df80:	6821      	ldr	r1, [r4, #0]
 800df82:	1a6d      	subs	r5, r5, r1
 800df84:	4629      	mov	r1, r5
 800df86:	4630      	mov	r0, r6
 800df88:	f7ff ffa6 	bl	800ded8 <sbrk_aligned>
 800df8c:	3001      	adds	r0, #1
 800df8e:	d03a      	beq.n	800e006 <_malloc_r+0xea>
 800df90:	6823      	ldr	r3, [r4, #0]
 800df92:	442b      	add	r3, r5
 800df94:	6023      	str	r3, [r4, #0]
 800df96:	f8d8 3000 	ldr.w	r3, [r8]
 800df9a:	685a      	ldr	r2, [r3, #4]
 800df9c:	bb62      	cbnz	r2, 800dff8 <_malloc_r+0xdc>
 800df9e:	f8c8 7000 	str.w	r7, [r8]
 800dfa2:	e00f      	b.n	800dfc4 <_malloc_r+0xa8>
 800dfa4:	6822      	ldr	r2, [r4, #0]
 800dfa6:	1b52      	subs	r2, r2, r5
 800dfa8:	d420      	bmi.n	800dfec <_malloc_r+0xd0>
 800dfaa:	2a0b      	cmp	r2, #11
 800dfac:	d917      	bls.n	800dfde <_malloc_r+0xc2>
 800dfae:	1961      	adds	r1, r4, r5
 800dfb0:	42a3      	cmp	r3, r4
 800dfb2:	6025      	str	r5, [r4, #0]
 800dfb4:	bf18      	it	ne
 800dfb6:	6059      	strne	r1, [r3, #4]
 800dfb8:	6863      	ldr	r3, [r4, #4]
 800dfba:	bf08      	it	eq
 800dfbc:	f8c8 1000 	streq.w	r1, [r8]
 800dfc0:	5162      	str	r2, [r4, r5]
 800dfc2:	604b      	str	r3, [r1, #4]
 800dfc4:	4630      	mov	r0, r6
 800dfc6:	f000 f82f 	bl	800e028 <__malloc_unlock>
 800dfca:	f104 000b 	add.w	r0, r4, #11
 800dfce:	1d23      	adds	r3, r4, #4
 800dfd0:	f020 0007 	bic.w	r0, r0, #7
 800dfd4:	1ac2      	subs	r2, r0, r3
 800dfd6:	bf1c      	itt	ne
 800dfd8:	1a1b      	subne	r3, r3, r0
 800dfda:	50a3      	strne	r3, [r4, r2]
 800dfdc:	e7af      	b.n	800df3e <_malloc_r+0x22>
 800dfde:	6862      	ldr	r2, [r4, #4]
 800dfe0:	42a3      	cmp	r3, r4
 800dfe2:	bf0c      	ite	eq
 800dfe4:	f8c8 2000 	streq.w	r2, [r8]
 800dfe8:	605a      	strne	r2, [r3, #4]
 800dfea:	e7eb      	b.n	800dfc4 <_malloc_r+0xa8>
 800dfec:	4623      	mov	r3, r4
 800dfee:	6864      	ldr	r4, [r4, #4]
 800dff0:	e7ae      	b.n	800df50 <_malloc_r+0x34>
 800dff2:	463c      	mov	r4, r7
 800dff4:	687f      	ldr	r7, [r7, #4]
 800dff6:	e7b6      	b.n	800df66 <_malloc_r+0x4a>
 800dff8:	461a      	mov	r2, r3
 800dffa:	685b      	ldr	r3, [r3, #4]
 800dffc:	42a3      	cmp	r3, r4
 800dffe:	d1fb      	bne.n	800dff8 <_malloc_r+0xdc>
 800e000:	2300      	movs	r3, #0
 800e002:	6053      	str	r3, [r2, #4]
 800e004:	e7de      	b.n	800dfc4 <_malloc_r+0xa8>
 800e006:	230c      	movs	r3, #12
 800e008:	6033      	str	r3, [r6, #0]
 800e00a:	4630      	mov	r0, r6
 800e00c:	f000 f80c 	bl	800e028 <__malloc_unlock>
 800e010:	e794      	b.n	800df3c <_malloc_r+0x20>
 800e012:	6005      	str	r5, [r0, #0]
 800e014:	e7d6      	b.n	800dfc4 <_malloc_r+0xa8>
 800e016:	bf00      	nop
 800e018:	24000930 	.word	0x24000930

0800e01c <__malloc_lock>:
 800e01c:	4801      	ldr	r0, [pc, #4]	@ (800e024 <__malloc_lock+0x8>)
 800e01e:	f7ff b912 	b.w	800d246 <__retarget_lock_acquire_recursive>
 800e022:	bf00      	nop
 800e024:	24000928 	.word	0x24000928

0800e028 <__malloc_unlock>:
 800e028:	4801      	ldr	r0, [pc, #4]	@ (800e030 <__malloc_unlock+0x8>)
 800e02a:	f7ff b90d 	b.w	800d248 <__retarget_lock_release_recursive>
 800e02e:	bf00      	nop
 800e030:	24000928 	.word	0x24000928

0800e034 <_Balloc>:
 800e034:	b570      	push	{r4, r5, r6, lr}
 800e036:	69c6      	ldr	r6, [r0, #28]
 800e038:	4604      	mov	r4, r0
 800e03a:	460d      	mov	r5, r1
 800e03c:	b976      	cbnz	r6, 800e05c <_Balloc+0x28>
 800e03e:	2010      	movs	r0, #16
 800e040:	f7ff ff42 	bl	800dec8 <malloc>
 800e044:	4602      	mov	r2, r0
 800e046:	61e0      	str	r0, [r4, #28]
 800e048:	b920      	cbnz	r0, 800e054 <_Balloc+0x20>
 800e04a:	4b18      	ldr	r3, [pc, #96]	@ (800e0ac <_Balloc+0x78>)
 800e04c:	4818      	ldr	r0, [pc, #96]	@ (800e0b0 <_Balloc+0x7c>)
 800e04e:	216b      	movs	r1, #107	@ 0x6b
 800e050:	f000 fd98 	bl	800eb84 <__assert_func>
 800e054:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e058:	6006      	str	r6, [r0, #0]
 800e05a:	60c6      	str	r6, [r0, #12]
 800e05c:	69e6      	ldr	r6, [r4, #28]
 800e05e:	68f3      	ldr	r3, [r6, #12]
 800e060:	b183      	cbz	r3, 800e084 <_Balloc+0x50>
 800e062:	69e3      	ldr	r3, [r4, #28]
 800e064:	68db      	ldr	r3, [r3, #12]
 800e066:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e06a:	b9b8      	cbnz	r0, 800e09c <_Balloc+0x68>
 800e06c:	2101      	movs	r1, #1
 800e06e:	fa01 f605 	lsl.w	r6, r1, r5
 800e072:	1d72      	adds	r2, r6, #5
 800e074:	0092      	lsls	r2, r2, #2
 800e076:	4620      	mov	r0, r4
 800e078:	f000 fda2 	bl	800ebc0 <_calloc_r>
 800e07c:	b160      	cbz	r0, 800e098 <_Balloc+0x64>
 800e07e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e082:	e00e      	b.n	800e0a2 <_Balloc+0x6e>
 800e084:	2221      	movs	r2, #33	@ 0x21
 800e086:	2104      	movs	r1, #4
 800e088:	4620      	mov	r0, r4
 800e08a:	f000 fd99 	bl	800ebc0 <_calloc_r>
 800e08e:	69e3      	ldr	r3, [r4, #28]
 800e090:	60f0      	str	r0, [r6, #12]
 800e092:	68db      	ldr	r3, [r3, #12]
 800e094:	2b00      	cmp	r3, #0
 800e096:	d1e4      	bne.n	800e062 <_Balloc+0x2e>
 800e098:	2000      	movs	r0, #0
 800e09a:	bd70      	pop	{r4, r5, r6, pc}
 800e09c:	6802      	ldr	r2, [r0, #0]
 800e09e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e0a2:	2300      	movs	r3, #0
 800e0a4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e0a8:	e7f7      	b.n	800e09a <_Balloc+0x66>
 800e0aa:	bf00      	nop
 800e0ac:	0800f38d 	.word	0x0800f38d
 800e0b0:	0800f40d 	.word	0x0800f40d

0800e0b4 <_Bfree>:
 800e0b4:	b570      	push	{r4, r5, r6, lr}
 800e0b6:	69c6      	ldr	r6, [r0, #28]
 800e0b8:	4605      	mov	r5, r0
 800e0ba:	460c      	mov	r4, r1
 800e0bc:	b976      	cbnz	r6, 800e0dc <_Bfree+0x28>
 800e0be:	2010      	movs	r0, #16
 800e0c0:	f7ff ff02 	bl	800dec8 <malloc>
 800e0c4:	4602      	mov	r2, r0
 800e0c6:	61e8      	str	r0, [r5, #28]
 800e0c8:	b920      	cbnz	r0, 800e0d4 <_Bfree+0x20>
 800e0ca:	4b09      	ldr	r3, [pc, #36]	@ (800e0f0 <_Bfree+0x3c>)
 800e0cc:	4809      	ldr	r0, [pc, #36]	@ (800e0f4 <_Bfree+0x40>)
 800e0ce:	218f      	movs	r1, #143	@ 0x8f
 800e0d0:	f000 fd58 	bl	800eb84 <__assert_func>
 800e0d4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e0d8:	6006      	str	r6, [r0, #0]
 800e0da:	60c6      	str	r6, [r0, #12]
 800e0dc:	b13c      	cbz	r4, 800e0ee <_Bfree+0x3a>
 800e0de:	69eb      	ldr	r3, [r5, #28]
 800e0e0:	6862      	ldr	r2, [r4, #4]
 800e0e2:	68db      	ldr	r3, [r3, #12]
 800e0e4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e0e8:	6021      	str	r1, [r4, #0]
 800e0ea:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e0ee:	bd70      	pop	{r4, r5, r6, pc}
 800e0f0:	0800f38d 	.word	0x0800f38d
 800e0f4:	0800f40d 	.word	0x0800f40d

0800e0f8 <__multadd>:
 800e0f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e0fc:	690d      	ldr	r5, [r1, #16]
 800e0fe:	4607      	mov	r7, r0
 800e100:	460c      	mov	r4, r1
 800e102:	461e      	mov	r6, r3
 800e104:	f101 0c14 	add.w	ip, r1, #20
 800e108:	2000      	movs	r0, #0
 800e10a:	f8dc 3000 	ldr.w	r3, [ip]
 800e10e:	b299      	uxth	r1, r3
 800e110:	fb02 6101 	mla	r1, r2, r1, r6
 800e114:	0c1e      	lsrs	r6, r3, #16
 800e116:	0c0b      	lsrs	r3, r1, #16
 800e118:	fb02 3306 	mla	r3, r2, r6, r3
 800e11c:	b289      	uxth	r1, r1
 800e11e:	3001      	adds	r0, #1
 800e120:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e124:	4285      	cmp	r5, r0
 800e126:	f84c 1b04 	str.w	r1, [ip], #4
 800e12a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e12e:	dcec      	bgt.n	800e10a <__multadd+0x12>
 800e130:	b30e      	cbz	r6, 800e176 <__multadd+0x7e>
 800e132:	68a3      	ldr	r3, [r4, #8]
 800e134:	42ab      	cmp	r3, r5
 800e136:	dc19      	bgt.n	800e16c <__multadd+0x74>
 800e138:	6861      	ldr	r1, [r4, #4]
 800e13a:	4638      	mov	r0, r7
 800e13c:	3101      	adds	r1, #1
 800e13e:	f7ff ff79 	bl	800e034 <_Balloc>
 800e142:	4680      	mov	r8, r0
 800e144:	b928      	cbnz	r0, 800e152 <__multadd+0x5a>
 800e146:	4602      	mov	r2, r0
 800e148:	4b0c      	ldr	r3, [pc, #48]	@ (800e17c <__multadd+0x84>)
 800e14a:	480d      	ldr	r0, [pc, #52]	@ (800e180 <__multadd+0x88>)
 800e14c:	21ba      	movs	r1, #186	@ 0xba
 800e14e:	f000 fd19 	bl	800eb84 <__assert_func>
 800e152:	6922      	ldr	r2, [r4, #16]
 800e154:	3202      	adds	r2, #2
 800e156:	f104 010c 	add.w	r1, r4, #12
 800e15a:	0092      	lsls	r2, r2, #2
 800e15c:	300c      	adds	r0, #12
 800e15e:	f7ff f874 	bl	800d24a <memcpy>
 800e162:	4621      	mov	r1, r4
 800e164:	4638      	mov	r0, r7
 800e166:	f7ff ffa5 	bl	800e0b4 <_Bfree>
 800e16a:	4644      	mov	r4, r8
 800e16c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e170:	3501      	adds	r5, #1
 800e172:	615e      	str	r6, [r3, #20]
 800e174:	6125      	str	r5, [r4, #16]
 800e176:	4620      	mov	r0, r4
 800e178:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e17c:	0800f3fc 	.word	0x0800f3fc
 800e180:	0800f40d 	.word	0x0800f40d

0800e184 <__hi0bits>:
 800e184:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800e188:	4603      	mov	r3, r0
 800e18a:	bf36      	itet	cc
 800e18c:	0403      	lslcc	r3, r0, #16
 800e18e:	2000      	movcs	r0, #0
 800e190:	2010      	movcc	r0, #16
 800e192:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e196:	bf3c      	itt	cc
 800e198:	021b      	lslcc	r3, r3, #8
 800e19a:	3008      	addcc	r0, #8
 800e19c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e1a0:	bf3c      	itt	cc
 800e1a2:	011b      	lslcc	r3, r3, #4
 800e1a4:	3004      	addcc	r0, #4
 800e1a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e1aa:	bf3c      	itt	cc
 800e1ac:	009b      	lslcc	r3, r3, #2
 800e1ae:	3002      	addcc	r0, #2
 800e1b0:	2b00      	cmp	r3, #0
 800e1b2:	db05      	blt.n	800e1c0 <__hi0bits+0x3c>
 800e1b4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800e1b8:	f100 0001 	add.w	r0, r0, #1
 800e1bc:	bf08      	it	eq
 800e1be:	2020      	moveq	r0, #32
 800e1c0:	4770      	bx	lr

0800e1c2 <__lo0bits>:
 800e1c2:	6803      	ldr	r3, [r0, #0]
 800e1c4:	4602      	mov	r2, r0
 800e1c6:	f013 0007 	ands.w	r0, r3, #7
 800e1ca:	d00b      	beq.n	800e1e4 <__lo0bits+0x22>
 800e1cc:	07d9      	lsls	r1, r3, #31
 800e1ce:	d421      	bmi.n	800e214 <__lo0bits+0x52>
 800e1d0:	0798      	lsls	r0, r3, #30
 800e1d2:	bf49      	itett	mi
 800e1d4:	085b      	lsrmi	r3, r3, #1
 800e1d6:	089b      	lsrpl	r3, r3, #2
 800e1d8:	2001      	movmi	r0, #1
 800e1da:	6013      	strmi	r3, [r2, #0]
 800e1dc:	bf5c      	itt	pl
 800e1de:	6013      	strpl	r3, [r2, #0]
 800e1e0:	2002      	movpl	r0, #2
 800e1e2:	4770      	bx	lr
 800e1e4:	b299      	uxth	r1, r3
 800e1e6:	b909      	cbnz	r1, 800e1ec <__lo0bits+0x2a>
 800e1e8:	0c1b      	lsrs	r3, r3, #16
 800e1ea:	2010      	movs	r0, #16
 800e1ec:	b2d9      	uxtb	r1, r3
 800e1ee:	b909      	cbnz	r1, 800e1f4 <__lo0bits+0x32>
 800e1f0:	3008      	adds	r0, #8
 800e1f2:	0a1b      	lsrs	r3, r3, #8
 800e1f4:	0719      	lsls	r1, r3, #28
 800e1f6:	bf04      	itt	eq
 800e1f8:	091b      	lsreq	r3, r3, #4
 800e1fa:	3004      	addeq	r0, #4
 800e1fc:	0799      	lsls	r1, r3, #30
 800e1fe:	bf04      	itt	eq
 800e200:	089b      	lsreq	r3, r3, #2
 800e202:	3002      	addeq	r0, #2
 800e204:	07d9      	lsls	r1, r3, #31
 800e206:	d403      	bmi.n	800e210 <__lo0bits+0x4e>
 800e208:	085b      	lsrs	r3, r3, #1
 800e20a:	f100 0001 	add.w	r0, r0, #1
 800e20e:	d003      	beq.n	800e218 <__lo0bits+0x56>
 800e210:	6013      	str	r3, [r2, #0]
 800e212:	4770      	bx	lr
 800e214:	2000      	movs	r0, #0
 800e216:	4770      	bx	lr
 800e218:	2020      	movs	r0, #32
 800e21a:	4770      	bx	lr

0800e21c <__i2b>:
 800e21c:	b510      	push	{r4, lr}
 800e21e:	460c      	mov	r4, r1
 800e220:	2101      	movs	r1, #1
 800e222:	f7ff ff07 	bl	800e034 <_Balloc>
 800e226:	4602      	mov	r2, r0
 800e228:	b928      	cbnz	r0, 800e236 <__i2b+0x1a>
 800e22a:	4b05      	ldr	r3, [pc, #20]	@ (800e240 <__i2b+0x24>)
 800e22c:	4805      	ldr	r0, [pc, #20]	@ (800e244 <__i2b+0x28>)
 800e22e:	f240 1145 	movw	r1, #325	@ 0x145
 800e232:	f000 fca7 	bl	800eb84 <__assert_func>
 800e236:	2301      	movs	r3, #1
 800e238:	6144      	str	r4, [r0, #20]
 800e23a:	6103      	str	r3, [r0, #16]
 800e23c:	bd10      	pop	{r4, pc}
 800e23e:	bf00      	nop
 800e240:	0800f3fc 	.word	0x0800f3fc
 800e244:	0800f40d 	.word	0x0800f40d

0800e248 <__multiply>:
 800e248:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e24c:	4617      	mov	r7, r2
 800e24e:	690a      	ldr	r2, [r1, #16]
 800e250:	693b      	ldr	r3, [r7, #16]
 800e252:	429a      	cmp	r2, r3
 800e254:	bfa8      	it	ge
 800e256:	463b      	movge	r3, r7
 800e258:	4689      	mov	r9, r1
 800e25a:	bfa4      	itt	ge
 800e25c:	460f      	movge	r7, r1
 800e25e:	4699      	movge	r9, r3
 800e260:	693d      	ldr	r5, [r7, #16]
 800e262:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e266:	68bb      	ldr	r3, [r7, #8]
 800e268:	6879      	ldr	r1, [r7, #4]
 800e26a:	eb05 060a 	add.w	r6, r5, sl
 800e26e:	42b3      	cmp	r3, r6
 800e270:	b085      	sub	sp, #20
 800e272:	bfb8      	it	lt
 800e274:	3101      	addlt	r1, #1
 800e276:	f7ff fedd 	bl	800e034 <_Balloc>
 800e27a:	b930      	cbnz	r0, 800e28a <__multiply+0x42>
 800e27c:	4602      	mov	r2, r0
 800e27e:	4b41      	ldr	r3, [pc, #260]	@ (800e384 <__multiply+0x13c>)
 800e280:	4841      	ldr	r0, [pc, #260]	@ (800e388 <__multiply+0x140>)
 800e282:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800e286:	f000 fc7d 	bl	800eb84 <__assert_func>
 800e28a:	f100 0414 	add.w	r4, r0, #20
 800e28e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800e292:	4623      	mov	r3, r4
 800e294:	2200      	movs	r2, #0
 800e296:	4573      	cmp	r3, lr
 800e298:	d320      	bcc.n	800e2dc <__multiply+0x94>
 800e29a:	f107 0814 	add.w	r8, r7, #20
 800e29e:	f109 0114 	add.w	r1, r9, #20
 800e2a2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800e2a6:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800e2aa:	9302      	str	r3, [sp, #8]
 800e2ac:	1beb      	subs	r3, r5, r7
 800e2ae:	3b15      	subs	r3, #21
 800e2b0:	f023 0303 	bic.w	r3, r3, #3
 800e2b4:	3304      	adds	r3, #4
 800e2b6:	3715      	adds	r7, #21
 800e2b8:	42bd      	cmp	r5, r7
 800e2ba:	bf38      	it	cc
 800e2bc:	2304      	movcc	r3, #4
 800e2be:	9301      	str	r3, [sp, #4]
 800e2c0:	9b02      	ldr	r3, [sp, #8]
 800e2c2:	9103      	str	r1, [sp, #12]
 800e2c4:	428b      	cmp	r3, r1
 800e2c6:	d80c      	bhi.n	800e2e2 <__multiply+0x9a>
 800e2c8:	2e00      	cmp	r6, #0
 800e2ca:	dd03      	ble.n	800e2d4 <__multiply+0x8c>
 800e2cc:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800e2d0:	2b00      	cmp	r3, #0
 800e2d2:	d055      	beq.n	800e380 <__multiply+0x138>
 800e2d4:	6106      	str	r6, [r0, #16]
 800e2d6:	b005      	add	sp, #20
 800e2d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e2dc:	f843 2b04 	str.w	r2, [r3], #4
 800e2e0:	e7d9      	b.n	800e296 <__multiply+0x4e>
 800e2e2:	f8b1 a000 	ldrh.w	sl, [r1]
 800e2e6:	f1ba 0f00 	cmp.w	sl, #0
 800e2ea:	d01f      	beq.n	800e32c <__multiply+0xe4>
 800e2ec:	46c4      	mov	ip, r8
 800e2ee:	46a1      	mov	r9, r4
 800e2f0:	2700      	movs	r7, #0
 800e2f2:	f85c 2b04 	ldr.w	r2, [ip], #4
 800e2f6:	f8d9 3000 	ldr.w	r3, [r9]
 800e2fa:	fa1f fb82 	uxth.w	fp, r2
 800e2fe:	b29b      	uxth	r3, r3
 800e300:	fb0a 330b 	mla	r3, sl, fp, r3
 800e304:	443b      	add	r3, r7
 800e306:	f8d9 7000 	ldr.w	r7, [r9]
 800e30a:	0c12      	lsrs	r2, r2, #16
 800e30c:	0c3f      	lsrs	r7, r7, #16
 800e30e:	fb0a 7202 	mla	r2, sl, r2, r7
 800e312:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800e316:	b29b      	uxth	r3, r3
 800e318:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e31c:	4565      	cmp	r5, ip
 800e31e:	f849 3b04 	str.w	r3, [r9], #4
 800e322:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800e326:	d8e4      	bhi.n	800e2f2 <__multiply+0xaa>
 800e328:	9b01      	ldr	r3, [sp, #4]
 800e32a:	50e7      	str	r7, [r4, r3]
 800e32c:	9b03      	ldr	r3, [sp, #12]
 800e32e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800e332:	3104      	adds	r1, #4
 800e334:	f1b9 0f00 	cmp.w	r9, #0
 800e338:	d020      	beq.n	800e37c <__multiply+0x134>
 800e33a:	6823      	ldr	r3, [r4, #0]
 800e33c:	4647      	mov	r7, r8
 800e33e:	46a4      	mov	ip, r4
 800e340:	f04f 0a00 	mov.w	sl, #0
 800e344:	f8b7 b000 	ldrh.w	fp, [r7]
 800e348:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800e34c:	fb09 220b 	mla	r2, r9, fp, r2
 800e350:	4452      	add	r2, sl
 800e352:	b29b      	uxth	r3, r3
 800e354:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e358:	f84c 3b04 	str.w	r3, [ip], #4
 800e35c:	f857 3b04 	ldr.w	r3, [r7], #4
 800e360:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e364:	f8bc 3000 	ldrh.w	r3, [ip]
 800e368:	fb09 330a 	mla	r3, r9, sl, r3
 800e36c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800e370:	42bd      	cmp	r5, r7
 800e372:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e376:	d8e5      	bhi.n	800e344 <__multiply+0xfc>
 800e378:	9a01      	ldr	r2, [sp, #4]
 800e37a:	50a3      	str	r3, [r4, r2]
 800e37c:	3404      	adds	r4, #4
 800e37e:	e79f      	b.n	800e2c0 <__multiply+0x78>
 800e380:	3e01      	subs	r6, #1
 800e382:	e7a1      	b.n	800e2c8 <__multiply+0x80>
 800e384:	0800f3fc 	.word	0x0800f3fc
 800e388:	0800f40d 	.word	0x0800f40d

0800e38c <__pow5mult>:
 800e38c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e390:	4615      	mov	r5, r2
 800e392:	f012 0203 	ands.w	r2, r2, #3
 800e396:	4607      	mov	r7, r0
 800e398:	460e      	mov	r6, r1
 800e39a:	d007      	beq.n	800e3ac <__pow5mult+0x20>
 800e39c:	4c25      	ldr	r4, [pc, #148]	@ (800e434 <__pow5mult+0xa8>)
 800e39e:	3a01      	subs	r2, #1
 800e3a0:	2300      	movs	r3, #0
 800e3a2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e3a6:	f7ff fea7 	bl	800e0f8 <__multadd>
 800e3aa:	4606      	mov	r6, r0
 800e3ac:	10ad      	asrs	r5, r5, #2
 800e3ae:	d03d      	beq.n	800e42c <__pow5mult+0xa0>
 800e3b0:	69fc      	ldr	r4, [r7, #28]
 800e3b2:	b97c      	cbnz	r4, 800e3d4 <__pow5mult+0x48>
 800e3b4:	2010      	movs	r0, #16
 800e3b6:	f7ff fd87 	bl	800dec8 <malloc>
 800e3ba:	4602      	mov	r2, r0
 800e3bc:	61f8      	str	r0, [r7, #28]
 800e3be:	b928      	cbnz	r0, 800e3cc <__pow5mult+0x40>
 800e3c0:	4b1d      	ldr	r3, [pc, #116]	@ (800e438 <__pow5mult+0xac>)
 800e3c2:	481e      	ldr	r0, [pc, #120]	@ (800e43c <__pow5mult+0xb0>)
 800e3c4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800e3c8:	f000 fbdc 	bl	800eb84 <__assert_func>
 800e3cc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e3d0:	6004      	str	r4, [r0, #0]
 800e3d2:	60c4      	str	r4, [r0, #12]
 800e3d4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800e3d8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e3dc:	b94c      	cbnz	r4, 800e3f2 <__pow5mult+0x66>
 800e3de:	f240 2171 	movw	r1, #625	@ 0x271
 800e3e2:	4638      	mov	r0, r7
 800e3e4:	f7ff ff1a 	bl	800e21c <__i2b>
 800e3e8:	2300      	movs	r3, #0
 800e3ea:	f8c8 0008 	str.w	r0, [r8, #8]
 800e3ee:	4604      	mov	r4, r0
 800e3f0:	6003      	str	r3, [r0, #0]
 800e3f2:	f04f 0900 	mov.w	r9, #0
 800e3f6:	07eb      	lsls	r3, r5, #31
 800e3f8:	d50a      	bpl.n	800e410 <__pow5mult+0x84>
 800e3fa:	4631      	mov	r1, r6
 800e3fc:	4622      	mov	r2, r4
 800e3fe:	4638      	mov	r0, r7
 800e400:	f7ff ff22 	bl	800e248 <__multiply>
 800e404:	4631      	mov	r1, r6
 800e406:	4680      	mov	r8, r0
 800e408:	4638      	mov	r0, r7
 800e40a:	f7ff fe53 	bl	800e0b4 <_Bfree>
 800e40e:	4646      	mov	r6, r8
 800e410:	106d      	asrs	r5, r5, #1
 800e412:	d00b      	beq.n	800e42c <__pow5mult+0xa0>
 800e414:	6820      	ldr	r0, [r4, #0]
 800e416:	b938      	cbnz	r0, 800e428 <__pow5mult+0x9c>
 800e418:	4622      	mov	r2, r4
 800e41a:	4621      	mov	r1, r4
 800e41c:	4638      	mov	r0, r7
 800e41e:	f7ff ff13 	bl	800e248 <__multiply>
 800e422:	6020      	str	r0, [r4, #0]
 800e424:	f8c0 9000 	str.w	r9, [r0]
 800e428:	4604      	mov	r4, r0
 800e42a:	e7e4      	b.n	800e3f6 <__pow5mult+0x6a>
 800e42c:	4630      	mov	r0, r6
 800e42e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e432:	bf00      	nop
 800e434:	0800f4c0 	.word	0x0800f4c0
 800e438:	0800f38d 	.word	0x0800f38d
 800e43c:	0800f40d 	.word	0x0800f40d

0800e440 <__lshift>:
 800e440:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e444:	460c      	mov	r4, r1
 800e446:	6849      	ldr	r1, [r1, #4]
 800e448:	6923      	ldr	r3, [r4, #16]
 800e44a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e44e:	68a3      	ldr	r3, [r4, #8]
 800e450:	4607      	mov	r7, r0
 800e452:	4691      	mov	r9, r2
 800e454:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e458:	f108 0601 	add.w	r6, r8, #1
 800e45c:	42b3      	cmp	r3, r6
 800e45e:	db0b      	blt.n	800e478 <__lshift+0x38>
 800e460:	4638      	mov	r0, r7
 800e462:	f7ff fde7 	bl	800e034 <_Balloc>
 800e466:	4605      	mov	r5, r0
 800e468:	b948      	cbnz	r0, 800e47e <__lshift+0x3e>
 800e46a:	4602      	mov	r2, r0
 800e46c:	4b28      	ldr	r3, [pc, #160]	@ (800e510 <__lshift+0xd0>)
 800e46e:	4829      	ldr	r0, [pc, #164]	@ (800e514 <__lshift+0xd4>)
 800e470:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800e474:	f000 fb86 	bl	800eb84 <__assert_func>
 800e478:	3101      	adds	r1, #1
 800e47a:	005b      	lsls	r3, r3, #1
 800e47c:	e7ee      	b.n	800e45c <__lshift+0x1c>
 800e47e:	2300      	movs	r3, #0
 800e480:	f100 0114 	add.w	r1, r0, #20
 800e484:	f100 0210 	add.w	r2, r0, #16
 800e488:	4618      	mov	r0, r3
 800e48a:	4553      	cmp	r3, sl
 800e48c:	db33      	blt.n	800e4f6 <__lshift+0xb6>
 800e48e:	6920      	ldr	r0, [r4, #16]
 800e490:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e494:	f104 0314 	add.w	r3, r4, #20
 800e498:	f019 091f 	ands.w	r9, r9, #31
 800e49c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e4a0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e4a4:	d02b      	beq.n	800e4fe <__lshift+0xbe>
 800e4a6:	f1c9 0e20 	rsb	lr, r9, #32
 800e4aa:	468a      	mov	sl, r1
 800e4ac:	2200      	movs	r2, #0
 800e4ae:	6818      	ldr	r0, [r3, #0]
 800e4b0:	fa00 f009 	lsl.w	r0, r0, r9
 800e4b4:	4310      	orrs	r0, r2
 800e4b6:	f84a 0b04 	str.w	r0, [sl], #4
 800e4ba:	f853 2b04 	ldr.w	r2, [r3], #4
 800e4be:	459c      	cmp	ip, r3
 800e4c0:	fa22 f20e 	lsr.w	r2, r2, lr
 800e4c4:	d8f3      	bhi.n	800e4ae <__lshift+0x6e>
 800e4c6:	ebac 0304 	sub.w	r3, ip, r4
 800e4ca:	3b15      	subs	r3, #21
 800e4cc:	f023 0303 	bic.w	r3, r3, #3
 800e4d0:	3304      	adds	r3, #4
 800e4d2:	f104 0015 	add.w	r0, r4, #21
 800e4d6:	4560      	cmp	r0, ip
 800e4d8:	bf88      	it	hi
 800e4da:	2304      	movhi	r3, #4
 800e4dc:	50ca      	str	r2, [r1, r3]
 800e4de:	b10a      	cbz	r2, 800e4e4 <__lshift+0xa4>
 800e4e0:	f108 0602 	add.w	r6, r8, #2
 800e4e4:	3e01      	subs	r6, #1
 800e4e6:	4638      	mov	r0, r7
 800e4e8:	612e      	str	r6, [r5, #16]
 800e4ea:	4621      	mov	r1, r4
 800e4ec:	f7ff fde2 	bl	800e0b4 <_Bfree>
 800e4f0:	4628      	mov	r0, r5
 800e4f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e4f6:	f842 0f04 	str.w	r0, [r2, #4]!
 800e4fa:	3301      	adds	r3, #1
 800e4fc:	e7c5      	b.n	800e48a <__lshift+0x4a>
 800e4fe:	3904      	subs	r1, #4
 800e500:	f853 2b04 	ldr.w	r2, [r3], #4
 800e504:	f841 2f04 	str.w	r2, [r1, #4]!
 800e508:	459c      	cmp	ip, r3
 800e50a:	d8f9      	bhi.n	800e500 <__lshift+0xc0>
 800e50c:	e7ea      	b.n	800e4e4 <__lshift+0xa4>
 800e50e:	bf00      	nop
 800e510:	0800f3fc 	.word	0x0800f3fc
 800e514:	0800f40d 	.word	0x0800f40d

0800e518 <__mcmp>:
 800e518:	690a      	ldr	r2, [r1, #16]
 800e51a:	4603      	mov	r3, r0
 800e51c:	6900      	ldr	r0, [r0, #16]
 800e51e:	1a80      	subs	r0, r0, r2
 800e520:	b530      	push	{r4, r5, lr}
 800e522:	d10e      	bne.n	800e542 <__mcmp+0x2a>
 800e524:	3314      	adds	r3, #20
 800e526:	3114      	adds	r1, #20
 800e528:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800e52c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800e530:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e534:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e538:	4295      	cmp	r5, r2
 800e53a:	d003      	beq.n	800e544 <__mcmp+0x2c>
 800e53c:	d205      	bcs.n	800e54a <__mcmp+0x32>
 800e53e:	f04f 30ff 	mov.w	r0, #4294967295
 800e542:	bd30      	pop	{r4, r5, pc}
 800e544:	42a3      	cmp	r3, r4
 800e546:	d3f3      	bcc.n	800e530 <__mcmp+0x18>
 800e548:	e7fb      	b.n	800e542 <__mcmp+0x2a>
 800e54a:	2001      	movs	r0, #1
 800e54c:	e7f9      	b.n	800e542 <__mcmp+0x2a>
	...

0800e550 <__mdiff>:
 800e550:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e554:	4689      	mov	r9, r1
 800e556:	4606      	mov	r6, r0
 800e558:	4611      	mov	r1, r2
 800e55a:	4648      	mov	r0, r9
 800e55c:	4614      	mov	r4, r2
 800e55e:	f7ff ffdb 	bl	800e518 <__mcmp>
 800e562:	1e05      	subs	r5, r0, #0
 800e564:	d112      	bne.n	800e58c <__mdiff+0x3c>
 800e566:	4629      	mov	r1, r5
 800e568:	4630      	mov	r0, r6
 800e56a:	f7ff fd63 	bl	800e034 <_Balloc>
 800e56e:	4602      	mov	r2, r0
 800e570:	b928      	cbnz	r0, 800e57e <__mdiff+0x2e>
 800e572:	4b3f      	ldr	r3, [pc, #252]	@ (800e670 <__mdiff+0x120>)
 800e574:	f240 2137 	movw	r1, #567	@ 0x237
 800e578:	483e      	ldr	r0, [pc, #248]	@ (800e674 <__mdiff+0x124>)
 800e57a:	f000 fb03 	bl	800eb84 <__assert_func>
 800e57e:	2301      	movs	r3, #1
 800e580:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e584:	4610      	mov	r0, r2
 800e586:	b003      	add	sp, #12
 800e588:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e58c:	bfbc      	itt	lt
 800e58e:	464b      	movlt	r3, r9
 800e590:	46a1      	movlt	r9, r4
 800e592:	4630      	mov	r0, r6
 800e594:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800e598:	bfba      	itte	lt
 800e59a:	461c      	movlt	r4, r3
 800e59c:	2501      	movlt	r5, #1
 800e59e:	2500      	movge	r5, #0
 800e5a0:	f7ff fd48 	bl	800e034 <_Balloc>
 800e5a4:	4602      	mov	r2, r0
 800e5a6:	b918      	cbnz	r0, 800e5b0 <__mdiff+0x60>
 800e5a8:	4b31      	ldr	r3, [pc, #196]	@ (800e670 <__mdiff+0x120>)
 800e5aa:	f240 2145 	movw	r1, #581	@ 0x245
 800e5ae:	e7e3      	b.n	800e578 <__mdiff+0x28>
 800e5b0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800e5b4:	6926      	ldr	r6, [r4, #16]
 800e5b6:	60c5      	str	r5, [r0, #12]
 800e5b8:	f109 0310 	add.w	r3, r9, #16
 800e5bc:	f109 0514 	add.w	r5, r9, #20
 800e5c0:	f104 0e14 	add.w	lr, r4, #20
 800e5c4:	f100 0b14 	add.w	fp, r0, #20
 800e5c8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800e5cc:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800e5d0:	9301      	str	r3, [sp, #4]
 800e5d2:	46d9      	mov	r9, fp
 800e5d4:	f04f 0c00 	mov.w	ip, #0
 800e5d8:	9b01      	ldr	r3, [sp, #4]
 800e5da:	f85e 0b04 	ldr.w	r0, [lr], #4
 800e5de:	f853 af04 	ldr.w	sl, [r3, #4]!
 800e5e2:	9301      	str	r3, [sp, #4]
 800e5e4:	fa1f f38a 	uxth.w	r3, sl
 800e5e8:	4619      	mov	r1, r3
 800e5ea:	b283      	uxth	r3, r0
 800e5ec:	1acb      	subs	r3, r1, r3
 800e5ee:	0c00      	lsrs	r0, r0, #16
 800e5f0:	4463      	add	r3, ip
 800e5f2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800e5f6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800e5fa:	b29b      	uxth	r3, r3
 800e5fc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800e600:	4576      	cmp	r6, lr
 800e602:	f849 3b04 	str.w	r3, [r9], #4
 800e606:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e60a:	d8e5      	bhi.n	800e5d8 <__mdiff+0x88>
 800e60c:	1b33      	subs	r3, r6, r4
 800e60e:	3b15      	subs	r3, #21
 800e610:	f023 0303 	bic.w	r3, r3, #3
 800e614:	3415      	adds	r4, #21
 800e616:	3304      	adds	r3, #4
 800e618:	42a6      	cmp	r6, r4
 800e61a:	bf38      	it	cc
 800e61c:	2304      	movcc	r3, #4
 800e61e:	441d      	add	r5, r3
 800e620:	445b      	add	r3, fp
 800e622:	461e      	mov	r6, r3
 800e624:	462c      	mov	r4, r5
 800e626:	4544      	cmp	r4, r8
 800e628:	d30e      	bcc.n	800e648 <__mdiff+0xf8>
 800e62a:	f108 0103 	add.w	r1, r8, #3
 800e62e:	1b49      	subs	r1, r1, r5
 800e630:	f021 0103 	bic.w	r1, r1, #3
 800e634:	3d03      	subs	r5, #3
 800e636:	45a8      	cmp	r8, r5
 800e638:	bf38      	it	cc
 800e63a:	2100      	movcc	r1, #0
 800e63c:	440b      	add	r3, r1
 800e63e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e642:	b191      	cbz	r1, 800e66a <__mdiff+0x11a>
 800e644:	6117      	str	r7, [r2, #16]
 800e646:	e79d      	b.n	800e584 <__mdiff+0x34>
 800e648:	f854 1b04 	ldr.w	r1, [r4], #4
 800e64c:	46e6      	mov	lr, ip
 800e64e:	0c08      	lsrs	r0, r1, #16
 800e650:	fa1c fc81 	uxtah	ip, ip, r1
 800e654:	4471      	add	r1, lr
 800e656:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800e65a:	b289      	uxth	r1, r1
 800e65c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800e660:	f846 1b04 	str.w	r1, [r6], #4
 800e664:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e668:	e7dd      	b.n	800e626 <__mdiff+0xd6>
 800e66a:	3f01      	subs	r7, #1
 800e66c:	e7e7      	b.n	800e63e <__mdiff+0xee>
 800e66e:	bf00      	nop
 800e670:	0800f3fc 	.word	0x0800f3fc
 800e674:	0800f40d 	.word	0x0800f40d

0800e678 <__d2b>:
 800e678:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e67c:	460f      	mov	r7, r1
 800e67e:	2101      	movs	r1, #1
 800e680:	ec59 8b10 	vmov	r8, r9, d0
 800e684:	4616      	mov	r6, r2
 800e686:	f7ff fcd5 	bl	800e034 <_Balloc>
 800e68a:	4604      	mov	r4, r0
 800e68c:	b930      	cbnz	r0, 800e69c <__d2b+0x24>
 800e68e:	4602      	mov	r2, r0
 800e690:	4b23      	ldr	r3, [pc, #140]	@ (800e720 <__d2b+0xa8>)
 800e692:	4824      	ldr	r0, [pc, #144]	@ (800e724 <__d2b+0xac>)
 800e694:	f240 310f 	movw	r1, #783	@ 0x30f
 800e698:	f000 fa74 	bl	800eb84 <__assert_func>
 800e69c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800e6a0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e6a4:	b10d      	cbz	r5, 800e6aa <__d2b+0x32>
 800e6a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e6aa:	9301      	str	r3, [sp, #4]
 800e6ac:	f1b8 0300 	subs.w	r3, r8, #0
 800e6b0:	d023      	beq.n	800e6fa <__d2b+0x82>
 800e6b2:	4668      	mov	r0, sp
 800e6b4:	9300      	str	r3, [sp, #0]
 800e6b6:	f7ff fd84 	bl	800e1c2 <__lo0bits>
 800e6ba:	e9dd 1200 	ldrd	r1, r2, [sp]
 800e6be:	b1d0      	cbz	r0, 800e6f6 <__d2b+0x7e>
 800e6c0:	f1c0 0320 	rsb	r3, r0, #32
 800e6c4:	fa02 f303 	lsl.w	r3, r2, r3
 800e6c8:	430b      	orrs	r3, r1
 800e6ca:	40c2      	lsrs	r2, r0
 800e6cc:	6163      	str	r3, [r4, #20]
 800e6ce:	9201      	str	r2, [sp, #4]
 800e6d0:	9b01      	ldr	r3, [sp, #4]
 800e6d2:	61a3      	str	r3, [r4, #24]
 800e6d4:	2b00      	cmp	r3, #0
 800e6d6:	bf0c      	ite	eq
 800e6d8:	2201      	moveq	r2, #1
 800e6da:	2202      	movne	r2, #2
 800e6dc:	6122      	str	r2, [r4, #16]
 800e6de:	b1a5      	cbz	r5, 800e70a <__d2b+0x92>
 800e6e0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800e6e4:	4405      	add	r5, r0
 800e6e6:	603d      	str	r5, [r7, #0]
 800e6e8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800e6ec:	6030      	str	r0, [r6, #0]
 800e6ee:	4620      	mov	r0, r4
 800e6f0:	b003      	add	sp, #12
 800e6f2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e6f6:	6161      	str	r1, [r4, #20]
 800e6f8:	e7ea      	b.n	800e6d0 <__d2b+0x58>
 800e6fa:	a801      	add	r0, sp, #4
 800e6fc:	f7ff fd61 	bl	800e1c2 <__lo0bits>
 800e700:	9b01      	ldr	r3, [sp, #4]
 800e702:	6163      	str	r3, [r4, #20]
 800e704:	3020      	adds	r0, #32
 800e706:	2201      	movs	r2, #1
 800e708:	e7e8      	b.n	800e6dc <__d2b+0x64>
 800e70a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e70e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800e712:	6038      	str	r0, [r7, #0]
 800e714:	6918      	ldr	r0, [r3, #16]
 800e716:	f7ff fd35 	bl	800e184 <__hi0bits>
 800e71a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e71e:	e7e5      	b.n	800e6ec <__d2b+0x74>
 800e720:	0800f3fc 	.word	0x0800f3fc
 800e724:	0800f40d 	.word	0x0800f40d

0800e728 <__ssputs_r>:
 800e728:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e72c:	688e      	ldr	r6, [r1, #8]
 800e72e:	461f      	mov	r7, r3
 800e730:	42be      	cmp	r6, r7
 800e732:	680b      	ldr	r3, [r1, #0]
 800e734:	4682      	mov	sl, r0
 800e736:	460c      	mov	r4, r1
 800e738:	4690      	mov	r8, r2
 800e73a:	d82d      	bhi.n	800e798 <__ssputs_r+0x70>
 800e73c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e740:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e744:	d026      	beq.n	800e794 <__ssputs_r+0x6c>
 800e746:	6965      	ldr	r5, [r4, #20]
 800e748:	6909      	ldr	r1, [r1, #16]
 800e74a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e74e:	eba3 0901 	sub.w	r9, r3, r1
 800e752:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e756:	1c7b      	adds	r3, r7, #1
 800e758:	444b      	add	r3, r9
 800e75a:	106d      	asrs	r5, r5, #1
 800e75c:	429d      	cmp	r5, r3
 800e75e:	bf38      	it	cc
 800e760:	461d      	movcc	r5, r3
 800e762:	0553      	lsls	r3, r2, #21
 800e764:	d527      	bpl.n	800e7b6 <__ssputs_r+0x8e>
 800e766:	4629      	mov	r1, r5
 800e768:	f7ff fbd8 	bl	800df1c <_malloc_r>
 800e76c:	4606      	mov	r6, r0
 800e76e:	b360      	cbz	r0, 800e7ca <__ssputs_r+0xa2>
 800e770:	6921      	ldr	r1, [r4, #16]
 800e772:	464a      	mov	r2, r9
 800e774:	f7fe fd69 	bl	800d24a <memcpy>
 800e778:	89a3      	ldrh	r3, [r4, #12]
 800e77a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e77e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e782:	81a3      	strh	r3, [r4, #12]
 800e784:	6126      	str	r6, [r4, #16]
 800e786:	6165      	str	r5, [r4, #20]
 800e788:	444e      	add	r6, r9
 800e78a:	eba5 0509 	sub.w	r5, r5, r9
 800e78e:	6026      	str	r6, [r4, #0]
 800e790:	60a5      	str	r5, [r4, #8]
 800e792:	463e      	mov	r6, r7
 800e794:	42be      	cmp	r6, r7
 800e796:	d900      	bls.n	800e79a <__ssputs_r+0x72>
 800e798:	463e      	mov	r6, r7
 800e79a:	6820      	ldr	r0, [r4, #0]
 800e79c:	4632      	mov	r2, r6
 800e79e:	4641      	mov	r1, r8
 800e7a0:	f000 f9c6 	bl	800eb30 <memmove>
 800e7a4:	68a3      	ldr	r3, [r4, #8]
 800e7a6:	1b9b      	subs	r3, r3, r6
 800e7a8:	60a3      	str	r3, [r4, #8]
 800e7aa:	6823      	ldr	r3, [r4, #0]
 800e7ac:	4433      	add	r3, r6
 800e7ae:	6023      	str	r3, [r4, #0]
 800e7b0:	2000      	movs	r0, #0
 800e7b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e7b6:	462a      	mov	r2, r5
 800e7b8:	f000 fa28 	bl	800ec0c <_realloc_r>
 800e7bc:	4606      	mov	r6, r0
 800e7be:	2800      	cmp	r0, #0
 800e7c0:	d1e0      	bne.n	800e784 <__ssputs_r+0x5c>
 800e7c2:	6921      	ldr	r1, [r4, #16]
 800e7c4:	4650      	mov	r0, sl
 800e7c6:	f7ff fb35 	bl	800de34 <_free_r>
 800e7ca:	230c      	movs	r3, #12
 800e7cc:	f8ca 3000 	str.w	r3, [sl]
 800e7d0:	89a3      	ldrh	r3, [r4, #12]
 800e7d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e7d6:	81a3      	strh	r3, [r4, #12]
 800e7d8:	f04f 30ff 	mov.w	r0, #4294967295
 800e7dc:	e7e9      	b.n	800e7b2 <__ssputs_r+0x8a>
	...

0800e7e0 <_svfiprintf_r>:
 800e7e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e7e4:	4698      	mov	r8, r3
 800e7e6:	898b      	ldrh	r3, [r1, #12]
 800e7e8:	061b      	lsls	r3, r3, #24
 800e7ea:	b09d      	sub	sp, #116	@ 0x74
 800e7ec:	4607      	mov	r7, r0
 800e7ee:	460d      	mov	r5, r1
 800e7f0:	4614      	mov	r4, r2
 800e7f2:	d510      	bpl.n	800e816 <_svfiprintf_r+0x36>
 800e7f4:	690b      	ldr	r3, [r1, #16]
 800e7f6:	b973      	cbnz	r3, 800e816 <_svfiprintf_r+0x36>
 800e7f8:	2140      	movs	r1, #64	@ 0x40
 800e7fa:	f7ff fb8f 	bl	800df1c <_malloc_r>
 800e7fe:	6028      	str	r0, [r5, #0]
 800e800:	6128      	str	r0, [r5, #16]
 800e802:	b930      	cbnz	r0, 800e812 <_svfiprintf_r+0x32>
 800e804:	230c      	movs	r3, #12
 800e806:	603b      	str	r3, [r7, #0]
 800e808:	f04f 30ff 	mov.w	r0, #4294967295
 800e80c:	b01d      	add	sp, #116	@ 0x74
 800e80e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e812:	2340      	movs	r3, #64	@ 0x40
 800e814:	616b      	str	r3, [r5, #20]
 800e816:	2300      	movs	r3, #0
 800e818:	9309      	str	r3, [sp, #36]	@ 0x24
 800e81a:	2320      	movs	r3, #32
 800e81c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e820:	f8cd 800c 	str.w	r8, [sp, #12]
 800e824:	2330      	movs	r3, #48	@ 0x30
 800e826:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800e9c4 <_svfiprintf_r+0x1e4>
 800e82a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e82e:	f04f 0901 	mov.w	r9, #1
 800e832:	4623      	mov	r3, r4
 800e834:	469a      	mov	sl, r3
 800e836:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e83a:	b10a      	cbz	r2, 800e840 <_svfiprintf_r+0x60>
 800e83c:	2a25      	cmp	r2, #37	@ 0x25
 800e83e:	d1f9      	bne.n	800e834 <_svfiprintf_r+0x54>
 800e840:	ebba 0b04 	subs.w	fp, sl, r4
 800e844:	d00b      	beq.n	800e85e <_svfiprintf_r+0x7e>
 800e846:	465b      	mov	r3, fp
 800e848:	4622      	mov	r2, r4
 800e84a:	4629      	mov	r1, r5
 800e84c:	4638      	mov	r0, r7
 800e84e:	f7ff ff6b 	bl	800e728 <__ssputs_r>
 800e852:	3001      	adds	r0, #1
 800e854:	f000 80a7 	beq.w	800e9a6 <_svfiprintf_r+0x1c6>
 800e858:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e85a:	445a      	add	r2, fp
 800e85c:	9209      	str	r2, [sp, #36]	@ 0x24
 800e85e:	f89a 3000 	ldrb.w	r3, [sl]
 800e862:	2b00      	cmp	r3, #0
 800e864:	f000 809f 	beq.w	800e9a6 <_svfiprintf_r+0x1c6>
 800e868:	2300      	movs	r3, #0
 800e86a:	f04f 32ff 	mov.w	r2, #4294967295
 800e86e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e872:	f10a 0a01 	add.w	sl, sl, #1
 800e876:	9304      	str	r3, [sp, #16]
 800e878:	9307      	str	r3, [sp, #28]
 800e87a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e87e:	931a      	str	r3, [sp, #104]	@ 0x68
 800e880:	4654      	mov	r4, sl
 800e882:	2205      	movs	r2, #5
 800e884:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e888:	484e      	ldr	r0, [pc, #312]	@ (800e9c4 <_svfiprintf_r+0x1e4>)
 800e88a:	f7f1 fd41 	bl	8000310 <memchr>
 800e88e:	9a04      	ldr	r2, [sp, #16]
 800e890:	b9d8      	cbnz	r0, 800e8ca <_svfiprintf_r+0xea>
 800e892:	06d0      	lsls	r0, r2, #27
 800e894:	bf44      	itt	mi
 800e896:	2320      	movmi	r3, #32
 800e898:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e89c:	0711      	lsls	r1, r2, #28
 800e89e:	bf44      	itt	mi
 800e8a0:	232b      	movmi	r3, #43	@ 0x2b
 800e8a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e8a6:	f89a 3000 	ldrb.w	r3, [sl]
 800e8aa:	2b2a      	cmp	r3, #42	@ 0x2a
 800e8ac:	d015      	beq.n	800e8da <_svfiprintf_r+0xfa>
 800e8ae:	9a07      	ldr	r2, [sp, #28]
 800e8b0:	4654      	mov	r4, sl
 800e8b2:	2000      	movs	r0, #0
 800e8b4:	f04f 0c0a 	mov.w	ip, #10
 800e8b8:	4621      	mov	r1, r4
 800e8ba:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e8be:	3b30      	subs	r3, #48	@ 0x30
 800e8c0:	2b09      	cmp	r3, #9
 800e8c2:	d94b      	bls.n	800e95c <_svfiprintf_r+0x17c>
 800e8c4:	b1b0      	cbz	r0, 800e8f4 <_svfiprintf_r+0x114>
 800e8c6:	9207      	str	r2, [sp, #28]
 800e8c8:	e014      	b.n	800e8f4 <_svfiprintf_r+0x114>
 800e8ca:	eba0 0308 	sub.w	r3, r0, r8
 800e8ce:	fa09 f303 	lsl.w	r3, r9, r3
 800e8d2:	4313      	orrs	r3, r2
 800e8d4:	9304      	str	r3, [sp, #16]
 800e8d6:	46a2      	mov	sl, r4
 800e8d8:	e7d2      	b.n	800e880 <_svfiprintf_r+0xa0>
 800e8da:	9b03      	ldr	r3, [sp, #12]
 800e8dc:	1d19      	adds	r1, r3, #4
 800e8de:	681b      	ldr	r3, [r3, #0]
 800e8e0:	9103      	str	r1, [sp, #12]
 800e8e2:	2b00      	cmp	r3, #0
 800e8e4:	bfbb      	ittet	lt
 800e8e6:	425b      	neglt	r3, r3
 800e8e8:	f042 0202 	orrlt.w	r2, r2, #2
 800e8ec:	9307      	strge	r3, [sp, #28]
 800e8ee:	9307      	strlt	r3, [sp, #28]
 800e8f0:	bfb8      	it	lt
 800e8f2:	9204      	strlt	r2, [sp, #16]
 800e8f4:	7823      	ldrb	r3, [r4, #0]
 800e8f6:	2b2e      	cmp	r3, #46	@ 0x2e
 800e8f8:	d10a      	bne.n	800e910 <_svfiprintf_r+0x130>
 800e8fa:	7863      	ldrb	r3, [r4, #1]
 800e8fc:	2b2a      	cmp	r3, #42	@ 0x2a
 800e8fe:	d132      	bne.n	800e966 <_svfiprintf_r+0x186>
 800e900:	9b03      	ldr	r3, [sp, #12]
 800e902:	1d1a      	adds	r2, r3, #4
 800e904:	681b      	ldr	r3, [r3, #0]
 800e906:	9203      	str	r2, [sp, #12]
 800e908:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e90c:	3402      	adds	r4, #2
 800e90e:	9305      	str	r3, [sp, #20]
 800e910:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800e9d4 <_svfiprintf_r+0x1f4>
 800e914:	7821      	ldrb	r1, [r4, #0]
 800e916:	2203      	movs	r2, #3
 800e918:	4650      	mov	r0, sl
 800e91a:	f7f1 fcf9 	bl	8000310 <memchr>
 800e91e:	b138      	cbz	r0, 800e930 <_svfiprintf_r+0x150>
 800e920:	9b04      	ldr	r3, [sp, #16]
 800e922:	eba0 000a 	sub.w	r0, r0, sl
 800e926:	2240      	movs	r2, #64	@ 0x40
 800e928:	4082      	lsls	r2, r0
 800e92a:	4313      	orrs	r3, r2
 800e92c:	3401      	adds	r4, #1
 800e92e:	9304      	str	r3, [sp, #16]
 800e930:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e934:	4824      	ldr	r0, [pc, #144]	@ (800e9c8 <_svfiprintf_r+0x1e8>)
 800e936:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e93a:	2206      	movs	r2, #6
 800e93c:	f7f1 fce8 	bl	8000310 <memchr>
 800e940:	2800      	cmp	r0, #0
 800e942:	d036      	beq.n	800e9b2 <_svfiprintf_r+0x1d2>
 800e944:	4b21      	ldr	r3, [pc, #132]	@ (800e9cc <_svfiprintf_r+0x1ec>)
 800e946:	bb1b      	cbnz	r3, 800e990 <_svfiprintf_r+0x1b0>
 800e948:	9b03      	ldr	r3, [sp, #12]
 800e94a:	3307      	adds	r3, #7
 800e94c:	f023 0307 	bic.w	r3, r3, #7
 800e950:	3308      	adds	r3, #8
 800e952:	9303      	str	r3, [sp, #12]
 800e954:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e956:	4433      	add	r3, r6
 800e958:	9309      	str	r3, [sp, #36]	@ 0x24
 800e95a:	e76a      	b.n	800e832 <_svfiprintf_r+0x52>
 800e95c:	fb0c 3202 	mla	r2, ip, r2, r3
 800e960:	460c      	mov	r4, r1
 800e962:	2001      	movs	r0, #1
 800e964:	e7a8      	b.n	800e8b8 <_svfiprintf_r+0xd8>
 800e966:	2300      	movs	r3, #0
 800e968:	3401      	adds	r4, #1
 800e96a:	9305      	str	r3, [sp, #20]
 800e96c:	4619      	mov	r1, r3
 800e96e:	f04f 0c0a 	mov.w	ip, #10
 800e972:	4620      	mov	r0, r4
 800e974:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e978:	3a30      	subs	r2, #48	@ 0x30
 800e97a:	2a09      	cmp	r2, #9
 800e97c:	d903      	bls.n	800e986 <_svfiprintf_r+0x1a6>
 800e97e:	2b00      	cmp	r3, #0
 800e980:	d0c6      	beq.n	800e910 <_svfiprintf_r+0x130>
 800e982:	9105      	str	r1, [sp, #20]
 800e984:	e7c4      	b.n	800e910 <_svfiprintf_r+0x130>
 800e986:	fb0c 2101 	mla	r1, ip, r1, r2
 800e98a:	4604      	mov	r4, r0
 800e98c:	2301      	movs	r3, #1
 800e98e:	e7f0      	b.n	800e972 <_svfiprintf_r+0x192>
 800e990:	ab03      	add	r3, sp, #12
 800e992:	9300      	str	r3, [sp, #0]
 800e994:	462a      	mov	r2, r5
 800e996:	4b0e      	ldr	r3, [pc, #56]	@ (800e9d0 <_svfiprintf_r+0x1f0>)
 800e998:	a904      	add	r1, sp, #16
 800e99a:	4638      	mov	r0, r7
 800e99c:	f7fd fef4 	bl	800c788 <_printf_float>
 800e9a0:	1c42      	adds	r2, r0, #1
 800e9a2:	4606      	mov	r6, r0
 800e9a4:	d1d6      	bne.n	800e954 <_svfiprintf_r+0x174>
 800e9a6:	89ab      	ldrh	r3, [r5, #12]
 800e9a8:	065b      	lsls	r3, r3, #25
 800e9aa:	f53f af2d 	bmi.w	800e808 <_svfiprintf_r+0x28>
 800e9ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e9b0:	e72c      	b.n	800e80c <_svfiprintf_r+0x2c>
 800e9b2:	ab03      	add	r3, sp, #12
 800e9b4:	9300      	str	r3, [sp, #0]
 800e9b6:	462a      	mov	r2, r5
 800e9b8:	4b05      	ldr	r3, [pc, #20]	@ (800e9d0 <_svfiprintf_r+0x1f0>)
 800e9ba:	a904      	add	r1, sp, #16
 800e9bc:	4638      	mov	r0, r7
 800e9be:	f7fe f96b 	bl	800cc98 <_printf_i>
 800e9c2:	e7ed      	b.n	800e9a0 <_svfiprintf_r+0x1c0>
 800e9c4:	0800f466 	.word	0x0800f466
 800e9c8:	0800f470 	.word	0x0800f470
 800e9cc:	0800c789 	.word	0x0800c789
 800e9d0:	0800e729 	.word	0x0800e729
 800e9d4:	0800f46c 	.word	0x0800f46c

0800e9d8 <__sflush_r>:
 800e9d8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e9dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e9e0:	0716      	lsls	r6, r2, #28
 800e9e2:	4605      	mov	r5, r0
 800e9e4:	460c      	mov	r4, r1
 800e9e6:	d454      	bmi.n	800ea92 <__sflush_r+0xba>
 800e9e8:	684b      	ldr	r3, [r1, #4]
 800e9ea:	2b00      	cmp	r3, #0
 800e9ec:	dc02      	bgt.n	800e9f4 <__sflush_r+0x1c>
 800e9ee:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800e9f0:	2b00      	cmp	r3, #0
 800e9f2:	dd48      	ble.n	800ea86 <__sflush_r+0xae>
 800e9f4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e9f6:	2e00      	cmp	r6, #0
 800e9f8:	d045      	beq.n	800ea86 <__sflush_r+0xae>
 800e9fa:	2300      	movs	r3, #0
 800e9fc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ea00:	682f      	ldr	r7, [r5, #0]
 800ea02:	6a21      	ldr	r1, [r4, #32]
 800ea04:	602b      	str	r3, [r5, #0]
 800ea06:	d030      	beq.n	800ea6a <__sflush_r+0x92>
 800ea08:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ea0a:	89a3      	ldrh	r3, [r4, #12]
 800ea0c:	0759      	lsls	r1, r3, #29
 800ea0e:	d505      	bpl.n	800ea1c <__sflush_r+0x44>
 800ea10:	6863      	ldr	r3, [r4, #4]
 800ea12:	1ad2      	subs	r2, r2, r3
 800ea14:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ea16:	b10b      	cbz	r3, 800ea1c <__sflush_r+0x44>
 800ea18:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ea1a:	1ad2      	subs	r2, r2, r3
 800ea1c:	2300      	movs	r3, #0
 800ea1e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ea20:	6a21      	ldr	r1, [r4, #32]
 800ea22:	4628      	mov	r0, r5
 800ea24:	47b0      	blx	r6
 800ea26:	1c43      	adds	r3, r0, #1
 800ea28:	89a3      	ldrh	r3, [r4, #12]
 800ea2a:	d106      	bne.n	800ea3a <__sflush_r+0x62>
 800ea2c:	6829      	ldr	r1, [r5, #0]
 800ea2e:	291d      	cmp	r1, #29
 800ea30:	d82b      	bhi.n	800ea8a <__sflush_r+0xb2>
 800ea32:	4a2a      	ldr	r2, [pc, #168]	@ (800eadc <__sflush_r+0x104>)
 800ea34:	40ca      	lsrs	r2, r1
 800ea36:	07d6      	lsls	r6, r2, #31
 800ea38:	d527      	bpl.n	800ea8a <__sflush_r+0xb2>
 800ea3a:	2200      	movs	r2, #0
 800ea3c:	6062      	str	r2, [r4, #4]
 800ea3e:	04d9      	lsls	r1, r3, #19
 800ea40:	6922      	ldr	r2, [r4, #16]
 800ea42:	6022      	str	r2, [r4, #0]
 800ea44:	d504      	bpl.n	800ea50 <__sflush_r+0x78>
 800ea46:	1c42      	adds	r2, r0, #1
 800ea48:	d101      	bne.n	800ea4e <__sflush_r+0x76>
 800ea4a:	682b      	ldr	r3, [r5, #0]
 800ea4c:	b903      	cbnz	r3, 800ea50 <__sflush_r+0x78>
 800ea4e:	6560      	str	r0, [r4, #84]	@ 0x54
 800ea50:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ea52:	602f      	str	r7, [r5, #0]
 800ea54:	b1b9      	cbz	r1, 800ea86 <__sflush_r+0xae>
 800ea56:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ea5a:	4299      	cmp	r1, r3
 800ea5c:	d002      	beq.n	800ea64 <__sflush_r+0x8c>
 800ea5e:	4628      	mov	r0, r5
 800ea60:	f7ff f9e8 	bl	800de34 <_free_r>
 800ea64:	2300      	movs	r3, #0
 800ea66:	6363      	str	r3, [r4, #52]	@ 0x34
 800ea68:	e00d      	b.n	800ea86 <__sflush_r+0xae>
 800ea6a:	2301      	movs	r3, #1
 800ea6c:	4628      	mov	r0, r5
 800ea6e:	47b0      	blx	r6
 800ea70:	4602      	mov	r2, r0
 800ea72:	1c50      	adds	r0, r2, #1
 800ea74:	d1c9      	bne.n	800ea0a <__sflush_r+0x32>
 800ea76:	682b      	ldr	r3, [r5, #0]
 800ea78:	2b00      	cmp	r3, #0
 800ea7a:	d0c6      	beq.n	800ea0a <__sflush_r+0x32>
 800ea7c:	2b1d      	cmp	r3, #29
 800ea7e:	d001      	beq.n	800ea84 <__sflush_r+0xac>
 800ea80:	2b16      	cmp	r3, #22
 800ea82:	d11e      	bne.n	800eac2 <__sflush_r+0xea>
 800ea84:	602f      	str	r7, [r5, #0]
 800ea86:	2000      	movs	r0, #0
 800ea88:	e022      	b.n	800ead0 <__sflush_r+0xf8>
 800ea8a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ea8e:	b21b      	sxth	r3, r3
 800ea90:	e01b      	b.n	800eaca <__sflush_r+0xf2>
 800ea92:	690f      	ldr	r7, [r1, #16]
 800ea94:	2f00      	cmp	r7, #0
 800ea96:	d0f6      	beq.n	800ea86 <__sflush_r+0xae>
 800ea98:	0793      	lsls	r3, r2, #30
 800ea9a:	680e      	ldr	r6, [r1, #0]
 800ea9c:	bf08      	it	eq
 800ea9e:	694b      	ldreq	r3, [r1, #20]
 800eaa0:	600f      	str	r7, [r1, #0]
 800eaa2:	bf18      	it	ne
 800eaa4:	2300      	movne	r3, #0
 800eaa6:	eba6 0807 	sub.w	r8, r6, r7
 800eaaa:	608b      	str	r3, [r1, #8]
 800eaac:	f1b8 0f00 	cmp.w	r8, #0
 800eab0:	dde9      	ble.n	800ea86 <__sflush_r+0xae>
 800eab2:	6a21      	ldr	r1, [r4, #32]
 800eab4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800eab6:	4643      	mov	r3, r8
 800eab8:	463a      	mov	r2, r7
 800eaba:	4628      	mov	r0, r5
 800eabc:	47b0      	blx	r6
 800eabe:	2800      	cmp	r0, #0
 800eac0:	dc08      	bgt.n	800ead4 <__sflush_r+0xfc>
 800eac2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eac6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800eaca:	81a3      	strh	r3, [r4, #12]
 800eacc:	f04f 30ff 	mov.w	r0, #4294967295
 800ead0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ead4:	4407      	add	r7, r0
 800ead6:	eba8 0800 	sub.w	r8, r8, r0
 800eada:	e7e7      	b.n	800eaac <__sflush_r+0xd4>
 800eadc:	20400001 	.word	0x20400001

0800eae0 <_fflush_r>:
 800eae0:	b538      	push	{r3, r4, r5, lr}
 800eae2:	690b      	ldr	r3, [r1, #16]
 800eae4:	4605      	mov	r5, r0
 800eae6:	460c      	mov	r4, r1
 800eae8:	b913      	cbnz	r3, 800eaf0 <_fflush_r+0x10>
 800eaea:	2500      	movs	r5, #0
 800eaec:	4628      	mov	r0, r5
 800eaee:	bd38      	pop	{r3, r4, r5, pc}
 800eaf0:	b118      	cbz	r0, 800eafa <_fflush_r+0x1a>
 800eaf2:	6a03      	ldr	r3, [r0, #32]
 800eaf4:	b90b      	cbnz	r3, 800eafa <_fflush_r+0x1a>
 800eaf6:	f7fe fa79 	bl	800cfec <__sinit>
 800eafa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eafe:	2b00      	cmp	r3, #0
 800eb00:	d0f3      	beq.n	800eaea <_fflush_r+0xa>
 800eb02:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800eb04:	07d0      	lsls	r0, r2, #31
 800eb06:	d404      	bmi.n	800eb12 <_fflush_r+0x32>
 800eb08:	0599      	lsls	r1, r3, #22
 800eb0a:	d402      	bmi.n	800eb12 <_fflush_r+0x32>
 800eb0c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800eb0e:	f7fe fb9a 	bl	800d246 <__retarget_lock_acquire_recursive>
 800eb12:	4628      	mov	r0, r5
 800eb14:	4621      	mov	r1, r4
 800eb16:	f7ff ff5f 	bl	800e9d8 <__sflush_r>
 800eb1a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800eb1c:	07da      	lsls	r2, r3, #31
 800eb1e:	4605      	mov	r5, r0
 800eb20:	d4e4      	bmi.n	800eaec <_fflush_r+0xc>
 800eb22:	89a3      	ldrh	r3, [r4, #12]
 800eb24:	059b      	lsls	r3, r3, #22
 800eb26:	d4e1      	bmi.n	800eaec <_fflush_r+0xc>
 800eb28:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800eb2a:	f7fe fb8d 	bl	800d248 <__retarget_lock_release_recursive>
 800eb2e:	e7dd      	b.n	800eaec <_fflush_r+0xc>

0800eb30 <memmove>:
 800eb30:	4288      	cmp	r0, r1
 800eb32:	b510      	push	{r4, lr}
 800eb34:	eb01 0402 	add.w	r4, r1, r2
 800eb38:	d902      	bls.n	800eb40 <memmove+0x10>
 800eb3a:	4284      	cmp	r4, r0
 800eb3c:	4623      	mov	r3, r4
 800eb3e:	d807      	bhi.n	800eb50 <memmove+0x20>
 800eb40:	1e43      	subs	r3, r0, #1
 800eb42:	42a1      	cmp	r1, r4
 800eb44:	d008      	beq.n	800eb58 <memmove+0x28>
 800eb46:	f811 2b01 	ldrb.w	r2, [r1], #1
 800eb4a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800eb4e:	e7f8      	b.n	800eb42 <memmove+0x12>
 800eb50:	4402      	add	r2, r0
 800eb52:	4601      	mov	r1, r0
 800eb54:	428a      	cmp	r2, r1
 800eb56:	d100      	bne.n	800eb5a <memmove+0x2a>
 800eb58:	bd10      	pop	{r4, pc}
 800eb5a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800eb5e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800eb62:	e7f7      	b.n	800eb54 <memmove+0x24>

0800eb64 <_sbrk_r>:
 800eb64:	b538      	push	{r3, r4, r5, lr}
 800eb66:	4d06      	ldr	r5, [pc, #24]	@ (800eb80 <_sbrk_r+0x1c>)
 800eb68:	2300      	movs	r3, #0
 800eb6a:	4604      	mov	r4, r0
 800eb6c:	4608      	mov	r0, r1
 800eb6e:	602b      	str	r3, [r5, #0]
 800eb70:	f7f3 fa76 	bl	8002060 <_sbrk>
 800eb74:	1c43      	adds	r3, r0, #1
 800eb76:	d102      	bne.n	800eb7e <_sbrk_r+0x1a>
 800eb78:	682b      	ldr	r3, [r5, #0]
 800eb7a:	b103      	cbz	r3, 800eb7e <_sbrk_r+0x1a>
 800eb7c:	6023      	str	r3, [r4, #0]
 800eb7e:	bd38      	pop	{r3, r4, r5, pc}
 800eb80:	24000924 	.word	0x24000924

0800eb84 <__assert_func>:
 800eb84:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800eb86:	4614      	mov	r4, r2
 800eb88:	461a      	mov	r2, r3
 800eb8a:	4b09      	ldr	r3, [pc, #36]	@ (800ebb0 <__assert_func+0x2c>)
 800eb8c:	681b      	ldr	r3, [r3, #0]
 800eb8e:	4605      	mov	r5, r0
 800eb90:	68d8      	ldr	r0, [r3, #12]
 800eb92:	b14c      	cbz	r4, 800eba8 <__assert_func+0x24>
 800eb94:	4b07      	ldr	r3, [pc, #28]	@ (800ebb4 <__assert_func+0x30>)
 800eb96:	9100      	str	r1, [sp, #0]
 800eb98:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800eb9c:	4906      	ldr	r1, [pc, #24]	@ (800ebb8 <__assert_func+0x34>)
 800eb9e:	462b      	mov	r3, r5
 800eba0:	f000 f870 	bl	800ec84 <fiprintf>
 800eba4:	f000 f880 	bl	800eca8 <abort>
 800eba8:	4b04      	ldr	r3, [pc, #16]	@ (800ebbc <__assert_func+0x38>)
 800ebaa:	461c      	mov	r4, r3
 800ebac:	e7f3      	b.n	800eb96 <__assert_func+0x12>
 800ebae:	bf00      	nop
 800ebb0:	2400001c 	.word	0x2400001c
 800ebb4:	0800f481 	.word	0x0800f481
 800ebb8:	0800f48e 	.word	0x0800f48e
 800ebbc:	0800f4bc 	.word	0x0800f4bc

0800ebc0 <_calloc_r>:
 800ebc0:	b570      	push	{r4, r5, r6, lr}
 800ebc2:	fba1 5402 	umull	r5, r4, r1, r2
 800ebc6:	b934      	cbnz	r4, 800ebd6 <_calloc_r+0x16>
 800ebc8:	4629      	mov	r1, r5
 800ebca:	f7ff f9a7 	bl	800df1c <_malloc_r>
 800ebce:	4606      	mov	r6, r0
 800ebd0:	b928      	cbnz	r0, 800ebde <_calloc_r+0x1e>
 800ebd2:	4630      	mov	r0, r6
 800ebd4:	bd70      	pop	{r4, r5, r6, pc}
 800ebd6:	220c      	movs	r2, #12
 800ebd8:	6002      	str	r2, [r0, #0]
 800ebda:	2600      	movs	r6, #0
 800ebdc:	e7f9      	b.n	800ebd2 <_calloc_r+0x12>
 800ebde:	462a      	mov	r2, r5
 800ebe0:	4621      	mov	r1, r4
 800ebe2:	f7fe fab2 	bl	800d14a <memset>
 800ebe6:	e7f4      	b.n	800ebd2 <_calloc_r+0x12>

0800ebe8 <__ascii_mbtowc>:
 800ebe8:	b082      	sub	sp, #8
 800ebea:	b901      	cbnz	r1, 800ebee <__ascii_mbtowc+0x6>
 800ebec:	a901      	add	r1, sp, #4
 800ebee:	b142      	cbz	r2, 800ec02 <__ascii_mbtowc+0x1a>
 800ebf0:	b14b      	cbz	r3, 800ec06 <__ascii_mbtowc+0x1e>
 800ebf2:	7813      	ldrb	r3, [r2, #0]
 800ebf4:	600b      	str	r3, [r1, #0]
 800ebf6:	7812      	ldrb	r2, [r2, #0]
 800ebf8:	1e10      	subs	r0, r2, #0
 800ebfa:	bf18      	it	ne
 800ebfc:	2001      	movne	r0, #1
 800ebfe:	b002      	add	sp, #8
 800ec00:	4770      	bx	lr
 800ec02:	4610      	mov	r0, r2
 800ec04:	e7fb      	b.n	800ebfe <__ascii_mbtowc+0x16>
 800ec06:	f06f 0001 	mvn.w	r0, #1
 800ec0a:	e7f8      	b.n	800ebfe <__ascii_mbtowc+0x16>

0800ec0c <_realloc_r>:
 800ec0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ec10:	4607      	mov	r7, r0
 800ec12:	4614      	mov	r4, r2
 800ec14:	460d      	mov	r5, r1
 800ec16:	b921      	cbnz	r1, 800ec22 <_realloc_r+0x16>
 800ec18:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ec1c:	4611      	mov	r1, r2
 800ec1e:	f7ff b97d 	b.w	800df1c <_malloc_r>
 800ec22:	b92a      	cbnz	r2, 800ec30 <_realloc_r+0x24>
 800ec24:	f7ff f906 	bl	800de34 <_free_r>
 800ec28:	4625      	mov	r5, r4
 800ec2a:	4628      	mov	r0, r5
 800ec2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ec30:	f000 f841 	bl	800ecb6 <_malloc_usable_size_r>
 800ec34:	4284      	cmp	r4, r0
 800ec36:	4606      	mov	r6, r0
 800ec38:	d802      	bhi.n	800ec40 <_realloc_r+0x34>
 800ec3a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ec3e:	d8f4      	bhi.n	800ec2a <_realloc_r+0x1e>
 800ec40:	4621      	mov	r1, r4
 800ec42:	4638      	mov	r0, r7
 800ec44:	f7ff f96a 	bl	800df1c <_malloc_r>
 800ec48:	4680      	mov	r8, r0
 800ec4a:	b908      	cbnz	r0, 800ec50 <_realloc_r+0x44>
 800ec4c:	4645      	mov	r5, r8
 800ec4e:	e7ec      	b.n	800ec2a <_realloc_r+0x1e>
 800ec50:	42b4      	cmp	r4, r6
 800ec52:	4622      	mov	r2, r4
 800ec54:	4629      	mov	r1, r5
 800ec56:	bf28      	it	cs
 800ec58:	4632      	movcs	r2, r6
 800ec5a:	f7fe faf6 	bl	800d24a <memcpy>
 800ec5e:	4629      	mov	r1, r5
 800ec60:	4638      	mov	r0, r7
 800ec62:	f7ff f8e7 	bl	800de34 <_free_r>
 800ec66:	e7f1      	b.n	800ec4c <_realloc_r+0x40>

0800ec68 <__ascii_wctomb>:
 800ec68:	4603      	mov	r3, r0
 800ec6a:	4608      	mov	r0, r1
 800ec6c:	b141      	cbz	r1, 800ec80 <__ascii_wctomb+0x18>
 800ec6e:	2aff      	cmp	r2, #255	@ 0xff
 800ec70:	d904      	bls.n	800ec7c <__ascii_wctomb+0x14>
 800ec72:	228a      	movs	r2, #138	@ 0x8a
 800ec74:	601a      	str	r2, [r3, #0]
 800ec76:	f04f 30ff 	mov.w	r0, #4294967295
 800ec7a:	4770      	bx	lr
 800ec7c:	700a      	strb	r2, [r1, #0]
 800ec7e:	2001      	movs	r0, #1
 800ec80:	4770      	bx	lr
	...

0800ec84 <fiprintf>:
 800ec84:	b40e      	push	{r1, r2, r3}
 800ec86:	b503      	push	{r0, r1, lr}
 800ec88:	4601      	mov	r1, r0
 800ec8a:	ab03      	add	r3, sp, #12
 800ec8c:	4805      	ldr	r0, [pc, #20]	@ (800eca4 <fiprintf+0x20>)
 800ec8e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ec92:	6800      	ldr	r0, [r0, #0]
 800ec94:	9301      	str	r3, [sp, #4]
 800ec96:	f000 f83f 	bl	800ed18 <_vfiprintf_r>
 800ec9a:	b002      	add	sp, #8
 800ec9c:	f85d eb04 	ldr.w	lr, [sp], #4
 800eca0:	b003      	add	sp, #12
 800eca2:	4770      	bx	lr
 800eca4:	2400001c 	.word	0x2400001c

0800eca8 <abort>:
 800eca8:	b508      	push	{r3, lr}
 800ecaa:	2006      	movs	r0, #6
 800ecac:	f000 fa08 	bl	800f0c0 <raise>
 800ecb0:	2001      	movs	r0, #1
 800ecb2:	f7f3 f95d 	bl	8001f70 <_exit>

0800ecb6 <_malloc_usable_size_r>:
 800ecb6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ecba:	1f18      	subs	r0, r3, #4
 800ecbc:	2b00      	cmp	r3, #0
 800ecbe:	bfbc      	itt	lt
 800ecc0:	580b      	ldrlt	r3, [r1, r0]
 800ecc2:	18c0      	addlt	r0, r0, r3
 800ecc4:	4770      	bx	lr

0800ecc6 <__sfputc_r>:
 800ecc6:	6893      	ldr	r3, [r2, #8]
 800ecc8:	3b01      	subs	r3, #1
 800ecca:	2b00      	cmp	r3, #0
 800eccc:	b410      	push	{r4}
 800ecce:	6093      	str	r3, [r2, #8]
 800ecd0:	da08      	bge.n	800ece4 <__sfputc_r+0x1e>
 800ecd2:	6994      	ldr	r4, [r2, #24]
 800ecd4:	42a3      	cmp	r3, r4
 800ecd6:	db01      	blt.n	800ecdc <__sfputc_r+0x16>
 800ecd8:	290a      	cmp	r1, #10
 800ecda:	d103      	bne.n	800ece4 <__sfputc_r+0x1e>
 800ecdc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ece0:	f000 b932 	b.w	800ef48 <__swbuf_r>
 800ece4:	6813      	ldr	r3, [r2, #0]
 800ece6:	1c58      	adds	r0, r3, #1
 800ece8:	6010      	str	r0, [r2, #0]
 800ecea:	7019      	strb	r1, [r3, #0]
 800ecec:	4608      	mov	r0, r1
 800ecee:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ecf2:	4770      	bx	lr

0800ecf4 <__sfputs_r>:
 800ecf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ecf6:	4606      	mov	r6, r0
 800ecf8:	460f      	mov	r7, r1
 800ecfa:	4614      	mov	r4, r2
 800ecfc:	18d5      	adds	r5, r2, r3
 800ecfe:	42ac      	cmp	r4, r5
 800ed00:	d101      	bne.n	800ed06 <__sfputs_r+0x12>
 800ed02:	2000      	movs	r0, #0
 800ed04:	e007      	b.n	800ed16 <__sfputs_r+0x22>
 800ed06:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ed0a:	463a      	mov	r2, r7
 800ed0c:	4630      	mov	r0, r6
 800ed0e:	f7ff ffda 	bl	800ecc6 <__sfputc_r>
 800ed12:	1c43      	adds	r3, r0, #1
 800ed14:	d1f3      	bne.n	800ecfe <__sfputs_r+0xa>
 800ed16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ed18 <_vfiprintf_r>:
 800ed18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed1c:	460d      	mov	r5, r1
 800ed1e:	b09d      	sub	sp, #116	@ 0x74
 800ed20:	4614      	mov	r4, r2
 800ed22:	4698      	mov	r8, r3
 800ed24:	4606      	mov	r6, r0
 800ed26:	b118      	cbz	r0, 800ed30 <_vfiprintf_r+0x18>
 800ed28:	6a03      	ldr	r3, [r0, #32]
 800ed2a:	b90b      	cbnz	r3, 800ed30 <_vfiprintf_r+0x18>
 800ed2c:	f7fe f95e 	bl	800cfec <__sinit>
 800ed30:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ed32:	07d9      	lsls	r1, r3, #31
 800ed34:	d405      	bmi.n	800ed42 <_vfiprintf_r+0x2a>
 800ed36:	89ab      	ldrh	r3, [r5, #12]
 800ed38:	059a      	lsls	r2, r3, #22
 800ed3a:	d402      	bmi.n	800ed42 <_vfiprintf_r+0x2a>
 800ed3c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ed3e:	f7fe fa82 	bl	800d246 <__retarget_lock_acquire_recursive>
 800ed42:	89ab      	ldrh	r3, [r5, #12]
 800ed44:	071b      	lsls	r3, r3, #28
 800ed46:	d501      	bpl.n	800ed4c <_vfiprintf_r+0x34>
 800ed48:	692b      	ldr	r3, [r5, #16]
 800ed4a:	b99b      	cbnz	r3, 800ed74 <_vfiprintf_r+0x5c>
 800ed4c:	4629      	mov	r1, r5
 800ed4e:	4630      	mov	r0, r6
 800ed50:	f000 f938 	bl	800efc4 <__swsetup_r>
 800ed54:	b170      	cbz	r0, 800ed74 <_vfiprintf_r+0x5c>
 800ed56:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ed58:	07dc      	lsls	r4, r3, #31
 800ed5a:	d504      	bpl.n	800ed66 <_vfiprintf_r+0x4e>
 800ed5c:	f04f 30ff 	mov.w	r0, #4294967295
 800ed60:	b01d      	add	sp, #116	@ 0x74
 800ed62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed66:	89ab      	ldrh	r3, [r5, #12]
 800ed68:	0598      	lsls	r0, r3, #22
 800ed6a:	d4f7      	bmi.n	800ed5c <_vfiprintf_r+0x44>
 800ed6c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ed6e:	f7fe fa6b 	bl	800d248 <__retarget_lock_release_recursive>
 800ed72:	e7f3      	b.n	800ed5c <_vfiprintf_r+0x44>
 800ed74:	2300      	movs	r3, #0
 800ed76:	9309      	str	r3, [sp, #36]	@ 0x24
 800ed78:	2320      	movs	r3, #32
 800ed7a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ed7e:	f8cd 800c 	str.w	r8, [sp, #12]
 800ed82:	2330      	movs	r3, #48	@ 0x30
 800ed84:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ef34 <_vfiprintf_r+0x21c>
 800ed88:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ed8c:	f04f 0901 	mov.w	r9, #1
 800ed90:	4623      	mov	r3, r4
 800ed92:	469a      	mov	sl, r3
 800ed94:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ed98:	b10a      	cbz	r2, 800ed9e <_vfiprintf_r+0x86>
 800ed9a:	2a25      	cmp	r2, #37	@ 0x25
 800ed9c:	d1f9      	bne.n	800ed92 <_vfiprintf_r+0x7a>
 800ed9e:	ebba 0b04 	subs.w	fp, sl, r4
 800eda2:	d00b      	beq.n	800edbc <_vfiprintf_r+0xa4>
 800eda4:	465b      	mov	r3, fp
 800eda6:	4622      	mov	r2, r4
 800eda8:	4629      	mov	r1, r5
 800edaa:	4630      	mov	r0, r6
 800edac:	f7ff ffa2 	bl	800ecf4 <__sfputs_r>
 800edb0:	3001      	adds	r0, #1
 800edb2:	f000 80a7 	beq.w	800ef04 <_vfiprintf_r+0x1ec>
 800edb6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800edb8:	445a      	add	r2, fp
 800edba:	9209      	str	r2, [sp, #36]	@ 0x24
 800edbc:	f89a 3000 	ldrb.w	r3, [sl]
 800edc0:	2b00      	cmp	r3, #0
 800edc2:	f000 809f 	beq.w	800ef04 <_vfiprintf_r+0x1ec>
 800edc6:	2300      	movs	r3, #0
 800edc8:	f04f 32ff 	mov.w	r2, #4294967295
 800edcc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800edd0:	f10a 0a01 	add.w	sl, sl, #1
 800edd4:	9304      	str	r3, [sp, #16]
 800edd6:	9307      	str	r3, [sp, #28]
 800edd8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800eddc:	931a      	str	r3, [sp, #104]	@ 0x68
 800edde:	4654      	mov	r4, sl
 800ede0:	2205      	movs	r2, #5
 800ede2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ede6:	4853      	ldr	r0, [pc, #332]	@ (800ef34 <_vfiprintf_r+0x21c>)
 800ede8:	f7f1 fa92 	bl	8000310 <memchr>
 800edec:	9a04      	ldr	r2, [sp, #16]
 800edee:	b9d8      	cbnz	r0, 800ee28 <_vfiprintf_r+0x110>
 800edf0:	06d1      	lsls	r1, r2, #27
 800edf2:	bf44      	itt	mi
 800edf4:	2320      	movmi	r3, #32
 800edf6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800edfa:	0713      	lsls	r3, r2, #28
 800edfc:	bf44      	itt	mi
 800edfe:	232b      	movmi	r3, #43	@ 0x2b
 800ee00:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ee04:	f89a 3000 	ldrb.w	r3, [sl]
 800ee08:	2b2a      	cmp	r3, #42	@ 0x2a
 800ee0a:	d015      	beq.n	800ee38 <_vfiprintf_r+0x120>
 800ee0c:	9a07      	ldr	r2, [sp, #28]
 800ee0e:	4654      	mov	r4, sl
 800ee10:	2000      	movs	r0, #0
 800ee12:	f04f 0c0a 	mov.w	ip, #10
 800ee16:	4621      	mov	r1, r4
 800ee18:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ee1c:	3b30      	subs	r3, #48	@ 0x30
 800ee1e:	2b09      	cmp	r3, #9
 800ee20:	d94b      	bls.n	800eeba <_vfiprintf_r+0x1a2>
 800ee22:	b1b0      	cbz	r0, 800ee52 <_vfiprintf_r+0x13a>
 800ee24:	9207      	str	r2, [sp, #28]
 800ee26:	e014      	b.n	800ee52 <_vfiprintf_r+0x13a>
 800ee28:	eba0 0308 	sub.w	r3, r0, r8
 800ee2c:	fa09 f303 	lsl.w	r3, r9, r3
 800ee30:	4313      	orrs	r3, r2
 800ee32:	9304      	str	r3, [sp, #16]
 800ee34:	46a2      	mov	sl, r4
 800ee36:	e7d2      	b.n	800edde <_vfiprintf_r+0xc6>
 800ee38:	9b03      	ldr	r3, [sp, #12]
 800ee3a:	1d19      	adds	r1, r3, #4
 800ee3c:	681b      	ldr	r3, [r3, #0]
 800ee3e:	9103      	str	r1, [sp, #12]
 800ee40:	2b00      	cmp	r3, #0
 800ee42:	bfbb      	ittet	lt
 800ee44:	425b      	neglt	r3, r3
 800ee46:	f042 0202 	orrlt.w	r2, r2, #2
 800ee4a:	9307      	strge	r3, [sp, #28]
 800ee4c:	9307      	strlt	r3, [sp, #28]
 800ee4e:	bfb8      	it	lt
 800ee50:	9204      	strlt	r2, [sp, #16]
 800ee52:	7823      	ldrb	r3, [r4, #0]
 800ee54:	2b2e      	cmp	r3, #46	@ 0x2e
 800ee56:	d10a      	bne.n	800ee6e <_vfiprintf_r+0x156>
 800ee58:	7863      	ldrb	r3, [r4, #1]
 800ee5a:	2b2a      	cmp	r3, #42	@ 0x2a
 800ee5c:	d132      	bne.n	800eec4 <_vfiprintf_r+0x1ac>
 800ee5e:	9b03      	ldr	r3, [sp, #12]
 800ee60:	1d1a      	adds	r2, r3, #4
 800ee62:	681b      	ldr	r3, [r3, #0]
 800ee64:	9203      	str	r2, [sp, #12]
 800ee66:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ee6a:	3402      	adds	r4, #2
 800ee6c:	9305      	str	r3, [sp, #20]
 800ee6e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ef44 <_vfiprintf_r+0x22c>
 800ee72:	7821      	ldrb	r1, [r4, #0]
 800ee74:	2203      	movs	r2, #3
 800ee76:	4650      	mov	r0, sl
 800ee78:	f7f1 fa4a 	bl	8000310 <memchr>
 800ee7c:	b138      	cbz	r0, 800ee8e <_vfiprintf_r+0x176>
 800ee7e:	9b04      	ldr	r3, [sp, #16]
 800ee80:	eba0 000a 	sub.w	r0, r0, sl
 800ee84:	2240      	movs	r2, #64	@ 0x40
 800ee86:	4082      	lsls	r2, r0
 800ee88:	4313      	orrs	r3, r2
 800ee8a:	3401      	adds	r4, #1
 800ee8c:	9304      	str	r3, [sp, #16]
 800ee8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ee92:	4829      	ldr	r0, [pc, #164]	@ (800ef38 <_vfiprintf_r+0x220>)
 800ee94:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ee98:	2206      	movs	r2, #6
 800ee9a:	f7f1 fa39 	bl	8000310 <memchr>
 800ee9e:	2800      	cmp	r0, #0
 800eea0:	d03f      	beq.n	800ef22 <_vfiprintf_r+0x20a>
 800eea2:	4b26      	ldr	r3, [pc, #152]	@ (800ef3c <_vfiprintf_r+0x224>)
 800eea4:	bb1b      	cbnz	r3, 800eeee <_vfiprintf_r+0x1d6>
 800eea6:	9b03      	ldr	r3, [sp, #12]
 800eea8:	3307      	adds	r3, #7
 800eeaa:	f023 0307 	bic.w	r3, r3, #7
 800eeae:	3308      	adds	r3, #8
 800eeb0:	9303      	str	r3, [sp, #12]
 800eeb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eeb4:	443b      	add	r3, r7
 800eeb6:	9309      	str	r3, [sp, #36]	@ 0x24
 800eeb8:	e76a      	b.n	800ed90 <_vfiprintf_r+0x78>
 800eeba:	fb0c 3202 	mla	r2, ip, r2, r3
 800eebe:	460c      	mov	r4, r1
 800eec0:	2001      	movs	r0, #1
 800eec2:	e7a8      	b.n	800ee16 <_vfiprintf_r+0xfe>
 800eec4:	2300      	movs	r3, #0
 800eec6:	3401      	adds	r4, #1
 800eec8:	9305      	str	r3, [sp, #20]
 800eeca:	4619      	mov	r1, r3
 800eecc:	f04f 0c0a 	mov.w	ip, #10
 800eed0:	4620      	mov	r0, r4
 800eed2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800eed6:	3a30      	subs	r2, #48	@ 0x30
 800eed8:	2a09      	cmp	r2, #9
 800eeda:	d903      	bls.n	800eee4 <_vfiprintf_r+0x1cc>
 800eedc:	2b00      	cmp	r3, #0
 800eede:	d0c6      	beq.n	800ee6e <_vfiprintf_r+0x156>
 800eee0:	9105      	str	r1, [sp, #20]
 800eee2:	e7c4      	b.n	800ee6e <_vfiprintf_r+0x156>
 800eee4:	fb0c 2101 	mla	r1, ip, r1, r2
 800eee8:	4604      	mov	r4, r0
 800eeea:	2301      	movs	r3, #1
 800eeec:	e7f0      	b.n	800eed0 <_vfiprintf_r+0x1b8>
 800eeee:	ab03      	add	r3, sp, #12
 800eef0:	9300      	str	r3, [sp, #0]
 800eef2:	462a      	mov	r2, r5
 800eef4:	4b12      	ldr	r3, [pc, #72]	@ (800ef40 <_vfiprintf_r+0x228>)
 800eef6:	a904      	add	r1, sp, #16
 800eef8:	4630      	mov	r0, r6
 800eefa:	f7fd fc45 	bl	800c788 <_printf_float>
 800eefe:	4607      	mov	r7, r0
 800ef00:	1c78      	adds	r0, r7, #1
 800ef02:	d1d6      	bne.n	800eeb2 <_vfiprintf_r+0x19a>
 800ef04:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ef06:	07d9      	lsls	r1, r3, #31
 800ef08:	d405      	bmi.n	800ef16 <_vfiprintf_r+0x1fe>
 800ef0a:	89ab      	ldrh	r3, [r5, #12]
 800ef0c:	059a      	lsls	r2, r3, #22
 800ef0e:	d402      	bmi.n	800ef16 <_vfiprintf_r+0x1fe>
 800ef10:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ef12:	f7fe f999 	bl	800d248 <__retarget_lock_release_recursive>
 800ef16:	89ab      	ldrh	r3, [r5, #12]
 800ef18:	065b      	lsls	r3, r3, #25
 800ef1a:	f53f af1f 	bmi.w	800ed5c <_vfiprintf_r+0x44>
 800ef1e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ef20:	e71e      	b.n	800ed60 <_vfiprintf_r+0x48>
 800ef22:	ab03      	add	r3, sp, #12
 800ef24:	9300      	str	r3, [sp, #0]
 800ef26:	462a      	mov	r2, r5
 800ef28:	4b05      	ldr	r3, [pc, #20]	@ (800ef40 <_vfiprintf_r+0x228>)
 800ef2a:	a904      	add	r1, sp, #16
 800ef2c:	4630      	mov	r0, r6
 800ef2e:	f7fd feb3 	bl	800cc98 <_printf_i>
 800ef32:	e7e4      	b.n	800eefe <_vfiprintf_r+0x1e6>
 800ef34:	0800f466 	.word	0x0800f466
 800ef38:	0800f470 	.word	0x0800f470
 800ef3c:	0800c789 	.word	0x0800c789
 800ef40:	0800ecf5 	.word	0x0800ecf5
 800ef44:	0800f46c 	.word	0x0800f46c

0800ef48 <__swbuf_r>:
 800ef48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ef4a:	460e      	mov	r6, r1
 800ef4c:	4614      	mov	r4, r2
 800ef4e:	4605      	mov	r5, r0
 800ef50:	b118      	cbz	r0, 800ef5a <__swbuf_r+0x12>
 800ef52:	6a03      	ldr	r3, [r0, #32]
 800ef54:	b90b      	cbnz	r3, 800ef5a <__swbuf_r+0x12>
 800ef56:	f7fe f849 	bl	800cfec <__sinit>
 800ef5a:	69a3      	ldr	r3, [r4, #24]
 800ef5c:	60a3      	str	r3, [r4, #8]
 800ef5e:	89a3      	ldrh	r3, [r4, #12]
 800ef60:	071a      	lsls	r2, r3, #28
 800ef62:	d501      	bpl.n	800ef68 <__swbuf_r+0x20>
 800ef64:	6923      	ldr	r3, [r4, #16]
 800ef66:	b943      	cbnz	r3, 800ef7a <__swbuf_r+0x32>
 800ef68:	4621      	mov	r1, r4
 800ef6a:	4628      	mov	r0, r5
 800ef6c:	f000 f82a 	bl	800efc4 <__swsetup_r>
 800ef70:	b118      	cbz	r0, 800ef7a <__swbuf_r+0x32>
 800ef72:	f04f 37ff 	mov.w	r7, #4294967295
 800ef76:	4638      	mov	r0, r7
 800ef78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ef7a:	6823      	ldr	r3, [r4, #0]
 800ef7c:	6922      	ldr	r2, [r4, #16]
 800ef7e:	1a98      	subs	r0, r3, r2
 800ef80:	6963      	ldr	r3, [r4, #20]
 800ef82:	b2f6      	uxtb	r6, r6
 800ef84:	4283      	cmp	r3, r0
 800ef86:	4637      	mov	r7, r6
 800ef88:	dc05      	bgt.n	800ef96 <__swbuf_r+0x4e>
 800ef8a:	4621      	mov	r1, r4
 800ef8c:	4628      	mov	r0, r5
 800ef8e:	f7ff fda7 	bl	800eae0 <_fflush_r>
 800ef92:	2800      	cmp	r0, #0
 800ef94:	d1ed      	bne.n	800ef72 <__swbuf_r+0x2a>
 800ef96:	68a3      	ldr	r3, [r4, #8]
 800ef98:	3b01      	subs	r3, #1
 800ef9a:	60a3      	str	r3, [r4, #8]
 800ef9c:	6823      	ldr	r3, [r4, #0]
 800ef9e:	1c5a      	adds	r2, r3, #1
 800efa0:	6022      	str	r2, [r4, #0]
 800efa2:	701e      	strb	r6, [r3, #0]
 800efa4:	6962      	ldr	r2, [r4, #20]
 800efa6:	1c43      	adds	r3, r0, #1
 800efa8:	429a      	cmp	r2, r3
 800efaa:	d004      	beq.n	800efb6 <__swbuf_r+0x6e>
 800efac:	89a3      	ldrh	r3, [r4, #12]
 800efae:	07db      	lsls	r3, r3, #31
 800efb0:	d5e1      	bpl.n	800ef76 <__swbuf_r+0x2e>
 800efb2:	2e0a      	cmp	r6, #10
 800efb4:	d1df      	bne.n	800ef76 <__swbuf_r+0x2e>
 800efb6:	4621      	mov	r1, r4
 800efb8:	4628      	mov	r0, r5
 800efba:	f7ff fd91 	bl	800eae0 <_fflush_r>
 800efbe:	2800      	cmp	r0, #0
 800efc0:	d0d9      	beq.n	800ef76 <__swbuf_r+0x2e>
 800efc2:	e7d6      	b.n	800ef72 <__swbuf_r+0x2a>

0800efc4 <__swsetup_r>:
 800efc4:	b538      	push	{r3, r4, r5, lr}
 800efc6:	4b29      	ldr	r3, [pc, #164]	@ (800f06c <__swsetup_r+0xa8>)
 800efc8:	4605      	mov	r5, r0
 800efca:	6818      	ldr	r0, [r3, #0]
 800efcc:	460c      	mov	r4, r1
 800efce:	b118      	cbz	r0, 800efd8 <__swsetup_r+0x14>
 800efd0:	6a03      	ldr	r3, [r0, #32]
 800efd2:	b90b      	cbnz	r3, 800efd8 <__swsetup_r+0x14>
 800efd4:	f7fe f80a 	bl	800cfec <__sinit>
 800efd8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800efdc:	0719      	lsls	r1, r3, #28
 800efde:	d422      	bmi.n	800f026 <__swsetup_r+0x62>
 800efe0:	06da      	lsls	r2, r3, #27
 800efe2:	d407      	bmi.n	800eff4 <__swsetup_r+0x30>
 800efe4:	2209      	movs	r2, #9
 800efe6:	602a      	str	r2, [r5, #0]
 800efe8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800efec:	81a3      	strh	r3, [r4, #12]
 800efee:	f04f 30ff 	mov.w	r0, #4294967295
 800eff2:	e033      	b.n	800f05c <__swsetup_r+0x98>
 800eff4:	0758      	lsls	r0, r3, #29
 800eff6:	d512      	bpl.n	800f01e <__swsetup_r+0x5a>
 800eff8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800effa:	b141      	cbz	r1, 800f00e <__swsetup_r+0x4a>
 800effc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f000:	4299      	cmp	r1, r3
 800f002:	d002      	beq.n	800f00a <__swsetup_r+0x46>
 800f004:	4628      	mov	r0, r5
 800f006:	f7fe ff15 	bl	800de34 <_free_r>
 800f00a:	2300      	movs	r3, #0
 800f00c:	6363      	str	r3, [r4, #52]	@ 0x34
 800f00e:	89a3      	ldrh	r3, [r4, #12]
 800f010:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800f014:	81a3      	strh	r3, [r4, #12]
 800f016:	2300      	movs	r3, #0
 800f018:	6063      	str	r3, [r4, #4]
 800f01a:	6923      	ldr	r3, [r4, #16]
 800f01c:	6023      	str	r3, [r4, #0]
 800f01e:	89a3      	ldrh	r3, [r4, #12]
 800f020:	f043 0308 	orr.w	r3, r3, #8
 800f024:	81a3      	strh	r3, [r4, #12]
 800f026:	6923      	ldr	r3, [r4, #16]
 800f028:	b94b      	cbnz	r3, 800f03e <__swsetup_r+0x7a>
 800f02a:	89a3      	ldrh	r3, [r4, #12]
 800f02c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800f030:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f034:	d003      	beq.n	800f03e <__swsetup_r+0x7a>
 800f036:	4621      	mov	r1, r4
 800f038:	4628      	mov	r0, r5
 800f03a:	f000 f883 	bl	800f144 <__smakebuf_r>
 800f03e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f042:	f013 0201 	ands.w	r2, r3, #1
 800f046:	d00a      	beq.n	800f05e <__swsetup_r+0x9a>
 800f048:	2200      	movs	r2, #0
 800f04a:	60a2      	str	r2, [r4, #8]
 800f04c:	6962      	ldr	r2, [r4, #20]
 800f04e:	4252      	negs	r2, r2
 800f050:	61a2      	str	r2, [r4, #24]
 800f052:	6922      	ldr	r2, [r4, #16]
 800f054:	b942      	cbnz	r2, 800f068 <__swsetup_r+0xa4>
 800f056:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800f05a:	d1c5      	bne.n	800efe8 <__swsetup_r+0x24>
 800f05c:	bd38      	pop	{r3, r4, r5, pc}
 800f05e:	0799      	lsls	r1, r3, #30
 800f060:	bf58      	it	pl
 800f062:	6962      	ldrpl	r2, [r4, #20]
 800f064:	60a2      	str	r2, [r4, #8]
 800f066:	e7f4      	b.n	800f052 <__swsetup_r+0x8e>
 800f068:	2000      	movs	r0, #0
 800f06a:	e7f7      	b.n	800f05c <__swsetup_r+0x98>
 800f06c:	2400001c 	.word	0x2400001c

0800f070 <_raise_r>:
 800f070:	291f      	cmp	r1, #31
 800f072:	b538      	push	{r3, r4, r5, lr}
 800f074:	4605      	mov	r5, r0
 800f076:	460c      	mov	r4, r1
 800f078:	d904      	bls.n	800f084 <_raise_r+0x14>
 800f07a:	2316      	movs	r3, #22
 800f07c:	6003      	str	r3, [r0, #0]
 800f07e:	f04f 30ff 	mov.w	r0, #4294967295
 800f082:	bd38      	pop	{r3, r4, r5, pc}
 800f084:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800f086:	b112      	cbz	r2, 800f08e <_raise_r+0x1e>
 800f088:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f08c:	b94b      	cbnz	r3, 800f0a2 <_raise_r+0x32>
 800f08e:	4628      	mov	r0, r5
 800f090:	f000 f830 	bl	800f0f4 <_getpid_r>
 800f094:	4622      	mov	r2, r4
 800f096:	4601      	mov	r1, r0
 800f098:	4628      	mov	r0, r5
 800f09a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f09e:	f000 b817 	b.w	800f0d0 <_kill_r>
 800f0a2:	2b01      	cmp	r3, #1
 800f0a4:	d00a      	beq.n	800f0bc <_raise_r+0x4c>
 800f0a6:	1c59      	adds	r1, r3, #1
 800f0a8:	d103      	bne.n	800f0b2 <_raise_r+0x42>
 800f0aa:	2316      	movs	r3, #22
 800f0ac:	6003      	str	r3, [r0, #0]
 800f0ae:	2001      	movs	r0, #1
 800f0b0:	e7e7      	b.n	800f082 <_raise_r+0x12>
 800f0b2:	2100      	movs	r1, #0
 800f0b4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800f0b8:	4620      	mov	r0, r4
 800f0ba:	4798      	blx	r3
 800f0bc:	2000      	movs	r0, #0
 800f0be:	e7e0      	b.n	800f082 <_raise_r+0x12>

0800f0c0 <raise>:
 800f0c0:	4b02      	ldr	r3, [pc, #8]	@ (800f0cc <raise+0xc>)
 800f0c2:	4601      	mov	r1, r0
 800f0c4:	6818      	ldr	r0, [r3, #0]
 800f0c6:	f7ff bfd3 	b.w	800f070 <_raise_r>
 800f0ca:	bf00      	nop
 800f0cc:	2400001c 	.word	0x2400001c

0800f0d0 <_kill_r>:
 800f0d0:	b538      	push	{r3, r4, r5, lr}
 800f0d2:	4d07      	ldr	r5, [pc, #28]	@ (800f0f0 <_kill_r+0x20>)
 800f0d4:	2300      	movs	r3, #0
 800f0d6:	4604      	mov	r4, r0
 800f0d8:	4608      	mov	r0, r1
 800f0da:	4611      	mov	r1, r2
 800f0dc:	602b      	str	r3, [r5, #0]
 800f0de:	f7f2 ff37 	bl	8001f50 <_kill>
 800f0e2:	1c43      	adds	r3, r0, #1
 800f0e4:	d102      	bne.n	800f0ec <_kill_r+0x1c>
 800f0e6:	682b      	ldr	r3, [r5, #0]
 800f0e8:	b103      	cbz	r3, 800f0ec <_kill_r+0x1c>
 800f0ea:	6023      	str	r3, [r4, #0]
 800f0ec:	bd38      	pop	{r3, r4, r5, pc}
 800f0ee:	bf00      	nop
 800f0f0:	24000924 	.word	0x24000924

0800f0f4 <_getpid_r>:
 800f0f4:	f7f2 bf24 	b.w	8001f40 <_getpid>

0800f0f8 <__swhatbuf_r>:
 800f0f8:	b570      	push	{r4, r5, r6, lr}
 800f0fa:	460c      	mov	r4, r1
 800f0fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f100:	2900      	cmp	r1, #0
 800f102:	b096      	sub	sp, #88	@ 0x58
 800f104:	4615      	mov	r5, r2
 800f106:	461e      	mov	r6, r3
 800f108:	da0d      	bge.n	800f126 <__swhatbuf_r+0x2e>
 800f10a:	89a3      	ldrh	r3, [r4, #12]
 800f10c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f110:	f04f 0100 	mov.w	r1, #0
 800f114:	bf14      	ite	ne
 800f116:	2340      	movne	r3, #64	@ 0x40
 800f118:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f11c:	2000      	movs	r0, #0
 800f11e:	6031      	str	r1, [r6, #0]
 800f120:	602b      	str	r3, [r5, #0]
 800f122:	b016      	add	sp, #88	@ 0x58
 800f124:	bd70      	pop	{r4, r5, r6, pc}
 800f126:	466a      	mov	r2, sp
 800f128:	f000 f848 	bl	800f1bc <_fstat_r>
 800f12c:	2800      	cmp	r0, #0
 800f12e:	dbec      	blt.n	800f10a <__swhatbuf_r+0x12>
 800f130:	9901      	ldr	r1, [sp, #4]
 800f132:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f136:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f13a:	4259      	negs	r1, r3
 800f13c:	4159      	adcs	r1, r3
 800f13e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f142:	e7eb      	b.n	800f11c <__swhatbuf_r+0x24>

0800f144 <__smakebuf_r>:
 800f144:	898b      	ldrh	r3, [r1, #12]
 800f146:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f148:	079d      	lsls	r5, r3, #30
 800f14a:	4606      	mov	r6, r0
 800f14c:	460c      	mov	r4, r1
 800f14e:	d507      	bpl.n	800f160 <__smakebuf_r+0x1c>
 800f150:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f154:	6023      	str	r3, [r4, #0]
 800f156:	6123      	str	r3, [r4, #16]
 800f158:	2301      	movs	r3, #1
 800f15a:	6163      	str	r3, [r4, #20]
 800f15c:	b003      	add	sp, #12
 800f15e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f160:	ab01      	add	r3, sp, #4
 800f162:	466a      	mov	r2, sp
 800f164:	f7ff ffc8 	bl	800f0f8 <__swhatbuf_r>
 800f168:	9f00      	ldr	r7, [sp, #0]
 800f16a:	4605      	mov	r5, r0
 800f16c:	4639      	mov	r1, r7
 800f16e:	4630      	mov	r0, r6
 800f170:	f7fe fed4 	bl	800df1c <_malloc_r>
 800f174:	b948      	cbnz	r0, 800f18a <__smakebuf_r+0x46>
 800f176:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f17a:	059a      	lsls	r2, r3, #22
 800f17c:	d4ee      	bmi.n	800f15c <__smakebuf_r+0x18>
 800f17e:	f023 0303 	bic.w	r3, r3, #3
 800f182:	f043 0302 	orr.w	r3, r3, #2
 800f186:	81a3      	strh	r3, [r4, #12]
 800f188:	e7e2      	b.n	800f150 <__smakebuf_r+0xc>
 800f18a:	89a3      	ldrh	r3, [r4, #12]
 800f18c:	6020      	str	r0, [r4, #0]
 800f18e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f192:	81a3      	strh	r3, [r4, #12]
 800f194:	9b01      	ldr	r3, [sp, #4]
 800f196:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800f19a:	b15b      	cbz	r3, 800f1b4 <__smakebuf_r+0x70>
 800f19c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f1a0:	4630      	mov	r0, r6
 800f1a2:	f000 f81d 	bl	800f1e0 <_isatty_r>
 800f1a6:	b128      	cbz	r0, 800f1b4 <__smakebuf_r+0x70>
 800f1a8:	89a3      	ldrh	r3, [r4, #12]
 800f1aa:	f023 0303 	bic.w	r3, r3, #3
 800f1ae:	f043 0301 	orr.w	r3, r3, #1
 800f1b2:	81a3      	strh	r3, [r4, #12]
 800f1b4:	89a3      	ldrh	r3, [r4, #12]
 800f1b6:	431d      	orrs	r5, r3
 800f1b8:	81a5      	strh	r5, [r4, #12]
 800f1ba:	e7cf      	b.n	800f15c <__smakebuf_r+0x18>

0800f1bc <_fstat_r>:
 800f1bc:	b538      	push	{r3, r4, r5, lr}
 800f1be:	4d07      	ldr	r5, [pc, #28]	@ (800f1dc <_fstat_r+0x20>)
 800f1c0:	2300      	movs	r3, #0
 800f1c2:	4604      	mov	r4, r0
 800f1c4:	4608      	mov	r0, r1
 800f1c6:	4611      	mov	r1, r2
 800f1c8:	602b      	str	r3, [r5, #0]
 800f1ca:	f7f2 ff21 	bl	8002010 <_fstat>
 800f1ce:	1c43      	adds	r3, r0, #1
 800f1d0:	d102      	bne.n	800f1d8 <_fstat_r+0x1c>
 800f1d2:	682b      	ldr	r3, [r5, #0]
 800f1d4:	b103      	cbz	r3, 800f1d8 <_fstat_r+0x1c>
 800f1d6:	6023      	str	r3, [r4, #0]
 800f1d8:	bd38      	pop	{r3, r4, r5, pc}
 800f1da:	bf00      	nop
 800f1dc:	24000924 	.word	0x24000924

0800f1e0 <_isatty_r>:
 800f1e0:	b538      	push	{r3, r4, r5, lr}
 800f1e2:	4d06      	ldr	r5, [pc, #24]	@ (800f1fc <_isatty_r+0x1c>)
 800f1e4:	2300      	movs	r3, #0
 800f1e6:	4604      	mov	r4, r0
 800f1e8:	4608      	mov	r0, r1
 800f1ea:	602b      	str	r3, [r5, #0]
 800f1ec:	f7f2 ff20 	bl	8002030 <_isatty>
 800f1f0:	1c43      	adds	r3, r0, #1
 800f1f2:	d102      	bne.n	800f1fa <_isatty_r+0x1a>
 800f1f4:	682b      	ldr	r3, [r5, #0]
 800f1f6:	b103      	cbz	r3, 800f1fa <_isatty_r+0x1a>
 800f1f8:	6023      	str	r3, [r4, #0]
 800f1fa:	bd38      	pop	{r3, r4, r5, pc}
 800f1fc:	24000924 	.word	0x24000924

0800f200 <_init>:
 800f200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f202:	bf00      	nop
 800f204:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f206:	bc08      	pop	{r3}
 800f208:	469e      	mov	lr, r3
 800f20a:	4770      	bx	lr

0800f20c <_fini>:
 800f20c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f20e:	bf00      	nop
 800f210:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f212:	bc08      	pop	{r3}
 800f214:	469e      	mov	lr, r3
 800f216:	4770      	bx	lr
