#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7fd39dd04230 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fd39dd043a0 .scope module, "image_sprite_tb" "image_sprite_tb" 3 4;
 .timescale -9 -12;
v0x7fd39dd198e0_0 .var "hcount_in", 10 0;
v0x7fd39dd199b0_0 .var "pixel_clk_in", 0 0;
v0x7fd39dd19a40_0 .net "pixel_out", 11 0, L_0x7fd39dd1b7f0;  1 drivers
v0x7fd39dd19ad0_0 .var "rst_in", 0 0;
S_0x7fd39dd04510 .scope module, "uut" "image_sprite" 3 13, 4 6 0, S_0x7fd39dd043a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "pixel_clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 11 "x_in";
    .port_info 3 /INPUT 11 "hcount_in";
    .port_info 4 /INPUT 10 "y_in";
    .port_info 5 /INPUT 10 "vcount_in";
    .port_info 6 /OUTPUT 12 "pixel_out";
P_0x7fd39dd046d0 .param/l "HEIGHT" 0 4 7, +C4<00000000000000000000000100000000>;
P_0x7fd39dd04710 .param/l "PS8" 1 4 24, +C4<00000000000000000000000000000100>;
P_0x7fd39dd04750 .param/l "WIDTH" 0 4 7, +C4<00000000000000000000000100000000>;
L_0x7fd39dd1a710 .functor AND 1, L_0x7fd39dd1a2e0, L_0x7fd39dd1a630, C4<1>, C4<1>;
L_0x7fd39dd1ac70 .functor AND 1, L_0x7fd39dd1a800, L_0x7fd39dd1ab90, C4<1>, C4<1>;
L_0x7fd39dd1ad60 .functor AND 1, L_0x7fd39dd1a710, L_0x7fd39dd1ac70, C4<1>, C4<1>;
v0x7fd39dd17530_0 .net *"_ivl_0", 31 0, L_0x7fd39dd19b60;  1 drivers
L_0x7fd39df63560 .functor BUFT 1, C4<00000000000000000000000101111100>, C4<0>, C4<0>, C4<0>;
v0x7fd39dd175f0_0 .net *"_ivl_10", 31 0, L_0x7fd39df63560;  1 drivers
L_0x7fd39df633f8 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd39dd17690_0 .net/2u *"_ivl_102", 11 0, L_0x7fd39df633f8;  1 drivers
L_0x7fd39df635a8 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0x7fd39dd17720_0 .net *"_ivl_14", 31 0, L_0x7fd39df635a8;  1 drivers
v0x7fd39dd177d0_0 .net *"_ivl_18", 31 0, L_0x7fd39dd19de0;  1 drivers
L_0x7fd39df63050 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0x7fd39dd178c0_0 .net/2u *"_ivl_20", 31 0, L_0x7fd39df63050;  1 drivers
v0x7fd39dd17970_0 .net *"_ivl_23", 31 0, L_0x7fd39dd19f10;  1 drivers
v0x7fd39dd17a20_0 .net *"_ivl_24", 31 0, L_0x7fd39dd1a050;  1 drivers
v0x7fd39dd17ad0_0 .net *"_ivl_29", 0 0, L_0x7fd39dd1a2e0;  1 drivers
L_0x7fd39df63008 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd39dd17be0_0 .net *"_ivl_3", 20 0, L_0x7fd39df63008;  1 drivers
v0x7fd39dd17c80_0 .net *"_ivl_32", 31 0, L_0x7fd39dd1a3c0;  1 drivers
L_0x7fd39df63098 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd39dd17d30_0 .net *"_ivl_35", 20 0, L_0x7fd39df63098;  1 drivers
L_0x7fd39df635f0 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0x7fd39dd17de0_0 .net *"_ivl_36", 31 0, L_0x7fd39df635f0;  1 drivers
L_0x7fd39df63518 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0x7fd39dd17e90_0 .net *"_ivl_4", 31 0, L_0x7fd39df63518;  1 drivers
L_0x7fd39df630e0 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0x7fd39dd17f40_0 .net/2u *"_ivl_40", 31 0, L_0x7fd39df630e0;  1 drivers
v0x7fd39dd17ff0_0 .net *"_ivl_42", 31 0, L_0x7fd39dd1a4e0;  1 drivers
v0x7fd39dd180a0_0 .net *"_ivl_44", 0 0, L_0x7fd39dd1a630;  1 drivers
v0x7fd39dd18230_0 .net *"_ivl_47", 0 0, L_0x7fd39dd1a710;  1 drivers
v0x7fd39dd182c0_0 .net *"_ivl_49", 0 0, L_0x7fd39dd1a800;  1 drivers
v0x7fd39dd18350_0 .net *"_ivl_52", 31 0, L_0x7fd39dd1a900;  1 drivers
L_0x7fd39df63128 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd39dd183f0_0 .net *"_ivl_55", 21 0, L_0x7fd39df63128;  1 drivers
L_0x7fd39df63638 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0x7fd39dd184a0_0 .net *"_ivl_56", 31 0, L_0x7fd39df63638;  1 drivers
L_0x7fd39df63170 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0x7fd39dd18550_0 .net/2u *"_ivl_60", 31 0, L_0x7fd39df63170;  1 drivers
v0x7fd39dd18600_0 .net *"_ivl_62", 31 0, L_0x7fd39dd1aa20;  1 drivers
v0x7fd39dd186b0_0 .net *"_ivl_64", 0 0, L_0x7fd39dd1ab90;  1 drivers
v0x7fd39dd18750_0 .net *"_ivl_67", 0 0, L_0x7fd39dd1ac70;  1 drivers
L_0x7fd39df631b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd39dd187f0_0 .net/2s *"_ivl_70", 31 0, L_0x7fd39df631b8;  1 drivers
L_0x7fd39df63200 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd39dd188a0_0 .net/2s *"_ivl_74", 31 0, L_0x7fd39df63200;  1 drivers
L_0x7fd39df63248 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fd39dd18950_0 .net/2s *"_ivl_78", 31 0, L_0x7fd39df63248;  1 drivers
v0x7fd39dd18a00_0 .net *"_ivl_8", 31 0, L_0x7fd39dd19ce0;  1 drivers
L_0x7fd39df63290 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fd39dd18ab0_0 .net/2s *"_ivl_82", 31 0, L_0x7fd39df63290;  1 drivers
L_0x7fd39df632d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd39dd18b60_0 .net/2s *"_ivl_86", 31 0, L_0x7fd39df632d8;  1 drivers
L_0x7fd39df63320 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd39dd18c10_0 .net/2s *"_ivl_90", 31 0, L_0x7fd39df63320;  1 drivers
L_0x7fd39df63368 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fd39dd18150_0 .net/2s *"_ivl_94", 31 0, L_0x7fd39df63368;  1 drivers
L_0x7fd39df633b0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fd39dd18ea0_0 .net/2s *"_ivl_98", 31 0, L_0x7fd39df633b0;  1 drivers
v0x7fd39dd18f30_0 .net "hcount_in", 10 0, v0x7fd39dd198e0_0;  1 drivers
v0x7fd39dd18fd0 .array "hcount_pipe", 0 3, 10 0;
v0x7fd39dd190d0_0 .net "image_addr", 15 0, L_0x7fd39dd1a1c0;  1 drivers
v0x7fd39dd19190_0 .net "image_out", 7 0, L_0x7fd39dd1ae50;  1 drivers
v0x7fd39dd19220_0 .net "in_sprite", 0 0, L_0x7fd39dd1ad60;  1 drivers
v0x7fd39dd192b0_0 .net "palette_out", 11 0, v0x7fd39dd16b00_0;  1 drivers
v0x7fd39dd19340_0 .net "pixel_clk_in", 0 0, v0x7fd39dd199b0_0;  1 drivers
v0x7fd39dd19410_0 .net "pixel_out", 11 0, L_0x7fd39dd1b7f0;  alias, 1 drivers
v0x7fd39dd194a0_0 .net "rst_in", 0 0, v0x7fd39dd19ad0_0;  1 drivers
L_0x7fd39df634d0 .functor BUFT 1, C4<0101111100>, C4<0>, C4<0>, C4<0>;
v0x7fd39dd19570_0 .net "vcount_in", 9 0, L_0x7fd39df634d0;  1 drivers
v0x7fd39dd19600 .array "vcount_pipe", 0 3, 9 0;
L_0x7fd39df63440 .functor BUFT 1, C4<00100000000>, C4<0>, C4<0>, C4<0>;
v0x7fd39dd196d0_0 .net "x_in", 10 0, L_0x7fd39df63440;  1 drivers
L_0x7fd39df63488 .functor BUFT 1, C4<0100000000>, C4<0>, C4<0>, C4<0>;
v0x7fd39dd19780_0 .net "y_in", 9 0, L_0x7fd39df63488;  1 drivers
L_0x7fd39dd19b60 .concat [ 11 21 0 0], v0x7fd39dd198e0_0, L_0x7fd39df63008;
L_0x7fd39dd19ce0 .arith/sub 32, L_0x7fd39dd19b60, L_0x7fd39df63518;
L_0x7fd39dd19de0 .arith/sub 32, L_0x7fd39df63560, L_0x7fd39df635a8;
L_0x7fd39dd19f10 .arith/mult 32, L_0x7fd39dd19de0, L_0x7fd39df63050;
L_0x7fd39dd1a050 .arith/sum 32, L_0x7fd39dd19ce0, L_0x7fd39dd19f10;
L_0x7fd39dd1a1c0 .part L_0x7fd39dd1a050, 0, 16;
v0x7fd39dd18fd0_3 .array/port v0x7fd39dd18fd0, 3;
L_0x7fd39dd1a2e0 .cmp/ge 11, v0x7fd39dd18fd0_3, L_0x7fd39df63440;
L_0x7fd39dd1a3c0 .concat [ 11 21 0 0], v0x7fd39dd18fd0_3, L_0x7fd39df63098;
L_0x7fd39dd1a4e0 .arith/sum 32, L_0x7fd39df635f0, L_0x7fd39df630e0;
L_0x7fd39dd1a630 .cmp/gt 32, L_0x7fd39dd1a4e0, L_0x7fd39dd1a3c0;
v0x7fd39dd19600_3 .array/port v0x7fd39dd19600, 3;
L_0x7fd39dd1a800 .cmp/ge 10, v0x7fd39dd19600_3, L_0x7fd39df63488;
L_0x7fd39dd1a900 .concat [ 10 22 0 0], v0x7fd39dd19600_3, L_0x7fd39df63128;
L_0x7fd39dd1aa20 .arith/sum 32, L_0x7fd39df63638, L_0x7fd39df63170;
L_0x7fd39dd1ab90 .cmp/gt 32, L_0x7fd39dd1aa20, L_0x7fd39dd1a900;
L_0x7fd39dd1aec0 .part L_0x7fd39df631b8, 0, 8;
L_0x7fd39dd1b040 .part L_0x7fd39df63200, 0, 1;
L_0x7fd39dd1b160 .part L_0x7fd39df63248, 0, 1;
L_0x7fd39dd1b2b0 .part L_0x7fd39df63290, 0, 1;
L_0x7fd39dd1b400 .part L_0x7fd39df632d8, 0, 12;
L_0x7fd39dd1b580 .part L_0x7fd39df63320, 0, 1;
L_0x7fd39dd1b620 .part L_0x7fd39df63368, 0, 1;
L_0x7fd39dd1b4e0 .part L_0x7fd39df633b0, 0, 1;
L_0x7fd39dd1b7f0 .functor MUXZ 12, L_0x7fd39df633f8, v0x7fd39dd16b00_0, L_0x7fd39dd1ad60, C4<>;
S_0x7fd39dd049e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 31, 4 31 0, S_0x7fd39dd04510;
 .timescale -9 -12;
v0x7fd39dd04ba0_0 .var/2s "i", 31 0;
S_0x7fd39dd14c60 .scope module, "image" "xilinx_single_port_ram_read_first" 4 42, 5 11 0, S_0x7fd39dd04510;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_0x7fd39dd14e30 .param/str "INIT_FILE" 0 5 15, "data/image.mem";
P_0x7fd39dd14e70 .param/l "RAM_DEPTH" 0 5 13, +C4<0000000000000000000000000000000000000000000000010000000000000000>;
P_0x7fd39dd14eb0 .param/str "RAM_PERFORMANCE" 0 5 14, "HIGH_PERFORMANCE";
P_0x7fd39dd14ef0 .param/l "RAM_WIDTH" 0 5 12, +C4<00000000000000000000000000001000>;
v0x7fd39dd15920 .array "BRAM", 0 65535, 7 0;
v0x7fd39dd159c0_0 .net "addra", 15 0, L_0x7fd39dd1a1c0;  alias, 1 drivers
v0x7fd39dd15a70_0 .net "clka", 0 0, v0x7fd39dd199b0_0;  alias, 1 drivers
v0x7fd39dd15b20_0 .net "dina", 7 0, L_0x7fd39dd1aec0;  1 drivers
v0x7fd39dd15bd0_0 .net "douta", 7 0, L_0x7fd39dd1ae50;  alias, 1 drivers
v0x7fd39dd15cc0_0 .net "ena", 0 0, L_0x7fd39dd1b160;  1 drivers
v0x7fd39dd15d60_0 .var "ram_data", 7 0;
v0x7fd39dd15e10_0 .net "regcea", 0 0, L_0x7fd39dd1b2b0;  1 drivers
v0x7fd39dd15eb0_0 .net "rsta", 0 0, v0x7fd39dd19ad0_0;  alias, 1 drivers
v0x7fd39dd15fc0_0 .net "wea", 0 0, L_0x7fd39dd1b040;  1 drivers
S_0x7fd39dd151b0 .scope function.vec4.u32, "clogb2" "clogb2" 5 75, 5 75 0, S_0x7fd39dd14c60;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x7fd39dd151b0
v0x7fd39dd15440_0 .var/i "depth", 31 0;
TD_image_sprite_tb.uut.image.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0x7fd39dd15440_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x7fd39dd15440_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fd39dd15440_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x7fd39dd154e0 .scope generate, "output_register" "output_register" 5 52, 5 52 0, S_0x7fd39dd14c60;
 .timescale -9 -12;
L_0x7fd39dd1ae50 .functor BUFZ 8, v0x7fd39dd15680_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fd39dd15680_0 .var "douta_reg", 7 0;
E_0x7fd39dd15650 .event posedge, v0x7fd39dd15a70_0;
S_0x7fd39dd15740 .scope generate, "use_init_file" "use_init_file" 5 32, 5 32 0, S_0x7fd39dd14c60;
 .timescale -9 -12;
S_0x7fd39dd160d0 .scope module, "palette" "xilinx_single_port_ram_read_first" 4 60, 5 11 0, S_0x7fd39dd04510;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 12 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 12 "douta";
P_0x7fd39dd162b0 .param/str "INIT_FILE" 0 5 15, "data/palette.mem";
P_0x7fd39dd162f0 .param/l "RAM_DEPTH" 0 5 13, +C4<00000000000000000000000100000000>;
P_0x7fd39dd16330 .param/str "RAM_PERFORMANCE" 0 5 14, "HIGH_PERFORMANCE";
P_0x7fd39dd16370 .param/l "RAM_WIDTH" 0 5 12, +C4<00000000000000000000000000001100>;
v0x7fd39dd16d80 .array "BRAM", 0 255, 11 0;
v0x7fd39dd16e20_0 .net "addra", 7 0, L_0x7fd39dd1ae50;  alias, 1 drivers
v0x7fd39dd16ee0_0 .net "clka", 0 0, v0x7fd39dd199b0_0;  alias, 1 drivers
v0x7fd39dd16fb0_0 .net "dina", 11 0, L_0x7fd39dd1b400;  1 drivers
v0x7fd39dd17040_0 .net "douta", 11 0, v0x7fd39dd16b00_0;  alias, 1 drivers
v0x7fd39dd17120_0 .net "ena", 0 0, L_0x7fd39dd1b620;  1 drivers
v0x7fd39dd171c0_0 .var "ram_data", 11 0;
v0x7fd39dd17270_0 .net "regcea", 0 0, L_0x7fd39dd1b4e0;  1 drivers
v0x7fd39dd17310_0 .net "rsta", 0 0, v0x7fd39dd19ad0_0;  alias, 1 drivers
v0x7fd39dd17420_0 .net "wea", 0 0, L_0x7fd39dd1b580;  1 drivers
S_0x7fd39dd16670 .scope function.vec4.u32, "clogb2" "clogb2" 5 75, 5 75 0, S_0x7fd39dd160d0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x7fd39dd16670
v0x7fd39dd168f0_0 .var/i "depth", 31 0;
TD_image_sprite_tb.uut.palette.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v0x7fd39dd168f0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x7fd39dd168f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fd39dd168f0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0x7fd39dd16990 .scope generate, "output_register" "output_register" 5 52, 5 52 0, S_0x7fd39dd160d0;
 .timescale -9 -12;
v0x7fd39dd16b00_0 .var "douta_reg", 11 0;
S_0x7fd39dd16ba0 .scope generate, "use_init_file" "use_init_file" 5 32, 5 32 0, S_0x7fd39dd160d0;
 .timescale -9 -12;
    .scope S_0x7fd39dd15740;
T_2 ;
    %vpi_call/w 5 34 "$readmemh", P_0x7fd39dd14e30, v0x7fd39dd15920, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000001111111111111111 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fd39dd154e0;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd39dd15680_0, 0, 8;
    %end;
    .thread T_3, $init;
    .scope S_0x7fd39dd154e0;
T_4 ;
    %wait E_0x7fd39dd15650;
    %load/vec4 v0x7fd39dd15eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fd39dd15680_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fd39dd15e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x7fd39dd15d60_0;
    %assign/vec4 v0x7fd39dd15680_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fd39dd14c60;
T_5 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd39dd15d60_0, 0, 8;
    %end;
    .thread T_5, $init;
    .scope S_0x7fd39dd14c60;
T_6 ;
    %wait E_0x7fd39dd15650;
    %load/vec4 v0x7fd39dd15cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x7fd39dd15fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x7fd39dd15b20_0;
    %load/vec4 v0x7fd39dd159c0_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd39dd15920, 0, 4;
T_6.2 ;
    %load/vec4 v0x7fd39dd159c0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x7fd39dd15920, 4;
    %assign/vec4 v0x7fd39dd15d60_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fd39dd16ba0;
T_7 ;
    %vpi_call/w 5 34 "$readmemh", P_0x7fd39dd162b0, v0x7fd39dd16d80, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x7fd39dd16990;
T_8 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x7fd39dd16b00_0, 0, 12;
    %end;
    .thread T_8, $init;
    .scope S_0x7fd39dd16990;
T_9 ;
    %wait E_0x7fd39dd15650;
    %load/vec4 v0x7fd39dd17310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x7fd39dd16b00_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7fd39dd17270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x7fd39dd171c0_0;
    %assign/vec4 v0x7fd39dd16b00_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fd39dd160d0;
T_10 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x7fd39dd171c0_0, 0, 12;
    %end;
    .thread T_10, $init;
    .scope S_0x7fd39dd160d0;
T_11 ;
    %wait E_0x7fd39dd15650;
    %load/vec4 v0x7fd39dd17120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x7fd39dd17420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x7fd39dd16fb0_0;
    %load/vec4 v0x7fd39dd16e20_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd39dd16d80, 0, 4;
T_11.2 ;
    %load/vec4 v0x7fd39dd16e20_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7fd39dd16d80, 4;
    %assign/vec4 v0x7fd39dd171c0_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fd39dd04510;
T_12 ;
    %wait E_0x7fd39dd15650;
    %load/vec4 v0x7fd39dd18f30_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd39dd18fd0, 0, 4;
    %load/vec4 v0x7fd39dd19570_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd39dd19600, 0, 4;
    %fork t_1, S_0x7fd39dd049e0;
    %jmp t_0;
    .scope S_0x7fd39dd049e0;
t_1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fd39dd04ba0_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x7fd39dd04ba0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_12.1, 5;
    %load/vec4 v0x7fd39dd04ba0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x7fd39dd18fd0, 4;
    %ix/getv/s 3, v0x7fd39dd04ba0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd39dd18fd0, 0, 4;
    %load/vec4 v0x7fd39dd04ba0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x7fd39dd19600, 4;
    %ix/getv/s 3, v0x7fd39dd04ba0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd39dd19600, 0, 4;
    %load/vec4 v0x7fd39dd04ba0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7fd39dd04ba0_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .scope S_0x7fd39dd04510;
t_0 %join;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fd39dd043a0;
T_13 ;
    %delay 5000, 0;
    %load/vec4 v0x7fd39dd199b0_0;
    %nor/r;
    %store/vec4 v0x7fd39dd199b0_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fd39dd043a0;
T_14 ;
    %vpi_call/w 3 29 "$dumpfile", "image_sprite.vcd" {0 0 0};
    %vpi_call/w 3 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fd39dd043a0 {0 0 0};
    %vpi_call/w 3 31 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd39dd199b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd39dd19ad0_0, 0, 1;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x7fd39dd198e0_0, 0, 11;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd39dd19ad0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd39dd19ad0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x7fd39dd198e0_0, 0, 11;
T_14.0 ;
    %load/vec4 v0x7fd39dd198e0_0;
    %pad/u 32;
    %cmpi/u 1025, 0, 32;
    %jmp/0xz T_14.1, 5;
    %delay 10000, 0;
    %load/vec4 v0x7fd39dd198e0_0;
    %addi 1, 0, 11;
    %store/vec4 v0x7fd39dd198e0_0, 0, 11;
    %jmp T_14.0;
T_14.1 ;
    %delay 100000, 0;
    %vpi_call/w 3 44 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 45 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "sim/image_sprite_tb.sv";
    "src/image_sprite.sv";
    "src/xilinx_single_port_ram_read_first.v";
