var checkSummary = { "check" : [
{ "name":"assigns_mixed" , "open_count":"1" , "resolved_count":"0" , "priority":1 , "severity":"Info"},
{ "name":"assigns_mixed_in_always_block" , "open_count":"1" , "resolved_count":"0" , "priority":1 , "severity":"Info"},
{ "name":"async_reset_active_high" , "open_count":"2" , "resolved_count":"0" , "priority":1 , "severity":"Info"},
{ "name":"multi_ports_in_single_line" , "open_count":"1" , "resolved_count":"0" , "priority":0 , "severity":"Info"} ]};
var moduleSummary = { "module" : [
{ "name":"shift_reg" , "count":5 } ]};
var fileSummary = { "file" : [
{ "name":"D:/Github/DigitalDesign_Diploma/Assignments/Ass3/Base/shift_reg.v" , "count":5 } ]};
var severitySummary = { "severity" : [
{ "name":"Info" , "count":5 } ]};
var categorySummary = { "category" : [
{ "name":"Clock" , "count":2 },
{ "name":"Rtl Design Style" , "count":1 },
{ "name":"Simulation" , "count":2 } ]};
var aliasSummary = { "alias" : [
 ]};
