
---------- Begin Simulation Statistics ----------
final_tick                               2541822037500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 202950                       # Simulator instruction rate (inst/s)
host_mem_usage                                 744064                       # Number of bytes of host memory used
host_op_rate                                   202948                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    20.67                       # Real time elapsed on the host
host_tick_rate                              571557797                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4194258                       # Number of instructions simulated
sim_ops                                       4194258                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011812                       # Number of seconds simulated
sim_ticks                                 11812192500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.698317                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  377564                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               844694                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2417                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             74281                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            800602                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53277                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          277189                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           223912                       # Number of indirect misses.
system.cpu.branchPred.lookups                  972019                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   63782                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26580                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4194258                       # Number of instructions committed
system.cpu.committedOps                       4194258                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.629448                       # CPI: cycles per instruction
system.cpu.discardedOps                        187548                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   606775                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1450694                       # DTB hits
system.cpu.dtb.data_misses                       7702                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405269                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       848175                       # DTB read hits
system.cpu.dtb.read_misses                       6909                       # DTB read misses
system.cpu.dtb.write_accesses                  201506                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602519                       # DTB write hits
system.cpu.dtb.write_misses                       793                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18032                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3369265                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1025197                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           657952                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16726136                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177637                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  953410                       # ITB accesses
system.cpu.itb.fetch_acv                          571                       # ITB acv
system.cpu.itb.fetch_hits                      946318                       # ITB hits
system.cpu.itb.fetch_misses                      7092                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.50%      9.50% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.92% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4178     69.16%     79.08% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.87% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     79.94% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     79.99% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.83%     94.82% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.89%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6041                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14384                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2414     47.42%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.24%     47.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2660     52.25%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5091                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2401     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2401     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4819                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10908325500     92.32%     92.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9244500      0.08%     92.39% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17882000      0.15%     92.55% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               880819000      7.45%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11816271000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994615                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902632                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946572                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591156                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743053                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7980836500     67.54%     67.54% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3835434500     32.46%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23611359                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85412      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540442     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 838974     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592419     14.12%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104683      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4194258                       # Class of committed instruction
system.cpu.quiesceCycles                        13026                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6885223                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          437                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155497                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312599                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22783453                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22783453                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22783453                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22783453                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116838.220513                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116838.220513                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116838.220513                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116838.220513                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13022478                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13022478                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13022478                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13022478                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66781.938462                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66781.938462                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66781.938462                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66781.938462                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22433956                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22433956                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116843.520833                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116843.520833                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12822981                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12822981                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66786.359375                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66786.359375                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.282501                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539397614000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.282501                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205156                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205156                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128029                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34836                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86495                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34144                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28992                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28992                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87085                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40839                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208467                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       208887                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 469863                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11105088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11105088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6687040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6687473                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17803825                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157331                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002790                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052750                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156892     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     439      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157331                       # Request fanout histogram
system.membus.reqLayer0.occupancy              353500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820142028                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375679250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          461708750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5569408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4468800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10038208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5569408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5569408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2229504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2229504                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87022                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69825                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156847                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34836                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34836                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471496549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         378320959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             849817508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471496549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471496549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188745993                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188745993                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188745993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471496549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        378320959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1038563501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118982.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77162.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69331.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000156868250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7319                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7320                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406442                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111731                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156847                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121115                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156847                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121115                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10354                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2133                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5671                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2003615000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  732465000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4750358750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13677.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32427.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103752                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80270                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.46                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156847                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121115                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134092                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12094                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81420                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.646917                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.258983                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.503140                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34433     42.29%     42.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24294     29.84%     72.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9932     12.20%     84.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4651      5.71%     90.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2366      2.91%     92.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1391      1.71%     94.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          918      1.13%     95.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          612      0.75%     96.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2823      3.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81420                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7320                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.012705                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.383406                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.848300                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1285     17.55%     17.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5559     75.94%     93.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           286      3.91%     97.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            88      1.20%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            43      0.59%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            22      0.30%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            6      0.08%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            9      0.12%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           13      0.18%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7320                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7319                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.252084                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.235685                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.763680                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6512     88.97%     88.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               98      1.34%     90.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              454      6.20%     96.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              184      2.51%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               68      0.93%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7319                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9375552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  662656                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7612992                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10038208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7751360                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       793.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       644.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    849.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    656.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11812187500                       # Total gap between requests
system.mem_ctrls.avgGap                      42495.69                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4938368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4437184                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7612992                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418073782.661432206631                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 375644403.018321931362                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 644502872.773195981979                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87022                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69825                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121115                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2512071250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2238287500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 289861036500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28867.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32055.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2393271.16                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            313938660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166850970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           558954900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308486340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     932408880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5171151150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        181228320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7633019220                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.198343                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    420383250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    394420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10997389250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            267421560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            142137930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           487005120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          312427440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     932408880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5098607250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        242317920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7482326100                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.440921                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    578173500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    394420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10839599000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1007453                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              140000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11804992500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1625530                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1625530                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1625530                       # number of overall hits
system.cpu.icache.overall_hits::total         1625530                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87086                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87086                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87086                       # number of overall misses
system.cpu.icache.overall_misses::total         87086                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5361389000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5361389000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5361389000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5361389000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1712616                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1712616                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1712616                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1712616                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050850                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050850                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050850                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050850                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61564.304251                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61564.304251                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61564.304251                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61564.304251                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86495                       # number of writebacks
system.cpu.icache.writebacks::total             86495                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87086                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87086                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87086                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87086                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5274304000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5274304000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5274304000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5274304000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050850                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050850                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050850                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050850                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60564.315734                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60564.315734                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60564.315734                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60564.315734                       # average overall mshr miss latency
system.cpu.icache.replacements                  86495                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1625530                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1625530                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87086                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87086                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5361389000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5361389000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1712616                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1712616                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050850                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050850                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61564.304251                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61564.304251                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87086                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87086                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5274304000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5274304000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050850                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050850                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60564.315734                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60564.315734                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.802114                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1648973                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86573                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.047197                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.802114                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995707                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995707                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          383                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3512317                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3512317                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1311543                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1311543                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1311543                       # number of overall hits
system.cpu.dcache.overall_hits::total         1311543                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105638                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105638                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105638                       # number of overall misses
system.cpu.dcache.overall_misses::total        105638                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6767534500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6767534500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6767534500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6767534500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1417181                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1417181                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1417181                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1417181                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074541                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074541                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074541                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074541                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64063.447812                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64063.447812                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64063.447812                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64063.447812                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34660                       # number of writebacks
system.cpu.dcache.writebacks::total             34660                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36691                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36691                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36691                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36691                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68947                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68947                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68947                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68947                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4385417500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4385417500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4385417500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4385417500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21607500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21607500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048651                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048651                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048651                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048651                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63605.631862                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63605.631862                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63605.631862                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63605.631862                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104384.057971                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104384.057971                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68801                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       780826                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          780826                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49164                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49164                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3290459500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3290459500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       829990                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       829990                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059234                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059234                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66928.230006                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66928.230006                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9223                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9223                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39941                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39941                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2663751000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2663751000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21607500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21607500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048122                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048122                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66692.145915                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66692.145915                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200069.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200069.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530717                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530717                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56474                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56474                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3477075000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3477075000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587191                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587191                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096177                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096177                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61569.483302                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61569.483302                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27468                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27468                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29006                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29006                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1721666500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1721666500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049398                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049398                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59355.529890                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59355.529890                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10287                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10287                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          897                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          897                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63294000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63294000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080204                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080204                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70561.872910                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70561.872910                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          897                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          897                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62397000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62397000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080204                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080204                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69561.872910                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69561.872910                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11117                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11117                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11117                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11117                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541822037500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.429608                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1378299                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68801                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.033125                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.429608                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978935                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978935                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          728                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          251                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2948789                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2948789                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2548413995500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 923628                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747136                       # Number of bytes of host memory used
host_op_rate                                   923607                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     6.73                       # Real time elapsed on the host
host_tick_rate                              645065589                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6213017                       # Number of instructions simulated
sim_ops                                       6213017                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004339                       # Number of seconds simulated
sim_ticks                                  4339309000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             33.934747                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   99402                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               292921                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                861                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             23948                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            269217                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              19469                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          132212                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           112743                       # Number of indirect misses.
system.cpu.branchPred.lookups                  336626                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   27057                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        10871                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1276189                       # Number of instructions committed
system.cpu.committedOps                       1276189                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.740795                       # CPI: cycles per instruction
system.cpu.discardedOps                         62066                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                    56996                       # DTB accesses
system.cpu.dtb.data_acv                            31                       # DTB access violations
system.cpu.dtb.data_hits                       414941                       # DTB hits
system.cpu.dtb.data_misses                       1542                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                    36554                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                       248888                       # DTB read hits
system.cpu.dtb.read_misses                       1286                       # DTB read misses
system.cpu.dtb.write_accesses                   20442                       # DTB write accesses
system.cpu.dtb.write_acv                           18                       # DTB write access violations
system.cpu.dtb.write_hits                      166053                       # DTB write hits
system.cpu.dtb.write_misses                       256                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                 685                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1024371                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            292090                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           180780                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6489850                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.148350                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  160713                       # ITB accesses
system.cpu.itb.fetch_acv                          111                       # ITB acv
system.cpu.itb.fetch_hits                      159228                       # ITB hits
system.cpu.itb.fetch_misses                      1485                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   163      4.35%      4.35% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.21%      4.57% # number of callpals executed
system.cpu.kern.callpal::swpipl                  2980     79.57%     84.14% # number of callpals executed
system.cpu.kern.callpal::rdps                     104      2.78%     86.92% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     86.94% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     86.97% # number of callpals executed
system.cpu.kern.callpal::rti                      231      6.17%     93.14% # number of callpals executed
system.cpu.kern.callpal::callsys                   45      1.20%     94.34% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.11%     94.45% # number of callpals executed
system.cpu.kern.callpal::rdunique                 207      5.53%     99.97% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.03%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3745                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5449                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       51                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1324     40.89%     40.89% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      23      0.71%     41.60% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       4      0.12%     41.72% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1887     58.28%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3238                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1323     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       23      0.86%     50.36% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        4      0.15%     50.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1323     49.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  2673                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               2874866000     66.21%     66.21% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                39547000      0.91%     67.12% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 5564000      0.13%     67.25% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1422209000     32.75%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           4342186000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999245                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.701113                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.825510                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 205                      
system.cpu.kern.mode_good::user                   205                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               394                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 205                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.520305                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.684474                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         3820033500     87.97%     87.97% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            522152500     12.03%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      163                       # number of times the context was actually changed
system.cpu.numCycles                          8602528                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        51                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               21464      1.68%      1.68% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  803169     62.93%     64.62% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2338      0.18%     64.80% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.80% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                   501      0.04%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    11      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    2      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::MemRead                 250991     19.67%     84.51% # Class of committed instruction
system.cpu.op_class_0::MemWrite                165422     12.96%     97.47% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               857      0.07%     97.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              862      0.07%     97.61% # Class of committed instruction
system.cpu.op_class_0::IprAccess                30563      2.39%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1276189                       # Class of committed instruction
system.cpu.quiesceCycles                        76090                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2112678                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1191936                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 143                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        148                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          118                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        75127                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        150152                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   6591958000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   6591958000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        18665                       # number of demand (read+write) misses
system.iocache.demand_misses::total             18665                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        18665                       # number of overall misses
system.iocache.overall_misses::total            18665                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2210669899                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2210669899                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2210669899                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2210669899                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        18665                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           18665                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        18665                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          18665                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118439.319529                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118439.319529                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118439.319529                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118439.319529                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           297                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    8                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    37.125000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          18624                       # number of writebacks
system.iocache.writebacks::total                18624                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        18665                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        18665                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        18665                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        18665                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1276367977                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1276367977                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1276367977                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1276367977                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68382.961532                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68382.961532                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68382.961532                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68382.961532                       # average overall mshr miss latency
system.iocache.replacements                     18665                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           41                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               41                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4716483                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4716483                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115036.170732                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115036.170732                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2666483                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2666483                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65036.170732                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65036.170732                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2205953416                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2205953416                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118446.811426                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118446.811426                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1273701494                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1273701494                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68390.329360                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68390.329360                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6591958000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  18665                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                18665                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               167985                       # Number of tag accesses
system.iocache.tags.data_accesses              167985                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   6591958000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 469                       # Transaction distribution
system.membus.trans_dist::ReadResp              50419                       # Transaction distribution
system.membus.trans_dist::WriteReq                420                       # Transaction distribution
system.membus.trans_dist::WriteResp               420                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27355                       # Transaction distribution
system.membus.trans_dist::WritebackClean        41549                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6119                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                7                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6450                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6450                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          41550                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8400                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         18624                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       124649                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       124649                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         1778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        44432                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        46210                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 208189                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      5318336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      5318336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         1479                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1506432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1507911                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8018183                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               43                       # Total snoops (count)
system.membus.snoopTraffic                       2752                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             75920                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001502                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038721                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   75806     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                     114      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               75920                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1501500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           432367590                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization              10.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             221983                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           81395250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6591958000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          220765500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   6591958000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   6591958000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   6591958000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   6591958000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   6591958000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   6591958000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   6591958000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   6591958000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   6591958000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   6591958000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   6591958000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   6591958000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   6591958000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   6591958000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   6591958000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   6591958000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   6591958000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   6591958000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   6591958000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   6591958000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   6591958000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   6591958000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   6591958000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   6591958000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   6591958000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   6591958000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   6591958000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6591958000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        2659200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         947648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3606848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      2659200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2659200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1750720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1750720                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           41550                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           14807                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               56357                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        27355                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              27355                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         612816465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         218386845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             831203309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    612816465                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        612816465                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      403455942                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            403455942                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      403455942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        612816465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        218386845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1234659251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     68085.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     38751.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     14759.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000091208250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4182                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4182                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              153376                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              64494                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       56357                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      68864                       # Number of write requests accepted
system.mem_ctrls.readBursts                     56357                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    68864                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2847                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   779                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3569                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.37                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    852371000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  267550000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1855683500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15929.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34679.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        98                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    38110                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   48199                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 56357                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                68864                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   48422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4960                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    391                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        35284                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    220.564562                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.917437                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   241.310691                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14299     40.53%     40.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10671     30.24%     70.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4489     12.72%     83.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1954      5.54%     89.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1034      2.93%     91.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          538      1.52%     93.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          346      0.98%     94.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          260      0.74%     95.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1693      4.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        35284                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4182                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      12.795074                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      7.780657                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.351741                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1169     27.95%     27.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              34      0.81%     28.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            103      2.46%     31.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           421     10.07%     41.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          2036     48.68%     89.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           262      6.26%     96.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            69      1.65%     97.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            30      0.72%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            18      0.43%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            17      0.41%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             7      0.17%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             7      0.17%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             4      0.10%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             2      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-99             1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4182                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4182                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.280249                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.260785                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.852918                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3581     85.63%     85.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              276      6.60%     92.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              194      4.64%     96.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               88      2.10%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               17      0.41%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.17%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.14%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.10%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                6      0.14%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4182                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3424640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  182208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4357376                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3606848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4407296                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       789.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1004.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    831.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1015.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4339309000                       # Total gap between requests
system.mem_ctrls.avgGap                      34653.21                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      2480064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       944576                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4357376                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 571534315.717087626457                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 217678897.723116725683                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1004163566.134608030319                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        41550                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        14807                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        68864                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   1327844500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    527839000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 110413328500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31957.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35647.94                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1603353.40                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            147883680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             78579270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           219297960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          188535960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     342354480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1883500020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         81155040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2941306410                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        677.828292                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    194002750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    144820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4002686250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            104251140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             55399410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           163006200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          167113080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     342354480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1852460100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        107326560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2791910970                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        643.399898                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    262824750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    144820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3934263500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   6591958000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  510                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 510                       # Transaction distribution
system.iobus.trans_dist::WriteReq               19044                       # Transaction distribution
system.iobus.trans_dist::WriteResp              19044                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1778                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   39108                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          488                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1479                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1193743                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               111500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            18706000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1358000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            97289899                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               2.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              800000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              525000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 102                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    285657.137142                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           51    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6551158000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     40800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6591958000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       460436                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           460436                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       460436                       # number of overall hits
system.cpu.icache.overall_hits::total          460436                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        41550                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          41550                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        41550                       # number of overall misses
system.cpu.icache.overall_misses::total         41550                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2718505500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2718505500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2718505500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2718505500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       501986                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       501986                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       501986                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       501986                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.082771                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.082771                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.082771                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.082771                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65427.328520                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65427.328520                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65427.328520                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65427.328520                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        41549                       # number of writebacks
system.cpu.icache.writebacks::total             41549                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        41550                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        41550                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        41550                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        41550                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2676955500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2676955500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2676955500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2676955500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.082771                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.082771                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.082771                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.082771                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64427.328520                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64427.328520                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64427.328520                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64427.328520                       # average overall mshr miss latency
system.cpu.icache.replacements                  41549                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       460436                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          460436                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        41550                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         41550                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2718505500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2718505500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       501986                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       501986                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.082771                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.082771                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65427.328520                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65427.328520                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        41550                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        41550                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2676955500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2676955500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.082771                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.082771                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64427.328520                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64427.328520                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6591958000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.997418                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              522592                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             41549                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.577728                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.997418                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          268                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1045522                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1045522                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6591958000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       379678                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           379678                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       379678                       # number of overall hits
system.cpu.dcache.overall_hits::total          379678                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        21778                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          21778                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        21778                       # number of overall misses
system.cpu.dcache.overall_misses::total         21778                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1448420500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1448420500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1448420500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1448420500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       401456                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       401456                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       401456                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       401456                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.054248                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.054248                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.054248                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.054248                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66508.425934                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66508.425934                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66508.425934                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66508.425934                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         8731                       # number of writebacks
system.cpu.dcache.writebacks::total              8731                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         7272                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7272                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         7272                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7272                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14506                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14506                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14506                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14506                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          889                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          889                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    976319500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    976319500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    976319500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    976319500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     91289500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     91289500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.036133                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.036133                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.036133                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.036133                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67304.529160                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67304.529160                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67304.529160                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67304.529160                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 102687.851519                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 102687.851519                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  14809                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       232447                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          232447                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9457                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9457                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    679217500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    679217500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       241904                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       241904                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.039094                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.039094                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71821.666490                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71821.666490                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1407                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1407                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8050                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8050                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    584066500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    584066500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     91289500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     91289500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.033278                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.033278                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72554.844720                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72554.844720                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 194647.121535                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 194647.121535                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       147231                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         147231                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        12321                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12321                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    769203000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    769203000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       159552                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       159552                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.077222                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.077222                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62430.241052                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62430.241052                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         5865                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5865                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         6456                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         6456                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          420                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          420                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    392253000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    392253000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.040463                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.040463                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60757.899628                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60757.899628                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         5001                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5001                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          310                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          310                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     23734000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     23734000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         5311                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         5311                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.058369                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.058369                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76561.290323                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76561.290323                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          310                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          310                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     23424000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     23424000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.058369                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.058369                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75561.290323                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75561.290323                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         5192                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5192                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         5192                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5192                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6591958000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              355040                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14809                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.974610                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          285                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          623                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           89                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            838727                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           838727                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2826781691500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 240940                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747136                       # Number of bytes of host memory used
host_op_rate                                   240940                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1766.66                       # Real time elapsed on the host
host_tick_rate                              157567206                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   425658482                       # Number of instructions simulated
sim_ops                                     425658482                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.278368                       # Number of seconds simulated
sim_ticks                                278367696000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             18.927091                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                24557366                       # Number of BTB hits
system.cpu.branchPred.BTBLookups            129747175                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1741                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           1610130                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted         131594228                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            9517192                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        76226429                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         66709237                       # Number of indirect misses.
system.cpu.branchPred.lookups               142281712                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 4751436                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       211185                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   419445465                       # Number of instructions committed
system.cpu.committedOps                     419445465                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.326858                       # CPI: cycles per instruction
system.cpu.discardedOps                      18695205                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                146595460                       # DTB accesses
system.cpu.dtb.data_acv                             7                       # DTB access violations
system.cpu.dtb.data_hits                    148978830                       # DTB hits
system.cpu.dtb.data_misses                       1831                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 97187612                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     98501331                       # DTB read hits
system.cpu.dtb.read_misses                        654                       # DTB read misses
system.cpu.dtb.write_accesses                49407848                       # DTB write accesses
system.cpu.dtb.write_acv                            7                       # DTB write access violations
system.cpu.dtb.write_hits                    50477499                       # DTB write hits
system.cpu.dtb.write_misses                      1177                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                1472                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          240952732                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         108984262                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         55276179                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        63882258                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.753660                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               123882955                       # ITB accesses
system.cpu.itb.fetch_acv                          123                       # ITB acv
system.cpu.itb.fetch_hits                   123882694                       # ITB hits
system.cpu.itb.fetch_misses                       261                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    22      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl                 11734      0.25%      0.25% # number of callpals executed
system.cpu.kern.callpal::rdps                     773      0.02%      0.27% # number of callpals executed
system.cpu.kern.callpal::rti                     1840      0.04%      0.31% # number of callpals executed
system.cpu.kern.callpal::callsys                  949      0.02%      0.33% # number of callpals executed
system.cpu.kern.callpal::rdunique             4658733     99.67%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                4674052                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    4675979                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      126                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     5000     35.97%     35.97% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      42      0.30%     36.27% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     285      2.05%     38.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    8574     61.68%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                13901                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      4999     48.42%     48.42% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       42      0.41%     48.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      285      2.76%     51.58% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     4999     48.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 10325                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             271919262500     97.72%     97.72% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                82342000      0.03%     97.75% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               298550500      0.11%     97.85% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              5969580500      2.15%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         278269735500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999800                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.583042                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.742752                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1784                      
system.cpu.kern.mode_good::user                  1784                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1862                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1784                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.958110                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.978607                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        25760696500      9.26%      9.26% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         252509039000     90.74%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       22                       # number of times the context was actually changed
system.cpu.numCycles                        556544658                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       126                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            19257372      4.59%      4.59% # Class of committed instruction
system.cpu.op_class_0::IntAlu               233731032     55.72%     60.31% # Class of committed instruction
system.cpu.op_class_0::IntMult                  11652      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  1136      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     3      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     1      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::MemRead              111215432     26.51%     86.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              50478263     12.03%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               465      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              451      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::IprAccess              4749658      1.13%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                419445465                       # Class of committed instruction
system.cpu.quiesceCycles                       190734                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       492662400                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4124672                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 503                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        504                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          122                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       594549                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1188898                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 278367696000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 278367696000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        64581                       # number of demand (read+write) misses
system.iocache.demand_misses::total             64581                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        64581                       # number of overall misses
system.iocache.overall_misses::total            64581                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   7611161361                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   7611161361                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   7611161361                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   7611161361                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        64581                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           64581                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        64581                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          64581                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117854.498397                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117854.498397                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117854.498397                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117854.498397                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           418                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   12                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    34.833333                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          64448                       # number of writebacks
system.iocache.writebacks::total                64448                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        64581                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        64581                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        64581                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        64581                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   4378467908                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   4378467908                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   4378467908                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   4378467908                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67798.081603                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67798.081603                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67798.081603                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67798.081603                       # average overall mshr miss latency
system.iocache.replacements                     64581                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          133                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              133                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     16579958                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     16579958                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          133                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            133                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 124661.338346                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 124661.338346                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          133                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          133                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      9929958                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      9929958                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 74661.338346                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 74661.338346                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        64448                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        64448                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   7594581403                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   7594581403                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        64448                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        64448                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117840.451263                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117840.451263                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        64448                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        64448                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   4368537950                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   4368537950                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67783.918042                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67783.918042                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 278367696000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  64597                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                64597                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               581229                       # Number of tag accesses
system.iocache.tags.data_accesses              581229                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 278367696000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 429                       # Transaction distribution
system.membus.trans_dist::ReadResp             431538                       # Transaction distribution
system.membus.trans_dist::WriteReq               1008                       # Transaction distribution
system.membus.trans_dist::WriteResp              1008                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       290771                       # Transaction distribution
system.membus.trans_dist::WritebackClean       192678                       # Transaction distribution
system.membus.trans_dist::CleanEvict           110900                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                8                       # Transaction distribution
system.membus.trans_dist::ReadExReq             98792                       # Transaction distribution
system.membus.trans_dist::ReadExResp            98792                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         192678                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        238431                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         64448                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       129174                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       129174                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       578034                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       578034                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2874                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1011278                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1014152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1721360                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4125440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4125440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     24662784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     24662784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         4566                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     36058432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     36062998                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                64851222                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              121                       # Total snoops (count)
system.membus.snoopTraffic                       7744                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            595794                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000205                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.014308                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  595672     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     122      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              595794                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2918500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3189092589                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy             710458                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1815142750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.7                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 278367696000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1027883000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 278367696000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 278367696000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 278367696000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 278367696000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 278367696000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 278367696000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 278367696000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 278367696000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 278367696000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 278367696000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 278367696000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 278367696000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 278367696000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 278367696000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 278367696000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 278367696000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 278367696000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 278367696000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 278367696000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 278367696000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 278367696000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 278367696000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 278367696000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 278367696000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 278367696000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 278367696000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 278367696000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 278367696000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       12331392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       21573760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           33905920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     12331392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      12331392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     18609344                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        18609344                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          192678                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          337090                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide           12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              529780                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       290771                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             290771                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          44298933                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          77500947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           2759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             121802639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     44298933                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         44298933                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       66851665                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             66851665                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       66851665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         44298933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         77500947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          2759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            188654304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    482394.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    182143.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    327991.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples        12.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000623906750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        29103                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        29103                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1474156                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             455224                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      529780                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     483449                       # Number of write requests accepted
system.mem_ctrls.readBursts                    529780                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   483449                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  19634                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1055                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             25987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             35797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             22126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             31310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             32325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             31182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            36880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            52900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            36031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            42450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            31216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             26496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             28524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             40634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             19422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             31303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             31049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             33634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             31522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            33580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            43321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            31752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            38215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            25925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            26264                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7919780750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2550730000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17485018250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15524.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34274.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       192                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   301360                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  333454                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.07                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                529780                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               483449                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  462098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   46472                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  21767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  25285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  25928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  25974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  25974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  26317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  26508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  27232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  28356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  29455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  28708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  29053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  29217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  29240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  29798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  29974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    606                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       357734                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    177.572476                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   119.871397                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   211.823998                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       181998     50.88%     50.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       104386     29.18%     80.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        32042      8.96%     89.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        12959      3.62%     92.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6510      1.82%     94.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3412      0.95%     95.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2292      0.64%     96.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1738      0.49%     96.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12397      3.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       357734                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        29103                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.528811                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.650702                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            3769     12.95%     12.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              52      0.18%     13.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            253      0.87%     14.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15          2863      9.84%     23.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19         13489     46.35%     70.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23          3756     12.91%     83.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27          1958      6.73%     89.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31          1316      4.52%     94.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35           813      2.79%     97.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39           402      1.38%     98.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43           208      0.71%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47           111      0.38%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51            55      0.19%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55            20      0.07%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59            11      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63            14      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             7      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         29103                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        29103                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.575405                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.491141                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.796086                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         28590     98.24%     98.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           405      1.39%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            37      0.13%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            15      0.05%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             8      0.03%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             3      0.01%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             3      0.01%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             2      0.01%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             4      0.01%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             6      0.02%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             3      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             7      0.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             1      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             1      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             2      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             5      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             3      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-123            2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-211            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         29103                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               32649344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1256576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                30873216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                33905920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             30940736                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       117.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       110.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    121.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    111.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  278361691000                       # Total gap between requests
system.mem_ctrls.avgGap                     274727.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     11657152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     20991424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          768                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     30873216                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 41876813.177345119417                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 75408979.927038654685                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 2758.940821926406                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 110908041.571030572057                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       192678                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       337090                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide           12                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       483449                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   6349238000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  11134774750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      1005500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 6589912398500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32952.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33032.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide     83791.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13631039.47                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1562510460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            830512980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2084323080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1379191860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     21973994640.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      86120103000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      34371003360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       148321639380                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        532.826335                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  88553331500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   9295260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 180519104500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            991653180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            527087550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1558119360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1138904820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     21973994640.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      53770561830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      61612722240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       141573043620                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        508.582877                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 159632257250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   9295260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 109440178750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 278367696000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  562                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 562                       # Transaction distribution
system.iobus.trans_dist::WriteReq               65456                       # Transaction distribution
system.iobus.trans_dist::WriteResp              65456                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          822                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         2016                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2874                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       129162                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       129162                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  132036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3288                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1134                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4566                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4125736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4125736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4130302                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               933000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                31500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            64714000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1866000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           336371361                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1954000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 252                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           126                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283971.829589                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          126    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             126                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    278266896000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    100800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 278367696000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    126497548                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        126497548                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    126497548                       # number of overall hits
system.cpu.icache.overall_hits::total       126497548                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       192677                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         192677                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       192677                       # number of overall misses
system.cpu.icache.overall_misses::total        192677                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  12800358500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  12800358500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  12800358500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  12800358500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    126690225                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    126690225                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    126690225                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    126690225                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001521                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001521                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001521                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001521                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66434.283801                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66434.283801                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66434.283801                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66434.283801                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       192678                       # number of writebacks
system.cpu.icache.writebacks::total            192678                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       192677                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       192677                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       192677                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       192677                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  12607680500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  12607680500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  12607680500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  12607680500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001521                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001521                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001521                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001521                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65434.278611                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65434.278611                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65434.278611                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65434.278611                       # average overall mshr miss latency
system.cpu.icache.replacements                 192678                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    126497548                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       126497548                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       192677                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        192677                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  12800358500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  12800358500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    126690225                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    126690225                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001521                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001521                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66434.283801                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66434.283801                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       192677                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       192677                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  12607680500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  12607680500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001521                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001521                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65434.278611                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65434.278611                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 278367696000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           126698060                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            193190                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            655.821005                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          162                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          322                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         253573128                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        253573128                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 278367696000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    134292447                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        134292447                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    134292447                       # number of overall hits
system.cpu.dcache.overall_hits::total       134292447                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       417560                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         417560                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       417560                       # number of overall misses
system.cpu.dcache.overall_misses::total        417560                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  26964850000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  26964850000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  26964850000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  26964850000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    134710007                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    134710007                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    134710007                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    134710007                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003100                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003100                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003100                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003100                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64577.186512                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64577.186512                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64577.186512                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64577.186512                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       226323                       # number of writebacks
system.cpu.dcache.writebacks::total            226323                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        82810                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        82810                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        82810                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        82810                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       334750                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       334750                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       334750                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       334750                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1437                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1437                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  21554919500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21554919500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  21554919500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21554919500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     66865500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     66865500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002485                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002485                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002485                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002485                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64391.096341                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64391.096341                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64391.096341                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64391.096341                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 46531.315240                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 46531.315240                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 337090                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     93337617                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        93337617                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       236362                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        236362                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16041772000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16041772000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     93573979                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     93573979                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002526                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002526                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67869.505250                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67869.505250                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          412                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          412                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       235950                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       235950                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          429                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          429                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  15776531500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  15776531500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     66865500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     66865500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002522                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002522                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66863.875821                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66863.875821                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 155863.636364                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 155863.636364                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     40954830                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       40954830                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       181198                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       181198                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  10923078000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10923078000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     41136028                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     41136028                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004405                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004405                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60282.552788                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60282.552788                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        82398                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        82398                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        98800                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        98800                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1008                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1008                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   5778388000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5778388000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002402                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002402                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58485.708502                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58485.708502                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      9334102                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      9334102                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         2352                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2352                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    185513000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    185513000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      9336454                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      9336454                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000252                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000252                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 78874.574830                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 78874.574830                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         2348                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         2348                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    182959500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    182959500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000251                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000251                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 77921.422487                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77921.422487                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      9336426                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      9336426                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      9336426                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      9336426                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 278367696000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           153371821                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            338114                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            453.609791                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          640                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          318                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         307102864                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        307102864                       # Number of data accesses

---------- End Simulation Statistics   ----------
