INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/DSD_AZ/clone/DSD_Lab_AYA/Ex_2/room/room.ip_user_files/bd/counter_4/sim/counter_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF_imp_1CF8DQ0
INFO: [VRFC 10-311] analyzing module counter_4
INFO: [VRFC 10-311] analyzing module nand_3_0_imp_BWS187
INFO: [VRFC 10-311] analyzing module nand_3_1_imp_1IPMFPL
INFO: [VRFC 10-311] analyzing module nand_3_2_imp_CSGCUI
INFO: [VRFC 10-311] analyzing module nand_3_3_imp_1HSCP4K
INFO: [VRFC 10-311] analyzing module nand_3_4_imp_9PUXCD
INFO: [VRFC 10-311] analyzing module nand_3_5_imp_1KTDROZ
INFO: [VRFC 10-311] analyzing module nand_3_6_imp_B31Y0G
INFO: [VRFC 10-311] analyzing module nand_3_7_imp_1JJNXVY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/DSD_AZ/clone/DSD_Lab_AYA/Ex_2/room/room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_0_8/sim/counter_4_util_vector_logic_0_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4_util_vector_logic_0_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/DSD_AZ/clone/DSD_Lab_AYA/Ex_2/room/room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_2_7/sim/counter_4_util_vector_logic_2_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4_util_vector_logic_2_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/DSD_AZ/clone/DSD_Lab_AYA/Ex_2/room/room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_0_10/sim/counter_4_util_vector_logic_0_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4_util_vector_logic_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/DSD_AZ/clone/DSD_Lab_AYA/Ex_2/room/room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_2_9/sim/counter_4_util_vector_logic_2_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4_util_vector_logic_2_9
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/DSD_AZ/clone/DSD_Lab_AYA/Ex_2/room/room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_0_17/sim/counter_4_util_vector_logic_0_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4_util_vector_logic_0_17
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/DSD_AZ/clone/DSD_Lab_AYA/Ex_2/room/room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_0_18/sim/counter_4_util_vector_logic_0_18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4_util_vector_logic_0_18
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/DSD_AZ/clone/DSD_Lab_AYA/Ex_2/room/room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_2_16/sim/counter_4_util_vector_logic_2_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4_util_vector_logic_2_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/DSD_AZ/clone/DSD_Lab_AYA/Ex_2/room/room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_0_19/sim/counter_4_util_vector_logic_0_19.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4_util_vector_logic_0_19
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/DSD_AZ/clone/DSD_Lab_AYA/Ex_2/room/room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_2_17/sim/counter_4_util_vector_logic_2_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4_util_vector_logic_2_17
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/DSD_AZ/clone/DSD_Lab_AYA/Ex_2/room/room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_0_20/sim/counter_4_util_vector_logic_0_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4_util_vector_logic_0_20
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/DSD_AZ/clone/DSD_Lab_AYA/Ex_2/room/room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_2_18/sim/counter_4_util_vector_logic_2_18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4_util_vector_logic_2_18
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/DSD_AZ/clone/DSD_Lab_AYA/Ex_2/room/room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_0_21/sim/counter_4_util_vector_logic_0_21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4_util_vector_logic_0_21
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/DSD_AZ/clone/DSD_Lab_AYA/Ex_2/room/room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_2_19/sim/counter_4_util_vector_logic_2_19.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4_util_vector_logic_2_19
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/DSD_AZ/clone/DSD_Lab_AYA/Ex_2/room/room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_0_22/sim/counter_4_util_vector_logic_0_22.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4_util_vector_logic_0_22
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/DSD_AZ/clone/DSD_Lab_AYA/Ex_2/room/room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_2_20/sim/counter_4_util_vector_logic_2_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4_util_vector_logic_2_20
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/DSD_AZ/clone/DSD_Lab_AYA/Ex_2/room/room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_0_23/sim/counter_4_util_vector_logic_0_23.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4_util_vector_logic_0_23
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/DSD_AZ/clone/DSD_Lab_AYA/Ex_2/room/room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_2_21/sim/counter_4_util_vector_logic_2_21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4_util_vector_logic_2_21
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/DSD_AZ/clone/DSD_Lab_AYA/Ex_2/room/room.ip_user_files/bd/counter_4/ip/counter_4_util_vector_logic_0_24/sim/counter_4_util_vector_logic_0_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4_util_vector_logic_0_24
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/DSD_AZ/clone/DSD_Lab_AYA/Ex_2/room/room.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
