FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/* bench 8957.1.0 9b3db3ab003b */
/* bench 8957.1.1 aa993f901d7e */
/* bench 8957.1.2 9812c9f9dd3b */
/* bench 8957.1.3 6ba7f9233aba */
/* bench 8957.1.4 a041fa8e7eb2 */
/* bench 8957.1.5 afab4eb2c7e7 */
/* bench 24743.1.0 55a0570b5365 */
/* bench 24743.1.1 cf3681cfc3a2 */
/* bench 24743.1.2 55748cca7e52 */
/* bench 24743.1.3 d403f7c57766 */
/* bench 24743.1.4 fc23a5d1cb47 */
/* bench 24743.1.5 f5d11ac3dc43 */
/* bench 8957.1.7 d71abe683fe6 */
/* bench 8957.1.8 1c5484ad3168 */
 *	http://armlinux.simtec.co.uk/
 */

#ifndef __ARCH_ARM_MACH_S3C24XX_S3C2412_H
#define __ARCH_ARM_MACH_S3C24XX_S3C2412_H __FILE__

#include "map-s3c.h"

#define S3C2412_MEMREG(x)		(S3C24XX_VA_MEMCTRL + (x))
#define S3C2412_EBIREG(x)		(S3C2412_VA_EBI + (x))

#define S3C2412_SSMCREG(x)		(S3C2412_VA_SSMC + (x))
#define S3C2412_SSMC(x, o)		(S3C2412_SSMCREG((x * 0x20) + (o)))

#define S3C2412_REFRESH			S3C2412_MEMREG(0x10)

#define S3C2412_EBI_BANKCFG		S3C2412_EBIREG(0x4)

#define S3C2412_SSMC_BANK(x)		S3C2412_SSMC(x, 0x0)

#endif /* __ARCH_ARM_MACH_S3C24XX_S3C2412_H */
