module Monostable(input clk, rst,
					 input logic Q);
												
always_ff @ (negedge clk or posedge rst)
	if (rst) Q = 0;
	else begin
		if(Q) Q = 0;
		else Q = 1;
		end

endmodule 