{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 11 01:17:23 2009 " "Info: Processing started: Wed Nov 11 01:17:23 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off E2PROM -c E2PROM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off E2PROM -c E2PROM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "sys_clk " "Info: Assuming node \"sys_clk\" is an undefined clock" {  } { { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 42 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sys_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_25m " "Info: Detected ripple clock \"clk_25m\" as buffer" {  } { { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 87 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_25m" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clk_25m_2 " "Info: Detected ripple clock \"clk_25m_2\" as buffer" {  } { { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 88 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_25m_2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clk_25m_4 " "Info: Detected ripple clock \"clk_25m_4\" as buffer" {  } { { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 89 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_25m_4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clk_25m_8 " "Info: Detected ripple clock \"clk_25m_8\" as buffer" {  } { { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 90 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_25m_8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clk_25m_16~reg0 " "Info: Detected ripple clock \"clk_25m_16~reg0\" as buffer" {  } { { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 154 0 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_25m_16~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clk_200k " "Info: Detected ripple clock \"clk_200k\" as buffer" {  } { { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 67 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_200k" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "sys_clk register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|counter\[10\] register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[1\] 137.12 MHz 7.293 ns Internal " "Info: Clock \"sys_clk\" has Internal fmax of 137.12 MHz between source register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|counter\[10\]\" and destination register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[1\]\" (period= 7.293 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.007 ns + Longest register register " "Info: + Longest register to register delay is 7.007 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|counter\[10\] 1 REG LCFF_X12_Y5_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y5_N5; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|counter\[10\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10] } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.152 ns) + CELL(0.651 ns) 1.803 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|Equal1~121 2 COMB LCCOMB_X14_Y5_N28 1 " "Info: 2: + IC(1.152 ns) + CELL(0.651 ns) = 1.803 ns; Loc. = LCCOMB_X14_Y5_N28; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|Equal1~121'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.803 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~121 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.589 ns) 2.760 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|Equal1~123 3 COMB LCCOMB_X14_Y5_N6 2 " "Info: 3: + IC(0.368 ns) + CELL(0.589 ns) = 2.760 ns; Loc. = LCCOMB_X14_Y5_N6; Fanout = 2; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|Equal1~123'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.957 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~121 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~123 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 3.333 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|Equal1~126 4 COMB LCCOMB_X14_Y5_N0 16 " "Info: 4: + IC(0.367 ns) + CELL(0.206 ns) = 3.333 ns; Loc. = LCCOMB_X14_Y5_N0; Fanout = 16; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|Equal1~126'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~123 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~126 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.206 ns) 3.913 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|segment_shift_var~50 5 COMB LCCOMB_X14_Y5_N2 11 " "Info: 5: + IC(0.374 ns) + CELL(0.206 ns) = 3.913 ns; Loc. = LCCOMB_X14_Y5_N2; Fanout = 11; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|segment_shift_var~50'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~126 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~50 } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.202 ns) 4.530 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|offset_count~126 6 COMB LCCOMB_X14_Y5_N22 3 " "Info: 6: + IC(0.415 ns) + CELL(0.202 ns) = 4.530 ns; Loc. = LCCOMB_X14_Y5_N22; Fanout = 3; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|offset_count~126'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.617 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~50 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~126 } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.163 ns) + CELL(0.206 ns) 6.899 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[1\]~feeder 7 COMB LCCOMB_X15_Y6_N10 1 " "Info: 7: + IC(2.163 ns) + CELL(0.206 ns) = 6.899 ns; Loc. = LCCOMB_X15_Y6_N10; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[1\]~feeder'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.369 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~126 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.007 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[1\] 8 REG LCFF_X15_Y6_N11 1 " "Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 7.007 ns; Loc. = LCFF_X15_Y6_N11; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1] } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.168 ns ( 30.94 % ) " "Info: Total cell delay = 2.168 ns ( 30.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.839 ns ( 69.06 % ) " "Info: Total interconnect delay = 4.839 ns ( 69.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.007 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~121 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~123 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~126 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~50 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~126 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.007 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~121 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~123 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~126 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~50 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~126 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1] {} } { 0.000ns 1.152ns 0.368ns 0.367ns 0.374ns 0.415ns 2.163ns 0.000ns } { 0.000ns 0.651ns 0.589ns 0.206ns 0.206ns 0.202ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.022 ns - Smallest " "Info: - Smallest clock skew is -0.022 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 12.495 ns + Shortest register " "Info: + Shortest clock path from clock \"sys_clk\" to destination register is 12.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns sys_clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'sys_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.554 ns) + CELL(0.970 ns) 3.624 ns clk_25m 2 REG LCFF_X22_Y7_N1 2 " "Info: 2: + IC(1.554 ns) + CELL(0.970 ns) = 3.624 ns; Loc. = LCFF_X22_Y7_N1; Fanout = 2; REG Node = 'clk_25m'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.524 ns" { sys_clk clk_25m } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(0.970 ns) 5.666 ns clk_25m_2 3 REG LCFF_X26_Y8_N1 2 " "Info: 3: + IC(1.072 ns) + CELL(0.970 ns) = 5.666 ns; Loc. = LCFF_X26_Y8_N1; Fanout = 2; REG Node = 'clk_25m_2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { clk_25m clk_25m_2 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.970 ns) 7.023 ns clk_25m_4 4 REG LCFF_X26_Y8_N15 2 " "Info: 4: + IC(0.387 ns) + CELL(0.970 ns) = 7.023 ns; Loc. = LCFF_X26_Y8_N15; Fanout = 2; REG Node = 'clk_25m_4'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { clk_25m_2 clk_25m_4 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.970 ns) 8.592 ns clk_25m_8 5 REG LCFF_X27_Y8_N1 2 " "Info: 5: + IC(0.599 ns) + CELL(0.970 ns) = 8.592 ns; Loc. = LCFF_X27_Y8_N1; Fanout = 2; REG Node = 'clk_25m_8'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { clk_25m_4 clk_25m_8 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.970 ns) 9.949 ns clk_25m_16~reg0 6 REG LCFF_X27_Y8_N17 4 " "Info: 6: + IC(0.387 ns) + CELL(0.970 ns) = 9.949 ns; Loc. = LCFF_X27_Y8_N17; Fanout = 4; REG Node = 'clk_25m_16~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { clk_25m_8 clk_25m_16~reg0 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 154 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(0.000 ns) 11.014 ns clk_25m_16~reg0clkctrl 7 COMB CLKCTRL_G7 986 " "Info: 7: + IC(1.065 ns) + CELL(0.000 ns) = 11.014 ns; Loc. = CLKCTRL_G7; Fanout = 986; COMB Node = 'clk_25m_16~reg0clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.065 ns" { clk_25m_16~reg0 clk_25m_16~reg0clkctrl } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.666 ns) 12.495 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[1\] 8 REG LCFF_X15_Y6_N11 1 " "Info: 8: + IC(0.815 ns) + CELL(0.666 ns) = 12.495 ns; Loc. = LCFF_X15_Y6_N11; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.481 ns" { clk_25m_16~reg0clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1] } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.616 ns ( 52.95 % ) " "Info: Total cell delay = 6.616 ns ( 52.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.879 ns ( 47.05 % ) " "Info: Total interconnect delay = 5.879 ns ( 47.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.495 ns" { sys_clk clk_25m clk_25m_2 clk_25m_4 clk_25m_8 clk_25m_16~reg0 clk_25m_16~reg0clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.495 ns" { sys_clk {} sys_clk~combout {} clk_25m {} clk_25m_2 {} clk_25m_4 {} clk_25m_8 {} clk_25m_16~reg0 {} clk_25m_16~reg0clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1] {} } { 0.000ns 0.000ns 1.554ns 1.072ns 0.387ns 0.599ns 0.387ns 1.065ns 0.815ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk source 12.517 ns - Longest register " "Info: - Longest clock path from clock \"sys_clk\" to source register is 12.517 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns sys_clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'sys_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.554 ns) + CELL(0.970 ns) 3.624 ns clk_25m 2 REG LCFF_X22_Y7_N1 2 " "Info: 2: + IC(1.554 ns) + CELL(0.970 ns) = 3.624 ns; Loc. = LCFF_X22_Y7_N1; Fanout = 2; REG Node = 'clk_25m'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.524 ns" { sys_clk clk_25m } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(0.970 ns) 5.666 ns clk_25m_2 3 REG LCFF_X26_Y8_N1 2 " "Info: 3: + IC(1.072 ns) + CELL(0.970 ns) = 5.666 ns; Loc. = LCFF_X26_Y8_N1; Fanout = 2; REG Node = 'clk_25m_2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { clk_25m clk_25m_2 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.970 ns) 7.023 ns clk_25m_4 4 REG LCFF_X26_Y8_N15 2 " "Info: 4: + IC(0.387 ns) + CELL(0.970 ns) = 7.023 ns; Loc. = LCFF_X26_Y8_N15; Fanout = 2; REG Node = 'clk_25m_4'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { clk_25m_2 clk_25m_4 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.970 ns) 8.592 ns clk_25m_8 5 REG LCFF_X27_Y8_N1 2 " "Info: 5: + IC(0.599 ns) + CELL(0.970 ns) = 8.592 ns; Loc. = LCFF_X27_Y8_N1; Fanout = 2; REG Node = 'clk_25m_8'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { clk_25m_4 clk_25m_8 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.970 ns) 9.949 ns clk_25m_16~reg0 6 REG LCFF_X27_Y8_N17 4 " "Info: 6: + IC(0.387 ns) + CELL(0.970 ns) = 9.949 ns; Loc. = LCFF_X27_Y8_N17; Fanout = 4; REG Node = 'clk_25m_16~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { clk_25m_8 clk_25m_16~reg0 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 154 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(0.000 ns) 11.014 ns clk_25m_16~reg0clkctrl 7 COMB CLKCTRL_G7 986 " "Info: 7: + IC(1.065 ns) + CELL(0.000 ns) = 11.014 ns; Loc. = CLKCTRL_G7; Fanout = 986; COMB Node = 'clk_25m_16~reg0clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.065 ns" { clk_25m_16~reg0 clk_25m_16~reg0clkctrl } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.666 ns) 12.517 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|counter\[10\] 8 REG LCFF_X12_Y5_N5 3 " "Info: 8: + IC(0.837 ns) + CELL(0.666 ns) = 12.517 ns; Loc. = LCFF_X12_Y5_N5; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|counter\[10\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.503 ns" { clk_25m_16~reg0clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10] } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.616 ns ( 52.86 % ) " "Info: Total cell delay = 6.616 ns ( 52.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.901 ns ( 47.14 % ) " "Info: Total interconnect delay = 5.901 ns ( 47.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.517 ns" { sys_clk clk_25m clk_25m_2 clk_25m_4 clk_25m_8 clk_25m_16~reg0 clk_25m_16~reg0clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.517 ns" { sys_clk {} sys_clk~combout {} clk_25m {} clk_25m_2 {} clk_25m_4 {} clk_25m_8 {} clk_25m_16~reg0 {} clk_25m_16~reg0clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10] {} } { 0.000ns 0.000ns 1.554ns 1.072ns 0.387ns 0.599ns 0.387ns 1.065ns 0.837ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.495 ns" { sys_clk clk_25m clk_25m_2 clk_25m_4 clk_25m_8 clk_25m_16~reg0 clk_25m_16~reg0clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.495 ns" { sys_clk {} sys_clk~combout {} clk_25m {} clk_25m_2 {} clk_25m_4 {} clk_25m_8 {} clk_25m_16~reg0 {} clk_25m_16~reg0clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1] {} } { 0.000ns 0.000ns 1.554ns 1.072ns 0.387ns 0.599ns 0.387ns 1.065ns 0.815ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.517 ns" { sys_clk clk_25m clk_25m_2 clk_25m_4 clk_25m_8 clk_25m_16~reg0 clk_25m_16~reg0clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.517 ns" { sys_clk {} sys_clk~combout {} clk_25m {} clk_25m_2 {} clk_25m_4 {} clk_25m_8 {} clk_25m_16~reg0 {} clk_25m_16~reg0clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10] {} } { 0.000ns 0.000ns 1.554ns 1.072ns 0.387ns 0.599ns 0.387ns 1.065ns 0.837ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../../../../../altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../../../../../altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.007 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~121 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~123 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~126 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~50 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~126 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.007 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~121 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~123 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~126 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~50 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~126 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1] {} } { 0.000ns 1.152ns 0.368ns 0.367ns 0.374ns 0.415ns 2.163ns 0.000ns } { 0.000ns 0.651ns 0.589ns 0.206ns 0.206ns 0.202ns 0.206ns 0.108ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.495 ns" { sys_clk clk_25m clk_25m_2 clk_25m_4 clk_25m_8 clk_25m_16~reg0 clk_25m_16~reg0clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.495 ns" { sys_clk {} sys_clk~combout {} clk_25m {} clk_25m_2 {} clk_25m_4 {} clk_25m_8 {} clk_25m_16~reg0 {} clk_25m_16~reg0clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1] {} } { 0.000ns 0.000ns 1.554ns 1.072ns 0.387ns 0.599ns 0.387ns 1.065ns 0.815ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.517 ns" { sys_clk clk_25m clk_25m_2 clk_25m_4 clk_25m_8 clk_25m_16~reg0 clk_25m_16~reg0clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.517 ns" { sys_clk {} sys_clk~combout {} clk_25m {} clk_25m_2 {} clk_25m_4 {} clk_25m_8 {} clk_25m_16~reg0 {} clk_25m_16~reg0clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10] {} } { 0.000ns 0.000ns 1.554ns 1.072ns 0.387ns 0.599ns 0.387ns 1.065ns 0.837ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|jtag_debug_mode register sld_hub:sld_hub_inst\|hub_tdo_reg 88.9 MHz 11.248 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 88.9 MHz between source register \"sld_hub:sld_hub_inst\|jtag_debug_mode\" and destination register \"sld_hub:sld_hub_inst\|hub_tdo_reg\" (period= 11.248 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.362 ns + Longest register register " "Info: + Longest register to register delay is 5.362 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|jtag_debug_mode 1 REG LCFF_X6_Y6_N15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y6_N15; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|jtag_debug_mode'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|jtag_debug_mode } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 394 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.624 ns) 1.065 ns sld_hub:sld_hub_inst\|node_ena~10 2 COMB LCCOMB_X6_Y6_N0 6 " "Info: 2: + IC(0.441 ns) + CELL(0.624 ns) = 1.065 ns; Loc. = LCCOMB_X6_Y6_N0; Fanout = 6; COMB Node = 'sld_hub:sld_hub_inst\|node_ena~10'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.065 ns" { sld_hub:sld_hub_inst|jtag_debug_mode sld_hub:sld_hub_inst|node_ena~10 } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.206 ns) 2.347 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|crc_rom_sr_ena~31 3 COMB LCCOMB_X7_Y6_N6 4 " "Info: 3: + IC(1.076 ns) + CELL(0.206 ns) = 2.347 ns; Loc. = LCCOMB_X7_Y6_N6; Fanout = 4; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|crc_rom_sr_ena~31'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { sld_hub:sld_hub_inst|node_ena~10 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~31 } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 803 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.206 ns) 2.942 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~55 4 COMB LCCOMB_X7_Y6_N2 18 " "Info: 4: + IC(0.389 ns) + CELL(0.206 ns) = 2.942 ns; Loc. = LCCOMB_X7_Y6_N2; Fanout = 18; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~55'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~31 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~55 } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 3.521 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~425 5 COMB LCCOMB_X7_Y6_N10 1 " "Info: 5: + IC(0.373 ns) + CELL(0.206 ns) = 3.521 ns; Loc. = LCCOMB_X7_Y6_N10; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~425'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~55 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 512 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.206 ns) 4.101 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~428 6 COMB LCCOMB_X7_Y6_N0 1 " "Info: 6: + IC(0.374 ns) + CELL(0.206 ns) = 4.101 ns; Loc. = LCCOMB_X7_Y6_N0; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~428'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 512 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 4.680 ns sld_hub:sld_hub_inst\|hub_tdo_reg~294 7 COMB LCCOMB_X7_Y6_N18 1 " "Info: 7: + IC(0.373 ns) + CELL(0.206 ns) = 4.680 ns; Loc. = LCCOMB_X7_Y6_N18; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~294'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 sld_hub:sld_hub_inst|hub_tdo_reg~294 } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 5.254 ns sld_hub:sld_hub_inst\|hub_tdo_reg~295 8 COMB LCCOMB_X7_Y6_N4 1 " "Info: 8: + IC(0.368 ns) + CELL(0.206 ns) = 5.254 ns; Loc. = LCCOMB_X7_Y6_N4; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~295'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~294 sld_hub:sld_hub_inst|hub_tdo_reg~295 } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.362 ns sld_hub:sld_hub_inst\|hub_tdo_reg 9 REG LCFF_X7_Y6_N5 2 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 5.362 ns; Loc. = LCFF_X7_Y6_N5; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~295 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.968 ns ( 36.70 % ) " "Info: Total cell delay = 1.968 ns ( 36.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.394 ns ( 63.30 % ) " "Info: Total interconnect delay = 3.394 ns ( 63.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.362 ns" { sld_hub:sld_hub_inst|jtag_debug_mode sld_hub:sld_hub_inst|node_ena~10 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~31 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~55 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 sld_hub:sld_hub_inst|hub_tdo_reg~294 sld_hub:sld_hub_inst|hub_tdo_reg~295 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.362 ns" { sld_hub:sld_hub_inst|jtag_debug_mode {} sld_hub:sld_hub_inst|node_ena~10 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~31 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~55 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 {} sld_hub:sld_hub_inst|hub_tdo_reg~294 {} sld_hub:sld_hub_inst|hub_tdo_reg~295 {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 0.441ns 1.076ns 0.389ns 0.373ns 0.374ns 0.373ns 0.368ns 0.000ns } { 0.000ns 0.624ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns - Smallest " "Info: - Smallest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.297 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.297 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.816 ns) + CELL(0.000 ns) 3.816 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 700 " "Info: 2: + IC(3.816 ns) + CELL(0.000 ns) = 3.816 ns; Loc. = CLKCTRL_G0; Fanout = 700; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.816 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.666 ns) 5.297 ns sld_hub:sld_hub_inst\|hub_tdo_reg 3 REG LCFF_X7_Y6_N5 2 " "Info: 3: + IC(0.815 ns) + CELL(0.666 ns) = 5.297 ns; Loc. = LCFF_X7_Y6_N5; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.481 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 12.57 % ) " "Info: Total cell delay = 0.666 ns ( 12.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.631 ns ( 87.43 % ) " "Info: Total interconnect delay = 4.631 ns ( 87.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.297 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.297 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 3.816ns 0.815ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 5.295 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 5.295 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.816 ns) + CELL(0.000 ns) 3.816 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 700 " "Info: 2: + IC(3.816 ns) + CELL(0.000 ns) = 3.816 ns; Loc. = CLKCTRL_G0; Fanout = 700; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.816 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.813 ns) + CELL(0.666 ns) 5.295 ns sld_hub:sld_hub_inst\|jtag_debug_mode 3 REG LCFF_X6_Y6_N15 2 " "Info: 3: + IC(0.813 ns) + CELL(0.666 ns) = 5.295 ns; Loc. = LCFF_X6_Y6_N15; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|jtag_debug_mode'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.479 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_debug_mode } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 394 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 12.58 % ) " "Info: Total cell delay = 0.666 ns ( 12.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.629 ns ( 87.42 % ) " "Info: Total interconnect delay = 4.629 ns ( 87.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.295 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_debug_mode } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.295 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|jtag_debug_mode {} } { 0.000ns 3.816ns 0.813ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.297 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.297 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 3.816ns 0.815ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.295 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_debug_mode } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.295 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|jtag_debug_mode {} } { 0.000ns 3.816ns 0.813ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../../../../../altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 394 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../../../../../altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../../../../../altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 394 -1 0 } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.362 ns" { sld_hub:sld_hub_inst|jtag_debug_mode sld_hub:sld_hub_inst|node_ena~10 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~31 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~55 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 sld_hub:sld_hub_inst|hub_tdo_reg~294 sld_hub:sld_hub_inst|hub_tdo_reg~295 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.362 ns" { sld_hub:sld_hub_inst|jtag_debug_mode {} sld_hub:sld_hub_inst|node_ena~10 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~31 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~55 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 {} sld_hub:sld_hub_inst|hub_tdo_reg~294 {} sld_hub:sld_hub_inst|hub_tdo_reg~295 {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 0.441ns 1.076ns 0.389ns 0.373ns 0.374ns 0.373ns 0.368ns 0.000ns } { 0.000ns 0.624ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.297 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.297 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 3.816ns 0.815ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.295 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_debug_mode } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.295 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|jtag_debug_mode {} } { 0.000ns 3.816ns 0.813ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "sys_clk 166 " "Warning: Circuit may not operate. Detected 166 non-operational path(s) clocked by clock \"sys_clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "data_out\[7\]~reg0 sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[68\] sys_clk 9.016 ns " "Info: Found hold time violation between source  pin or register \"data_out\[7\]~reg0\" and destination pin or register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[68\]\" for clock \"sys_clk\" (Hold time is 9.016 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "9.775 ns + Largest " "Info: + Largest clock skew is 9.775 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 12.506 ns + Longest register " "Info: + Longest clock path from clock \"sys_clk\" to destination register is 12.506 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns sys_clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'sys_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.554 ns) + CELL(0.970 ns) 3.624 ns clk_25m 2 REG LCFF_X22_Y7_N1 2 " "Info: 2: + IC(1.554 ns) + CELL(0.970 ns) = 3.624 ns; Loc. = LCFF_X22_Y7_N1; Fanout = 2; REG Node = 'clk_25m'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.524 ns" { sys_clk clk_25m } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(0.970 ns) 5.666 ns clk_25m_2 3 REG LCFF_X26_Y8_N1 2 " "Info: 3: + IC(1.072 ns) + CELL(0.970 ns) = 5.666 ns; Loc. = LCFF_X26_Y8_N1; Fanout = 2; REG Node = 'clk_25m_2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { clk_25m clk_25m_2 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.970 ns) 7.023 ns clk_25m_4 4 REG LCFF_X26_Y8_N15 2 " "Info: 4: + IC(0.387 ns) + CELL(0.970 ns) = 7.023 ns; Loc. = LCFF_X26_Y8_N15; Fanout = 2; REG Node = 'clk_25m_4'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { clk_25m_2 clk_25m_4 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.970 ns) 8.592 ns clk_25m_8 5 REG LCFF_X27_Y8_N1 2 " "Info: 5: + IC(0.599 ns) + CELL(0.970 ns) = 8.592 ns; Loc. = LCFF_X27_Y8_N1; Fanout = 2; REG Node = 'clk_25m_8'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { clk_25m_4 clk_25m_8 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.970 ns) 9.949 ns clk_25m_16~reg0 6 REG LCFF_X27_Y8_N17 4 " "Info: 6: + IC(0.387 ns) + CELL(0.970 ns) = 9.949 ns; Loc. = LCFF_X27_Y8_N17; Fanout = 4; REG Node = 'clk_25m_16~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { clk_25m_8 clk_25m_16~reg0 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 154 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(0.000 ns) 11.014 ns clk_25m_16~reg0clkctrl 7 COMB CLKCTRL_G7 986 " "Info: 7: + IC(1.065 ns) + CELL(0.000 ns) = 11.014 ns; Loc. = CLKCTRL_G7; Fanout = 986; COMB Node = 'clk_25m_16~reg0clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.065 ns" { clk_25m_16~reg0 clk_25m_16~reg0clkctrl } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.666 ns) 12.506 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[68\] 8 REG LCFF_X19_Y7_N31 1 " "Info: 8: + IC(0.826 ns) + CELL(0.666 ns) = 12.506 ns; Loc. = LCFF_X19_Y7_N31; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[68\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { clk_25m_16~reg0clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[68] } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 939 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.616 ns ( 52.90 % ) " "Info: Total cell delay = 6.616 ns ( 52.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.890 ns ( 47.10 % ) " "Info: Total interconnect delay = 5.890 ns ( 47.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.506 ns" { sys_clk clk_25m clk_25m_2 clk_25m_4 clk_25m_8 clk_25m_16~reg0 clk_25m_16~reg0clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[68] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.506 ns" { sys_clk {} sys_clk~combout {} clk_25m {} clk_25m_2 {} clk_25m_4 {} clk_25m_8 {} clk_25m_16~reg0 {} clk_25m_16~reg0clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[68] {} } { 0.000ns 0.000ns 1.554ns 1.072ns 0.387ns 0.599ns 0.387ns 1.065ns 0.826ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk source 2.731 ns - Shortest register " "Info: - Shortest clock path from clock \"sys_clk\" to source register is 2.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns sys_clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'sys_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns sys_clk~clkctrl 2 COMB CLKCTRL_G2 64 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 64; COMB Node = 'sys_clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { sys_clk sys_clk~clkctrl } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.666 ns) 2.731 ns data_out\[7\]~reg0 3 REG LCFF_X19_Y7_N27 4 " "Info: 3: + IC(0.822 ns) + CELL(0.666 ns) = 2.731 ns; Loc. = LCFF_X19_Y7_N27; Fanout = 4; REG Node = 'data_out\[7\]~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { sys_clk~clkctrl data_out[7]~reg0 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 706 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.66 % ) " "Info: Total cell delay = 1.766 ns ( 64.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.965 ns ( 35.34 % ) " "Info: Total interconnect delay = 0.965 ns ( 35.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { sys_clk sys_clk~clkctrl data_out[7]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.731 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} data_out[7]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.822ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.506 ns" { sys_clk clk_25m clk_25m_2 clk_25m_4 clk_25m_8 clk_25m_16~reg0 clk_25m_16~reg0clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[68] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.506 ns" { sys_clk {} sys_clk~combout {} clk_25m {} clk_25m_2 {} clk_25m_4 {} clk_25m_8 {} clk_25m_16~reg0 {} clk_25m_16~reg0clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[68] {} } { 0.000ns 0.000ns 1.554ns 1.072ns 0.387ns 0.599ns 0.387ns 1.065ns 0.826ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { sys_clk sys_clk~clkctrl data_out[7]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.731 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} data_out[7]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.822ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 706 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.761 ns - Shortest register register " "Info: - Shortest register to register delay is 0.761 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data_out\[7\]~reg0 1 REG LCFF_X19_Y7_N27 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y7_N27; Fanout = 4; REG Node = 'data_out\[7\]~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out[7]~reg0 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 706 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.206 ns) 0.653 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[68\]~feeder 2 COMB LCCOMB_X19_Y7_N30 1 " "Info: 2: + IC(0.447 ns) + CELL(0.206 ns) = 0.653 ns; Loc. = LCCOMB_X19_Y7_N30; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[68\]~feeder'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { data_out[7]~reg0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[68]~feeder } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 939 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.761 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[68\] 3 REG LCFF_X19_Y7_N31 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.761 ns; Loc. = LCFF_X19_Y7_N31; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[68\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[68]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[68] } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 939 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 41.26 % ) " "Info: Total cell delay = 0.314 ns ( 41.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.447 ns ( 58.74 % ) " "Info: Total interconnect delay = 0.447 ns ( 58.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.761 ns" { data_out[7]~reg0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[68]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[68] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.761 ns" { data_out[7]~reg0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[68]~feeder {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[68] {} } { 0.000ns 0.447ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../../../../../altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 939 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.506 ns" { sys_clk clk_25m clk_25m_2 clk_25m_4 clk_25m_8 clk_25m_16~reg0 clk_25m_16~reg0clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[68] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.506 ns" { sys_clk {} sys_clk~combout {} clk_25m {} clk_25m_2 {} clk_25m_4 {} clk_25m_8 {} clk_25m_16~reg0 {} clk_25m_16~reg0clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[68] {} } { 0.000ns 0.000ns 1.554ns 1.072ns 0.387ns 0.599ns 0.387ns 1.065ns 0.826ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { sys_clk sys_clk~clkctrl data_out[7]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.731 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} data_out[7]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.822ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.761 ns" { data_out[7]~reg0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[68]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[68] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.761 ns" { data_out[7]~reg0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[68]~feeder {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[68] {} } { 0.000ns 0.447ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "buff\[2\] sda_port sys_clk 6.163 ns register " "Info: tsu for register \"buff\[2\]\" (data pin = \"sda_port\", clock pin = \"sys_clk\") is 6.163 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.941 ns + Longest pin register " "Info: + Longest pin to register delay is 8.941 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sda_port 1 PIN PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_31; Fanout = 1; PIN Node = 'sda_port'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sda_port } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns sda_port~1 2 COMB IOC_X0_Y2_N3 15 " "Info: 2: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = IOC_X0_Y2_N3; Fanout = 15; COMB Node = 'sda_port~1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { sda_port sda_port~1 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(7.237 ns) + CELL(0.651 ns) 8.833 ns buff\[2\]~730 3 COMB LCCOMB_X24_Y7_N24 1 " "Info: 3: + IC(7.237 ns) + CELL(0.651 ns) = 8.833 ns; Loc. = LCCOMB_X24_Y7_N24; Fanout = 1; COMB Node = 'buff\[2\]~730'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.888 ns" { sda_port~1 buff[2]~730 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 698 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.941 ns buff\[2\] 4 REG LCFF_X24_Y7_N25 5 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 8.941 ns; Loc. = LCFF_X24_Y7_N25; Fanout = 5; REG Node = 'buff\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { buff[2]~730 buff[2] } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 698 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.704 ns ( 19.06 % ) " "Info: Total cell delay = 1.704 ns ( 19.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.237 ns ( 80.94 % ) " "Info: Total interconnect delay = 7.237 ns ( 80.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.941 ns" { sda_port sda_port~1 buff[2]~730 buff[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.941 ns" { sda_port {} sda_port~1 {} buff[2]~730 {} buff[2] {} } { 0.000ns 0.000ns 7.237ns 0.000ns } { 0.000ns 0.945ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 698 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 2.738 ns - Shortest register " "Info: - Shortest clock path from clock \"sys_clk\" to destination register is 2.738 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns sys_clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'sys_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns sys_clk~clkctrl 2 COMB CLKCTRL_G2 64 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 64; COMB Node = 'sys_clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { sys_clk sys_clk~clkctrl } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.666 ns) 2.738 ns buff\[2\] 3 REG LCFF_X24_Y7_N25 5 " "Info: 3: + IC(0.829 ns) + CELL(0.666 ns) = 2.738 ns; Loc. = LCFF_X24_Y7_N25; Fanout = 5; REG Node = 'buff\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { sys_clk~clkctrl buff[2] } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 698 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.50 % ) " "Info: Total cell delay = 1.766 ns ( 64.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.972 ns ( 35.50 % ) " "Info: Total interconnect delay = 0.972 ns ( 35.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { sys_clk sys_clk~clkctrl buff[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.738 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} buff[2] {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.941 ns" { sda_port sda_port~1 buff[2]~730 buff[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.941 ns" { sda_port {} sda_port~1 {} buff[2]~730 {} buff[2] {} } { 0.000ns 0.000ns 7.237ns 0.000ns } { 0.000ns 0.945ns 0.651ns 0.108ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { sys_clk sys_clk~clkctrl buff[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.738 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} buff[2] {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "sys_clk sda_port counter\[1\] 20.483 ns register " "Info: tco from clock \"sys_clk\" to destination pin \"sda_port\" through register \"counter\[1\]\" is 20.483 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk source 6.664 ns + Longest register " "Info: + Longest clock path from clock \"sys_clk\" to source register is 6.664 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns sys_clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'sys_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.597 ns) + CELL(0.970 ns) 3.667 ns clk_200k 2 REG LCFF_X21_Y7_N9 5 " "Info: 2: + IC(1.597 ns) + CELL(0.970 ns) = 3.667 ns; Loc. = LCFF_X21_Y7_N9; Fanout = 5; REG Node = 'clk_200k'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.567 ns" { sys_clk clk_200k } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.000 ns) 5.165 ns clk_200k~clkctrl 3 COMB CLKCTRL_G6 8 " "Info: 3: + IC(1.498 ns) + CELL(0.000 ns) = 5.165 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'clk_200k~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk_200k clk_200k~clkctrl } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.666 ns) 6.664 ns counter\[1\] 4 REG LCFF_X25_Y7_N11 20 " "Info: 4: + IC(0.833 ns) + CELL(0.666 ns) = 6.664 ns; Loc. = LCFF_X25_Y7_N11; Fanout = 20; REG Node = 'counter\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { clk_200k~clkctrl counter[1] } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 253 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 41.06 % ) " "Info: Total cell delay = 2.736 ns ( 41.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.928 ns ( 58.94 % ) " "Info: Total interconnect delay = 3.928 ns ( 58.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.664 ns" { sys_clk clk_200k clk_200k~clkctrl counter[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.664 ns" { sys_clk {} sys_clk~combout {} clk_200k {} clk_200k~clkctrl {} counter[1] {} } { 0.000ns 0.000ns 1.597ns 1.498ns 0.833ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 253 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.515 ns + Longest register pin " "Info: + Longest register to pin delay is 13.515 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter\[1\] 1 REG LCFF_X25_Y7_N11 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y7_N11; Fanout = 20; REG Node = 'counter\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[1] } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 253 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.988 ns) + CELL(0.616 ns) 2.604 ns Selector1~503 2 COMB LCCOMB_X26_Y7_N18 1 " "Info: 2: + IC(1.988 ns) + CELL(0.616 ns) = 2.604 ns; Loc. = LCCOMB_X26_Y7_N18; Fanout = 1; COMB Node = 'Selector1~503'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.604 ns" { counter[1] Selector1~503 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 272 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.616 ns) 3.588 ns Selector1~504 3 COMB LCCOMB_X26_Y7_N12 1 " "Info: 3: + IC(0.368 ns) + CELL(0.616 ns) = 3.588 ns; Loc. = LCCOMB_X26_Y7_N12; Fanout = 1; COMB Node = 'Selector1~504'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.984 ns" { Selector1~503 Selector1~504 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 272 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.647 ns) 5.235 ns Selector1~513 4 COMB LCCOMB_X27_Y7_N10 1 " "Info: 4: + IC(1.000 ns) + CELL(0.647 ns) = 5.235 ns; Loc. = LCCOMB_X27_Y7_N10; Fanout = 1; COMB Node = 'Selector1~513'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { Selector1~504 Selector1~513 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 272 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.402 ns) + CELL(0.651 ns) 6.288 ns Selector1~512 5 COMB LCCOMB_X27_Y7_N20 1 " "Info: 5: + IC(0.402 ns) + CELL(0.651 ns) = 6.288 ns; Loc. = LCCOMB_X27_Y7_N20; Fanout = 1; COMB Node = 'Selector1~512'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.053 ns" { Selector1~513 Selector1~512 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 272 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.997 ns) + CELL(3.230 ns) 13.515 ns sda_port 6 PIN PIN_31 0 " "Info: 6: + IC(3.997 ns) + CELL(3.230 ns) = 13.515 ns; Loc. = PIN_31; Fanout = 0; PIN Node = 'sda_port'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.227 ns" { Selector1~512 sda_port } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.760 ns ( 42.62 % ) " "Info: Total cell delay = 5.760 ns ( 42.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.755 ns ( 57.38 % ) " "Info: Total interconnect delay = 7.755 ns ( 57.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.515 ns" { counter[1] Selector1~503 Selector1~504 Selector1~513 Selector1~512 sda_port } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "13.515 ns" { counter[1] {} Selector1~503 {} Selector1~504 {} Selector1~513 {} Selector1~512 {} sda_port {} } { 0.000ns 1.988ns 0.368ns 1.000ns 0.402ns 3.997ns } { 0.000ns 0.616ns 0.616ns 0.647ns 0.651ns 3.230ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.664 ns" { sys_clk clk_200k clk_200k~clkctrl counter[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.664 ns" { sys_clk {} sys_clk~combout {} clk_200k {} clk_200k~clkctrl {} counter[1] {} } { 0.000ns 0.000ns 1.597ns 1.498ns 0.833ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.515 ns" { counter[1] Selector1~503 Selector1~504 Selector1~513 Selector1~512 sda_port } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "13.515 ns" { counter[1] {} Selector1~503 {} Selector1~504 {} Selector1~513 {} Selector1~512 {} sda_port {} } { 0.000ns 1.988ns 0.368ns 1.000ns 0.402ns 3.997ns } { 0.000ns 0.616ns 0.616ns 0.647ns 0.651ns 3.230ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "enable_cnt altera_auto_signaltap_0_enable_cnt_ae 9.781 ns Longest " "Info: Longest tpd from source pin \"enable_cnt\" to destination pin \"altera_auto_signaltap_0_enable_cnt_ae\" is 9.781 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns enable_cnt 1 PIN PIN_63 35 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_63; Fanout = 35; PIN Node = 'enable_cnt'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable_cnt } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(7.439 ns) + CELL(0.319 ns) 8.702 ns altera_auto_signaltap_0_enable_cnt_signaltap_lcell 2 COMB LCCOMB_X8_Y10_N0 1 " "Info: 2: + IC(7.439 ns) + CELL(0.319 ns) = 8.702 ns; Loc. = LCCOMB_X8_Y10_N0; Fanout = 1; COMB Node = 'altera_auto_signaltap_0_enable_cnt_signaltap_lcell'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.758 ns" { enable_cnt altera_auto_signaltap_0_enable_cnt_signaltap_lcell } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.000 ns) 9.781 ns altera_auto_signaltap_0_enable_cnt_ae 3 PIN LCCOMB_X8_Y13_N0 0 " "Info: 3: + IC(1.079 ns) + CELL(0.000 ns) = 9.781 ns; Loc. = LCCOMB_X8_Y13_N0; Fanout = 0; PIN Node = 'altera_auto_signaltap_0_enable_cnt_ae'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { altera_auto_signaltap_0_enable_cnt_signaltap_lcell altera_auto_signaltap_0_enable_cnt_ae } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.263 ns ( 12.91 % ) " "Info: Total cell delay = 1.263 ns ( 12.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.518 ns ( 87.09 % ) " "Info: Total interconnect delay = 8.518 ns ( 87.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.781 ns" { enable_cnt altera_auto_signaltap_0_enable_cnt_signaltap_lcell altera_auto_signaltap_0_enable_cnt_ae } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.781 ns" { enable_cnt {} enable_cnt~combout {} altera_auto_signaltap_0_enable_cnt_signaltap_lcell {} altera_auto_signaltap_0_enable_cnt_ae {} } { 0.000ns 0.000ns 7.439ns 1.079ns } { 0.000ns 0.944ns 0.319ns 0.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[71\] sda_port sys_clk 5.146 ns register " "Info: th for register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[71\]\" (data pin = \"sda_port\", clock pin = \"sys_clk\") is 5.146 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 12.529 ns + Longest register " "Info: + Longest clock path from clock \"sys_clk\" to destination register is 12.529 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns sys_clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'sys_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.554 ns) + CELL(0.970 ns) 3.624 ns clk_25m 2 REG LCFF_X22_Y7_N1 2 " "Info: 2: + IC(1.554 ns) + CELL(0.970 ns) = 3.624 ns; Loc. = LCFF_X22_Y7_N1; Fanout = 2; REG Node = 'clk_25m'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.524 ns" { sys_clk clk_25m } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(0.970 ns) 5.666 ns clk_25m_2 3 REG LCFF_X26_Y8_N1 2 " "Info: 3: + IC(1.072 ns) + CELL(0.970 ns) = 5.666 ns; Loc. = LCFF_X26_Y8_N1; Fanout = 2; REG Node = 'clk_25m_2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { clk_25m clk_25m_2 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.970 ns) 7.023 ns clk_25m_4 4 REG LCFF_X26_Y8_N15 2 " "Info: 4: + IC(0.387 ns) + CELL(0.970 ns) = 7.023 ns; Loc. = LCFF_X26_Y8_N15; Fanout = 2; REG Node = 'clk_25m_4'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { clk_25m_2 clk_25m_4 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.970 ns) 8.592 ns clk_25m_8 5 REG LCFF_X27_Y8_N1 2 " "Info: 5: + IC(0.599 ns) + CELL(0.970 ns) = 8.592 ns; Loc. = LCFF_X27_Y8_N1; Fanout = 2; REG Node = 'clk_25m_8'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { clk_25m_4 clk_25m_8 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.970 ns) 9.949 ns clk_25m_16~reg0 6 REG LCFF_X27_Y8_N17 4 " "Info: 6: + IC(0.387 ns) + CELL(0.970 ns) = 9.949 ns; Loc. = LCFF_X27_Y8_N17; Fanout = 4; REG Node = 'clk_25m_16~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { clk_25m_8 clk_25m_16~reg0 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 154 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(0.000 ns) 11.014 ns clk_25m_16~reg0clkctrl 7 COMB CLKCTRL_G7 986 " "Info: 7: + IC(1.065 ns) + CELL(0.000 ns) = 11.014 ns; Loc. = CLKCTRL_G7; Fanout = 986; COMB Node = 'clk_25m_16~reg0clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.065 ns" { clk_25m_16~reg0 clk_25m_16~reg0clkctrl } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(0.666 ns) 12.529 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[71\] 8 REG LCFF_X13_Y2_N7 3 " "Info: 8: + IC(0.849 ns) + CELL(0.666 ns) = 12.529 ns; Loc. = LCFF_X13_Y2_N7; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[71\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.515 ns" { clk_25m_16~reg0clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[71] } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 939 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.616 ns ( 52.81 % ) " "Info: Total cell delay = 6.616 ns ( 52.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.913 ns ( 47.19 % ) " "Info: Total interconnect delay = 5.913 ns ( 47.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.529 ns" { sys_clk clk_25m clk_25m_2 clk_25m_4 clk_25m_8 clk_25m_16~reg0 clk_25m_16~reg0clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[71] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.529 ns" { sys_clk {} sys_clk~combout {} clk_25m {} clk_25m_2 {} clk_25m_4 {} clk_25m_8 {} clk_25m_16~reg0 {} clk_25m_16~reg0clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[71] {} } { 0.000ns 0.000ns 1.554ns 1.072ns 0.387ns 0.599ns 0.387ns 1.065ns 0.849ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../../../../../altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 939 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.689 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sda_port 1 PIN PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_31; Fanout = 1; PIN Node = 'sda_port'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sda_port } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns sda_port~1 2 COMB IOC_X0_Y2_N3 15 " "Info: 2: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = IOC_X0_Y2_N3; Fanout = 15; COMB Node = 'sda_port~1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { sda_port sda_port~1 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/E2PROM/RTL/E2PROM.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.284 ns) + CELL(0.460 ns) 7.689 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[71\] 3 REG LCFF_X13_Y2_N7 3 " "Info: 3: + IC(6.284 ns) + CELL(0.460 ns) = 7.689 ns; Loc. = LCFF_X13_Y2_N7; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[71\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.744 ns" { sda_port~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[71] } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 939 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 18.27 % ) " "Info: Total cell delay = 1.405 ns ( 18.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.284 ns ( 81.73 % ) " "Info: Total interconnect delay = 6.284 ns ( 81.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.689 ns" { sda_port sda_port~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[71] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.689 ns" { sda_port {} sda_port~1 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[71] {} } { 0.000ns 0.000ns 6.284ns } { 0.000ns 0.945ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.529 ns" { sys_clk clk_25m clk_25m_2 clk_25m_4 clk_25m_8 clk_25m_16~reg0 clk_25m_16~reg0clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[71] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.529 ns" { sys_clk {} sys_clk~combout {} clk_25m {} clk_25m_2 {} clk_25m_4 {} clk_25m_8 {} clk_25m_16~reg0 {} clk_25m_16~reg0clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[71] {} } { 0.000ns 0.000ns 1.554ns 1.072ns 0.387ns 0.599ns 0.387ns 1.065ns 0.849ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.689 ns" { sda_port sda_port~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[71] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.689 ns" { sda_port {} sda_port~1 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[71] {} } { 0.000ns 0.000ns 6.284ns } { 0.000ns 0.945ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "125 " "Info: Allocated 125 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 11 01:17:26 2009 " "Info: Processing ended: Wed Nov 11 01:17:26 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
