# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../CISC24.srcs/sources_1/new/Instruct_Decoder.vhd" \
"../../../../CISC24.srcs/sim_1/new/Instruc_tb.vhd" \

# Do not sort compile order
nosort
