
rfid-test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000034e0  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000044  08003674  08003674  00013674  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080036b8  080036b8  00020020  2**0
                  CONTENTS
  4 .ARM          00000000  080036b8  080036b8  00020020  2**0
                  CONTENTS
  5 .preinit_array 00000000  080036b8  080036b8  00020020  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080036b8  080036b8  000136b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080036bc  080036bc  000136bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000020  20000000  080036c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003b4  20000020  080036e0  00020020  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003d4  080036e0  000203d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020020  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020050  2**0
                  CONTENTS, READONLY
 13 .debug_info   00007c11  00000000  00000000  00020093  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001794  00000000  00000000  00027ca4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000870  00000000  00000000  00029438  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000653  00000000  00000000  00029ca8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021b70  00000000  00000000  0002a2fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00009302  00000000  00000000  0004be6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cc375  00000000  00000000  0005516d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002140  00000000  00000000  001214e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000009e  00000000  00000000  00123624  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000020 	.word	0x20000020
 80001b0:	00000000 	.word	0x00000000
 80001b4:	0800365c 	.word	0x0800365c

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000024 	.word	0x20000024
 80001d0:	0800365c 	.word	0x0800365c

080001d4 <select_switch_port>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void select_switch_port(uint8_t channel_index) {
 80001d4:	b580      	push	{r7, lr}
 80001d6:	b084      	sub	sp, #16
 80001d8:	af00      	add	r7, sp, #0
 80001da:	4603      	mov	r3, r0
 80001dc:	71fb      	strb	r3, [r7, #7]

	// lol I originally wrote this to be 1 indexed, so I added
		// channel_index++ to make it 0 indexed, the rest of the
		// logic is 1 indexed though

		if (channel_index < 1 || channel_index > 12) {
 80001de:	79fb      	ldrb	r3, [r7, #7]
 80001e0:	2b00      	cmp	r3, #0
 80001e2:	f000 80d6 	beq.w	8000392 <select_switch_port+0x1be>
 80001e6:	79fb      	ldrb	r3, [r7, #7]
 80001e8:	2b0c      	cmp	r3, #12
 80001ea:	f200 80d2 	bhi.w	8000392 <select_switch_port+0x1be>
			return 1;  // Invalid switch index
		}

		// Set U2.4
		uint8_t switch_refdes = 0;  // U2.X for 1st layer switch
 80001ee:	2300      	movs	r3, #0
 80001f0:	73fb      	strb	r3, [r7, #15]
		if (channel_index <= 4) {
 80001f2:	79fb      	ldrb	r3, [r7, #7]
 80001f4:	2b04      	cmp	r3, #4
 80001f6:	d80e      	bhi.n	8000216 <select_switch_port+0x42>
			HAL_GPIO_WritePin(SEL6_GPIO_Port, SEL6_Pin, 0);
 80001f8:	2200      	movs	r2, #0
 80001fa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80001fe:	4867      	ldr	r0, [pc, #412]	; (800039c <select_switch_port+0x1c8>)
 8000200:	f001 fc4e 	bl	8001aa0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEL7_GPIO_Port, SEL7_Pin, 0);
 8000204:	2200      	movs	r2, #0
 8000206:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800020a:	4864      	ldr	r0, [pc, #400]	; (800039c <select_switch_port+0x1c8>)
 800020c:	f001 fc48 	bl	8001aa0 <HAL_GPIO_WritePin>
			switch_refdes = 1;
 8000210:	2301      	movs	r3, #1
 8000212:	73fb      	strb	r3, [r7, #15]
 8000214:	e01f      	b.n	8000256 <select_switch_port+0x82>
		}
		else if (channel_index <= 8) {
 8000216:	79fb      	ldrb	r3, [r7, #7]
 8000218:	2b08      	cmp	r3, #8
 800021a:	d80e      	bhi.n	800023a <select_switch_port+0x66>
			HAL_GPIO_WritePin(SEL6_GPIO_Port, SEL6_Pin, 1);
 800021c:	2201      	movs	r2, #1
 800021e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000222:	485e      	ldr	r0, [pc, #376]	; (800039c <select_switch_port+0x1c8>)
 8000224:	f001 fc3c 	bl	8001aa0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEL7_GPIO_Port, SEL7_Pin, 1);
 8000228:	2201      	movs	r2, #1
 800022a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800022e:	485b      	ldr	r0, [pc, #364]	; (800039c <select_switch_port+0x1c8>)
 8000230:	f001 fc36 	bl	8001aa0 <HAL_GPIO_WritePin>
			switch_refdes = 2;
 8000234:	2302      	movs	r3, #2
 8000236:	73fb      	strb	r3, [r7, #15]
 8000238:	e00d      	b.n	8000256 <select_switch_port+0x82>
		}
		else { // if channel_index <= 12
			HAL_GPIO_WritePin(SEL6_GPIO_Port, SEL6_Pin, 1);
 800023a:	2201      	movs	r2, #1
 800023c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000240:	4856      	ldr	r0, [pc, #344]	; (800039c <select_switch_port+0x1c8>)
 8000242:	f001 fc2d 	bl	8001aa0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEL7_GPIO_Port, SEL7_Pin, 0);
 8000246:	2200      	movs	r2, #0
 8000248:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800024c:	4853      	ldr	r0, [pc, #332]	; (800039c <select_switch_port+0x1c8>)
 800024e:	f001 fc27 	bl	8001aa0 <HAL_GPIO_WritePin>
			switch_refdes = 3;
 8000252:	2303      	movs	r3, #3
 8000254:	73fb      	strb	r3, [r7, #15]
		}

		// The pattern on each 2nd layer switch is the same, use multiplexing
		uint8_t V0 = 0;
 8000256:	2300      	movs	r3, #0
 8000258:	73bb      	strb	r3, [r7, #14]
		uint8_t V1 = 0;
 800025a:	2300      	movs	r3, #0
 800025c:	737b      	strb	r3, [r7, #13]
		if (channel_index % 4 == 0) {  // 4, 8, 12
 800025e:	79fb      	ldrb	r3, [r7, #7]
 8000260:	f003 0303 	and.w	r3, r3, #3
 8000264:	b2db      	uxtb	r3, r3
 8000266:	2b00      	cmp	r3, #0
 8000268:	d104      	bne.n	8000274 <select_switch_port+0xa0>
			V0 = 1;
 800026a:	2301      	movs	r3, #1
 800026c:	73bb      	strb	r3, [r7, #14]
			V1 = 0;
 800026e:	2300      	movs	r3, #0
 8000270:	737b      	strb	r3, [r7, #13]
 8000272:	e019      	b.n	80002a8 <select_switch_port+0xd4>
		}
		else if (channel_index % 4 == 1) {  // 1, 5, 9
 8000274:	79fb      	ldrb	r3, [r7, #7]
 8000276:	f003 0303 	and.w	r3, r3, #3
 800027a:	b2db      	uxtb	r3, r3
 800027c:	2b01      	cmp	r3, #1
 800027e:	d104      	bne.n	800028a <select_switch_port+0xb6>
			V0 = 0;
 8000280:	2300      	movs	r3, #0
 8000282:	73bb      	strb	r3, [r7, #14]
			V1 = 0;
 8000284:	2300      	movs	r3, #0
 8000286:	737b      	strb	r3, [r7, #13]
 8000288:	e00e      	b.n	80002a8 <select_switch_port+0xd4>
		}
		else if (channel_index % 4 == 2) {  // 2, 6, 10
 800028a:	79fb      	ldrb	r3, [r7, #7]
 800028c:	f003 0303 	and.w	r3, r3, #3
 8000290:	b2db      	uxtb	r3, r3
 8000292:	2b02      	cmp	r3, #2
 8000294:	d104      	bne.n	80002a0 <select_switch_port+0xcc>
			V0 = 0;
 8000296:	2300      	movs	r3, #0
 8000298:	73bb      	strb	r3, [r7, #14]
			V1 = 1;
 800029a:	2301      	movs	r3, #1
 800029c:	737b      	strb	r3, [r7, #13]
 800029e:	e003      	b.n	80002a8 <select_switch_port+0xd4>
		}
		else {  // if channel_index % 4 == 3  // 3, 7, 11
			V0 = 1;
 80002a0:	2301      	movs	r3, #1
 80002a2:	73bb      	strb	r3, [r7, #14]
			V1 = 1;
 80002a4:	2301      	movs	r3, #1
 80002a6:	737b      	strb	r3, [r7, #13]
		}

		// The other switches' V0/V1 are don't care, but set them to 0 anyways
		switch(switch_refdes) {
 80002a8:	7bfb      	ldrb	r3, [r7, #15]
 80002aa:	2b03      	cmp	r3, #3
 80002ac:	d04c      	beq.n	8000348 <select_switch_port+0x174>
 80002ae:	2b03      	cmp	r3, #3
 80002b0:	dc6d      	bgt.n	800038e <select_switch_port+0x1ba>
 80002b2:	2b01      	cmp	r3, #1
 80002b4:	d002      	beq.n	80002bc <select_switch_port+0xe8>
 80002b6:	2b02      	cmp	r3, #2
 80002b8:	d023      	beq.n	8000302 <select_switch_port+0x12e>
			HAL_GPIO_WritePin(SEL3_GPIO_Port, SEL3_Pin, 0);
			HAL_GPIO_WritePin(SEL4_GPIO_Port, SEL4_Pin, V0);
			HAL_GPIO_WritePin(SEL5_GPIO_Port, SEL5_Pin, V1);
			break;
		default:
			break;
 80002ba:	e068      	b.n	800038e <select_switch_port+0x1ba>
			HAL_GPIO_WritePin(SEL0_GPIO_Port, SEL0_Pin, V0);
 80002bc:	7bbb      	ldrb	r3, [r7, #14]
 80002be:	461a      	mov	r2, r3
 80002c0:	2104      	movs	r1, #4
 80002c2:	4837      	ldr	r0, [pc, #220]	; (80003a0 <select_switch_port+0x1cc>)
 80002c4:	f001 fbec 	bl	8001aa0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEL1_GPIO_Port, SEL1_Pin, V1);
 80002c8:	7b7b      	ldrb	r3, [r7, #13]
 80002ca:	461a      	mov	r2, r3
 80002cc:	2102      	movs	r1, #2
 80002ce:	4834      	ldr	r0, [pc, #208]	; (80003a0 <select_switch_port+0x1cc>)
 80002d0:	f001 fbe6 	bl	8001aa0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEL2_GPIO_Port, SEL2_Pin, 0);
 80002d4:	2200      	movs	r2, #0
 80002d6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80002da:	4830      	ldr	r0, [pc, #192]	; (800039c <select_switch_port+0x1c8>)
 80002dc:	f001 fbe0 	bl	8001aa0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEL3_GPIO_Port, SEL3_Pin, 0);
 80002e0:	2200      	movs	r2, #0
 80002e2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80002e6:	482d      	ldr	r0, [pc, #180]	; (800039c <select_switch_port+0x1c8>)
 80002e8:	f001 fbda 	bl	8001aa0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEL4_GPIO_Port, SEL4_Pin, 0);
 80002ec:	2200      	movs	r2, #0
 80002ee:	2180      	movs	r1, #128	; 0x80
 80002f0:	482b      	ldr	r0, [pc, #172]	; (80003a0 <select_switch_port+0x1cc>)
 80002f2:	f001 fbd5 	bl	8001aa0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEL5_GPIO_Port, SEL5_Pin, 0);
 80002f6:	2200      	movs	r2, #0
 80002f8:	2140      	movs	r1, #64	; 0x40
 80002fa:	4829      	ldr	r0, [pc, #164]	; (80003a0 <select_switch_port+0x1cc>)
 80002fc:	f001 fbd0 	bl	8001aa0 <HAL_GPIO_WritePin>
			break;
 8000300:	e046      	b.n	8000390 <select_switch_port+0x1bc>
			HAL_GPIO_WritePin(SEL0_GPIO_Port, SEL0_Pin, 0);
 8000302:	2200      	movs	r2, #0
 8000304:	2104      	movs	r1, #4
 8000306:	4826      	ldr	r0, [pc, #152]	; (80003a0 <select_switch_port+0x1cc>)
 8000308:	f001 fbca 	bl	8001aa0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEL1_GPIO_Port, SEL1_Pin, 0);
 800030c:	2200      	movs	r2, #0
 800030e:	2102      	movs	r1, #2
 8000310:	4823      	ldr	r0, [pc, #140]	; (80003a0 <select_switch_port+0x1cc>)
 8000312:	f001 fbc5 	bl	8001aa0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEL2_GPIO_Port, SEL2_Pin, V0);
 8000316:	7bbb      	ldrb	r3, [r7, #14]
 8000318:	461a      	mov	r2, r3
 800031a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800031e:	481f      	ldr	r0, [pc, #124]	; (800039c <select_switch_port+0x1c8>)
 8000320:	f001 fbbe 	bl	8001aa0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEL3_GPIO_Port, SEL3_Pin, V1);
 8000324:	7b7b      	ldrb	r3, [r7, #13]
 8000326:	461a      	mov	r2, r3
 8000328:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800032c:	481b      	ldr	r0, [pc, #108]	; (800039c <select_switch_port+0x1c8>)
 800032e:	f001 fbb7 	bl	8001aa0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEL4_GPIO_Port, SEL4_Pin, 0);
 8000332:	2200      	movs	r2, #0
 8000334:	2180      	movs	r1, #128	; 0x80
 8000336:	481a      	ldr	r0, [pc, #104]	; (80003a0 <select_switch_port+0x1cc>)
 8000338:	f001 fbb2 	bl	8001aa0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEL5_GPIO_Port, SEL5_Pin, 0);
 800033c:	2200      	movs	r2, #0
 800033e:	2140      	movs	r1, #64	; 0x40
 8000340:	4817      	ldr	r0, [pc, #92]	; (80003a0 <select_switch_port+0x1cc>)
 8000342:	f001 fbad 	bl	8001aa0 <HAL_GPIO_WritePin>
			break;
 8000346:	e023      	b.n	8000390 <select_switch_port+0x1bc>
			HAL_GPIO_WritePin(SEL0_GPIO_Port, SEL0_Pin, 0);
 8000348:	2200      	movs	r2, #0
 800034a:	2104      	movs	r1, #4
 800034c:	4814      	ldr	r0, [pc, #80]	; (80003a0 <select_switch_port+0x1cc>)
 800034e:	f001 fba7 	bl	8001aa0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEL1_GPIO_Port, SEL1_Pin, 0);
 8000352:	2200      	movs	r2, #0
 8000354:	2102      	movs	r1, #2
 8000356:	4812      	ldr	r0, [pc, #72]	; (80003a0 <select_switch_port+0x1cc>)
 8000358:	f001 fba2 	bl	8001aa0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEL2_GPIO_Port, SEL2_Pin, 0);
 800035c:	2200      	movs	r2, #0
 800035e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000362:	480e      	ldr	r0, [pc, #56]	; (800039c <select_switch_port+0x1c8>)
 8000364:	f001 fb9c 	bl	8001aa0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEL3_GPIO_Port, SEL3_Pin, 0);
 8000368:	2200      	movs	r2, #0
 800036a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800036e:	480b      	ldr	r0, [pc, #44]	; (800039c <select_switch_port+0x1c8>)
 8000370:	f001 fb96 	bl	8001aa0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEL4_GPIO_Port, SEL4_Pin, V0);
 8000374:	7bbb      	ldrb	r3, [r7, #14]
 8000376:	461a      	mov	r2, r3
 8000378:	2180      	movs	r1, #128	; 0x80
 800037a:	4809      	ldr	r0, [pc, #36]	; (80003a0 <select_switch_port+0x1cc>)
 800037c:	f001 fb90 	bl	8001aa0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEL5_GPIO_Port, SEL5_Pin, V1);
 8000380:	7b7b      	ldrb	r3, [r7, #13]
 8000382:	461a      	mov	r2, r3
 8000384:	2140      	movs	r1, #64	; 0x40
 8000386:	4806      	ldr	r0, [pc, #24]	; (80003a0 <select_switch_port+0x1cc>)
 8000388:	f001 fb8a 	bl	8001aa0 <HAL_GPIO_WritePin>
			break;
 800038c:	e000      	b.n	8000390 <select_switch_port+0x1bc>
			break;
 800038e:	bf00      	nop
		}

		return 0;
 8000390:	e000      	b.n	8000394 <select_switch_port+0x1c0>
			return 1;  // Invalid switch index
 8000392:	bf00      	nop
}
 8000394:	3710      	adds	r7, #16
 8000396:	46bd      	mov	sp, r7
 8000398:	bd80      	pop	{r7, pc}
 800039a:	bf00      	nop
 800039c:	48000400 	.word	0x48000400
 80003a0:	48000800 	.word	0x48000800

080003a4 <reader_irq_pulse>:

volatile st25r95_handle reader_handler;

void reader_irq_pulse() {
 80003a4:	b580      	push	{r7, lr}
 80003a6:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(RFID_NIRQ_IN_PORT, RFID_NIRQ_IN_PIN, GPIO_PIN_RESET);
 80003a8:	2200      	movs	r2, #0
 80003aa:	2110      	movs	r1, #16
 80003ac:	4807      	ldr	r0, [pc, #28]	; (80003cc <reader_irq_pulse+0x28>)
 80003ae:	f001 fb77 	bl	8001aa0 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 80003b2:	2001      	movs	r0, #1
 80003b4:	f001 f8c4 	bl	8001540 <HAL_Delay>
  HAL_GPIO_WritePin(RFID_NIRQ_IN_PORT, RFID_NIRQ_IN_PIN, GPIO_PIN_SET);
 80003b8:	2201      	movs	r2, #1
 80003ba:	2110      	movs	r1, #16
 80003bc:	4803      	ldr	r0, [pc, #12]	; (80003cc <reader_irq_pulse+0x28>)
 80003be:	f001 fb6f 	bl	8001aa0 <HAL_GPIO_WritePin>
  HAL_Delay(100);
 80003c2:	2064      	movs	r0, #100	; 0x64
 80003c4:	f001 f8bc 	bl	8001540 <HAL_Delay>
}
 80003c8:	bf00      	nop
 80003ca:	bd80      	pop	{r7, pc}
 80003cc:	48000800 	.word	0x48000800

080003d0 <reader_nss>:

void reader_nss(uint8_t enable) {
 80003d0:	b580      	push	{r7, lr}
 80003d2:	b082      	sub	sp, #8
 80003d4:	af00      	add	r7, sp, #0
 80003d6:	4603      	mov	r3, r0
 80003d8:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(RFID_CS_PORT, RFID_CS_PIN, enable ? GPIO_PIN_RESET : GPIO_PIN_SET);
 80003da:	79fb      	ldrb	r3, [r7, #7]
 80003dc:	2b00      	cmp	r3, #0
 80003de:	bf0c      	ite	eq
 80003e0:	2301      	moveq	r3, #1
 80003e2:	2300      	movne	r3, #0
 80003e4:	b2db      	uxtb	r3, r3
 80003e6:	461a      	mov	r2, r3
 80003e8:	2110      	movs	r1, #16
 80003ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80003ee:	f001 fb57 	bl	8001aa0 <HAL_GPIO_WritePin>
}
 80003f2:	bf00      	nop
 80003f4:	3708      	adds	r7, #8
 80003f6:	46bd      	mov	sp, r7
 80003f8:	bd80      	pop	{r7, pc}
	...

080003fc <reader_tx>:

int reader_tx(uint8_t *data, size_t len) {
 80003fc:	b580      	push	{r7, lr}
 80003fe:	b084      	sub	sp, #16
 8000400:	af00      	add	r7, sp, #0
 8000402:	6078      	str	r0, [r7, #4]
 8000404:	6039      	str	r1, [r7, #0]
  int ret = HAL_SPI_Transmit(&hspi1, data, len, HAL_MAX_DELAY);
 8000406:	683b      	ldr	r3, [r7, #0]
 8000408:	b29a      	uxth	r2, r3
 800040a:	f04f 33ff 	mov.w	r3, #4294967295
 800040e:	6879      	ldr	r1, [r7, #4]
 8000410:	4804      	ldr	r0, [pc, #16]	; (8000424 <reader_tx+0x28>)
 8000412:	f002 fa7c 	bl	800290e <HAL_SPI_Transmit>
 8000416:	4603      	mov	r3, r0
 8000418:	60fb      	str	r3, [r7, #12]
  return ret;
 800041a:	68fb      	ldr	r3, [r7, #12]
}
 800041c:	4618      	mov	r0, r3
 800041e:	3710      	adds	r7, #16
 8000420:	46bd      	mov	sp, r7
 8000422:	bd80      	pop	{r7, pc}
 8000424:	2000003c 	.word	0x2000003c

08000428 <reader_rx>:

int reader_rx(uint8_t *data, size_t len, uint32_t delay) {
 8000428:	b580      	push	{r7, lr}
 800042a:	b086      	sub	sp, #24
 800042c:	af00      	add	r7, sp, #0
 800042e:	60f8      	str	r0, [r7, #12]
 8000430:	60b9      	str	r1, [r7, #8]
 8000432:	607a      	str	r2, [r7, #4]
  int ret = HAL_SPI_Receive(&hspi1, data, len, delay);
 8000434:	68bb      	ldr	r3, [r7, #8]
 8000436:	b29a      	uxth	r2, r3
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	68f9      	ldr	r1, [r7, #12]
 800043c:	4804      	ldr	r0, [pc, #16]	; (8000450 <reader_rx+0x28>)
 800043e:	f002 fbd4 	bl	8002bea <HAL_SPI_Receive>
 8000442:	4603      	mov	r3, r0
 8000444:	617b      	str	r3, [r7, #20]
  return ret;
 8000446:	697b      	ldr	r3, [r7, #20]
}
 8000448:	4618      	mov	r0, r3
 800044a:	3718      	adds	r7, #24
 800044c:	46bd      	mov	sp, r7
 800044e:	bd80      	pop	{r7, pc}
 8000450:	2000003c 	.word	0x2000003c

08000454 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t pin) {
 8000454:	b480      	push	{r7}
 8000456:	b083      	sub	sp, #12
 8000458:	af00      	add	r7, sp, #0
 800045a:	4603      	mov	r3, r0
 800045c:	80fb      	strh	r3, [r7, #6]
  if (pin == RFID_NIRQ_OUT_PIN) {
 800045e:	88fb      	ldrh	r3, [r7, #6]
 8000460:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000464:	d102      	bne.n	800046c <HAL_GPIO_EXTI_Callback+0x18>
    reader_handler.irq_flag = 1;
 8000466:	4b04      	ldr	r3, [pc, #16]	; (8000478 <HAL_GPIO_EXTI_Callback+0x24>)
 8000468:	2201      	movs	r2, #1
 800046a:	745a      	strb	r2, [r3, #17]
  }
}
 800046c:	bf00      	nop
 800046e:	370c      	adds	r7, #12
 8000470:	46bd      	mov	sp, r7
 8000472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000476:	4770      	bx	lr
 8000478:	200000a0 	.word	0x200000a0

0800047c <st25_card_callback>:

void st25_card_callback(uint8_t *uid) {
 800047c:	b580      	push	{r7, lr}
 800047e:	b082      	sub	sp, #8
 8000480:	af00      	add	r7, sp, #0
 8000482:	6078      	str	r0, [r7, #4]
  HAL_Delay(uid[0]);
 8000484:	687b      	ldr	r3, [r7, #4]
 8000486:	781b      	ldrb	r3, [r3, #0]
 8000488:	4618      	mov	r0, r3
 800048a:	f001 f859 	bl	8001540 <HAL_Delay>
}
 800048e:	bf00      	nop
 8000490:	3708      	adds	r7, #8
 8000492:	46bd      	mov	sp, r7
 8000494:	bd80      	pop	{r7, pc}
	...

08000498 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000498:	b580      	push	{r7, lr}
 800049a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800049c:	f000 ffdb 	bl	8001456 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004a0:	f000 f842 	bl	8000528 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004a4:	f000 f8c4 	bl	8000630 <MX_GPIO_Init>
  MX_SPI1_Init();
 80004a8:	f000 f884 	bl	80005b4 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  /* Setup all protocol */
  reader_handler.protocol = ST25_PROTOCOL_15693;
 80004ac:	4b18      	ldr	r3, [pc, #96]	; (8000510 <main+0x78>)
 80004ae:	2201      	movs	r2, #1
 80004b0:	705a      	strb	r2, [r3, #1]
  reader_handler.tx_speed = ST25_26K_106K; // datarate used by 14443A
 80004b2:	4b17      	ldr	r3, [pc, #92]	; (8000510 <main+0x78>)
 80004b4:	2200      	movs	r2, #0
 80004b6:	70da      	strb	r2, [r3, #3]
  reader_handler.rx_speed = ST25_26K_106K; // same for up and downlinks
 80004b8:	4b15      	ldr	r3, [pc, #84]	; (8000510 <main+0x78>)
 80004ba:	2200      	movs	r2, #0
 80004bc:	711a      	strb	r2, [r3, #4]
  reader_handler.timerw = 0x58;
 80004be:	4b14      	ldr	r3, [pc, #80]	; (8000510 <main+0x78>)
 80004c0:	2258      	movs	r2, #88	; 0x58
 80004c2:	715a      	strb	r2, [r3, #5]
  reader_handler.ARC = 0xD1;
 80004c4:	4b12      	ldr	r3, [pc, #72]	; (8000510 <main+0x78>)
 80004c6:	22d1      	movs	r2, #209	; 0xd1
 80004c8:	719a      	strb	r2, [r3, #6]
  reader_handler.irq_flag = 0;
 80004ca:	4b11      	ldr	r3, [pc, #68]	; (8000510 <main+0x78>)
 80004cc:	2200      	movs	r2, #0
 80004ce:	745a      	strb	r2, [r3, #17]

  /* Bind BSP Functions */
  reader_handler.nss = reader_nss;
 80004d0:	4b0f      	ldr	r3, [pc, #60]	; (8000510 <main+0x78>)
 80004d2:	4a10      	ldr	r2, [pc, #64]	; (8000514 <main+0x7c>)
 80004d4:	619a      	str	r2, [r3, #24]
  reader_handler.tx = reader_tx;
 80004d6:	4b0e      	ldr	r3, [pc, #56]	; (8000510 <main+0x78>)
 80004d8:	4a0f      	ldr	r2, [pc, #60]	; (8000518 <main+0x80>)
 80004da:	61da      	str	r2, [r3, #28]
  reader_handler.rx = reader_rx;
 80004dc:	4b0c      	ldr	r3, [pc, #48]	; (8000510 <main+0x78>)
 80004de:	4a0f      	ldr	r2, [pc, #60]	; (800051c <main+0x84>)
 80004e0:	621a      	str	r2, [r3, #32]
  reader_handler.irq_pulse = reader_irq_pulse;
 80004e2:	4b0b      	ldr	r3, [pc, #44]	; (8000510 <main+0x78>)
 80004e4:	4a0e      	ldr	r2, [pc, #56]	; (8000520 <main+0x88>)
 80004e6:	625a      	str	r2, [r3, #36]	; 0x24
  reader_handler.callback = st25_card_callback;
 80004e8:	4b09      	ldr	r3, [pc, #36]	; (8000510 <main+0x78>)
 80004ea:	4a0e      	ldr	r2, [pc, #56]	; (8000524 <main+0x8c>)
 80004ec:	615a      	str	r2, [r3, #20]

  select_switch_port(7);
 80004ee:	2007      	movs	r0, #7
 80004f0:	f7ff fe70 	bl	80001d4 <select_switch_port>
  st25r95_init(&reader_handler);
 80004f4:	4806      	ldr	r0, [pc, #24]	; (8000510 <main+0x78>)
 80004f6:	f000 fa8b 	bl	8000a10 <st25r95_init>
  st25r95_calibrate(&reader_handler);
 80004fa:	4805      	ldr	r0, [pc, #20]	; (8000510 <main+0x78>)
 80004fc:	f000 fdfe 	bl	80010fc <st25r95_calibrate>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  st25r95_idle(&reader_handler);
 8000500:	4803      	ldr	r0, [pc, #12]	; (8000510 <main+0x78>)
 8000502:	f000 fda5 	bl	8001050 <st25r95_idle>
  while (1) {
    st25r95_service(&reader_handler);
 8000506:	4802      	ldr	r0, [pc, #8]	; (8000510 <main+0x78>)
 8000508:	f000 f976 	bl	80007f8 <st25r95_service>
 800050c:	e7fb      	b.n	8000506 <main+0x6e>
 800050e:	bf00      	nop
 8000510:	200000a0 	.word	0x200000a0
 8000514:	080003d1 	.word	0x080003d1
 8000518:	080003fd 	.word	0x080003fd
 800051c:	08000429 	.word	0x08000429
 8000520:	080003a5 	.word	0x080003a5
 8000524:	0800047d 	.word	0x0800047d

08000528 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000528:	b580      	push	{r7, lr}
 800052a:	b096      	sub	sp, #88	; 0x58
 800052c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800052e:	f107 0314 	add.w	r3, r7, #20
 8000532:	2244      	movs	r2, #68	; 0x44
 8000534:	2100      	movs	r1, #0
 8000536:	4618      	mov	r0, r3
 8000538:	f003 f856 	bl	80035e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800053c:	463b      	mov	r3, r7
 800053e:	2200      	movs	r2, #0
 8000540:	601a      	str	r2, [r3, #0]
 8000542:	605a      	str	r2, [r3, #4]
 8000544:	609a      	str	r2, [r3, #8]
 8000546:	60da      	str	r2, [r3, #12]
 8000548:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800054a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800054e:	f001 fae5 	bl	8001b1c <HAL_PWREx_ControlVoltageScaling>
 8000552:	4603      	mov	r3, r0
 8000554:	2b00      	cmp	r3, #0
 8000556:	d001      	beq.n	800055c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000558:	f000 f904 	bl	8000764 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800055c:	2310      	movs	r3, #16
 800055e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000560:	2301      	movs	r3, #1
 8000562:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000564:	2300      	movs	r3, #0
 8000566:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000568:	2360      	movs	r3, #96	; 0x60
 800056a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800056c:	2300      	movs	r3, #0
 800056e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000570:	f107 0314 	add.w	r3, r7, #20
 8000574:	4618      	mov	r0, r3
 8000576:	f001 fb27 	bl	8001bc8 <HAL_RCC_OscConfig>
 800057a:	4603      	mov	r3, r0
 800057c:	2b00      	cmp	r3, #0
 800057e:	d001      	beq.n	8000584 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8000580:	f000 f8f0 	bl	8000764 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000584:	230f      	movs	r3, #15
 8000586:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000588:	2300      	movs	r3, #0
 800058a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800058c:	2300      	movs	r3, #0
 800058e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000590:	2300      	movs	r3, #0
 8000592:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000594:	2300      	movs	r3, #0
 8000596:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000598:	463b      	mov	r3, r7
 800059a:	2100      	movs	r1, #0
 800059c:	4618      	mov	r0, r3
 800059e:	f001 ff27 	bl	80023f0 <HAL_RCC_ClockConfig>
 80005a2:	4603      	mov	r3, r0
 80005a4:	2b00      	cmp	r3, #0
 80005a6:	d001      	beq.n	80005ac <SystemClock_Config+0x84>
  {
    Error_Handler();
 80005a8:	f000 f8dc 	bl	8000764 <Error_Handler>
  }
}
 80005ac:	bf00      	nop
 80005ae:	3758      	adds	r7, #88	; 0x58
 80005b0:	46bd      	mov	sp, r7
 80005b2:	bd80      	pop	{r7, pc}

080005b4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80005b8:	4b1b      	ldr	r3, [pc, #108]	; (8000628 <MX_SPI1_Init+0x74>)
 80005ba:	4a1c      	ldr	r2, [pc, #112]	; (800062c <MX_SPI1_Init+0x78>)
 80005bc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80005be:	4b1a      	ldr	r3, [pc, #104]	; (8000628 <MX_SPI1_Init+0x74>)
 80005c0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80005c4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80005c6:	4b18      	ldr	r3, [pc, #96]	; (8000628 <MX_SPI1_Init+0x74>)
 80005c8:	2200      	movs	r2, #0
 80005ca:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80005cc:	4b16      	ldr	r3, [pc, #88]	; (8000628 <MX_SPI1_Init+0x74>)
 80005ce:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80005d2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80005d4:	4b14      	ldr	r3, [pc, #80]	; (8000628 <MX_SPI1_Init+0x74>)
 80005d6:	2200      	movs	r2, #0
 80005d8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80005da:	4b13      	ldr	r3, [pc, #76]	; (8000628 <MX_SPI1_Init+0x74>)
 80005dc:	2200      	movs	r2, #0
 80005de:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80005e0:	4b11      	ldr	r3, [pc, #68]	; (8000628 <MX_SPI1_Init+0x74>)
 80005e2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80005e6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80005e8:	4b0f      	ldr	r3, [pc, #60]	; (8000628 <MX_SPI1_Init+0x74>)
 80005ea:	2210      	movs	r2, #16
 80005ec:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80005ee:	4b0e      	ldr	r3, [pc, #56]	; (8000628 <MX_SPI1_Init+0x74>)
 80005f0:	2200      	movs	r2, #0
 80005f2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80005f4:	4b0c      	ldr	r3, [pc, #48]	; (8000628 <MX_SPI1_Init+0x74>)
 80005f6:	2200      	movs	r2, #0
 80005f8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80005fa:	4b0b      	ldr	r3, [pc, #44]	; (8000628 <MX_SPI1_Init+0x74>)
 80005fc:	2200      	movs	r2, #0
 80005fe:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000600:	4b09      	ldr	r3, [pc, #36]	; (8000628 <MX_SPI1_Init+0x74>)
 8000602:	2207      	movs	r2, #7
 8000604:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000606:	4b08      	ldr	r3, [pc, #32]	; (8000628 <MX_SPI1_Init+0x74>)
 8000608:	2200      	movs	r2, #0
 800060a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800060c:	4b06      	ldr	r3, [pc, #24]	; (8000628 <MX_SPI1_Init+0x74>)
 800060e:	2208      	movs	r2, #8
 8000610:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000612:	4805      	ldr	r0, [pc, #20]	; (8000628 <MX_SPI1_Init+0x74>)
 8000614:	f002 f8d8 	bl	80027c8 <HAL_SPI_Init>
 8000618:	4603      	mov	r3, r0
 800061a:	2b00      	cmp	r3, #0
 800061c:	d001      	beq.n	8000622 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800061e:	f000 f8a1 	bl	8000764 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000622:	bf00      	nop
 8000624:	bd80      	pop	{r7, pc}
 8000626:	bf00      	nop
 8000628:	2000003c 	.word	0x2000003c
 800062c:	40013000 	.word	0x40013000

08000630 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b088      	sub	sp, #32
 8000634:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000636:	f107 030c 	add.w	r3, r7, #12
 800063a:	2200      	movs	r2, #0
 800063c:	601a      	str	r2, [r3, #0]
 800063e:	605a      	str	r2, [r3, #4]
 8000640:	609a      	str	r2, [r3, #8]
 8000642:	60da      	str	r2, [r3, #12]
 8000644:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000646:	4b44      	ldr	r3, [pc, #272]	; (8000758 <MX_GPIO_Init+0x128>)
 8000648:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800064a:	4a43      	ldr	r2, [pc, #268]	; (8000758 <MX_GPIO_Init+0x128>)
 800064c:	f043 0304 	orr.w	r3, r3, #4
 8000650:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000652:	4b41      	ldr	r3, [pc, #260]	; (8000758 <MX_GPIO_Init+0x128>)
 8000654:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000656:	f003 0304 	and.w	r3, r3, #4
 800065a:	60bb      	str	r3, [r7, #8]
 800065c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800065e:	4b3e      	ldr	r3, [pc, #248]	; (8000758 <MX_GPIO_Init+0x128>)
 8000660:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000662:	4a3d      	ldr	r2, [pc, #244]	; (8000758 <MX_GPIO_Init+0x128>)
 8000664:	f043 0301 	orr.w	r3, r3, #1
 8000668:	64d3      	str	r3, [r2, #76]	; 0x4c
 800066a:	4b3b      	ldr	r3, [pc, #236]	; (8000758 <MX_GPIO_Init+0x128>)
 800066c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800066e:	f003 0301 	and.w	r3, r3, #1
 8000672:	607b      	str	r3, [r7, #4]
 8000674:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000676:	4b38      	ldr	r3, [pc, #224]	; (8000758 <MX_GPIO_Init+0x128>)
 8000678:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800067a:	4a37      	ldr	r2, [pc, #220]	; (8000758 <MX_GPIO_Init+0x128>)
 800067c:	f043 0302 	orr.w	r3, r3, #2
 8000680:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000682:	4b35      	ldr	r3, [pc, #212]	; (8000758 <MX_GPIO_Init+0x128>)
 8000684:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000686:	f003 0302 	and.w	r3, r3, #2
 800068a:	603b      	str	r3, [r7, #0]
 800068c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1|GPIO_PIN_2|NIRQ_IN_Pin|GPIO_PIN_6
 800068e:	2200      	movs	r2, #0
 8000690:	21d6      	movs	r1, #214	; 0xd6
 8000692:	4832      	ldr	r0, [pc, #200]	; (800075c <MX_GPIO_Init+0x12c>)
 8000694:	f001 fa04 	bl	8001aa0 <HAL_GPIO_WritePin>
                          |GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_RFID_CS_GPIO_Port, SPI1_RFID_CS_Pin, GPIO_PIN_SET);
 8000698:	2201      	movs	r2, #1
 800069a:	2110      	movs	r1, #16
 800069c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006a0:	f001 f9fe 	bl	8001aa0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 80006a4:	2200      	movs	r2, #0
 80006a6:	f24f 0130 	movw	r1, #61488	; 0xf030
 80006aa:	482d      	ldr	r0, [pc, #180]	; (8000760 <MX_GPIO_Init+0x130>)
 80006ac:	f001 f9f8 	bl	8001aa0 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC1 PC2 PC6 PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_6|GPIO_PIN_7;
 80006b0:	23c6      	movs	r3, #198	; 0xc6
 80006b2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006b4:	2301      	movs	r3, #1
 80006b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006b8:	2300      	movs	r3, #0
 80006ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006bc:	2300      	movs	r3, #0
 80006be:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80006c0:	f107 030c 	add.w	r3, r7, #12
 80006c4:	4619      	mov	r1, r3
 80006c6:	4825      	ldr	r0, [pc, #148]	; (800075c <MX_GPIO_Init+0x12c>)
 80006c8:	f001 f870 	bl	80017ac <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_RFID_CS_Pin */
  GPIO_InitStruct.Pin = SPI1_RFID_CS_Pin;
 80006cc:	2310      	movs	r3, #16
 80006ce:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006d0:	2301      	movs	r3, #1
 80006d2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006d4:	2300      	movs	r3, #0
 80006d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80006d8:	2303      	movs	r3, #3
 80006da:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SPI1_RFID_CS_GPIO_Port, &GPIO_InitStruct);
 80006dc:	f107 030c 	add.w	r3, r7, #12
 80006e0:	4619      	mov	r1, r3
 80006e2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006e6:	f001 f861 	bl	80017ac <HAL_GPIO_Init>

  /*Configure GPIO pin : NIRQ_IN_Pin */
  GPIO_InitStruct.Pin = NIRQ_IN_Pin;
 80006ea:	2310      	movs	r3, #16
 80006ec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006ee:	2301      	movs	r3, #1
 80006f0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006f2:	2301      	movs	r3, #1
 80006f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006f6:	2300      	movs	r3, #0
 80006f8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(NIRQ_IN_GPIO_Port, &GPIO_InitStruct);
 80006fa:	f107 030c 	add.w	r3, r7, #12
 80006fe:	4619      	mov	r1, r3
 8000700:	4816      	ldr	r0, [pc, #88]	; (800075c <MX_GPIO_Init+0x12c>)
 8000702:	f001 f853 	bl	80017ac <HAL_GPIO_Init>

  /*Configure GPIO pin : NIRQ_OUT_Pin */
  GPIO_InitStruct.Pin = NIRQ_OUT_Pin;
 8000706:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800070a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800070c:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000710:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000712:	2301      	movs	r3, #1
 8000714:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(NIRQ_OUT_GPIO_Port, &GPIO_InitStruct);
 8000716:	f107 030c 	add.w	r3, r7, #12
 800071a:	4619      	mov	r1, r3
 800071c:	4810      	ldr	r0, [pc, #64]	; (8000760 <MX_GPIO_Init+0x130>)
 800071e:	f001 f845 	bl	80017ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB14 PB15
                           PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 8000722:	f24f 0330 	movw	r3, #61488	; 0xf030
 8000726:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000728:	2301      	movs	r3, #1
 800072a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800072c:	2300      	movs	r3, #0
 800072e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000730:	2300      	movs	r3, #0
 8000732:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000734:	f107 030c 	add.w	r3, r7, #12
 8000738:	4619      	mov	r1, r3
 800073a:	4809      	ldr	r0, [pc, #36]	; (8000760 <MX_GPIO_Init+0x130>)
 800073c:	f001 f836 	bl	80017ac <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000740:	2200      	movs	r2, #0
 8000742:	2100      	movs	r1, #0
 8000744:	2028      	movs	r0, #40	; 0x28
 8000746:	f000 fffa 	bl	800173e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800074a:	2028      	movs	r0, #40	; 0x28
 800074c:	f001 f813 	bl	8001776 <HAL_NVIC_EnableIRQ>

}
 8000750:	bf00      	nop
 8000752:	3720      	adds	r7, #32
 8000754:	46bd      	mov	sp, r7
 8000756:	bd80      	pop	{r7, pc}
 8000758:	40021000 	.word	0x40021000
 800075c:	48000800 	.word	0x48000800
 8000760:	48000400 	.word	0x48000400

08000764 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000764:	b480      	push	{r7}
 8000766:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000768:	b672      	cpsid	i
}
 800076a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1) {
 800076c:	e7fe      	b.n	800076c <Error_Handler+0x8>
	...

08000770 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000770:	b480      	push	{r7}
 8000772:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000774:	f3bf 8f4f 	dsb	sy
}
 8000778:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800077a:	4b06      	ldr	r3, [pc, #24]	; (8000794 <__NVIC_SystemReset+0x24>)
 800077c:	68db      	ldr	r3, [r3, #12]
 800077e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000782:	4904      	ldr	r1, [pc, #16]	; (8000794 <__NVIC_SystemReset+0x24>)
 8000784:	4b04      	ldr	r3, [pc, #16]	; (8000798 <__NVIC_SystemReset+0x28>)
 8000786:	4313      	orrs	r3, r2
 8000788:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800078a:	f3bf 8f4f 	dsb	sy
}
 800078e:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000790:	bf00      	nop
 8000792:	e7fd      	b.n	8000790 <__NVIC_SystemReset+0x20>
 8000794:	e000ed00 	.word	0xe000ed00
 8000798:	05fa0004 	.word	0x05fa0004

0800079c <st25r95_spi_tx>:
#include "st25r95.h"

volatile static uint8_t tx_buffer[256];
volatile static size_t tx_len;

void st25r95_spi_tx(st25r95_handle *handler) {
 800079c:	b580      	push	{r7, lr}
 800079e:	b082      	sub	sp, #8
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	6078      	str	r0, [r7, #4]
  handler->tx(tx_buffer, tx_len);
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	69db      	ldr	r3, [r3, #28]
 80007a8:	4a05      	ldr	r2, [pc, #20]	; (80007c0 <st25r95_spi_tx+0x24>)
 80007aa:	6812      	ldr	r2, [r2, #0]
 80007ac:	4611      	mov	r1, r2
 80007ae:	4805      	ldr	r0, [pc, #20]	; (80007c4 <st25r95_spi_tx+0x28>)
 80007b0:	4798      	blx	r3
  tx_len = 0;
 80007b2:	4b03      	ldr	r3, [pc, #12]	; (80007c0 <st25r95_spi_tx+0x24>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	601a      	str	r2, [r3, #0]
}
 80007b8:	bf00      	nop
 80007ba:	3708      	adds	r7, #8
 80007bc:	46bd      	mov	sp, r7
 80007be:	bd80      	pop	{r7, pc}
 80007c0:	200001c8 	.word	0x200001c8
 80007c4:	200000c8 	.word	0x200000c8

080007c8 <st25r95_spi_byte>:

void st25r95_spi_byte(st25r95_handle *handler, uint8_t data) {
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b082      	sub	sp, #8
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]
 80007d0:	460b      	mov	r3, r1
 80007d2:	70fb      	strb	r3, [r7, #3]
  tx_len = 1;
 80007d4:	4b06      	ldr	r3, [pc, #24]	; (80007f0 <st25r95_spi_byte+0x28>)
 80007d6:	2201      	movs	r2, #1
 80007d8:	601a      	str	r2, [r3, #0]
  tx_buffer[0] = data;
 80007da:	4a06      	ldr	r2, [pc, #24]	; (80007f4 <st25r95_spi_byte+0x2c>)
 80007dc:	78fb      	ldrb	r3, [r7, #3]
 80007de:	7013      	strb	r3, [r2, #0]
  st25r95_spi_tx(handler);
 80007e0:	6878      	ldr	r0, [r7, #4]
 80007e2:	f7ff ffdb 	bl	800079c <st25r95_spi_tx>
}
 80007e6:	bf00      	nop
 80007e8:	3708      	adds	r7, #8
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bd80      	pop	{r7, pc}
 80007ee:	bf00      	nop
 80007f0:	200001c8 	.word	0x200001c8
 80007f4:	200000c8 	.word	0x200000c8

080007f8 <st25r95_service>:

void st25r95_service(st25r95_handle *handler) {
 80007f8:	b590      	push	{r4, r7, lr}
 80007fa:	b085      	sub	sp, #20
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	6078      	str	r0, [r7, #4]
  if (handler->irq_flag == 1) {
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	7c5b      	ldrb	r3, [r3, #17]
 8000804:	b2db      	uxtb	r3, r3
 8000806:	2b01      	cmp	r3, #1
 8000808:	d15d      	bne.n	80008c6 <st25r95_service+0xce>
    handler->irq_flag = 0;
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	2200      	movs	r2, #0
 800080e:	745a      	strb	r2, [r3, #17]
    if (handler->state == ST25_STATE_IDLE) {
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	781b      	ldrb	r3, [r3, #0]
 8000814:	2b01      	cmp	r3, #1
 8000816:	d156      	bne.n	80008c6 <st25r95_service+0xce>
      st25r95_init(handler);
 8000818:	6878      	ldr	r0, [r7, #4]
 800081a:	f000 f8f9 	bl	8000a10 <st25r95_init>
      if (handler->protocol == ST25_PROTOCOL_14443A
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	785b      	ldrb	r3, [r3, #1]
 8000822:	2b02      	cmp	r3, #2
 8000824:	bf0c      	ite	eq
 8000826:	2301      	moveq	r3, #1
 8000828:	2300      	movne	r3, #0
 800082a:	b2db      	uxtb	r3, r3
 800082c:	461c      	mov	r4, r3
    		  & st25r95_14443A_detect(handler)) {
 800082e:	6878      	ldr	r0, [r7, #4]
 8000830:	f000 fa4a 	bl	8000cc8 <st25r95_14443A_detect>
 8000834:	4603      	mov	r3, r0
 8000836:	4023      	ands	r3, r4
      if (handler->protocol == ST25_PROTOCOL_14443A
 8000838:	2b00      	cmp	r3, #0
 800083a:	d016      	beq.n	800086a <st25r95_service+0x72>
        handler->callback(handler->uid);
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	695b      	ldr	r3, [r3, #20]
 8000840:	687a      	ldr	r2, [r7, #4]
 8000842:	3207      	adds	r2, #7
 8000844:	4610      	mov	r0, r2
 8000846:	4798      	blx	r3
        HAL_GPIO_WritePin(GPIOB, 1 << 4, 1);
 8000848:	2201      	movs	r2, #1
 800084a:	2110      	movs	r1, #16
 800084c:	4820      	ldr	r0, [pc, #128]	; (80008d0 <st25r95_service+0xd8>)
 800084e:	f001 f927 	bl	8001aa0 <HAL_GPIO_WritePin>
        for(volatile i=0;i<10000; ++i);
 8000852:	2300      	movs	r3, #0
 8000854:	60fb      	str	r3, [r7, #12]
 8000856:	e002      	b.n	800085e <st25r95_service+0x66>
 8000858:	68fb      	ldr	r3, [r7, #12]
 800085a:	3301      	adds	r3, #1
 800085c:	60fb      	str	r3, [r7, #12]
 800085e:	68fb      	ldr	r3, [r7, #12]
 8000860:	f242 720f 	movw	r2, #9999	; 0x270f
 8000864:	4293      	cmp	r3, r2
 8000866:	ddf7      	ble.n	8000858 <st25r95_service+0x60>
 8000868:	e02a      	b.n	80008c0 <st25r95_service+0xc8>
      }
      else if (handler->protocol == ST25_PROTOCOL_15693
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	785b      	ldrb	r3, [r3, #1]
 800086e:	2b01      	cmp	r3, #1
 8000870:	bf0c      	ite	eq
 8000872:	2301      	moveq	r3, #1
 8000874:	2300      	movne	r3, #0
 8000876:	b2db      	uxtb	r3, r3
 8000878:	461c      	mov	r4, r3
    		  & st25r95_15693_inventory1(handler)) {
 800087a:	6878      	ldr	r0, [r7, #4]
 800087c:	f000 fba0 	bl	8000fc0 <st25r95_15693_inventory1>
 8000880:	4603      	mov	r3, r0
 8000882:	4023      	ands	r3, r4
      else if (handler->protocol == ST25_PROTOCOL_15693
 8000884:	2b00      	cmp	r3, #0
 8000886:	d016      	beq.n	80008b6 <st25r95_service+0xbe>
        handler->callback(handler->uid);
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	695b      	ldr	r3, [r3, #20]
 800088c:	687a      	ldr	r2, [r7, #4]
 800088e:	3207      	adds	r2, #7
 8000890:	4610      	mov	r0, r2
 8000892:	4798      	blx	r3
        HAL_GPIO_WritePin(GPIOB, 1 << 4, 1);
 8000894:	2201      	movs	r2, #1
 8000896:	2110      	movs	r1, #16
 8000898:	480d      	ldr	r0, [pc, #52]	; (80008d0 <st25r95_service+0xd8>)
 800089a:	f001 f901 	bl	8001aa0 <HAL_GPIO_WritePin>
        for(volatile i=0;i<10000; ++i);
 800089e:	2300      	movs	r3, #0
 80008a0:	60bb      	str	r3, [r7, #8]
 80008a2:	e002      	b.n	80008aa <st25r95_service+0xb2>
 80008a4:	68bb      	ldr	r3, [r7, #8]
 80008a6:	3301      	adds	r3, #1
 80008a8:	60bb      	str	r3, [r7, #8]
 80008aa:	68bb      	ldr	r3, [r7, #8]
 80008ac:	f242 720f 	movw	r2, #9999	; 0x270f
 80008b0:	4293      	cmp	r3, r2
 80008b2:	ddf7      	ble.n	80008a4 <st25r95_service+0xac>
 80008b4:	e004      	b.n	80008c0 <st25r95_service+0xc8>
      } else {
    	HAL_GPIO_WritePin(GPIOB, 1 << 4, 0);
 80008b6:	2200      	movs	r2, #0
 80008b8:	2110      	movs	r1, #16
 80008ba:	4805      	ldr	r0, [pc, #20]	; (80008d0 <st25r95_service+0xd8>)
 80008bc:	f001 f8f0 	bl	8001aa0 <HAL_GPIO_WritePin>
      }
      st25r95_idle(handler);
 80008c0:	6878      	ldr	r0, [r7, #4]
 80008c2:	f000 fbc5 	bl	8001050 <st25r95_idle>
    }
  }
}
 80008c6:	bf00      	nop
 80008c8:	3714      	adds	r7, #20
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bd90      	pop	{r4, r7, pc}
 80008ce:	bf00      	nop
 80008d0:	48000400 	.word	0x48000400

080008d4 <st25r95_response>:

uint8_t *st25r95_response(st25r95_handle *handler) {
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b082      	sub	sp, #8
 80008d8:	af00      	add	r7, sp, #0
 80008da:	6078      	str	r0, [r7, #4]
  while (handler->irq_flag == 0);
 80008dc:	bf00      	nop
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	7c5b      	ldrb	r3, [r3, #17]
 80008e2:	b2db      	uxtb	r3, r3
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d0fa      	beq.n	80008de <st25r95_response+0xa>
  handler->irq_flag = 0;
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	2200      	movs	r2, #0
 80008ec:	745a      	strb	r2, [r3, #17]
  static uint8_t rx_data[256];
  handler->nss(1);
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	699b      	ldr	r3, [r3, #24]
 80008f2:	2001      	movs	r0, #1
 80008f4:	4798      	blx	r3
  st25r95_spi_byte(handler, ST25_READ);
 80008f6:	2102      	movs	r1, #2
 80008f8:	6878      	ldr	r0, [r7, #4]
 80008fa:	f7ff ff65 	bl	80007c8 <st25r95_spi_byte>
  handler->rx(rx_data, 1, HAL_MAX_DELAY);
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	6a1b      	ldr	r3, [r3, #32]
 8000902:	f04f 32ff 	mov.w	r2, #4294967295
 8000906:	2101      	movs	r1, #1
 8000908:	4812      	ldr	r0, [pc, #72]	; (8000954 <st25r95_response+0x80>)
 800090a:	4798      	blx	r3
  if (rx_data[0] == ST25_ECHO)
 800090c:	4b11      	ldr	r3, [pc, #68]	; (8000954 <st25r95_response+0x80>)
 800090e:	781b      	ldrb	r3, [r3, #0]
 8000910:	2b55      	cmp	r3, #85	; 0x55
 8000912:	d105      	bne.n	8000920 <st25r95_response+0x4c>
  {
    handler->nss(0);
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	699b      	ldr	r3, [r3, #24]
 8000918:	2000      	movs	r0, #0
 800091a:	4798      	blx	r3
    return rx_data;
 800091c:	4b0d      	ldr	r3, [pc, #52]	; (8000954 <st25r95_response+0x80>)
 800091e:	e014      	b.n	800094a <st25r95_response+0x76>
  }
  handler->rx(rx_data + 1, 1, HAL_MAX_DELAY);
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	6a1b      	ldr	r3, [r3, #32]
 8000924:	480c      	ldr	r0, [pc, #48]	; (8000958 <st25r95_response+0x84>)
 8000926:	f04f 32ff 	mov.w	r2, #4294967295
 800092a:	2101      	movs	r1, #1
 800092c:	4798      	blx	r3
  handler->rx(rx_data + 2, *(rx_data + 1), HAL_MAX_DELAY);
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	6a1b      	ldr	r3, [r3, #32]
 8000932:	480a      	ldr	r0, [pc, #40]	; (800095c <st25r95_response+0x88>)
 8000934:	4a07      	ldr	r2, [pc, #28]	; (8000954 <st25r95_response+0x80>)
 8000936:	7852      	ldrb	r2, [r2, #1]
 8000938:	4611      	mov	r1, r2
 800093a:	f04f 32ff 	mov.w	r2, #4294967295
 800093e:	4798      	blx	r3
  handler->nss(0);
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	699b      	ldr	r3, [r3, #24]
 8000944:	2000      	movs	r0, #0
 8000946:	4798      	blx	r3
  return rx_data;
 8000948:	4b02      	ldr	r3, [pc, #8]	; (8000954 <st25r95_response+0x80>)
}
 800094a:	4618      	mov	r0, r3
 800094c:	3708      	adds	r7, #8
 800094e:	46bd      	mov	sp, r7
 8000950:	bd80      	pop	{r7, pc}
 8000952:	bf00      	nop
 8000954:	200001cc 	.word	0x200001cc
 8000958:	200001cd 	.word	0x200001cd
 800095c:	200001ce 	.word	0x200001ce

08000960 <st25r95_response_with_reset>:

uint8_t *st25r95_response_with_reset(st25r95_handle *handler) {
 8000960:	b580      	push	{r7, lr}
 8000962:	b084      	sub	sp, #16
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]
  while (handler->irq_flag == 0);
 8000968:	bf00      	nop
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	7c5b      	ldrb	r3, [r3, #17]
 800096e:	b2db      	uxtb	r3, r3
 8000970:	2b00      	cmp	r3, #0
 8000972:	d0fa      	beq.n	800096a <st25r95_response_with_reset+0xa>
  handler->irq_flag = 0;
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	2200      	movs	r2, #0
 8000978:	745a      	strb	r2, [r3, #17]
  static uint8_t rx_data[256];
  handler->nss(1);
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	699b      	ldr	r3, [r3, #24]
 800097e:	2001      	movs	r0, #1
 8000980:	4798      	blx	r3
  st25r95_spi_byte(handler, ST25_READ);
 8000982:	2102      	movs	r1, #2
 8000984:	6878      	ldr	r0, [r7, #4]
 8000986:	f7ff ff1f 	bl	80007c8 <st25r95_spi_byte>
  int ret = handler->rx(rx_data, 1, 1000);
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	6a1b      	ldr	r3, [r3, #32]
 800098e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000992:	2101      	movs	r1, #1
 8000994:	481b      	ldr	r0, [pc, #108]	; (8000a04 <st25r95_response_with_reset+0xa4>)
 8000996:	4798      	blx	r3
 8000998:	60f8      	str	r0, [r7, #12]
  if (ret == HAL_TIMEOUT) {
 800099a:	68fb      	ldr	r3, [r7, #12]
 800099c:	2b03      	cmp	r3, #3
 800099e:	d101      	bne.n	80009a4 <st25r95_response_with_reset+0x44>
	  // Stuck waiting for response, reset system
	  NVIC_SystemReset();
 80009a0:	f7ff fee6 	bl	8000770 <__NVIC_SystemReset>
  }

  if (rx_data[0] == ST25_ECHO)
 80009a4:	4b17      	ldr	r3, [pc, #92]	; (8000a04 <st25r95_response_with_reset+0xa4>)
 80009a6:	781b      	ldrb	r3, [r3, #0]
 80009a8:	2b55      	cmp	r3, #85	; 0x55
 80009aa:	d105      	bne.n	80009b8 <st25r95_response_with_reset+0x58>
  {
    handler->nss(0);
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	699b      	ldr	r3, [r3, #24]
 80009b0:	2000      	movs	r0, #0
 80009b2:	4798      	blx	r3
    return rx_data;
 80009b4:	4b13      	ldr	r3, [pc, #76]	; (8000a04 <st25r95_response_with_reset+0xa4>)
 80009b6:	e020      	b.n	80009fa <st25r95_response_with_reset+0x9a>
  }

  ret = handler->rx(rx_data + 1, 1, 1000);
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	6a1b      	ldr	r3, [r3, #32]
 80009bc:	4812      	ldr	r0, [pc, #72]	; (8000a08 <st25r95_response_with_reset+0xa8>)
 80009be:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80009c2:	2101      	movs	r1, #1
 80009c4:	4798      	blx	r3
 80009c6:	60f8      	str	r0, [r7, #12]
  if (ret == HAL_TIMEOUT) {
 80009c8:	68fb      	ldr	r3, [r7, #12]
 80009ca:	2b03      	cmp	r3, #3
 80009cc:	d101      	bne.n	80009d2 <st25r95_response_with_reset+0x72>
  	  // Stuck waiting for response, reset system
  	  NVIC_SystemReset();
 80009ce:	f7ff fecf 	bl	8000770 <__NVIC_SystemReset>
  }

  ret = handler->rx(rx_data + 2, *(rx_data + 1), 1000);
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	6a1b      	ldr	r3, [r3, #32]
 80009d6:	480d      	ldr	r0, [pc, #52]	; (8000a0c <st25r95_response_with_reset+0xac>)
 80009d8:	4a0a      	ldr	r2, [pc, #40]	; (8000a04 <st25r95_response_with_reset+0xa4>)
 80009da:	7852      	ldrb	r2, [r2, #1]
 80009dc:	4611      	mov	r1, r2
 80009de:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80009e2:	4798      	blx	r3
 80009e4:	60f8      	str	r0, [r7, #12]
  if (ret == HAL_TIMEOUT) {
 80009e6:	68fb      	ldr	r3, [r7, #12]
 80009e8:	2b03      	cmp	r3, #3
 80009ea:	d101      	bne.n	80009f0 <st25r95_response_with_reset+0x90>
  	  // Stuck waiting for response, reset system
  	  NVIC_SystemReset();
 80009ec:	f7ff fec0 	bl	8000770 <__NVIC_SystemReset>
  }

  handler->nss(0);
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	699b      	ldr	r3, [r3, #24]
 80009f4:	2000      	movs	r0, #0
 80009f6:	4798      	blx	r3
  return rx_data;
 80009f8:	4b02      	ldr	r3, [pc, #8]	; (8000a04 <st25r95_response_with_reset+0xa4>)
}
 80009fa:	4618      	mov	r0, r3
 80009fc:	3710      	adds	r7, #16
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	bf00      	nop
 8000a04:	200002cc 	.word	0x200002cc
 8000a08:	200002cd 	.word	0x200002cd
 8000a0c:	200002ce 	.word	0x200002ce

08000a10 <st25r95_init>:

void st25r95_init(st25r95_handle *handler) {
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b082      	sub	sp, #8
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
  st25r95_reset(handler);
 8000a18:	6878      	ldr	r0, [r7, #4]
 8000a1a:	f000 f829 	bl	8000a70 <st25r95_reset>
  handler->irq_pulse();
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a22:	4798      	blx	r3
  handler->state = ST25_STATE_NORMAL;
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	2200      	movs	r2, #0
 8000a28:	701a      	strb	r2, [r3, #0]
  switch (handler->protocol) {
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	785b      	ldrb	r3, [r3, #1]
 8000a2e:	2b01      	cmp	r3, #1
 8000a30:	d012      	beq.n	8000a58 <st25r95_init+0x48>
 8000a32:	2b02      	cmp	r3, #2
 8000a34:	d114      	bne.n	8000a60 <st25r95_init+0x50>
    case ST25_PROTOCOL_14443A:
      st25r95_14443A(handler);
 8000a36:	6878      	ldr	r0, [r7, #4]
 8000a38:	f000 f85e 	bl	8000af8 <st25r95_14443A>
      st25r95_write_timerw(handler, handler->timerw);
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	795b      	ldrb	r3, [r3, #5]
 8000a40:	4619      	mov	r1, r3
 8000a42:	6878      	ldr	r0, [r7, #4]
 8000a44:	f000 f8ce 	bl	8000be4 <st25r95_write_timerw>
      st25r95_write_ARC(handler, 1, handler->ARC);
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	799b      	ldrb	r3, [r3, #6]
 8000a4c:	461a      	mov	r2, r3
 8000a4e:	2101      	movs	r1, #1
 8000a50:	6878      	ldr	r0, [r7, #4]
 8000a52:	f000 f8ff 	bl	8000c54 <st25r95_write_ARC>
      break;
 8000a56:	e007      	b.n	8000a68 <st25r95_init+0x58>
    case ST25_PROTOCOL_15693:
      st25r95_15693(handler);
 8000a58:	6878      	ldr	r0, [r7, #4]
 8000a5a:	f000 f889 	bl	8000b70 <st25r95_15693>
	  break;
 8000a5e:	e003      	b.n	8000a68 <st25r95_init+0x58>
    default:
      st25r95_off(handler);
 8000a60:	6878      	ldr	r0, [r7, #4]
 8000a62:	f000 f819 	bl	8000a98 <st25r95_off>
      break;
 8000a66:	bf00      	nop
  }
}
 8000a68:	bf00      	nop
 8000a6a:	3708      	adds	r7, #8
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}

08000a70 <st25r95_reset>:

void st25r95_reset(st25r95_handle *handler) {
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b082      	sub	sp, #8
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
  handler->nss(1);
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	699b      	ldr	r3, [r3, #24]
 8000a7c:	2001      	movs	r0, #1
 8000a7e:	4798      	blx	r3
  st25r95_spi_byte(handler, ST25_RESET);
 8000a80:	2101      	movs	r1, #1
 8000a82:	6878      	ldr	r0, [r7, #4]
 8000a84:	f7ff fea0 	bl	80007c8 <st25r95_spi_byte>
  handler->nss(0);
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	699b      	ldr	r3, [r3, #24]
 8000a8c:	2000      	movs	r0, #0
 8000a8e:	4798      	blx	r3
}
 8000a90:	bf00      	nop
 8000a92:	3708      	adds	r7, #8
 8000a94:	46bd      	mov	sp, r7
 8000a96:	bd80      	pop	{r7, pc}

08000a98 <st25r95_off>:
  if (res[0] != 0) return ST25_INVALID_DEVICE;
  if (!(res[2] == 'N' && res[3] == 'F' && res[4] == 'C')) return ST25_INVALID_DEVICE;
  return ST25_OK;
}

st25r95_status_t st25r95_off(st25r95_handle *handler) {
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b084      	sub	sp, #16
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
  tx_buffer[0] = ST25_SEND;
 8000aa0:	4b13      	ldr	r3, [pc, #76]	; (8000af0 <st25r95_off+0x58>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	701a      	strb	r2, [r3, #0]
  tx_buffer[1] = ST25_PS;
 8000aa6:	4b12      	ldr	r3, [pc, #72]	; (8000af0 <st25r95_off+0x58>)
 8000aa8:	2202      	movs	r2, #2
 8000aaa:	705a      	strb	r2, [r3, #1]
  tx_buffer[2] = 2;
 8000aac:	4b10      	ldr	r3, [pc, #64]	; (8000af0 <st25r95_off+0x58>)
 8000aae:	2202      	movs	r2, #2
 8000ab0:	709a      	strb	r2, [r3, #2]
  tx_buffer[3] = ST25_PROTOCOL_OFF;
 8000ab2:	4b0f      	ldr	r3, [pc, #60]	; (8000af0 <st25r95_off+0x58>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	70da      	strb	r2, [r3, #3]
  tx_buffer[4] = 0;
 8000ab8:	4b0d      	ldr	r3, [pc, #52]	; (8000af0 <st25r95_off+0x58>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	711a      	strb	r2, [r3, #4]
  tx_len = 5;
 8000abe:	4b0d      	ldr	r3, [pc, #52]	; (8000af4 <st25r95_off+0x5c>)
 8000ac0:	2205      	movs	r2, #5
 8000ac2:	601a      	str	r2, [r3, #0]

  handler->nss(1);
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	699b      	ldr	r3, [r3, #24]
 8000ac8:	2001      	movs	r0, #1
 8000aca:	4798      	blx	r3
  st25r95_spi_tx(handler);
 8000acc:	6878      	ldr	r0, [r7, #4]
 8000ace:	f7ff fe65 	bl	800079c <st25r95_spi_tx>
  handler->nss(0);
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	699b      	ldr	r3, [r3, #24]
 8000ad6:	2000      	movs	r0, #0
 8000ad8:	4798      	blx	r3

  uint8_t *res = st25r95_response(handler);
 8000ada:	6878      	ldr	r0, [r7, #4]
 8000adc:	f7ff fefa 	bl	80008d4 <st25r95_response>
 8000ae0:	60f8      	str	r0, [r7, #12]
  return res[0];
 8000ae2:	68fb      	ldr	r3, [r7, #12]
 8000ae4:	781b      	ldrb	r3, [r3, #0]
}
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	3710      	adds	r7, #16
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	bf00      	nop
 8000af0:	200000c8 	.word	0x200000c8
 8000af4:	200001c8 	.word	0x200001c8

08000af8 <st25r95_14443A>:

st25r95_status_t st25r95_14443A(st25r95_handle *handler) {
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b084      	sub	sp, #16
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
  tx_buffer[0] = ST25_SEND;
 8000b00:	4b19      	ldr	r3, [pc, #100]	; (8000b68 <st25r95_14443A+0x70>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	701a      	strb	r2, [r3, #0]
  tx_buffer[1] = ST25_PS;
 8000b06:	4b18      	ldr	r3, [pc, #96]	; (8000b68 <st25r95_14443A+0x70>)
 8000b08:	2202      	movs	r2, #2
 8000b0a:	705a      	strb	r2, [r3, #1]
  tx_buffer[2] = 2;
 8000b0c:	4b16      	ldr	r3, [pc, #88]	; (8000b68 <st25r95_14443A+0x70>)
 8000b0e:	2202      	movs	r2, #2
 8000b10:	709a      	strb	r2, [r3, #2]
  tx_buffer[3] = ST25_PROTOCOL_14443A;
 8000b12:	4b15      	ldr	r3, [pc, #84]	; (8000b68 <st25r95_14443A+0x70>)
 8000b14:	2202      	movs	r2, #2
 8000b16:	70da      	strb	r2, [r3, #3]
  tx_buffer[4] = handler->tx_speed << 6 | handler->rx_speed << 4;
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	78db      	ldrb	r3, [r3, #3]
 8000b1c:	019b      	lsls	r3, r3, #6
 8000b1e:	b25a      	sxtb	r2, r3
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	791b      	ldrb	r3, [r3, #4]
 8000b24:	011b      	lsls	r3, r3, #4
 8000b26:	b25b      	sxtb	r3, r3
 8000b28:	4313      	orrs	r3, r2
 8000b2a:	b25b      	sxtb	r3, r3
 8000b2c:	b2da      	uxtb	r2, r3
 8000b2e:	4b0e      	ldr	r3, [pc, #56]	; (8000b68 <st25r95_14443A+0x70>)
 8000b30:	711a      	strb	r2, [r3, #4]
  tx_len = 5;
 8000b32:	4b0e      	ldr	r3, [pc, #56]	; (8000b6c <st25r95_14443A+0x74>)
 8000b34:	2205      	movs	r2, #5
 8000b36:	601a      	str	r2, [r3, #0]

  handler->nss(1);
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	699b      	ldr	r3, [r3, #24]
 8000b3c:	2001      	movs	r0, #1
 8000b3e:	4798      	blx	r3
  st25r95_spi_tx(handler);
 8000b40:	6878      	ldr	r0, [r7, #4]
 8000b42:	f7ff fe2b 	bl	800079c <st25r95_spi_tx>
  handler->nss(0);
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	699b      	ldr	r3, [r3, #24]
 8000b4a:	2000      	movs	r0, #0
 8000b4c:	4798      	blx	r3

  handler->protocol = ST25_PROTOCOL_14443A;
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	2202      	movs	r2, #2
 8000b52:	705a      	strb	r2, [r3, #1]

  uint8_t *res = st25r95_response(handler);
 8000b54:	6878      	ldr	r0, [r7, #4]
 8000b56:	f7ff febd 	bl	80008d4 <st25r95_response>
 8000b5a:	60f8      	str	r0, [r7, #12]
  return res[0];
 8000b5c:	68fb      	ldr	r3, [r7, #12]
 8000b5e:	781b      	ldrb	r3, [r3, #0]
}
 8000b60:	4618      	mov	r0, r3
 8000b62:	3710      	adds	r7, #16
 8000b64:	46bd      	mov	sp, r7
 8000b66:	bd80      	pop	{r7, pc}
 8000b68:	200000c8 	.word	0x200000c8
 8000b6c:	200001c8 	.word	0x200001c8

08000b70 <st25r95_15693>:

st25r95_status_t st25r95_15693(st25r95_handle *handler) {
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b084      	sub	sp, #16
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
  tx_buffer[0] = ST25_SEND;
 8000b78:	4b18      	ldr	r3, [pc, #96]	; (8000bdc <st25r95_15693+0x6c>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	701a      	strb	r2, [r3, #0]
  tx_buffer[1] = ST25_PS;
 8000b7e:	4b17      	ldr	r3, [pc, #92]	; (8000bdc <st25r95_15693+0x6c>)
 8000b80:	2202      	movs	r2, #2
 8000b82:	705a      	strb	r2, [r3, #1]
  tx_buffer[2] = 2;
 8000b84:	4b15      	ldr	r3, [pc, #84]	; (8000bdc <st25r95_15693+0x6c>)
 8000b86:	2202      	movs	r2, #2
 8000b88:	709a      	strb	r2, [r3, #2]
  tx_buffer[3] = ST25_PROTOCOL_15693;
 8000b8a:	4b14      	ldr	r3, [pc, #80]	; (8000bdc <st25r95_15693+0x6c>)
 8000b8c:	2201      	movs	r2, #1
 8000b8e:	70da      	strb	r2, [r3, #3]
  tx_buffer[4] = handler->tx_speed << 4 | 0 << 3
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	78db      	ldrb	r3, [r3, #3]
  	  	  	  	  | 0 << 2 | 0 << 1 | 1 << 0;
 8000b94:	011b      	lsls	r3, r3, #4
 8000b96:	b25b      	sxtb	r3, r3
 8000b98:	f043 0301 	orr.w	r3, r3, #1
 8000b9c:	b25b      	sxtb	r3, r3
 8000b9e:	b2da      	uxtb	r2, r3
  tx_buffer[4] = handler->tx_speed << 4 | 0 << 3
 8000ba0:	4b0e      	ldr	r3, [pc, #56]	; (8000bdc <st25r95_15693+0x6c>)
 8000ba2:	711a      	strb	r2, [r3, #4]
  tx_len = 5;
 8000ba4:	4b0e      	ldr	r3, [pc, #56]	; (8000be0 <st25r95_15693+0x70>)
 8000ba6:	2205      	movs	r2, #5
 8000ba8:	601a      	str	r2, [r3, #0]

  handler->nss(1);
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	699b      	ldr	r3, [r3, #24]
 8000bae:	2001      	movs	r0, #1
 8000bb0:	4798      	blx	r3
  st25r95_spi_tx(handler);
 8000bb2:	6878      	ldr	r0, [r7, #4]
 8000bb4:	f7ff fdf2 	bl	800079c <st25r95_spi_tx>
  handler->nss(0);
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	699b      	ldr	r3, [r3, #24]
 8000bbc:	2000      	movs	r0, #0
 8000bbe:	4798      	blx	r3

  handler->protocol = ST25_PROTOCOL_15693;
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	2201      	movs	r2, #1
 8000bc4:	705a      	strb	r2, [r3, #1]

  uint8_t *res = st25r95_response_with_reset(handler);
 8000bc6:	6878      	ldr	r0, [r7, #4]
 8000bc8:	f7ff feca 	bl	8000960 <st25r95_response_with_reset>
 8000bcc:	60f8      	str	r0, [r7, #12]
  return res[0];
 8000bce:	68fb      	ldr	r3, [r7, #12]
 8000bd0:	781b      	ldrb	r3, [r3, #0]
}
 8000bd2:	4618      	mov	r0, r3
 8000bd4:	3710      	adds	r7, #16
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	200000c8 	.word	0x200000c8
 8000be0:	200001c8 	.word	0x200001c8

08000be4 <st25r95_write_timerw>:
  uint8_t *res = st25r95_response(handler);
  if (res[0] == ST25_OK) *data = res[2];
  return res[0];
}

st25r95_status_t st25r95_write_timerw(st25r95_handle *handler, uint8_t data) {
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b084      	sub	sp, #16
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
 8000bec:	460b      	mov	r3, r1
 8000bee:	70fb      	strb	r3, [r7, #3]
  tx_buffer[0] = ST25_SEND;
 8000bf0:	4b16      	ldr	r3, [pc, #88]	; (8000c4c <st25r95_write_timerw+0x68>)
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	701a      	strb	r2, [r3, #0]
  tx_buffer[1] = ST25_WR;
 8000bf6:	4b15      	ldr	r3, [pc, #84]	; (8000c4c <st25r95_write_timerw+0x68>)
 8000bf8:	2209      	movs	r2, #9
 8000bfa:	705a      	strb	r2, [r3, #1]
  tx_buffer[2] = 0x4;
 8000bfc:	4b13      	ldr	r3, [pc, #76]	; (8000c4c <st25r95_write_timerw+0x68>)
 8000bfe:	2204      	movs	r2, #4
 8000c00:	709a      	strb	r2, [r3, #2]
  tx_buffer[3] = 0x3A;
 8000c02:	4b12      	ldr	r3, [pc, #72]	; (8000c4c <st25r95_write_timerw+0x68>)
 8000c04:	223a      	movs	r2, #58	; 0x3a
 8000c06:	70da      	strb	r2, [r3, #3]
  tx_buffer[4] = 0x0;
 8000c08:	4b10      	ldr	r3, [pc, #64]	; (8000c4c <st25r95_write_timerw+0x68>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	711a      	strb	r2, [r3, #4]
  tx_buffer[5] = data;
 8000c0e:	4a0f      	ldr	r2, [pc, #60]	; (8000c4c <st25r95_write_timerw+0x68>)
 8000c10:	78fb      	ldrb	r3, [r7, #3]
 8000c12:	7153      	strb	r3, [r2, #5]
  tx_buffer[6] = 0x4;
 8000c14:	4b0d      	ldr	r3, [pc, #52]	; (8000c4c <st25r95_write_timerw+0x68>)
 8000c16:	2204      	movs	r2, #4
 8000c18:	719a      	strb	r2, [r3, #6]
  tx_len = 7;
 8000c1a:	4b0d      	ldr	r3, [pc, #52]	; (8000c50 <st25r95_write_timerw+0x6c>)
 8000c1c:	2207      	movs	r2, #7
 8000c1e:	601a      	str	r2, [r3, #0]

  handler->nss(1);
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	699b      	ldr	r3, [r3, #24]
 8000c24:	2001      	movs	r0, #1
 8000c26:	4798      	blx	r3
  st25r95_spi_tx(handler);
 8000c28:	6878      	ldr	r0, [r7, #4]
 8000c2a:	f7ff fdb7 	bl	800079c <st25r95_spi_tx>
  handler->nss(0);
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	699b      	ldr	r3, [r3, #24]
 8000c32:	2000      	movs	r0, #0
 8000c34:	4798      	blx	r3

  uint8_t *res = st25r95_response(handler);
 8000c36:	6878      	ldr	r0, [r7, #4]
 8000c38:	f7ff fe4c 	bl	80008d4 <st25r95_response>
 8000c3c:	60f8      	str	r0, [r7, #12]
  return res[0];
 8000c3e:	68fb      	ldr	r3, [r7, #12]
 8000c40:	781b      	ldrb	r3, [r3, #0]
}
 8000c42:	4618      	mov	r0, r3
 8000c44:	3710      	adds	r7, #16
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	200000c8 	.word	0x200000c8
 8000c50:	200001c8 	.word	0x200001c8

08000c54 <st25r95_write_ARC>:

  uint8_t *res = st25r95_response(handler);
  return res[0];
}

st25r95_status_t st25r95_write_ARC(st25r95_handle *handler, uint8_t index, uint8_t data) {
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b084      	sub	sp, #16
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
 8000c5c:	460b      	mov	r3, r1
 8000c5e:	70fb      	strb	r3, [r7, #3]
 8000c60:	4613      	mov	r3, r2
 8000c62:	70bb      	strb	r3, [r7, #2]
  tx_buffer[0] = ST25_SEND;
 8000c64:	4b16      	ldr	r3, [pc, #88]	; (8000cc0 <st25r95_write_ARC+0x6c>)
 8000c66:	2200      	movs	r2, #0
 8000c68:	701a      	strb	r2, [r3, #0]
  tx_buffer[1] = ST25_WR;
 8000c6a:	4b15      	ldr	r3, [pc, #84]	; (8000cc0 <st25r95_write_ARC+0x6c>)
 8000c6c:	2209      	movs	r2, #9
 8000c6e:	705a      	strb	r2, [r3, #1]
  tx_buffer[2] = 0x4;
 8000c70:	4b13      	ldr	r3, [pc, #76]	; (8000cc0 <st25r95_write_ARC+0x6c>)
 8000c72:	2204      	movs	r2, #4
 8000c74:	709a      	strb	r2, [r3, #2]
  tx_buffer[3] = 0x68;
 8000c76:	4b12      	ldr	r3, [pc, #72]	; (8000cc0 <st25r95_write_ARC+0x6c>)
 8000c78:	2268      	movs	r2, #104	; 0x68
 8000c7a:	70da      	strb	r2, [r3, #3]
  tx_buffer[4] = 0x1;
 8000c7c:	4b10      	ldr	r3, [pc, #64]	; (8000cc0 <st25r95_write_ARC+0x6c>)
 8000c7e:	2201      	movs	r2, #1
 8000c80:	711a      	strb	r2, [r3, #4]
  tx_buffer[5] = index;
 8000c82:	4a0f      	ldr	r2, [pc, #60]	; (8000cc0 <st25r95_write_ARC+0x6c>)
 8000c84:	78fb      	ldrb	r3, [r7, #3]
 8000c86:	7153      	strb	r3, [r2, #5]
  tx_buffer[6] = data;
 8000c88:	4a0d      	ldr	r2, [pc, #52]	; (8000cc0 <st25r95_write_ARC+0x6c>)
 8000c8a:	78bb      	ldrb	r3, [r7, #2]
 8000c8c:	7193      	strb	r3, [r2, #6]
  tx_len = 7;
 8000c8e:	4b0d      	ldr	r3, [pc, #52]	; (8000cc4 <st25r95_write_ARC+0x70>)
 8000c90:	2207      	movs	r2, #7
 8000c92:	601a      	str	r2, [r3, #0]

  handler->nss(1);
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	699b      	ldr	r3, [r3, #24]
 8000c98:	2001      	movs	r0, #1
 8000c9a:	4798      	blx	r3
  st25r95_spi_tx(handler);
 8000c9c:	6878      	ldr	r0, [r7, #4]
 8000c9e:	f7ff fd7d 	bl	800079c <st25r95_spi_tx>
  handler->nss(0);
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	699b      	ldr	r3, [r3, #24]
 8000ca6:	2000      	movs	r0, #0
 8000ca8:	4798      	blx	r3

  uint8_t *res = st25r95_response(handler);
 8000caa:	6878      	ldr	r0, [r7, #4]
 8000cac:	f7ff fe12 	bl	80008d4 <st25r95_response>
 8000cb0:	60f8      	str	r0, [r7, #12]
  return res[0];
 8000cb2:	68fb      	ldr	r3, [r7, #12]
 8000cb4:	781b      	ldrb	r3, [r3, #0]
}
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	3710      	adds	r7, #16
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bd80      	pop	{r7, pc}
 8000cbe:	bf00      	nop
 8000cc0:	200000c8 	.word	0x200000c8
 8000cc4:	200001c8 	.word	0x200001c8

08000cc8 <st25r95_14443A_detect>:

  uint8_t *res = st25r95_response(handler);
  return res[0];
}

uint8_t st25r95_14443A_detect(st25r95_handle *handler) {
 8000cc8:	b5b0      	push	{r4, r5, r7, lr}
 8000cca:	b08c      	sub	sp, #48	; 0x30
 8000ccc:	af04      	add	r7, sp, #16
 8000cce:	6078      	str	r0, [r7, #4]
  uint8_t data[10] = {0xff};
 8000cd0:	23ff      	movs	r3, #255	; 0xff
 8000cd2:	617b      	str	r3, [r7, #20]
 8000cd4:	f107 0318 	add.w	r3, r7, #24
 8000cd8:	2200      	movs	r2, #0
 8000cda:	601a      	str	r2, [r3, #0]
 8000cdc:	809a      	strh	r2, [r3, #4]
  st25r95_14443A_REQA(handler, data);
 8000cde:	f107 0314 	add.w	r3, r7, #20
 8000ce2:	4619      	mov	r1, r3
 8000ce4:	6878      	ldr	r0, [r7, #4]
 8000ce6:	f000 f883 	bl	8000df0 <st25r95_14443A_REQA>
  if (data[0] == 0xff) return 0;
 8000cea:	7d3b      	ldrb	r3, [r7, #20]
 8000cec:	2bff      	cmp	r3, #255	; 0xff
 8000cee:	d101      	bne.n	8000cf4 <st25r95_14443A_detect+0x2c>
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	e079      	b.n	8000de8 <st25r95_14443A_detect+0x120>
  if (data[0] & 0b00100000) {
 8000cf4:	7d3b      	ldrb	r3, [r7, #20]
 8000cf6:	f003 0320 	and.w	r3, r3, #32
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d001      	beq.n	8000d02 <st25r95_14443A_detect+0x3a>
    return 0;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	e072      	b.n	8000de8 <st25r95_14443A_detect+0x120>
  }

  uint8_t UID[10];
  uint8_t UID_size = data[0] >> 6;
 8000d02:	7d3b      	ldrb	r3, [r7, #20]
 8000d04:	099b      	lsrs	r3, r3, #6
 8000d06:	77bb      	strb	r3, [r7, #30]

  for (uint8_t i = 0; i < UID_size + 1; i++) {
 8000d08:	2300      	movs	r3, #0
 8000d0a:	77fb      	strb	r3, [r7, #31]
 8000d0c:	e054      	b.n	8000db8 <st25r95_14443A_detect+0xf0>
    data[0] = 0xff;
 8000d0e:	23ff      	movs	r3, #255	; 0xff
 8000d10:	753b      	strb	r3, [r7, #20]
    st25r95_14443A_ANTICOLLISION(handler, i, data);
 8000d12:	f107 0214 	add.w	r2, r7, #20
 8000d16:	7ffb      	ldrb	r3, [r7, #31]
 8000d18:	4619      	mov	r1, r3
 8000d1a:	6878      	ldr	r0, [r7, #4]
 8000d1c:	f000 f8a4 	bl	8000e68 <st25r95_14443A_ANTICOLLISION>
    if (data[0] == 0xff) return 0;
 8000d20:	7d3b      	ldrb	r3, [r7, #20]
 8000d22:	2bff      	cmp	r3, #255	; 0xff
 8000d24:	d101      	bne.n	8000d2a <st25r95_14443A_detect+0x62>
 8000d26:	2300      	movs	r3, #0
 8000d28:	e05e      	b.n	8000de8 <st25r95_14443A_detect+0x120>
    if (data[0] ^ data[1] ^ data[2] ^ data[3] ^ data[4]) return 0;
 8000d2a:	7d3a      	ldrb	r2, [r7, #20]
 8000d2c:	7d7b      	ldrb	r3, [r7, #21]
 8000d2e:	4053      	eors	r3, r2
 8000d30:	b2da      	uxtb	r2, r3
 8000d32:	7dbb      	ldrb	r3, [r7, #22]
 8000d34:	4053      	eors	r3, r2
 8000d36:	b2da      	uxtb	r2, r3
 8000d38:	7dfb      	ldrb	r3, [r7, #23]
 8000d3a:	4053      	eors	r3, r2
 8000d3c:	b2da      	uxtb	r2, r3
 8000d3e:	7e3b      	ldrb	r3, [r7, #24]
 8000d40:	429a      	cmp	r2, r3
 8000d42:	d001      	beq.n	8000d48 <st25r95_14443A_detect+0x80>
 8000d44:	2300      	movs	r3, #0
 8000d46:	e04f      	b.n	8000de8 <st25r95_14443A_detect+0x120>
    if (data[5] & 0x80) {
    }
    UID[4 * i + 0] = data[0];
 8000d48:	7ffb      	ldrb	r3, [r7, #31]
 8000d4a:	009b      	lsls	r3, r3, #2
 8000d4c:	7d3a      	ldrb	r2, [r7, #20]
 8000d4e:	3320      	adds	r3, #32
 8000d50:	443b      	add	r3, r7
 8000d52:	f803 2c18 	strb.w	r2, [r3, #-24]
    UID[4 * i + 1] = data[1];
 8000d56:	7ffb      	ldrb	r3, [r7, #31]
 8000d58:	009b      	lsls	r3, r3, #2
 8000d5a:	3301      	adds	r3, #1
 8000d5c:	7d7a      	ldrb	r2, [r7, #21]
 8000d5e:	3320      	adds	r3, #32
 8000d60:	443b      	add	r3, r7
 8000d62:	f803 2c18 	strb.w	r2, [r3, #-24]
    UID[4 * i + 2] = data[2];
 8000d66:	7ffb      	ldrb	r3, [r7, #31]
 8000d68:	009b      	lsls	r3, r3, #2
 8000d6a:	3302      	adds	r3, #2
 8000d6c:	7dba      	ldrb	r2, [r7, #22]
 8000d6e:	3320      	adds	r3, #32
 8000d70:	443b      	add	r3, r7
 8000d72:	f803 2c18 	strb.w	r2, [r3, #-24]
    UID[4 * i + 3] = data[3];
 8000d76:	7ffb      	ldrb	r3, [r7, #31]
 8000d78:	009b      	lsls	r3, r3, #2
 8000d7a:	3303      	adds	r3, #3
 8000d7c:	7dfa      	ldrb	r2, [r7, #23]
 8000d7e:	3320      	adds	r3, #32
 8000d80:	443b      	add	r3, r7
 8000d82:	f803 2c18 	strb.w	r2, [r3, #-24]
    st25r95_14443A_select(handler, i, data, data[0], data[1], data[2], data[3]);
 8000d86:	7d3d      	ldrb	r5, [r7, #20]
 8000d88:	7d7b      	ldrb	r3, [r7, #21]
 8000d8a:	7dba      	ldrb	r2, [r7, #22]
 8000d8c:	7df9      	ldrb	r1, [r7, #23]
 8000d8e:	f107 0414 	add.w	r4, r7, #20
 8000d92:	7ff8      	ldrb	r0, [r7, #31]
 8000d94:	9102      	str	r1, [sp, #8]
 8000d96:	9201      	str	r2, [sp, #4]
 8000d98:	9300      	str	r3, [sp, #0]
 8000d9a:	462b      	mov	r3, r5
 8000d9c:	4622      	mov	r2, r4
 8000d9e:	4601      	mov	r1, r0
 8000da0:	6878      	ldr	r0, [r7, #4]
 8000da2:	f000 f8a7 	bl	8000ef4 <st25r95_14443A_select>
    if (data[0] & 0x4)
 8000da6:	7d3b      	ldrb	r3, [r7, #20]
 8000da8:	f003 0304 	and.w	r3, r3, #4
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d008      	beq.n	8000dc2 <st25r95_14443A_detect+0xfa>
      continue;
 8000db0:	bf00      	nop
  for (uint8_t i = 0; i < UID_size + 1; i++) {
 8000db2:	7ffb      	ldrb	r3, [r7, #31]
 8000db4:	3301      	adds	r3, #1
 8000db6:	77fb      	strb	r3, [r7, #31]
 8000db8:	7fba      	ldrb	r2, [r7, #30]
 8000dba:	7ffb      	ldrb	r3, [r7, #31]
 8000dbc:	429a      	cmp	r2, r3
 8000dbe:	d2a6      	bcs.n	8000d0e <st25r95_14443A_detect+0x46>
 8000dc0:	e000      	b.n	8000dc4 <st25r95_14443A_detect+0xfc>
    else
      break;
 8000dc2:	bf00      	nop
  }

  memset(handler->uid, 0, 10);
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	3307      	adds	r3, #7
 8000dc8:	220a      	movs	r2, #10
 8000dca:	2100      	movs	r1, #0
 8000dcc:	4618      	mov	r0, r3
 8000dce:	f002 fc0b 	bl	80035e8 <memset>
  memcpy(handler->uid, UID, 10);
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	3307      	adds	r3, #7
 8000dd6:	461a      	mov	r2, r3
 8000dd8:	f107 0308 	add.w	r3, r7, #8
 8000ddc:	cb03      	ldmia	r3!, {r0, r1}
 8000dde:	6010      	str	r0, [r2, #0]
 8000de0:	6051      	str	r1, [r2, #4]
 8000de2:	881b      	ldrh	r3, [r3, #0]
 8000de4:	8113      	strh	r3, [r2, #8]
  return 1;
 8000de6:	2301      	movs	r3, #1
}
 8000de8:	4618      	mov	r0, r3
 8000dea:	3720      	adds	r7, #32
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bdb0      	pop	{r4, r5, r7, pc}

08000df0 <st25r95_14443A_REQA>:

void st25r95_14443A_REQA(st25r95_handle *handler, uint8_t *data) {
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b084      	sub	sp, #16
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
 8000df8:	6039      	str	r1, [r7, #0]
  tx_buffer[0] = ST25_SEND;
 8000dfa:	4b19      	ldr	r3, [pc, #100]	; (8000e60 <st25r95_14443A_REQA+0x70>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	701a      	strb	r2, [r3, #0]
  tx_buffer[1] = ST25_SR;
 8000e00:	4b17      	ldr	r3, [pc, #92]	; (8000e60 <st25r95_14443A_REQA+0x70>)
 8000e02:	2204      	movs	r2, #4
 8000e04:	705a      	strb	r2, [r3, #1]
  tx_buffer[2] = 0x2;
 8000e06:	4b16      	ldr	r3, [pc, #88]	; (8000e60 <st25r95_14443A_REQA+0x70>)
 8000e08:	2202      	movs	r2, #2
 8000e0a:	709a      	strb	r2, [r3, #2]
  tx_buffer[3] = REQA;
 8000e0c:	4b14      	ldr	r3, [pc, #80]	; (8000e60 <st25r95_14443A_REQA+0x70>)
 8000e0e:	2226      	movs	r2, #38	; 0x26
 8000e10:	70da      	strb	r2, [r3, #3]
  tx_buffer[4] = 7; // REQA is a 7bits command.
 8000e12:	4b13      	ldr	r3, [pc, #76]	; (8000e60 <st25r95_14443A_REQA+0x70>)
 8000e14:	2207      	movs	r2, #7
 8000e16:	711a      	strb	r2, [r3, #4]
  tx_len = 5;
 8000e18:	4b12      	ldr	r3, [pc, #72]	; (8000e64 <st25r95_14443A_REQA+0x74>)
 8000e1a:	2205      	movs	r2, #5
 8000e1c:	601a      	str	r2, [r3, #0]

  handler->nss(1);
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	699b      	ldr	r3, [r3, #24]
 8000e22:	2001      	movs	r0, #1
 8000e24:	4798      	blx	r3
  st25r95_spi_tx(handler);
 8000e26:	6878      	ldr	r0, [r7, #4]
 8000e28:	f7ff fcb8 	bl	800079c <st25r95_spi_tx>
  handler->nss(0);
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	699b      	ldr	r3, [r3, #24]
 8000e30:	2000      	movs	r0, #0
 8000e32:	4798      	blx	r3

  uint8_t *res = st25r95_response(handler);
 8000e34:	6878      	ldr	r0, [r7, #4]
 8000e36:	f7ff fd4d 	bl	80008d4 <st25r95_response>
 8000e3a:	60f8      	str	r0, [r7, #12]
  if (res[0] != ST25_EFrameRecvOK) return;
 8000e3c:	68fb      	ldr	r3, [r7, #12]
 8000e3e:	781b      	ldrb	r3, [r3, #0]
 8000e40:	2b80      	cmp	r3, #128	; 0x80
 8000e42:	d109      	bne.n	8000e58 <st25r95_14443A_REQA+0x68>

  memcpy(data, res + 2, res[1]);
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	1c99      	adds	r1, r3, #2
 8000e48:	68fb      	ldr	r3, [r7, #12]
 8000e4a:	3301      	adds	r3, #1
 8000e4c:	781b      	ldrb	r3, [r3, #0]
 8000e4e:	461a      	mov	r2, r3
 8000e50:	6838      	ldr	r0, [r7, #0]
 8000e52:	f002 fbf5 	bl	8003640 <memcpy>
 8000e56:	e000      	b.n	8000e5a <st25r95_14443A_REQA+0x6a>
  if (res[0] != ST25_EFrameRecvOK) return;
 8000e58:	bf00      	nop

}
 8000e5a:	3710      	adds	r7, #16
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bd80      	pop	{r7, pc}
 8000e60:	200000c8 	.word	0x200000c8
 8000e64:	200001c8 	.word	0x200001c8

08000e68 <st25r95_14443A_ANTICOLLISION>:

const static uint8_t cascade_level[] = {CL_1, CL_2, CL_3};

void st25r95_14443A_ANTICOLLISION(st25r95_handle *handler, uint8_t level, uint8_t *data) {
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b086      	sub	sp, #24
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	60f8      	str	r0, [r7, #12]
 8000e70:	460b      	mov	r3, r1
 8000e72:	607a      	str	r2, [r7, #4]
 8000e74:	72fb      	strb	r3, [r7, #11]
  tx_buffer[0] = ST25_SEND;
 8000e76:	4b1c      	ldr	r3, [pc, #112]	; (8000ee8 <st25r95_14443A_ANTICOLLISION+0x80>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	701a      	strb	r2, [r3, #0]
  tx_buffer[1] = ST25_SR;
 8000e7c:	4b1a      	ldr	r3, [pc, #104]	; (8000ee8 <st25r95_14443A_ANTICOLLISION+0x80>)
 8000e7e:	2204      	movs	r2, #4
 8000e80:	705a      	strb	r2, [r3, #1]
  tx_buffer[2] = 0x03;
 8000e82:	4b19      	ldr	r3, [pc, #100]	; (8000ee8 <st25r95_14443A_ANTICOLLISION+0x80>)
 8000e84:	2203      	movs	r2, #3
 8000e86:	709a      	strb	r2, [r3, #2]
  tx_buffer[3] = cascade_level[level];
 8000e88:	7afb      	ldrb	r3, [r7, #11]
 8000e8a:	4a18      	ldr	r2, [pc, #96]	; (8000eec <st25r95_14443A_ANTICOLLISION+0x84>)
 8000e8c:	5cd2      	ldrb	r2, [r2, r3]
 8000e8e:	4b16      	ldr	r3, [pc, #88]	; (8000ee8 <st25r95_14443A_ANTICOLLISION+0x80>)
 8000e90:	70da      	strb	r2, [r3, #3]
  tx_buffer[4] = 0x20; // NVB
 8000e92:	4b15      	ldr	r3, [pc, #84]	; (8000ee8 <st25r95_14443A_ANTICOLLISION+0x80>)
 8000e94:	2220      	movs	r2, #32
 8000e96:	711a      	strb	r2, [r3, #4]
  tx_buffer[5] = 0x08;
 8000e98:	4b13      	ldr	r3, [pc, #76]	; (8000ee8 <st25r95_14443A_ANTICOLLISION+0x80>)
 8000e9a:	2208      	movs	r2, #8
 8000e9c:	715a      	strb	r2, [r3, #5]
  tx_len = 6;
 8000e9e:	4b14      	ldr	r3, [pc, #80]	; (8000ef0 <st25r95_14443A_ANTICOLLISION+0x88>)
 8000ea0:	2206      	movs	r2, #6
 8000ea2:	601a      	str	r2, [r3, #0]

  handler->nss(1);
 8000ea4:	68fb      	ldr	r3, [r7, #12]
 8000ea6:	699b      	ldr	r3, [r3, #24]
 8000ea8:	2001      	movs	r0, #1
 8000eaa:	4798      	blx	r3
  st25r95_spi_tx(handler);
 8000eac:	68f8      	ldr	r0, [r7, #12]
 8000eae:	f7ff fc75 	bl	800079c <st25r95_spi_tx>
  handler->nss(0);
 8000eb2:	68fb      	ldr	r3, [r7, #12]
 8000eb4:	699b      	ldr	r3, [r3, #24]
 8000eb6:	2000      	movs	r0, #0
 8000eb8:	4798      	blx	r3

  uint8_t *res = st25r95_response(handler);
 8000eba:	68f8      	ldr	r0, [r7, #12]
 8000ebc:	f7ff fd0a 	bl	80008d4 <st25r95_response>
 8000ec0:	6178      	str	r0, [r7, #20]
  if (res[0] != ST25_EFrameRecvOK) return;
 8000ec2:	697b      	ldr	r3, [r7, #20]
 8000ec4:	781b      	ldrb	r3, [r3, #0]
 8000ec6:	2b80      	cmp	r3, #128	; 0x80
 8000ec8:	d109      	bne.n	8000ede <st25r95_14443A_ANTICOLLISION+0x76>

  memcpy(data, res + 2, res[1]);
 8000eca:	697b      	ldr	r3, [r7, #20]
 8000ecc:	1c99      	adds	r1, r3, #2
 8000ece:	697b      	ldr	r3, [r7, #20]
 8000ed0:	3301      	adds	r3, #1
 8000ed2:	781b      	ldrb	r3, [r3, #0]
 8000ed4:	461a      	mov	r2, r3
 8000ed6:	6878      	ldr	r0, [r7, #4]
 8000ed8:	f002 fbb2 	bl	8003640 <memcpy>
 8000edc:	e000      	b.n	8000ee0 <st25r95_14443A_ANTICOLLISION+0x78>
  if (res[0] != ST25_EFrameRecvOK) return;
 8000ede:	bf00      	nop
}
 8000ee0:	3718      	adds	r7, #24
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}
 8000ee6:	bf00      	nop
 8000ee8:	200000c8 	.word	0x200000c8
 8000eec:	08003674 	.word	0x08003674
 8000ef0:	200001c8 	.word	0x200001c8

08000ef4 <st25r95_14443A_select>:

void
st25r95_14443A_select(st25r95_handle *handler, uint8_t level, uint8_t *data, uint8_t uid0, uint8_t uid1, uint8_t uid2,
                      uint8_t uid3) {
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b086      	sub	sp, #24
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	60f8      	str	r0, [r7, #12]
 8000efc:	607a      	str	r2, [r7, #4]
 8000efe:	461a      	mov	r2, r3
 8000f00:	460b      	mov	r3, r1
 8000f02:	72fb      	strb	r3, [r7, #11]
 8000f04:	4613      	mov	r3, r2
 8000f06:	72bb      	strb	r3, [r7, #10]
  tx_buffer[0] = ST25_SEND;
 8000f08:	4b2a      	ldr	r3, [pc, #168]	; (8000fb4 <st25r95_14443A_select+0xc0>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	701a      	strb	r2, [r3, #0]
  tx_buffer[1] = ST25_SR;
 8000f0e:	4b29      	ldr	r3, [pc, #164]	; (8000fb4 <st25r95_14443A_select+0xc0>)
 8000f10:	2204      	movs	r2, #4
 8000f12:	705a      	strb	r2, [r3, #1]
  tx_buffer[2] = 0x08;
 8000f14:	4b27      	ldr	r3, [pc, #156]	; (8000fb4 <st25r95_14443A_select+0xc0>)
 8000f16:	2208      	movs	r2, #8
 8000f18:	709a      	strb	r2, [r3, #2]
  tx_buffer[3] = cascade_level[level];
 8000f1a:	7afb      	ldrb	r3, [r7, #11]
 8000f1c:	4a26      	ldr	r2, [pc, #152]	; (8000fb8 <st25r95_14443A_select+0xc4>)
 8000f1e:	5cd2      	ldrb	r2, [r2, r3]
 8000f20:	4b24      	ldr	r3, [pc, #144]	; (8000fb4 <st25r95_14443A_select+0xc0>)
 8000f22:	70da      	strb	r2, [r3, #3]
  tx_buffer[4] = 0x70;
 8000f24:	4b23      	ldr	r3, [pc, #140]	; (8000fb4 <st25r95_14443A_select+0xc0>)
 8000f26:	2270      	movs	r2, #112	; 0x70
 8000f28:	711a      	strb	r2, [r3, #4]
  tx_buffer[5] = uid0;
 8000f2a:	4a22      	ldr	r2, [pc, #136]	; (8000fb4 <st25r95_14443A_select+0xc0>)
 8000f2c:	7abb      	ldrb	r3, [r7, #10]
 8000f2e:	7153      	strb	r3, [r2, #5]
  tx_buffer[6] = uid1;
 8000f30:	4a20      	ldr	r2, [pc, #128]	; (8000fb4 <st25r95_14443A_select+0xc0>)
 8000f32:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000f36:	7193      	strb	r3, [r2, #6]
  tx_buffer[7] = uid2;
 8000f38:	4a1e      	ldr	r2, [pc, #120]	; (8000fb4 <st25r95_14443A_select+0xc0>)
 8000f3a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000f3e:	71d3      	strb	r3, [r2, #7]
  tx_buffer[8] = uid3;
 8000f40:	4a1c      	ldr	r2, [pc, #112]	; (8000fb4 <st25r95_14443A_select+0xc0>)
 8000f42:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8000f46:	7213      	strb	r3, [r2, #8]
  tx_buffer[9] = uid0 ^ uid1 ^ uid2 ^ uid3;
 8000f48:	7aba      	ldrb	r2, [r7, #10]
 8000f4a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000f4e:	4053      	eors	r3, r2
 8000f50:	b2da      	uxtb	r2, r3
 8000f52:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000f56:	4053      	eors	r3, r2
 8000f58:	b2da      	uxtb	r2, r3
 8000f5a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8000f5e:	4053      	eors	r3, r2
 8000f60:	b2da      	uxtb	r2, r3
 8000f62:	4b14      	ldr	r3, [pc, #80]	; (8000fb4 <st25r95_14443A_select+0xc0>)
 8000f64:	725a      	strb	r2, [r3, #9]
  tx_buffer[10] = tx_flag_AppendCRC | 8;
 8000f66:	4b13      	ldr	r3, [pc, #76]	; (8000fb4 <st25r95_14443A_select+0xc0>)
 8000f68:	2228      	movs	r2, #40	; 0x28
 8000f6a:	729a      	strb	r2, [r3, #10]
  tx_len = 11;
 8000f6c:	4b13      	ldr	r3, [pc, #76]	; (8000fbc <st25r95_14443A_select+0xc8>)
 8000f6e:	220b      	movs	r2, #11
 8000f70:	601a      	str	r2, [r3, #0]

  handler->nss(1);
 8000f72:	68fb      	ldr	r3, [r7, #12]
 8000f74:	699b      	ldr	r3, [r3, #24]
 8000f76:	2001      	movs	r0, #1
 8000f78:	4798      	blx	r3
  st25r95_spi_tx(handler);
 8000f7a:	68f8      	ldr	r0, [r7, #12]
 8000f7c:	f7ff fc0e 	bl	800079c <st25r95_spi_tx>
  handler->nss(0);
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	699b      	ldr	r3, [r3, #24]
 8000f84:	2000      	movs	r0, #0
 8000f86:	4798      	blx	r3

  uint8_t *res = st25r95_response(handler);
 8000f88:	68f8      	ldr	r0, [r7, #12]
 8000f8a:	f7ff fca3 	bl	80008d4 <st25r95_response>
 8000f8e:	6178      	str	r0, [r7, #20]
  if (res[0] != ST25_EFrameRecvOK) return;
 8000f90:	697b      	ldr	r3, [r7, #20]
 8000f92:	781b      	ldrb	r3, [r3, #0]
 8000f94:	2b80      	cmp	r3, #128	; 0x80
 8000f96:	d109      	bne.n	8000fac <st25r95_14443A_select+0xb8>

  memcpy(data, res + 2, res[1]);
 8000f98:	697b      	ldr	r3, [r7, #20]
 8000f9a:	1c99      	adds	r1, r3, #2
 8000f9c:	697b      	ldr	r3, [r7, #20]
 8000f9e:	3301      	adds	r3, #1
 8000fa0:	781b      	ldrb	r3, [r3, #0]
 8000fa2:	461a      	mov	r2, r3
 8000fa4:	6878      	ldr	r0, [r7, #4]
 8000fa6:	f002 fb4b 	bl	8003640 <memcpy>
 8000faa:	e000      	b.n	8000fae <st25r95_14443A_select+0xba>
  if (res[0] != ST25_EFrameRecvOK) return;
 8000fac:	bf00      	nop
}
 8000fae:	3718      	adds	r7, #24
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	200000c8 	.word	0x200000c8
 8000fb8:	08003674 	.word	0x08003674
 8000fbc:	200001c8 	.word	0x200001c8

08000fc0 <st25r95_15693_inventory1>:

uint8_t st25r95_15693_inventory1(st25r95_handle *handler)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b084      	sub	sp, #16
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
  tx_buffer[0] = ST25_SEND;
 8000fc8:	4b1f      	ldr	r3, [pc, #124]	; (8001048 <st25r95_15693_inventory1+0x88>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	701a      	strb	r2, [r3, #0]
  tx_buffer[1] = ST25_SR;
 8000fce:	4b1e      	ldr	r3, [pc, #120]	; (8001048 <st25r95_15693_inventory1+0x88>)
 8000fd0:	2204      	movs	r2, #4
 8000fd2:	705a      	strb	r2, [r3, #1]
  tx_buffer[2] = 0x3; // length of 15693 command frame
 8000fd4:	4b1c      	ldr	r3, [pc, #112]	; (8001048 <st25r95_15693_inventory1+0x88>)
 8000fd6:	2203      	movs	r2, #3
 8000fd8:	709a      	strb	r2, [r3, #2]
  tx_buffer[3] = 0x26; // flags
 8000fda:	4b1b      	ldr	r3, [pc, #108]	; (8001048 <st25r95_15693_inventory1+0x88>)
 8000fdc:	2226      	movs	r2, #38	; 0x26
 8000fde:	70da      	strb	r2, [r3, #3]
  tx_buffer[4] = 0x01; // command code
 8000fe0:	4b19      	ldr	r3, [pc, #100]	; (8001048 <st25r95_15693_inventory1+0x88>)
 8000fe2:	2201      	movs	r2, #1
 8000fe4:	711a      	strb	r2, [r3, #4]
  tx_buffer[5] = 0x00; // non-addressed & no mask
 8000fe6:	4b18      	ldr	r3, [pc, #96]	; (8001048 <st25r95_15693_inventory1+0x88>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	715a      	strb	r2, [r3, #5]
  // CRC automatically appended by 15693 protocol select
  tx_len = 6;
 8000fec:	4b17      	ldr	r3, [pc, #92]	; (800104c <st25r95_15693_inventory1+0x8c>)
 8000fee:	2206      	movs	r2, #6
 8000ff0:	601a      	str	r2, [r3, #0]

  handler->nss(1);
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	699b      	ldr	r3, [r3, #24]
 8000ff6:	2001      	movs	r0, #1
 8000ff8:	4798      	blx	r3
  st25r95_spi_tx(handler);
 8000ffa:	6878      	ldr	r0, [r7, #4]
 8000ffc:	f7ff fbce 	bl	800079c <st25r95_spi_tx>
  handler->nss(0);
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	699b      	ldr	r3, [r3, #24]
 8001004:	2000      	movs	r0, #0
 8001006:	4798      	blx	r3

  uint8_t *res = st25r95_response(handler);
 8001008:	6878      	ldr	r0, [r7, #4]
 800100a:	f7ff fc63 	bl	80008d4 <st25r95_response>
 800100e:	60f8      	str	r0, [r7, #12]
  if (res[0] != ST25_EFrameRecvOK) return 0;
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	781b      	ldrb	r3, [r3, #0]
 8001014:	2b80      	cmp	r3, #128	; 0x80
 8001016:	d001      	beq.n	800101c <st25r95_15693_inventory1+0x5c>
 8001018:	2300      	movs	r3, #0
 800101a:	e010      	b.n	800103e <st25r95_15693_inventory1+0x7e>

  memset(handler->uid, 0, 8);
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	3307      	adds	r3, #7
 8001020:	2208      	movs	r2, #8
 8001022:	2100      	movs	r1, #0
 8001024:	4618      	mov	r0, r3
 8001026:	f002 fadf 	bl	80035e8 <memset>
  memcpy(handler->uid, res[4], 8);
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	1dd8      	adds	r0, r3, #7
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	3304      	adds	r3, #4
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	2208      	movs	r2, #8
 8001036:	4619      	mov	r1, r3
 8001038:	f002 fb02 	bl	8003640 <memcpy>
  return 1;
 800103c:	2301      	movs	r3, #1
}
 800103e:	4618      	mov	r0, r3
 8001040:	3710      	adds	r7, #16
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	200000c8 	.word	0x200000c8
 800104c:	200001c8 	.word	0x200001c8

08001050 <st25r95_idle>:
  memset(handler->uid, 0, 8);
  memcpy(handler->uid, res[4], 8);
  return 1;
}

void st25r95_idle(st25r95_handle *handler) {
 8001050:	b580      	push	{r7, lr}
 8001052:	b082      	sub	sp, #8
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
  tx_buffer[0] = ST25_SEND;
 8001058:	4b26      	ldr	r3, [pc, #152]	; (80010f4 <st25r95_idle+0xa4>)
 800105a:	2200      	movs	r2, #0
 800105c:	701a      	strb	r2, [r3, #0]
  tx_buffer[1] = ST25_IDLE;
 800105e:	4b25      	ldr	r3, [pc, #148]	; (80010f4 <st25r95_idle+0xa4>)
 8001060:	2207      	movs	r2, #7
 8001062:	705a      	strb	r2, [r3, #1]
  tx_buffer[2] = 0x0E;
 8001064:	4b23      	ldr	r3, [pc, #140]	; (80010f4 <st25r95_idle+0xa4>)
 8001066:	220e      	movs	r2, #14
 8001068:	709a      	strb	r2, [r3, #2]
  tx_buffer[3] = 0b00001011;
 800106a:	4b22      	ldr	r3, [pc, #136]	; (80010f4 <st25r95_idle+0xa4>)
 800106c:	220b      	movs	r2, #11
 800106e:	70da      	strb	r2, [r3, #3]
  tx_buffer[4] = ST25_EC_TagDetection >> 8;
 8001070:	4b20      	ldr	r3, [pc, #128]	; (80010f4 <st25r95_idle+0xa4>)
 8001072:	2221      	movs	r2, #33	; 0x21
 8001074:	711a      	strb	r2, [r3, #4]
  tx_buffer[5] = ST25_EC_TagDetection & 0xFF;
 8001076:	4b1f      	ldr	r3, [pc, #124]	; (80010f4 <st25r95_idle+0xa4>)
 8001078:	2200      	movs	r2, #0
 800107a:	715a      	strb	r2, [r3, #5]
  tx_buffer[6] = ST25_WU_CTRL_TagDetection >> 8;
 800107c:	4b1d      	ldr	r3, [pc, #116]	; (80010f4 <st25r95_idle+0xa4>)
 800107e:	2279      	movs	r2, #121	; 0x79
 8001080:	719a      	strb	r2, [r3, #6]
  tx_buffer[7] = ST25_WU_CTRL_TagDetection & 0xFF;
 8001082:	4b1c      	ldr	r3, [pc, #112]	; (80010f4 <st25r95_idle+0xa4>)
 8001084:	2201      	movs	r2, #1
 8001086:	71da      	strb	r2, [r3, #7]
  tx_buffer[8] = ST25_LEAVE_CTRL_TagDetection >> 8;
 8001088:	4b1a      	ldr	r3, [pc, #104]	; (80010f4 <st25r95_idle+0xa4>)
 800108a:	2218      	movs	r2, #24
 800108c:	721a      	strb	r2, [r3, #8]
  tx_buffer[9] = ST25_LEAVE_CTRL_TagDetection & 0xFF;
 800108e:	4b19      	ldr	r3, [pc, #100]	; (80010f4 <st25r95_idle+0xa4>)
 8001090:	2200      	movs	r2, #0
 8001092:	725a      	strb	r2, [r3, #9]
  tx_buffer[10] = 0x20;
 8001094:	4b17      	ldr	r3, [pc, #92]	; (80010f4 <st25r95_idle+0xa4>)
 8001096:	2220      	movs	r2, #32
 8001098:	729a      	strb	r2, [r3, #10]
  tx_buffer[11] = 0x60;
 800109a:	4b16      	ldr	r3, [pc, #88]	; (80010f4 <st25r95_idle+0xa4>)
 800109c:	2260      	movs	r2, #96	; 0x60
 800109e:	72da      	strb	r2, [r3, #11]
  tx_buffer[12] = 0x60;
 80010a0:	4b14      	ldr	r3, [pc, #80]	; (80010f4 <st25r95_idle+0xa4>)
 80010a2:	2260      	movs	r2, #96	; 0x60
 80010a4:	731a      	strb	r2, [r3, #12]
  tx_buffer[13] = handler->DACRef - 8;
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	789b      	ldrb	r3, [r3, #2]
 80010aa:	3b08      	subs	r3, #8
 80010ac:	b2da      	uxtb	r2, r3
 80010ae:	4b11      	ldr	r3, [pc, #68]	; (80010f4 <st25r95_idle+0xa4>)
 80010b0:	735a      	strb	r2, [r3, #13]
  tx_buffer[14] = handler->DACRef + 8;
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	789b      	ldrb	r3, [r3, #2]
 80010b6:	3308      	adds	r3, #8
 80010b8:	b2da      	uxtb	r2, r3
 80010ba:	4b0e      	ldr	r3, [pc, #56]	; (80010f4 <st25r95_idle+0xa4>)
 80010bc:	739a      	strb	r2, [r3, #14]
  tx_buffer[15] = 0x3F;
 80010be:	4b0d      	ldr	r3, [pc, #52]	; (80010f4 <st25r95_idle+0xa4>)
 80010c0:	223f      	movs	r2, #63	; 0x3f
 80010c2:	73da      	strb	r2, [r3, #15]
  tx_buffer[16] = 0x01;
 80010c4:	4b0b      	ldr	r3, [pc, #44]	; (80010f4 <st25r95_idle+0xa4>)
 80010c6:	2201      	movs	r2, #1
 80010c8:	741a      	strb	r2, [r3, #16]
  tx_len = 17;
 80010ca:	4b0b      	ldr	r3, [pc, #44]	; (80010f8 <st25r95_idle+0xa8>)
 80010cc:	2211      	movs	r2, #17
 80010ce:	601a      	str	r2, [r3, #0]

  handler->nss(1);
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	699b      	ldr	r3, [r3, #24]
 80010d4:	2001      	movs	r0, #1
 80010d6:	4798      	blx	r3
  st25r95_spi_tx(handler);
 80010d8:	6878      	ldr	r0, [r7, #4]
 80010da:	f7ff fb5f 	bl	800079c <st25r95_spi_tx>
  handler->nss(0);
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	699b      	ldr	r3, [r3, #24]
 80010e2:	2000      	movs	r0, #0
 80010e4:	4798      	blx	r3

  handler->state = ST25_STATE_IDLE;
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	2201      	movs	r2, #1
 80010ea:	701a      	strb	r2, [r3, #0]
}
 80010ec:	bf00      	nop
 80010ee:	3708      	adds	r7, #8
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bd80      	pop	{r7, pc}
 80010f4:	200000c8 	.word	0x200000c8
 80010f8:	200001c8 	.word	0x200001c8

080010fc <st25r95_calibrate>:

void st25r95_calibrate(st25r95_handle *handler) {
 80010fc:	b5b0      	push	{r4, r5, r7, lr}
 80010fe:	b084      	sub	sp, #16
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
    0x01,
  };

  static uint8_t *res;

  for (uint8_t i = 0; i < 9; i++) {
 8001104:	2300      	movs	r3, #0
 8001106:	73fb      	strb	r3, [r7, #15]
 8001108:	e0be      	b.n	8001288 <st25r95_calibrate+0x18c>
    tx_len = 17;
 800110a:	4b65      	ldr	r3, [pc, #404]	; (80012a0 <st25r95_calibrate+0x1a4>)
 800110c:	2211      	movs	r2, #17
 800110e:	601a      	str	r2, [r3, #0]

    memcpy(tx_buffer, calibrate_data, sizeof(calibrate_data));
 8001110:	4a64      	ldr	r2, [pc, #400]	; (80012a4 <st25r95_calibrate+0x1a8>)
 8001112:	4b65      	ldr	r3, [pc, #404]	; (80012a8 <st25r95_calibrate+0x1ac>)
 8001114:	4614      	mov	r4, r2
 8001116:	461d      	mov	r5, r3
 8001118:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800111a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800111c:	682b      	ldr	r3, [r5, #0]
 800111e:	7023      	strb	r3, [r4, #0]
    handler->nss(1);
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	699b      	ldr	r3, [r3, #24]
 8001124:	2001      	movs	r0, #1
 8001126:	4798      	blx	r3
    st25r95_spi_tx(handler);
 8001128:	6878      	ldr	r0, [r7, #4]
 800112a:	f7ff fb37 	bl	800079c <st25r95_spi_tx>
    handler->nss(0);
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	699b      	ldr	r3, [r3, #24]
 8001132:	2000      	movs	r0, #0
 8001134:	4798      	blx	r3

    res = st25r95_response(handler);
 8001136:	6878      	ldr	r0, [r7, #4]
 8001138:	f7ff fbcc 	bl	80008d4 <st25r95_response>
 800113c:	4603      	mov	r3, r0
 800113e:	4a5b      	ldr	r2, [pc, #364]	; (80012ac <st25r95_calibrate+0x1b0>)
 8001140:	6013      	str	r3, [r2, #0]
    if (res[0] == 0x00 && res[1] == 0x01) {
 8001142:	4b5a      	ldr	r3, [pc, #360]	; (80012ac <st25r95_calibrate+0x1b0>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	781b      	ldrb	r3, [r3, #0]
 8001148:	2b00      	cmp	r3, #0
 800114a:	f040 809a 	bne.w	8001282 <st25r95_calibrate+0x186>
 800114e:	4b57      	ldr	r3, [pc, #348]	; (80012ac <st25r95_calibrate+0x1b0>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	3301      	adds	r3, #1
 8001154:	781b      	ldrb	r3, [r3, #0]
 8001156:	2b01      	cmp	r3, #1
 8001158:	f040 8093 	bne.w	8001282 <st25r95_calibrate+0x186>
      if (res[2] == 0x02) {
 800115c:	4b53      	ldr	r3, [pc, #332]	; (80012ac <st25r95_calibrate+0x1b0>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	3302      	adds	r3, #2
 8001162:	781b      	ldrb	r3, [r3, #0]
 8001164:	2b02      	cmp	r3, #2
 8001166:	d13e      	bne.n	80011e6 <st25r95_calibrate+0xea>
        switch (i - 1) {
 8001168:	7bfb      	ldrb	r3, [r7, #15]
 800116a:	3b01      	subs	r3, #1
 800116c:	2b07      	cmp	r3, #7
 800116e:	f200 8088 	bhi.w	8001282 <st25r95_calibrate+0x186>
 8001172:	a201      	add	r2, pc, #4	; (adr r2, 8001178 <st25r95_calibrate+0x7c>)
 8001174:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001178:	08001199 	.word	0x08001199
 800117c:	08001283 	.word	0x08001283
 8001180:	080011a1 	.word	0x080011a1
 8001184:	080011af 	.word	0x080011af
 8001188:	080011bd 	.word	0x080011bd
 800118c:	080011cb 	.word	0x080011cb
 8001190:	080011d9 	.word	0x080011d9
 8001194:	08001283 	.word	0x08001283
          case 0:
            calibrate_data[14] = 0xFC;
 8001198:	4b43      	ldr	r3, [pc, #268]	; (80012a8 <st25r95_calibrate+0x1ac>)
 800119a:	22fc      	movs	r2, #252	; 0xfc
 800119c:	739a      	strb	r2, [r3, #14]
            break;
 800119e:	e070      	b.n	8001282 <st25r95_calibrate+0x186>
          case 1:
            break;
          case 2:
            calibrate_data[14] += 0x40;
 80011a0:	4b41      	ldr	r3, [pc, #260]	; (80012a8 <st25r95_calibrate+0x1ac>)
 80011a2:	7b9b      	ldrb	r3, [r3, #14]
 80011a4:	3340      	adds	r3, #64	; 0x40
 80011a6:	b2da      	uxtb	r2, r3
 80011a8:	4b3f      	ldr	r3, [pc, #252]	; (80012a8 <st25r95_calibrate+0x1ac>)
 80011aa:	739a      	strb	r2, [r3, #14]
            break;
 80011ac:	e069      	b.n	8001282 <st25r95_calibrate+0x186>
          case 3:
            calibrate_data[14] += 0x20;
 80011ae:	4b3e      	ldr	r3, [pc, #248]	; (80012a8 <st25r95_calibrate+0x1ac>)
 80011b0:	7b9b      	ldrb	r3, [r3, #14]
 80011b2:	3320      	adds	r3, #32
 80011b4:	b2da      	uxtb	r2, r3
 80011b6:	4b3c      	ldr	r3, [pc, #240]	; (80012a8 <st25r95_calibrate+0x1ac>)
 80011b8:	739a      	strb	r2, [r3, #14]
            break;
 80011ba:	e062      	b.n	8001282 <st25r95_calibrate+0x186>
          case 4:
            calibrate_data[14] += 0x10;
 80011bc:	4b3a      	ldr	r3, [pc, #232]	; (80012a8 <st25r95_calibrate+0x1ac>)
 80011be:	7b9b      	ldrb	r3, [r3, #14]
 80011c0:	3310      	adds	r3, #16
 80011c2:	b2da      	uxtb	r2, r3
 80011c4:	4b38      	ldr	r3, [pc, #224]	; (80012a8 <st25r95_calibrate+0x1ac>)
 80011c6:	739a      	strb	r2, [r3, #14]
            break;
 80011c8:	e05b      	b.n	8001282 <st25r95_calibrate+0x186>
          case 5:
            calibrate_data[14] += 0x08;
 80011ca:	4b37      	ldr	r3, [pc, #220]	; (80012a8 <st25r95_calibrate+0x1ac>)
 80011cc:	7b9b      	ldrb	r3, [r3, #14]
 80011ce:	3308      	adds	r3, #8
 80011d0:	b2da      	uxtb	r2, r3
 80011d2:	4b35      	ldr	r3, [pc, #212]	; (80012a8 <st25r95_calibrate+0x1ac>)
 80011d4:	739a      	strb	r2, [r3, #14]
            break;
 80011d6:	e054      	b.n	8001282 <st25r95_calibrate+0x186>
          case 6:
            calibrate_data[14] += 0x04;
 80011d8:	4b33      	ldr	r3, [pc, #204]	; (80012a8 <st25r95_calibrate+0x1ac>)
 80011da:	7b9b      	ldrb	r3, [r3, #14]
 80011dc:	3304      	adds	r3, #4
 80011de:	b2da      	uxtb	r2, r3
 80011e0:	4b31      	ldr	r3, [pc, #196]	; (80012a8 <st25r95_calibrate+0x1ac>)
 80011e2:	739a      	strb	r2, [r3, #14]
            break;
 80011e4:	e04d      	b.n	8001282 <st25r95_calibrate+0x186>
          case 7:
            break;
        }
      } else if (res[2] == 0x01) {
 80011e6:	4b31      	ldr	r3, [pc, #196]	; (80012ac <st25r95_calibrate+0x1b0>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	3302      	adds	r3, #2
 80011ec:	781b      	ldrb	r3, [r3, #0]
 80011ee:	2b01      	cmp	r3, #1
 80011f0:	d147      	bne.n	8001282 <st25r95_calibrate+0x186>
        switch (i - 1) {
 80011f2:	7bfb      	ldrb	r3, [r7, #15]
 80011f4:	3b01      	subs	r3, #1
 80011f6:	2b07      	cmp	r3, #7
 80011f8:	d843      	bhi.n	8001282 <st25r95_calibrate+0x186>
 80011fa:	a201      	add	r2, pc, #4	; (adr r2, 8001200 <st25r95_calibrate+0x104>)
 80011fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001200:	08001283 	.word	0x08001283
 8001204:	08001221 	.word	0x08001221
 8001208:	0800122f 	.word	0x0800122f
 800120c:	0800123d 	.word	0x0800123d
 8001210:	0800124b 	.word	0x0800124b
 8001214:	08001259 	.word	0x08001259
 8001218:	08001267 	.word	0x08001267
 800121c:	08001275 	.word	0x08001275
          case 0:
            break;
          case 1:
            calibrate_data[14] -= 0x80;
 8001220:	4b21      	ldr	r3, [pc, #132]	; (80012a8 <st25r95_calibrate+0x1ac>)
 8001222:	7b9b      	ldrb	r3, [r3, #14]
 8001224:	3b80      	subs	r3, #128	; 0x80
 8001226:	b2da      	uxtb	r2, r3
 8001228:	4b1f      	ldr	r3, [pc, #124]	; (80012a8 <st25r95_calibrate+0x1ac>)
 800122a:	739a      	strb	r2, [r3, #14]
            break;
 800122c:	e029      	b.n	8001282 <st25r95_calibrate+0x186>
          case 2:
            calibrate_data[14] -= 0x40;
 800122e:	4b1e      	ldr	r3, [pc, #120]	; (80012a8 <st25r95_calibrate+0x1ac>)
 8001230:	7b9b      	ldrb	r3, [r3, #14]
 8001232:	3b40      	subs	r3, #64	; 0x40
 8001234:	b2da      	uxtb	r2, r3
 8001236:	4b1c      	ldr	r3, [pc, #112]	; (80012a8 <st25r95_calibrate+0x1ac>)
 8001238:	739a      	strb	r2, [r3, #14]
            break;
 800123a:	e022      	b.n	8001282 <st25r95_calibrate+0x186>
          case 3:
            calibrate_data[14] -= 0x20;
 800123c:	4b1a      	ldr	r3, [pc, #104]	; (80012a8 <st25r95_calibrate+0x1ac>)
 800123e:	7b9b      	ldrb	r3, [r3, #14]
 8001240:	3b20      	subs	r3, #32
 8001242:	b2da      	uxtb	r2, r3
 8001244:	4b18      	ldr	r3, [pc, #96]	; (80012a8 <st25r95_calibrate+0x1ac>)
 8001246:	739a      	strb	r2, [r3, #14]
            break;
 8001248:	e01b      	b.n	8001282 <st25r95_calibrate+0x186>
          case 4:
            calibrate_data[14] -= 0x10;
 800124a:	4b17      	ldr	r3, [pc, #92]	; (80012a8 <st25r95_calibrate+0x1ac>)
 800124c:	7b9b      	ldrb	r3, [r3, #14]
 800124e:	3b10      	subs	r3, #16
 8001250:	b2da      	uxtb	r2, r3
 8001252:	4b15      	ldr	r3, [pc, #84]	; (80012a8 <st25r95_calibrate+0x1ac>)
 8001254:	739a      	strb	r2, [r3, #14]
            break;
 8001256:	e014      	b.n	8001282 <st25r95_calibrate+0x186>
          case 5:
            calibrate_data[14] -= 0x08;
 8001258:	4b13      	ldr	r3, [pc, #76]	; (80012a8 <st25r95_calibrate+0x1ac>)
 800125a:	7b9b      	ldrb	r3, [r3, #14]
 800125c:	3b08      	subs	r3, #8
 800125e:	b2da      	uxtb	r2, r3
 8001260:	4b11      	ldr	r3, [pc, #68]	; (80012a8 <st25r95_calibrate+0x1ac>)
 8001262:	739a      	strb	r2, [r3, #14]
            break;
 8001264:	e00d      	b.n	8001282 <st25r95_calibrate+0x186>
          case 6:
            calibrate_data[14] -= 0x04;
 8001266:	4b10      	ldr	r3, [pc, #64]	; (80012a8 <st25r95_calibrate+0x1ac>)
 8001268:	7b9b      	ldrb	r3, [r3, #14]
 800126a:	3b04      	subs	r3, #4
 800126c:	b2da      	uxtb	r2, r3
 800126e:	4b0e      	ldr	r3, [pc, #56]	; (80012a8 <st25r95_calibrate+0x1ac>)
 8001270:	739a      	strb	r2, [r3, #14]
            break;
 8001272:	e006      	b.n	8001282 <st25r95_calibrate+0x186>
          case 7:
            calibrate_data[14] -= 0x04;
 8001274:	4b0c      	ldr	r3, [pc, #48]	; (80012a8 <st25r95_calibrate+0x1ac>)
 8001276:	7b9b      	ldrb	r3, [r3, #14]
 8001278:	3b04      	subs	r3, #4
 800127a:	b2da      	uxtb	r2, r3
 800127c:	4b0a      	ldr	r3, [pc, #40]	; (80012a8 <st25r95_calibrate+0x1ac>)
 800127e:	739a      	strb	r2, [r3, #14]
            break;
 8001280:	bf00      	nop
  for (uint8_t i = 0; i < 9; i++) {
 8001282:	7bfb      	ldrb	r3, [r7, #15]
 8001284:	3301      	adds	r3, #1
 8001286:	73fb      	strb	r3, [r7, #15]
 8001288:	7bfb      	ldrb	r3, [r7, #15]
 800128a:	2b08      	cmp	r3, #8
 800128c:	f67f af3d 	bls.w	800110a <st25r95_calibrate+0xe>
        }
      }
    }
  }

  handler->DACRef = calibrate_data[14];
 8001290:	4b05      	ldr	r3, [pc, #20]	; (80012a8 <st25r95_calibrate+0x1ac>)
 8001292:	7b9a      	ldrb	r2, [r3, #14]
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	709a      	strb	r2, [r3, #2]
}
 8001298:	bf00      	nop
 800129a:	3710      	adds	r7, #16
 800129c:	46bd      	mov	sp, r7
 800129e:	bdb0      	pop	{r4, r5, r7, pc}
 80012a0:	200001c8 	.word	0x200001c8
 80012a4:	200000c8 	.word	0x200000c8
 80012a8:	20000000 	.word	0x20000000
 80012ac:	200003cc 	.word	0x200003cc

080012b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012b0:	b480      	push	{r7}
 80012b2:	b083      	sub	sp, #12
 80012b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012b6:	4b0f      	ldr	r3, [pc, #60]	; (80012f4 <HAL_MspInit+0x44>)
 80012b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80012ba:	4a0e      	ldr	r2, [pc, #56]	; (80012f4 <HAL_MspInit+0x44>)
 80012bc:	f043 0301 	orr.w	r3, r3, #1
 80012c0:	6613      	str	r3, [r2, #96]	; 0x60
 80012c2:	4b0c      	ldr	r3, [pc, #48]	; (80012f4 <HAL_MspInit+0x44>)
 80012c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80012c6:	f003 0301 	and.w	r3, r3, #1
 80012ca:	607b      	str	r3, [r7, #4]
 80012cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012ce:	4b09      	ldr	r3, [pc, #36]	; (80012f4 <HAL_MspInit+0x44>)
 80012d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012d2:	4a08      	ldr	r2, [pc, #32]	; (80012f4 <HAL_MspInit+0x44>)
 80012d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012d8:	6593      	str	r3, [r2, #88]	; 0x58
 80012da:	4b06      	ldr	r3, [pc, #24]	; (80012f4 <HAL_MspInit+0x44>)
 80012dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012e2:	603b      	str	r3, [r7, #0]
 80012e4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012e6:	bf00      	nop
 80012e8:	370c      	adds	r7, #12
 80012ea:	46bd      	mov	sp, r7
 80012ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f0:	4770      	bx	lr
 80012f2:	bf00      	nop
 80012f4:	40021000 	.word	0x40021000

080012f8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b08a      	sub	sp, #40	; 0x28
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001300:	f107 0314 	add.w	r3, r7, #20
 8001304:	2200      	movs	r2, #0
 8001306:	601a      	str	r2, [r3, #0]
 8001308:	605a      	str	r2, [r3, #4]
 800130a:	609a      	str	r2, [r3, #8]
 800130c:	60da      	str	r2, [r3, #12]
 800130e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	4a17      	ldr	r2, [pc, #92]	; (8001374 <HAL_SPI_MspInit+0x7c>)
 8001316:	4293      	cmp	r3, r2
 8001318:	d128      	bne.n	800136c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800131a:	4b17      	ldr	r3, [pc, #92]	; (8001378 <HAL_SPI_MspInit+0x80>)
 800131c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800131e:	4a16      	ldr	r2, [pc, #88]	; (8001378 <HAL_SPI_MspInit+0x80>)
 8001320:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001324:	6613      	str	r3, [r2, #96]	; 0x60
 8001326:	4b14      	ldr	r3, [pc, #80]	; (8001378 <HAL_SPI_MspInit+0x80>)
 8001328:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800132a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800132e:	613b      	str	r3, [r7, #16]
 8001330:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001332:	4b11      	ldr	r3, [pc, #68]	; (8001378 <HAL_SPI_MspInit+0x80>)
 8001334:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001336:	4a10      	ldr	r2, [pc, #64]	; (8001378 <HAL_SPI_MspInit+0x80>)
 8001338:	f043 0301 	orr.w	r3, r3, #1
 800133c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800133e:	4b0e      	ldr	r3, [pc, #56]	; (8001378 <HAL_SPI_MspInit+0x80>)
 8001340:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001342:	f003 0301 	and.w	r3, r3, #1
 8001346:	60fb      	str	r3, [r7, #12]
 8001348:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_7;
 800134a:	23c2      	movs	r3, #194	; 0xc2
 800134c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800134e:	2302      	movs	r3, #2
 8001350:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001352:	2300      	movs	r3, #0
 8001354:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001356:	2303      	movs	r3, #3
 8001358:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800135a:	2305      	movs	r3, #5
 800135c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800135e:	f107 0314 	add.w	r3, r7, #20
 8001362:	4619      	mov	r1, r3
 8001364:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001368:	f000 fa20 	bl	80017ac <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800136c:	bf00      	nop
 800136e:	3728      	adds	r7, #40	; 0x28
 8001370:	46bd      	mov	sp, r7
 8001372:	bd80      	pop	{r7, pc}
 8001374:	40013000 	.word	0x40013000
 8001378:	40021000 	.word	0x40021000

0800137c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800137c:	b480      	push	{r7}
 800137e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001380:	e7fe      	b.n	8001380 <NMI_Handler+0x4>

08001382 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001382:	b480      	push	{r7}
 8001384:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001386:	e7fe      	b.n	8001386 <HardFault_Handler+0x4>

08001388 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001388:	b480      	push	{r7}
 800138a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800138c:	e7fe      	b.n	800138c <MemManage_Handler+0x4>

0800138e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800138e:	b480      	push	{r7}
 8001390:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001392:	e7fe      	b.n	8001392 <BusFault_Handler+0x4>

08001394 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001394:	b480      	push	{r7}
 8001396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001398:	e7fe      	b.n	8001398 <UsageFault_Handler+0x4>

0800139a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800139a:	b480      	push	{r7}
 800139c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800139e:	bf00      	nop
 80013a0:	46bd      	mov	sp, r7
 80013a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a6:	4770      	bx	lr

080013a8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013ac:	bf00      	nop
 80013ae:	46bd      	mov	sp, r7
 80013b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b4:	4770      	bx	lr

080013b6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013b6:	b480      	push	{r7}
 80013b8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013ba:	bf00      	nop
 80013bc:	46bd      	mov	sp, r7
 80013be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c2:	4770      	bx	lr

080013c4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013c8:	f000 f89a 	bl	8001500 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013cc:	bf00      	nop
 80013ce:	bd80      	pop	{r7, pc}

080013d0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(NIRQ_OUT_Pin);
 80013d4:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80013d8:	f000 fb7a 	bl	8001ad0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80013dc:	bf00      	nop
 80013de:	bd80      	pop	{r7, pc}

080013e0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80013e0:	b480      	push	{r7}
 80013e2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80013e4:	4b06      	ldr	r3, [pc, #24]	; (8001400 <SystemInit+0x20>)
 80013e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80013ea:	4a05      	ldr	r2, [pc, #20]	; (8001400 <SystemInit+0x20>)
 80013ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80013f0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80013f4:	bf00      	nop
 80013f6:	46bd      	mov	sp, r7
 80013f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fc:	4770      	bx	lr
 80013fe:	bf00      	nop
 8001400:	e000ed00 	.word	0xe000ed00

08001404 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001404:	f8df d034 	ldr.w	sp, [pc, #52]	; 800143c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001408:	f7ff ffea 	bl	80013e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800140c:	480c      	ldr	r0, [pc, #48]	; (8001440 <LoopForever+0x6>)
  ldr r1, =_edata
 800140e:	490d      	ldr	r1, [pc, #52]	; (8001444 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001410:	4a0d      	ldr	r2, [pc, #52]	; (8001448 <LoopForever+0xe>)
  movs r3, #0
 8001412:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001414:	e002      	b.n	800141c <LoopCopyDataInit>

08001416 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001416:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001418:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800141a:	3304      	adds	r3, #4

0800141c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800141c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800141e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001420:	d3f9      	bcc.n	8001416 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001422:	4a0a      	ldr	r2, [pc, #40]	; (800144c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001424:	4c0a      	ldr	r4, [pc, #40]	; (8001450 <LoopForever+0x16>)
  movs r3, #0
 8001426:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001428:	e001      	b.n	800142e <LoopFillZerobss>

0800142a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800142a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800142c:	3204      	adds	r2, #4

0800142e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800142e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001430:	d3fb      	bcc.n	800142a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001432:	f002 f8e1 	bl	80035f8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001436:	f7ff f82f 	bl	8000498 <main>

0800143a <LoopForever>:

LoopForever:
    b LoopForever
 800143a:	e7fe      	b.n	800143a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800143c:	20028000 	.word	0x20028000
  ldr r0, =_sdata
 8001440:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001444:	20000020 	.word	0x20000020
  ldr r2, =_sidata
 8001448:	080036c0 	.word	0x080036c0
  ldr r2, =_sbss
 800144c:	20000020 	.word	0x20000020
  ldr r4, =_ebss
 8001450:	200003d4 	.word	0x200003d4

08001454 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001454:	e7fe      	b.n	8001454 <ADC1_IRQHandler>

08001456 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001456:	b580      	push	{r7, lr}
 8001458:	b082      	sub	sp, #8
 800145a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800145c:	2300      	movs	r3, #0
 800145e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001460:	2003      	movs	r0, #3
 8001462:	f000 f961 	bl	8001728 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001466:	200f      	movs	r0, #15
 8001468:	f000 f80e 	bl	8001488 <HAL_InitTick>
 800146c:	4603      	mov	r3, r0
 800146e:	2b00      	cmp	r3, #0
 8001470:	d002      	beq.n	8001478 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001472:	2301      	movs	r3, #1
 8001474:	71fb      	strb	r3, [r7, #7]
 8001476:	e001      	b.n	800147c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001478:	f7ff ff1a 	bl	80012b0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800147c:	79fb      	ldrb	r3, [r7, #7]
}
 800147e:	4618      	mov	r0, r3
 8001480:	3708      	adds	r7, #8
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
	...

08001488 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b084      	sub	sp, #16
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001490:	2300      	movs	r3, #0
 8001492:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001494:	4b17      	ldr	r3, [pc, #92]	; (80014f4 <HAL_InitTick+0x6c>)
 8001496:	781b      	ldrb	r3, [r3, #0]
 8001498:	2b00      	cmp	r3, #0
 800149a:	d023      	beq.n	80014e4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800149c:	4b16      	ldr	r3, [pc, #88]	; (80014f8 <HAL_InitTick+0x70>)
 800149e:	681a      	ldr	r2, [r3, #0]
 80014a0:	4b14      	ldr	r3, [pc, #80]	; (80014f4 <HAL_InitTick+0x6c>)
 80014a2:	781b      	ldrb	r3, [r3, #0]
 80014a4:	4619      	mov	r1, r3
 80014a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80014ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80014b2:	4618      	mov	r0, r3
 80014b4:	f000 f96d 	bl	8001792 <HAL_SYSTICK_Config>
 80014b8:	4603      	mov	r3, r0
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d10f      	bne.n	80014de <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	2b0f      	cmp	r3, #15
 80014c2:	d809      	bhi.n	80014d8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014c4:	2200      	movs	r2, #0
 80014c6:	6879      	ldr	r1, [r7, #4]
 80014c8:	f04f 30ff 	mov.w	r0, #4294967295
 80014cc:	f000 f937 	bl	800173e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80014d0:	4a0a      	ldr	r2, [pc, #40]	; (80014fc <HAL_InitTick+0x74>)
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	6013      	str	r3, [r2, #0]
 80014d6:	e007      	b.n	80014e8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80014d8:	2301      	movs	r3, #1
 80014da:	73fb      	strb	r3, [r7, #15]
 80014dc:	e004      	b.n	80014e8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80014de:	2301      	movs	r3, #1
 80014e0:	73fb      	strb	r3, [r7, #15]
 80014e2:	e001      	b.n	80014e8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80014e4:	2301      	movs	r3, #1
 80014e6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80014e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80014ea:	4618      	mov	r0, r3
 80014ec:	3710      	adds	r7, #16
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	2000001c 	.word	0x2000001c
 80014f8:	20000014 	.word	0x20000014
 80014fc:	20000018 	.word	0x20000018

08001500 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001500:	b480      	push	{r7}
 8001502:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001504:	4b06      	ldr	r3, [pc, #24]	; (8001520 <HAL_IncTick+0x20>)
 8001506:	781b      	ldrb	r3, [r3, #0]
 8001508:	461a      	mov	r2, r3
 800150a:	4b06      	ldr	r3, [pc, #24]	; (8001524 <HAL_IncTick+0x24>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	4413      	add	r3, r2
 8001510:	4a04      	ldr	r2, [pc, #16]	; (8001524 <HAL_IncTick+0x24>)
 8001512:	6013      	str	r3, [r2, #0]
}
 8001514:	bf00      	nop
 8001516:	46bd      	mov	sp, r7
 8001518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151c:	4770      	bx	lr
 800151e:	bf00      	nop
 8001520:	2000001c 	.word	0x2000001c
 8001524:	200003d0 	.word	0x200003d0

08001528 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001528:	b480      	push	{r7}
 800152a:	af00      	add	r7, sp, #0
  return uwTick;
 800152c:	4b03      	ldr	r3, [pc, #12]	; (800153c <HAL_GetTick+0x14>)
 800152e:	681b      	ldr	r3, [r3, #0]
}
 8001530:	4618      	mov	r0, r3
 8001532:	46bd      	mov	sp, r7
 8001534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001538:	4770      	bx	lr
 800153a:	bf00      	nop
 800153c:	200003d0 	.word	0x200003d0

08001540 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b084      	sub	sp, #16
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001548:	f7ff ffee 	bl	8001528 <HAL_GetTick>
 800154c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001558:	d005      	beq.n	8001566 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800155a:	4b0a      	ldr	r3, [pc, #40]	; (8001584 <HAL_Delay+0x44>)
 800155c:	781b      	ldrb	r3, [r3, #0]
 800155e:	461a      	mov	r2, r3
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	4413      	add	r3, r2
 8001564:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001566:	bf00      	nop
 8001568:	f7ff ffde 	bl	8001528 <HAL_GetTick>
 800156c:	4602      	mov	r2, r0
 800156e:	68bb      	ldr	r3, [r7, #8]
 8001570:	1ad3      	subs	r3, r2, r3
 8001572:	68fa      	ldr	r2, [r7, #12]
 8001574:	429a      	cmp	r2, r3
 8001576:	d8f7      	bhi.n	8001568 <HAL_Delay+0x28>
  {
  }
}
 8001578:	bf00      	nop
 800157a:	bf00      	nop
 800157c:	3710      	adds	r7, #16
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}
 8001582:	bf00      	nop
 8001584:	2000001c 	.word	0x2000001c

08001588 <__NVIC_SetPriorityGrouping>:
{
 8001588:	b480      	push	{r7}
 800158a:	b085      	sub	sp, #20
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	f003 0307 	and.w	r3, r3, #7
 8001596:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001598:	4b0c      	ldr	r3, [pc, #48]	; (80015cc <__NVIC_SetPriorityGrouping+0x44>)
 800159a:	68db      	ldr	r3, [r3, #12]
 800159c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800159e:	68ba      	ldr	r2, [r7, #8]
 80015a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80015a4:	4013      	ands	r3, r2
 80015a6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015ac:	68bb      	ldr	r3, [r7, #8]
 80015ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80015b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015ba:	4a04      	ldr	r2, [pc, #16]	; (80015cc <__NVIC_SetPriorityGrouping+0x44>)
 80015bc:	68bb      	ldr	r3, [r7, #8]
 80015be:	60d3      	str	r3, [r2, #12]
}
 80015c0:	bf00      	nop
 80015c2:	3714      	adds	r7, #20
 80015c4:	46bd      	mov	sp, r7
 80015c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ca:	4770      	bx	lr
 80015cc:	e000ed00 	.word	0xe000ed00

080015d0 <__NVIC_GetPriorityGrouping>:
{
 80015d0:	b480      	push	{r7}
 80015d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015d4:	4b04      	ldr	r3, [pc, #16]	; (80015e8 <__NVIC_GetPriorityGrouping+0x18>)
 80015d6:	68db      	ldr	r3, [r3, #12]
 80015d8:	0a1b      	lsrs	r3, r3, #8
 80015da:	f003 0307 	and.w	r3, r3, #7
}
 80015de:	4618      	mov	r0, r3
 80015e0:	46bd      	mov	sp, r7
 80015e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e6:	4770      	bx	lr
 80015e8:	e000ed00 	.word	0xe000ed00

080015ec <__NVIC_EnableIRQ>:
{
 80015ec:	b480      	push	{r7}
 80015ee:	b083      	sub	sp, #12
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	4603      	mov	r3, r0
 80015f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	db0b      	blt.n	8001616 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015fe:	79fb      	ldrb	r3, [r7, #7]
 8001600:	f003 021f 	and.w	r2, r3, #31
 8001604:	4907      	ldr	r1, [pc, #28]	; (8001624 <__NVIC_EnableIRQ+0x38>)
 8001606:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800160a:	095b      	lsrs	r3, r3, #5
 800160c:	2001      	movs	r0, #1
 800160e:	fa00 f202 	lsl.w	r2, r0, r2
 8001612:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001616:	bf00      	nop
 8001618:	370c      	adds	r7, #12
 800161a:	46bd      	mov	sp, r7
 800161c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001620:	4770      	bx	lr
 8001622:	bf00      	nop
 8001624:	e000e100 	.word	0xe000e100

08001628 <__NVIC_SetPriority>:
{
 8001628:	b480      	push	{r7}
 800162a:	b083      	sub	sp, #12
 800162c:	af00      	add	r7, sp, #0
 800162e:	4603      	mov	r3, r0
 8001630:	6039      	str	r1, [r7, #0]
 8001632:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001634:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001638:	2b00      	cmp	r3, #0
 800163a:	db0a      	blt.n	8001652 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	b2da      	uxtb	r2, r3
 8001640:	490c      	ldr	r1, [pc, #48]	; (8001674 <__NVIC_SetPriority+0x4c>)
 8001642:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001646:	0112      	lsls	r2, r2, #4
 8001648:	b2d2      	uxtb	r2, r2
 800164a:	440b      	add	r3, r1
 800164c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001650:	e00a      	b.n	8001668 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001652:	683b      	ldr	r3, [r7, #0]
 8001654:	b2da      	uxtb	r2, r3
 8001656:	4908      	ldr	r1, [pc, #32]	; (8001678 <__NVIC_SetPriority+0x50>)
 8001658:	79fb      	ldrb	r3, [r7, #7]
 800165a:	f003 030f 	and.w	r3, r3, #15
 800165e:	3b04      	subs	r3, #4
 8001660:	0112      	lsls	r2, r2, #4
 8001662:	b2d2      	uxtb	r2, r2
 8001664:	440b      	add	r3, r1
 8001666:	761a      	strb	r2, [r3, #24]
}
 8001668:	bf00      	nop
 800166a:	370c      	adds	r7, #12
 800166c:	46bd      	mov	sp, r7
 800166e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001672:	4770      	bx	lr
 8001674:	e000e100 	.word	0xe000e100
 8001678:	e000ed00 	.word	0xe000ed00

0800167c <NVIC_EncodePriority>:
{
 800167c:	b480      	push	{r7}
 800167e:	b089      	sub	sp, #36	; 0x24
 8001680:	af00      	add	r7, sp, #0
 8001682:	60f8      	str	r0, [r7, #12]
 8001684:	60b9      	str	r1, [r7, #8]
 8001686:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	f003 0307 	and.w	r3, r3, #7
 800168e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001690:	69fb      	ldr	r3, [r7, #28]
 8001692:	f1c3 0307 	rsb	r3, r3, #7
 8001696:	2b04      	cmp	r3, #4
 8001698:	bf28      	it	cs
 800169a:	2304      	movcs	r3, #4
 800169c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800169e:	69fb      	ldr	r3, [r7, #28]
 80016a0:	3304      	adds	r3, #4
 80016a2:	2b06      	cmp	r3, #6
 80016a4:	d902      	bls.n	80016ac <NVIC_EncodePriority+0x30>
 80016a6:	69fb      	ldr	r3, [r7, #28]
 80016a8:	3b03      	subs	r3, #3
 80016aa:	e000      	b.n	80016ae <NVIC_EncodePriority+0x32>
 80016ac:	2300      	movs	r3, #0
 80016ae:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016b0:	f04f 32ff 	mov.w	r2, #4294967295
 80016b4:	69bb      	ldr	r3, [r7, #24]
 80016b6:	fa02 f303 	lsl.w	r3, r2, r3
 80016ba:	43da      	mvns	r2, r3
 80016bc:	68bb      	ldr	r3, [r7, #8]
 80016be:	401a      	ands	r2, r3
 80016c0:	697b      	ldr	r3, [r7, #20]
 80016c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016c4:	f04f 31ff 	mov.w	r1, #4294967295
 80016c8:	697b      	ldr	r3, [r7, #20]
 80016ca:	fa01 f303 	lsl.w	r3, r1, r3
 80016ce:	43d9      	mvns	r1, r3
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016d4:	4313      	orrs	r3, r2
}
 80016d6:	4618      	mov	r0, r3
 80016d8:	3724      	adds	r7, #36	; 0x24
 80016da:	46bd      	mov	sp, r7
 80016dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e0:	4770      	bx	lr
	...

080016e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b082      	sub	sp, #8
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	3b01      	subs	r3, #1
 80016f0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80016f4:	d301      	bcc.n	80016fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016f6:	2301      	movs	r3, #1
 80016f8:	e00f      	b.n	800171a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016fa:	4a0a      	ldr	r2, [pc, #40]	; (8001724 <SysTick_Config+0x40>)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	3b01      	subs	r3, #1
 8001700:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001702:	210f      	movs	r1, #15
 8001704:	f04f 30ff 	mov.w	r0, #4294967295
 8001708:	f7ff ff8e 	bl	8001628 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800170c:	4b05      	ldr	r3, [pc, #20]	; (8001724 <SysTick_Config+0x40>)
 800170e:	2200      	movs	r2, #0
 8001710:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001712:	4b04      	ldr	r3, [pc, #16]	; (8001724 <SysTick_Config+0x40>)
 8001714:	2207      	movs	r2, #7
 8001716:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001718:	2300      	movs	r3, #0
}
 800171a:	4618      	mov	r0, r3
 800171c:	3708      	adds	r7, #8
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}
 8001722:	bf00      	nop
 8001724:	e000e010 	.word	0xe000e010

08001728 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b082      	sub	sp, #8
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001730:	6878      	ldr	r0, [r7, #4]
 8001732:	f7ff ff29 	bl	8001588 <__NVIC_SetPriorityGrouping>
}
 8001736:	bf00      	nop
 8001738:	3708      	adds	r7, #8
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}

0800173e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800173e:	b580      	push	{r7, lr}
 8001740:	b086      	sub	sp, #24
 8001742:	af00      	add	r7, sp, #0
 8001744:	4603      	mov	r3, r0
 8001746:	60b9      	str	r1, [r7, #8]
 8001748:	607a      	str	r2, [r7, #4]
 800174a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800174c:	2300      	movs	r3, #0
 800174e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001750:	f7ff ff3e 	bl	80015d0 <__NVIC_GetPriorityGrouping>
 8001754:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001756:	687a      	ldr	r2, [r7, #4]
 8001758:	68b9      	ldr	r1, [r7, #8]
 800175a:	6978      	ldr	r0, [r7, #20]
 800175c:	f7ff ff8e 	bl	800167c <NVIC_EncodePriority>
 8001760:	4602      	mov	r2, r0
 8001762:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001766:	4611      	mov	r1, r2
 8001768:	4618      	mov	r0, r3
 800176a:	f7ff ff5d 	bl	8001628 <__NVIC_SetPriority>
}
 800176e:	bf00      	nop
 8001770:	3718      	adds	r7, #24
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}

08001776 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001776:	b580      	push	{r7, lr}
 8001778:	b082      	sub	sp, #8
 800177a:	af00      	add	r7, sp, #0
 800177c:	4603      	mov	r3, r0
 800177e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001780:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001784:	4618      	mov	r0, r3
 8001786:	f7ff ff31 	bl	80015ec <__NVIC_EnableIRQ>
}
 800178a:	bf00      	nop
 800178c:	3708      	adds	r7, #8
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}

08001792 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001792:	b580      	push	{r7, lr}
 8001794:	b082      	sub	sp, #8
 8001796:	af00      	add	r7, sp, #0
 8001798:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800179a:	6878      	ldr	r0, [r7, #4]
 800179c:	f7ff ffa2 	bl	80016e4 <SysTick_Config>
 80017a0:	4603      	mov	r3, r0
}
 80017a2:	4618      	mov	r0, r3
 80017a4:	3708      	adds	r7, #8
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}
	...

080017ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017ac:	b480      	push	{r7}
 80017ae:	b087      	sub	sp, #28
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
 80017b4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80017b6:	2300      	movs	r3, #0
 80017b8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017ba:	e154      	b.n	8001a66 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	681a      	ldr	r2, [r3, #0]
 80017c0:	2101      	movs	r1, #1
 80017c2:	697b      	ldr	r3, [r7, #20]
 80017c4:	fa01 f303 	lsl.w	r3, r1, r3
 80017c8:	4013      	ands	r3, r2
 80017ca:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	f000 8146 	beq.w	8001a60 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80017d4:	683b      	ldr	r3, [r7, #0]
 80017d6:	685b      	ldr	r3, [r3, #4]
 80017d8:	f003 0303 	and.w	r3, r3, #3
 80017dc:	2b01      	cmp	r3, #1
 80017de:	d005      	beq.n	80017ec <HAL_GPIO_Init+0x40>
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	685b      	ldr	r3, [r3, #4]
 80017e4:	f003 0303 	and.w	r3, r3, #3
 80017e8:	2b02      	cmp	r3, #2
 80017ea:	d130      	bne.n	800184e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	689b      	ldr	r3, [r3, #8]
 80017f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80017f2:	697b      	ldr	r3, [r7, #20]
 80017f4:	005b      	lsls	r3, r3, #1
 80017f6:	2203      	movs	r2, #3
 80017f8:	fa02 f303 	lsl.w	r3, r2, r3
 80017fc:	43db      	mvns	r3, r3
 80017fe:	693a      	ldr	r2, [r7, #16]
 8001800:	4013      	ands	r3, r2
 8001802:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001804:	683b      	ldr	r3, [r7, #0]
 8001806:	68da      	ldr	r2, [r3, #12]
 8001808:	697b      	ldr	r3, [r7, #20]
 800180a:	005b      	lsls	r3, r3, #1
 800180c:	fa02 f303 	lsl.w	r3, r2, r3
 8001810:	693a      	ldr	r2, [r7, #16]
 8001812:	4313      	orrs	r3, r2
 8001814:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	693a      	ldr	r2, [r7, #16]
 800181a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	685b      	ldr	r3, [r3, #4]
 8001820:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001822:	2201      	movs	r2, #1
 8001824:	697b      	ldr	r3, [r7, #20]
 8001826:	fa02 f303 	lsl.w	r3, r2, r3
 800182a:	43db      	mvns	r3, r3
 800182c:	693a      	ldr	r2, [r7, #16]
 800182e:	4013      	ands	r3, r2
 8001830:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001832:	683b      	ldr	r3, [r7, #0]
 8001834:	685b      	ldr	r3, [r3, #4]
 8001836:	091b      	lsrs	r3, r3, #4
 8001838:	f003 0201 	and.w	r2, r3, #1
 800183c:	697b      	ldr	r3, [r7, #20]
 800183e:	fa02 f303 	lsl.w	r3, r2, r3
 8001842:	693a      	ldr	r2, [r7, #16]
 8001844:	4313      	orrs	r3, r2
 8001846:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	693a      	ldr	r2, [r7, #16]
 800184c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800184e:	683b      	ldr	r3, [r7, #0]
 8001850:	685b      	ldr	r3, [r3, #4]
 8001852:	f003 0303 	and.w	r3, r3, #3
 8001856:	2b03      	cmp	r3, #3
 8001858:	d017      	beq.n	800188a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	68db      	ldr	r3, [r3, #12]
 800185e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001860:	697b      	ldr	r3, [r7, #20]
 8001862:	005b      	lsls	r3, r3, #1
 8001864:	2203      	movs	r2, #3
 8001866:	fa02 f303 	lsl.w	r3, r2, r3
 800186a:	43db      	mvns	r3, r3
 800186c:	693a      	ldr	r2, [r7, #16]
 800186e:	4013      	ands	r3, r2
 8001870:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001872:	683b      	ldr	r3, [r7, #0]
 8001874:	689a      	ldr	r2, [r3, #8]
 8001876:	697b      	ldr	r3, [r7, #20]
 8001878:	005b      	lsls	r3, r3, #1
 800187a:	fa02 f303 	lsl.w	r3, r2, r3
 800187e:	693a      	ldr	r2, [r7, #16]
 8001880:	4313      	orrs	r3, r2
 8001882:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	693a      	ldr	r2, [r7, #16]
 8001888:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	685b      	ldr	r3, [r3, #4]
 800188e:	f003 0303 	and.w	r3, r3, #3
 8001892:	2b02      	cmp	r3, #2
 8001894:	d123      	bne.n	80018de <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001896:	697b      	ldr	r3, [r7, #20]
 8001898:	08da      	lsrs	r2, r3, #3
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	3208      	adds	r2, #8
 800189e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018a2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80018a4:	697b      	ldr	r3, [r7, #20]
 80018a6:	f003 0307 	and.w	r3, r3, #7
 80018aa:	009b      	lsls	r3, r3, #2
 80018ac:	220f      	movs	r2, #15
 80018ae:	fa02 f303 	lsl.w	r3, r2, r3
 80018b2:	43db      	mvns	r3, r3
 80018b4:	693a      	ldr	r2, [r7, #16]
 80018b6:	4013      	ands	r3, r2
 80018b8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	691a      	ldr	r2, [r3, #16]
 80018be:	697b      	ldr	r3, [r7, #20]
 80018c0:	f003 0307 	and.w	r3, r3, #7
 80018c4:	009b      	lsls	r3, r3, #2
 80018c6:	fa02 f303 	lsl.w	r3, r2, r3
 80018ca:	693a      	ldr	r2, [r7, #16]
 80018cc:	4313      	orrs	r3, r2
 80018ce:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80018d0:	697b      	ldr	r3, [r7, #20]
 80018d2:	08da      	lsrs	r2, r3, #3
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	3208      	adds	r2, #8
 80018d8:	6939      	ldr	r1, [r7, #16]
 80018da:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80018e4:	697b      	ldr	r3, [r7, #20]
 80018e6:	005b      	lsls	r3, r3, #1
 80018e8:	2203      	movs	r2, #3
 80018ea:	fa02 f303 	lsl.w	r3, r2, r3
 80018ee:	43db      	mvns	r3, r3
 80018f0:	693a      	ldr	r2, [r7, #16]
 80018f2:	4013      	ands	r3, r2
 80018f4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	685b      	ldr	r3, [r3, #4]
 80018fa:	f003 0203 	and.w	r2, r3, #3
 80018fe:	697b      	ldr	r3, [r7, #20]
 8001900:	005b      	lsls	r3, r3, #1
 8001902:	fa02 f303 	lsl.w	r3, r2, r3
 8001906:	693a      	ldr	r2, [r7, #16]
 8001908:	4313      	orrs	r3, r2
 800190a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	693a      	ldr	r2, [r7, #16]
 8001910:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001912:	683b      	ldr	r3, [r7, #0]
 8001914:	685b      	ldr	r3, [r3, #4]
 8001916:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800191a:	2b00      	cmp	r3, #0
 800191c:	f000 80a0 	beq.w	8001a60 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001920:	4b58      	ldr	r3, [pc, #352]	; (8001a84 <HAL_GPIO_Init+0x2d8>)
 8001922:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001924:	4a57      	ldr	r2, [pc, #348]	; (8001a84 <HAL_GPIO_Init+0x2d8>)
 8001926:	f043 0301 	orr.w	r3, r3, #1
 800192a:	6613      	str	r3, [r2, #96]	; 0x60
 800192c:	4b55      	ldr	r3, [pc, #340]	; (8001a84 <HAL_GPIO_Init+0x2d8>)
 800192e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001930:	f003 0301 	and.w	r3, r3, #1
 8001934:	60bb      	str	r3, [r7, #8]
 8001936:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001938:	4a53      	ldr	r2, [pc, #332]	; (8001a88 <HAL_GPIO_Init+0x2dc>)
 800193a:	697b      	ldr	r3, [r7, #20]
 800193c:	089b      	lsrs	r3, r3, #2
 800193e:	3302      	adds	r3, #2
 8001940:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001944:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001946:	697b      	ldr	r3, [r7, #20]
 8001948:	f003 0303 	and.w	r3, r3, #3
 800194c:	009b      	lsls	r3, r3, #2
 800194e:	220f      	movs	r2, #15
 8001950:	fa02 f303 	lsl.w	r3, r2, r3
 8001954:	43db      	mvns	r3, r3
 8001956:	693a      	ldr	r2, [r7, #16]
 8001958:	4013      	ands	r3, r2
 800195a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001962:	d019      	beq.n	8001998 <HAL_GPIO_Init+0x1ec>
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	4a49      	ldr	r2, [pc, #292]	; (8001a8c <HAL_GPIO_Init+0x2e0>)
 8001968:	4293      	cmp	r3, r2
 800196a:	d013      	beq.n	8001994 <HAL_GPIO_Init+0x1e8>
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	4a48      	ldr	r2, [pc, #288]	; (8001a90 <HAL_GPIO_Init+0x2e4>)
 8001970:	4293      	cmp	r3, r2
 8001972:	d00d      	beq.n	8001990 <HAL_GPIO_Init+0x1e4>
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	4a47      	ldr	r2, [pc, #284]	; (8001a94 <HAL_GPIO_Init+0x2e8>)
 8001978:	4293      	cmp	r3, r2
 800197a:	d007      	beq.n	800198c <HAL_GPIO_Init+0x1e0>
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	4a46      	ldr	r2, [pc, #280]	; (8001a98 <HAL_GPIO_Init+0x2ec>)
 8001980:	4293      	cmp	r3, r2
 8001982:	d101      	bne.n	8001988 <HAL_GPIO_Init+0x1dc>
 8001984:	2304      	movs	r3, #4
 8001986:	e008      	b.n	800199a <HAL_GPIO_Init+0x1ee>
 8001988:	2307      	movs	r3, #7
 800198a:	e006      	b.n	800199a <HAL_GPIO_Init+0x1ee>
 800198c:	2303      	movs	r3, #3
 800198e:	e004      	b.n	800199a <HAL_GPIO_Init+0x1ee>
 8001990:	2302      	movs	r3, #2
 8001992:	e002      	b.n	800199a <HAL_GPIO_Init+0x1ee>
 8001994:	2301      	movs	r3, #1
 8001996:	e000      	b.n	800199a <HAL_GPIO_Init+0x1ee>
 8001998:	2300      	movs	r3, #0
 800199a:	697a      	ldr	r2, [r7, #20]
 800199c:	f002 0203 	and.w	r2, r2, #3
 80019a0:	0092      	lsls	r2, r2, #2
 80019a2:	4093      	lsls	r3, r2
 80019a4:	693a      	ldr	r2, [r7, #16]
 80019a6:	4313      	orrs	r3, r2
 80019a8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80019aa:	4937      	ldr	r1, [pc, #220]	; (8001a88 <HAL_GPIO_Init+0x2dc>)
 80019ac:	697b      	ldr	r3, [r7, #20]
 80019ae:	089b      	lsrs	r3, r3, #2
 80019b0:	3302      	adds	r3, #2
 80019b2:	693a      	ldr	r2, [r7, #16]
 80019b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80019b8:	4b38      	ldr	r3, [pc, #224]	; (8001a9c <HAL_GPIO_Init+0x2f0>)
 80019ba:	689b      	ldr	r3, [r3, #8]
 80019bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	43db      	mvns	r3, r3
 80019c2:	693a      	ldr	r2, [r7, #16]
 80019c4:	4013      	ands	r3, r2
 80019c6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	685b      	ldr	r3, [r3, #4]
 80019cc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d003      	beq.n	80019dc <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80019d4:	693a      	ldr	r2, [r7, #16]
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	4313      	orrs	r3, r2
 80019da:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80019dc:	4a2f      	ldr	r2, [pc, #188]	; (8001a9c <HAL_GPIO_Init+0x2f0>)
 80019de:	693b      	ldr	r3, [r7, #16]
 80019e0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80019e2:	4b2e      	ldr	r3, [pc, #184]	; (8001a9c <HAL_GPIO_Init+0x2f0>)
 80019e4:	68db      	ldr	r3, [r3, #12]
 80019e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	43db      	mvns	r3, r3
 80019ec:	693a      	ldr	r2, [r7, #16]
 80019ee:	4013      	ands	r3, r2
 80019f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80019f2:	683b      	ldr	r3, [r7, #0]
 80019f4:	685b      	ldr	r3, [r3, #4]
 80019f6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d003      	beq.n	8001a06 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 80019fe:	693a      	ldr	r2, [r7, #16]
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	4313      	orrs	r3, r2
 8001a04:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001a06:	4a25      	ldr	r2, [pc, #148]	; (8001a9c <HAL_GPIO_Init+0x2f0>)
 8001a08:	693b      	ldr	r3, [r7, #16]
 8001a0a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001a0c:	4b23      	ldr	r3, [pc, #140]	; (8001a9c <HAL_GPIO_Init+0x2f0>)
 8001a0e:	685b      	ldr	r3, [r3, #4]
 8001a10:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	43db      	mvns	r3, r3
 8001a16:	693a      	ldr	r2, [r7, #16]
 8001a18:	4013      	ands	r3, r2
 8001a1a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	685b      	ldr	r3, [r3, #4]
 8001a20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d003      	beq.n	8001a30 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8001a28:	693a      	ldr	r2, [r7, #16]
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	4313      	orrs	r3, r2
 8001a2e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001a30:	4a1a      	ldr	r2, [pc, #104]	; (8001a9c <HAL_GPIO_Init+0x2f0>)
 8001a32:	693b      	ldr	r3, [r7, #16]
 8001a34:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001a36:	4b19      	ldr	r3, [pc, #100]	; (8001a9c <HAL_GPIO_Init+0x2f0>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	43db      	mvns	r3, r3
 8001a40:	693a      	ldr	r2, [r7, #16]
 8001a42:	4013      	ands	r3, r2
 8001a44:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	685b      	ldr	r3, [r3, #4]
 8001a4a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d003      	beq.n	8001a5a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001a52:	693a      	ldr	r2, [r7, #16]
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	4313      	orrs	r3, r2
 8001a58:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001a5a:	4a10      	ldr	r2, [pc, #64]	; (8001a9c <HAL_GPIO_Init+0x2f0>)
 8001a5c:	693b      	ldr	r3, [r7, #16]
 8001a5e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001a60:	697b      	ldr	r3, [r7, #20]
 8001a62:	3301      	adds	r3, #1
 8001a64:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	681a      	ldr	r2, [r3, #0]
 8001a6a:	697b      	ldr	r3, [r7, #20]
 8001a6c:	fa22 f303 	lsr.w	r3, r2, r3
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	f47f aea3 	bne.w	80017bc <HAL_GPIO_Init+0x10>
  }
}
 8001a76:	bf00      	nop
 8001a78:	bf00      	nop
 8001a7a:	371c      	adds	r7, #28
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a82:	4770      	bx	lr
 8001a84:	40021000 	.word	0x40021000
 8001a88:	40010000 	.word	0x40010000
 8001a8c:	48000400 	.word	0x48000400
 8001a90:	48000800 	.word	0x48000800
 8001a94:	48000c00 	.word	0x48000c00
 8001a98:	48001000 	.word	0x48001000
 8001a9c:	40010400 	.word	0x40010400

08001aa0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b083      	sub	sp, #12
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
 8001aa8:	460b      	mov	r3, r1
 8001aaa:	807b      	strh	r3, [r7, #2]
 8001aac:	4613      	mov	r3, r2
 8001aae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001ab0:	787b      	ldrb	r3, [r7, #1]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d003      	beq.n	8001abe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001ab6:	887a      	ldrh	r2, [r7, #2]
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001abc:	e002      	b.n	8001ac4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001abe:	887a      	ldrh	r2, [r7, #2]
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001ac4:	bf00      	nop
 8001ac6:	370c      	adds	r7, #12
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ace:	4770      	bx	lr

08001ad0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b082      	sub	sp, #8
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001ada:	4b08      	ldr	r3, [pc, #32]	; (8001afc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001adc:	695a      	ldr	r2, [r3, #20]
 8001ade:	88fb      	ldrh	r3, [r7, #6]
 8001ae0:	4013      	ands	r3, r2
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d006      	beq.n	8001af4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001ae6:	4a05      	ldr	r2, [pc, #20]	; (8001afc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001ae8:	88fb      	ldrh	r3, [r7, #6]
 8001aea:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001aec:	88fb      	ldrh	r3, [r7, #6]
 8001aee:	4618      	mov	r0, r3
 8001af0:	f7fe fcb0 	bl	8000454 <HAL_GPIO_EXTI_Callback>
  }
}
 8001af4:	bf00      	nop
 8001af6:	3708      	adds	r7, #8
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bd80      	pop	{r7, pc}
 8001afc:	40010400 	.word	0x40010400

08001b00 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001b00:	b480      	push	{r7}
 8001b02:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001b04:	4b04      	ldr	r3, [pc, #16]	; (8001b18 <HAL_PWREx_GetVoltageRange+0x18>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b14:	4770      	bx	lr
 8001b16:	bf00      	nop
 8001b18:	40007000 	.word	0x40007000

08001b1c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	b085      	sub	sp, #20
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001b2a:	d130      	bne.n	8001b8e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001b2c:	4b23      	ldr	r3, [pc, #140]	; (8001bbc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001b34:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001b38:	d038      	beq.n	8001bac <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b3a:	4b20      	ldr	r3, [pc, #128]	; (8001bbc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001b42:	4a1e      	ldr	r2, [pc, #120]	; (8001bbc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001b44:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001b48:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001b4a:	4b1d      	ldr	r3, [pc, #116]	; (8001bc0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	2232      	movs	r2, #50	; 0x32
 8001b50:	fb02 f303 	mul.w	r3, r2, r3
 8001b54:	4a1b      	ldr	r2, [pc, #108]	; (8001bc4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001b56:	fba2 2303 	umull	r2, r3, r2, r3
 8001b5a:	0c9b      	lsrs	r3, r3, #18
 8001b5c:	3301      	adds	r3, #1
 8001b5e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001b60:	e002      	b.n	8001b68 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	3b01      	subs	r3, #1
 8001b66:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001b68:	4b14      	ldr	r3, [pc, #80]	; (8001bbc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001b6a:	695b      	ldr	r3, [r3, #20]
 8001b6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b70:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001b74:	d102      	bne.n	8001b7c <HAL_PWREx_ControlVoltageScaling+0x60>
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d1f2      	bne.n	8001b62 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001b7c:	4b0f      	ldr	r3, [pc, #60]	; (8001bbc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001b7e:	695b      	ldr	r3, [r3, #20]
 8001b80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b84:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001b88:	d110      	bne.n	8001bac <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001b8a:	2303      	movs	r3, #3
 8001b8c:	e00f      	b.n	8001bae <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001b8e:	4b0b      	ldr	r3, [pc, #44]	; (8001bbc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001b96:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001b9a:	d007      	beq.n	8001bac <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001b9c:	4b07      	ldr	r3, [pc, #28]	; (8001bbc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001ba4:	4a05      	ldr	r2, [pc, #20]	; (8001bbc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ba6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001baa:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001bac:	2300      	movs	r3, #0
}
 8001bae:	4618      	mov	r0, r3
 8001bb0:	3714      	adds	r7, #20
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb8:	4770      	bx	lr
 8001bba:	bf00      	nop
 8001bbc:	40007000 	.word	0x40007000
 8001bc0:	20000014 	.word	0x20000014
 8001bc4:	431bde83 	.word	0x431bde83

08001bc8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b088      	sub	sp, #32
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d102      	bne.n	8001bdc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	f000 bc02 	b.w	80023e0 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001bdc:	4b96      	ldr	r3, [pc, #600]	; (8001e38 <HAL_RCC_OscConfig+0x270>)
 8001bde:	689b      	ldr	r3, [r3, #8]
 8001be0:	f003 030c 	and.w	r3, r3, #12
 8001be4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001be6:	4b94      	ldr	r3, [pc, #592]	; (8001e38 <HAL_RCC_OscConfig+0x270>)
 8001be8:	68db      	ldr	r3, [r3, #12]
 8001bea:	f003 0303 	and.w	r3, r3, #3
 8001bee:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	f003 0310 	and.w	r3, r3, #16
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	f000 80e4 	beq.w	8001dc6 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001bfe:	69bb      	ldr	r3, [r7, #24]
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d007      	beq.n	8001c14 <HAL_RCC_OscConfig+0x4c>
 8001c04:	69bb      	ldr	r3, [r7, #24]
 8001c06:	2b0c      	cmp	r3, #12
 8001c08:	f040 808b 	bne.w	8001d22 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001c0c:	697b      	ldr	r3, [r7, #20]
 8001c0e:	2b01      	cmp	r3, #1
 8001c10:	f040 8087 	bne.w	8001d22 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001c14:	4b88      	ldr	r3, [pc, #544]	; (8001e38 <HAL_RCC_OscConfig+0x270>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f003 0302 	and.w	r3, r3, #2
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d005      	beq.n	8001c2c <HAL_RCC_OscConfig+0x64>
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	699b      	ldr	r3, [r3, #24]
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d101      	bne.n	8001c2c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8001c28:	2301      	movs	r3, #1
 8001c2a:	e3d9      	b.n	80023e0 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	6a1a      	ldr	r2, [r3, #32]
 8001c30:	4b81      	ldr	r3, [pc, #516]	; (8001e38 <HAL_RCC_OscConfig+0x270>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f003 0308 	and.w	r3, r3, #8
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d004      	beq.n	8001c46 <HAL_RCC_OscConfig+0x7e>
 8001c3c:	4b7e      	ldr	r3, [pc, #504]	; (8001e38 <HAL_RCC_OscConfig+0x270>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001c44:	e005      	b.n	8001c52 <HAL_RCC_OscConfig+0x8a>
 8001c46:	4b7c      	ldr	r3, [pc, #496]	; (8001e38 <HAL_RCC_OscConfig+0x270>)
 8001c48:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001c4c:	091b      	lsrs	r3, r3, #4
 8001c4e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d223      	bcs.n	8001c9e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	6a1b      	ldr	r3, [r3, #32]
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	f000 fd54 	bl	8002708 <RCC_SetFlashLatencyFromMSIRange>
 8001c60:	4603      	mov	r3, r0
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d001      	beq.n	8001c6a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8001c66:	2301      	movs	r3, #1
 8001c68:	e3ba      	b.n	80023e0 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001c6a:	4b73      	ldr	r3, [pc, #460]	; (8001e38 <HAL_RCC_OscConfig+0x270>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	4a72      	ldr	r2, [pc, #456]	; (8001e38 <HAL_RCC_OscConfig+0x270>)
 8001c70:	f043 0308 	orr.w	r3, r3, #8
 8001c74:	6013      	str	r3, [r2, #0]
 8001c76:	4b70      	ldr	r3, [pc, #448]	; (8001e38 <HAL_RCC_OscConfig+0x270>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	6a1b      	ldr	r3, [r3, #32]
 8001c82:	496d      	ldr	r1, [pc, #436]	; (8001e38 <HAL_RCC_OscConfig+0x270>)
 8001c84:	4313      	orrs	r3, r2
 8001c86:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001c88:	4b6b      	ldr	r3, [pc, #428]	; (8001e38 <HAL_RCC_OscConfig+0x270>)
 8001c8a:	685b      	ldr	r3, [r3, #4]
 8001c8c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	69db      	ldr	r3, [r3, #28]
 8001c94:	021b      	lsls	r3, r3, #8
 8001c96:	4968      	ldr	r1, [pc, #416]	; (8001e38 <HAL_RCC_OscConfig+0x270>)
 8001c98:	4313      	orrs	r3, r2
 8001c9a:	604b      	str	r3, [r1, #4]
 8001c9c:	e025      	b.n	8001cea <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001c9e:	4b66      	ldr	r3, [pc, #408]	; (8001e38 <HAL_RCC_OscConfig+0x270>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	4a65      	ldr	r2, [pc, #404]	; (8001e38 <HAL_RCC_OscConfig+0x270>)
 8001ca4:	f043 0308 	orr.w	r3, r3, #8
 8001ca8:	6013      	str	r3, [r2, #0]
 8001caa:	4b63      	ldr	r3, [pc, #396]	; (8001e38 <HAL_RCC_OscConfig+0x270>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	6a1b      	ldr	r3, [r3, #32]
 8001cb6:	4960      	ldr	r1, [pc, #384]	; (8001e38 <HAL_RCC_OscConfig+0x270>)
 8001cb8:	4313      	orrs	r3, r2
 8001cba:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001cbc:	4b5e      	ldr	r3, [pc, #376]	; (8001e38 <HAL_RCC_OscConfig+0x270>)
 8001cbe:	685b      	ldr	r3, [r3, #4]
 8001cc0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	69db      	ldr	r3, [r3, #28]
 8001cc8:	021b      	lsls	r3, r3, #8
 8001cca:	495b      	ldr	r1, [pc, #364]	; (8001e38 <HAL_RCC_OscConfig+0x270>)
 8001ccc:	4313      	orrs	r3, r2
 8001cce:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001cd0:	69bb      	ldr	r3, [r7, #24]
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d109      	bne.n	8001cea <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	6a1b      	ldr	r3, [r3, #32]
 8001cda:	4618      	mov	r0, r3
 8001cdc:	f000 fd14 	bl	8002708 <RCC_SetFlashLatencyFromMSIRange>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d001      	beq.n	8001cea <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	e37a      	b.n	80023e0 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001cea:	f000 fc81 	bl	80025f0 <HAL_RCC_GetSysClockFreq>
 8001cee:	4602      	mov	r2, r0
 8001cf0:	4b51      	ldr	r3, [pc, #324]	; (8001e38 <HAL_RCC_OscConfig+0x270>)
 8001cf2:	689b      	ldr	r3, [r3, #8]
 8001cf4:	091b      	lsrs	r3, r3, #4
 8001cf6:	f003 030f 	and.w	r3, r3, #15
 8001cfa:	4950      	ldr	r1, [pc, #320]	; (8001e3c <HAL_RCC_OscConfig+0x274>)
 8001cfc:	5ccb      	ldrb	r3, [r1, r3]
 8001cfe:	f003 031f 	and.w	r3, r3, #31
 8001d02:	fa22 f303 	lsr.w	r3, r2, r3
 8001d06:	4a4e      	ldr	r2, [pc, #312]	; (8001e40 <HAL_RCC_OscConfig+0x278>)
 8001d08:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001d0a:	4b4e      	ldr	r3, [pc, #312]	; (8001e44 <HAL_RCC_OscConfig+0x27c>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	4618      	mov	r0, r3
 8001d10:	f7ff fbba 	bl	8001488 <HAL_InitTick>
 8001d14:	4603      	mov	r3, r0
 8001d16:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001d18:	7bfb      	ldrb	r3, [r7, #15]
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d052      	beq.n	8001dc4 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8001d1e:	7bfb      	ldrb	r3, [r7, #15]
 8001d20:	e35e      	b.n	80023e0 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	699b      	ldr	r3, [r3, #24]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d032      	beq.n	8001d90 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001d2a:	4b43      	ldr	r3, [pc, #268]	; (8001e38 <HAL_RCC_OscConfig+0x270>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	4a42      	ldr	r2, [pc, #264]	; (8001e38 <HAL_RCC_OscConfig+0x270>)
 8001d30:	f043 0301 	orr.w	r3, r3, #1
 8001d34:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001d36:	f7ff fbf7 	bl	8001528 <HAL_GetTick>
 8001d3a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001d3c:	e008      	b.n	8001d50 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001d3e:	f7ff fbf3 	bl	8001528 <HAL_GetTick>
 8001d42:	4602      	mov	r2, r0
 8001d44:	693b      	ldr	r3, [r7, #16]
 8001d46:	1ad3      	subs	r3, r2, r3
 8001d48:	2b02      	cmp	r3, #2
 8001d4a:	d901      	bls.n	8001d50 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8001d4c:	2303      	movs	r3, #3
 8001d4e:	e347      	b.n	80023e0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001d50:	4b39      	ldr	r3, [pc, #228]	; (8001e38 <HAL_RCC_OscConfig+0x270>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f003 0302 	and.w	r3, r3, #2
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d0f0      	beq.n	8001d3e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001d5c:	4b36      	ldr	r3, [pc, #216]	; (8001e38 <HAL_RCC_OscConfig+0x270>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4a35      	ldr	r2, [pc, #212]	; (8001e38 <HAL_RCC_OscConfig+0x270>)
 8001d62:	f043 0308 	orr.w	r3, r3, #8
 8001d66:	6013      	str	r3, [r2, #0]
 8001d68:	4b33      	ldr	r3, [pc, #204]	; (8001e38 <HAL_RCC_OscConfig+0x270>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	6a1b      	ldr	r3, [r3, #32]
 8001d74:	4930      	ldr	r1, [pc, #192]	; (8001e38 <HAL_RCC_OscConfig+0x270>)
 8001d76:	4313      	orrs	r3, r2
 8001d78:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001d7a:	4b2f      	ldr	r3, [pc, #188]	; (8001e38 <HAL_RCC_OscConfig+0x270>)
 8001d7c:	685b      	ldr	r3, [r3, #4]
 8001d7e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	69db      	ldr	r3, [r3, #28]
 8001d86:	021b      	lsls	r3, r3, #8
 8001d88:	492b      	ldr	r1, [pc, #172]	; (8001e38 <HAL_RCC_OscConfig+0x270>)
 8001d8a:	4313      	orrs	r3, r2
 8001d8c:	604b      	str	r3, [r1, #4]
 8001d8e:	e01a      	b.n	8001dc6 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001d90:	4b29      	ldr	r3, [pc, #164]	; (8001e38 <HAL_RCC_OscConfig+0x270>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4a28      	ldr	r2, [pc, #160]	; (8001e38 <HAL_RCC_OscConfig+0x270>)
 8001d96:	f023 0301 	bic.w	r3, r3, #1
 8001d9a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001d9c:	f7ff fbc4 	bl	8001528 <HAL_GetTick>
 8001da0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001da2:	e008      	b.n	8001db6 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001da4:	f7ff fbc0 	bl	8001528 <HAL_GetTick>
 8001da8:	4602      	mov	r2, r0
 8001daa:	693b      	ldr	r3, [r7, #16]
 8001dac:	1ad3      	subs	r3, r2, r3
 8001dae:	2b02      	cmp	r3, #2
 8001db0:	d901      	bls.n	8001db6 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8001db2:	2303      	movs	r3, #3
 8001db4:	e314      	b.n	80023e0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001db6:	4b20      	ldr	r3, [pc, #128]	; (8001e38 <HAL_RCC_OscConfig+0x270>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f003 0302 	and.w	r3, r3, #2
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d1f0      	bne.n	8001da4 <HAL_RCC_OscConfig+0x1dc>
 8001dc2:	e000      	b.n	8001dc6 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001dc4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f003 0301 	and.w	r3, r3, #1
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d073      	beq.n	8001eba <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001dd2:	69bb      	ldr	r3, [r7, #24]
 8001dd4:	2b08      	cmp	r3, #8
 8001dd6:	d005      	beq.n	8001de4 <HAL_RCC_OscConfig+0x21c>
 8001dd8:	69bb      	ldr	r3, [r7, #24]
 8001dda:	2b0c      	cmp	r3, #12
 8001ddc:	d10e      	bne.n	8001dfc <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001dde:	697b      	ldr	r3, [r7, #20]
 8001de0:	2b03      	cmp	r3, #3
 8001de2:	d10b      	bne.n	8001dfc <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001de4:	4b14      	ldr	r3, [pc, #80]	; (8001e38 <HAL_RCC_OscConfig+0x270>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d063      	beq.n	8001eb8 <HAL_RCC_OscConfig+0x2f0>
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d15f      	bne.n	8001eb8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001df8:	2301      	movs	r3, #1
 8001dfa:	e2f1      	b.n	80023e0 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	685b      	ldr	r3, [r3, #4]
 8001e00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e04:	d106      	bne.n	8001e14 <HAL_RCC_OscConfig+0x24c>
 8001e06:	4b0c      	ldr	r3, [pc, #48]	; (8001e38 <HAL_RCC_OscConfig+0x270>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4a0b      	ldr	r2, [pc, #44]	; (8001e38 <HAL_RCC_OscConfig+0x270>)
 8001e0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e10:	6013      	str	r3, [r2, #0]
 8001e12:	e025      	b.n	8001e60 <HAL_RCC_OscConfig+0x298>
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001e1c:	d114      	bne.n	8001e48 <HAL_RCC_OscConfig+0x280>
 8001e1e:	4b06      	ldr	r3, [pc, #24]	; (8001e38 <HAL_RCC_OscConfig+0x270>)
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	4a05      	ldr	r2, [pc, #20]	; (8001e38 <HAL_RCC_OscConfig+0x270>)
 8001e24:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e28:	6013      	str	r3, [r2, #0]
 8001e2a:	4b03      	ldr	r3, [pc, #12]	; (8001e38 <HAL_RCC_OscConfig+0x270>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4a02      	ldr	r2, [pc, #8]	; (8001e38 <HAL_RCC_OscConfig+0x270>)
 8001e30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e34:	6013      	str	r3, [r2, #0]
 8001e36:	e013      	b.n	8001e60 <HAL_RCC_OscConfig+0x298>
 8001e38:	40021000 	.word	0x40021000
 8001e3c:	08003678 	.word	0x08003678
 8001e40:	20000014 	.word	0x20000014
 8001e44:	20000018 	.word	0x20000018
 8001e48:	4ba0      	ldr	r3, [pc, #640]	; (80020cc <HAL_RCC_OscConfig+0x504>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	4a9f      	ldr	r2, [pc, #636]	; (80020cc <HAL_RCC_OscConfig+0x504>)
 8001e4e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e52:	6013      	str	r3, [r2, #0]
 8001e54:	4b9d      	ldr	r3, [pc, #628]	; (80020cc <HAL_RCC_OscConfig+0x504>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	4a9c      	ldr	r2, [pc, #624]	; (80020cc <HAL_RCC_OscConfig+0x504>)
 8001e5a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e5e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	685b      	ldr	r3, [r3, #4]
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d013      	beq.n	8001e90 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e68:	f7ff fb5e 	bl	8001528 <HAL_GetTick>
 8001e6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001e6e:	e008      	b.n	8001e82 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e70:	f7ff fb5a 	bl	8001528 <HAL_GetTick>
 8001e74:	4602      	mov	r2, r0
 8001e76:	693b      	ldr	r3, [r7, #16]
 8001e78:	1ad3      	subs	r3, r2, r3
 8001e7a:	2b64      	cmp	r3, #100	; 0x64
 8001e7c:	d901      	bls.n	8001e82 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001e7e:	2303      	movs	r3, #3
 8001e80:	e2ae      	b.n	80023e0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001e82:	4b92      	ldr	r3, [pc, #584]	; (80020cc <HAL_RCC_OscConfig+0x504>)
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d0f0      	beq.n	8001e70 <HAL_RCC_OscConfig+0x2a8>
 8001e8e:	e014      	b.n	8001eba <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e90:	f7ff fb4a 	bl	8001528 <HAL_GetTick>
 8001e94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001e96:	e008      	b.n	8001eaa <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e98:	f7ff fb46 	bl	8001528 <HAL_GetTick>
 8001e9c:	4602      	mov	r2, r0
 8001e9e:	693b      	ldr	r3, [r7, #16]
 8001ea0:	1ad3      	subs	r3, r2, r3
 8001ea2:	2b64      	cmp	r3, #100	; 0x64
 8001ea4:	d901      	bls.n	8001eaa <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001ea6:	2303      	movs	r3, #3
 8001ea8:	e29a      	b.n	80023e0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001eaa:	4b88      	ldr	r3, [pc, #544]	; (80020cc <HAL_RCC_OscConfig+0x504>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d1f0      	bne.n	8001e98 <HAL_RCC_OscConfig+0x2d0>
 8001eb6:	e000      	b.n	8001eba <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001eb8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f003 0302 	and.w	r3, r3, #2
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d060      	beq.n	8001f88 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001ec6:	69bb      	ldr	r3, [r7, #24]
 8001ec8:	2b04      	cmp	r3, #4
 8001eca:	d005      	beq.n	8001ed8 <HAL_RCC_OscConfig+0x310>
 8001ecc:	69bb      	ldr	r3, [r7, #24]
 8001ece:	2b0c      	cmp	r3, #12
 8001ed0:	d119      	bne.n	8001f06 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001ed2:	697b      	ldr	r3, [r7, #20]
 8001ed4:	2b02      	cmp	r3, #2
 8001ed6:	d116      	bne.n	8001f06 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001ed8:	4b7c      	ldr	r3, [pc, #496]	; (80020cc <HAL_RCC_OscConfig+0x504>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d005      	beq.n	8001ef0 <HAL_RCC_OscConfig+0x328>
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	68db      	ldr	r3, [r3, #12]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d101      	bne.n	8001ef0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001eec:	2301      	movs	r3, #1
 8001eee:	e277      	b.n	80023e0 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ef0:	4b76      	ldr	r3, [pc, #472]	; (80020cc <HAL_RCC_OscConfig+0x504>)
 8001ef2:	685b      	ldr	r3, [r3, #4]
 8001ef4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	691b      	ldr	r3, [r3, #16]
 8001efc:	061b      	lsls	r3, r3, #24
 8001efe:	4973      	ldr	r1, [pc, #460]	; (80020cc <HAL_RCC_OscConfig+0x504>)
 8001f00:	4313      	orrs	r3, r2
 8001f02:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001f04:	e040      	b.n	8001f88 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	68db      	ldr	r3, [r3, #12]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d023      	beq.n	8001f56 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f0e:	4b6f      	ldr	r3, [pc, #444]	; (80020cc <HAL_RCC_OscConfig+0x504>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	4a6e      	ldr	r2, [pc, #440]	; (80020cc <HAL_RCC_OscConfig+0x504>)
 8001f14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f18:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f1a:	f7ff fb05 	bl	8001528 <HAL_GetTick>
 8001f1e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001f20:	e008      	b.n	8001f34 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f22:	f7ff fb01 	bl	8001528 <HAL_GetTick>
 8001f26:	4602      	mov	r2, r0
 8001f28:	693b      	ldr	r3, [r7, #16]
 8001f2a:	1ad3      	subs	r3, r2, r3
 8001f2c:	2b02      	cmp	r3, #2
 8001f2e:	d901      	bls.n	8001f34 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001f30:	2303      	movs	r3, #3
 8001f32:	e255      	b.n	80023e0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001f34:	4b65      	ldr	r3, [pc, #404]	; (80020cc <HAL_RCC_OscConfig+0x504>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d0f0      	beq.n	8001f22 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f40:	4b62      	ldr	r3, [pc, #392]	; (80020cc <HAL_RCC_OscConfig+0x504>)
 8001f42:	685b      	ldr	r3, [r3, #4]
 8001f44:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	691b      	ldr	r3, [r3, #16]
 8001f4c:	061b      	lsls	r3, r3, #24
 8001f4e:	495f      	ldr	r1, [pc, #380]	; (80020cc <HAL_RCC_OscConfig+0x504>)
 8001f50:	4313      	orrs	r3, r2
 8001f52:	604b      	str	r3, [r1, #4]
 8001f54:	e018      	b.n	8001f88 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f56:	4b5d      	ldr	r3, [pc, #372]	; (80020cc <HAL_RCC_OscConfig+0x504>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	4a5c      	ldr	r2, [pc, #368]	; (80020cc <HAL_RCC_OscConfig+0x504>)
 8001f5c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001f60:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f62:	f7ff fae1 	bl	8001528 <HAL_GetTick>
 8001f66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001f68:	e008      	b.n	8001f7c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f6a:	f7ff fadd 	bl	8001528 <HAL_GetTick>
 8001f6e:	4602      	mov	r2, r0
 8001f70:	693b      	ldr	r3, [r7, #16]
 8001f72:	1ad3      	subs	r3, r2, r3
 8001f74:	2b02      	cmp	r3, #2
 8001f76:	d901      	bls.n	8001f7c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001f78:	2303      	movs	r3, #3
 8001f7a:	e231      	b.n	80023e0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001f7c:	4b53      	ldr	r3, [pc, #332]	; (80020cc <HAL_RCC_OscConfig+0x504>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d1f0      	bne.n	8001f6a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f003 0308 	and.w	r3, r3, #8
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d03c      	beq.n	800200e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	695b      	ldr	r3, [r3, #20]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d01c      	beq.n	8001fd6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f9c:	4b4b      	ldr	r3, [pc, #300]	; (80020cc <HAL_RCC_OscConfig+0x504>)
 8001f9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001fa2:	4a4a      	ldr	r2, [pc, #296]	; (80020cc <HAL_RCC_OscConfig+0x504>)
 8001fa4:	f043 0301 	orr.w	r3, r3, #1
 8001fa8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fac:	f7ff fabc 	bl	8001528 <HAL_GetTick>
 8001fb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001fb2:	e008      	b.n	8001fc6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001fb4:	f7ff fab8 	bl	8001528 <HAL_GetTick>
 8001fb8:	4602      	mov	r2, r0
 8001fba:	693b      	ldr	r3, [r7, #16]
 8001fbc:	1ad3      	subs	r3, r2, r3
 8001fbe:	2b02      	cmp	r3, #2
 8001fc0:	d901      	bls.n	8001fc6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001fc2:	2303      	movs	r3, #3
 8001fc4:	e20c      	b.n	80023e0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001fc6:	4b41      	ldr	r3, [pc, #260]	; (80020cc <HAL_RCC_OscConfig+0x504>)
 8001fc8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001fcc:	f003 0302 	and.w	r3, r3, #2
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d0ef      	beq.n	8001fb4 <HAL_RCC_OscConfig+0x3ec>
 8001fd4:	e01b      	b.n	800200e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001fd6:	4b3d      	ldr	r3, [pc, #244]	; (80020cc <HAL_RCC_OscConfig+0x504>)
 8001fd8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001fdc:	4a3b      	ldr	r2, [pc, #236]	; (80020cc <HAL_RCC_OscConfig+0x504>)
 8001fde:	f023 0301 	bic.w	r3, r3, #1
 8001fe2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fe6:	f7ff fa9f 	bl	8001528 <HAL_GetTick>
 8001fea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001fec:	e008      	b.n	8002000 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001fee:	f7ff fa9b 	bl	8001528 <HAL_GetTick>
 8001ff2:	4602      	mov	r2, r0
 8001ff4:	693b      	ldr	r3, [r7, #16]
 8001ff6:	1ad3      	subs	r3, r2, r3
 8001ff8:	2b02      	cmp	r3, #2
 8001ffa:	d901      	bls.n	8002000 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001ffc:	2303      	movs	r3, #3
 8001ffe:	e1ef      	b.n	80023e0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002000:	4b32      	ldr	r3, [pc, #200]	; (80020cc <HAL_RCC_OscConfig+0x504>)
 8002002:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002006:	f003 0302 	and.w	r3, r3, #2
 800200a:	2b00      	cmp	r3, #0
 800200c:	d1ef      	bne.n	8001fee <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f003 0304 	and.w	r3, r3, #4
 8002016:	2b00      	cmp	r3, #0
 8002018:	f000 80a6 	beq.w	8002168 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800201c:	2300      	movs	r3, #0
 800201e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002020:	4b2a      	ldr	r3, [pc, #168]	; (80020cc <HAL_RCC_OscConfig+0x504>)
 8002022:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002024:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002028:	2b00      	cmp	r3, #0
 800202a:	d10d      	bne.n	8002048 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800202c:	4b27      	ldr	r3, [pc, #156]	; (80020cc <HAL_RCC_OscConfig+0x504>)
 800202e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002030:	4a26      	ldr	r2, [pc, #152]	; (80020cc <HAL_RCC_OscConfig+0x504>)
 8002032:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002036:	6593      	str	r3, [r2, #88]	; 0x58
 8002038:	4b24      	ldr	r3, [pc, #144]	; (80020cc <HAL_RCC_OscConfig+0x504>)
 800203a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800203c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002040:	60bb      	str	r3, [r7, #8]
 8002042:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002044:	2301      	movs	r3, #1
 8002046:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002048:	4b21      	ldr	r3, [pc, #132]	; (80020d0 <HAL_RCC_OscConfig+0x508>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002050:	2b00      	cmp	r3, #0
 8002052:	d118      	bne.n	8002086 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002054:	4b1e      	ldr	r3, [pc, #120]	; (80020d0 <HAL_RCC_OscConfig+0x508>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	4a1d      	ldr	r2, [pc, #116]	; (80020d0 <HAL_RCC_OscConfig+0x508>)
 800205a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800205e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002060:	f7ff fa62 	bl	8001528 <HAL_GetTick>
 8002064:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002066:	e008      	b.n	800207a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002068:	f7ff fa5e 	bl	8001528 <HAL_GetTick>
 800206c:	4602      	mov	r2, r0
 800206e:	693b      	ldr	r3, [r7, #16]
 8002070:	1ad3      	subs	r3, r2, r3
 8002072:	2b02      	cmp	r3, #2
 8002074:	d901      	bls.n	800207a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002076:	2303      	movs	r3, #3
 8002078:	e1b2      	b.n	80023e0 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800207a:	4b15      	ldr	r3, [pc, #84]	; (80020d0 <HAL_RCC_OscConfig+0x508>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002082:	2b00      	cmp	r3, #0
 8002084:	d0f0      	beq.n	8002068 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	689b      	ldr	r3, [r3, #8]
 800208a:	2b01      	cmp	r3, #1
 800208c:	d108      	bne.n	80020a0 <HAL_RCC_OscConfig+0x4d8>
 800208e:	4b0f      	ldr	r3, [pc, #60]	; (80020cc <HAL_RCC_OscConfig+0x504>)
 8002090:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002094:	4a0d      	ldr	r2, [pc, #52]	; (80020cc <HAL_RCC_OscConfig+0x504>)
 8002096:	f043 0301 	orr.w	r3, r3, #1
 800209a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800209e:	e029      	b.n	80020f4 <HAL_RCC_OscConfig+0x52c>
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	689b      	ldr	r3, [r3, #8]
 80020a4:	2b05      	cmp	r3, #5
 80020a6:	d115      	bne.n	80020d4 <HAL_RCC_OscConfig+0x50c>
 80020a8:	4b08      	ldr	r3, [pc, #32]	; (80020cc <HAL_RCC_OscConfig+0x504>)
 80020aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020ae:	4a07      	ldr	r2, [pc, #28]	; (80020cc <HAL_RCC_OscConfig+0x504>)
 80020b0:	f043 0304 	orr.w	r3, r3, #4
 80020b4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80020b8:	4b04      	ldr	r3, [pc, #16]	; (80020cc <HAL_RCC_OscConfig+0x504>)
 80020ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020be:	4a03      	ldr	r2, [pc, #12]	; (80020cc <HAL_RCC_OscConfig+0x504>)
 80020c0:	f043 0301 	orr.w	r3, r3, #1
 80020c4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80020c8:	e014      	b.n	80020f4 <HAL_RCC_OscConfig+0x52c>
 80020ca:	bf00      	nop
 80020cc:	40021000 	.word	0x40021000
 80020d0:	40007000 	.word	0x40007000
 80020d4:	4b9a      	ldr	r3, [pc, #616]	; (8002340 <HAL_RCC_OscConfig+0x778>)
 80020d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020da:	4a99      	ldr	r2, [pc, #612]	; (8002340 <HAL_RCC_OscConfig+0x778>)
 80020dc:	f023 0301 	bic.w	r3, r3, #1
 80020e0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80020e4:	4b96      	ldr	r3, [pc, #600]	; (8002340 <HAL_RCC_OscConfig+0x778>)
 80020e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020ea:	4a95      	ldr	r2, [pc, #596]	; (8002340 <HAL_RCC_OscConfig+0x778>)
 80020ec:	f023 0304 	bic.w	r3, r3, #4
 80020f0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	689b      	ldr	r3, [r3, #8]
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d016      	beq.n	800212a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020fc:	f7ff fa14 	bl	8001528 <HAL_GetTick>
 8002100:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002102:	e00a      	b.n	800211a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002104:	f7ff fa10 	bl	8001528 <HAL_GetTick>
 8002108:	4602      	mov	r2, r0
 800210a:	693b      	ldr	r3, [r7, #16]
 800210c:	1ad3      	subs	r3, r2, r3
 800210e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002112:	4293      	cmp	r3, r2
 8002114:	d901      	bls.n	800211a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002116:	2303      	movs	r3, #3
 8002118:	e162      	b.n	80023e0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800211a:	4b89      	ldr	r3, [pc, #548]	; (8002340 <HAL_RCC_OscConfig+0x778>)
 800211c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002120:	f003 0302 	and.w	r3, r3, #2
 8002124:	2b00      	cmp	r3, #0
 8002126:	d0ed      	beq.n	8002104 <HAL_RCC_OscConfig+0x53c>
 8002128:	e015      	b.n	8002156 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800212a:	f7ff f9fd 	bl	8001528 <HAL_GetTick>
 800212e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002130:	e00a      	b.n	8002148 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002132:	f7ff f9f9 	bl	8001528 <HAL_GetTick>
 8002136:	4602      	mov	r2, r0
 8002138:	693b      	ldr	r3, [r7, #16]
 800213a:	1ad3      	subs	r3, r2, r3
 800213c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002140:	4293      	cmp	r3, r2
 8002142:	d901      	bls.n	8002148 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002144:	2303      	movs	r3, #3
 8002146:	e14b      	b.n	80023e0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002148:	4b7d      	ldr	r3, [pc, #500]	; (8002340 <HAL_RCC_OscConfig+0x778>)
 800214a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800214e:	f003 0302 	and.w	r3, r3, #2
 8002152:	2b00      	cmp	r3, #0
 8002154:	d1ed      	bne.n	8002132 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002156:	7ffb      	ldrb	r3, [r7, #31]
 8002158:	2b01      	cmp	r3, #1
 800215a:	d105      	bne.n	8002168 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800215c:	4b78      	ldr	r3, [pc, #480]	; (8002340 <HAL_RCC_OscConfig+0x778>)
 800215e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002160:	4a77      	ldr	r2, [pc, #476]	; (8002340 <HAL_RCC_OscConfig+0x778>)
 8002162:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002166:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f003 0320 	and.w	r3, r3, #32
 8002170:	2b00      	cmp	r3, #0
 8002172:	d03c      	beq.n	80021ee <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002178:	2b00      	cmp	r3, #0
 800217a:	d01c      	beq.n	80021b6 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800217c:	4b70      	ldr	r3, [pc, #448]	; (8002340 <HAL_RCC_OscConfig+0x778>)
 800217e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002182:	4a6f      	ldr	r2, [pc, #444]	; (8002340 <HAL_RCC_OscConfig+0x778>)
 8002184:	f043 0301 	orr.w	r3, r3, #1
 8002188:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800218c:	f7ff f9cc 	bl	8001528 <HAL_GetTick>
 8002190:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002192:	e008      	b.n	80021a6 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002194:	f7ff f9c8 	bl	8001528 <HAL_GetTick>
 8002198:	4602      	mov	r2, r0
 800219a:	693b      	ldr	r3, [r7, #16]
 800219c:	1ad3      	subs	r3, r2, r3
 800219e:	2b02      	cmp	r3, #2
 80021a0:	d901      	bls.n	80021a6 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80021a2:	2303      	movs	r3, #3
 80021a4:	e11c      	b.n	80023e0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80021a6:	4b66      	ldr	r3, [pc, #408]	; (8002340 <HAL_RCC_OscConfig+0x778>)
 80021a8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80021ac:	f003 0302 	and.w	r3, r3, #2
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d0ef      	beq.n	8002194 <HAL_RCC_OscConfig+0x5cc>
 80021b4:	e01b      	b.n	80021ee <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80021b6:	4b62      	ldr	r3, [pc, #392]	; (8002340 <HAL_RCC_OscConfig+0x778>)
 80021b8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80021bc:	4a60      	ldr	r2, [pc, #384]	; (8002340 <HAL_RCC_OscConfig+0x778>)
 80021be:	f023 0301 	bic.w	r3, r3, #1
 80021c2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021c6:	f7ff f9af 	bl	8001528 <HAL_GetTick>
 80021ca:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80021cc:	e008      	b.n	80021e0 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80021ce:	f7ff f9ab 	bl	8001528 <HAL_GetTick>
 80021d2:	4602      	mov	r2, r0
 80021d4:	693b      	ldr	r3, [r7, #16]
 80021d6:	1ad3      	subs	r3, r2, r3
 80021d8:	2b02      	cmp	r3, #2
 80021da:	d901      	bls.n	80021e0 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80021dc:	2303      	movs	r3, #3
 80021de:	e0ff      	b.n	80023e0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80021e0:	4b57      	ldr	r3, [pc, #348]	; (8002340 <HAL_RCC_OscConfig+0x778>)
 80021e2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80021e6:	f003 0302 	and.w	r3, r3, #2
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d1ef      	bne.n	80021ce <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	f000 80f3 	beq.w	80023de <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021fc:	2b02      	cmp	r3, #2
 80021fe:	f040 80c9 	bne.w	8002394 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002202:	4b4f      	ldr	r3, [pc, #316]	; (8002340 <HAL_RCC_OscConfig+0x778>)
 8002204:	68db      	ldr	r3, [r3, #12]
 8002206:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002208:	697b      	ldr	r3, [r7, #20]
 800220a:	f003 0203 	and.w	r2, r3, #3
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002212:	429a      	cmp	r2, r3
 8002214:	d12c      	bne.n	8002270 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002216:	697b      	ldr	r3, [r7, #20]
 8002218:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002220:	3b01      	subs	r3, #1
 8002222:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002224:	429a      	cmp	r2, r3
 8002226:	d123      	bne.n	8002270 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002228:	697b      	ldr	r3, [r7, #20]
 800222a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002232:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002234:	429a      	cmp	r2, r3
 8002236:	d11b      	bne.n	8002270 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002238:	697b      	ldr	r3, [r7, #20]
 800223a:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002242:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002244:	429a      	cmp	r2, r3
 8002246:	d113      	bne.n	8002270 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002248:	697b      	ldr	r3, [r7, #20]
 800224a:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002252:	085b      	lsrs	r3, r3, #1
 8002254:	3b01      	subs	r3, #1
 8002256:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002258:	429a      	cmp	r2, r3
 800225a:	d109      	bne.n	8002270 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800225c:	697b      	ldr	r3, [r7, #20]
 800225e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002266:	085b      	lsrs	r3, r3, #1
 8002268:	3b01      	subs	r3, #1
 800226a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800226c:	429a      	cmp	r2, r3
 800226e:	d06b      	beq.n	8002348 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002270:	69bb      	ldr	r3, [r7, #24]
 8002272:	2b0c      	cmp	r3, #12
 8002274:	d062      	beq.n	800233c <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002276:	4b32      	ldr	r3, [pc, #200]	; (8002340 <HAL_RCC_OscConfig+0x778>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800227e:	2b00      	cmp	r3, #0
 8002280:	d001      	beq.n	8002286 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8002282:	2301      	movs	r3, #1
 8002284:	e0ac      	b.n	80023e0 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002286:	4b2e      	ldr	r3, [pc, #184]	; (8002340 <HAL_RCC_OscConfig+0x778>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	4a2d      	ldr	r2, [pc, #180]	; (8002340 <HAL_RCC_OscConfig+0x778>)
 800228c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002290:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002292:	f7ff f949 	bl	8001528 <HAL_GetTick>
 8002296:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002298:	e008      	b.n	80022ac <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800229a:	f7ff f945 	bl	8001528 <HAL_GetTick>
 800229e:	4602      	mov	r2, r0
 80022a0:	693b      	ldr	r3, [r7, #16]
 80022a2:	1ad3      	subs	r3, r2, r3
 80022a4:	2b02      	cmp	r3, #2
 80022a6:	d901      	bls.n	80022ac <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 80022a8:	2303      	movs	r3, #3
 80022aa:	e099      	b.n	80023e0 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80022ac:	4b24      	ldr	r3, [pc, #144]	; (8002340 <HAL_RCC_OscConfig+0x778>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d1f0      	bne.n	800229a <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80022b8:	4b21      	ldr	r3, [pc, #132]	; (8002340 <HAL_RCC_OscConfig+0x778>)
 80022ba:	68da      	ldr	r2, [r3, #12]
 80022bc:	4b21      	ldr	r3, [pc, #132]	; (8002344 <HAL_RCC_OscConfig+0x77c>)
 80022be:	4013      	ands	r3, r2
 80022c0:	687a      	ldr	r2, [r7, #4]
 80022c2:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80022c4:	687a      	ldr	r2, [r7, #4]
 80022c6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80022c8:	3a01      	subs	r2, #1
 80022ca:	0112      	lsls	r2, r2, #4
 80022cc:	4311      	orrs	r1, r2
 80022ce:	687a      	ldr	r2, [r7, #4]
 80022d0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80022d2:	0212      	lsls	r2, r2, #8
 80022d4:	4311      	orrs	r1, r2
 80022d6:	687a      	ldr	r2, [r7, #4]
 80022d8:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80022da:	0852      	lsrs	r2, r2, #1
 80022dc:	3a01      	subs	r2, #1
 80022de:	0552      	lsls	r2, r2, #21
 80022e0:	4311      	orrs	r1, r2
 80022e2:	687a      	ldr	r2, [r7, #4]
 80022e4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80022e6:	0852      	lsrs	r2, r2, #1
 80022e8:	3a01      	subs	r2, #1
 80022ea:	0652      	lsls	r2, r2, #25
 80022ec:	4311      	orrs	r1, r2
 80022ee:	687a      	ldr	r2, [r7, #4]
 80022f0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80022f2:	06d2      	lsls	r2, r2, #27
 80022f4:	430a      	orrs	r2, r1
 80022f6:	4912      	ldr	r1, [pc, #72]	; (8002340 <HAL_RCC_OscConfig+0x778>)
 80022f8:	4313      	orrs	r3, r2
 80022fa:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80022fc:	4b10      	ldr	r3, [pc, #64]	; (8002340 <HAL_RCC_OscConfig+0x778>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4a0f      	ldr	r2, [pc, #60]	; (8002340 <HAL_RCC_OscConfig+0x778>)
 8002302:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002306:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002308:	4b0d      	ldr	r3, [pc, #52]	; (8002340 <HAL_RCC_OscConfig+0x778>)
 800230a:	68db      	ldr	r3, [r3, #12]
 800230c:	4a0c      	ldr	r2, [pc, #48]	; (8002340 <HAL_RCC_OscConfig+0x778>)
 800230e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002312:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002314:	f7ff f908 	bl	8001528 <HAL_GetTick>
 8002318:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800231a:	e008      	b.n	800232e <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800231c:	f7ff f904 	bl	8001528 <HAL_GetTick>
 8002320:	4602      	mov	r2, r0
 8002322:	693b      	ldr	r3, [r7, #16]
 8002324:	1ad3      	subs	r3, r2, r3
 8002326:	2b02      	cmp	r3, #2
 8002328:	d901      	bls.n	800232e <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800232a:	2303      	movs	r3, #3
 800232c:	e058      	b.n	80023e0 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800232e:	4b04      	ldr	r3, [pc, #16]	; (8002340 <HAL_RCC_OscConfig+0x778>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002336:	2b00      	cmp	r3, #0
 8002338:	d0f0      	beq.n	800231c <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800233a:	e050      	b.n	80023de <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800233c:	2301      	movs	r3, #1
 800233e:	e04f      	b.n	80023e0 <HAL_RCC_OscConfig+0x818>
 8002340:	40021000 	.word	0x40021000
 8002344:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002348:	4b27      	ldr	r3, [pc, #156]	; (80023e8 <HAL_RCC_OscConfig+0x820>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002350:	2b00      	cmp	r3, #0
 8002352:	d144      	bne.n	80023de <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002354:	4b24      	ldr	r3, [pc, #144]	; (80023e8 <HAL_RCC_OscConfig+0x820>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a23      	ldr	r2, [pc, #140]	; (80023e8 <HAL_RCC_OscConfig+0x820>)
 800235a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800235e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002360:	4b21      	ldr	r3, [pc, #132]	; (80023e8 <HAL_RCC_OscConfig+0x820>)
 8002362:	68db      	ldr	r3, [r3, #12]
 8002364:	4a20      	ldr	r2, [pc, #128]	; (80023e8 <HAL_RCC_OscConfig+0x820>)
 8002366:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800236a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800236c:	f7ff f8dc 	bl	8001528 <HAL_GetTick>
 8002370:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002372:	e008      	b.n	8002386 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002374:	f7ff f8d8 	bl	8001528 <HAL_GetTick>
 8002378:	4602      	mov	r2, r0
 800237a:	693b      	ldr	r3, [r7, #16]
 800237c:	1ad3      	subs	r3, r2, r3
 800237e:	2b02      	cmp	r3, #2
 8002380:	d901      	bls.n	8002386 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8002382:	2303      	movs	r3, #3
 8002384:	e02c      	b.n	80023e0 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002386:	4b18      	ldr	r3, [pc, #96]	; (80023e8 <HAL_RCC_OscConfig+0x820>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800238e:	2b00      	cmp	r3, #0
 8002390:	d0f0      	beq.n	8002374 <HAL_RCC_OscConfig+0x7ac>
 8002392:	e024      	b.n	80023de <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002394:	69bb      	ldr	r3, [r7, #24]
 8002396:	2b0c      	cmp	r3, #12
 8002398:	d01f      	beq.n	80023da <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800239a:	4b13      	ldr	r3, [pc, #76]	; (80023e8 <HAL_RCC_OscConfig+0x820>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	4a12      	ldr	r2, [pc, #72]	; (80023e8 <HAL_RCC_OscConfig+0x820>)
 80023a0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80023a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023a6:	f7ff f8bf 	bl	8001528 <HAL_GetTick>
 80023aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80023ac:	e008      	b.n	80023c0 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023ae:	f7ff f8bb 	bl	8001528 <HAL_GetTick>
 80023b2:	4602      	mov	r2, r0
 80023b4:	693b      	ldr	r3, [r7, #16]
 80023b6:	1ad3      	subs	r3, r2, r3
 80023b8:	2b02      	cmp	r3, #2
 80023ba:	d901      	bls.n	80023c0 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 80023bc:	2303      	movs	r3, #3
 80023be:	e00f      	b.n	80023e0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80023c0:	4b09      	ldr	r3, [pc, #36]	; (80023e8 <HAL_RCC_OscConfig+0x820>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d1f0      	bne.n	80023ae <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80023cc:	4b06      	ldr	r3, [pc, #24]	; (80023e8 <HAL_RCC_OscConfig+0x820>)
 80023ce:	68da      	ldr	r2, [r3, #12]
 80023d0:	4905      	ldr	r1, [pc, #20]	; (80023e8 <HAL_RCC_OscConfig+0x820>)
 80023d2:	4b06      	ldr	r3, [pc, #24]	; (80023ec <HAL_RCC_OscConfig+0x824>)
 80023d4:	4013      	ands	r3, r2
 80023d6:	60cb      	str	r3, [r1, #12]
 80023d8:	e001      	b.n	80023de <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80023da:	2301      	movs	r3, #1
 80023dc:	e000      	b.n	80023e0 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 80023de:	2300      	movs	r3, #0
}
 80023e0:	4618      	mov	r0, r3
 80023e2:	3720      	adds	r7, #32
 80023e4:	46bd      	mov	sp, r7
 80023e6:	bd80      	pop	{r7, pc}
 80023e8:	40021000 	.word	0x40021000
 80023ec:	feeefffc 	.word	0xfeeefffc

080023f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b084      	sub	sp, #16
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
 80023f8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d101      	bne.n	8002404 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002400:	2301      	movs	r3, #1
 8002402:	e0e7      	b.n	80025d4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002404:	4b75      	ldr	r3, [pc, #468]	; (80025dc <HAL_RCC_ClockConfig+0x1ec>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f003 0307 	and.w	r3, r3, #7
 800240c:	683a      	ldr	r2, [r7, #0]
 800240e:	429a      	cmp	r2, r3
 8002410:	d910      	bls.n	8002434 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002412:	4b72      	ldr	r3, [pc, #456]	; (80025dc <HAL_RCC_ClockConfig+0x1ec>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f023 0207 	bic.w	r2, r3, #7
 800241a:	4970      	ldr	r1, [pc, #448]	; (80025dc <HAL_RCC_ClockConfig+0x1ec>)
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	4313      	orrs	r3, r2
 8002420:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002422:	4b6e      	ldr	r3, [pc, #440]	; (80025dc <HAL_RCC_ClockConfig+0x1ec>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f003 0307 	and.w	r3, r3, #7
 800242a:	683a      	ldr	r2, [r7, #0]
 800242c:	429a      	cmp	r2, r3
 800242e:	d001      	beq.n	8002434 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002430:	2301      	movs	r3, #1
 8002432:	e0cf      	b.n	80025d4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f003 0302 	and.w	r3, r3, #2
 800243c:	2b00      	cmp	r3, #0
 800243e:	d010      	beq.n	8002462 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	689a      	ldr	r2, [r3, #8]
 8002444:	4b66      	ldr	r3, [pc, #408]	; (80025e0 <HAL_RCC_ClockConfig+0x1f0>)
 8002446:	689b      	ldr	r3, [r3, #8]
 8002448:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800244c:	429a      	cmp	r2, r3
 800244e:	d908      	bls.n	8002462 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002450:	4b63      	ldr	r3, [pc, #396]	; (80025e0 <HAL_RCC_ClockConfig+0x1f0>)
 8002452:	689b      	ldr	r3, [r3, #8]
 8002454:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	689b      	ldr	r3, [r3, #8]
 800245c:	4960      	ldr	r1, [pc, #384]	; (80025e0 <HAL_RCC_ClockConfig+0x1f0>)
 800245e:	4313      	orrs	r3, r2
 8002460:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f003 0301 	and.w	r3, r3, #1
 800246a:	2b00      	cmp	r3, #0
 800246c:	d04c      	beq.n	8002508 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	2b03      	cmp	r3, #3
 8002474:	d107      	bne.n	8002486 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002476:	4b5a      	ldr	r3, [pc, #360]	; (80025e0 <HAL_RCC_ClockConfig+0x1f0>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800247e:	2b00      	cmp	r3, #0
 8002480:	d121      	bne.n	80024c6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002482:	2301      	movs	r3, #1
 8002484:	e0a6      	b.n	80025d4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	2b02      	cmp	r3, #2
 800248c:	d107      	bne.n	800249e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800248e:	4b54      	ldr	r3, [pc, #336]	; (80025e0 <HAL_RCC_ClockConfig+0x1f0>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002496:	2b00      	cmp	r3, #0
 8002498:	d115      	bne.n	80024c6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800249a:	2301      	movs	r3, #1
 800249c:	e09a      	b.n	80025d4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	685b      	ldr	r3, [r3, #4]
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d107      	bne.n	80024b6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80024a6:	4b4e      	ldr	r3, [pc, #312]	; (80025e0 <HAL_RCC_ClockConfig+0x1f0>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f003 0302 	and.w	r3, r3, #2
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d109      	bne.n	80024c6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80024b2:	2301      	movs	r3, #1
 80024b4:	e08e      	b.n	80025d4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80024b6:	4b4a      	ldr	r3, [pc, #296]	; (80025e0 <HAL_RCC_ClockConfig+0x1f0>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d101      	bne.n	80024c6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80024c2:	2301      	movs	r3, #1
 80024c4:	e086      	b.n	80025d4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80024c6:	4b46      	ldr	r3, [pc, #280]	; (80025e0 <HAL_RCC_ClockConfig+0x1f0>)
 80024c8:	689b      	ldr	r3, [r3, #8]
 80024ca:	f023 0203 	bic.w	r2, r3, #3
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	685b      	ldr	r3, [r3, #4]
 80024d2:	4943      	ldr	r1, [pc, #268]	; (80025e0 <HAL_RCC_ClockConfig+0x1f0>)
 80024d4:	4313      	orrs	r3, r2
 80024d6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80024d8:	f7ff f826 	bl	8001528 <HAL_GetTick>
 80024dc:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024de:	e00a      	b.n	80024f6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024e0:	f7ff f822 	bl	8001528 <HAL_GetTick>
 80024e4:	4602      	mov	r2, r0
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	1ad3      	subs	r3, r2, r3
 80024ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80024ee:	4293      	cmp	r3, r2
 80024f0:	d901      	bls.n	80024f6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80024f2:	2303      	movs	r3, #3
 80024f4:	e06e      	b.n	80025d4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024f6:	4b3a      	ldr	r3, [pc, #232]	; (80025e0 <HAL_RCC_ClockConfig+0x1f0>)
 80024f8:	689b      	ldr	r3, [r3, #8]
 80024fa:	f003 020c 	and.w	r2, r3, #12
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	009b      	lsls	r3, r3, #2
 8002504:	429a      	cmp	r2, r3
 8002506:	d1eb      	bne.n	80024e0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f003 0302 	and.w	r3, r3, #2
 8002510:	2b00      	cmp	r3, #0
 8002512:	d010      	beq.n	8002536 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	689a      	ldr	r2, [r3, #8]
 8002518:	4b31      	ldr	r3, [pc, #196]	; (80025e0 <HAL_RCC_ClockConfig+0x1f0>)
 800251a:	689b      	ldr	r3, [r3, #8]
 800251c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002520:	429a      	cmp	r2, r3
 8002522:	d208      	bcs.n	8002536 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002524:	4b2e      	ldr	r3, [pc, #184]	; (80025e0 <HAL_RCC_ClockConfig+0x1f0>)
 8002526:	689b      	ldr	r3, [r3, #8]
 8002528:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	689b      	ldr	r3, [r3, #8]
 8002530:	492b      	ldr	r1, [pc, #172]	; (80025e0 <HAL_RCC_ClockConfig+0x1f0>)
 8002532:	4313      	orrs	r3, r2
 8002534:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002536:	4b29      	ldr	r3, [pc, #164]	; (80025dc <HAL_RCC_ClockConfig+0x1ec>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f003 0307 	and.w	r3, r3, #7
 800253e:	683a      	ldr	r2, [r7, #0]
 8002540:	429a      	cmp	r2, r3
 8002542:	d210      	bcs.n	8002566 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002544:	4b25      	ldr	r3, [pc, #148]	; (80025dc <HAL_RCC_ClockConfig+0x1ec>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f023 0207 	bic.w	r2, r3, #7
 800254c:	4923      	ldr	r1, [pc, #140]	; (80025dc <HAL_RCC_ClockConfig+0x1ec>)
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	4313      	orrs	r3, r2
 8002552:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002554:	4b21      	ldr	r3, [pc, #132]	; (80025dc <HAL_RCC_ClockConfig+0x1ec>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f003 0307 	and.w	r3, r3, #7
 800255c:	683a      	ldr	r2, [r7, #0]
 800255e:	429a      	cmp	r2, r3
 8002560:	d001      	beq.n	8002566 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002562:	2301      	movs	r3, #1
 8002564:	e036      	b.n	80025d4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f003 0304 	and.w	r3, r3, #4
 800256e:	2b00      	cmp	r3, #0
 8002570:	d008      	beq.n	8002584 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002572:	4b1b      	ldr	r3, [pc, #108]	; (80025e0 <HAL_RCC_ClockConfig+0x1f0>)
 8002574:	689b      	ldr	r3, [r3, #8]
 8002576:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	68db      	ldr	r3, [r3, #12]
 800257e:	4918      	ldr	r1, [pc, #96]	; (80025e0 <HAL_RCC_ClockConfig+0x1f0>)
 8002580:	4313      	orrs	r3, r2
 8002582:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f003 0308 	and.w	r3, r3, #8
 800258c:	2b00      	cmp	r3, #0
 800258e:	d009      	beq.n	80025a4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002590:	4b13      	ldr	r3, [pc, #76]	; (80025e0 <HAL_RCC_ClockConfig+0x1f0>)
 8002592:	689b      	ldr	r3, [r3, #8]
 8002594:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	691b      	ldr	r3, [r3, #16]
 800259c:	00db      	lsls	r3, r3, #3
 800259e:	4910      	ldr	r1, [pc, #64]	; (80025e0 <HAL_RCC_ClockConfig+0x1f0>)
 80025a0:	4313      	orrs	r3, r2
 80025a2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80025a4:	f000 f824 	bl	80025f0 <HAL_RCC_GetSysClockFreq>
 80025a8:	4602      	mov	r2, r0
 80025aa:	4b0d      	ldr	r3, [pc, #52]	; (80025e0 <HAL_RCC_ClockConfig+0x1f0>)
 80025ac:	689b      	ldr	r3, [r3, #8]
 80025ae:	091b      	lsrs	r3, r3, #4
 80025b0:	f003 030f 	and.w	r3, r3, #15
 80025b4:	490b      	ldr	r1, [pc, #44]	; (80025e4 <HAL_RCC_ClockConfig+0x1f4>)
 80025b6:	5ccb      	ldrb	r3, [r1, r3]
 80025b8:	f003 031f 	and.w	r3, r3, #31
 80025bc:	fa22 f303 	lsr.w	r3, r2, r3
 80025c0:	4a09      	ldr	r2, [pc, #36]	; (80025e8 <HAL_RCC_ClockConfig+0x1f8>)
 80025c2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80025c4:	4b09      	ldr	r3, [pc, #36]	; (80025ec <HAL_RCC_ClockConfig+0x1fc>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	4618      	mov	r0, r3
 80025ca:	f7fe ff5d 	bl	8001488 <HAL_InitTick>
 80025ce:	4603      	mov	r3, r0
 80025d0:	72fb      	strb	r3, [r7, #11]

  return status;
 80025d2:	7afb      	ldrb	r3, [r7, #11]
}
 80025d4:	4618      	mov	r0, r3
 80025d6:	3710      	adds	r7, #16
 80025d8:	46bd      	mov	sp, r7
 80025da:	bd80      	pop	{r7, pc}
 80025dc:	40022000 	.word	0x40022000
 80025e0:	40021000 	.word	0x40021000
 80025e4:	08003678 	.word	0x08003678
 80025e8:	20000014 	.word	0x20000014
 80025ec:	20000018 	.word	0x20000018

080025f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80025f0:	b480      	push	{r7}
 80025f2:	b089      	sub	sp, #36	; 0x24
 80025f4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80025f6:	2300      	movs	r3, #0
 80025f8:	61fb      	str	r3, [r7, #28]
 80025fa:	2300      	movs	r3, #0
 80025fc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80025fe:	4b3e      	ldr	r3, [pc, #248]	; (80026f8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002600:	689b      	ldr	r3, [r3, #8]
 8002602:	f003 030c 	and.w	r3, r3, #12
 8002606:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002608:	4b3b      	ldr	r3, [pc, #236]	; (80026f8 <HAL_RCC_GetSysClockFreq+0x108>)
 800260a:	68db      	ldr	r3, [r3, #12]
 800260c:	f003 0303 	and.w	r3, r3, #3
 8002610:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002612:	693b      	ldr	r3, [r7, #16]
 8002614:	2b00      	cmp	r3, #0
 8002616:	d005      	beq.n	8002624 <HAL_RCC_GetSysClockFreq+0x34>
 8002618:	693b      	ldr	r3, [r7, #16]
 800261a:	2b0c      	cmp	r3, #12
 800261c:	d121      	bne.n	8002662 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	2b01      	cmp	r3, #1
 8002622:	d11e      	bne.n	8002662 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002624:	4b34      	ldr	r3, [pc, #208]	; (80026f8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f003 0308 	and.w	r3, r3, #8
 800262c:	2b00      	cmp	r3, #0
 800262e:	d107      	bne.n	8002640 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002630:	4b31      	ldr	r3, [pc, #196]	; (80026f8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002632:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002636:	0a1b      	lsrs	r3, r3, #8
 8002638:	f003 030f 	and.w	r3, r3, #15
 800263c:	61fb      	str	r3, [r7, #28]
 800263e:	e005      	b.n	800264c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002640:	4b2d      	ldr	r3, [pc, #180]	; (80026f8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	091b      	lsrs	r3, r3, #4
 8002646:	f003 030f 	and.w	r3, r3, #15
 800264a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800264c:	4a2b      	ldr	r2, [pc, #172]	; (80026fc <HAL_RCC_GetSysClockFreq+0x10c>)
 800264e:	69fb      	ldr	r3, [r7, #28]
 8002650:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002654:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002656:	693b      	ldr	r3, [r7, #16]
 8002658:	2b00      	cmp	r3, #0
 800265a:	d10d      	bne.n	8002678 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800265c:	69fb      	ldr	r3, [r7, #28]
 800265e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002660:	e00a      	b.n	8002678 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002662:	693b      	ldr	r3, [r7, #16]
 8002664:	2b04      	cmp	r3, #4
 8002666:	d102      	bne.n	800266e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002668:	4b25      	ldr	r3, [pc, #148]	; (8002700 <HAL_RCC_GetSysClockFreq+0x110>)
 800266a:	61bb      	str	r3, [r7, #24]
 800266c:	e004      	b.n	8002678 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800266e:	693b      	ldr	r3, [r7, #16]
 8002670:	2b08      	cmp	r3, #8
 8002672:	d101      	bne.n	8002678 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002674:	4b23      	ldr	r3, [pc, #140]	; (8002704 <HAL_RCC_GetSysClockFreq+0x114>)
 8002676:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002678:	693b      	ldr	r3, [r7, #16]
 800267a:	2b0c      	cmp	r3, #12
 800267c:	d134      	bne.n	80026e8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800267e:	4b1e      	ldr	r3, [pc, #120]	; (80026f8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002680:	68db      	ldr	r3, [r3, #12]
 8002682:	f003 0303 	and.w	r3, r3, #3
 8002686:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002688:	68bb      	ldr	r3, [r7, #8]
 800268a:	2b02      	cmp	r3, #2
 800268c:	d003      	beq.n	8002696 <HAL_RCC_GetSysClockFreq+0xa6>
 800268e:	68bb      	ldr	r3, [r7, #8]
 8002690:	2b03      	cmp	r3, #3
 8002692:	d003      	beq.n	800269c <HAL_RCC_GetSysClockFreq+0xac>
 8002694:	e005      	b.n	80026a2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002696:	4b1a      	ldr	r3, [pc, #104]	; (8002700 <HAL_RCC_GetSysClockFreq+0x110>)
 8002698:	617b      	str	r3, [r7, #20]
      break;
 800269a:	e005      	b.n	80026a8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800269c:	4b19      	ldr	r3, [pc, #100]	; (8002704 <HAL_RCC_GetSysClockFreq+0x114>)
 800269e:	617b      	str	r3, [r7, #20]
      break;
 80026a0:	e002      	b.n	80026a8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80026a2:	69fb      	ldr	r3, [r7, #28]
 80026a4:	617b      	str	r3, [r7, #20]
      break;
 80026a6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80026a8:	4b13      	ldr	r3, [pc, #76]	; (80026f8 <HAL_RCC_GetSysClockFreq+0x108>)
 80026aa:	68db      	ldr	r3, [r3, #12]
 80026ac:	091b      	lsrs	r3, r3, #4
 80026ae:	f003 0307 	and.w	r3, r3, #7
 80026b2:	3301      	adds	r3, #1
 80026b4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80026b6:	4b10      	ldr	r3, [pc, #64]	; (80026f8 <HAL_RCC_GetSysClockFreq+0x108>)
 80026b8:	68db      	ldr	r3, [r3, #12]
 80026ba:	0a1b      	lsrs	r3, r3, #8
 80026bc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80026c0:	697a      	ldr	r2, [r7, #20]
 80026c2:	fb03 f202 	mul.w	r2, r3, r2
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80026cc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80026ce:	4b0a      	ldr	r3, [pc, #40]	; (80026f8 <HAL_RCC_GetSysClockFreq+0x108>)
 80026d0:	68db      	ldr	r3, [r3, #12]
 80026d2:	0e5b      	lsrs	r3, r3, #25
 80026d4:	f003 0303 	and.w	r3, r3, #3
 80026d8:	3301      	adds	r3, #1
 80026da:	005b      	lsls	r3, r3, #1
 80026dc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80026de:	697a      	ldr	r2, [r7, #20]
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80026e6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80026e8:	69bb      	ldr	r3, [r7, #24]
}
 80026ea:	4618      	mov	r0, r3
 80026ec:	3724      	adds	r7, #36	; 0x24
 80026ee:	46bd      	mov	sp, r7
 80026f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f4:	4770      	bx	lr
 80026f6:	bf00      	nop
 80026f8:	40021000 	.word	0x40021000
 80026fc:	08003688 	.word	0x08003688
 8002700:	00f42400 	.word	0x00f42400
 8002704:	007a1200 	.word	0x007a1200

08002708 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b086      	sub	sp, #24
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002710:	2300      	movs	r3, #0
 8002712:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002714:	4b2a      	ldr	r3, [pc, #168]	; (80027c0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002716:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002718:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800271c:	2b00      	cmp	r3, #0
 800271e:	d003      	beq.n	8002728 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002720:	f7ff f9ee 	bl	8001b00 <HAL_PWREx_GetVoltageRange>
 8002724:	6178      	str	r0, [r7, #20]
 8002726:	e014      	b.n	8002752 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002728:	4b25      	ldr	r3, [pc, #148]	; (80027c0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800272a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800272c:	4a24      	ldr	r2, [pc, #144]	; (80027c0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800272e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002732:	6593      	str	r3, [r2, #88]	; 0x58
 8002734:	4b22      	ldr	r3, [pc, #136]	; (80027c0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002736:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002738:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800273c:	60fb      	str	r3, [r7, #12]
 800273e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002740:	f7ff f9de 	bl	8001b00 <HAL_PWREx_GetVoltageRange>
 8002744:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002746:	4b1e      	ldr	r3, [pc, #120]	; (80027c0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002748:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800274a:	4a1d      	ldr	r2, [pc, #116]	; (80027c0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800274c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002750:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002752:	697b      	ldr	r3, [r7, #20]
 8002754:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002758:	d10b      	bne.n	8002772 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2b80      	cmp	r3, #128	; 0x80
 800275e:	d919      	bls.n	8002794 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2ba0      	cmp	r3, #160	; 0xa0
 8002764:	d902      	bls.n	800276c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002766:	2302      	movs	r3, #2
 8002768:	613b      	str	r3, [r7, #16]
 800276a:	e013      	b.n	8002794 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800276c:	2301      	movs	r3, #1
 800276e:	613b      	str	r3, [r7, #16]
 8002770:	e010      	b.n	8002794 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2b80      	cmp	r3, #128	; 0x80
 8002776:	d902      	bls.n	800277e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002778:	2303      	movs	r3, #3
 800277a:	613b      	str	r3, [r7, #16]
 800277c:	e00a      	b.n	8002794 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	2b80      	cmp	r3, #128	; 0x80
 8002782:	d102      	bne.n	800278a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002784:	2302      	movs	r3, #2
 8002786:	613b      	str	r3, [r7, #16]
 8002788:	e004      	b.n	8002794 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	2b70      	cmp	r3, #112	; 0x70
 800278e:	d101      	bne.n	8002794 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002790:	2301      	movs	r3, #1
 8002792:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002794:	4b0b      	ldr	r3, [pc, #44]	; (80027c4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f023 0207 	bic.w	r2, r3, #7
 800279c:	4909      	ldr	r1, [pc, #36]	; (80027c4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800279e:	693b      	ldr	r3, [r7, #16]
 80027a0:	4313      	orrs	r3, r2
 80027a2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80027a4:	4b07      	ldr	r3, [pc, #28]	; (80027c4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f003 0307 	and.w	r3, r3, #7
 80027ac:	693a      	ldr	r2, [r7, #16]
 80027ae:	429a      	cmp	r2, r3
 80027b0:	d001      	beq.n	80027b6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	e000      	b.n	80027b8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80027b6:	2300      	movs	r3, #0
}
 80027b8:	4618      	mov	r0, r3
 80027ba:	3718      	adds	r7, #24
 80027bc:	46bd      	mov	sp, r7
 80027be:	bd80      	pop	{r7, pc}
 80027c0:	40021000 	.word	0x40021000
 80027c4:	40022000 	.word	0x40022000

080027c8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b084      	sub	sp, #16
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d101      	bne.n	80027da <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80027d6:	2301      	movs	r3, #1
 80027d8:	e095      	b.n	8002906 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d108      	bne.n	80027f4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80027ea:	d009      	beq.n	8002800 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2200      	movs	r2, #0
 80027f0:	61da      	str	r2, [r3, #28]
 80027f2:	e005      	b.n	8002800 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2200      	movs	r2, #0
 80027f8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2200      	movs	r2, #0
 80027fe:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2200      	movs	r2, #0
 8002804:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800280c:	b2db      	uxtb	r3, r3
 800280e:	2b00      	cmp	r3, #0
 8002810:	d106      	bne.n	8002820 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2200      	movs	r2, #0
 8002816:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800281a:	6878      	ldr	r0, [r7, #4]
 800281c:	f7fe fd6c 	bl	80012f8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	2202      	movs	r2, #2
 8002824:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	681a      	ldr	r2, [r3, #0]
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002836:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	68db      	ldr	r3, [r3, #12]
 800283c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002840:	d902      	bls.n	8002848 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002842:	2300      	movs	r3, #0
 8002844:	60fb      	str	r3, [r7, #12]
 8002846:	e002      	b.n	800284e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002848:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800284c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	68db      	ldr	r3, [r3, #12]
 8002852:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8002856:	d007      	beq.n	8002868 <HAL_SPI_Init+0xa0>
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	68db      	ldr	r3, [r3, #12]
 800285c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002860:	d002      	beq.n	8002868 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2200      	movs	r2, #0
 8002866:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	689b      	ldr	r3, [r3, #8]
 8002874:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002878:	431a      	orrs	r2, r3
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	691b      	ldr	r3, [r3, #16]
 800287e:	f003 0302 	and.w	r3, r3, #2
 8002882:	431a      	orrs	r2, r3
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	695b      	ldr	r3, [r3, #20]
 8002888:	f003 0301 	and.w	r3, r3, #1
 800288c:	431a      	orrs	r2, r3
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	699b      	ldr	r3, [r3, #24]
 8002892:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002896:	431a      	orrs	r2, r3
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	69db      	ldr	r3, [r3, #28]
 800289c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80028a0:	431a      	orrs	r2, r3
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6a1b      	ldr	r3, [r3, #32]
 80028a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028aa:	ea42 0103 	orr.w	r1, r2, r3
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028b2:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	430a      	orrs	r2, r1
 80028bc:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	699b      	ldr	r3, [r3, #24]
 80028c2:	0c1b      	lsrs	r3, r3, #16
 80028c4:	f003 0204 	and.w	r2, r3, #4
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028cc:	f003 0310 	and.w	r3, r3, #16
 80028d0:	431a      	orrs	r2, r3
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028d6:	f003 0308 	and.w	r3, r3, #8
 80028da:	431a      	orrs	r2, r3
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	68db      	ldr	r3, [r3, #12]
 80028e0:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80028e4:	ea42 0103 	orr.w	r1, r2, r3
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	430a      	orrs	r2, r1
 80028f4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2200      	movs	r2, #0
 80028fa:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2201      	movs	r2, #1
 8002900:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8002904:	2300      	movs	r3, #0
}
 8002906:	4618      	mov	r0, r3
 8002908:	3710      	adds	r7, #16
 800290a:	46bd      	mov	sp, r7
 800290c:	bd80      	pop	{r7, pc}

0800290e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800290e:	b580      	push	{r7, lr}
 8002910:	b088      	sub	sp, #32
 8002912:	af00      	add	r7, sp, #0
 8002914:	60f8      	str	r0, [r7, #12]
 8002916:	60b9      	str	r1, [r7, #8]
 8002918:	603b      	str	r3, [r7, #0]
 800291a:	4613      	mov	r3, r2
 800291c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800291e:	2300      	movs	r3, #0
 8002920:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002928:	2b01      	cmp	r3, #1
 800292a:	d101      	bne.n	8002930 <HAL_SPI_Transmit+0x22>
 800292c:	2302      	movs	r3, #2
 800292e:	e158      	b.n	8002be2 <HAL_SPI_Transmit+0x2d4>
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	2201      	movs	r2, #1
 8002934:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002938:	f7fe fdf6 	bl	8001528 <HAL_GetTick>
 800293c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800293e:	88fb      	ldrh	r3, [r7, #6]
 8002940:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002948:	b2db      	uxtb	r3, r3
 800294a:	2b01      	cmp	r3, #1
 800294c:	d002      	beq.n	8002954 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800294e:	2302      	movs	r3, #2
 8002950:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002952:	e13d      	b.n	8002bd0 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8002954:	68bb      	ldr	r3, [r7, #8]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d002      	beq.n	8002960 <HAL_SPI_Transmit+0x52>
 800295a:	88fb      	ldrh	r3, [r7, #6]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d102      	bne.n	8002966 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002960:	2301      	movs	r3, #1
 8002962:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002964:	e134      	b.n	8002bd0 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	2203      	movs	r2, #3
 800296a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	2200      	movs	r2, #0
 8002972:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	68ba      	ldr	r2, [r7, #8]
 8002978:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	88fa      	ldrh	r2, [r7, #6]
 800297e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	88fa      	ldrh	r2, [r7, #6]
 8002984:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	2200      	movs	r2, #0
 800298a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	2200      	movs	r2, #0
 8002990:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	2200      	movs	r2, #0
 8002998:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	2200      	movs	r2, #0
 80029a0:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	2200      	movs	r2, #0
 80029a6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	689b      	ldr	r3, [r3, #8]
 80029ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80029b0:	d10f      	bne.n	80029d2 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	681a      	ldr	r2, [r3, #0]
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80029c0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	681a      	ldr	r2, [r3, #0]
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80029d0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029dc:	2b40      	cmp	r3, #64	; 0x40
 80029de:	d007      	beq.n	80029f0 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	681a      	ldr	r2, [r3, #0]
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80029ee:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	68db      	ldr	r3, [r3, #12]
 80029f4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80029f8:	d94b      	bls.n	8002a92 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	685b      	ldr	r3, [r3, #4]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d002      	beq.n	8002a08 <HAL_SPI_Transmit+0xfa>
 8002a02:	8afb      	ldrh	r3, [r7, #22]
 8002a04:	2b01      	cmp	r3, #1
 8002a06:	d13e      	bne.n	8002a86 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a0c:	881a      	ldrh	r2, [r3, #0]
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a18:	1c9a      	adds	r2, r3, #2
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002a22:	b29b      	uxth	r3, r3
 8002a24:	3b01      	subs	r3, #1
 8002a26:	b29a      	uxth	r2, r3
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002a2c:	e02b      	b.n	8002a86 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	689b      	ldr	r3, [r3, #8]
 8002a34:	f003 0302 	and.w	r3, r3, #2
 8002a38:	2b02      	cmp	r3, #2
 8002a3a:	d112      	bne.n	8002a62 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a40:	881a      	ldrh	r2, [r3, #0]
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a4c:	1c9a      	adds	r2, r3, #2
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002a56:	b29b      	uxth	r3, r3
 8002a58:	3b01      	subs	r3, #1
 8002a5a:	b29a      	uxth	r2, r3
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002a60:	e011      	b.n	8002a86 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002a62:	f7fe fd61 	bl	8001528 <HAL_GetTick>
 8002a66:	4602      	mov	r2, r0
 8002a68:	69bb      	ldr	r3, [r7, #24]
 8002a6a:	1ad3      	subs	r3, r2, r3
 8002a6c:	683a      	ldr	r2, [r7, #0]
 8002a6e:	429a      	cmp	r2, r3
 8002a70:	d803      	bhi.n	8002a7a <HAL_SPI_Transmit+0x16c>
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a78:	d102      	bne.n	8002a80 <HAL_SPI_Transmit+0x172>
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d102      	bne.n	8002a86 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8002a80:	2303      	movs	r3, #3
 8002a82:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002a84:	e0a4      	b.n	8002bd0 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002a8a:	b29b      	uxth	r3, r3
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d1ce      	bne.n	8002a2e <HAL_SPI_Transmit+0x120>
 8002a90:	e07c      	b.n	8002b8c <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	685b      	ldr	r3, [r3, #4]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d002      	beq.n	8002aa0 <HAL_SPI_Transmit+0x192>
 8002a9a:	8afb      	ldrh	r3, [r7, #22]
 8002a9c:	2b01      	cmp	r3, #1
 8002a9e:	d170      	bne.n	8002b82 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002aa4:	b29b      	uxth	r3, r3
 8002aa6:	2b01      	cmp	r3, #1
 8002aa8:	d912      	bls.n	8002ad0 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002aae:	881a      	ldrh	r2, [r3, #0]
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002aba:	1c9a      	adds	r2, r3, #2
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002ac4:	b29b      	uxth	r3, r3
 8002ac6:	3b02      	subs	r3, #2
 8002ac8:	b29a      	uxth	r2, r3
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002ace:	e058      	b.n	8002b82 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	330c      	adds	r3, #12
 8002ada:	7812      	ldrb	r2, [r2, #0]
 8002adc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ae2:	1c5a      	adds	r2, r3, #1
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002aec:	b29b      	uxth	r3, r3
 8002aee:	3b01      	subs	r3, #1
 8002af0:	b29a      	uxth	r2, r3
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8002af6:	e044      	b.n	8002b82 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	689b      	ldr	r3, [r3, #8]
 8002afe:	f003 0302 	and.w	r3, r3, #2
 8002b02:	2b02      	cmp	r3, #2
 8002b04:	d12b      	bne.n	8002b5e <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002b0a:	b29b      	uxth	r3, r3
 8002b0c:	2b01      	cmp	r3, #1
 8002b0e:	d912      	bls.n	8002b36 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b14:	881a      	ldrh	r2, [r3, #0]
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b20:	1c9a      	adds	r2, r3, #2
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002b2a:	b29b      	uxth	r3, r3
 8002b2c:	3b02      	subs	r3, #2
 8002b2e:	b29a      	uxth	r2, r3
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002b34:	e025      	b.n	8002b82 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	330c      	adds	r3, #12
 8002b40:	7812      	ldrb	r2, [r2, #0]
 8002b42:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b48:	1c5a      	adds	r2, r3, #1
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002b52:	b29b      	uxth	r3, r3
 8002b54:	3b01      	subs	r3, #1
 8002b56:	b29a      	uxth	r2, r3
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002b5c:	e011      	b.n	8002b82 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002b5e:	f7fe fce3 	bl	8001528 <HAL_GetTick>
 8002b62:	4602      	mov	r2, r0
 8002b64:	69bb      	ldr	r3, [r7, #24]
 8002b66:	1ad3      	subs	r3, r2, r3
 8002b68:	683a      	ldr	r2, [r7, #0]
 8002b6a:	429a      	cmp	r2, r3
 8002b6c:	d803      	bhi.n	8002b76 <HAL_SPI_Transmit+0x268>
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b74:	d102      	bne.n	8002b7c <HAL_SPI_Transmit+0x26e>
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d102      	bne.n	8002b82 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8002b7c:	2303      	movs	r3, #3
 8002b7e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002b80:	e026      	b.n	8002bd0 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002b86:	b29b      	uxth	r3, r3
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d1b5      	bne.n	8002af8 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002b8c:	69ba      	ldr	r2, [r7, #24]
 8002b8e:	6839      	ldr	r1, [r7, #0]
 8002b90:	68f8      	ldr	r0, [r7, #12]
 8002b92:	f000 fce3 	bl	800355c <SPI_EndRxTxTransaction>
 8002b96:	4603      	mov	r3, r0
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d002      	beq.n	8002ba2 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	2220      	movs	r2, #32
 8002ba0:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	689b      	ldr	r3, [r3, #8]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d10a      	bne.n	8002bc0 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002baa:	2300      	movs	r3, #0
 8002bac:	613b      	str	r3, [r7, #16]
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	68db      	ldr	r3, [r3, #12]
 8002bb4:	613b      	str	r3, [r7, #16]
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	689b      	ldr	r3, [r3, #8]
 8002bbc:	613b      	str	r3, [r7, #16]
 8002bbe:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d002      	beq.n	8002bce <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8002bc8:	2301      	movs	r3, #1
 8002bca:	77fb      	strb	r3, [r7, #31]
 8002bcc:	e000      	b.n	8002bd0 <HAL_SPI_Transmit+0x2c2>
  }

error:
 8002bce:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	2201      	movs	r2, #1
 8002bd4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	2200      	movs	r2, #0
 8002bdc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8002be0:	7ffb      	ldrb	r3, [r7, #31]
}
 8002be2:	4618      	mov	r0, r3
 8002be4:	3720      	adds	r7, #32
 8002be6:	46bd      	mov	sp, r7
 8002be8:	bd80      	pop	{r7, pc}

08002bea <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002bea:	b580      	push	{r7, lr}
 8002bec:	b088      	sub	sp, #32
 8002bee:	af02      	add	r7, sp, #8
 8002bf0:	60f8      	str	r0, [r7, #12]
 8002bf2:	60b9      	str	r1, [r7, #8]
 8002bf4:	603b      	str	r3, [r7, #0]
 8002bf6:	4613      	mov	r3, r2
 8002bf8:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002c06:	d112      	bne.n	8002c2e <HAL_SPI_Receive+0x44>
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	689b      	ldr	r3, [r3, #8]
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d10e      	bne.n	8002c2e <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	2204      	movs	r2, #4
 8002c14:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002c18:	88fa      	ldrh	r2, [r7, #6]
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	9300      	str	r3, [sp, #0]
 8002c1e:	4613      	mov	r3, r2
 8002c20:	68ba      	ldr	r2, [r7, #8]
 8002c22:	68b9      	ldr	r1, [r7, #8]
 8002c24:	68f8      	ldr	r0, [r7, #12]
 8002c26:	f000 f910 	bl	8002e4a <HAL_SPI_TransmitReceive>
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	e109      	b.n	8002e42 <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002c34:	2b01      	cmp	r3, #1
 8002c36:	d101      	bne.n	8002c3c <HAL_SPI_Receive+0x52>
 8002c38:	2302      	movs	r3, #2
 8002c3a:	e102      	b.n	8002e42 <HAL_SPI_Receive+0x258>
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	2201      	movs	r2, #1
 8002c40:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002c44:	f7fe fc70 	bl	8001528 <HAL_GetTick>
 8002c48:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002c50:	b2db      	uxtb	r3, r3
 8002c52:	2b01      	cmp	r3, #1
 8002c54:	d002      	beq.n	8002c5c <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8002c56:	2302      	movs	r3, #2
 8002c58:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002c5a:	e0e9      	b.n	8002e30 <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 8002c5c:	68bb      	ldr	r3, [r7, #8]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d002      	beq.n	8002c68 <HAL_SPI_Receive+0x7e>
 8002c62:	88fb      	ldrh	r3, [r7, #6]
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d102      	bne.n	8002c6e <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8002c68:	2301      	movs	r3, #1
 8002c6a:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002c6c:	e0e0      	b.n	8002e30 <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	2204      	movs	r2, #4
 8002c72:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	2200      	movs	r2, #0
 8002c7a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	68ba      	ldr	r2, [r7, #8]
 8002c80:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	88fa      	ldrh	r2, [r7, #6]
 8002c86:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	88fa      	ldrh	r2, [r7, #6]
 8002c8e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	2200      	movs	r2, #0
 8002c96:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	2200      	movs	r2, #0
 8002cae:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	68db      	ldr	r3, [r3, #12]
 8002cb4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002cb8:	d908      	bls.n	8002ccc <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	685a      	ldr	r2, [r3, #4]
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002cc8:	605a      	str	r2, [r3, #4]
 8002cca:	e007      	b.n	8002cdc <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	685a      	ldr	r2, [r3, #4]
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002cda:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	689b      	ldr	r3, [r3, #8]
 8002ce0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002ce4:	d10f      	bne.n	8002d06 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	681a      	ldr	r2, [r3, #0]
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002cf4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	681a      	ldr	r2, [r3, #0]
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002d04:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d10:	2b40      	cmp	r3, #64	; 0x40
 8002d12:	d007      	beq.n	8002d24 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	681a      	ldr	r2, [r3, #0]
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002d22:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	68db      	ldr	r3, [r3, #12]
 8002d28:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002d2c:	d867      	bhi.n	8002dfe <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8002d2e:	e030      	b.n	8002d92 <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	689b      	ldr	r3, [r3, #8]
 8002d36:	f003 0301 	and.w	r3, r3, #1
 8002d3a:	2b01      	cmp	r3, #1
 8002d3c:	d117      	bne.n	8002d6e <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f103 020c 	add.w	r2, r3, #12
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d4a:	7812      	ldrb	r2, [r2, #0]
 8002d4c:	b2d2      	uxtb	r2, r2
 8002d4e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d54:	1c5a      	adds	r2, r3, #1
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002d60:	b29b      	uxth	r3, r3
 8002d62:	3b01      	subs	r3, #1
 8002d64:	b29a      	uxth	r2, r3
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8002d6c:	e011      	b.n	8002d92 <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002d6e:	f7fe fbdb 	bl	8001528 <HAL_GetTick>
 8002d72:	4602      	mov	r2, r0
 8002d74:	693b      	ldr	r3, [r7, #16]
 8002d76:	1ad3      	subs	r3, r2, r3
 8002d78:	683a      	ldr	r2, [r7, #0]
 8002d7a:	429a      	cmp	r2, r3
 8002d7c:	d803      	bhi.n	8002d86 <HAL_SPI_Receive+0x19c>
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d84:	d102      	bne.n	8002d8c <HAL_SPI_Receive+0x1a2>
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d102      	bne.n	8002d92 <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 8002d8c:	2303      	movs	r3, #3
 8002d8e:	75fb      	strb	r3, [r7, #23]
          goto error;
 8002d90:	e04e      	b.n	8002e30 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002d98:	b29b      	uxth	r3, r3
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d1c8      	bne.n	8002d30 <HAL_SPI_Receive+0x146>
 8002d9e:	e034      	b.n	8002e0a <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	689b      	ldr	r3, [r3, #8]
 8002da6:	f003 0301 	and.w	r3, r3, #1
 8002daa:	2b01      	cmp	r3, #1
 8002dac:	d115      	bne.n	8002dda <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	68da      	ldr	r2, [r3, #12]
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002db8:	b292      	uxth	r2, r2
 8002dba:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dc0:	1c9a      	adds	r2, r3, #2
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002dcc:	b29b      	uxth	r3, r3
 8002dce:	3b01      	subs	r3, #1
 8002dd0:	b29a      	uxth	r2, r3
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8002dd8:	e011      	b.n	8002dfe <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002dda:	f7fe fba5 	bl	8001528 <HAL_GetTick>
 8002dde:	4602      	mov	r2, r0
 8002de0:	693b      	ldr	r3, [r7, #16]
 8002de2:	1ad3      	subs	r3, r2, r3
 8002de4:	683a      	ldr	r2, [r7, #0]
 8002de6:	429a      	cmp	r2, r3
 8002de8:	d803      	bhi.n	8002df2 <HAL_SPI_Receive+0x208>
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002df0:	d102      	bne.n	8002df8 <HAL_SPI_Receive+0x20e>
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d102      	bne.n	8002dfe <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 8002df8:	2303      	movs	r3, #3
 8002dfa:	75fb      	strb	r3, [r7, #23]
          goto error;
 8002dfc:	e018      	b.n	8002e30 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002e04:	b29b      	uxth	r3, r3
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d1ca      	bne.n	8002da0 <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002e0a:	693a      	ldr	r2, [r7, #16]
 8002e0c:	6839      	ldr	r1, [r7, #0]
 8002e0e:	68f8      	ldr	r0, [r7, #12]
 8002e10:	f000 fb4c 	bl	80034ac <SPI_EndRxTransaction>
 8002e14:	4603      	mov	r3, r0
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d002      	beq.n	8002e20 <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	2220      	movs	r2, #32
 8002e1e:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d002      	beq.n	8002e2e <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 8002e28:	2301      	movs	r3, #1
 8002e2a:	75fb      	strb	r3, [r7, #23]
 8002e2c:	e000      	b.n	8002e30 <HAL_SPI_Receive+0x246>
  }

error :
 8002e2e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	2201      	movs	r2, #1
 8002e34:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8002e40:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e42:	4618      	mov	r0, r3
 8002e44:	3718      	adds	r7, #24
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}

08002e4a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002e4a:	b580      	push	{r7, lr}
 8002e4c:	b08a      	sub	sp, #40	; 0x28
 8002e4e:	af00      	add	r7, sp, #0
 8002e50:	60f8      	str	r0, [r7, #12]
 8002e52:	60b9      	str	r1, [r7, #8]
 8002e54:	607a      	str	r2, [r7, #4]
 8002e56:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002e58:	2301      	movs	r3, #1
 8002e5a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002e68:	2b01      	cmp	r3, #1
 8002e6a:	d101      	bne.n	8002e70 <HAL_SPI_TransmitReceive+0x26>
 8002e6c:	2302      	movs	r3, #2
 8002e6e:	e1fb      	b.n	8003268 <HAL_SPI_TransmitReceive+0x41e>
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	2201      	movs	r2, #1
 8002e74:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002e78:	f7fe fb56 	bl	8001528 <HAL_GetTick>
 8002e7c:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002e84:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	685b      	ldr	r3, [r3, #4]
 8002e8a:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8002e8c:	887b      	ldrh	r3, [r7, #2]
 8002e8e:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8002e90:	887b      	ldrh	r3, [r7, #2]
 8002e92:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002e94:	7efb      	ldrb	r3, [r7, #27]
 8002e96:	2b01      	cmp	r3, #1
 8002e98:	d00e      	beq.n	8002eb8 <HAL_SPI_TransmitReceive+0x6e>
 8002e9a:	697b      	ldr	r3, [r7, #20]
 8002e9c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002ea0:	d106      	bne.n	8002eb0 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	689b      	ldr	r3, [r3, #8]
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d102      	bne.n	8002eb0 <HAL_SPI_TransmitReceive+0x66>
 8002eaa:	7efb      	ldrb	r3, [r7, #27]
 8002eac:	2b04      	cmp	r3, #4
 8002eae:	d003      	beq.n	8002eb8 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8002eb0:	2302      	movs	r3, #2
 8002eb2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8002eb6:	e1cd      	b.n	8003254 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002eb8:	68bb      	ldr	r3, [r7, #8]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d005      	beq.n	8002eca <HAL_SPI_TransmitReceive+0x80>
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d002      	beq.n	8002eca <HAL_SPI_TransmitReceive+0x80>
 8002ec4:	887b      	ldrh	r3, [r7, #2]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d103      	bne.n	8002ed2 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8002ed0:	e1c0      	b.n	8003254 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002ed8:	b2db      	uxtb	r3, r3
 8002eda:	2b04      	cmp	r3, #4
 8002edc:	d003      	beq.n	8002ee6 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	2205      	movs	r2, #5
 8002ee2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	2200      	movs	r2, #0
 8002eea:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	687a      	ldr	r2, [r7, #4]
 8002ef0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	887a      	ldrh	r2, [r7, #2]
 8002ef6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	887a      	ldrh	r2, [r7, #2]
 8002efe:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	68ba      	ldr	r2, [r7, #8]
 8002f06:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	887a      	ldrh	r2, [r7, #2]
 8002f0c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	887a      	ldrh	r2, [r7, #2]
 8002f12:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	2200      	movs	r2, #0
 8002f18:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	68db      	ldr	r3, [r3, #12]
 8002f24:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002f28:	d802      	bhi.n	8002f30 <HAL_SPI_TransmitReceive+0xe6>
 8002f2a:	8a3b      	ldrh	r3, [r7, #16]
 8002f2c:	2b01      	cmp	r3, #1
 8002f2e:	d908      	bls.n	8002f42 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	685a      	ldr	r2, [r3, #4]
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002f3e:	605a      	str	r2, [r3, #4]
 8002f40:	e007      	b.n	8002f52 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	685a      	ldr	r2, [r3, #4]
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002f50:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f5c:	2b40      	cmp	r3, #64	; 0x40
 8002f5e:	d007      	beq.n	8002f70 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	681a      	ldr	r2, [r3, #0]
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002f6e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	68db      	ldr	r3, [r3, #12]
 8002f74:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002f78:	d97c      	bls.n	8003074 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	685b      	ldr	r3, [r3, #4]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d002      	beq.n	8002f88 <HAL_SPI_TransmitReceive+0x13e>
 8002f82:	8a7b      	ldrh	r3, [r7, #18]
 8002f84:	2b01      	cmp	r3, #1
 8002f86:	d169      	bne.n	800305c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f8c:	881a      	ldrh	r2, [r3, #0]
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f98:	1c9a      	adds	r2, r3, #2
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002fa2:	b29b      	uxth	r3, r3
 8002fa4:	3b01      	subs	r3, #1
 8002fa6:	b29a      	uxth	r2, r3
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002fac:	e056      	b.n	800305c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	689b      	ldr	r3, [r3, #8]
 8002fb4:	f003 0302 	and.w	r3, r3, #2
 8002fb8:	2b02      	cmp	r3, #2
 8002fba:	d11b      	bne.n	8002ff4 <HAL_SPI_TransmitReceive+0x1aa>
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002fc0:	b29b      	uxth	r3, r3
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d016      	beq.n	8002ff4 <HAL_SPI_TransmitReceive+0x1aa>
 8002fc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fc8:	2b01      	cmp	r3, #1
 8002fca:	d113      	bne.n	8002ff4 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fd0:	881a      	ldrh	r2, [r3, #0]
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fdc:	1c9a      	adds	r2, r3, #2
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002fe6:	b29b      	uxth	r3, r3
 8002fe8:	3b01      	subs	r3, #1
 8002fea:	b29a      	uxth	r2, r3
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	689b      	ldr	r3, [r3, #8]
 8002ffa:	f003 0301 	and.w	r3, r3, #1
 8002ffe:	2b01      	cmp	r3, #1
 8003000:	d11c      	bne.n	800303c <HAL_SPI_TransmitReceive+0x1f2>
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003008:	b29b      	uxth	r3, r3
 800300a:	2b00      	cmp	r3, #0
 800300c:	d016      	beq.n	800303c <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	68da      	ldr	r2, [r3, #12]
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003018:	b292      	uxth	r2, r2
 800301a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003020:	1c9a      	adds	r2, r3, #2
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800302c:	b29b      	uxth	r3, r3
 800302e:	3b01      	subs	r3, #1
 8003030:	b29a      	uxth	r2, r3
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003038:	2301      	movs	r3, #1
 800303a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800303c:	f7fe fa74 	bl	8001528 <HAL_GetTick>
 8003040:	4602      	mov	r2, r0
 8003042:	69fb      	ldr	r3, [r7, #28]
 8003044:	1ad3      	subs	r3, r2, r3
 8003046:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003048:	429a      	cmp	r2, r3
 800304a:	d807      	bhi.n	800305c <HAL_SPI_TransmitReceive+0x212>
 800304c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800304e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003052:	d003      	beq.n	800305c <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8003054:	2303      	movs	r3, #3
 8003056:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800305a:	e0fb      	b.n	8003254 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003060:	b29b      	uxth	r3, r3
 8003062:	2b00      	cmp	r3, #0
 8003064:	d1a3      	bne.n	8002fae <HAL_SPI_TransmitReceive+0x164>
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800306c:	b29b      	uxth	r3, r3
 800306e:	2b00      	cmp	r3, #0
 8003070:	d19d      	bne.n	8002fae <HAL_SPI_TransmitReceive+0x164>
 8003072:	e0df      	b.n	8003234 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	685b      	ldr	r3, [r3, #4]
 8003078:	2b00      	cmp	r3, #0
 800307a:	d003      	beq.n	8003084 <HAL_SPI_TransmitReceive+0x23a>
 800307c:	8a7b      	ldrh	r3, [r7, #18]
 800307e:	2b01      	cmp	r3, #1
 8003080:	f040 80cb 	bne.w	800321a <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003088:	b29b      	uxth	r3, r3
 800308a:	2b01      	cmp	r3, #1
 800308c:	d912      	bls.n	80030b4 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003092:	881a      	ldrh	r2, [r3, #0]
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800309e:	1c9a      	adds	r2, r3, #2
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80030a8:	b29b      	uxth	r3, r3
 80030aa:	3b02      	subs	r3, #2
 80030ac:	b29a      	uxth	r2, r3
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	87da      	strh	r2, [r3, #62]	; 0x3e
 80030b2:	e0b2      	b.n	800321a <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	330c      	adds	r3, #12
 80030be:	7812      	ldrb	r2, [r2, #0]
 80030c0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030c6:	1c5a      	adds	r2, r3, #1
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80030d0:	b29b      	uxth	r3, r3
 80030d2:	3b01      	subs	r3, #1
 80030d4:	b29a      	uxth	r2, r3
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80030da:	e09e      	b.n	800321a <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	689b      	ldr	r3, [r3, #8]
 80030e2:	f003 0302 	and.w	r3, r3, #2
 80030e6:	2b02      	cmp	r3, #2
 80030e8:	d134      	bne.n	8003154 <HAL_SPI_TransmitReceive+0x30a>
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80030ee:	b29b      	uxth	r3, r3
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d02f      	beq.n	8003154 <HAL_SPI_TransmitReceive+0x30a>
 80030f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030f6:	2b01      	cmp	r3, #1
 80030f8:	d12c      	bne.n	8003154 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80030fe:	b29b      	uxth	r3, r3
 8003100:	2b01      	cmp	r3, #1
 8003102:	d912      	bls.n	800312a <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003108:	881a      	ldrh	r2, [r3, #0]
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003114:	1c9a      	adds	r2, r3, #2
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800311e:	b29b      	uxth	r3, r3
 8003120:	3b02      	subs	r3, #2
 8003122:	b29a      	uxth	r2, r3
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003128:	e012      	b.n	8003150 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	330c      	adds	r3, #12
 8003134:	7812      	ldrb	r2, [r2, #0]
 8003136:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800313c:	1c5a      	adds	r2, r3, #1
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003146:	b29b      	uxth	r3, r3
 8003148:	3b01      	subs	r3, #1
 800314a:	b29a      	uxth	r2, r3
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003150:	2300      	movs	r3, #0
 8003152:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	689b      	ldr	r3, [r3, #8]
 800315a:	f003 0301 	and.w	r3, r3, #1
 800315e:	2b01      	cmp	r3, #1
 8003160:	d148      	bne.n	80031f4 <HAL_SPI_TransmitReceive+0x3aa>
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003168:	b29b      	uxth	r3, r3
 800316a:	2b00      	cmp	r3, #0
 800316c:	d042      	beq.n	80031f4 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003174:	b29b      	uxth	r3, r3
 8003176:	2b01      	cmp	r3, #1
 8003178:	d923      	bls.n	80031c2 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	68da      	ldr	r2, [r3, #12]
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003184:	b292      	uxth	r2, r2
 8003186:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800318c:	1c9a      	adds	r2, r3, #2
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003198:	b29b      	uxth	r3, r3
 800319a:	3b02      	subs	r3, #2
 800319c:	b29a      	uxth	r2, r3
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80031aa:	b29b      	uxth	r3, r3
 80031ac:	2b01      	cmp	r3, #1
 80031ae:	d81f      	bhi.n	80031f0 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	685a      	ldr	r2, [r3, #4]
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80031be:	605a      	str	r2, [r3, #4]
 80031c0:	e016      	b.n	80031f0 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f103 020c 	add.w	r2, r3, #12
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ce:	7812      	ldrb	r2, [r2, #0]
 80031d0:	b2d2      	uxtb	r2, r2
 80031d2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031d8:	1c5a      	adds	r2, r3, #1
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80031e4:	b29b      	uxth	r3, r3
 80031e6:	3b01      	subs	r3, #1
 80031e8:	b29a      	uxth	r2, r3
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80031f0:	2301      	movs	r3, #1
 80031f2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80031f4:	f7fe f998 	bl	8001528 <HAL_GetTick>
 80031f8:	4602      	mov	r2, r0
 80031fa:	69fb      	ldr	r3, [r7, #28]
 80031fc:	1ad3      	subs	r3, r2, r3
 80031fe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003200:	429a      	cmp	r2, r3
 8003202:	d803      	bhi.n	800320c <HAL_SPI_TransmitReceive+0x3c2>
 8003204:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003206:	f1b3 3fff 	cmp.w	r3, #4294967295
 800320a:	d102      	bne.n	8003212 <HAL_SPI_TransmitReceive+0x3c8>
 800320c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800320e:	2b00      	cmp	r3, #0
 8003210:	d103      	bne.n	800321a <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8003212:	2303      	movs	r3, #3
 8003214:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8003218:	e01c      	b.n	8003254 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800321e:	b29b      	uxth	r3, r3
 8003220:	2b00      	cmp	r3, #0
 8003222:	f47f af5b 	bne.w	80030dc <HAL_SPI_TransmitReceive+0x292>
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800322c:	b29b      	uxth	r3, r3
 800322e:	2b00      	cmp	r3, #0
 8003230:	f47f af54 	bne.w	80030dc <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003234:	69fa      	ldr	r2, [r7, #28]
 8003236:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003238:	68f8      	ldr	r0, [r7, #12]
 800323a:	f000 f98f 	bl	800355c <SPI_EndRxTxTransaction>
 800323e:	4603      	mov	r3, r0
 8003240:	2b00      	cmp	r3, #0
 8003242:	d006      	beq.n	8003252 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8003244:	2301      	movs	r3, #1
 8003246:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	2220      	movs	r2, #32
 800324e:	661a      	str	r2, [r3, #96]	; 0x60
 8003250:	e000      	b.n	8003254 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8003252:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	2201      	movs	r2, #1
 8003258:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	2200      	movs	r2, #0
 8003260:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8003264:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8003268:	4618      	mov	r0, r3
 800326a:	3728      	adds	r7, #40	; 0x28
 800326c:	46bd      	mov	sp, r7
 800326e:	bd80      	pop	{r7, pc}

08003270 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b088      	sub	sp, #32
 8003274:	af00      	add	r7, sp, #0
 8003276:	60f8      	str	r0, [r7, #12]
 8003278:	60b9      	str	r1, [r7, #8]
 800327a:	603b      	str	r3, [r7, #0]
 800327c:	4613      	mov	r3, r2
 800327e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003280:	f7fe f952 	bl	8001528 <HAL_GetTick>
 8003284:	4602      	mov	r2, r0
 8003286:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003288:	1a9b      	subs	r3, r3, r2
 800328a:	683a      	ldr	r2, [r7, #0]
 800328c:	4413      	add	r3, r2
 800328e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003290:	f7fe f94a 	bl	8001528 <HAL_GetTick>
 8003294:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003296:	4b39      	ldr	r3, [pc, #228]	; (800337c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	015b      	lsls	r3, r3, #5
 800329c:	0d1b      	lsrs	r3, r3, #20
 800329e:	69fa      	ldr	r2, [r7, #28]
 80032a0:	fb02 f303 	mul.w	r3, r2, r3
 80032a4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80032a6:	e054      	b.n	8003352 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032ae:	d050      	beq.n	8003352 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80032b0:	f7fe f93a 	bl	8001528 <HAL_GetTick>
 80032b4:	4602      	mov	r2, r0
 80032b6:	69bb      	ldr	r3, [r7, #24]
 80032b8:	1ad3      	subs	r3, r2, r3
 80032ba:	69fa      	ldr	r2, [r7, #28]
 80032bc:	429a      	cmp	r2, r3
 80032be:	d902      	bls.n	80032c6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80032c0:	69fb      	ldr	r3, [r7, #28]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d13d      	bne.n	8003342 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	685a      	ldr	r2, [r3, #4]
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80032d4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	685b      	ldr	r3, [r3, #4]
 80032da:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80032de:	d111      	bne.n	8003304 <SPI_WaitFlagStateUntilTimeout+0x94>
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	689b      	ldr	r3, [r3, #8]
 80032e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80032e8:	d004      	beq.n	80032f4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	689b      	ldr	r3, [r3, #8]
 80032ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032f2:	d107      	bne.n	8003304 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	681a      	ldr	r2, [r3, #0]
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003302:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003308:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800330c:	d10f      	bne.n	800332e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	681a      	ldr	r2, [r3, #0]
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800331c:	601a      	str	r2, [r3, #0]
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	681a      	ldr	r2, [r3, #0]
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800332c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	2201      	movs	r2, #1
 8003332:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	2200      	movs	r2, #0
 800333a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800333e:	2303      	movs	r3, #3
 8003340:	e017      	b.n	8003372 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003342:	697b      	ldr	r3, [r7, #20]
 8003344:	2b00      	cmp	r3, #0
 8003346:	d101      	bne.n	800334c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003348:	2300      	movs	r3, #0
 800334a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800334c:	697b      	ldr	r3, [r7, #20]
 800334e:	3b01      	subs	r3, #1
 8003350:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	689a      	ldr	r2, [r3, #8]
 8003358:	68bb      	ldr	r3, [r7, #8]
 800335a:	4013      	ands	r3, r2
 800335c:	68ba      	ldr	r2, [r7, #8]
 800335e:	429a      	cmp	r2, r3
 8003360:	bf0c      	ite	eq
 8003362:	2301      	moveq	r3, #1
 8003364:	2300      	movne	r3, #0
 8003366:	b2db      	uxtb	r3, r3
 8003368:	461a      	mov	r2, r3
 800336a:	79fb      	ldrb	r3, [r7, #7]
 800336c:	429a      	cmp	r2, r3
 800336e:	d19b      	bne.n	80032a8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003370:	2300      	movs	r3, #0
}
 8003372:	4618      	mov	r0, r3
 8003374:	3720      	adds	r7, #32
 8003376:	46bd      	mov	sp, r7
 8003378:	bd80      	pop	{r7, pc}
 800337a:	bf00      	nop
 800337c:	20000014 	.word	0x20000014

08003380 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	b08a      	sub	sp, #40	; 0x28
 8003384:	af00      	add	r7, sp, #0
 8003386:	60f8      	str	r0, [r7, #12]
 8003388:	60b9      	str	r1, [r7, #8]
 800338a:	607a      	str	r2, [r7, #4]
 800338c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800338e:	2300      	movs	r3, #0
 8003390:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003392:	f7fe f8c9 	bl	8001528 <HAL_GetTick>
 8003396:	4602      	mov	r2, r0
 8003398:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800339a:	1a9b      	subs	r3, r3, r2
 800339c:	683a      	ldr	r2, [r7, #0]
 800339e:	4413      	add	r3, r2
 80033a0:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 80033a2:	f7fe f8c1 	bl	8001528 <HAL_GetTick>
 80033a6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	330c      	adds	r3, #12
 80033ae:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80033b0:	4b3d      	ldr	r3, [pc, #244]	; (80034a8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80033b2:	681a      	ldr	r2, [r3, #0]
 80033b4:	4613      	mov	r3, r2
 80033b6:	009b      	lsls	r3, r3, #2
 80033b8:	4413      	add	r3, r2
 80033ba:	00da      	lsls	r2, r3, #3
 80033bc:	1ad3      	subs	r3, r2, r3
 80033be:	0d1b      	lsrs	r3, r3, #20
 80033c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80033c2:	fb02 f303 	mul.w	r3, r2, r3
 80033c6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80033c8:	e060      	b.n	800348c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80033ca:	68bb      	ldr	r3, [r7, #8]
 80033cc:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80033d0:	d107      	bne.n	80033e2 <SPI_WaitFifoStateUntilTimeout+0x62>
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d104      	bne.n	80033e2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80033d8:	69fb      	ldr	r3, [r7, #28]
 80033da:	781b      	ldrb	r3, [r3, #0]
 80033dc:	b2db      	uxtb	r3, r3
 80033de:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80033e0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033e8:	d050      	beq.n	800348c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80033ea:	f7fe f89d 	bl	8001528 <HAL_GetTick>
 80033ee:	4602      	mov	r2, r0
 80033f0:	6a3b      	ldr	r3, [r7, #32]
 80033f2:	1ad3      	subs	r3, r2, r3
 80033f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80033f6:	429a      	cmp	r2, r3
 80033f8:	d902      	bls.n	8003400 <SPI_WaitFifoStateUntilTimeout+0x80>
 80033fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d13d      	bne.n	800347c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	685a      	ldr	r2, [r3, #4]
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800340e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	685b      	ldr	r3, [r3, #4]
 8003414:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003418:	d111      	bne.n	800343e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	689b      	ldr	r3, [r3, #8]
 800341e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003422:	d004      	beq.n	800342e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	689b      	ldr	r3, [r3, #8]
 8003428:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800342c:	d107      	bne.n	800343e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	681a      	ldr	r2, [r3, #0]
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800343c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003442:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003446:	d10f      	bne.n	8003468 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	681a      	ldr	r2, [r3, #0]
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003456:	601a      	str	r2, [r3, #0]
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	681a      	ldr	r2, [r3, #0]
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003466:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	2201      	movs	r2, #1
 800346c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	2200      	movs	r2, #0
 8003474:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8003478:	2303      	movs	r3, #3
 800347a:	e010      	b.n	800349e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800347c:	69bb      	ldr	r3, [r7, #24]
 800347e:	2b00      	cmp	r3, #0
 8003480:	d101      	bne.n	8003486 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8003482:	2300      	movs	r3, #0
 8003484:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8003486:	69bb      	ldr	r3, [r7, #24]
 8003488:	3b01      	subs	r3, #1
 800348a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	689a      	ldr	r2, [r3, #8]
 8003492:	68bb      	ldr	r3, [r7, #8]
 8003494:	4013      	ands	r3, r2
 8003496:	687a      	ldr	r2, [r7, #4]
 8003498:	429a      	cmp	r2, r3
 800349a:	d196      	bne.n	80033ca <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800349c:	2300      	movs	r3, #0
}
 800349e:	4618      	mov	r0, r3
 80034a0:	3728      	adds	r7, #40	; 0x28
 80034a2:	46bd      	mov	sp, r7
 80034a4:	bd80      	pop	{r7, pc}
 80034a6:	bf00      	nop
 80034a8:	20000014 	.word	0x20000014

080034ac <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b086      	sub	sp, #24
 80034b0:	af02      	add	r7, sp, #8
 80034b2:	60f8      	str	r0, [r7, #12]
 80034b4:	60b9      	str	r1, [r7, #8]
 80034b6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80034c0:	d111      	bne.n	80034e6 <SPI_EndRxTransaction+0x3a>
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	689b      	ldr	r3, [r3, #8]
 80034c6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80034ca:	d004      	beq.n	80034d6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	689b      	ldr	r3, [r3, #8]
 80034d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80034d4:	d107      	bne.n	80034e6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	681a      	ldr	r2, [r3, #0]
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80034e4:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	9300      	str	r3, [sp, #0]
 80034ea:	68bb      	ldr	r3, [r7, #8]
 80034ec:	2200      	movs	r2, #0
 80034ee:	2180      	movs	r1, #128	; 0x80
 80034f0:	68f8      	ldr	r0, [r7, #12]
 80034f2:	f7ff febd 	bl	8003270 <SPI_WaitFlagStateUntilTimeout>
 80034f6:	4603      	mov	r3, r0
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d007      	beq.n	800350c <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003500:	f043 0220 	orr.w	r2, r3, #32
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003508:	2303      	movs	r3, #3
 800350a:	e023      	b.n	8003554 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003514:	d11d      	bne.n	8003552 <SPI_EndRxTransaction+0xa6>
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	689b      	ldr	r3, [r3, #8]
 800351a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800351e:	d004      	beq.n	800352a <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	689b      	ldr	r3, [r3, #8]
 8003524:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003528:	d113      	bne.n	8003552 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	9300      	str	r3, [sp, #0]
 800352e:	68bb      	ldr	r3, [r7, #8]
 8003530:	2200      	movs	r2, #0
 8003532:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8003536:	68f8      	ldr	r0, [r7, #12]
 8003538:	f7ff ff22 	bl	8003380 <SPI_WaitFifoStateUntilTimeout>
 800353c:	4603      	mov	r3, r0
 800353e:	2b00      	cmp	r3, #0
 8003540:	d007      	beq.n	8003552 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003546:	f043 0220 	orr.w	r2, r3, #32
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800354e:	2303      	movs	r3, #3
 8003550:	e000      	b.n	8003554 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8003552:	2300      	movs	r3, #0
}
 8003554:	4618      	mov	r0, r3
 8003556:	3710      	adds	r7, #16
 8003558:	46bd      	mov	sp, r7
 800355a:	bd80      	pop	{r7, pc}

0800355c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	b086      	sub	sp, #24
 8003560:	af02      	add	r7, sp, #8
 8003562:	60f8      	str	r0, [r7, #12]
 8003564:	60b9      	str	r1, [r7, #8]
 8003566:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	9300      	str	r3, [sp, #0]
 800356c:	68bb      	ldr	r3, [r7, #8]
 800356e:	2200      	movs	r2, #0
 8003570:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8003574:	68f8      	ldr	r0, [r7, #12]
 8003576:	f7ff ff03 	bl	8003380 <SPI_WaitFifoStateUntilTimeout>
 800357a:	4603      	mov	r3, r0
 800357c:	2b00      	cmp	r3, #0
 800357e:	d007      	beq.n	8003590 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003584:	f043 0220 	orr.w	r2, r3, #32
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800358c:	2303      	movs	r3, #3
 800358e:	e027      	b.n	80035e0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	9300      	str	r3, [sp, #0]
 8003594:	68bb      	ldr	r3, [r7, #8]
 8003596:	2200      	movs	r2, #0
 8003598:	2180      	movs	r1, #128	; 0x80
 800359a:	68f8      	ldr	r0, [r7, #12]
 800359c:	f7ff fe68 	bl	8003270 <SPI_WaitFlagStateUntilTimeout>
 80035a0:	4603      	mov	r3, r0
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d007      	beq.n	80035b6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035aa:	f043 0220 	orr.w	r2, r3, #32
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80035b2:	2303      	movs	r3, #3
 80035b4:	e014      	b.n	80035e0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	9300      	str	r3, [sp, #0]
 80035ba:	68bb      	ldr	r3, [r7, #8]
 80035bc:	2200      	movs	r2, #0
 80035be:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80035c2:	68f8      	ldr	r0, [r7, #12]
 80035c4:	f7ff fedc 	bl	8003380 <SPI_WaitFifoStateUntilTimeout>
 80035c8:	4603      	mov	r3, r0
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d007      	beq.n	80035de <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035d2:	f043 0220 	orr.w	r2, r3, #32
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80035da:	2303      	movs	r3, #3
 80035dc:	e000      	b.n	80035e0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80035de:	2300      	movs	r3, #0
}
 80035e0:	4618      	mov	r0, r3
 80035e2:	3710      	adds	r7, #16
 80035e4:	46bd      	mov	sp, r7
 80035e6:	bd80      	pop	{r7, pc}

080035e8 <memset>:
 80035e8:	4402      	add	r2, r0
 80035ea:	4603      	mov	r3, r0
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d100      	bne.n	80035f2 <memset+0xa>
 80035f0:	4770      	bx	lr
 80035f2:	f803 1b01 	strb.w	r1, [r3], #1
 80035f6:	e7f9      	b.n	80035ec <memset+0x4>

080035f8 <__libc_init_array>:
 80035f8:	b570      	push	{r4, r5, r6, lr}
 80035fa:	4d0d      	ldr	r5, [pc, #52]	; (8003630 <__libc_init_array+0x38>)
 80035fc:	4c0d      	ldr	r4, [pc, #52]	; (8003634 <__libc_init_array+0x3c>)
 80035fe:	1b64      	subs	r4, r4, r5
 8003600:	10a4      	asrs	r4, r4, #2
 8003602:	2600      	movs	r6, #0
 8003604:	42a6      	cmp	r6, r4
 8003606:	d109      	bne.n	800361c <__libc_init_array+0x24>
 8003608:	4d0b      	ldr	r5, [pc, #44]	; (8003638 <__libc_init_array+0x40>)
 800360a:	4c0c      	ldr	r4, [pc, #48]	; (800363c <__libc_init_array+0x44>)
 800360c:	f000 f826 	bl	800365c <_init>
 8003610:	1b64      	subs	r4, r4, r5
 8003612:	10a4      	asrs	r4, r4, #2
 8003614:	2600      	movs	r6, #0
 8003616:	42a6      	cmp	r6, r4
 8003618:	d105      	bne.n	8003626 <__libc_init_array+0x2e>
 800361a:	bd70      	pop	{r4, r5, r6, pc}
 800361c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003620:	4798      	blx	r3
 8003622:	3601      	adds	r6, #1
 8003624:	e7ee      	b.n	8003604 <__libc_init_array+0xc>
 8003626:	f855 3b04 	ldr.w	r3, [r5], #4
 800362a:	4798      	blx	r3
 800362c:	3601      	adds	r6, #1
 800362e:	e7f2      	b.n	8003616 <__libc_init_array+0x1e>
 8003630:	080036b8 	.word	0x080036b8
 8003634:	080036b8 	.word	0x080036b8
 8003638:	080036b8 	.word	0x080036b8
 800363c:	080036bc 	.word	0x080036bc

08003640 <memcpy>:
 8003640:	440a      	add	r2, r1
 8003642:	4291      	cmp	r1, r2
 8003644:	f100 33ff 	add.w	r3, r0, #4294967295
 8003648:	d100      	bne.n	800364c <memcpy+0xc>
 800364a:	4770      	bx	lr
 800364c:	b510      	push	{r4, lr}
 800364e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003652:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003656:	4291      	cmp	r1, r2
 8003658:	d1f9      	bne.n	800364e <memcpy+0xe>
 800365a:	bd10      	pop	{r4, pc}

0800365c <_init>:
 800365c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800365e:	bf00      	nop
 8003660:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003662:	bc08      	pop	{r3}
 8003664:	469e      	mov	lr, r3
 8003666:	4770      	bx	lr

08003668 <_fini>:
 8003668:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800366a:	bf00      	nop
 800366c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800366e:	bc08      	pop	{r3}
 8003670:	469e      	mov	lr, r3
 8003672:	4770      	bx	lr
