{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1692840139217 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692840139217 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 23 19:22:19 2023 " "Processing started: Wed Aug 23 19:22:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692840139217 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1692840139217 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Laboratorio_2 -c Laboratorio_2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Laboratorio_2 -c Laboratorio_2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1692840139217 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1692840139563 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1692840139563 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "bin_bcd_deco.sv(59) " "Verilog HDL warning at bin_bcd_deco.sv(59): extended using \"x\" or \"z\"" {  } { { "bin_bcd_deco.sv" "" { Text "C:/Users/sergi/Desktop/TEC/2023/2/TALLER/LABS/LAB_2/CODE/bin_bcd_deco.sv" 59 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1692840146865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_bcd_deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file bin_bcd_deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bin_bcd_deco " "Found entity 1: bin_bcd_deco" {  } { { "bin_bcd_deco.sv" "" { Text "C:/Users/sergi/Desktop/TEC/2023/2/TALLER/LABS/LAB_2/CODE/bin_bcd_deco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692840146866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1692840146866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_bcd_deco_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file bin_bcd_deco_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bin_bcd_deco_tb " "Found entity 1: bin_bcd_deco_tb" {  } { { "bin_bcd_deco_tb.sv" "" { Text "C:/Users/sergi/Desktop/TEC/2023/2/TALLER/LABS/LAB_2/CODE/bin_bcd_deco_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692840146867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1692840146867 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bin_bcd_deco " "Elaborating entity \"bin_bcd_deco\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1692840146889 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin_bcd_deco.sv(30) " "Verilog HDL assignment warning at bin_bcd_deco.sv(30): truncated value with size 32 to match size of target (4)" {  } { { "bin_bcd_deco.sv" "" { Text "C:/Users/sergi/Desktop/TEC/2023/2/TALLER/LABS/LAB_2/CODE/bin_bcd_deco.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692840146890 "|bin_bcd_deco"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sergi/Desktop/TEC/2023/2/TALLER/LABS/LAB_2/CODE/output_files/Laboratorio_2.map.smsg " "Generated suppressed messages file C:/Users/sergi/Desktop/TEC/2023/2/TALLER/LABS/LAB_2/CODE/output_files/Laboratorio_2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1692840146943 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692840146952 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 23 19:22:26 2023 " "Processing ended: Wed Aug 23 19:22:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692840146952 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692840146952 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692840146952 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1692840146952 ""}
