# Verilog-Gate-Level-Pong-Game

Digital System Design (CSED272) POSTECH
Final Project

Implementing pong game in FPGA board in gate-level
Work with Seonghyun Park
