;redcode
;assert 1
	SPL 0, <-404
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMZ 210, 60
	SUB 38, 3
	ADD @120, 6
	JMZ 270, 60
	SUB @120, 6
	SUB @127, 106
	ADD 3, <0
	CMP 270, 0
	SUB @0, @4
	MOV 0, <-20
	JMP 208, <80
	SUB @127, 106
	SUB @0, @2
	ADD 100, 0
	SUB @127, 106
	MOV 0, <-20
	JMP 208, <80
	ADD @0, @2
	CMP -7, <-420
	ADD 0, @42
	JMP 208, <80
	JMP 208, <80
	ADD 100, 0
	ADD -13, <15
	MOV 0, <-20
	SUB 830, 0
	SPL 0, <-404
	ADD @120, 6
	ADD @120, 6
	SPL 0, <-404
	SPL 0, <-404
	MOV 0, <-20
	MOV 0, <-20
	JMP 208, <80
	SPL 0, <-404
	JMN -1, @-20
	SUB @0, <-2
	MOV 600, <-20
	SUB @120, 6
	MOV -7, <-20
	SUB @120, 6
	MOV -1, <-20
	SPL 0, <-404
	SPL 0, <-404
	CMP -7, <-420
