#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Nov  6 23:09:14 2025
# Process ID: 3809246
# Current directory: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W6_N4
# Command line: vivado -mode batch -source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W6_N4/run.tcl
# Log file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W6_N4/vivado.log
# Journal file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W6_N4/vivado.jou
# Running On: en4228283l, OS: Linux, CPU Frequency: 3699.727 MHz, CPU Physical cores: 32, Host memory: 269992 MB
#-----------------------------------------------------------
source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W6_N4/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W6_N4/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W6_N4/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3809335
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3037.328 ; gain = 239.832 ; free physical = 126338 ; free virtual = 229571
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.528; parent = 2372.419; children = 254.109
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4013.379; parent = 3040.301; children = 973.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W6_N4/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W6_N4/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3150.266 ; gain = 352.770 ; free physical = 126120 ; free virtual = 229355
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.528; parent = 2372.419; children = 254.109
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4123.348; parent = 3150.270; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3165.109 ; gain = 367.613 ; free physical = 126084 ; free virtual = 229318
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.528; parent = 2372.419; children = 254.109
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4138.191; parent = 3165.113; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3165.109 ; gain = 367.613 ; free physical = 126075 ; free virtual = 229310
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.528; parent = 2372.419; children = 254.109
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4138.191; parent = 3165.113; children = 973.078
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3165.109 ; gain = 0.000 ; free physical = 126072 ; free virtual = 229307
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W6_N4/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W6_N4/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3327.828 ; gain = 0.000 ; free physical = 125923 ; free virtual = 229158
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3327.828 ; gain = 0.000 ; free physical = 125925 ; free virtual = 229160
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3327.828 ; gain = 530.332 ; free physical = 126054 ; free virtual = 229288
Synthesis current peak Physical Memory [PSS] (MB): peak = 2631.872; parent = 2377.763; children = 254.109
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4268.895; parent = 3295.816; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3327.828 ; gain = 530.332 ; free physical = 126054 ; free virtual = 229288
Synthesis current peak Physical Memory [PSS] (MB): peak = 2631.872; parent = 2377.763; children = 254.109
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4268.895; parent = 3295.816; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3327.828 ; gain = 530.332 ; free physical = 126054 ; free virtual = 229289
Synthesis current peak Physical Memory [PSS] (MB): peak = 2631.872; parent = 2377.763; children = 254.109
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4268.895; parent = 3295.816; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 3327.828 ; gain = 530.332 ; free physical = 126106 ; free virtual = 229342
Synthesis current peak Physical Memory [PSS] (MB): peak = 2648.071; parent = 2393.993; children = 254.109
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4268.895; parent = 3295.816; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   19 Bit       Adders := 249   
+---Registers : 
	               19 Bit    Registers := 251   
	               11 Bit    Registers := 250   
	                1 Bit    Registers := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 3327.828 ; gain = 530.332 ; free physical = 126388 ; free virtual = 229642
Synthesis current peak Physical Memory [PSS] (MB): peak = 2686.392; parent = 2432.313; children = 254.109
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4268.895; parent = 3295.816; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:48 . Memory (MB): peak = 3720.188 ; gain = 922.691 ; free physical = 125885 ; free virtual = 229140
Synthesis current peak Physical Memory [PSS] (MB): peak = 3257.317; parent = 3003.239; children = 254.109
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4693.270; parent = 3720.191; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 3756.758 ; gain = 959.262 ; free physical = 125858 ; free virtual = 229113
Synthesis current peak Physical Memory [PSS] (MB): peak = 3287.888; parent = 3033.810; children = 254.109
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4729.840; parent = 3756.762; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:54 . Memory (MB): peak = 4104.328 ; gain = 1306.832 ; free physical = 125556 ; free virtual = 228811
Synthesis current peak Physical Memory [PSS] (MB): peak = 3304.661; parent = 3050.583; children = 254.109
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5077.410; parent = 4104.332; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:57 . Memory (MB): peak = 4104.328 ; gain = 1306.832 ; free physical = 125581 ; free virtual = 228836
Synthesis current peak Physical Memory [PSS] (MB): peak = 3306.478; parent = 3052.399; children = 254.109
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5077.410; parent = 4104.332; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:58 . Memory (MB): peak = 4104.328 ; gain = 1306.832 ; free physical = 125582 ; free virtual = 228837
Synthesis current peak Physical Memory [PSS] (MB): peak = 3306.579; parent = 3052.501; children = 254.109
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5077.410; parent = 4104.332; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:00:58 . Memory (MB): peak = 4104.328 ; gain = 1306.832 ; free physical = 125581 ; free virtual = 228836
Synthesis current peak Physical Memory [PSS] (MB): peak = 3308.083; parent = 3054.005; children = 254.109
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5077.410; parent = 4104.332; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:00:59 . Memory (MB): peak = 4104.328 ; gain = 1306.832 ; free physical = 125582 ; free virtual = 228837
Synthesis current peak Physical Memory [PSS] (MB): peak = 3308.146; parent = 3054.067; children = 254.109
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5077.410; parent = 4104.332; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:00:59 . Memory (MB): peak = 4104.328 ; gain = 1306.832 ; free physical = 125597 ; free virtual = 228851
Synthesis current peak Physical Memory [PSS] (MB): peak = 3309.239; parent = 3055.161; children = 254.109
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5077.410; parent = 4104.332; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:00:59 . Memory (MB): peak = 4104.328 ; gain = 1306.832 ; free physical = 125597 ; free virtual = 228851
Synthesis current peak Physical Memory [PSS] (MB): peak = 3309.247; parent = 3055.169; children = 254.109
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5077.410; parent = 4104.332; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  2005|
|3     |LUT2   |  8480|
|4     |LUT4   |  2500|
|5     |LUT5   |   500|
|6     |LUT6   |  8000|
|7     |FDRE   |  6014|
|8     |IBUF   |  5003|
|9     |OBUF   |    20|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:00:59 . Memory (MB): peak = 4104.328 ; gain = 1306.832 ; free physical = 125597 ; free virtual = 228851
Synthesis current peak Physical Memory [PSS] (MB): peak = 3309.263; parent = 3055.185; children = 254.109
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5077.410; parent = 4104.332; children = 973.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:00:55 . Memory (MB): peak = 4104.328 ; gain = 1144.113 ; free physical = 125619 ; free virtual = 228874
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:00:59 . Memory (MB): peak = 4104.336 ; gain = 1306.832 ; free physical = 125619 ; free virtual = 228874
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 4104.336 ; gain = 0.000 ; free physical = 125725 ; free virtual = 228980
INFO: [Netlist 29-17] Analyzing 7009 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotprod' is not ideal for floorplanning, since the cellview 'dotprod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W6_N4/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W6_N4/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4128.340 ; gain = 0.000 ; free physical = 125651 ; free virtual = 228906
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5004 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 5003 instances

Synth Design complete, checksum: 5ad1de4a
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:13 . Memory (MB): peak = 4128.340 ; gain = 2423.664 ; free physical = 125830 ; free virtual = 229085
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W6_N4/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M500_W6_N4/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 4703.242 ; gain = 574.902 ; free physical = 125247 ; free virtual = 228502
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 23:10:50 2025...
