
*** Running vivado
    with args -log bd_1361_aclk_kernel_01_adapt_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_1361_aclk_kernel_01_adapt_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_1361_aclk_kernel_01_adapt_0.tcl -notrace
INFO: Dispatch client connection id - 32860
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1859.512 ; gain = 2.020 ; free physical = 95034 ; free virtual = 118635
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/xo/ip_repo/xilinx_com_hls_topKQueryScores_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2022.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/clk_metadata_adapter_v1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_aclk_kernel_01_adapt_0
Command: synth_design -top bd_1361_aclk_kernel_01_adapt_0 -part xcu250-figd2104-2L-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21926
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3428.359 ; gain = 355.758 ; free physical = 89520 ; free virtual = 113075
Synthesis current peak Physical Memory [PSS] (MB): peak = 2568.494; parent = 2367.593; children = 200.901
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4643.246; parent = 3431.332; children = 1211.914
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_1361_aclk_kernel_01_adapt_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ss_ucs_0/bd_0/ip/ip_87/synth/bd_1361_aclk_kernel_01_adapt_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'clk_metadata_adapter_v1_0_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/586a/hdl/clk_metadata_adapter_v1_0_vl_rfs.v:48]
INFO: [Synth 8-6155] done synthesizing module 'clk_metadata_adapter_v1_0_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/586a/hdl/clk_metadata_adapter_v1_0_vl_rfs.v:48]
INFO: [Synth 8-6155] done synthesizing module 'bd_1361_aclk_kernel_01_adapt_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ss_ucs_0/bd_0/ip/ip_87/synth/bd_1361_aclk_kernel_01_adapt_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3499.305 ; gain = 426.703 ; free physical = 90065 ; free virtual = 113621
Synthesis current peak Physical Memory [PSS] (MB): peak = 2568.494; parent = 2367.593; children = 200.901
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4771.699; parent = 3499.301; children = 1272.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3517.113 ; gain = 444.512 ; free physical = 90169 ; free virtual = 113725
Synthesis current peak Physical Memory [PSS] (MB): peak = 2568.494; parent = 2367.593; children = 200.901
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4789.512; parent = 3517.113; children = 1272.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3517.113 ; gain = 444.512 ; free physical = 90193 ; free virtual = 113749
Synthesis current peak Physical Memory [PSS] (MB): peak = 2568.494; parent = 2367.593; children = 200.901
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4789.512; parent = 3517.113; children = 1272.398
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3517.113 ; gain = 0.000 ; free physical = 90215 ; free virtual = 113771
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3554.887 ; gain = 0.000 ; free physical = 92284 ; free virtual = 115840
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3557.859 ; gain = 2.973 ; free physical = 92282 ; free virtual = 115839
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3557.859 ; gain = 485.258 ; free physical = 93286 ; free virtual = 116845
Synthesis current peak Physical Memory [PSS] (MB): peak = 2568.494; parent = 2367.593; children = 200.901
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4830.258; parent = 3557.859; children = 1272.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3557.859 ; gain = 485.258 ; free physical = 93310 ; free virtual = 116869
Synthesis current peak Physical Memory [PSS] (MB): peak = 2568.494; parent = 2367.593; children = 200.901
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4830.258; parent = 3557.859; children = 1272.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3557.859 ; gain = 485.258 ; free physical = 93277 ; free virtual = 116836
Synthesis current peak Physical Memory [PSS] (MB): peak = 2568.494; parent = 2367.593; children = 200.901
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4830.258; parent = 3557.859; children = 1272.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3557.863 ; gain = 485.262 ; free physical = 93189 ; free virtual = 116749
Synthesis current peak Physical Memory [PSS] (MB): peak = 2568.494; parent = 2367.593; children = 200.901
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4830.258; parent = 3557.859; children = 1272.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3330] design bd_1361_aclk_kernel_01_adapt_0 has an empty top module
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3557.863 ; gain = 485.262 ; free physical = 92413 ; free virtual = 115985
Synthesis current peak Physical Memory [PSS] (MB): peak = 2568.494; parent = 2367.593; children = 200.901
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4830.258; parent = 3557.859; children = 1272.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 3873.844 ; gain = 801.242 ; free physical = 87254 ; free virtual = 110829
Synthesis current peak Physical Memory [PSS] (MB): peak = 2922.646; parent = 2791.737; children = 200.901
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5146.242; parent = 3873.844; children = 1272.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 3873.844 ; gain = 801.242 ; free physical = 87212 ; free virtual = 110788
Synthesis current peak Physical Memory [PSS] (MB): peak = 2922.666; parent = 2791.757; children = 200.901
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5146.242; parent = 3873.844; children = 1272.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 3892.871 ; gain = 820.270 ; free physical = 87163 ; free virtual = 110733
Synthesis current peak Physical Memory [PSS] (MB): peak = 2922.825; parent = 2791.916; children = 200.901
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5165.273; parent = 3892.875; children = 1272.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 3898.812 ; gain = 826.211 ; free physical = 87112 ; free virtual = 110682
Synthesis current peak Physical Memory [PSS] (MB): peak = 2922.890; parent = 2791.980; children = 200.901
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5171.211; parent = 3898.812; children = 1272.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 3898.812 ; gain = 826.211 ; free physical = 87088 ; free virtual = 110658
Synthesis current peak Physical Memory [PSS] (MB): peak = 2927.511; parent = 2794.156; children = 200.901
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5171.211; parent = 3898.812; children = 1272.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 3898.812 ; gain = 826.211 ; free physical = 87300 ; free virtual = 110881
Synthesis current peak Physical Memory [PSS] (MB): peak = 2927.761; parent = 2794.406; children = 200.901
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5171.211; parent = 3898.812; children = 1272.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 3898.812 ; gain = 826.211 ; free physical = 87284 ; free virtual = 110877
Synthesis current peak Physical Memory [PSS] (MB): peak = 2927.776; parent = 2794.422; children = 200.901
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5171.211; parent = 3898.812; children = 1272.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 3898.812 ; gain = 826.211 ; free physical = 87297 ; free virtual = 110867
Synthesis current peak Physical Memory [PSS] (MB): peak = 2927.776; parent = 2794.422; children = 200.901
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5171.211; parent = 3898.812; children = 1272.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 3898.812 ; gain = 826.211 ; free physical = 87311 ; free virtual = 110881
Synthesis current peak Physical Memory [PSS] (MB): peak = 2927.796; parent = 2794.440; children = 200.901
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5171.211; parent = 3898.812; children = 1272.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 3898.812 ; gain = 826.211 ; free physical = 87324 ; free virtual = 110894
Synthesis current peak Physical Memory [PSS] (MB): peak = 2927.808; parent = 2794.452; children = 200.901
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5171.211; parent = 3898.812; children = 1272.398
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 3898.812 ; gain = 785.465 ; free physical = 87323 ; free virtual = 110893
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 3898.816 ; gain = 826.211 ; free physical = 87319 ; free virtual = 110889
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3898.816 ; gain = 0.000 ; free physical = 87309 ; free virtual = 110879
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3986.352 ; gain = 0.000 ; free physical = 88905 ; free virtual = 112532
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 6fa72da3
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 3986.352 ; gain = 2032.184 ; free physical = 89130 ; free virtual = 112707
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_1361_aclk_kernel_01_adapt_0_synth_1/bd_1361_aclk_kernel_01_adapt_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_1361_aclk_kernel_01_adapt_0, cache-ID = 90d3b4692ff23685
INFO: [Common 17-1381] The checkpoint '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_1361_aclk_kernel_01_adapt_0_synth_1/bd_1361_aclk_kernel_01_adapt_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_1361_aclk_kernel_01_adapt_0_utilization_synth.rpt -pb bd_1361_aclk_kernel_01_adapt_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 27 18:19:29 2023...
