# 忽略所有文件
lab1/beat_generate/project_2/project_2.cache
lab1/beat_generate/project_2/project_2.hw
lab1/beat_generate/project_2/project_2.ip_user_files
lab1/beat_generate/project_2/project_2.sim
lab1/beat_generate/project_2/project_2.xpr

lab1/mux_2_1/project_1/project_1.cache
lab1/mux_2_1/project_1/project_1.hw
lab1/mux_2_1/project_1/project_1.ip_user_files
lab1/mux_2_1/project_1/project_1.sim
lab1/mux_2_1/project_1/project_1.xpr

lab2/adder_32bit/adder_32bit/adder_32bit.cache
lab2/adder_32bit/adder_32bit/adder_32bit.hw
lab2/adder_32bit/adder_32bit/adder_32bit.ip_user_files
lab2/adder_32bit/adder_32bit/adder_32bit.sim
lab2/adder_32bit/adder_32bit/adder_32bit.xpr

lab2/alu/alu/alu.cache
lab2/alu/alu/alu.hw
lab2/alu/alu/alu.ip_user_files
lab2/alu/alu/alu.sim
lab2/alu/alu/alu.xpr

lab3/ram/project_1/project_1.cache
lab3/ram/project_1/project_1.hw
lab3/ram/project_1/project_1.ip_user_files
lab3/ram/project_1/project_1.runs
lab3/ram/project_1/project_1.sim
lab3/ram/project_1/project_1.xpr

lab3/ram_reg/project_1/project_1.cache
lab3/ram_reg/project_1/project_1.hw
lab3/ram_reg/project_1/project_1.ip_user_files
lab3/ram_reg/project_1/project_1.runs
lab3/ram_reg/project_1/project_1.sim
lab3/ram_reg/project_1/project_1.xpr

lab3/reg/regfile/regfile.cache
lab3/reg/regfile/regfile.hw
lab3/reg/regfile/regfile.ip_user_files
lab3/reg/regfile/regfile.runs
lab3/reg/regfile/regfile.sim
lab3/reg/regfile/regfile.xpr

lab4/** 
!lab4/lab4.srcs/
!lab4/lab4.srcs/sources_1/
!lab4/lab4.srcs/sources_1/new
!lab4/lab4.srcs/sources_1/new/**

lab5/** 
!lab5/lab5.srcs/
!lab5/lab5.srcs/sources_1/
!lab5/lab5.srcs/sources_1/new
!lab5/lab5.srcs/sources_1/new/**

lab6/