
week12_SPI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008554  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000500  080086f8  080086f8  000186f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008bf8  08008bf8  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  08008bf8  08008bf8  00018bf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008c00  08008c00  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008c00  08008c00  00018c00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008c04  08008c04  00018c04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  08008c08  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002c0  20000080  08008c84  00020080  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000340  08008c84  00020340  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000114ed  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000240a  00000000  00000000  00031599  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ff0  00000000  00000000  000339a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f18  00000000  00000000  00034998  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000182c9  00000000  00000000  000358b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000113de  00000000  00000000  0004db79  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009c56b  00000000  00000000  0005ef57  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000fb4c2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004b84  00000000  00000000  000fb518  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000080 	.word	0x20000080
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080086dc 	.word	0x080086dc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000084 	.word	0x20000084
 80001dc:	080086dc 	.word	0x080086dc

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_dmul>:
 8000290:	b570      	push	{r4, r5, r6, lr}
 8000292:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000296:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800029a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800029e:	bf1d      	ittte	ne
 80002a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80002a4:	ea94 0f0c 	teqne	r4, ip
 80002a8:	ea95 0f0c 	teqne	r5, ip
 80002ac:	f000 f8de 	bleq	800046c <__aeabi_dmul+0x1dc>
 80002b0:	442c      	add	r4, r5
 80002b2:	ea81 0603 	eor.w	r6, r1, r3
 80002b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002c2:	bf18      	it	ne
 80002c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80002d0:	d038      	beq.n	8000344 <__aeabi_dmul+0xb4>
 80002d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002d6:	f04f 0500 	mov.w	r5, #0
 80002da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002de:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80002e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002e6:	f04f 0600 	mov.w	r6, #0
 80002ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002ee:	f09c 0f00 	teq	ip, #0
 80002f2:	bf18      	it	ne
 80002f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002f8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80002fc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000300:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000304:	d204      	bcs.n	8000310 <__aeabi_dmul+0x80>
 8000306:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800030a:	416d      	adcs	r5, r5
 800030c:	eb46 0606 	adc.w	r6, r6, r6
 8000310:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000314:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000318:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800031c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000320:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000324:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000328:	bf88      	it	hi
 800032a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800032e:	d81e      	bhi.n	800036e <__aeabi_dmul+0xde>
 8000330:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	bd70      	pop	{r4, r5, r6, pc}
 8000344:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000348:	ea46 0101 	orr.w	r1, r6, r1
 800034c:	ea40 0002 	orr.w	r0, r0, r2
 8000350:	ea81 0103 	eor.w	r1, r1, r3
 8000354:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000358:	bfc2      	ittt	gt
 800035a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800035e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000362:	bd70      	popgt	{r4, r5, r6, pc}
 8000364:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000368:	f04f 0e00 	mov.w	lr, #0
 800036c:	3c01      	subs	r4, #1
 800036e:	f300 80ab 	bgt.w	80004c8 <__aeabi_dmul+0x238>
 8000372:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000376:	bfde      	ittt	le
 8000378:	2000      	movle	r0, #0
 800037a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800037e:	bd70      	pople	{r4, r5, r6, pc}
 8000380:	f1c4 0400 	rsb	r4, r4, #0
 8000384:	3c20      	subs	r4, #32
 8000386:	da35      	bge.n	80003f4 <__aeabi_dmul+0x164>
 8000388:	340c      	adds	r4, #12
 800038a:	dc1b      	bgt.n	80003c4 <__aeabi_dmul+0x134>
 800038c:	f104 0414 	add.w	r4, r4, #20
 8000390:	f1c4 0520 	rsb	r5, r4, #32
 8000394:	fa00 f305 	lsl.w	r3, r0, r5
 8000398:	fa20 f004 	lsr.w	r0, r0, r4
 800039c:	fa01 f205 	lsl.w	r2, r1, r5
 80003a0:	ea40 0002 	orr.w	r0, r0, r2
 80003a4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80003a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80003ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003b0:	fa21 f604 	lsr.w	r6, r1, r4
 80003b4:	eb42 0106 	adc.w	r1, r2, r6
 80003b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003bc:	bf08      	it	eq
 80003be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003c2:	bd70      	pop	{r4, r5, r6, pc}
 80003c4:	f1c4 040c 	rsb	r4, r4, #12
 80003c8:	f1c4 0520 	rsb	r5, r4, #32
 80003cc:	fa00 f304 	lsl.w	r3, r0, r4
 80003d0:	fa20 f005 	lsr.w	r0, r0, r5
 80003d4:	fa01 f204 	lsl.w	r2, r1, r4
 80003d8:	ea40 0002 	orr.w	r0, r0, r2
 80003dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003e4:	f141 0100 	adc.w	r1, r1, #0
 80003e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ec:	bf08      	it	eq
 80003ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003f2:	bd70      	pop	{r4, r5, r6, pc}
 80003f4:	f1c4 0520 	rsb	r5, r4, #32
 80003f8:	fa00 f205 	lsl.w	r2, r0, r5
 80003fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000400:	fa20 f304 	lsr.w	r3, r0, r4
 8000404:	fa01 f205 	lsl.w	r2, r1, r5
 8000408:	ea43 0302 	orr.w	r3, r3, r2
 800040c:	fa21 f004 	lsr.w	r0, r1, r4
 8000410:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000414:	fa21 f204 	lsr.w	r2, r1, r4
 8000418:	ea20 0002 	bic.w	r0, r0, r2
 800041c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000420:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000424:	bf08      	it	eq
 8000426:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800042a:	bd70      	pop	{r4, r5, r6, pc}
 800042c:	f094 0f00 	teq	r4, #0
 8000430:	d10f      	bne.n	8000452 <__aeabi_dmul+0x1c2>
 8000432:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000436:	0040      	lsls	r0, r0, #1
 8000438:	eb41 0101 	adc.w	r1, r1, r1
 800043c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000440:	bf08      	it	eq
 8000442:	3c01      	subeq	r4, #1
 8000444:	d0f7      	beq.n	8000436 <__aeabi_dmul+0x1a6>
 8000446:	ea41 0106 	orr.w	r1, r1, r6
 800044a:	f095 0f00 	teq	r5, #0
 800044e:	bf18      	it	ne
 8000450:	4770      	bxne	lr
 8000452:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000456:	0052      	lsls	r2, r2, #1
 8000458:	eb43 0303 	adc.w	r3, r3, r3
 800045c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000460:	bf08      	it	eq
 8000462:	3d01      	subeq	r5, #1
 8000464:	d0f7      	beq.n	8000456 <__aeabi_dmul+0x1c6>
 8000466:	ea43 0306 	orr.w	r3, r3, r6
 800046a:	4770      	bx	lr
 800046c:	ea94 0f0c 	teq	r4, ip
 8000470:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000474:	bf18      	it	ne
 8000476:	ea95 0f0c 	teqne	r5, ip
 800047a:	d00c      	beq.n	8000496 <__aeabi_dmul+0x206>
 800047c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000480:	bf18      	it	ne
 8000482:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000486:	d1d1      	bne.n	800042c <__aeabi_dmul+0x19c>
 8000488:	ea81 0103 	eor.w	r1, r1, r3
 800048c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000490:	f04f 0000 	mov.w	r0, #0
 8000494:	bd70      	pop	{r4, r5, r6, pc}
 8000496:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800049a:	bf06      	itte	eq
 800049c:	4610      	moveq	r0, r2
 800049e:	4619      	moveq	r1, r3
 80004a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004a4:	d019      	beq.n	80004da <__aeabi_dmul+0x24a>
 80004a6:	ea94 0f0c 	teq	r4, ip
 80004aa:	d102      	bne.n	80004b2 <__aeabi_dmul+0x222>
 80004ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004b0:	d113      	bne.n	80004da <__aeabi_dmul+0x24a>
 80004b2:	ea95 0f0c 	teq	r5, ip
 80004b6:	d105      	bne.n	80004c4 <__aeabi_dmul+0x234>
 80004b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004bc:	bf1c      	itt	ne
 80004be:	4610      	movne	r0, r2
 80004c0:	4619      	movne	r1, r3
 80004c2:	d10a      	bne.n	80004da <__aeabi_dmul+0x24a>
 80004c4:	ea81 0103 	eor.w	r1, r1, r3
 80004c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80004cc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd70      	pop	{r4, r5, r6, pc}
 80004da:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004de:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80004e2:	bd70      	pop	{r4, r5, r6, pc}

080004e4 <__aeabi_drsub>:
 80004e4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80004e8:	e002      	b.n	80004f0 <__adddf3>
 80004ea:	bf00      	nop

080004ec <__aeabi_dsub>:
 80004ec:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080004f0 <__adddf3>:
 80004f0:	b530      	push	{r4, r5, lr}
 80004f2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004f6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004fa:	ea94 0f05 	teq	r4, r5
 80004fe:	bf08      	it	eq
 8000500:	ea90 0f02 	teqeq	r0, r2
 8000504:	bf1f      	itttt	ne
 8000506:	ea54 0c00 	orrsne.w	ip, r4, r0
 800050a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800050e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000512:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000516:	f000 80e2 	beq.w	80006de <__adddf3+0x1ee>
 800051a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800051e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000522:	bfb8      	it	lt
 8000524:	426d      	neglt	r5, r5
 8000526:	dd0c      	ble.n	8000542 <__adddf3+0x52>
 8000528:	442c      	add	r4, r5
 800052a:	ea80 0202 	eor.w	r2, r0, r2
 800052e:	ea81 0303 	eor.w	r3, r1, r3
 8000532:	ea82 0000 	eor.w	r0, r2, r0
 8000536:	ea83 0101 	eor.w	r1, r3, r1
 800053a:	ea80 0202 	eor.w	r2, r0, r2
 800053e:	ea81 0303 	eor.w	r3, r1, r3
 8000542:	2d36      	cmp	r5, #54	; 0x36
 8000544:	bf88      	it	hi
 8000546:	bd30      	pophi	{r4, r5, pc}
 8000548:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800054c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000550:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000554:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000558:	d002      	beq.n	8000560 <__adddf3+0x70>
 800055a:	4240      	negs	r0, r0
 800055c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000560:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000564:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000568:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800056c:	d002      	beq.n	8000574 <__adddf3+0x84>
 800056e:	4252      	negs	r2, r2
 8000570:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000574:	ea94 0f05 	teq	r4, r5
 8000578:	f000 80a7 	beq.w	80006ca <__adddf3+0x1da>
 800057c:	f1a4 0401 	sub.w	r4, r4, #1
 8000580:	f1d5 0e20 	rsbs	lr, r5, #32
 8000584:	db0d      	blt.n	80005a2 <__adddf3+0xb2>
 8000586:	fa02 fc0e 	lsl.w	ip, r2, lr
 800058a:	fa22 f205 	lsr.w	r2, r2, r5
 800058e:	1880      	adds	r0, r0, r2
 8000590:	f141 0100 	adc.w	r1, r1, #0
 8000594:	fa03 f20e 	lsl.w	r2, r3, lr
 8000598:	1880      	adds	r0, r0, r2
 800059a:	fa43 f305 	asr.w	r3, r3, r5
 800059e:	4159      	adcs	r1, r3
 80005a0:	e00e      	b.n	80005c0 <__adddf3+0xd0>
 80005a2:	f1a5 0520 	sub.w	r5, r5, #32
 80005a6:	f10e 0e20 	add.w	lr, lr, #32
 80005aa:	2a01      	cmp	r2, #1
 80005ac:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005b0:	bf28      	it	cs
 80005b2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005b6:	fa43 f305 	asr.w	r3, r3, r5
 80005ba:	18c0      	adds	r0, r0, r3
 80005bc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	d507      	bpl.n	80005d6 <__adddf3+0xe6>
 80005c6:	f04f 0e00 	mov.w	lr, #0
 80005ca:	f1dc 0c00 	rsbs	ip, ip, #0
 80005ce:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005d2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005d6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80005da:	d31b      	bcc.n	8000614 <__adddf3+0x124>
 80005dc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80005e0:	d30c      	bcc.n	80005fc <__adddf3+0x10c>
 80005e2:	0849      	lsrs	r1, r1, #1
 80005e4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005e8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005ec:	f104 0401 	add.w	r4, r4, #1
 80005f0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005f4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80005f8:	f080 809a 	bcs.w	8000730 <__adddf3+0x240>
 80005fc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000600:	bf08      	it	eq
 8000602:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000606:	f150 0000 	adcs.w	r0, r0, #0
 800060a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800060e:	ea41 0105 	orr.w	r1, r1, r5
 8000612:	bd30      	pop	{r4, r5, pc}
 8000614:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000618:	4140      	adcs	r0, r0
 800061a:	eb41 0101 	adc.w	r1, r1, r1
 800061e:	3c01      	subs	r4, #1
 8000620:	bf28      	it	cs
 8000622:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000626:	d2e9      	bcs.n	80005fc <__adddf3+0x10c>
 8000628:	f091 0f00 	teq	r1, #0
 800062c:	bf04      	itt	eq
 800062e:	4601      	moveq	r1, r0
 8000630:	2000      	moveq	r0, #0
 8000632:	fab1 f381 	clz	r3, r1
 8000636:	bf08      	it	eq
 8000638:	3320      	addeq	r3, #32
 800063a:	f1a3 030b 	sub.w	r3, r3, #11
 800063e:	f1b3 0220 	subs.w	r2, r3, #32
 8000642:	da0c      	bge.n	800065e <__adddf3+0x16e>
 8000644:	320c      	adds	r2, #12
 8000646:	dd08      	ble.n	800065a <__adddf3+0x16a>
 8000648:	f102 0c14 	add.w	ip, r2, #20
 800064c:	f1c2 020c 	rsb	r2, r2, #12
 8000650:	fa01 f00c 	lsl.w	r0, r1, ip
 8000654:	fa21 f102 	lsr.w	r1, r1, r2
 8000658:	e00c      	b.n	8000674 <__adddf3+0x184>
 800065a:	f102 0214 	add.w	r2, r2, #20
 800065e:	bfd8      	it	le
 8000660:	f1c2 0c20 	rsble	ip, r2, #32
 8000664:	fa01 f102 	lsl.w	r1, r1, r2
 8000668:	fa20 fc0c 	lsr.w	ip, r0, ip
 800066c:	bfdc      	itt	le
 800066e:	ea41 010c 	orrle.w	r1, r1, ip
 8000672:	4090      	lslle	r0, r2
 8000674:	1ae4      	subs	r4, r4, r3
 8000676:	bfa2      	ittt	ge
 8000678:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800067c:	4329      	orrge	r1, r5
 800067e:	bd30      	popge	{r4, r5, pc}
 8000680:	ea6f 0404 	mvn.w	r4, r4
 8000684:	3c1f      	subs	r4, #31
 8000686:	da1c      	bge.n	80006c2 <__adddf3+0x1d2>
 8000688:	340c      	adds	r4, #12
 800068a:	dc0e      	bgt.n	80006aa <__adddf3+0x1ba>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0220 	rsb	r2, r4, #32
 8000694:	fa20 f004 	lsr.w	r0, r0, r4
 8000698:	fa01 f302 	lsl.w	r3, r1, r2
 800069c:	ea40 0003 	orr.w	r0, r0, r3
 80006a0:	fa21 f304 	lsr.w	r3, r1, r4
 80006a4:	ea45 0103 	orr.w	r1, r5, r3
 80006a8:	bd30      	pop	{r4, r5, pc}
 80006aa:	f1c4 040c 	rsb	r4, r4, #12
 80006ae:	f1c4 0220 	rsb	r2, r4, #32
 80006b2:	fa20 f002 	lsr.w	r0, r0, r2
 80006b6:	fa01 f304 	lsl.w	r3, r1, r4
 80006ba:	ea40 0003 	orr.w	r0, r0, r3
 80006be:	4629      	mov	r1, r5
 80006c0:	bd30      	pop	{r4, r5, pc}
 80006c2:	fa21 f004 	lsr.w	r0, r1, r4
 80006c6:	4629      	mov	r1, r5
 80006c8:	bd30      	pop	{r4, r5, pc}
 80006ca:	f094 0f00 	teq	r4, #0
 80006ce:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80006d2:	bf06      	itte	eq
 80006d4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80006d8:	3401      	addeq	r4, #1
 80006da:	3d01      	subne	r5, #1
 80006dc:	e74e      	b.n	800057c <__adddf3+0x8c>
 80006de:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006e2:	bf18      	it	ne
 80006e4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006e8:	d029      	beq.n	800073e <__adddf3+0x24e>
 80006ea:	ea94 0f05 	teq	r4, r5
 80006ee:	bf08      	it	eq
 80006f0:	ea90 0f02 	teqeq	r0, r2
 80006f4:	d005      	beq.n	8000702 <__adddf3+0x212>
 80006f6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006fa:	bf04      	itt	eq
 80006fc:	4619      	moveq	r1, r3
 80006fe:	4610      	moveq	r0, r2
 8000700:	bd30      	pop	{r4, r5, pc}
 8000702:	ea91 0f03 	teq	r1, r3
 8000706:	bf1e      	ittt	ne
 8000708:	2100      	movne	r1, #0
 800070a:	2000      	movne	r0, #0
 800070c:	bd30      	popne	{r4, r5, pc}
 800070e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000712:	d105      	bne.n	8000720 <__adddf3+0x230>
 8000714:	0040      	lsls	r0, r0, #1
 8000716:	4149      	adcs	r1, r1
 8000718:	bf28      	it	cs
 800071a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800071e:	bd30      	pop	{r4, r5, pc}
 8000720:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000724:	bf3c      	itt	cc
 8000726:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800072a:	bd30      	popcc	{r4, r5, pc}
 800072c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000730:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000734:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000738:	f04f 0000 	mov.w	r0, #0
 800073c:	bd30      	pop	{r4, r5, pc}
 800073e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000742:	bf1a      	itte	ne
 8000744:	4619      	movne	r1, r3
 8000746:	4610      	movne	r0, r2
 8000748:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800074c:	bf1c      	itt	ne
 800074e:	460b      	movne	r3, r1
 8000750:	4602      	movne	r2, r0
 8000752:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000756:	bf06      	itte	eq
 8000758:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800075c:	ea91 0f03 	teqeq	r1, r3
 8000760:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000764:	bd30      	pop	{r4, r5, pc}
 8000766:	bf00      	nop

08000768 <__aeabi_ui2d>:
 8000768:	f090 0f00 	teq	r0, #0
 800076c:	bf04      	itt	eq
 800076e:	2100      	moveq	r1, #0
 8000770:	4770      	bxeq	lr
 8000772:	b530      	push	{r4, r5, lr}
 8000774:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000778:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800077c:	f04f 0500 	mov.w	r5, #0
 8000780:	f04f 0100 	mov.w	r1, #0
 8000784:	e750      	b.n	8000628 <__adddf3+0x138>
 8000786:	bf00      	nop

08000788 <__aeabi_i2d>:
 8000788:	f090 0f00 	teq	r0, #0
 800078c:	bf04      	itt	eq
 800078e:	2100      	moveq	r1, #0
 8000790:	4770      	bxeq	lr
 8000792:	b530      	push	{r4, r5, lr}
 8000794:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000798:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800079c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80007a0:	bf48      	it	mi
 80007a2:	4240      	negmi	r0, r0
 80007a4:	f04f 0100 	mov.w	r1, #0
 80007a8:	e73e      	b.n	8000628 <__adddf3+0x138>
 80007aa:	bf00      	nop

080007ac <__aeabi_f2d>:
 80007ac:	0042      	lsls	r2, r0, #1
 80007ae:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007b2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007b6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007ba:	bf1f      	itttt	ne
 80007bc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80007c0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80007c4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80007c8:	4770      	bxne	lr
 80007ca:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80007ce:	bf08      	it	eq
 80007d0:	4770      	bxeq	lr
 80007d2:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80007d6:	bf04      	itt	eq
 80007d8:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80007dc:	4770      	bxeq	lr
 80007de:	b530      	push	{r4, r5, lr}
 80007e0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80007e4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80007e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	e71c      	b.n	8000628 <__adddf3+0x138>
 80007ee:	bf00      	nop

080007f0 <__aeabi_ul2d>:
 80007f0:	ea50 0201 	orrs.w	r2, r0, r1
 80007f4:	bf08      	it	eq
 80007f6:	4770      	bxeq	lr
 80007f8:	b530      	push	{r4, r5, lr}
 80007fa:	f04f 0500 	mov.w	r5, #0
 80007fe:	e00a      	b.n	8000816 <__aeabi_l2d+0x16>

08000800 <__aeabi_l2d>:
 8000800:	ea50 0201 	orrs.w	r2, r0, r1
 8000804:	bf08      	it	eq
 8000806:	4770      	bxeq	lr
 8000808:	b530      	push	{r4, r5, lr}
 800080a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800080e:	d502      	bpl.n	8000816 <__aeabi_l2d+0x16>
 8000810:	4240      	negs	r0, r0
 8000812:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000816:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800081a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800081e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000822:	f43f aed8 	beq.w	80005d6 <__adddf3+0xe6>
 8000826:	f04f 0203 	mov.w	r2, #3
 800082a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800082e:	bf18      	it	ne
 8000830:	3203      	addne	r2, #3
 8000832:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000836:	bf18      	it	ne
 8000838:	3203      	addne	r2, #3
 800083a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800083e:	f1c2 0320 	rsb	r3, r2, #32
 8000842:	fa00 fc03 	lsl.w	ip, r0, r3
 8000846:	fa20 f002 	lsr.w	r0, r0, r2
 800084a:	fa01 fe03 	lsl.w	lr, r1, r3
 800084e:	ea40 000e 	orr.w	r0, r0, lr
 8000852:	fa21 f102 	lsr.w	r1, r1, r2
 8000856:	4414      	add	r4, r2
 8000858:	e6bd      	b.n	80005d6 <__adddf3+0xe6>
 800085a:	bf00      	nop

0800085c <__gedf2>:
 800085c:	f04f 3cff 	mov.w	ip, #4294967295
 8000860:	e006      	b.n	8000870 <__cmpdf2+0x4>
 8000862:	bf00      	nop

08000864 <__ledf2>:
 8000864:	f04f 0c01 	mov.w	ip, #1
 8000868:	e002      	b.n	8000870 <__cmpdf2+0x4>
 800086a:	bf00      	nop

0800086c <__cmpdf2>:
 800086c:	f04f 0c01 	mov.w	ip, #1
 8000870:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000874:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000878:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800087c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000880:	bf18      	it	ne
 8000882:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000886:	d01b      	beq.n	80008c0 <__cmpdf2+0x54>
 8000888:	b001      	add	sp, #4
 800088a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800088e:	bf0c      	ite	eq
 8000890:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000894:	ea91 0f03 	teqne	r1, r3
 8000898:	bf02      	ittt	eq
 800089a:	ea90 0f02 	teqeq	r0, r2
 800089e:	2000      	moveq	r0, #0
 80008a0:	4770      	bxeq	lr
 80008a2:	f110 0f00 	cmn.w	r0, #0
 80008a6:	ea91 0f03 	teq	r1, r3
 80008aa:	bf58      	it	pl
 80008ac:	4299      	cmppl	r1, r3
 80008ae:	bf08      	it	eq
 80008b0:	4290      	cmpeq	r0, r2
 80008b2:	bf2c      	ite	cs
 80008b4:	17d8      	asrcs	r0, r3, #31
 80008b6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80008ba:	f040 0001 	orr.w	r0, r0, #1
 80008be:	4770      	bx	lr
 80008c0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80008c4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80008c8:	d102      	bne.n	80008d0 <__cmpdf2+0x64>
 80008ca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80008ce:	d107      	bne.n	80008e0 <__cmpdf2+0x74>
 80008d0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80008d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80008d8:	d1d6      	bne.n	8000888 <__cmpdf2+0x1c>
 80008da:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80008de:	d0d3      	beq.n	8000888 <__cmpdf2+0x1c>
 80008e0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80008e4:	4770      	bx	lr
 80008e6:	bf00      	nop

080008e8 <__aeabi_cdrcmple>:
 80008e8:	4684      	mov	ip, r0
 80008ea:	4610      	mov	r0, r2
 80008ec:	4662      	mov	r2, ip
 80008ee:	468c      	mov	ip, r1
 80008f0:	4619      	mov	r1, r3
 80008f2:	4663      	mov	r3, ip
 80008f4:	e000      	b.n	80008f8 <__aeabi_cdcmpeq>
 80008f6:	bf00      	nop

080008f8 <__aeabi_cdcmpeq>:
 80008f8:	b501      	push	{r0, lr}
 80008fa:	f7ff ffb7 	bl	800086c <__cmpdf2>
 80008fe:	2800      	cmp	r0, #0
 8000900:	bf48      	it	mi
 8000902:	f110 0f00 	cmnmi.w	r0, #0
 8000906:	bd01      	pop	{r0, pc}

08000908 <__aeabi_dcmpeq>:
 8000908:	f84d ed08 	str.w	lr, [sp, #-8]!
 800090c:	f7ff fff4 	bl	80008f8 <__aeabi_cdcmpeq>
 8000910:	bf0c      	ite	eq
 8000912:	2001      	moveq	r0, #1
 8000914:	2000      	movne	r0, #0
 8000916:	f85d fb08 	ldr.w	pc, [sp], #8
 800091a:	bf00      	nop

0800091c <__aeabi_dcmplt>:
 800091c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000920:	f7ff ffea 	bl	80008f8 <__aeabi_cdcmpeq>
 8000924:	bf34      	ite	cc
 8000926:	2001      	movcc	r0, #1
 8000928:	2000      	movcs	r0, #0
 800092a:	f85d fb08 	ldr.w	pc, [sp], #8
 800092e:	bf00      	nop

08000930 <__aeabi_dcmple>:
 8000930:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000934:	f7ff ffe0 	bl	80008f8 <__aeabi_cdcmpeq>
 8000938:	bf94      	ite	ls
 800093a:	2001      	movls	r0, #1
 800093c:	2000      	movhi	r0, #0
 800093e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000942:	bf00      	nop

08000944 <__aeabi_dcmpge>:
 8000944:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000948:	f7ff ffce 	bl	80008e8 <__aeabi_cdrcmple>
 800094c:	bf94      	ite	ls
 800094e:	2001      	movls	r0, #1
 8000950:	2000      	movhi	r0, #0
 8000952:	f85d fb08 	ldr.w	pc, [sp], #8
 8000956:	bf00      	nop

08000958 <__aeabi_dcmpgt>:
 8000958:	f84d ed08 	str.w	lr, [sp, #-8]!
 800095c:	f7ff ffc4 	bl	80008e8 <__aeabi_cdrcmple>
 8000960:	bf34      	ite	cc
 8000962:	2001      	movcc	r0, #1
 8000964:	2000      	movcs	r0, #0
 8000966:	f85d fb08 	ldr.w	pc, [sp], #8
 800096a:	bf00      	nop

0800096c <__aeabi_d2iz>:
 800096c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000970:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000974:	d215      	bcs.n	80009a2 <__aeabi_d2iz+0x36>
 8000976:	d511      	bpl.n	800099c <__aeabi_d2iz+0x30>
 8000978:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800097c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000980:	d912      	bls.n	80009a8 <__aeabi_d2iz+0x3c>
 8000982:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000986:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800098a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800098e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000992:	fa23 f002 	lsr.w	r0, r3, r2
 8000996:	bf18      	it	ne
 8000998:	4240      	negne	r0, r0
 800099a:	4770      	bx	lr
 800099c:	f04f 0000 	mov.w	r0, #0
 80009a0:	4770      	bx	lr
 80009a2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009a6:	d105      	bne.n	80009b4 <__aeabi_d2iz+0x48>
 80009a8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 80009ac:	bf08      	it	eq
 80009ae:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80009b2:	4770      	bx	lr
 80009b4:	f04f 0000 	mov.w	r0, #0
 80009b8:	4770      	bx	lr
 80009ba:	bf00      	nop

080009bc <__aeabi_d2uiz>:
 80009bc:	004a      	lsls	r2, r1, #1
 80009be:	d211      	bcs.n	80009e4 <__aeabi_d2uiz+0x28>
 80009c0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80009c4:	d211      	bcs.n	80009ea <__aeabi_d2uiz+0x2e>
 80009c6:	d50d      	bpl.n	80009e4 <__aeabi_d2uiz+0x28>
 80009c8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80009cc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009d0:	d40e      	bmi.n	80009f0 <__aeabi_d2uiz+0x34>
 80009d2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009d6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80009da:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009de:	fa23 f002 	lsr.w	r0, r3, r2
 80009e2:	4770      	bx	lr
 80009e4:	f04f 0000 	mov.w	r0, #0
 80009e8:	4770      	bx	lr
 80009ea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009ee:	d102      	bne.n	80009f6 <__aeabi_d2uiz+0x3a>
 80009f0:	f04f 30ff 	mov.w	r0, #4294967295
 80009f4:	4770      	bx	lr
 80009f6:	f04f 0000 	mov.w	r0, #0
 80009fa:	4770      	bx	lr

080009fc <__aeabi_d2f>:
 80009fc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a00:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a04:	bf24      	itt	cs
 8000a06:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a0a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a0e:	d90d      	bls.n	8000a2c <__aeabi_d2f+0x30>
 8000a10:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a14:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a18:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a1c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a20:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a24:	bf08      	it	eq
 8000a26:	f020 0001 	biceq.w	r0, r0, #1
 8000a2a:	4770      	bx	lr
 8000a2c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a30:	d121      	bne.n	8000a76 <__aeabi_d2f+0x7a>
 8000a32:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a36:	bfbc      	itt	lt
 8000a38:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a3c:	4770      	bxlt	lr
 8000a3e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a42:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a46:	f1c2 0218 	rsb	r2, r2, #24
 8000a4a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a4e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a52:	fa20 f002 	lsr.w	r0, r0, r2
 8000a56:	bf18      	it	ne
 8000a58:	f040 0001 	orrne.w	r0, r0, #1
 8000a5c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a60:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a64:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a68:	ea40 000c 	orr.w	r0, r0, ip
 8000a6c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a70:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a74:	e7cc      	b.n	8000a10 <__aeabi_d2f+0x14>
 8000a76:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a7a:	d107      	bne.n	8000a8c <__aeabi_d2f+0x90>
 8000a7c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a80:	bf1e      	ittt	ne
 8000a82:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a86:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a8a:	4770      	bxne	lr
 8000a8c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000a90:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a94:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop

08000a9c <__aeabi_uldivmod>:
 8000a9c:	b953      	cbnz	r3, 8000ab4 <__aeabi_uldivmod+0x18>
 8000a9e:	b94a      	cbnz	r2, 8000ab4 <__aeabi_uldivmod+0x18>
 8000aa0:	2900      	cmp	r1, #0
 8000aa2:	bf08      	it	eq
 8000aa4:	2800      	cmpeq	r0, #0
 8000aa6:	bf1c      	itt	ne
 8000aa8:	f04f 31ff 	movne.w	r1, #4294967295
 8000aac:	f04f 30ff 	movne.w	r0, #4294967295
 8000ab0:	f000 b96e 	b.w	8000d90 <__aeabi_idiv0>
 8000ab4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ab8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000abc:	f000 f806 	bl	8000acc <__udivmoddi4>
 8000ac0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ac4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ac8:	b004      	add	sp, #16
 8000aca:	4770      	bx	lr

08000acc <__udivmoddi4>:
 8000acc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ad0:	9d08      	ldr	r5, [sp, #32]
 8000ad2:	4604      	mov	r4, r0
 8000ad4:	468c      	mov	ip, r1
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	f040 8083 	bne.w	8000be2 <__udivmoddi4+0x116>
 8000adc:	428a      	cmp	r2, r1
 8000ade:	4617      	mov	r7, r2
 8000ae0:	d947      	bls.n	8000b72 <__udivmoddi4+0xa6>
 8000ae2:	fab2 f282 	clz	r2, r2
 8000ae6:	b142      	cbz	r2, 8000afa <__udivmoddi4+0x2e>
 8000ae8:	f1c2 0020 	rsb	r0, r2, #32
 8000aec:	fa24 f000 	lsr.w	r0, r4, r0
 8000af0:	4091      	lsls	r1, r2
 8000af2:	4097      	lsls	r7, r2
 8000af4:	ea40 0c01 	orr.w	ip, r0, r1
 8000af8:	4094      	lsls	r4, r2
 8000afa:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000afe:	0c23      	lsrs	r3, r4, #16
 8000b00:	fbbc f6f8 	udiv	r6, ip, r8
 8000b04:	fa1f fe87 	uxth.w	lr, r7
 8000b08:	fb08 c116 	mls	r1, r8, r6, ip
 8000b0c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b10:	fb06 f10e 	mul.w	r1, r6, lr
 8000b14:	4299      	cmp	r1, r3
 8000b16:	d909      	bls.n	8000b2c <__udivmoddi4+0x60>
 8000b18:	18fb      	adds	r3, r7, r3
 8000b1a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000b1e:	f080 8119 	bcs.w	8000d54 <__udivmoddi4+0x288>
 8000b22:	4299      	cmp	r1, r3
 8000b24:	f240 8116 	bls.w	8000d54 <__udivmoddi4+0x288>
 8000b28:	3e02      	subs	r6, #2
 8000b2a:	443b      	add	r3, r7
 8000b2c:	1a5b      	subs	r3, r3, r1
 8000b2e:	b2a4      	uxth	r4, r4
 8000b30:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b34:	fb08 3310 	mls	r3, r8, r0, r3
 8000b38:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b3c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000b40:	45a6      	cmp	lr, r4
 8000b42:	d909      	bls.n	8000b58 <__udivmoddi4+0x8c>
 8000b44:	193c      	adds	r4, r7, r4
 8000b46:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b4a:	f080 8105 	bcs.w	8000d58 <__udivmoddi4+0x28c>
 8000b4e:	45a6      	cmp	lr, r4
 8000b50:	f240 8102 	bls.w	8000d58 <__udivmoddi4+0x28c>
 8000b54:	3802      	subs	r0, #2
 8000b56:	443c      	add	r4, r7
 8000b58:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b5c:	eba4 040e 	sub.w	r4, r4, lr
 8000b60:	2600      	movs	r6, #0
 8000b62:	b11d      	cbz	r5, 8000b6c <__udivmoddi4+0xa0>
 8000b64:	40d4      	lsrs	r4, r2
 8000b66:	2300      	movs	r3, #0
 8000b68:	e9c5 4300 	strd	r4, r3, [r5]
 8000b6c:	4631      	mov	r1, r6
 8000b6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b72:	b902      	cbnz	r2, 8000b76 <__udivmoddi4+0xaa>
 8000b74:	deff      	udf	#255	; 0xff
 8000b76:	fab2 f282 	clz	r2, r2
 8000b7a:	2a00      	cmp	r2, #0
 8000b7c:	d150      	bne.n	8000c20 <__udivmoddi4+0x154>
 8000b7e:	1bcb      	subs	r3, r1, r7
 8000b80:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b84:	fa1f f887 	uxth.w	r8, r7
 8000b88:	2601      	movs	r6, #1
 8000b8a:	fbb3 fcfe 	udiv	ip, r3, lr
 8000b8e:	0c21      	lsrs	r1, r4, #16
 8000b90:	fb0e 331c 	mls	r3, lr, ip, r3
 8000b94:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b98:	fb08 f30c 	mul.w	r3, r8, ip
 8000b9c:	428b      	cmp	r3, r1
 8000b9e:	d907      	bls.n	8000bb0 <__udivmoddi4+0xe4>
 8000ba0:	1879      	adds	r1, r7, r1
 8000ba2:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000ba6:	d202      	bcs.n	8000bae <__udivmoddi4+0xe2>
 8000ba8:	428b      	cmp	r3, r1
 8000baa:	f200 80e9 	bhi.w	8000d80 <__udivmoddi4+0x2b4>
 8000bae:	4684      	mov	ip, r0
 8000bb0:	1ac9      	subs	r1, r1, r3
 8000bb2:	b2a3      	uxth	r3, r4
 8000bb4:	fbb1 f0fe 	udiv	r0, r1, lr
 8000bb8:	fb0e 1110 	mls	r1, lr, r0, r1
 8000bbc:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000bc0:	fb08 f800 	mul.w	r8, r8, r0
 8000bc4:	45a0      	cmp	r8, r4
 8000bc6:	d907      	bls.n	8000bd8 <__udivmoddi4+0x10c>
 8000bc8:	193c      	adds	r4, r7, r4
 8000bca:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bce:	d202      	bcs.n	8000bd6 <__udivmoddi4+0x10a>
 8000bd0:	45a0      	cmp	r8, r4
 8000bd2:	f200 80d9 	bhi.w	8000d88 <__udivmoddi4+0x2bc>
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	eba4 0408 	sub.w	r4, r4, r8
 8000bdc:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000be0:	e7bf      	b.n	8000b62 <__udivmoddi4+0x96>
 8000be2:	428b      	cmp	r3, r1
 8000be4:	d909      	bls.n	8000bfa <__udivmoddi4+0x12e>
 8000be6:	2d00      	cmp	r5, #0
 8000be8:	f000 80b1 	beq.w	8000d4e <__udivmoddi4+0x282>
 8000bec:	2600      	movs	r6, #0
 8000bee:	e9c5 0100 	strd	r0, r1, [r5]
 8000bf2:	4630      	mov	r0, r6
 8000bf4:	4631      	mov	r1, r6
 8000bf6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bfa:	fab3 f683 	clz	r6, r3
 8000bfe:	2e00      	cmp	r6, #0
 8000c00:	d14a      	bne.n	8000c98 <__udivmoddi4+0x1cc>
 8000c02:	428b      	cmp	r3, r1
 8000c04:	d302      	bcc.n	8000c0c <__udivmoddi4+0x140>
 8000c06:	4282      	cmp	r2, r0
 8000c08:	f200 80b8 	bhi.w	8000d7c <__udivmoddi4+0x2b0>
 8000c0c:	1a84      	subs	r4, r0, r2
 8000c0e:	eb61 0103 	sbc.w	r1, r1, r3
 8000c12:	2001      	movs	r0, #1
 8000c14:	468c      	mov	ip, r1
 8000c16:	2d00      	cmp	r5, #0
 8000c18:	d0a8      	beq.n	8000b6c <__udivmoddi4+0xa0>
 8000c1a:	e9c5 4c00 	strd	r4, ip, [r5]
 8000c1e:	e7a5      	b.n	8000b6c <__udivmoddi4+0xa0>
 8000c20:	f1c2 0320 	rsb	r3, r2, #32
 8000c24:	fa20 f603 	lsr.w	r6, r0, r3
 8000c28:	4097      	lsls	r7, r2
 8000c2a:	fa01 f002 	lsl.w	r0, r1, r2
 8000c2e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c32:	40d9      	lsrs	r1, r3
 8000c34:	4330      	orrs	r0, r6
 8000c36:	0c03      	lsrs	r3, r0, #16
 8000c38:	fbb1 f6fe 	udiv	r6, r1, lr
 8000c3c:	fa1f f887 	uxth.w	r8, r7
 8000c40:	fb0e 1116 	mls	r1, lr, r6, r1
 8000c44:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c48:	fb06 f108 	mul.w	r1, r6, r8
 8000c4c:	4299      	cmp	r1, r3
 8000c4e:	fa04 f402 	lsl.w	r4, r4, r2
 8000c52:	d909      	bls.n	8000c68 <__udivmoddi4+0x19c>
 8000c54:	18fb      	adds	r3, r7, r3
 8000c56:	f106 3cff 	add.w	ip, r6, #4294967295
 8000c5a:	f080 808d 	bcs.w	8000d78 <__udivmoddi4+0x2ac>
 8000c5e:	4299      	cmp	r1, r3
 8000c60:	f240 808a 	bls.w	8000d78 <__udivmoddi4+0x2ac>
 8000c64:	3e02      	subs	r6, #2
 8000c66:	443b      	add	r3, r7
 8000c68:	1a5b      	subs	r3, r3, r1
 8000c6a:	b281      	uxth	r1, r0
 8000c6c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c70:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c74:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c78:	fb00 f308 	mul.w	r3, r0, r8
 8000c7c:	428b      	cmp	r3, r1
 8000c7e:	d907      	bls.n	8000c90 <__udivmoddi4+0x1c4>
 8000c80:	1879      	adds	r1, r7, r1
 8000c82:	f100 3cff 	add.w	ip, r0, #4294967295
 8000c86:	d273      	bcs.n	8000d70 <__udivmoddi4+0x2a4>
 8000c88:	428b      	cmp	r3, r1
 8000c8a:	d971      	bls.n	8000d70 <__udivmoddi4+0x2a4>
 8000c8c:	3802      	subs	r0, #2
 8000c8e:	4439      	add	r1, r7
 8000c90:	1acb      	subs	r3, r1, r3
 8000c92:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000c96:	e778      	b.n	8000b8a <__udivmoddi4+0xbe>
 8000c98:	f1c6 0c20 	rsb	ip, r6, #32
 8000c9c:	fa03 f406 	lsl.w	r4, r3, r6
 8000ca0:	fa22 f30c 	lsr.w	r3, r2, ip
 8000ca4:	431c      	orrs	r4, r3
 8000ca6:	fa20 f70c 	lsr.w	r7, r0, ip
 8000caa:	fa01 f306 	lsl.w	r3, r1, r6
 8000cae:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000cb2:	fa21 f10c 	lsr.w	r1, r1, ip
 8000cb6:	431f      	orrs	r7, r3
 8000cb8:	0c3b      	lsrs	r3, r7, #16
 8000cba:	fbb1 f9fe 	udiv	r9, r1, lr
 8000cbe:	fa1f f884 	uxth.w	r8, r4
 8000cc2:	fb0e 1119 	mls	r1, lr, r9, r1
 8000cc6:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000cca:	fb09 fa08 	mul.w	sl, r9, r8
 8000cce:	458a      	cmp	sl, r1
 8000cd0:	fa02 f206 	lsl.w	r2, r2, r6
 8000cd4:	fa00 f306 	lsl.w	r3, r0, r6
 8000cd8:	d908      	bls.n	8000cec <__udivmoddi4+0x220>
 8000cda:	1861      	adds	r1, r4, r1
 8000cdc:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ce0:	d248      	bcs.n	8000d74 <__udivmoddi4+0x2a8>
 8000ce2:	458a      	cmp	sl, r1
 8000ce4:	d946      	bls.n	8000d74 <__udivmoddi4+0x2a8>
 8000ce6:	f1a9 0902 	sub.w	r9, r9, #2
 8000cea:	4421      	add	r1, r4
 8000cec:	eba1 010a 	sub.w	r1, r1, sl
 8000cf0:	b2bf      	uxth	r7, r7
 8000cf2:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cf6:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cfa:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000cfe:	fb00 f808 	mul.w	r8, r0, r8
 8000d02:	45b8      	cmp	r8, r7
 8000d04:	d907      	bls.n	8000d16 <__udivmoddi4+0x24a>
 8000d06:	19e7      	adds	r7, r4, r7
 8000d08:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d0c:	d22e      	bcs.n	8000d6c <__udivmoddi4+0x2a0>
 8000d0e:	45b8      	cmp	r8, r7
 8000d10:	d92c      	bls.n	8000d6c <__udivmoddi4+0x2a0>
 8000d12:	3802      	subs	r0, #2
 8000d14:	4427      	add	r7, r4
 8000d16:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d1a:	eba7 0708 	sub.w	r7, r7, r8
 8000d1e:	fba0 8902 	umull	r8, r9, r0, r2
 8000d22:	454f      	cmp	r7, r9
 8000d24:	46c6      	mov	lr, r8
 8000d26:	4649      	mov	r1, r9
 8000d28:	d31a      	bcc.n	8000d60 <__udivmoddi4+0x294>
 8000d2a:	d017      	beq.n	8000d5c <__udivmoddi4+0x290>
 8000d2c:	b15d      	cbz	r5, 8000d46 <__udivmoddi4+0x27a>
 8000d2e:	ebb3 020e 	subs.w	r2, r3, lr
 8000d32:	eb67 0701 	sbc.w	r7, r7, r1
 8000d36:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000d3a:	40f2      	lsrs	r2, r6
 8000d3c:	ea4c 0202 	orr.w	r2, ip, r2
 8000d40:	40f7      	lsrs	r7, r6
 8000d42:	e9c5 2700 	strd	r2, r7, [r5]
 8000d46:	2600      	movs	r6, #0
 8000d48:	4631      	mov	r1, r6
 8000d4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d4e:	462e      	mov	r6, r5
 8000d50:	4628      	mov	r0, r5
 8000d52:	e70b      	b.n	8000b6c <__udivmoddi4+0xa0>
 8000d54:	4606      	mov	r6, r0
 8000d56:	e6e9      	b.n	8000b2c <__udivmoddi4+0x60>
 8000d58:	4618      	mov	r0, r3
 8000d5a:	e6fd      	b.n	8000b58 <__udivmoddi4+0x8c>
 8000d5c:	4543      	cmp	r3, r8
 8000d5e:	d2e5      	bcs.n	8000d2c <__udivmoddi4+0x260>
 8000d60:	ebb8 0e02 	subs.w	lr, r8, r2
 8000d64:	eb69 0104 	sbc.w	r1, r9, r4
 8000d68:	3801      	subs	r0, #1
 8000d6a:	e7df      	b.n	8000d2c <__udivmoddi4+0x260>
 8000d6c:	4608      	mov	r0, r1
 8000d6e:	e7d2      	b.n	8000d16 <__udivmoddi4+0x24a>
 8000d70:	4660      	mov	r0, ip
 8000d72:	e78d      	b.n	8000c90 <__udivmoddi4+0x1c4>
 8000d74:	4681      	mov	r9, r0
 8000d76:	e7b9      	b.n	8000cec <__udivmoddi4+0x220>
 8000d78:	4666      	mov	r6, ip
 8000d7a:	e775      	b.n	8000c68 <__udivmoddi4+0x19c>
 8000d7c:	4630      	mov	r0, r6
 8000d7e:	e74a      	b.n	8000c16 <__udivmoddi4+0x14a>
 8000d80:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d84:	4439      	add	r1, r7
 8000d86:	e713      	b.n	8000bb0 <__udivmoddi4+0xe4>
 8000d88:	3802      	subs	r0, #2
 8000d8a:	443c      	add	r4, r7
 8000d8c:	e724      	b.n	8000bd8 <__udivmoddi4+0x10c>
 8000d8e:	bf00      	nop

08000d90 <__aeabi_idiv0>:
 8000d90:	4770      	bx	lr
 8000d92:	bf00      	nop

08000d94 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d94:	b5b0      	push	{r4, r5, r7, lr}
 8000d96:	b082      	sub	sp, #8
 8000d98:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d9a:	f002 f851 	bl	8002e40 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d9e:	f000 f87f 	bl	8000ea0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000da2:	f000 fa27 	bl	80011f4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000da6:	f000 fa05 	bl	80011b4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000daa:	f000 f9d9 	bl	8001160 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000dae:	f000 f8df 	bl	8000f70 <MX_ADC1_Init>
  MX_SPI3_Init();
 8000db2:	f000 f92f 	bl	8001014 <MX_SPI3_Init>
  MX_TIM3_Init();
 8000db6:	f000 f963 	bl	8001080 <MX_TIM3_Init>
  MX_TIM11_Init();
 8000dba:	f000 f9ad 	bl	8001118 <MX_TIM11_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start(&htim3);
 8000dbe:	482a      	ldr	r0, [pc, #168]	; (8000e68 <main+0xd4>)
 8000dc0:	f004 fd38 	bl	8005834 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start_IT(&htim11);
 8000dc4:	4829      	ldr	r0, [pc, #164]	; (8000e6c <main+0xd8>)
 8000dc6:	f004 fd8f 	bl	80058e8 <HAL_TIM_Base_Start_IT>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) &ADCin, 1);
 8000dca:	2201      	movs	r2, #1
 8000dcc:	4928      	ldr	r1, [pc, #160]	; (8000e70 <main+0xdc>)
 8000dce:	4829      	ldr	r0, [pc, #164]	; (8000e74 <main+0xe0>)
 8000dd0:	f002 fa2c 	bl	800322c <HAL_ADC_Start_DMA>

	HAL_GPIO_WritePin(LOAD_GPIO_Port, LOAD_Pin, GPIO_PIN_RESET);
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000dda:	4827      	ldr	r0, [pc, #156]	; (8000e78 <main+0xe4>)
 8000ddc:	f003 fca8 	bl	8004730 <HAL_GPIO_WritePin>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		static uint64_t timestamp = 0;
		if (micros() - timestamp >= (Period/Hz))
 8000de0:	f001 fdba 	bl	8002958 <micros>
 8000de4:	4b25      	ldr	r3, [pc, #148]	; (8000e7c <main+0xe8>)
 8000de6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000dea:	1a84      	subs	r4, r0, r2
 8000dec:	eb61 0503 	sbc.w	r5, r1, r3
 8000df0:	4b23      	ldr	r3, [pc, #140]	; (8000e80 <main+0xec>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	4a23      	ldr	r2, [pc, #140]	; (8000e84 <main+0xf0>)
 8000df6:	7812      	ldrb	r2, [r2, #0]
 8000df8:	fbb3 f3f2 	udiv	r3, r3, r2
 8000dfc:	461a      	mov	r2, r3
 8000dfe:	f04f 0300 	mov.w	r3, #0
 8000e02:	429d      	cmp	r5, r3
 8000e04:	bf08      	it	eq
 8000e06:	4294      	cmpeq	r4, r2
 8000e08:	d31c      	bcc.n	8000e44 <main+0xb0>
		{
			timestamp = micros();
 8000e0a:	f001 fda5 	bl	8002958 <micros>
 8000e0e:	4602      	mov	r2, r0
 8000e10:	460b      	mov	r3, r1
 8000e12:	491a      	ldr	r1, [pc, #104]	; (8000e7c <main+0xe8>)
 8000e14:	e9c1 2300 	strd	r2, r3, [r1]

			if (hspi3.State == HAL_SPI_STATE_READY
 8000e18:	4b1b      	ldr	r3, [pc, #108]	; (8000e88 <main+0xf4>)
 8000e1a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8000e1e:	b2db      	uxtb	r3, r3
 8000e20:	2b01      	cmp	r3, #1
 8000e22:	d10f      	bne.n	8000e44 <main+0xb0>
					&& HAL_GPIO_ReadPin(SPI_SS_GPIO_Port, SPI_SS_Pin)
 8000e24:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e28:	4818      	ldr	r0, [pc, #96]	; (8000e8c <main+0xf8>)
 8000e2a:	f003 fc69 	bl	8004700 <HAL_GPIO_ReadPin>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	2b01      	cmp	r3, #1
 8000e32:	d107      	bne.n	8000e44 <main+0xb0>
							== GPIO_PIN_SET)
			{
				MCP4922SetOutput(DACConfig, dataOut);
 8000e34:	4b16      	ldr	r3, [pc, #88]	; (8000e90 <main+0xfc>)
 8000e36:	781b      	ldrb	r3, [r3, #0]
 8000e38:	4a16      	ldr	r2, [pc, #88]	; (8000e94 <main+0x100>)
 8000e3a:	8812      	ldrh	r2, [r2, #0]
 8000e3c:	4611      	mov	r1, r2
 8000e3e:	4618      	mov	r0, r3
 8000e40:	f001 fd30 	bl	80028a4 <MCP4922SetOutput>
			}
		}
		HAL_UART_Receive_IT(&huart2,  (uint8_t*)RxDataBuffer, 32);
 8000e44:	2220      	movs	r2, #32
 8000e46:	4914      	ldr	r1, [pc, #80]	; (8000e98 <main+0x104>)
 8000e48:	4814      	ldr	r0, [pc, #80]	; (8000e9c <main+0x108>)
 8000e4a:	f005 fa1e 	bl	800628a <HAL_UART_Receive_IT>

		int16_t inputchar = UARTRecieveIT();
 8000e4e:	f000 fa71 	bl	8001334 <UARTRecieveIT>
 8000e52:	4603      	mov	r3, r0
 8000e54:	80fb      	strh	r3, [r7, #6]
		Menu(inputchar);
 8000e56:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	f000 fa9a 	bl	8001394 <Menu>
		Function_Gen();
 8000e60:	f001 fc5a 	bl	8002718 <Function_Gen>
	{
 8000e64:	e7bc      	b.n	8000de0 <main+0x4c>
 8000e66:	bf00      	nop
 8000e68:	20000158 	.word	0x20000158
 8000e6c:	20000240 	.word	0x20000240
 8000e70:	2000009c 	.word	0x2000009c
 8000e74:	200001f8 	.word	0x200001f8
 8000e78:	40020000 	.word	0x40020000
 8000e7c:	20000138 	.word	0x20000138
 8000e80:	20000000 	.word	0x20000000
 8000e84:	20000004 	.word	0x20000004
 8000e88:	200001a0 	.word	0x200001a0
 8000e8c:	40020400 	.word	0x40020400
 8000e90:	20000008 	.word	0x20000008
 8000e94:	20000130 	.word	0x20000130
 8000e98:	2000010c 	.word	0x2000010c
 8000e9c:	200002e8 	.word	0x200002e8

08000ea0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b094      	sub	sp, #80	; 0x50
 8000ea4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ea6:	f107 0320 	add.w	r3, r7, #32
 8000eaa:	2230      	movs	r2, #48	; 0x30
 8000eac:	2100      	movs	r1, #0
 8000eae:	4618      	mov	r0, r3
 8000eb0:	f005 ffa8 	bl	8006e04 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000eb4:	f107 030c 	add.w	r3, r7, #12
 8000eb8:	2200      	movs	r2, #0
 8000eba:	601a      	str	r2, [r3, #0]
 8000ebc:	605a      	str	r2, [r3, #4]
 8000ebe:	609a      	str	r2, [r3, #8]
 8000ec0:	60da      	str	r2, [r3, #12]
 8000ec2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	60bb      	str	r3, [r7, #8]
 8000ec8:	4b27      	ldr	r3, [pc, #156]	; (8000f68 <SystemClock_Config+0xc8>)
 8000eca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ecc:	4a26      	ldr	r2, [pc, #152]	; (8000f68 <SystemClock_Config+0xc8>)
 8000ece:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ed2:	6413      	str	r3, [r2, #64]	; 0x40
 8000ed4:	4b24      	ldr	r3, [pc, #144]	; (8000f68 <SystemClock_Config+0xc8>)
 8000ed6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ed8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000edc:	60bb      	str	r3, [r7, #8]
 8000ede:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	607b      	str	r3, [r7, #4]
 8000ee4:	4b21      	ldr	r3, [pc, #132]	; (8000f6c <SystemClock_Config+0xcc>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	4a20      	ldr	r2, [pc, #128]	; (8000f6c <SystemClock_Config+0xcc>)
 8000eea:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000eee:	6013      	str	r3, [r2, #0]
 8000ef0:	4b1e      	ldr	r3, [pc, #120]	; (8000f6c <SystemClock_Config+0xcc>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000ef8:	607b      	str	r3, [r7, #4]
 8000efa:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000efc:	2302      	movs	r3, #2
 8000efe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f00:	2301      	movs	r3, #1
 8000f02:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f04:	2310      	movs	r3, #16
 8000f06:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f08:	2302      	movs	r3, #2
 8000f0a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000f10:	2308      	movs	r3, #8
 8000f12:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8000f14:	2364      	movs	r3, #100	; 0x64
 8000f16:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f18:	2302      	movs	r3, #2
 8000f1a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000f1c:	2304      	movs	r3, #4
 8000f1e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f20:	f107 0320 	add.w	r3, r7, #32
 8000f24:	4618      	mov	r0, r3
 8000f26:	f003 fc1d 	bl	8004764 <HAL_RCC_OscConfig>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d001      	beq.n	8000f34 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000f30:	f001 fd2c 	bl	800298c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f34:	230f      	movs	r3, #15
 8000f36:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f38:	2302      	movs	r3, #2
 8000f3a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000f40:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f44:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f46:	2300      	movs	r3, #0
 8000f48:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000f4a:	f107 030c 	add.w	r3, r7, #12
 8000f4e:	2103      	movs	r1, #3
 8000f50:	4618      	mov	r0, r3
 8000f52:	f003 fe7f 	bl	8004c54 <HAL_RCC_ClockConfig>
 8000f56:	4603      	mov	r3, r0
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d001      	beq.n	8000f60 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000f5c:	f001 fd16 	bl	800298c <Error_Handler>
  }
}
 8000f60:	bf00      	nop
 8000f62:	3750      	adds	r7, #80	; 0x50
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bd80      	pop	{r7, pc}
 8000f68:	40023800 	.word	0x40023800
 8000f6c:	40007000 	.word	0x40007000

08000f70 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b084      	sub	sp, #16
 8000f74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000f76:	463b      	mov	r3, r7
 8000f78:	2200      	movs	r2, #0
 8000f7a:	601a      	str	r2, [r3, #0]
 8000f7c:	605a      	str	r2, [r3, #4]
 8000f7e:	609a      	str	r2, [r3, #8]
 8000f80:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000f82:	4b22      	ldr	r3, [pc, #136]	; (800100c <MX_ADC1_Init+0x9c>)
 8000f84:	4a22      	ldr	r2, [pc, #136]	; (8001010 <MX_ADC1_Init+0xa0>)
 8000f86:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000f88:	4b20      	ldr	r3, [pc, #128]	; (800100c <MX_ADC1_Init+0x9c>)
 8000f8a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000f8e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f90:	4b1e      	ldr	r3, [pc, #120]	; (800100c <MX_ADC1_Init+0x9c>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000f96:	4b1d      	ldr	r3, [pc, #116]	; (800100c <MX_ADC1_Init+0x9c>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f9c:	4b1b      	ldr	r3, [pc, #108]	; (800100c <MX_ADC1_Init+0x9c>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000fa2:	4b1a      	ldr	r3, [pc, #104]	; (800100c <MX_ADC1_Init+0x9c>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000faa:	4b18      	ldr	r3, [pc, #96]	; (800100c <MX_ADC1_Init+0x9c>)
 8000fac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000fb0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 8000fb2:	4b16      	ldr	r3, [pc, #88]	; (800100c <MX_ADC1_Init+0x9c>)
 8000fb4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000fb8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000fba:	4b14      	ldr	r3, [pc, #80]	; (800100c <MX_ADC1_Init+0x9c>)
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000fc0:	4b12      	ldr	r3, [pc, #72]	; (800100c <MX_ADC1_Init+0x9c>)
 8000fc2:	2201      	movs	r2, #1
 8000fc4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000fc6:	4b11      	ldr	r3, [pc, #68]	; (800100c <MX_ADC1_Init+0x9c>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000fce:	4b0f      	ldr	r3, [pc, #60]	; (800100c <MX_ADC1_Init+0x9c>)
 8000fd0:	2201      	movs	r2, #1
 8000fd2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000fd4:	480d      	ldr	r0, [pc, #52]	; (800100c <MX_ADC1_Init+0x9c>)
 8000fd6:	f001 ffa5 	bl	8002f24 <HAL_ADC_Init>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d001      	beq.n	8000fe4 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8000fe0:	f001 fcd4 	bl	800298c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000fe8:	2301      	movs	r3, #1
 8000fea:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000fec:	2300      	movs	r3, #0
 8000fee:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ff0:	463b      	mov	r3, r7
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	4805      	ldr	r0, [pc, #20]	; (800100c <MX_ADC1_Init+0x9c>)
 8000ff6:	f002 fa31 	bl	800345c <HAL_ADC_ConfigChannel>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d001      	beq.n	8001004 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8001000:	f001 fcc4 	bl	800298c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001004:	bf00      	nop
 8001006:	3710      	adds	r7, #16
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}
 800100c:	200001f8 	.word	0x200001f8
 8001010:	40012000 	.word	0x40012000

08001014 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001018:	4b17      	ldr	r3, [pc, #92]	; (8001078 <MX_SPI3_Init+0x64>)
 800101a:	4a18      	ldr	r2, [pc, #96]	; (800107c <MX_SPI3_Init+0x68>)
 800101c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800101e:	4b16      	ldr	r3, [pc, #88]	; (8001078 <MX_SPI3_Init+0x64>)
 8001020:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001024:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001026:	4b14      	ldr	r3, [pc, #80]	; (8001078 <MX_SPI3_Init+0x64>)
 8001028:	2200      	movs	r2, #0
 800102a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800102c:	4b12      	ldr	r3, [pc, #72]	; (8001078 <MX_SPI3_Init+0x64>)
 800102e:	2200      	movs	r2, #0
 8001030:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001032:	4b11      	ldr	r3, [pc, #68]	; (8001078 <MX_SPI3_Init+0x64>)
 8001034:	2200      	movs	r2, #0
 8001036:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001038:	4b0f      	ldr	r3, [pc, #60]	; (8001078 <MX_SPI3_Init+0x64>)
 800103a:	2200      	movs	r2, #0
 800103c:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800103e:	4b0e      	ldr	r3, [pc, #56]	; (8001078 <MX_SPI3_Init+0x64>)
 8001040:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001044:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001046:	4b0c      	ldr	r3, [pc, #48]	; (8001078 <MX_SPI3_Init+0x64>)
 8001048:	2208      	movs	r2, #8
 800104a:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800104c:	4b0a      	ldr	r3, [pc, #40]	; (8001078 <MX_SPI3_Init+0x64>)
 800104e:	2200      	movs	r2, #0
 8001050:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001052:	4b09      	ldr	r3, [pc, #36]	; (8001078 <MX_SPI3_Init+0x64>)
 8001054:	2200      	movs	r2, #0
 8001056:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001058:	4b07      	ldr	r3, [pc, #28]	; (8001078 <MX_SPI3_Init+0x64>)
 800105a:	2200      	movs	r2, #0
 800105c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 800105e:	4b06      	ldr	r3, [pc, #24]	; (8001078 <MX_SPI3_Init+0x64>)
 8001060:	220a      	movs	r2, #10
 8001062:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001064:	4804      	ldr	r0, [pc, #16]	; (8001078 <MX_SPI3_Init+0x64>)
 8001066:	f003 fff1 	bl	800504c <HAL_SPI_Init>
 800106a:	4603      	mov	r3, r0
 800106c:	2b00      	cmp	r3, #0
 800106e:	d001      	beq.n	8001074 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8001070:	f001 fc8c 	bl	800298c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001074:	bf00      	nop
 8001076:	bd80      	pop	{r7, pc}
 8001078:	200001a0 	.word	0x200001a0
 800107c:	40003c00 	.word	0x40003c00

08001080 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b086      	sub	sp, #24
 8001084:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001086:	f107 0308 	add.w	r3, r7, #8
 800108a:	2200      	movs	r2, #0
 800108c:	601a      	str	r2, [r3, #0]
 800108e:	605a      	str	r2, [r3, #4]
 8001090:	609a      	str	r2, [r3, #8]
 8001092:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001094:	463b      	mov	r3, r7
 8001096:	2200      	movs	r2, #0
 8001098:	601a      	str	r2, [r3, #0]
 800109a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800109c:	4b1c      	ldr	r3, [pc, #112]	; (8001110 <MX_TIM3_Init+0x90>)
 800109e:	4a1d      	ldr	r2, [pc, #116]	; (8001114 <MX_TIM3_Init+0x94>)
 80010a0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 99;
 80010a2:	4b1b      	ldr	r3, [pc, #108]	; (8001110 <MX_TIM3_Init+0x90>)
 80010a4:	2263      	movs	r2, #99	; 0x63
 80010a6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010a8:	4b19      	ldr	r3, [pc, #100]	; (8001110 <MX_TIM3_Init+0x90>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100;
 80010ae:	4b18      	ldr	r3, [pc, #96]	; (8001110 <MX_TIM3_Init+0x90>)
 80010b0:	2264      	movs	r2, #100	; 0x64
 80010b2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010b4:	4b16      	ldr	r3, [pc, #88]	; (8001110 <MX_TIM3_Init+0x90>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010ba:	4b15      	ldr	r3, [pc, #84]	; (8001110 <MX_TIM3_Init+0x90>)
 80010bc:	2200      	movs	r2, #0
 80010be:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80010c0:	4813      	ldr	r0, [pc, #76]	; (8001110 <MX_TIM3_Init+0x90>)
 80010c2:	f004 fb67 	bl	8005794 <HAL_TIM_Base_Init>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d001      	beq.n	80010d0 <MX_TIM3_Init+0x50>
  {
    Error_Handler();
 80010cc:	f001 fc5e 	bl	800298c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010d4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80010d6:	f107 0308 	add.w	r3, r7, #8
 80010da:	4619      	mov	r1, r3
 80010dc:	480c      	ldr	r0, [pc, #48]	; (8001110 <MX_TIM3_Init+0x90>)
 80010de:	f004 fd6d 	bl	8005bbc <HAL_TIM_ConfigClockSource>
 80010e2:	4603      	mov	r3, r0
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d001      	beq.n	80010ec <MX_TIM3_Init+0x6c>
  {
    Error_Handler();
 80010e8:	f001 fc50 	bl	800298c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80010ec:	2320      	movs	r3, #32
 80010ee:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010f0:	2300      	movs	r3, #0
 80010f2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80010f4:	463b      	mov	r3, r7
 80010f6:	4619      	mov	r1, r3
 80010f8:	4805      	ldr	r0, [pc, #20]	; (8001110 <MX_TIM3_Init+0x90>)
 80010fa:	f004 ff65 	bl	8005fc8 <HAL_TIMEx_MasterConfigSynchronization>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b00      	cmp	r3, #0
 8001102:	d001      	beq.n	8001108 <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 8001104:	f001 fc42 	bl	800298c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001108:	bf00      	nop
 800110a:	3718      	adds	r7, #24
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}
 8001110:	20000158 	.word	0x20000158
 8001114:	40000400 	.word	0x40000400

08001118 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 800111c:	4b0e      	ldr	r3, [pc, #56]	; (8001158 <MX_TIM11_Init+0x40>)
 800111e:	4a0f      	ldr	r2, [pc, #60]	; (800115c <MX_TIM11_Init+0x44>)
 8001120:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 99;
 8001122:	4b0d      	ldr	r3, [pc, #52]	; (8001158 <MX_TIM11_Init+0x40>)
 8001124:	2263      	movs	r2, #99	; 0x63
 8001126:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001128:	4b0b      	ldr	r3, [pc, #44]	; (8001158 <MX_TIM11_Init+0x40>)
 800112a:	2200      	movs	r2, #0
 800112c:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 800112e:	4b0a      	ldr	r3, [pc, #40]	; (8001158 <MX_TIM11_Init+0x40>)
 8001130:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001134:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001136:	4b08      	ldr	r3, [pc, #32]	; (8001158 <MX_TIM11_Init+0x40>)
 8001138:	2200      	movs	r2, #0
 800113a:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800113c:	4b06      	ldr	r3, [pc, #24]	; (8001158 <MX_TIM11_Init+0x40>)
 800113e:	2200      	movs	r2, #0
 8001140:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8001142:	4805      	ldr	r0, [pc, #20]	; (8001158 <MX_TIM11_Init+0x40>)
 8001144:	f004 fb26 	bl	8005794 <HAL_TIM_Base_Init>
 8001148:	4603      	mov	r3, r0
 800114a:	2b00      	cmp	r3, #0
 800114c:	d001      	beq.n	8001152 <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 800114e:	f001 fc1d 	bl	800298c <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8001152:	bf00      	nop
 8001154:	bd80      	pop	{r7, pc}
 8001156:	bf00      	nop
 8001158:	20000240 	.word	0x20000240
 800115c:	40014800 	.word	0x40014800

08001160 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001164:	4b11      	ldr	r3, [pc, #68]	; (80011ac <MX_USART2_UART_Init+0x4c>)
 8001166:	4a12      	ldr	r2, [pc, #72]	; (80011b0 <MX_USART2_UART_Init+0x50>)
 8001168:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800116a:	4b10      	ldr	r3, [pc, #64]	; (80011ac <MX_USART2_UART_Init+0x4c>)
 800116c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001170:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001172:	4b0e      	ldr	r3, [pc, #56]	; (80011ac <MX_USART2_UART_Init+0x4c>)
 8001174:	2200      	movs	r2, #0
 8001176:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001178:	4b0c      	ldr	r3, [pc, #48]	; (80011ac <MX_USART2_UART_Init+0x4c>)
 800117a:	2200      	movs	r2, #0
 800117c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800117e:	4b0b      	ldr	r3, [pc, #44]	; (80011ac <MX_USART2_UART_Init+0x4c>)
 8001180:	2200      	movs	r2, #0
 8001182:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001184:	4b09      	ldr	r3, [pc, #36]	; (80011ac <MX_USART2_UART_Init+0x4c>)
 8001186:	220c      	movs	r2, #12
 8001188:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800118a:	4b08      	ldr	r3, [pc, #32]	; (80011ac <MX_USART2_UART_Init+0x4c>)
 800118c:	2200      	movs	r2, #0
 800118e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001190:	4b06      	ldr	r3, [pc, #24]	; (80011ac <MX_USART2_UART_Init+0x4c>)
 8001192:	2200      	movs	r2, #0
 8001194:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001196:	4805      	ldr	r0, [pc, #20]	; (80011ac <MX_USART2_UART_Init+0x4c>)
 8001198:	f004 ff98 	bl	80060cc <HAL_UART_Init>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d001      	beq.n	80011a6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80011a2:	f001 fbf3 	bl	800298c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80011a6:	bf00      	nop
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	200002e8 	.word	0x200002e8
 80011b0:	40004400 	.word	0x40004400

080011b4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b082      	sub	sp, #8
 80011b8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80011ba:	2300      	movs	r3, #0
 80011bc:	607b      	str	r3, [r7, #4]
 80011be:	4b0c      	ldr	r3, [pc, #48]	; (80011f0 <MX_DMA_Init+0x3c>)
 80011c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011c2:	4a0b      	ldr	r2, [pc, #44]	; (80011f0 <MX_DMA_Init+0x3c>)
 80011c4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80011c8:	6313      	str	r3, [r2, #48]	; 0x30
 80011ca:	4b09      	ldr	r3, [pc, #36]	; (80011f0 <MX_DMA_Init+0x3c>)
 80011cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80011d2:	607b      	str	r3, [r7, #4]
 80011d4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80011d6:	2200      	movs	r2, #0
 80011d8:	2100      	movs	r1, #0
 80011da:	2038      	movs	r0, #56	; 0x38
 80011dc:	f002 fcd3 	bl	8003b86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80011e0:	2038      	movs	r0, #56	; 0x38
 80011e2:	f002 fcec 	bl	8003bbe <HAL_NVIC_EnableIRQ>

}
 80011e6:	bf00      	nop
 80011e8:	3708      	adds	r7, #8
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	40023800 	.word	0x40023800

080011f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b08a      	sub	sp, #40	; 0x28
 80011f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011fa:	f107 0314 	add.w	r3, r7, #20
 80011fe:	2200      	movs	r2, #0
 8001200:	601a      	str	r2, [r3, #0]
 8001202:	605a      	str	r2, [r3, #4]
 8001204:	609a      	str	r2, [r3, #8]
 8001206:	60da      	str	r2, [r3, #12]
 8001208:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800120a:	2300      	movs	r3, #0
 800120c:	613b      	str	r3, [r7, #16]
 800120e:	4b44      	ldr	r3, [pc, #272]	; (8001320 <MX_GPIO_Init+0x12c>)
 8001210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001212:	4a43      	ldr	r2, [pc, #268]	; (8001320 <MX_GPIO_Init+0x12c>)
 8001214:	f043 0304 	orr.w	r3, r3, #4
 8001218:	6313      	str	r3, [r2, #48]	; 0x30
 800121a:	4b41      	ldr	r3, [pc, #260]	; (8001320 <MX_GPIO_Init+0x12c>)
 800121c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800121e:	f003 0304 	and.w	r3, r3, #4
 8001222:	613b      	str	r3, [r7, #16]
 8001224:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001226:	2300      	movs	r3, #0
 8001228:	60fb      	str	r3, [r7, #12]
 800122a:	4b3d      	ldr	r3, [pc, #244]	; (8001320 <MX_GPIO_Init+0x12c>)
 800122c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800122e:	4a3c      	ldr	r2, [pc, #240]	; (8001320 <MX_GPIO_Init+0x12c>)
 8001230:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001234:	6313      	str	r3, [r2, #48]	; 0x30
 8001236:	4b3a      	ldr	r3, [pc, #232]	; (8001320 <MX_GPIO_Init+0x12c>)
 8001238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800123a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800123e:	60fb      	str	r3, [r7, #12]
 8001240:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001242:	2300      	movs	r3, #0
 8001244:	60bb      	str	r3, [r7, #8]
 8001246:	4b36      	ldr	r3, [pc, #216]	; (8001320 <MX_GPIO_Init+0x12c>)
 8001248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800124a:	4a35      	ldr	r2, [pc, #212]	; (8001320 <MX_GPIO_Init+0x12c>)
 800124c:	f043 0301 	orr.w	r3, r3, #1
 8001250:	6313      	str	r3, [r2, #48]	; 0x30
 8001252:	4b33      	ldr	r3, [pc, #204]	; (8001320 <MX_GPIO_Init+0x12c>)
 8001254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001256:	f003 0301 	and.w	r3, r3, #1
 800125a:	60bb      	str	r3, [r7, #8]
 800125c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800125e:	2300      	movs	r3, #0
 8001260:	607b      	str	r3, [r7, #4]
 8001262:	4b2f      	ldr	r3, [pc, #188]	; (8001320 <MX_GPIO_Init+0x12c>)
 8001264:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001266:	4a2e      	ldr	r2, [pc, #184]	; (8001320 <MX_GPIO_Init+0x12c>)
 8001268:	f043 0302 	orr.w	r3, r3, #2
 800126c:	6313      	str	r3, [r2, #48]	; 0x30
 800126e:	4b2c      	ldr	r3, [pc, #176]	; (8001320 <MX_GPIO_Init+0x12c>)
 8001270:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001272:	f003 0302 	and.w	r3, r3, #2
 8001276:	607b      	str	r3, [r7, #4]
 8001278:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800127a:	2200      	movs	r2, #0
 800127c:	2120      	movs	r1, #32
 800127e:	4829      	ldr	r0, [pc, #164]	; (8001324 <MX_GPIO_Init+0x130>)
 8001280:	f003 fa56 	bl	8004730 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_SS_GPIO_Port, SPI_SS_Pin, GPIO_PIN_SET);
 8001284:	2201      	movs	r2, #1
 8001286:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800128a:	4827      	ldr	r0, [pc, #156]	; (8001328 <MX_GPIO_Init+0x134>)
 800128c:	f003 fa50 	bl	8004730 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SHDN_GPIO_Port, SHDN_Pin, GPIO_PIN_SET);
 8001290:	2201      	movs	r2, #1
 8001292:	2180      	movs	r1, #128	; 0x80
 8001294:	4825      	ldr	r0, [pc, #148]	; (800132c <MX_GPIO_Init+0x138>)
 8001296:	f003 fa4b 	bl	8004730 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LOAD_GPIO_Port, LOAD_Pin, GPIO_PIN_SET);
 800129a:	2201      	movs	r2, #1
 800129c:	f44f 7100 	mov.w	r1, #512	; 0x200
 80012a0:	4820      	ldr	r0, [pc, #128]	; (8001324 <MX_GPIO_Init+0x130>)
 80012a2:	f003 fa45 	bl	8004730 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80012a6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80012aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80012ac:	4b20      	ldr	r3, [pc, #128]	; (8001330 <MX_GPIO_Init+0x13c>)
 80012ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b0:	2300      	movs	r3, #0
 80012b2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80012b4:	f107 0314 	add.w	r3, r7, #20
 80012b8:	4619      	mov	r1, r3
 80012ba:	481c      	ldr	r0, [pc, #112]	; (800132c <MX_GPIO_Init+0x138>)
 80012bc:	f003 f89c 	bl	80043f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin LOAD_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LOAD_Pin;
 80012c0:	f44f 7308 	mov.w	r3, #544	; 0x220
 80012c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012c6:	2301      	movs	r3, #1
 80012c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ca:	2300      	movs	r3, #0
 80012cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ce:	2300      	movs	r3, #0
 80012d0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012d2:	f107 0314 	add.w	r3, r7, #20
 80012d6:	4619      	mov	r1, r3
 80012d8:	4812      	ldr	r0, [pc, #72]	; (8001324 <MX_GPIO_Init+0x130>)
 80012da:	f003 f88d 	bl	80043f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI_SS_Pin */
  GPIO_InitStruct.Pin = SPI_SS_Pin;
 80012de:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80012e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012e4:	2301      	movs	r3, #1
 80012e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e8:	2300      	movs	r3, #0
 80012ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ec:	2300      	movs	r3, #0
 80012ee:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI_SS_GPIO_Port, &GPIO_InitStruct);
 80012f0:	f107 0314 	add.w	r3, r7, #20
 80012f4:	4619      	mov	r1, r3
 80012f6:	480c      	ldr	r0, [pc, #48]	; (8001328 <MX_GPIO_Init+0x134>)
 80012f8:	f003 f87e 	bl	80043f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : SHDN_Pin */
  GPIO_InitStruct.Pin = SHDN_Pin;
 80012fc:	2380      	movs	r3, #128	; 0x80
 80012fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001300:	2301      	movs	r3, #1
 8001302:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001304:	2300      	movs	r3, #0
 8001306:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001308:	2300      	movs	r3, #0
 800130a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SHDN_GPIO_Port, &GPIO_InitStruct);
 800130c:	f107 0314 	add.w	r3, r7, #20
 8001310:	4619      	mov	r1, r3
 8001312:	4806      	ldr	r0, [pc, #24]	; (800132c <MX_GPIO_Init+0x138>)
 8001314:	f003 f870 	bl	80043f8 <HAL_GPIO_Init>

}
 8001318:	bf00      	nop
 800131a:	3728      	adds	r7, #40	; 0x28
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}
 8001320:	40023800 	.word	0x40023800
 8001324:	40020000 	.word	0x40020000
 8001328:	40020400 	.word	0x40020400
 800132c:	40020800 	.word	0x40020800
 8001330:	10210000 	.word	0x10210000

08001334 <UARTRecieveIT>:

/* USER CODE BEGIN 4 */
uint16_t UARTRecieveIT()
{
 8001334:	b480      	push	{r7}
 8001336:	b083      	sub	sp, #12
 8001338:	af00      	add	r7, sp, #0
	static uint32_t dataPos =0;
	int16_t data=-1;
 800133a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800133e:	80fb      	strh	r3, [r7, #6]
	if(huart2.RxXferSize - huart2.RxXferCount!=dataPos)
 8001340:	4b11      	ldr	r3, [pc, #68]	; (8001388 <UARTRecieveIT+0x54>)
 8001342:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8001344:	461a      	mov	r2, r3
 8001346:	4b10      	ldr	r3, [pc, #64]	; (8001388 <UARTRecieveIT+0x54>)
 8001348:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800134a:	b29b      	uxth	r3, r3
 800134c:	1ad3      	subs	r3, r2, r3
 800134e:	4a0f      	ldr	r2, [pc, #60]	; (800138c <UARTRecieveIT+0x58>)
 8001350:	6812      	ldr	r2, [r2, #0]
 8001352:	4293      	cmp	r3, r2
 8001354:	d010      	beq.n	8001378 <UARTRecieveIT+0x44>
	{
		data=RxDataBuffer[dataPos];
 8001356:	4b0d      	ldr	r3, [pc, #52]	; (800138c <UARTRecieveIT+0x58>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	4a0d      	ldr	r2, [pc, #52]	; (8001390 <UARTRecieveIT+0x5c>)
 800135c:	5cd3      	ldrb	r3, [r2, r3]
 800135e:	80fb      	strh	r3, [r7, #6]
		dataPos= (dataPos+1)%huart2.RxXferSize;
 8001360:	4b0a      	ldr	r3, [pc, #40]	; (800138c <UARTRecieveIT+0x58>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	3301      	adds	r3, #1
 8001366:	4a08      	ldr	r2, [pc, #32]	; (8001388 <UARTRecieveIT+0x54>)
 8001368:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 800136a:	fbb3 f1f2 	udiv	r1, r3, r2
 800136e:	fb02 f201 	mul.w	r2, r2, r1
 8001372:	1a9b      	subs	r3, r3, r2
 8001374:	4a05      	ldr	r2, [pc, #20]	; (800138c <UARTRecieveIT+0x58>)
 8001376:	6013      	str	r3, [r2, #0]
	}
	return data;
 8001378:	88fb      	ldrh	r3, [r7, #6]
}
 800137a:	4618      	mov	r0, r3
 800137c:	370c      	adds	r7, #12
 800137e:	46bd      	mov	sp, r7
 8001380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001384:	4770      	bx	lr
 8001386:	bf00      	nop
 8001388:	200002e8 	.word	0x200002e8
 800138c:	20000140 	.word	0x20000140
 8001390:	2000010c 	.word	0x2000010c

08001394 <Menu>:

void Menu(int16_t input)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b082      	sub	sp, #8
 8001398:	af00      	add	r7, sp, #0
 800139a:	4603      	mov	r3, r0
 800139c:	80fb      	strh	r3, [r7, #6]
	if ((input <= 90) && (input >= 65))
 800139e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80013a2:	2b5a      	cmp	r3, #90	; 0x5a
 80013a4:	dc07      	bgt.n	80013b6 <Menu+0x22>
 80013a6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80013aa:	2b40      	cmp	r3, #64	; 0x40
 80013ac:	dd03      	ble.n	80013b6 <Menu+0x22>
	{
		input += 32;
 80013ae:	88fb      	ldrh	r3, [r7, #6]
 80013b0:	3320      	adds	r3, #32
 80013b2:	b29b      	uxth	r3, r3
 80013b4:	80fb      	strh	r3, [r7, #6]
	}

	switch (State)
 80013b6:	4ba4      	ldr	r3, [pc, #656]	; (8001648 <Menu+0x2b4>)
 80013b8:	781b      	ldrb	r3, [r3, #0]
 80013ba:	2b07      	cmp	r3, #7
 80013bc:	f201 8194 	bhi.w	80026e8 <Menu+0x1354>
 80013c0:	a201      	add	r2, pc, #4	; (adr r2, 80013c8 <Menu+0x34>)
 80013c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013c6:	bf00      	nop
 80013c8:	080013e9 	.word	0x080013e9
 80013cc:	0800149b 	.word	0x0800149b
 80013d0:	08001509 	.word	0x08001509
 80013d4:	08001695 	.word	0x08001695
 80013d8:	08001aeb 	.word	0x08001aeb
 80013dc:	08001c0d 	.word	0x08001c0d
 80013e0:	08002089 	.word	0x08002089
 80013e4:	080021e1 	.word	0x080021e1
	{
	case Mode_Menu:
		sprintf(TxDataBuffer, "--------------\r\n");
 80013e8:	4998      	ldr	r1, [pc, #608]	; (800164c <Menu+0x2b8>)
 80013ea:	4899      	ldr	r0, [pc, #612]	; (8001650 <Menu+0x2bc>)
 80013ec:	f005 fd12 	bl	8006e14 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 80013f0:	4897      	ldr	r0, [pc, #604]	; (8001650 <Menu+0x2bc>)
 80013f2:	f7fe fef5 	bl	80001e0 <strlen>
 80013f6:	4603      	mov	r3, r0
 80013f8:	b29a      	uxth	r2, r3
 80013fa:	2364      	movs	r3, #100	; 0x64
 80013fc:	4994      	ldr	r1, [pc, #592]	; (8001650 <Menu+0x2bc>)
 80013fe:	4895      	ldr	r0, [pc, #596]	; (8001654 <Menu+0x2c0>)
 8001400:	f004 feb1 	bl	8006166 <HAL_UART_Transmit>
		sprintf(TxDataBuffer, "Mode Select\r\n");
 8001404:	4994      	ldr	r1, [pc, #592]	; (8001658 <Menu+0x2c4>)
 8001406:	4892      	ldr	r0, [pc, #584]	; (8001650 <Menu+0x2bc>)
 8001408:	f005 fd04 	bl	8006e14 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 800140c:	4890      	ldr	r0, [pc, #576]	; (8001650 <Menu+0x2bc>)
 800140e:	f7fe fee7 	bl	80001e0 <strlen>
 8001412:	4603      	mov	r3, r0
 8001414:	b29a      	uxth	r2, r3
 8001416:	2364      	movs	r3, #100	; 0x64
 8001418:	498d      	ldr	r1, [pc, #564]	; (8001650 <Menu+0x2bc>)
 800141a:	488e      	ldr	r0, [pc, #568]	; (8001654 <Menu+0x2c0>)
 800141c:	f004 fea3 	bl	8006166 <HAL_UART_Transmit>
		sprintf(TxDataBuffer, "  1 : Sawtooth\r\n");
 8001420:	498e      	ldr	r1, [pc, #568]	; (800165c <Menu+0x2c8>)
 8001422:	488b      	ldr	r0, [pc, #556]	; (8001650 <Menu+0x2bc>)
 8001424:	f005 fcf6 	bl	8006e14 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 8001428:	4889      	ldr	r0, [pc, #548]	; (8001650 <Menu+0x2bc>)
 800142a:	f7fe fed9 	bl	80001e0 <strlen>
 800142e:	4603      	mov	r3, r0
 8001430:	b29a      	uxth	r2, r3
 8001432:	2364      	movs	r3, #100	; 0x64
 8001434:	4986      	ldr	r1, [pc, #536]	; (8001650 <Menu+0x2bc>)
 8001436:	4887      	ldr	r0, [pc, #540]	; (8001654 <Menu+0x2c0>)
 8001438:	f004 fe95 	bl	8006166 <HAL_UART_Transmit>
		sprintf(TxDataBuffer, "  2 : Sine\r\n");
 800143c:	4988      	ldr	r1, [pc, #544]	; (8001660 <Menu+0x2cc>)
 800143e:	4884      	ldr	r0, [pc, #528]	; (8001650 <Menu+0x2bc>)
 8001440:	f005 fce8 	bl	8006e14 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 8001444:	4882      	ldr	r0, [pc, #520]	; (8001650 <Menu+0x2bc>)
 8001446:	f7fe fecb 	bl	80001e0 <strlen>
 800144a:	4603      	mov	r3, r0
 800144c:	b29a      	uxth	r2, r3
 800144e:	2364      	movs	r3, #100	; 0x64
 8001450:	497f      	ldr	r1, [pc, #508]	; (8001650 <Menu+0x2bc>)
 8001452:	4880      	ldr	r0, [pc, #512]	; (8001654 <Menu+0x2c0>)
 8001454:	f004 fe87 	bl	8006166 <HAL_UART_Transmit>
		sprintf(TxDataBuffer, "  3 : Square\r\n");
 8001458:	4982      	ldr	r1, [pc, #520]	; (8001664 <Menu+0x2d0>)
 800145a:	487d      	ldr	r0, [pc, #500]	; (8001650 <Menu+0x2bc>)
 800145c:	f005 fcda 	bl	8006e14 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 8001460:	487b      	ldr	r0, [pc, #492]	; (8001650 <Menu+0x2bc>)
 8001462:	f7fe febd 	bl	80001e0 <strlen>
 8001466:	4603      	mov	r3, r0
 8001468:	b29a      	uxth	r2, r3
 800146a:	2364      	movs	r3, #100	; 0x64
 800146c:	4978      	ldr	r1, [pc, #480]	; (8001650 <Menu+0x2bc>)
 800146e:	4879      	ldr	r0, [pc, #484]	; (8001654 <Menu+0x2c0>)
 8001470:	f004 fe79 	bl	8006166 <HAL_UART_Transmit>
		sprintf(TxDataBuffer, "--------------\r\n");
 8001474:	4975      	ldr	r1, [pc, #468]	; (800164c <Menu+0x2b8>)
 8001476:	4876      	ldr	r0, [pc, #472]	; (8001650 <Menu+0x2bc>)
 8001478:	f005 fccc 	bl	8006e14 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 800147c:	4874      	ldr	r0, [pc, #464]	; (8001650 <Menu+0x2bc>)
 800147e:	f7fe feaf 	bl	80001e0 <strlen>
 8001482:	4603      	mov	r3, r0
 8001484:	b29a      	uxth	r2, r3
 8001486:	2364      	movs	r3, #100	; 0x64
 8001488:	4971      	ldr	r1, [pc, #452]	; (8001650 <Menu+0x2bc>)
 800148a:	4872      	ldr	r0, [pc, #456]	; (8001654 <Menu+0x2c0>)
 800148c:	f004 fe6b 	bl	8006166 <HAL_UART_Transmit>
		State = Mode_Wait;
 8001490:	4b6d      	ldr	r3, [pc, #436]	; (8001648 <Menu+0x2b4>)
 8001492:	2201      	movs	r2, #1
 8001494:	701a      	strb	r2, [r3, #0]
		break;
 8001496:	f001 b927 	b.w	80026e8 <Menu+0x1354>
	case Mode_Wait:
		switch (input)
 800149a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800149e:	2b33      	cmp	r3, #51	; 0x33
 80014a0:	d018      	beq.n	80014d4 <Menu+0x140>
 80014a2:	2b33      	cmp	r3, #51	; 0x33
 80014a4:	dc1d      	bgt.n	80014e2 <Menu+0x14e>
 80014a6:	2b32      	cmp	r3, #50	; 0x32
 80014a8:	d00d      	beq.n	80014c6 <Menu+0x132>
 80014aa:	2b32      	cmp	r3, #50	; 0x32
 80014ac:	dc19      	bgt.n	80014e2 <Menu+0x14e>
 80014ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014b2:	d026      	beq.n	8001502 <Menu+0x16e>
 80014b4:	2b31      	cmp	r3, #49	; 0x31
 80014b6:	d114      	bne.n	80014e2 <Menu+0x14e>
		{
		case -1:
			break;
		case 49:
			State = Saw_Menu;
 80014b8:	4b63      	ldr	r3, [pc, #396]	; (8001648 <Menu+0x2b4>)
 80014ba:	2202      	movs	r2, #2
 80014bc:	701a      	strb	r2, [r3, #0]
			Mode = Sawtooth;
 80014be:	4b6a      	ldr	r3, [pc, #424]	; (8001668 <Menu+0x2d4>)
 80014c0:	2201      	movs	r2, #1
 80014c2:	701a      	strb	r2, [r3, #0]
			break;
 80014c4:	e01e      	b.n	8001504 <Menu+0x170>
		case 50:
			State = Sine_Menu;
 80014c6:	4b60      	ldr	r3, [pc, #384]	; (8001648 <Menu+0x2b4>)
 80014c8:	2204      	movs	r2, #4
 80014ca:	701a      	strb	r2, [r3, #0]
			Mode = Sine;
 80014cc:	4b66      	ldr	r3, [pc, #408]	; (8001668 <Menu+0x2d4>)
 80014ce:	2202      	movs	r2, #2
 80014d0:	701a      	strb	r2, [r3, #0]
			break;
 80014d2:	e017      	b.n	8001504 <Menu+0x170>
		case 51:
			State = Square_Menu;
 80014d4:	4b5c      	ldr	r3, [pc, #368]	; (8001648 <Menu+0x2b4>)
 80014d6:	2206      	movs	r2, #6
 80014d8:	701a      	strb	r2, [r3, #0]
			Mode = Square;
 80014da:	4b63      	ldr	r3, [pc, #396]	; (8001668 <Menu+0x2d4>)
 80014dc:	2203      	movs	r2, #3
 80014de:	701a      	strb	r2, [r3, #0]
			break;
 80014e0:	e010      	b.n	8001504 <Menu+0x170>
		default:
			sprintf(TxDataBuffer, "Wrong Input\r\n");
 80014e2:	4962      	ldr	r1, [pc, #392]	; (800166c <Menu+0x2d8>)
 80014e4:	485a      	ldr	r0, [pc, #360]	; (8001650 <Menu+0x2bc>)
 80014e6:	f005 fc95 	bl	8006e14 <siprintf>
			HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 1000);
 80014ea:	4859      	ldr	r0, [pc, #356]	; (8001650 <Menu+0x2bc>)
 80014ec:	f7fe fe78 	bl	80001e0 <strlen>
 80014f0:	4603      	mov	r3, r0
 80014f2:	b29a      	uxth	r2, r3
 80014f4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014f8:	4955      	ldr	r1, [pc, #340]	; (8001650 <Menu+0x2bc>)
 80014fa:	4856      	ldr	r0, [pc, #344]	; (8001654 <Menu+0x2c0>)
 80014fc:	f004 fe33 	bl	8006166 <HAL_UART_Transmit>
			break;
 8001500:	e000      	b.n	8001504 <Menu+0x170>
			break;
 8001502:	bf00      	nop
		}
		break;
 8001504:	f001 b8f0 	b.w	80026e8 <Menu+0x1354>
	case Saw_Menu:
		sprintf(TxDataBuffer, "--------------\r\n");
 8001508:	4950      	ldr	r1, [pc, #320]	; (800164c <Menu+0x2b8>)
 800150a:	4851      	ldr	r0, [pc, #324]	; (8001650 <Menu+0x2bc>)
 800150c:	f005 fc82 	bl	8006e14 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 8001510:	484f      	ldr	r0, [pc, #316]	; (8001650 <Menu+0x2bc>)
 8001512:	f7fe fe65 	bl	80001e0 <strlen>
 8001516:	4603      	mov	r3, r0
 8001518:	b29a      	uxth	r2, r3
 800151a:	2364      	movs	r3, #100	; 0x64
 800151c:	494c      	ldr	r1, [pc, #304]	; (8001650 <Menu+0x2bc>)
 800151e:	484d      	ldr	r0, [pc, #308]	; (8001654 <Menu+0x2c0>)
 8001520:	f004 fe21 	bl	8006166 <HAL_UART_Transmit>
		sprintf(TxDataBuffer, "Sawtooth\r\n");
 8001524:	4952      	ldr	r1, [pc, #328]	; (8001670 <Menu+0x2dc>)
 8001526:	484a      	ldr	r0, [pc, #296]	; (8001650 <Menu+0x2bc>)
 8001528:	f005 fc74 	bl	8006e14 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 800152c:	4848      	ldr	r0, [pc, #288]	; (8001650 <Menu+0x2bc>)
 800152e:	f7fe fe57 	bl	80001e0 <strlen>
 8001532:	4603      	mov	r3, r0
 8001534:	b29a      	uxth	r2, r3
 8001536:	2364      	movs	r3, #100	; 0x64
 8001538:	4945      	ldr	r1, [pc, #276]	; (8001650 <Menu+0x2bc>)
 800153a:	4846      	ldr	r0, [pc, #280]	; (8001654 <Menu+0x2c0>)
 800153c:	f004 fe13 	bl	8006166 <HAL_UART_Transmit>
		sprintf(TxDataBuffer, "  1 : Frequency +\r\n");
 8001540:	494c      	ldr	r1, [pc, #304]	; (8001674 <Menu+0x2e0>)
 8001542:	4843      	ldr	r0, [pc, #268]	; (8001650 <Menu+0x2bc>)
 8001544:	f005 fc66 	bl	8006e14 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 8001548:	4841      	ldr	r0, [pc, #260]	; (8001650 <Menu+0x2bc>)
 800154a:	f7fe fe49 	bl	80001e0 <strlen>
 800154e:	4603      	mov	r3, r0
 8001550:	b29a      	uxth	r2, r3
 8001552:	2364      	movs	r3, #100	; 0x64
 8001554:	493e      	ldr	r1, [pc, #248]	; (8001650 <Menu+0x2bc>)
 8001556:	483f      	ldr	r0, [pc, #252]	; (8001654 <Menu+0x2c0>)
 8001558:	f004 fe05 	bl	8006166 <HAL_UART_Transmit>
		sprintf(TxDataBuffer, "  2 : Frequency -\r\n");
 800155c:	4946      	ldr	r1, [pc, #280]	; (8001678 <Menu+0x2e4>)
 800155e:	483c      	ldr	r0, [pc, #240]	; (8001650 <Menu+0x2bc>)
 8001560:	f005 fc58 	bl	8006e14 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 8001564:	483a      	ldr	r0, [pc, #232]	; (8001650 <Menu+0x2bc>)
 8001566:	f7fe fe3b 	bl	80001e0 <strlen>
 800156a:	4603      	mov	r3, r0
 800156c:	b29a      	uxth	r2, r3
 800156e:	2364      	movs	r3, #100	; 0x64
 8001570:	4937      	ldr	r1, [pc, #220]	; (8001650 <Menu+0x2bc>)
 8001572:	4838      	ldr	r0, [pc, #224]	; (8001654 <Menu+0x2c0>)
 8001574:	f004 fdf7 	bl	8006166 <HAL_UART_Transmit>
		sprintf(TxDataBuffer, "  3 : V_Max +\r\n");
 8001578:	4940      	ldr	r1, [pc, #256]	; (800167c <Menu+0x2e8>)
 800157a:	4835      	ldr	r0, [pc, #212]	; (8001650 <Menu+0x2bc>)
 800157c:	f005 fc4a 	bl	8006e14 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 8001580:	4833      	ldr	r0, [pc, #204]	; (8001650 <Menu+0x2bc>)
 8001582:	f7fe fe2d 	bl	80001e0 <strlen>
 8001586:	4603      	mov	r3, r0
 8001588:	b29a      	uxth	r2, r3
 800158a:	2364      	movs	r3, #100	; 0x64
 800158c:	4930      	ldr	r1, [pc, #192]	; (8001650 <Menu+0x2bc>)
 800158e:	4831      	ldr	r0, [pc, #196]	; (8001654 <Menu+0x2c0>)
 8001590:	f004 fde9 	bl	8006166 <HAL_UART_Transmit>
		sprintf(TxDataBuffer, "  4 : V_Max -\r\n");
 8001594:	493a      	ldr	r1, [pc, #232]	; (8001680 <Menu+0x2ec>)
 8001596:	482e      	ldr	r0, [pc, #184]	; (8001650 <Menu+0x2bc>)
 8001598:	f005 fc3c 	bl	8006e14 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 800159c:	482c      	ldr	r0, [pc, #176]	; (8001650 <Menu+0x2bc>)
 800159e:	f7fe fe1f 	bl	80001e0 <strlen>
 80015a2:	4603      	mov	r3, r0
 80015a4:	b29a      	uxth	r2, r3
 80015a6:	2364      	movs	r3, #100	; 0x64
 80015a8:	4929      	ldr	r1, [pc, #164]	; (8001650 <Menu+0x2bc>)
 80015aa:	482a      	ldr	r0, [pc, #168]	; (8001654 <Menu+0x2c0>)
 80015ac:	f004 fddb 	bl	8006166 <HAL_UART_Transmit>
		sprintf(TxDataBuffer, "  5 : V_Min +\r\n");
 80015b0:	4934      	ldr	r1, [pc, #208]	; (8001684 <Menu+0x2f0>)
 80015b2:	4827      	ldr	r0, [pc, #156]	; (8001650 <Menu+0x2bc>)
 80015b4:	f005 fc2e 	bl	8006e14 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 80015b8:	4825      	ldr	r0, [pc, #148]	; (8001650 <Menu+0x2bc>)
 80015ba:	f7fe fe11 	bl	80001e0 <strlen>
 80015be:	4603      	mov	r3, r0
 80015c0:	b29a      	uxth	r2, r3
 80015c2:	2364      	movs	r3, #100	; 0x64
 80015c4:	4922      	ldr	r1, [pc, #136]	; (8001650 <Menu+0x2bc>)
 80015c6:	4823      	ldr	r0, [pc, #140]	; (8001654 <Menu+0x2c0>)
 80015c8:	f004 fdcd 	bl	8006166 <HAL_UART_Transmit>
		sprintf(TxDataBuffer, "  6 : V_Min -\r\n");
 80015cc:	492e      	ldr	r1, [pc, #184]	; (8001688 <Menu+0x2f4>)
 80015ce:	4820      	ldr	r0, [pc, #128]	; (8001650 <Menu+0x2bc>)
 80015d0:	f005 fc20 	bl	8006e14 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 80015d4:	481e      	ldr	r0, [pc, #120]	; (8001650 <Menu+0x2bc>)
 80015d6:	f7fe fe03 	bl	80001e0 <strlen>
 80015da:	4603      	mov	r3, r0
 80015dc:	b29a      	uxth	r2, r3
 80015de:	2364      	movs	r3, #100	; 0x64
 80015e0:	491b      	ldr	r1, [pc, #108]	; (8001650 <Menu+0x2bc>)
 80015e2:	481c      	ldr	r0, [pc, #112]	; (8001654 <Menu+0x2c0>)
 80015e4:	f004 fdbf 	bl	8006166 <HAL_UART_Transmit>
		sprintf(TxDataBuffer, "  7 : Slope Up/Down\r\n");
 80015e8:	4928      	ldr	r1, [pc, #160]	; (800168c <Menu+0x2f8>)
 80015ea:	4819      	ldr	r0, [pc, #100]	; (8001650 <Menu+0x2bc>)
 80015ec:	f005 fc12 	bl	8006e14 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 80015f0:	4817      	ldr	r0, [pc, #92]	; (8001650 <Menu+0x2bc>)
 80015f2:	f7fe fdf5 	bl	80001e0 <strlen>
 80015f6:	4603      	mov	r3, r0
 80015f8:	b29a      	uxth	r2, r3
 80015fa:	2364      	movs	r3, #100	; 0x64
 80015fc:	4914      	ldr	r1, [pc, #80]	; (8001650 <Menu+0x2bc>)
 80015fe:	4815      	ldr	r0, [pc, #84]	; (8001654 <Menu+0x2c0>)
 8001600:	f004 fdb1 	bl	8006166 <HAL_UART_Transmit>
		sprintf(TxDataBuffer, "  8 : back\r\n");
 8001604:	4922      	ldr	r1, [pc, #136]	; (8001690 <Menu+0x2fc>)
 8001606:	4812      	ldr	r0, [pc, #72]	; (8001650 <Menu+0x2bc>)
 8001608:	f005 fc04 	bl	8006e14 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 800160c:	4810      	ldr	r0, [pc, #64]	; (8001650 <Menu+0x2bc>)
 800160e:	f7fe fde7 	bl	80001e0 <strlen>
 8001612:	4603      	mov	r3, r0
 8001614:	b29a      	uxth	r2, r3
 8001616:	2364      	movs	r3, #100	; 0x64
 8001618:	490d      	ldr	r1, [pc, #52]	; (8001650 <Menu+0x2bc>)
 800161a:	480e      	ldr	r0, [pc, #56]	; (8001654 <Menu+0x2c0>)
 800161c:	f004 fda3 	bl	8006166 <HAL_UART_Transmit>
		sprintf(TxDataBuffer, "--------------\r\n");
 8001620:	490a      	ldr	r1, [pc, #40]	; (800164c <Menu+0x2b8>)
 8001622:	480b      	ldr	r0, [pc, #44]	; (8001650 <Menu+0x2bc>)
 8001624:	f005 fbf6 	bl	8006e14 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 8001628:	4809      	ldr	r0, [pc, #36]	; (8001650 <Menu+0x2bc>)
 800162a:	f7fe fdd9 	bl	80001e0 <strlen>
 800162e:	4603      	mov	r3, r0
 8001630:	b29a      	uxth	r2, r3
 8001632:	2364      	movs	r3, #100	; 0x64
 8001634:	4906      	ldr	r1, [pc, #24]	; (8001650 <Menu+0x2bc>)
 8001636:	4807      	ldr	r0, [pc, #28]	; (8001654 <Menu+0x2c0>)
 8001638:	f004 fd95 	bl	8006166 <HAL_UART_Transmit>
		State = Saw_Wait;
 800163c:	4b02      	ldr	r3, [pc, #8]	; (8001648 <Menu+0x2b4>)
 800163e:	2203      	movs	r2, #3
 8001640:	701a      	strb	r2, [r3, #0]
		break;
 8001642:	f001 b851 	b.w	80026e8 <Menu+0x1354>
 8001646:	bf00      	nop
 8001648:	2000012d 	.word	0x2000012d
 800164c:	080086f8 	.word	0x080086f8
 8001650:	200000a8 	.word	0x200000a8
 8001654:	200002e8 	.word	0x200002e8
 8001658:	0800870c 	.word	0x0800870c
 800165c:	0800871c 	.word	0x0800871c
 8001660:	08008730 	.word	0x08008730
 8001664:	08008740 	.word	0x08008740
 8001668:	2000012e 	.word	0x2000012e
 800166c:	08008750 	.word	0x08008750
 8001670:	08008760 	.word	0x08008760
 8001674:	0800876c 	.word	0x0800876c
 8001678:	08008780 	.word	0x08008780
 800167c:	08008794 	.word	0x08008794
 8001680:	080087a4 	.word	0x080087a4
 8001684:	080087b4 	.word	0x080087b4
 8001688:	080087c4 	.word	0x080087c4
 800168c:	080087d4 	.word	0x080087d4
 8001690:	080087ec 	.word	0x080087ec
	case Saw_Wait:
		switch (input)
 8001694:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001698:	3301      	adds	r3, #1
 800169a:	2b39      	cmp	r3, #57	; 0x39
 800169c:	f200 8212 	bhi.w	8001ac4 <Menu+0x730>
 80016a0:	a201      	add	r2, pc, #4	; (adr r2, 80016a8 <Menu+0x314>)
 80016a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016a6:	bf00      	nop
 80016a8:	08001ae5 	.word	0x08001ae5
 80016ac:	08001ac5 	.word	0x08001ac5
 80016b0:	08001ac5 	.word	0x08001ac5
 80016b4:	08001ac5 	.word	0x08001ac5
 80016b8:	08001ac5 	.word	0x08001ac5
 80016bc:	08001ac5 	.word	0x08001ac5
 80016c0:	08001ac5 	.word	0x08001ac5
 80016c4:	08001ac5 	.word	0x08001ac5
 80016c8:	08001ac5 	.word	0x08001ac5
 80016cc:	08001ac5 	.word	0x08001ac5
 80016d0:	08001ac5 	.word	0x08001ac5
 80016d4:	08001ac5 	.word	0x08001ac5
 80016d8:	08001ac5 	.word	0x08001ac5
 80016dc:	08001ac5 	.word	0x08001ac5
 80016e0:	08001ac5 	.word	0x08001ac5
 80016e4:	08001ac5 	.word	0x08001ac5
 80016e8:	08001ac5 	.word	0x08001ac5
 80016ec:	08001ac5 	.word	0x08001ac5
 80016f0:	08001ac5 	.word	0x08001ac5
 80016f4:	08001ac5 	.word	0x08001ac5
 80016f8:	08001ac5 	.word	0x08001ac5
 80016fc:	08001ac5 	.word	0x08001ac5
 8001700:	08001ac5 	.word	0x08001ac5
 8001704:	08001ac5 	.word	0x08001ac5
 8001708:	08001ac5 	.word	0x08001ac5
 800170c:	08001ac5 	.word	0x08001ac5
 8001710:	08001ac5 	.word	0x08001ac5
 8001714:	08001ac5 	.word	0x08001ac5
 8001718:	08001ac5 	.word	0x08001ac5
 800171c:	08001ac5 	.word	0x08001ac5
 8001720:	08001ac5 	.word	0x08001ac5
 8001724:	08001ac5 	.word	0x08001ac5
 8001728:	08001ac5 	.word	0x08001ac5
 800172c:	08001ac5 	.word	0x08001ac5
 8001730:	08001ac5 	.word	0x08001ac5
 8001734:	08001ac5 	.word	0x08001ac5
 8001738:	08001ac5 	.word	0x08001ac5
 800173c:	08001ac5 	.word	0x08001ac5
 8001740:	08001ac5 	.word	0x08001ac5
 8001744:	08001ac5 	.word	0x08001ac5
 8001748:	08001ac5 	.word	0x08001ac5
 800174c:	08001ac5 	.word	0x08001ac5
 8001750:	08001ac5 	.word	0x08001ac5
 8001754:	08001ac5 	.word	0x08001ac5
 8001758:	08001ac5 	.word	0x08001ac5
 800175c:	08001ac5 	.word	0x08001ac5
 8001760:	08001ac5 	.word	0x08001ac5
 8001764:	08001ac5 	.word	0x08001ac5
 8001768:	08001ac5 	.word	0x08001ac5
 800176c:	08001ac5 	.word	0x08001ac5
 8001770:	08001791 	.word	0x08001791
 8001774:	080017ff 	.word	0x080017ff
 8001778:	0800186d 	.word	0x0800186d
 800177c:	080018db 	.word	0x080018db
 8001780:	08001959 	.word	0x08001959
 8001784:	080019d7 	.word	0x080019d7
 8001788:	08001a7f 	.word	0x08001a7f
 800178c:	08001ab7 	.word	0x08001ab7
		{
		case -1:
			break;
		case 49:  //1 F+
			if (Hz < 100)
 8001790:	4ba3      	ldr	r3, [pc, #652]	; (8001a20 <Menu+0x68c>)
 8001792:	781b      	ldrb	r3, [r3, #0]
 8001794:	2b63      	cmp	r3, #99	; 0x63
 8001796:	d81f      	bhi.n	80017d8 <Menu+0x444>
			{
				Hz += 1;
 8001798:	4ba1      	ldr	r3, [pc, #644]	; (8001a20 <Menu+0x68c>)
 800179a:	781b      	ldrb	r3, [r3, #0]
 800179c:	3301      	adds	r3, #1
 800179e:	b2da      	uxtb	r2, r3
 80017a0:	4b9f      	ldr	r3, [pc, #636]	; (8001a20 <Menu+0x68c>)
 80017a2:	701a      	strb	r2, [r3, #0]
				sprintf(TxDataBuffer, "Frequency = %d.%d Hz\r\n", Hz/10, Hz%10);
 80017a4:	4b9e      	ldr	r3, [pc, #632]	; (8001a20 <Menu+0x68c>)
 80017a6:	781b      	ldrb	r3, [r3, #0]
 80017a8:	4a9e      	ldr	r2, [pc, #632]	; (8001a24 <Menu+0x690>)
 80017aa:	fba2 2303 	umull	r2, r3, r2, r3
 80017ae:	08db      	lsrs	r3, r3, #3
 80017b0:	b2db      	uxtb	r3, r3
 80017b2:	4618      	mov	r0, r3
 80017b4:	4b9a      	ldr	r3, [pc, #616]	; (8001a20 <Menu+0x68c>)
 80017b6:	781a      	ldrb	r2, [r3, #0]
 80017b8:	4b9a      	ldr	r3, [pc, #616]	; (8001a24 <Menu+0x690>)
 80017ba:	fba3 1302 	umull	r1, r3, r3, r2
 80017be:	08d9      	lsrs	r1, r3, #3
 80017c0:	460b      	mov	r3, r1
 80017c2:	009b      	lsls	r3, r3, #2
 80017c4:	440b      	add	r3, r1
 80017c6:	005b      	lsls	r3, r3, #1
 80017c8:	1ad3      	subs	r3, r2, r3
 80017ca:	b2db      	uxtb	r3, r3
 80017cc:	4602      	mov	r2, r0
 80017ce:	4996      	ldr	r1, [pc, #600]	; (8001a28 <Menu+0x694>)
 80017d0:	4896      	ldr	r0, [pc, #600]	; (8001a2c <Menu+0x698>)
 80017d2:	f005 fb1f 	bl	8006e14 <siprintf>
 80017d6:	e007      	b.n	80017e8 <Menu+0x454>
			}
			else if (Hz == 100)
 80017d8:	4b91      	ldr	r3, [pc, #580]	; (8001a20 <Menu+0x68c>)
 80017da:	781b      	ldrb	r3, [r3, #0]
 80017dc:	2b64      	cmp	r3, #100	; 0x64
 80017de:	d103      	bne.n	80017e8 <Menu+0x454>
			{
				sprintf(TxDataBuffer, "Frequency upper limit is 10 Hz\r\n");
 80017e0:	4993      	ldr	r1, [pc, #588]	; (8001a30 <Menu+0x69c>)
 80017e2:	4892      	ldr	r0, [pc, #584]	; (8001a2c <Menu+0x698>)
 80017e4:	f005 fb16 	bl	8006e14 <siprintf>
			}

			HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 80017e8:	4890      	ldr	r0, [pc, #576]	; (8001a2c <Menu+0x698>)
 80017ea:	f7fe fcf9 	bl	80001e0 <strlen>
 80017ee:	4603      	mov	r3, r0
 80017f0:	b29a      	uxth	r2, r3
 80017f2:	2364      	movs	r3, #100	; 0x64
 80017f4:	498d      	ldr	r1, [pc, #564]	; (8001a2c <Menu+0x698>)
 80017f6:	488f      	ldr	r0, [pc, #572]	; (8001a34 <Menu+0x6a0>)
 80017f8:	f004 fcb5 	bl	8006166 <HAL_UART_Transmit>
			break;
 80017fc:	e173      	b.n	8001ae6 <Menu+0x752>
		case 50:  //2 F-
			if (Hz > 0)
 80017fe:	4b88      	ldr	r3, [pc, #544]	; (8001a20 <Menu+0x68c>)
 8001800:	781b      	ldrb	r3, [r3, #0]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d01f      	beq.n	8001846 <Menu+0x4b2>
			{
				Hz -= 1;
 8001806:	4b86      	ldr	r3, [pc, #536]	; (8001a20 <Menu+0x68c>)
 8001808:	781b      	ldrb	r3, [r3, #0]
 800180a:	3b01      	subs	r3, #1
 800180c:	b2da      	uxtb	r2, r3
 800180e:	4b84      	ldr	r3, [pc, #528]	; (8001a20 <Menu+0x68c>)
 8001810:	701a      	strb	r2, [r3, #0]
				sprintf(TxDataBuffer, "Frequency = %d.%d Hz\r\n", Hz/10, Hz%10);
 8001812:	4b83      	ldr	r3, [pc, #524]	; (8001a20 <Menu+0x68c>)
 8001814:	781b      	ldrb	r3, [r3, #0]
 8001816:	4a83      	ldr	r2, [pc, #524]	; (8001a24 <Menu+0x690>)
 8001818:	fba2 2303 	umull	r2, r3, r2, r3
 800181c:	08db      	lsrs	r3, r3, #3
 800181e:	b2db      	uxtb	r3, r3
 8001820:	4618      	mov	r0, r3
 8001822:	4b7f      	ldr	r3, [pc, #508]	; (8001a20 <Menu+0x68c>)
 8001824:	781a      	ldrb	r2, [r3, #0]
 8001826:	4b7f      	ldr	r3, [pc, #508]	; (8001a24 <Menu+0x690>)
 8001828:	fba3 1302 	umull	r1, r3, r3, r2
 800182c:	08d9      	lsrs	r1, r3, #3
 800182e:	460b      	mov	r3, r1
 8001830:	009b      	lsls	r3, r3, #2
 8001832:	440b      	add	r3, r1
 8001834:	005b      	lsls	r3, r3, #1
 8001836:	1ad3      	subs	r3, r2, r3
 8001838:	b2db      	uxtb	r3, r3
 800183a:	4602      	mov	r2, r0
 800183c:	497a      	ldr	r1, [pc, #488]	; (8001a28 <Menu+0x694>)
 800183e:	487b      	ldr	r0, [pc, #492]	; (8001a2c <Menu+0x698>)
 8001840:	f005 fae8 	bl	8006e14 <siprintf>
 8001844:	e007      	b.n	8001856 <Menu+0x4c2>
			}
			else if (Hz == 0)
 8001846:	4b76      	ldr	r3, [pc, #472]	; (8001a20 <Menu+0x68c>)
 8001848:	781b      	ldrb	r3, [r3, #0]
 800184a:	2b00      	cmp	r3, #0
 800184c:	d103      	bne.n	8001856 <Menu+0x4c2>
			{
				sprintf(TxDataBuffer, "Frequency lower limit is 0 Hz\r\n");
 800184e:	497a      	ldr	r1, [pc, #488]	; (8001a38 <Menu+0x6a4>)
 8001850:	4876      	ldr	r0, [pc, #472]	; (8001a2c <Menu+0x698>)
 8001852:	f005 fadf 	bl	8006e14 <siprintf>
			}

			HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 8001856:	4875      	ldr	r0, [pc, #468]	; (8001a2c <Menu+0x698>)
 8001858:	f7fe fcc2 	bl	80001e0 <strlen>
 800185c:	4603      	mov	r3, r0
 800185e:	b29a      	uxth	r2, r3
 8001860:	2364      	movs	r3, #100	; 0x64
 8001862:	4972      	ldr	r1, [pc, #456]	; (8001a2c <Menu+0x698>)
 8001864:	4873      	ldr	r0, [pc, #460]	; (8001a34 <Menu+0x6a0>)
 8001866:	f004 fc7e 	bl	8006166 <HAL_UART_Transmit>
			break;
 800186a:	e13c      	b.n	8001ae6 <Menu+0x752>
		case 51:  //3 V_Max+
			if (V_Max < 33)
 800186c:	4b73      	ldr	r3, [pc, #460]	; (8001a3c <Menu+0x6a8>)
 800186e:	781b      	ldrb	r3, [r3, #0]
 8001870:	2b20      	cmp	r3, #32
 8001872:	d81f      	bhi.n	80018b4 <Menu+0x520>
			{
				V_Max += 1;
 8001874:	4b71      	ldr	r3, [pc, #452]	; (8001a3c <Menu+0x6a8>)
 8001876:	781b      	ldrb	r3, [r3, #0]
 8001878:	3301      	adds	r3, #1
 800187a:	b2da      	uxtb	r2, r3
 800187c:	4b6f      	ldr	r3, [pc, #444]	; (8001a3c <Menu+0x6a8>)
 800187e:	701a      	strb	r2, [r3, #0]
				sprintf(TxDataBuffer, "V_Max = %d.%d V\r\n", V_Max/10, V_Max%10);
 8001880:	4b6e      	ldr	r3, [pc, #440]	; (8001a3c <Menu+0x6a8>)
 8001882:	781b      	ldrb	r3, [r3, #0]
 8001884:	4a67      	ldr	r2, [pc, #412]	; (8001a24 <Menu+0x690>)
 8001886:	fba2 2303 	umull	r2, r3, r2, r3
 800188a:	08db      	lsrs	r3, r3, #3
 800188c:	b2db      	uxtb	r3, r3
 800188e:	4618      	mov	r0, r3
 8001890:	4b6a      	ldr	r3, [pc, #424]	; (8001a3c <Menu+0x6a8>)
 8001892:	781a      	ldrb	r2, [r3, #0]
 8001894:	4b63      	ldr	r3, [pc, #396]	; (8001a24 <Menu+0x690>)
 8001896:	fba3 1302 	umull	r1, r3, r3, r2
 800189a:	08d9      	lsrs	r1, r3, #3
 800189c:	460b      	mov	r3, r1
 800189e:	009b      	lsls	r3, r3, #2
 80018a0:	440b      	add	r3, r1
 80018a2:	005b      	lsls	r3, r3, #1
 80018a4:	1ad3      	subs	r3, r2, r3
 80018a6:	b2db      	uxtb	r3, r3
 80018a8:	4602      	mov	r2, r0
 80018aa:	4965      	ldr	r1, [pc, #404]	; (8001a40 <Menu+0x6ac>)
 80018ac:	485f      	ldr	r0, [pc, #380]	; (8001a2c <Menu+0x698>)
 80018ae:	f005 fab1 	bl	8006e14 <siprintf>
 80018b2:	e007      	b.n	80018c4 <Menu+0x530>
			}
			else if (V_Max == 33)
 80018b4:	4b61      	ldr	r3, [pc, #388]	; (8001a3c <Menu+0x6a8>)
 80018b6:	781b      	ldrb	r3, [r3, #0]
 80018b8:	2b21      	cmp	r3, #33	; 0x21
 80018ba:	d103      	bne.n	80018c4 <Menu+0x530>
			{
				sprintf(TxDataBuffer, "V_Max upper limit is 3.3 V\r\n");
 80018bc:	4961      	ldr	r1, [pc, #388]	; (8001a44 <Menu+0x6b0>)
 80018be:	485b      	ldr	r0, [pc, #364]	; (8001a2c <Menu+0x698>)
 80018c0:	f005 faa8 	bl	8006e14 <siprintf>
			}

			HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 80018c4:	4859      	ldr	r0, [pc, #356]	; (8001a2c <Menu+0x698>)
 80018c6:	f7fe fc8b 	bl	80001e0 <strlen>
 80018ca:	4603      	mov	r3, r0
 80018cc:	b29a      	uxth	r2, r3
 80018ce:	2364      	movs	r3, #100	; 0x64
 80018d0:	4956      	ldr	r1, [pc, #344]	; (8001a2c <Menu+0x698>)
 80018d2:	4858      	ldr	r0, [pc, #352]	; (8001a34 <Menu+0x6a0>)
 80018d4:	f004 fc47 	bl	8006166 <HAL_UART_Transmit>
			break;
 80018d8:	e105      	b.n	8001ae6 <Menu+0x752>
		case 52:  //4 V_Max-
			if (V_Max == V_Min+1)
 80018da:	4b58      	ldr	r3, [pc, #352]	; (8001a3c <Menu+0x6a8>)
 80018dc:	781b      	ldrb	r3, [r3, #0]
 80018de:	461a      	mov	r2, r3
 80018e0:	4b59      	ldr	r3, [pc, #356]	; (8001a48 <Menu+0x6b4>)
 80018e2:	781b      	ldrb	r3, [r3, #0]
 80018e4:	3301      	adds	r3, #1
 80018e6:	429a      	cmp	r2, r3
 80018e8:	d104      	bne.n	80018f4 <Menu+0x560>
			{
				sprintf(TxDataBuffer, "V_Max must be more than V_Min\r\n");
 80018ea:	4958      	ldr	r1, [pc, #352]	; (8001a4c <Menu+0x6b8>)
 80018ec:	484f      	ldr	r0, [pc, #316]	; (8001a2c <Menu+0x698>)
 80018ee:	f005 fa91 	bl	8006e14 <siprintf>
 80018f2:	e026      	b.n	8001942 <Menu+0x5ae>
			}
			else if (V_Max > V_Min+1)
 80018f4:	4b51      	ldr	r3, [pc, #324]	; (8001a3c <Menu+0x6a8>)
 80018f6:	781b      	ldrb	r3, [r3, #0]
 80018f8:	461a      	mov	r2, r3
 80018fa:	4b53      	ldr	r3, [pc, #332]	; (8001a48 <Menu+0x6b4>)
 80018fc:	781b      	ldrb	r3, [r3, #0]
 80018fe:	3301      	adds	r3, #1
 8001900:	429a      	cmp	r2, r3
 8001902:	dd1e      	ble.n	8001942 <Menu+0x5ae>
			{
				V_Max -= 1;
 8001904:	4b4d      	ldr	r3, [pc, #308]	; (8001a3c <Menu+0x6a8>)
 8001906:	781b      	ldrb	r3, [r3, #0]
 8001908:	3b01      	subs	r3, #1
 800190a:	b2da      	uxtb	r2, r3
 800190c:	4b4b      	ldr	r3, [pc, #300]	; (8001a3c <Menu+0x6a8>)
 800190e:	701a      	strb	r2, [r3, #0]
				sprintf(TxDataBuffer, "V_Max = %d.%d V\r\n", V_Max/10, V_Max%10);
 8001910:	4b4a      	ldr	r3, [pc, #296]	; (8001a3c <Menu+0x6a8>)
 8001912:	781b      	ldrb	r3, [r3, #0]
 8001914:	4a43      	ldr	r2, [pc, #268]	; (8001a24 <Menu+0x690>)
 8001916:	fba2 2303 	umull	r2, r3, r2, r3
 800191a:	08db      	lsrs	r3, r3, #3
 800191c:	b2db      	uxtb	r3, r3
 800191e:	4618      	mov	r0, r3
 8001920:	4b46      	ldr	r3, [pc, #280]	; (8001a3c <Menu+0x6a8>)
 8001922:	781a      	ldrb	r2, [r3, #0]
 8001924:	4b3f      	ldr	r3, [pc, #252]	; (8001a24 <Menu+0x690>)
 8001926:	fba3 1302 	umull	r1, r3, r3, r2
 800192a:	08d9      	lsrs	r1, r3, #3
 800192c:	460b      	mov	r3, r1
 800192e:	009b      	lsls	r3, r3, #2
 8001930:	440b      	add	r3, r1
 8001932:	005b      	lsls	r3, r3, #1
 8001934:	1ad3      	subs	r3, r2, r3
 8001936:	b2db      	uxtb	r3, r3
 8001938:	4602      	mov	r2, r0
 800193a:	4941      	ldr	r1, [pc, #260]	; (8001a40 <Menu+0x6ac>)
 800193c:	483b      	ldr	r0, [pc, #236]	; (8001a2c <Menu+0x698>)
 800193e:	f005 fa69 	bl	8006e14 <siprintf>
			}

			HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 8001942:	483a      	ldr	r0, [pc, #232]	; (8001a2c <Menu+0x698>)
 8001944:	f7fe fc4c 	bl	80001e0 <strlen>
 8001948:	4603      	mov	r3, r0
 800194a:	b29a      	uxth	r2, r3
 800194c:	2364      	movs	r3, #100	; 0x64
 800194e:	4937      	ldr	r1, [pc, #220]	; (8001a2c <Menu+0x698>)
 8001950:	4838      	ldr	r0, [pc, #224]	; (8001a34 <Menu+0x6a0>)
 8001952:	f004 fc08 	bl	8006166 <HAL_UART_Transmit>
			break;
 8001956:	e0c6      	b.n	8001ae6 <Menu+0x752>
		case 53:  //5 V_Min+
			if (V_Min == V_Max-1)
 8001958:	4b3b      	ldr	r3, [pc, #236]	; (8001a48 <Menu+0x6b4>)
 800195a:	781b      	ldrb	r3, [r3, #0]
 800195c:	461a      	mov	r2, r3
 800195e:	4b37      	ldr	r3, [pc, #220]	; (8001a3c <Menu+0x6a8>)
 8001960:	781b      	ldrb	r3, [r3, #0]
 8001962:	3b01      	subs	r3, #1
 8001964:	429a      	cmp	r2, r3
 8001966:	d104      	bne.n	8001972 <Menu+0x5de>
			{
				sprintf(TxDataBuffer, "V_Min must be less than to V_Max\r\n");
 8001968:	4939      	ldr	r1, [pc, #228]	; (8001a50 <Menu+0x6bc>)
 800196a:	4830      	ldr	r0, [pc, #192]	; (8001a2c <Menu+0x698>)
 800196c:	f005 fa52 	bl	8006e14 <siprintf>
 8001970:	e026      	b.n	80019c0 <Menu+0x62c>
			}
			else if (V_Min < V_Max-1)
 8001972:	4b35      	ldr	r3, [pc, #212]	; (8001a48 <Menu+0x6b4>)
 8001974:	781b      	ldrb	r3, [r3, #0]
 8001976:	461a      	mov	r2, r3
 8001978:	4b30      	ldr	r3, [pc, #192]	; (8001a3c <Menu+0x6a8>)
 800197a:	781b      	ldrb	r3, [r3, #0]
 800197c:	3b01      	subs	r3, #1
 800197e:	429a      	cmp	r2, r3
 8001980:	da1e      	bge.n	80019c0 <Menu+0x62c>
			{
				V_Min += 1;
 8001982:	4b31      	ldr	r3, [pc, #196]	; (8001a48 <Menu+0x6b4>)
 8001984:	781b      	ldrb	r3, [r3, #0]
 8001986:	3301      	adds	r3, #1
 8001988:	b2da      	uxtb	r2, r3
 800198a:	4b2f      	ldr	r3, [pc, #188]	; (8001a48 <Menu+0x6b4>)
 800198c:	701a      	strb	r2, [r3, #0]
				sprintf(TxDataBuffer, "V_Min = %d.%d V\r\n", V_Min/10, V_Min%10);
 800198e:	4b2e      	ldr	r3, [pc, #184]	; (8001a48 <Menu+0x6b4>)
 8001990:	781b      	ldrb	r3, [r3, #0]
 8001992:	4a24      	ldr	r2, [pc, #144]	; (8001a24 <Menu+0x690>)
 8001994:	fba2 2303 	umull	r2, r3, r2, r3
 8001998:	08db      	lsrs	r3, r3, #3
 800199a:	b2db      	uxtb	r3, r3
 800199c:	4618      	mov	r0, r3
 800199e:	4b2a      	ldr	r3, [pc, #168]	; (8001a48 <Menu+0x6b4>)
 80019a0:	781a      	ldrb	r2, [r3, #0]
 80019a2:	4b20      	ldr	r3, [pc, #128]	; (8001a24 <Menu+0x690>)
 80019a4:	fba3 1302 	umull	r1, r3, r3, r2
 80019a8:	08d9      	lsrs	r1, r3, #3
 80019aa:	460b      	mov	r3, r1
 80019ac:	009b      	lsls	r3, r3, #2
 80019ae:	440b      	add	r3, r1
 80019b0:	005b      	lsls	r3, r3, #1
 80019b2:	1ad3      	subs	r3, r2, r3
 80019b4:	b2db      	uxtb	r3, r3
 80019b6:	4602      	mov	r2, r0
 80019b8:	4926      	ldr	r1, [pc, #152]	; (8001a54 <Menu+0x6c0>)
 80019ba:	481c      	ldr	r0, [pc, #112]	; (8001a2c <Menu+0x698>)
 80019bc:	f005 fa2a 	bl	8006e14 <siprintf>
			}

			HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 80019c0:	481a      	ldr	r0, [pc, #104]	; (8001a2c <Menu+0x698>)
 80019c2:	f7fe fc0d 	bl	80001e0 <strlen>
 80019c6:	4603      	mov	r3, r0
 80019c8:	b29a      	uxth	r2, r3
 80019ca:	2364      	movs	r3, #100	; 0x64
 80019cc:	4917      	ldr	r1, [pc, #92]	; (8001a2c <Menu+0x698>)
 80019ce:	4819      	ldr	r0, [pc, #100]	; (8001a34 <Menu+0x6a0>)
 80019d0:	f004 fbc9 	bl	8006166 <HAL_UART_Transmit>
			break;
 80019d4:	e087      	b.n	8001ae6 <Menu+0x752>
		case 54:  //6 V_Min-
			if (V_Min > 0)
 80019d6:	4b1c      	ldr	r3, [pc, #112]	; (8001a48 <Menu+0x6b4>)
 80019d8:	781b      	ldrb	r3, [r3, #0]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d03c      	beq.n	8001a58 <Menu+0x6c4>
			{
				V_Min -= 1;
 80019de:	4b1a      	ldr	r3, [pc, #104]	; (8001a48 <Menu+0x6b4>)
 80019e0:	781b      	ldrb	r3, [r3, #0]
 80019e2:	3b01      	subs	r3, #1
 80019e4:	b2da      	uxtb	r2, r3
 80019e6:	4b18      	ldr	r3, [pc, #96]	; (8001a48 <Menu+0x6b4>)
 80019e8:	701a      	strb	r2, [r3, #0]
				sprintf(TxDataBuffer, "V_Min = %d.%d V\r\n", V_Min/10, V_Min%10);
 80019ea:	4b17      	ldr	r3, [pc, #92]	; (8001a48 <Menu+0x6b4>)
 80019ec:	781b      	ldrb	r3, [r3, #0]
 80019ee:	4a0d      	ldr	r2, [pc, #52]	; (8001a24 <Menu+0x690>)
 80019f0:	fba2 2303 	umull	r2, r3, r2, r3
 80019f4:	08db      	lsrs	r3, r3, #3
 80019f6:	b2db      	uxtb	r3, r3
 80019f8:	4618      	mov	r0, r3
 80019fa:	4b13      	ldr	r3, [pc, #76]	; (8001a48 <Menu+0x6b4>)
 80019fc:	781a      	ldrb	r2, [r3, #0]
 80019fe:	4b09      	ldr	r3, [pc, #36]	; (8001a24 <Menu+0x690>)
 8001a00:	fba3 1302 	umull	r1, r3, r3, r2
 8001a04:	08d9      	lsrs	r1, r3, #3
 8001a06:	460b      	mov	r3, r1
 8001a08:	009b      	lsls	r3, r3, #2
 8001a0a:	440b      	add	r3, r1
 8001a0c:	005b      	lsls	r3, r3, #1
 8001a0e:	1ad3      	subs	r3, r2, r3
 8001a10:	b2db      	uxtb	r3, r3
 8001a12:	4602      	mov	r2, r0
 8001a14:	490f      	ldr	r1, [pc, #60]	; (8001a54 <Menu+0x6c0>)
 8001a16:	4805      	ldr	r0, [pc, #20]	; (8001a2c <Menu+0x698>)
 8001a18:	f005 f9fc 	bl	8006e14 <siprintf>
 8001a1c:	e024      	b.n	8001a68 <Menu+0x6d4>
 8001a1e:	bf00      	nop
 8001a20:	20000004 	.word	0x20000004
 8001a24:	cccccccd 	.word	0xcccccccd
 8001a28:	080087fc 	.word	0x080087fc
 8001a2c:	200000a8 	.word	0x200000a8
 8001a30:	08008814 	.word	0x08008814
 8001a34:	200002e8 	.word	0x200002e8
 8001a38:	08008838 	.word	0x08008838
 8001a3c:	20000005 	.word	0x20000005
 8001a40:	08008858 	.word	0x08008858
 8001a44:	0800886c 	.word	0x0800886c
 8001a48:	2000012c 	.word	0x2000012c
 8001a4c:	0800888c 	.word	0x0800888c
 8001a50:	080088ac 	.word	0x080088ac
 8001a54:	080088d0 	.word	0x080088d0
			}
			else if (V_Min == 0)
 8001a58:	4bbc      	ldr	r3, [pc, #752]	; (8001d4c <Menu+0x9b8>)
 8001a5a:	781b      	ldrb	r3, [r3, #0]
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d103      	bne.n	8001a68 <Menu+0x6d4>
			{
				sprintf(TxDataBuffer, "V_Min lower limit is 0 V\r\n");
 8001a60:	49bb      	ldr	r1, [pc, #748]	; (8001d50 <Menu+0x9bc>)
 8001a62:	48bc      	ldr	r0, [pc, #752]	; (8001d54 <Menu+0x9c0>)
 8001a64:	f005 f9d6 	bl	8006e14 <siprintf>
			}

			HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 8001a68:	48ba      	ldr	r0, [pc, #744]	; (8001d54 <Menu+0x9c0>)
 8001a6a:	f7fe fbb9 	bl	80001e0 <strlen>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	b29a      	uxth	r2, r3
 8001a72:	2364      	movs	r3, #100	; 0x64
 8001a74:	49b7      	ldr	r1, [pc, #732]	; (8001d54 <Menu+0x9c0>)
 8001a76:	48b8      	ldr	r0, [pc, #736]	; (8001d58 <Menu+0x9c4>)
 8001a78:	f004 fb75 	bl	8006166 <HAL_UART_Transmit>
			break;
 8001a7c:	e033      	b.n	8001ae6 <Menu+0x752>
		case 55:  //7 S
			Slope = -Slope;
 8001a7e:	4bb7      	ldr	r3, [pc, #732]	; (8001d5c <Menu+0x9c8>)
 8001a80:	f993 3000 	ldrsb.w	r3, [r3]
 8001a84:	b2db      	uxtb	r3, r3
 8001a86:	425b      	negs	r3, r3
 8001a88:	b2db      	uxtb	r3, r3
 8001a8a:	b25a      	sxtb	r2, r3
 8001a8c:	4bb3      	ldr	r3, [pc, #716]	; (8001d5c <Menu+0x9c8>)
 8001a8e:	701a      	strb	r2, [r3, #0]
			sprintf(TxDataBuffer, "Slope = %d \r\n", Slope);
 8001a90:	4bb2      	ldr	r3, [pc, #712]	; (8001d5c <Menu+0x9c8>)
 8001a92:	f993 3000 	ldrsb.w	r3, [r3]
 8001a96:	461a      	mov	r2, r3
 8001a98:	49b1      	ldr	r1, [pc, #708]	; (8001d60 <Menu+0x9cc>)
 8001a9a:	48ae      	ldr	r0, [pc, #696]	; (8001d54 <Menu+0x9c0>)
 8001a9c:	f005 f9ba 	bl	8006e14 <siprintf>
			HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 8001aa0:	48ac      	ldr	r0, [pc, #688]	; (8001d54 <Menu+0x9c0>)
 8001aa2:	f7fe fb9d 	bl	80001e0 <strlen>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	b29a      	uxth	r2, r3
 8001aaa:	2364      	movs	r3, #100	; 0x64
 8001aac:	49a9      	ldr	r1, [pc, #676]	; (8001d54 <Menu+0x9c0>)
 8001aae:	48aa      	ldr	r0, [pc, #680]	; (8001d58 <Menu+0x9c4>)
 8001ab0:	f004 fb59 	bl	8006166 <HAL_UART_Transmit>
			break;
 8001ab4:	e017      	b.n	8001ae6 <Menu+0x752>
		case 56:
			State = Mode_Menu;
 8001ab6:	4bab      	ldr	r3, [pc, #684]	; (8001d64 <Menu+0x9d0>)
 8001ab8:	2200      	movs	r2, #0
 8001aba:	701a      	strb	r2, [r3, #0]
			Mode = None;
 8001abc:	4baa      	ldr	r3, [pc, #680]	; (8001d68 <Menu+0x9d4>)
 8001abe:	2200      	movs	r2, #0
 8001ac0:	701a      	strb	r2, [r3, #0]
			break;
 8001ac2:	e010      	b.n	8001ae6 <Menu+0x752>
		default:
			sprintf(TxDataBuffer, "Wrong Input\r\n");
 8001ac4:	49a9      	ldr	r1, [pc, #676]	; (8001d6c <Menu+0x9d8>)
 8001ac6:	48a3      	ldr	r0, [pc, #652]	; (8001d54 <Menu+0x9c0>)
 8001ac8:	f005 f9a4 	bl	8006e14 <siprintf>
			HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 1000);
 8001acc:	48a1      	ldr	r0, [pc, #644]	; (8001d54 <Menu+0x9c0>)
 8001ace:	f7fe fb87 	bl	80001e0 <strlen>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	b29a      	uxth	r2, r3
 8001ad6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ada:	499e      	ldr	r1, [pc, #632]	; (8001d54 <Menu+0x9c0>)
 8001adc:	489e      	ldr	r0, [pc, #632]	; (8001d58 <Menu+0x9c4>)
 8001ade:	f004 fb42 	bl	8006166 <HAL_UART_Transmit>
			break;
 8001ae2:	e000      	b.n	8001ae6 <Menu+0x752>
			break;
 8001ae4:	bf00      	nop
		}
		break;
 8001ae6:	f000 bdff 	b.w	80026e8 <Menu+0x1354>
	case Sine_Menu:
		sprintf(TxDataBuffer, "--------------\r\n");
 8001aea:	49a1      	ldr	r1, [pc, #644]	; (8001d70 <Menu+0x9dc>)
 8001aec:	4899      	ldr	r0, [pc, #612]	; (8001d54 <Menu+0x9c0>)
 8001aee:	f005 f991 	bl	8006e14 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 8001af2:	4898      	ldr	r0, [pc, #608]	; (8001d54 <Menu+0x9c0>)
 8001af4:	f7fe fb74 	bl	80001e0 <strlen>
 8001af8:	4603      	mov	r3, r0
 8001afa:	b29a      	uxth	r2, r3
 8001afc:	2364      	movs	r3, #100	; 0x64
 8001afe:	4995      	ldr	r1, [pc, #596]	; (8001d54 <Menu+0x9c0>)
 8001b00:	4895      	ldr	r0, [pc, #596]	; (8001d58 <Menu+0x9c4>)
 8001b02:	f004 fb30 	bl	8006166 <HAL_UART_Transmit>
		sprintf(TxDataBuffer, "Sine\r\n");
 8001b06:	499b      	ldr	r1, [pc, #620]	; (8001d74 <Menu+0x9e0>)
 8001b08:	4892      	ldr	r0, [pc, #584]	; (8001d54 <Menu+0x9c0>)
 8001b0a:	f005 f983 	bl	8006e14 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 8001b0e:	4891      	ldr	r0, [pc, #580]	; (8001d54 <Menu+0x9c0>)
 8001b10:	f7fe fb66 	bl	80001e0 <strlen>
 8001b14:	4603      	mov	r3, r0
 8001b16:	b29a      	uxth	r2, r3
 8001b18:	2364      	movs	r3, #100	; 0x64
 8001b1a:	498e      	ldr	r1, [pc, #568]	; (8001d54 <Menu+0x9c0>)
 8001b1c:	488e      	ldr	r0, [pc, #568]	; (8001d58 <Menu+0x9c4>)
 8001b1e:	f004 fb22 	bl	8006166 <HAL_UART_Transmit>
		sprintf(TxDataBuffer, "  1 : Frequency +\r\n");
 8001b22:	4995      	ldr	r1, [pc, #596]	; (8001d78 <Menu+0x9e4>)
 8001b24:	488b      	ldr	r0, [pc, #556]	; (8001d54 <Menu+0x9c0>)
 8001b26:	f005 f975 	bl	8006e14 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 8001b2a:	488a      	ldr	r0, [pc, #552]	; (8001d54 <Menu+0x9c0>)
 8001b2c:	f7fe fb58 	bl	80001e0 <strlen>
 8001b30:	4603      	mov	r3, r0
 8001b32:	b29a      	uxth	r2, r3
 8001b34:	2364      	movs	r3, #100	; 0x64
 8001b36:	4987      	ldr	r1, [pc, #540]	; (8001d54 <Menu+0x9c0>)
 8001b38:	4887      	ldr	r0, [pc, #540]	; (8001d58 <Menu+0x9c4>)
 8001b3a:	f004 fb14 	bl	8006166 <HAL_UART_Transmit>
		sprintf(TxDataBuffer, "  2 : Frequency -\r\n");
 8001b3e:	498f      	ldr	r1, [pc, #572]	; (8001d7c <Menu+0x9e8>)
 8001b40:	4884      	ldr	r0, [pc, #528]	; (8001d54 <Menu+0x9c0>)
 8001b42:	f005 f967 	bl	8006e14 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 8001b46:	4883      	ldr	r0, [pc, #524]	; (8001d54 <Menu+0x9c0>)
 8001b48:	f7fe fb4a 	bl	80001e0 <strlen>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	b29a      	uxth	r2, r3
 8001b50:	2364      	movs	r3, #100	; 0x64
 8001b52:	4980      	ldr	r1, [pc, #512]	; (8001d54 <Menu+0x9c0>)
 8001b54:	4880      	ldr	r0, [pc, #512]	; (8001d58 <Menu+0x9c4>)
 8001b56:	f004 fb06 	bl	8006166 <HAL_UART_Transmit>
		sprintf(TxDataBuffer, "  3 : V_Max +\r\n");
 8001b5a:	4989      	ldr	r1, [pc, #548]	; (8001d80 <Menu+0x9ec>)
 8001b5c:	487d      	ldr	r0, [pc, #500]	; (8001d54 <Menu+0x9c0>)
 8001b5e:	f005 f959 	bl	8006e14 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 8001b62:	487c      	ldr	r0, [pc, #496]	; (8001d54 <Menu+0x9c0>)
 8001b64:	f7fe fb3c 	bl	80001e0 <strlen>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	b29a      	uxth	r2, r3
 8001b6c:	2364      	movs	r3, #100	; 0x64
 8001b6e:	4979      	ldr	r1, [pc, #484]	; (8001d54 <Menu+0x9c0>)
 8001b70:	4879      	ldr	r0, [pc, #484]	; (8001d58 <Menu+0x9c4>)
 8001b72:	f004 faf8 	bl	8006166 <HAL_UART_Transmit>
		sprintf(TxDataBuffer, "  4 : V_Max -\r\n");
 8001b76:	4983      	ldr	r1, [pc, #524]	; (8001d84 <Menu+0x9f0>)
 8001b78:	4876      	ldr	r0, [pc, #472]	; (8001d54 <Menu+0x9c0>)
 8001b7a:	f005 f94b 	bl	8006e14 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 8001b7e:	4875      	ldr	r0, [pc, #468]	; (8001d54 <Menu+0x9c0>)
 8001b80:	f7fe fb2e 	bl	80001e0 <strlen>
 8001b84:	4603      	mov	r3, r0
 8001b86:	b29a      	uxth	r2, r3
 8001b88:	2364      	movs	r3, #100	; 0x64
 8001b8a:	4972      	ldr	r1, [pc, #456]	; (8001d54 <Menu+0x9c0>)
 8001b8c:	4872      	ldr	r0, [pc, #456]	; (8001d58 <Menu+0x9c4>)
 8001b8e:	f004 faea 	bl	8006166 <HAL_UART_Transmit>
		sprintf(TxDataBuffer, "  5 : V_Min +\r\n");
 8001b92:	497d      	ldr	r1, [pc, #500]	; (8001d88 <Menu+0x9f4>)
 8001b94:	486f      	ldr	r0, [pc, #444]	; (8001d54 <Menu+0x9c0>)
 8001b96:	f005 f93d 	bl	8006e14 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 8001b9a:	486e      	ldr	r0, [pc, #440]	; (8001d54 <Menu+0x9c0>)
 8001b9c:	f7fe fb20 	bl	80001e0 <strlen>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	b29a      	uxth	r2, r3
 8001ba4:	2364      	movs	r3, #100	; 0x64
 8001ba6:	496b      	ldr	r1, [pc, #428]	; (8001d54 <Menu+0x9c0>)
 8001ba8:	486b      	ldr	r0, [pc, #428]	; (8001d58 <Menu+0x9c4>)
 8001baa:	f004 fadc 	bl	8006166 <HAL_UART_Transmit>
		sprintf(TxDataBuffer, "  6 : V_Min -\r\n");
 8001bae:	4977      	ldr	r1, [pc, #476]	; (8001d8c <Menu+0x9f8>)
 8001bb0:	4868      	ldr	r0, [pc, #416]	; (8001d54 <Menu+0x9c0>)
 8001bb2:	f005 f92f 	bl	8006e14 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 8001bb6:	4867      	ldr	r0, [pc, #412]	; (8001d54 <Menu+0x9c0>)
 8001bb8:	f7fe fb12 	bl	80001e0 <strlen>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	b29a      	uxth	r2, r3
 8001bc0:	2364      	movs	r3, #100	; 0x64
 8001bc2:	4964      	ldr	r1, [pc, #400]	; (8001d54 <Menu+0x9c0>)
 8001bc4:	4864      	ldr	r0, [pc, #400]	; (8001d58 <Menu+0x9c4>)
 8001bc6:	f004 face 	bl	8006166 <HAL_UART_Transmit>
		sprintf(TxDataBuffer, "  7 : back\r\n");
 8001bca:	4971      	ldr	r1, [pc, #452]	; (8001d90 <Menu+0x9fc>)
 8001bcc:	4861      	ldr	r0, [pc, #388]	; (8001d54 <Menu+0x9c0>)
 8001bce:	f005 f921 	bl	8006e14 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 8001bd2:	4860      	ldr	r0, [pc, #384]	; (8001d54 <Menu+0x9c0>)
 8001bd4:	f7fe fb04 	bl	80001e0 <strlen>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	b29a      	uxth	r2, r3
 8001bdc:	2364      	movs	r3, #100	; 0x64
 8001bde:	495d      	ldr	r1, [pc, #372]	; (8001d54 <Menu+0x9c0>)
 8001be0:	485d      	ldr	r0, [pc, #372]	; (8001d58 <Menu+0x9c4>)
 8001be2:	f004 fac0 	bl	8006166 <HAL_UART_Transmit>
		sprintf(TxDataBuffer, "--------------\r\n");
 8001be6:	4962      	ldr	r1, [pc, #392]	; (8001d70 <Menu+0x9dc>)
 8001be8:	485a      	ldr	r0, [pc, #360]	; (8001d54 <Menu+0x9c0>)
 8001bea:	f005 f913 	bl	8006e14 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 8001bee:	4859      	ldr	r0, [pc, #356]	; (8001d54 <Menu+0x9c0>)
 8001bf0:	f7fe faf6 	bl	80001e0 <strlen>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	b29a      	uxth	r2, r3
 8001bf8:	2364      	movs	r3, #100	; 0x64
 8001bfa:	4956      	ldr	r1, [pc, #344]	; (8001d54 <Menu+0x9c0>)
 8001bfc:	4856      	ldr	r0, [pc, #344]	; (8001d58 <Menu+0x9c4>)
 8001bfe:	f004 fab2 	bl	8006166 <HAL_UART_Transmit>
		State = Sine_Wait;
 8001c02:	4b58      	ldr	r3, [pc, #352]	; (8001d64 <Menu+0x9d0>)
 8001c04:	2205      	movs	r2, #5
 8001c06:	701a      	strb	r2, [r3, #0]
		break;
 8001c08:	f000 bd6e 	b.w	80026e8 <Menu+0x1354>
	case Sine_Wait:
		switch (input)
 8001c0c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001c10:	3301      	adds	r3, #1
 8001c12:	2b38      	cmp	r3, #56	; 0x38
 8001c14:	f200 8201 	bhi.w	800201a <Menu+0xc86>
 8001c18:	a201      	add	r2, pc, #4	; (adr r2, 8001c20 <Menu+0x88c>)
 8001c1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c1e:	bf00      	nop
 8001c20:	0800203b 	.word	0x0800203b
 8001c24:	0800201b 	.word	0x0800201b
 8001c28:	0800201b 	.word	0x0800201b
 8001c2c:	0800201b 	.word	0x0800201b
 8001c30:	0800201b 	.word	0x0800201b
 8001c34:	0800201b 	.word	0x0800201b
 8001c38:	0800201b 	.word	0x0800201b
 8001c3c:	0800201b 	.word	0x0800201b
 8001c40:	0800201b 	.word	0x0800201b
 8001c44:	0800201b 	.word	0x0800201b
 8001c48:	0800201b 	.word	0x0800201b
 8001c4c:	0800201b 	.word	0x0800201b
 8001c50:	0800201b 	.word	0x0800201b
 8001c54:	0800201b 	.word	0x0800201b
 8001c58:	0800201b 	.word	0x0800201b
 8001c5c:	0800201b 	.word	0x0800201b
 8001c60:	0800201b 	.word	0x0800201b
 8001c64:	0800201b 	.word	0x0800201b
 8001c68:	0800201b 	.word	0x0800201b
 8001c6c:	0800201b 	.word	0x0800201b
 8001c70:	0800201b 	.word	0x0800201b
 8001c74:	0800201b 	.word	0x0800201b
 8001c78:	0800201b 	.word	0x0800201b
 8001c7c:	0800201b 	.word	0x0800201b
 8001c80:	0800201b 	.word	0x0800201b
 8001c84:	0800201b 	.word	0x0800201b
 8001c88:	0800201b 	.word	0x0800201b
 8001c8c:	0800201b 	.word	0x0800201b
 8001c90:	0800201b 	.word	0x0800201b
 8001c94:	0800201b 	.word	0x0800201b
 8001c98:	0800201b 	.word	0x0800201b
 8001c9c:	0800201b 	.word	0x0800201b
 8001ca0:	0800201b 	.word	0x0800201b
 8001ca4:	0800201b 	.word	0x0800201b
 8001ca8:	0800201b 	.word	0x0800201b
 8001cac:	0800201b 	.word	0x0800201b
 8001cb0:	0800201b 	.word	0x0800201b
 8001cb4:	0800201b 	.word	0x0800201b
 8001cb8:	0800201b 	.word	0x0800201b
 8001cbc:	0800201b 	.word	0x0800201b
 8001cc0:	0800201b 	.word	0x0800201b
 8001cc4:	0800201b 	.word	0x0800201b
 8001cc8:	0800201b 	.word	0x0800201b
 8001ccc:	0800201b 	.word	0x0800201b
 8001cd0:	0800201b 	.word	0x0800201b
 8001cd4:	0800201b 	.word	0x0800201b
 8001cd8:	0800201b 	.word	0x0800201b
 8001cdc:	0800201b 	.word	0x0800201b
 8001ce0:	0800201b 	.word	0x0800201b
 8001ce4:	0800201b 	.word	0x0800201b
 8001ce8:	08001d05 	.word	0x08001d05
 8001cec:	08001dc7 	.word	0x08001dc7
 8001cf0:	08001e35 	.word	0x08001e35
 8001cf4:	08001ea3 	.word	0x08001ea3
 8001cf8:	08001f21 	.word	0x08001f21
 8001cfc:	08001f9f 	.word	0x08001f9f
 8001d00:	0800200d 	.word	0x0800200d
		{
		case -1:
			break;
		case 49:  //1 F+
			if (Hz < 100)
 8001d04:	4b23      	ldr	r3, [pc, #140]	; (8001d94 <Menu+0xa00>)
 8001d06:	781b      	ldrb	r3, [r3, #0]
 8001d08:	2b63      	cmp	r3, #99	; 0x63
 8001d0a:	d849      	bhi.n	8001da0 <Menu+0xa0c>
			{
				Hz += 1;
 8001d0c:	4b21      	ldr	r3, [pc, #132]	; (8001d94 <Menu+0xa00>)
 8001d0e:	781b      	ldrb	r3, [r3, #0]
 8001d10:	3301      	adds	r3, #1
 8001d12:	b2da      	uxtb	r2, r3
 8001d14:	4b1f      	ldr	r3, [pc, #124]	; (8001d94 <Menu+0xa00>)
 8001d16:	701a      	strb	r2, [r3, #0]
				sprintf(TxDataBuffer, "Frequency = %d.%d Hz\r\n", Hz/10, Hz%10);
 8001d18:	4b1e      	ldr	r3, [pc, #120]	; (8001d94 <Menu+0xa00>)
 8001d1a:	781b      	ldrb	r3, [r3, #0]
 8001d1c:	4a1e      	ldr	r2, [pc, #120]	; (8001d98 <Menu+0xa04>)
 8001d1e:	fba2 2303 	umull	r2, r3, r2, r3
 8001d22:	08db      	lsrs	r3, r3, #3
 8001d24:	b2db      	uxtb	r3, r3
 8001d26:	4618      	mov	r0, r3
 8001d28:	4b1a      	ldr	r3, [pc, #104]	; (8001d94 <Menu+0xa00>)
 8001d2a:	781a      	ldrb	r2, [r3, #0]
 8001d2c:	4b1a      	ldr	r3, [pc, #104]	; (8001d98 <Menu+0xa04>)
 8001d2e:	fba3 1302 	umull	r1, r3, r3, r2
 8001d32:	08d9      	lsrs	r1, r3, #3
 8001d34:	460b      	mov	r3, r1
 8001d36:	009b      	lsls	r3, r3, #2
 8001d38:	440b      	add	r3, r1
 8001d3a:	005b      	lsls	r3, r3, #1
 8001d3c:	1ad3      	subs	r3, r2, r3
 8001d3e:	b2db      	uxtb	r3, r3
 8001d40:	4602      	mov	r2, r0
 8001d42:	4916      	ldr	r1, [pc, #88]	; (8001d9c <Menu+0xa08>)
 8001d44:	4803      	ldr	r0, [pc, #12]	; (8001d54 <Menu+0x9c0>)
 8001d46:	f005 f865 	bl	8006e14 <siprintf>
 8001d4a:	e031      	b.n	8001db0 <Menu+0xa1c>
 8001d4c:	2000012c 	.word	0x2000012c
 8001d50:	080088e4 	.word	0x080088e4
 8001d54:	200000a8 	.word	0x200000a8
 8001d58:	200002e8 	.word	0x200002e8
 8001d5c:	20000006 	.word	0x20000006
 8001d60:	08008900 	.word	0x08008900
 8001d64:	2000012d 	.word	0x2000012d
 8001d68:	2000012e 	.word	0x2000012e
 8001d6c:	08008750 	.word	0x08008750
 8001d70:	080086f8 	.word	0x080086f8
 8001d74:	08008910 	.word	0x08008910
 8001d78:	0800876c 	.word	0x0800876c
 8001d7c:	08008780 	.word	0x08008780
 8001d80:	08008794 	.word	0x08008794
 8001d84:	080087a4 	.word	0x080087a4
 8001d88:	080087b4 	.word	0x080087b4
 8001d8c:	080087c4 	.word	0x080087c4
 8001d90:	08008918 	.word	0x08008918
 8001d94:	20000004 	.word	0x20000004
 8001d98:	cccccccd 	.word	0xcccccccd
 8001d9c:	080087fc 	.word	0x080087fc
			}
			else if (Hz == 100)
 8001da0:	4ba7      	ldr	r3, [pc, #668]	; (8002040 <Menu+0xcac>)
 8001da2:	781b      	ldrb	r3, [r3, #0]
 8001da4:	2b64      	cmp	r3, #100	; 0x64
 8001da6:	d103      	bne.n	8001db0 <Menu+0xa1c>
			{
				sprintf(TxDataBuffer, "Frequency upper limit is 10 Hz\r\n");
 8001da8:	49a6      	ldr	r1, [pc, #664]	; (8002044 <Menu+0xcb0>)
 8001daa:	48a7      	ldr	r0, [pc, #668]	; (8002048 <Menu+0xcb4>)
 8001dac:	f005 f832 	bl	8006e14 <siprintf>
			}

			HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 8001db0:	48a5      	ldr	r0, [pc, #660]	; (8002048 <Menu+0xcb4>)
 8001db2:	f7fe fa15 	bl	80001e0 <strlen>
 8001db6:	4603      	mov	r3, r0
 8001db8:	b29a      	uxth	r2, r3
 8001dba:	2364      	movs	r3, #100	; 0x64
 8001dbc:	49a2      	ldr	r1, [pc, #648]	; (8002048 <Menu+0xcb4>)
 8001dbe:	48a3      	ldr	r0, [pc, #652]	; (800204c <Menu+0xcb8>)
 8001dc0:	f004 f9d1 	bl	8006166 <HAL_UART_Transmit>
			break;
 8001dc4:	e13a      	b.n	800203c <Menu+0xca8>
		case 50:  //2 F-
			if (Hz > 0)
 8001dc6:	4b9e      	ldr	r3, [pc, #632]	; (8002040 <Menu+0xcac>)
 8001dc8:	781b      	ldrb	r3, [r3, #0]
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d01f      	beq.n	8001e0e <Menu+0xa7a>
			{
				Hz -= 1;
 8001dce:	4b9c      	ldr	r3, [pc, #624]	; (8002040 <Menu+0xcac>)
 8001dd0:	781b      	ldrb	r3, [r3, #0]
 8001dd2:	3b01      	subs	r3, #1
 8001dd4:	b2da      	uxtb	r2, r3
 8001dd6:	4b9a      	ldr	r3, [pc, #616]	; (8002040 <Menu+0xcac>)
 8001dd8:	701a      	strb	r2, [r3, #0]
				sprintf(TxDataBuffer, "Frequency = %d.%d Hz\r\n", Hz/10, Hz%10);
 8001dda:	4b99      	ldr	r3, [pc, #612]	; (8002040 <Menu+0xcac>)
 8001ddc:	781b      	ldrb	r3, [r3, #0]
 8001dde:	4a9c      	ldr	r2, [pc, #624]	; (8002050 <Menu+0xcbc>)
 8001de0:	fba2 2303 	umull	r2, r3, r2, r3
 8001de4:	08db      	lsrs	r3, r3, #3
 8001de6:	b2db      	uxtb	r3, r3
 8001de8:	4618      	mov	r0, r3
 8001dea:	4b95      	ldr	r3, [pc, #596]	; (8002040 <Menu+0xcac>)
 8001dec:	781a      	ldrb	r2, [r3, #0]
 8001dee:	4b98      	ldr	r3, [pc, #608]	; (8002050 <Menu+0xcbc>)
 8001df0:	fba3 1302 	umull	r1, r3, r3, r2
 8001df4:	08d9      	lsrs	r1, r3, #3
 8001df6:	460b      	mov	r3, r1
 8001df8:	009b      	lsls	r3, r3, #2
 8001dfa:	440b      	add	r3, r1
 8001dfc:	005b      	lsls	r3, r3, #1
 8001dfe:	1ad3      	subs	r3, r2, r3
 8001e00:	b2db      	uxtb	r3, r3
 8001e02:	4602      	mov	r2, r0
 8001e04:	4993      	ldr	r1, [pc, #588]	; (8002054 <Menu+0xcc0>)
 8001e06:	4890      	ldr	r0, [pc, #576]	; (8002048 <Menu+0xcb4>)
 8001e08:	f005 f804 	bl	8006e14 <siprintf>
 8001e0c:	e007      	b.n	8001e1e <Menu+0xa8a>
			}
			else if (Hz == 0)
 8001e0e:	4b8c      	ldr	r3, [pc, #560]	; (8002040 <Menu+0xcac>)
 8001e10:	781b      	ldrb	r3, [r3, #0]
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d103      	bne.n	8001e1e <Menu+0xa8a>
			{
				sprintf(TxDataBuffer, "Frequency lower limit is 0 Hz\r\n");
 8001e16:	4990      	ldr	r1, [pc, #576]	; (8002058 <Menu+0xcc4>)
 8001e18:	488b      	ldr	r0, [pc, #556]	; (8002048 <Menu+0xcb4>)
 8001e1a:	f004 fffb 	bl	8006e14 <siprintf>
			}

			HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 8001e1e:	488a      	ldr	r0, [pc, #552]	; (8002048 <Menu+0xcb4>)
 8001e20:	f7fe f9de 	bl	80001e0 <strlen>
 8001e24:	4603      	mov	r3, r0
 8001e26:	b29a      	uxth	r2, r3
 8001e28:	2364      	movs	r3, #100	; 0x64
 8001e2a:	4987      	ldr	r1, [pc, #540]	; (8002048 <Menu+0xcb4>)
 8001e2c:	4887      	ldr	r0, [pc, #540]	; (800204c <Menu+0xcb8>)
 8001e2e:	f004 f99a 	bl	8006166 <HAL_UART_Transmit>
			break;
 8001e32:	e103      	b.n	800203c <Menu+0xca8>
		case 51:  //3 V_Max+
			if (V_Max < 33)
 8001e34:	4b89      	ldr	r3, [pc, #548]	; (800205c <Menu+0xcc8>)
 8001e36:	781b      	ldrb	r3, [r3, #0]
 8001e38:	2b20      	cmp	r3, #32
 8001e3a:	d81f      	bhi.n	8001e7c <Menu+0xae8>
			{
				V_Max += 1;
 8001e3c:	4b87      	ldr	r3, [pc, #540]	; (800205c <Menu+0xcc8>)
 8001e3e:	781b      	ldrb	r3, [r3, #0]
 8001e40:	3301      	adds	r3, #1
 8001e42:	b2da      	uxtb	r2, r3
 8001e44:	4b85      	ldr	r3, [pc, #532]	; (800205c <Menu+0xcc8>)
 8001e46:	701a      	strb	r2, [r3, #0]
				sprintf(TxDataBuffer, "V_Max = %d.%d V\r\n",V_Max/10, V_Max%10);
 8001e48:	4b84      	ldr	r3, [pc, #528]	; (800205c <Menu+0xcc8>)
 8001e4a:	781b      	ldrb	r3, [r3, #0]
 8001e4c:	4a80      	ldr	r2, [pc, #512]	; (8002050 <Menu+0xcbc>)
 8001e4e:	fba2 2303 	umull	r2, r3, r2, r3
 8001e52:	08db      	lsrs	r3, r3, #3
 8001e54:	b2db      	uxtb	r3, r3
 8001e56:	4618      	mov	r0, r3
 8001e58:	4b80      	ldr	r3, [pc, #512]	; (800205c <Menu+0xcc8>)
 8001e5a:	781a      	ldrb	r2, [r3, #0]
 8001e5c:	4b7c      	ldr	r3, [pc, #496]	; (8002050 <Menu+0xcbc>)
 8001e5e:	fba3 1302 	umull	r1, r3, r3, r2
 8001e62:	08d9      	lsrs	r1, r3, #3
 8001e64:	460b      	mov	r3, r1
 8001e66:	009b      	lsls	r3, r3, #2
 8001e68:	440b      	add	r3, r1
 8001e6a:	005b      	lsls	r3, r3, #1
 8001e6c:	1ad3      	subs	r3, r2, r3
 8001e6e:	b2db      	uxtb	r3, r3
 8001e70:	4602      	mov	r2, r0
 8001e72:	497b      	ldr	r1, [pc, #492]	; (8002060 <Menu+0xccc>)
 8001e74:	4874      	ldr	r0, [pc, #464]	; (8002048 <Menu+0xcb4>)
 8001e76:	f004 ffcd 	bl	8006e14 <siprintf>
 8001e7a:	e007      	b.n	8001e8c <Menu+0xaf8>
			}
			else if (V_Max == 33)
 8001e7c:	4b77      	ldr	r3, [pc, #476]	; (800205c <Menu+0xcc8>)
 8001e7e:	781b      	ldrb	r3, [r3, #0]
 8001e80:	2b21      	cmp	r3, #33	; 0x21
 8001e82:	d103      	bne.n	8001e8c <Menu+0xaf8>
			{
				sprintf(TxDataBuffer, "V_Max upper limit is 3.3 V\r\n");
 8001e84:	4977      	ldr	r1, [pc, #476]	; (8002064 <Menu+0xcd0>)
 8001e86:	4870      	ldr	r0, [pc, #448]	; (8002048 <Menu+0xcb4>)
 8001e88:	f004 ffc4 	bl	8006e14 <siprintf>
			}

			HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 8001e8c:	486e      	ldr	r0, [pc, #440]	; (8002048 <Menu+0xcb4>)
 8001e8e:	f7fe f9a7 	bl	80001e0 <strlen>
 8001e92:	4603      	mov	r3, r0
 8001e94:	b29a      	uxth	r2, r3
 8001e96:	2364      	movs	r3, #100	; 0x64
 8001e98:	496b      	ldr	r1, [pc, #428]	; (8002048 <Menu+0xcb4>)
 8001e9a:	486c      	ldr	r0, [pc, #432]	; (800204c <Menu+0xcb8>)
 8001e9c:	f004 f963 	bl	8006166 <HAL_UART_Transmit>
			break;
 8001ea0:	e0cc      	b.n	800203c <Menu+0xca8>
		case 52:  //4 V_Max-
			if (V_Max == V_Min+1)
 8001ea2:	4b6e      	ldr	r3, [pc, #440]	; (800205c <Menu+0xcc8>)
 8001ea4:	781b      	ldrb	r3, [r3, #0]
 8001ea6:	461a      	mov	r2, r3
 8001ea8:	4b6f      	ldr	r3, [pc, #444]	; (8002068 <Menu+0xcd4>)
 8001eaa:	781b      	ldrb	r3, [r3, #0]
 8001eac:	3301      	adds	r3, #1
 8001eae:	429a      	cmp	r2, r3
 8001eb0:	d104      	bne.n	8001ebc <Menu+0xb28>
			{
				sprintf(TxDataBuffer, "V_Max must be more than V_Min\r\n");
 8001eb2:	496e      	ldr	r1, [pc, #440]	; (800206c <Menu+0xcd8>)
 8001eb4:	4864      	ldr	r0, [pc, #400]	; (8002048 <Menu+0xcb4>)
 8001eb6:	f004 ffad 	bl	8006e14 <siprintf>
 8001eba:	e026      	b.n	8001f0a <Menu+0xb76>
			}
			else if (V_Max > V_Min+1)
 8001ebc:	4b67      	ldr	r3, [pc, #412]	; (800205c <Menu+0xcc8>)
 8001ebe:	781b      	ldrb	r3, [r3, #0]
 8001ec0:	461a      	mov	r2, r3
 8001ec2:	4b69      	ldr	r3, [pc, #420]	; (8002068 <Menu+0xcd4>)
 8001ec4:	781b      	ldrb	r3, [r3, #0]
 8001ec6:	3301      	adds	r3, #1
 8001ec8:	429a      	cmp	r2, r3
 8001eca:	dd1e      	ble.n	8001f0a <Menu+0xb76>
			{
				V_Max -= 1;
 8001ecc:	4b63      	ldr	r3, [pc, #396]	; (800205c <Menu+0xcc8>)
 8001ece:	781b      	ldrb	r3, [r3, #0]
 8001ed0:	3b01      	subs	r3, #1
 8001ed2:	b2da      	uxtb	r2, r3
 8001ed4:	4b61      	ldr	r3, [pc, #388]	; (800205c <Menu+0xcc8>)
 8001ed6:	701a      	strb	r2, [r3, #0]
				sprintf(TxDataBuffer, "V_Max = %d.%d V\r\n", V_Max/10, V_Max%10);
 8001ed8:	4b60      	ldr	r3, [pc, #384]	; (800205c <Menu+0xcc8>)
 8001eda:	781b      	ldrb	r3, [r3, #0]
 8001edc:	4a5c      	ldr	r2, [pc, #368]	; (8002050 <Menu+0xcbc>)
 8001ede:	fba2 2303 	umull	r2, r3, r2, r3
 8001ee2:	08db      	lsrs	r3, r3, #3
 8001ee4:	b2db      	uxtb	r3, r3
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	4b5c      	ldr	r3, [pc, #368]	; (800205c <Menu+0xcc8>)
 8001eea:	781a      	ldrb	r2, [r3, #0]
 8001eec:	4b58      	ldr	r3, [pc, #352]	; (8002050 <Menu+0xcbc>)
 8001eee:	fba3 1302 	umull	r1, r3, r3, r2
 8001ef2:	08d9      	lsrs	r1, r3, #3
 8001ef4:	460b      	mov	r3, r1
 8001ef6:	009b      	lsls	r3, r3, #2
 8001ef8:	440b      	add	r3, r1
 8001efa:	005b      	lsls	r3, r3, #1
 8001efc:	1ad3      	subs	r3, r2, r3
 8001efe:	b2db      	uxtb	r3, r3
 8001f00:	4602      	mov	r2, r0
 8001f02:	4957      	ldr	r1, [pc, #348]	; (8002060 <Menu+0xccc>)
 8001f04:	4850      	ldr	r0, [pc, #320]	; (8002048 <Menu+0xcb4>)
 8001f06:	f004 ff85 	bl	8006e14 <siprintf>
			}

			HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 8001f0a:	484f      	ldr	r0, [pc, #316]	; (8002048 <Menu+0xcb4>)
 8001f0c:	f7fe f968 	bl	80001e0 <strlen>
 8001f10:	4603      	mov	r3, r0
 8001f12:	b29a      	uxth	r2, r3
 8001f14:	2364      	movs	r3, #100	; 0x64
 8001f16:	494c      	ldr	r1, [pc, #304]	; (8002048 <Menu+0xcb4>)
 8001f18:	484c      	ldr	r0, [pc, #304]	; (800204c <Menu+0xcb8>)
 8001f1a:	f004 f924 	bl	8006166 <HAL_UART_Transmit>
			break;
 8001f1e:	e08d      	b.n	800203c <Menu+0xca8>
		case 53:  //5 V_Min+
			if (V_Min == V_Max-1)
 8001f20:	4b51      	ldr	r3, [pc, #324]	; (8002068 <Menu+0xcd4>)
 8001f22:	781b      	ldrb	r3, [r3, #0]
 8001f24:	461a      	mov	r2, r3
 8001f26:	4b4d      	ldr	r3, [pc, #308]	; (800205c <Menu+0xcc8>)
 8001f28:	781b      	ldrb	r3, [r3, #0]
 8001f2a:	3b01      	subs	r3, #1
 8001f2c:	429a      	cmp	r2, r3
 8001f2e:	d104      	bne.n	8001f3a <Menu+0xba6>
			{
				sprintf(TxDataBuffer, "V_Min must be less than to V_Max\r\n");
 8001f30:	494f      	ldr	r1, [pc, #316]	; (8002070 <Menu+0xcdc>)
 8001f32:	4845      	ldr	r0, [pc, #276]	; (8002048 <Menu+0xcb4>)
 8001f34:	f004 ff6e 	bl	8006e14 <siprintf>
 8001f38:	e026      	b.n	8001f88 <Menu+0xbf4>
			}
			else if (V_Min < V_Max-1)
 8001f3a:	4b4b      	ldr	r3, [pc, #300]	; (8002068 <Menu+0xcd4>)
 8001f3c:	781b      	ldrb	r3, [r3, #0]
 8001f3e:	461a      	mov	r2, r3
 8001f40:	4b46      	ldr	r3, [pc, #280]	; (800205c <Menu+0xcc8>)
 8001f42:	781b      	ldrb	r3, [r3, #0]
 8001f44:	3b01      	subs	r3, #1
 8001f46:	429a      	cmp	r2, r3
 8001f48:	da1e      	bge.n	8001f88 <Menu+0xbf4>
			{
				V_Min += 1;
 8001f4a:	4b47      	ldr	r3, [pc, #284]	; (8002068 <Menu+0xcd4>)
 8001f4c:	781b      	ldrb	r3, [r3, #0]
 8001f4e:	3301      	adds	r3, #1
 8001f50:	b2da      	uxtb	r2, r3
 8001f52:	4b45      	ldr	r3, [pc, #276]	; (8002068 <Menu+0xcd4>)
 8001f54:	701a      	strb	r2, [r3, #0]
				sprintf(TxDataBuffer, "V_Min = %d.%d V\r\n", V_Min/10, V_Min%10);
 8001f56:	4b44      	ldr	r3, [pc, #272]	; (8002068 <Menu+0xcd4>)
 8001f58:	781b      	ldrb	r3, [r3, #0]
 8001f5a:	4a3d      	ldr	r2, [pc, #244]	; (8002050 <Menu+0xcbc>)
 8001f5c:	fba2 2303 	umull	r2, r3, r2, r3
 8001f60:	08db      	lsrs	r3, r3, #3
 8001f62:	b2db      	uxtb	r3, r3
 8001f64:	4618      	mov	r0, r3
 8001f66:	4b40      	ldr	r3, [pc, #256]	; (8002068 <Menu+0xcd4>)
 8001f68:	781a      	ldrb	r2, [r3, #0]
 8001f6a:	4b39      	ldr	r3, [pc, #228]	; (8002050 <Menu+0xcbc>)
 8001f6c:	fba3 1302 	umull	r1, r3, r3, r2
 8001f70:	08d9      	lsrs	r1, r3, #3
 8001f72:	460b      	mov	r3, r1
 8001f74:	009b      	lsls	r3, r3, #2
 8001f76:	440b      	add	r3, r1
 8001f78:	005b      	lsls	r3, r3, #1
 8001f7a:	1ad3      	subs	r3, r2, r3
 8001f7c:	b2db      	uxtb	r3, r3
 8001f7e:	4602      	mov	r2, r0
 8001f80:	493c      	ldr	r1, [pc, #240]	; (8002074 <Menu+0xce0>)
 8001f82:	4831      	ldr	r0, [pc, #196]	; (8002048 <Menu+0xcb4>)
 8001f84:	f004 ff46 	bl	8006e14 <siprintf>
			}

			HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 8001f88:	482f      	ldr	r0, [pc, #188]	; (8002048 <Menu+0xcb4>)
 8001f8a:	f7fe f929 	bl	80001e0 <strlen>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	b29a      	uxth	r2, r3
 8001f92:	2364      	movs	r3, #100	; 0x64
 8001f94:	492c      	ldr	r1, [pc, #176]	; (8002048 <Menu+0xcb4>)
 8001f96:	482d      	ldr	r0, [pc, #180]	; (800204c <Menu+0xcb8>)
 8001f98:	f004 f8e5 	bl	8006166 <HAL_UART_Transmit>
			break;
 8001f9c:	e04e      	b.n	800203c <Menu+0xca8>
		case 54:  //6 V_Min-
			if (V_Min > 0)
 8001f9e:	4b32      	ldr	r3, [pc, #200]	; (8002068 <Menu+0xcd4>)
 8001fa0:	781b      	ldrb	r3, [r3, #0]
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d01f      	beq.n	8001fe6 <Menu+0xc52>
			{
				V_Min -= 1;
 8001fa6:	4b30      	ldr	r3, [pc, #192]	; (8002068 <Menu+0xcd4>)
 8001fa8:	781b      	ldrb	r3, [r3, #0]
 8001faa:	3b01      	subs	r3, #1
 8001fac:	b2da      	uxtb	r2, r3
 8001fae:	4b2e      	ldr	r3, [pc, #184]	; (8002068 <Menu+0xcd4>)
 8001fb0:	701a      	strb	r2, [r3, #0]
				sprintf(TxDataBuffer, "V_Min = %d.%d V\r\n", V_Min/10, V_Min%10);
 8001fb2:	4b2d      	ldr	r3, [pc, #180]	; (8002068 <Menu+0xcd4>)
 8001fb4:	781b      	ldrb	r3, [r3, #0]
 8001fb6:	4a26      	ldr	r2, [pc, #152]	; (8002050 <Menu+0xcbc>)
 8001fb8:	fba2 2303 	umull	r2, r3, r2, r3
 8001fbc:	08db      	lsrs	r3, r3, #3
 8001fbe:	b2db      	uxtb	r3, r3
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	4b29      	ldr	r3, [pc, #164]	; (8002068 <Menu+0xcd4>)
 8001fc4:	781a      	ldrb	r2, [r3, #0]
 8001fc6:	4b22      	ldr	r3, [pc, #136]	; (8002050 <Menu+0xcbc>)
 8001fc8:	fba3 1302 	umull	r1, r3, r3, r2
 8001fcc:	08d9      	lsrs	r1, r3, #3
 8001fce:	460b      	mov	r3, r1
 8001fd0:	009b      	lsls	r3, r3, #2
 8001fd2:	440b      	add	r3, r1
 8001fd4:	005b      	lsls	r3, r3, #1
 8001fd6:	1ad3      	subs	r3, r2, r3
 8001fd8:	b2db      	uxtb	r3, r3
 8001fda:	4602      	mov	r2, r0
 8001fdc:	4925      	ldr	r1, [pc, #148]	; (8002074 <Menu+0xce0>)
 8001fde:	481a      	ldr	r0, [pc, #104]	; (8002048 <Menu+0xcb4>)
 8001fe0:	f004 ff18 	bl	8006e14 <siprintf>
 8001fe4:	e007      	b.n	8001ff6 <Menu+0xc62>
			}
			else if (V_Min == 0)
 8001fe6:	4b20      	ldr	r3, [pc, #128]	; (8002068 <Menu+0xcd4>)
 8001fe8:	781b      	ldrb	r3, [r3, #0]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d103      	bne.n	8001ff6 <Menu+0xc62>
			{
				sprintf(TxDataBuffer, "V_Min lower limit is 0 V\r\n");
 8001fee:	4922      	ldr	r1, [pc, #136]	; (8002078 <Menu+0xce4>)
 8001ff0:	4815      	ldr	r0, [pc, #84]	; (8002048 <Menu+0xcb4>)
 8001ff2:	f004 ff0f 	bl	8006e14 <siprintf>
			}

			HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 8001ff6:	4814      	ldr	r0, [pc, #80]	; (8002048 <Menu+0xcb4>)
 8001ff8:	f7fe f8f2 	bl	80001e0 <strlen>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	b29a      	uxth	r2, r3
 8002000:	2364      	movs	r3, #100	; 0x64
 8002002:	4911      	ldr	r1, [pc, #68]	; (8002048 <Menu+0xcb4>)
 8002004:	4811      	ldr	r0, [pc, #68]	; (800204c <Menu+0xcb8>)
 8002006:	f004 f8ae 	bl	8006166 <HAL_UART_Transmit>
			break;
 800200a:	e017      	b.n	800203c <Menu+0xca8>
		case 55:
			State = Mode_Menu;
 800200c:	4b1b      	ldr	r3, [pc, #108]	; (800207c <Menu+0xce8>)
 800200e:	2200      	movs	r2, #0
 8002010:	701a      	strb	r2, [r3, #0]
			Mode = None;
 8002012:	4b1b      	ldr	r3, [pc, #108]	; (8002080 <Menu+0xcec>)
 8002014:	2200      	movs	r2, #0
 8002016:	701a      	strb	r2, [r3, #0]
			break;
 8002018:	e010      	b.n	800203c <Menu+0xca8>
		default:
			sprintf(TxDataBuffer, "Wrong Input\r\n");
 800201a:	491a      	ldr	r1, [pc, #104]	; (8002084 <Menu+0xcf0>)
 800201c:	480a      	ldr	r0, [pc, #40]	; (8002048 <Menu+0xcb4>)
 800201e:	f004 fef9 	bl	8006e14 <siprintf>
			HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 1000);
 8002022:	4809      	ldr	r0, [pc, #36]	; (8002048 <Menu+0xcb4>)
 8002024:	f7fe f8dc 	bl	80001e0 <strlen>
 8002028:	4603      	mov	r3, r0
 800202a:	b29a      	uxth	r2, r3
 800202c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002030:	4905      	ldr	r1, [pc, #20]	; (8002048 <Menu+0xcb4>)
 8002032:	4806      	ldr	r0, [pc, #24]	; (800204c <Menu+0xcb8>)
 8002034:	f004 f897 	bl	8006166 <HAL_UART_Transmit>
			break;
 8002038:	e000      	b.n	800203c <Menu+0xca8>
			break;
 800203a:	bf00      	nop
		}
		break;
 800203c:	e354      	b.n	80026e8 <Menu+0x1354>
 800203e:	bf00      	nop
 8002040:	20000004 	.word	0x20000004
 8002044:	08008814 	.word	0x08008814
 8002048:	200000a8 	.word	0x200000a8
 800204c:	200002e8 	.word	0x200002e8
 8002050:	cccccccd 	.word	0xcccccccd
 8002054:	080087fc 	.word	0x080087fc
 8002058:	08008838 	.word	0x08008838
 800205c:	20000005 	.word	0x20000005
 8002060:	08008858 	.word	0x08008858
 8002064:	0800886c 	.word	0x0800886c
 8002068:	2000012c 	.word	0x2000012c
 800206c:	0800888c 	.word	0x0800888c
 8002070:	080088ac 	.word	0x080088ac
 8002074:	080088d0 	.word	0x080088d0
 8002078:	080088e4 	.word	0x080088e4
 800207c:	2000012d 	.word	0x2000012d
 8002080:	2000012e 	.word	0x2000012e
 8002084:	08008750 	.word	0x08008750
	case Square_Menu:
		sprintf(TxDataBuffer, "--------------\r\n");
 8002088:	49b1      	ldr	r1, [pc, #708]	; (8002350 <Menu+0xfbc>)
 800208a:	48b2      	ldr	r0, [pc, #712]	; (8002354 <Menu+0xfc0>)
 800208c:	f004 fec2 	bl	8006e14 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 8002090:	48b0      	ldr	r0, [pc, #704]	; (8002354 <Menu+0xfc0>)
 8002092:	f7fe f8a5 	bl	80001e0 <strlen>
 8002096:	4603      	mov	r3, r0
 8002098:	b29a      	uxth	r2, r3
 800209a:	2364      	movs	r3, #100	; 0x64
 800209c:	49ad      	ldr	r1, [pc, #692]	; (8002354 <Menu+0xfc0>)
 800209e:	48ae      	ldr	r0, [pc, #696]	; (8002358 <Menu+0xfc4>)
 80020a0:	f004 f861 	bl	8006166 <HAL_UART_Transmit>
		sprintf(TxDataBuffer, "Square\r\n");
 80020a4:	49ad      	ldr	r1, [pc, #692]	; (800235c <Menu+0xfc8>)
 80020a6:	48ab      	ldr	r0, [pc, #684]	; (8002354 <Menu+0xfc0>)
 80020a8:	f004 feb4 	bl	8006e14 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 80020ac:	48a9      	ldr	r0, [pc, #676]	; (8002354 <Menu+0xfc0>)
 80020ae:	f7fe f897 	bl	80001e0 <strlen>
 80020b2:	4603      	mov	r3, r0
 80020b4:	b29a      	uxth	r2, r3
 80020b6:	2364      	movs	r3, #100	; 0x64
 80020b8:	49a6      	ldr	r1, [pc, #664]	; (8002354 <Menu+0xfc0>)
 80020ba:	48a7      	ldr	r0, [pc, #668]	; (8002358 <Menu+0xfc4>)
 80020bc:	f004 f853 	bl	8006166 <HAL_UART_Transmit>
		sprintf(TxDataBuffer, "  1 : Frequency +\r\n");
 80020c0:	49a7      	ldr	r1, [pc, #668]	; (8002360 <Menu+0xfcc>)
 80020c2:	48a4      	ldr	r0, [pc, #656]	; (8002354 <Menu+0xfc0>)
 80020c4:	f004 fea6 	bl	8006e14 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 80020c8:	48a2      	ldr	r0, [pc, #648]	; (8002354 <Menu+0xfc0>)
 80020ca:	f7fe f889 	bl	80001e0 <strlen>
 80020ce:	4603      	mov	r3, r0
 80020d0:	b29a      	uxth	r2, r3
 80020d2:	2364      	movs	r3, #100	; 0x64
 80020d4:	499f      	ldr	r1, [pc, #636]	; (8002354 <Menu+0xfc0>)
 80020d6:	48a0      	ldr	r0, [pc, #640]	; (8002358 <Menu+0xfc4>)
 80020d8:	f004 f845 	bl	8006166 <HAL_UART_Transmit>
		sprintf(TxDataBuffer, "  2 : Frequency -\r\n");
 80020dc:	49a1      	ldr	r1, [pc, #644]	; (8002364 <Menu+0xfd0>)
 80020de:	489d      	ldr	r0, [pc, #628]	; (8002354 <Menu+0xfc0>)
 80020e0:	f004 fe98 	bl	8006e14 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 80020e4:	489b      	ldr	r0, [pc, #620]	; (8002354 <Menu+0xfc0>)
 80020e6:	f7fe f87b 	bl	80001e0 <strlen>
 80020ea:	4603      	mov	r3, r0
 80020ec:	b29a      	uxth	r2, r3
 80020ee:	2364      	movs	r3, #100	; 0x64
 80020f0:	4998      	ldr	r1, [pc, #608]	; (8002354 <Menu+0xfc0>)
 80020f2:	4899      	ldr	r0, [pc, #612]	; (8002358 <Menu+0xfc4>)
 80020f4:	f004 f837 	bl	8006166 <HAL_UART_Transmit>
		sprintf(TxDataBuffer, "  3 : V_Max +\r\n");
 80020f8:	499b      	ldr	r1, [pc, #620]	; (8002368 <Menu+0xfd4>)
 80020fa:	4896      	ldr	r0, [pc, #600]	; (8002354 <Menu+0xfc0>)
 80020fc:	f004 fe8a 	bl	8006e14 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 8002100:	4894      	ldr	r0, [pc, #592]	; (8002354 <Menu+0xfc0>)
 8002102:	f7fe f86d 	bl	80001e0 <strlen>
 8002106:	4603      	mov	r3, r0
 8002108:	b29a      	uxth	r2, r3
 800210a:	2364      	movs	r3, #100	; 0x64
 800210c:	4991      	ldr	r1, [pc, #580]	; (8002354 <Menu+0xfc0>)
 800210e:	4892      	ldr	r0, [pc, #584]	; (8002358 <Menu+0xfc4>)
 8002110:	f004 f829 	bl	8006166 <HAL_UART_Transmit>
		sprintf(TxDataBuffer, "  4 : V_Max -\r\n");
 8002114:	4995      	ldr	r1, [pc, #596]	; (800236c <Menu+0xfd8>)
 8002116:	488f      	ldr	r0, [pc, #572]	; (8002354 <Menu+0xfc0>)
 8002118:	f004 fe7c 	bl	8006e14 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 800211c:	488d      	ldr	r0, [pc, #564]	; (8002354 <Menu+0xfc0>)
 800211e:	f7fe f85f 	bl	80001e0 <strlen>
 8002122:	4603      	mov	r3, r0
 8002124:	b29a      	uxth	r2, r3
 8002126:	2364      	movs	r3, #100	; 0x64
 8002128:	498a      	ldr	r1, [pc, #552]	; (8002354 <Menu+0xfc0>)
 800212a:	488b      	ldr	r0, [pc, #556]	; (8002358 <Menu+0xfc4>)
 800212c:	f004 f81b 	bl	8006166 <HAL_UART_Transmit>
		sprintf(TxDataBuffer, "  5 : V_Min +\r\n");
 8002130:	498f      	ldr	r1, [pc, #572]	; (8002370 <Menu+0xfdc>)
 8002132:	4888      	ldr	r0, [pc, #544]	; (8002354 <Menu+0xfc0>)
 8002134:	f004 fe6e 	bl	8006e14 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 8002138:	4886      	ldr	r0, [pc, #536]	; (8002354 <Menu+0xfc0>)
 800213a:	f7fe f851 	bl	80001e0 <strlen>
 800213e:	4603      	mov	r3, r0
 8002140:	b29a      	uxth	r2, r3
 8002142:	2364      	movs	r3, #100	; 0x64
 8002144:	4983      	ldr	r1, [pc, #524]	; (8002354 <Menu+0xfc0>)
 8002146:	4884      	ldr	r0, [pc, #528]	; (8002358 <Menu+0xfc4>)
 8002148:	f004 f80d 	bl	8006166 <HAL_UART_Transmit>
		sprintf(TxDataBuffer, "  6 : V_Min -\r\n");
 800214c:	4989      	ldr	r1, [pc, #548]	; (8002374 <Menu+0xfe0>)
 800214e:	4881      	ldr	r0, [pc, #516]	; (8002354 <Menu+0xfc0>)
 8002150:	f004 fe60 	bl	8006e14 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 8002154:	487f      	ldr	r0, [pc, #508]	; (8002354 <Menu+0xfc0>)
 8002156:	f7fe f843 	bl	80001e0 <strlen>
 800215a:	4603      	mov	r3, r0
 800215c:	b29a      	uxth	r2, r3
 800215e:	2364      	movs	r3, #100	; 0x64
 8002160:	497c      	ldr	r1, [pc, #496]	; (8002354 <Menu+0xfc0>)
 8002162:	487d      	ldr	r0, [pc, #500]	; (8002358 <Menu+0xfc4>)
 8002164:	f003 ffff 	bl	8006166 <HAL_UART_Transmit>
		sprintf(TxDataBuffer, "  7 : Duty Cycle +\r\n");
 8002168:	4983      	ldr	r1, [pc, #524]	; (8002378 <Menu+0xfe4>)
 800216a:	487a      	ldr	r0, [pc, #488]	; (8002354 <Menu+0xfc0>)
 800216c:	f004 fe52 	bl	8006e14 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 8002170:	4878      	ldr	r0, [pc, #480]	; (8002354 <Menu+0xfc0>)
 8002172:	f7fe f835 	bl	80001e0 <strlen>
 8002176:	4603      	mov	r3, r0
 8002178:	b29a      	uxth	r2, r3
 800217a:	2364      	movs	r3, #100	; 0x64
 800217c:	4975      	ldr	r1, [pc, #468]	; (8002354 <Menu+0xfc0>)
 800217e:	4876      	ldr	r0, [pc, #472]	; (8002358 <Menu+0xfc4>)
 8002180:	f003 fff1 	bl	8006166 <HAL_UART_Transmit>
		sprintf(TxDataBuffer, "  8 : Duty Cycle -\r\n");
 8002184:	497d      	ldr	r1, [pc, #500]	; (800237c <Menu+0xfe8>)
 8002186:	4873      	ldr	r0, [pc, #460]	; (8002354 <Menu+0xfc0>)
 8002188:	f004 fe44 	bl	8006e14 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 800218c:	4871      	ldr	r0, [pc, #452]	; (8002354 <Menu+0xfc0>)
 800218e:	f7fe f827 	bl	80001e0 <strlen>
 8002192:	4603      	mov	r3, r0
 8002194:	b29a      	uxth	r2, r3
 8002196:	2364      	movs	r3, #100	; 0x64
 8002198:	496e      	ldr	r1, [pc, #440]	; (8002354 <Menu+0xfc0>)
 800219a:	486f      	ldr	r0, [pc, #444]	; (8002358 <Menu+0xfc4>)
 800219c:	f003 ffe3 	bl	8006166 <HAL_UART_Transmit>
		sprintf(TxDataBuffer, "  9 : back\r\n");
 80021a0:	4977      	ldr	r1, [pc, #476]	; (8002380 <Menu+0xfec>)
 80021a2:	486c      	ldr	r0, [pc, #432]	; (8002354 <Menu+0xfc0>)
 80021a4:	f004 fe36 	bl	8006e14 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 80021a8:	486a      	ldr	r0, [pc, #424]	; (8002354 <Menu+0xfc0>)
 80021aa:	f7fe f819 	bl	80001e0 <strlen>
 80021ae:	4603      	mov	r3, r0
 80021b0:	b29a      	uxth	r2, r3
 80021b2:	2364      	movs	r3, #100	; 0x64
 80021b4:	4967      	ldr	r1, [pc, #412]	; (8002354 <Menu+0xfc0>)
 80021b6:	4868      	ldr	r0, [pc, #416]	; (8002358 <Menu+0xfc4>)
 80021b8:	f003 ffd5 	bl	8006166 <HAL_UART_Transmit>
		sprintf(TxDataBuffer, "--------------\r\n");
 80021bc:	4964      	ldr	r1, [pc, #400]	; (8002350 <Menu+0xfbc>)
 80021be:	4865      	ldr	r0, [pc, #404]	; (8002354 <Menu+0xfc0>)
 80021c0:	f004 fe28 	bl	8006e14 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 80021c4:	4863      	ldr	r0, [pc, #396]	; (8002354 <Menu+0xfc0>)
 80021c6:	f7fe f80b 	bl	80001e0 <strlen>
 80021ca:	4603      	mov	r3, r0
 80021cc:	b29a      	uxth	r2, r3
 80021ce:	2364      	movs	r3, #100	; 0x64
 80021d0:	4960      	ldr	r1, [pc, #384]	; (8002354 <Menu+0xfc0>)
 80021d2:	4861      	ldr	r0, [pc, #388]	; (8002358 <Menu+0xfc4>)
 80021d4:	f003 ffc7 	bl	8006166 <HAL_UART_Transmit>
		State = Square_Wait;
 80021d8:	4b6a      	ldr	r3, [pc, #424]	; (8002384 <Menu+0xff0>)
 80021da:	2207      	movs	r2, #7
 80021dc:	701a      	strb	r2, [r3, #0]
		break;
 80021de:	e283      	b.n	80026e8 <Menu+0x1354>
	case Square_Wait:
		switch (input)
 80021e0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80021e4:	3301      	adds	r3, #1
 80021e6:	2b3a      	cmp	r3, #58	; 0x3a
 80021e8:	f200 826c 	bhi.w	80026c4 <Menu+0x1330>
 80021ec:	a201      	add	r2, pc, #4	; (adr r2, 80021f4 <Menu+0xe60>)
 80021ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021f2:	bf00      	nop
 80021f4:	080026e5 	.word	0x080026e5
 80021f8:	080026c5 	.word	0x080026c5
 80021fc:	080026c5 	.word	0x080026c5
 8002200:	080026c5 	.word	0x080026c5
 8002204:	080026c5 	.word	0x080026c5
 8002208:	080026c5 	.word	0x080026c5
 800220c:	080026c5 	.word	0x080026c5
 8002210:	080026c5 	.word	0x080026c5
 8002214:	080026c5 	.word	0x080026c5
 8002218:	080026c5 	.word	0x080026c5
 800221c:	080026c5 	.word	0x080026c5
 8002220:	080026c5 	.word	0x080026c5
 8002224:	080026c5 	.word	0x080026c5
 8002228:	080026c5 	.word	0x080026c5
 800222c:	080026c5 	.word	0x080026c5
 8002230:	080026c5 	.word	0x080026c5
 8002234:	080026c5 	.word	0x080026c5
 8002238:	080026c5 	.word	0x080026c5
 800223c:	080026c5 	.word	0x080026c5
 8002240:	080026c5 	.word	0x080026c5
 8002244:	080026c5 	.word	0x080026c5
 8002248:	080026c5 	.word	0x080026c5
 800224c:	080026c5 	.word	0x080026c5
 8002250:	080026c5 	.word	0x080026c5
 8002254:	080026c5 	.word	0x080026c5
 8002258:	080026c5 	.word	0x080026c5
 800225c:	080026c5 	.word	0x080026c5
 8002260:	080026c5 	.word	0x080026c5
 8002264:	080026c5 	.word	0x080026c5
 8002268:	080026c5 	.word	0x080026c5
 800226c:	080026c5 	.word	0x080026c5
 8002270:	080026c5 	.word	0x080026c5
 8002274:	080026c5 	.word	0x080026c5
 8002278:	080026c5 	.word	0x080026c5
 800227c:	080026c5 	.word	0x080026c5
 8002280:	080026c5 	.word	0x080026c5
 8002284:	080026c5 	.word	0x080026c5
 8002288:	080026c5 	.word	0x080026c5
 800228c:	080026c5 	.word	0x080026c5
 8002290:	080026c5 	.word	0x080026c5
 8002294:	080026c5 	.word	0x080026c5
 8002298:	080026c5 	.word	0x080026c5
 800229c:	080026c5 	.word	0x080026c5
 80022a0:	080026c5 	.word	0x080026c5
 80022a4:	080026c5 	.word	0x080026c5
 80022a8:	080026c5 	.word	0x080026c5
 80022ac:	080026c5 	.word	0x080026c5
 80022b0:	080026c5 	.word	0x080026c5
 80022b4:	080026c5 	.word	0x080026c5
 80022b8:	080026c5 	.word	0x080026c5
 80022bc:	080022e1 	.word	0x080022e1
 80022c0:	08002399 	.word	0x08002399
 80022c4:	08002407 	.word	0x08002407
 80022c8:	08002475 	.word	0x08002475
 80022cc:	080024f3 	.word	0x080024f3
 80022d0:	08002571 	.word	0x08002571
 80022d4:	080025df 	.word	0x080025df
 80022d8:	0800266d 	.word	0x0800266d
 80022dc:	080026b7 	.word	0x080026b7
		{
		case -1:
			break;
		case 49:  //1 F+
			if (Hz < 100)
 80022e0:	4b29      	ldr	r3, [pc, #164]	; (8002388 <Menu+0xff4>)
 80022e2:	781b      	ldrb	r3, [r3, #0]
 80022e4:	2b63      	cmp	r3, #99	; 0x63
 80022e6:	d81f      	bhi.n	8002328 <Menu+0xf94>
			{
				Hz += 1;
 80022e8:	4b27      	ldr	r3, [pc, #156]	; (8002388 <Menu+0xff4>)
 80022ea:	781b      	ldrb	r3, [r3, #0]
 80022ec:	3301      	adds	r3, #1
 80022ee:	b2da      	uxtb	r2, r3
 80022f0:	4b25      	ldr	r3, [pc, #148]	; (8002388 <Menu+0xff4>)
 80022f2:	701a      	strb	r2, [r3, #0]
				sprintf(TxDataBuffer, "Frequency = %d.%d Hz\r\n", Hz/10, Hz%10);
 80022f4:	4b24      	ldr	r3, [pc, #144]	; (8002388 <Menu+0xff4>)
 80022f6:	781b      	ldrb	r3, [r3, #0]
 80022f8:	4a24      	ldr	r2, [pc, #144]	; (800238c <Menu+0xff8>)
 80022fa:	fba2 2303 	umull	r2, r3, r2, r3
 80022fe:	08db      	lsrs	r3, r3, #3
 8002300:	b2db      	uxtb	r3, r3
 8002302:	4618      	mov	r0, r3
 8002304:	4b20      	ldr	r3, [pc, #128]	; (8002388 <Menu+0xff4>)
 8002306:	781a      	ldrb	r2, [r3, #0]
 8002308:	4b20      	ldr	r3, [pc, #128]	; (800238c <Menu+0xff8>)
 800230a:	fba3 1302 	umull	r1, r3, r3, r2
 800230e:	08d9      	lsrs	r1, r3, #3
 8002310:	460b      	mov	r3, r1
 8002312:	009b      	lsls	r3, r3, #2
 8002314:	440b      	add	r3, r1
 8002316:	005b      	lsls	r3, r3, #1
 8002318:	1ad3      	subs	r3, r2, r3
 800231a:	b2db      	uxtb	r3, r3
 800231c:	4602      	mov	r2, r0
 800231e:	491c      	ldr	r1, [pc, #112]	; (8002390 <Menu+0xffc>)
 8002320:	480c      	ldr	r0, [pc, #48]	; (8002354 <Menu+0xfc0>)
 8002322:	f004 fd77 	bl	8006e14 <siprintf>
 8002326:	e007      	b.n	8002338 <Menu+0xfa4>
			}
			else if (Hz == 100)
 8002328:	4b17      	ldr	r3, [pc, #92]	; (8002388 <Menu+0xff4>)
 800232a:	781b      	ldrb	r3, [r3, #0]
 800232c:	2b64      	cmp	r3, #100	; 0x64
 800232e:	d103      	bne.n	8002338 <Menu+0xfa4>
			{
				sprintf(TxDataBuffer, "Frequency upper limit is 10 Hz\r\n");
 8002330:	4918      	ldr	r1, [pc, #96]	; (8002394 <Menu+0x1000>)
 8002332:	4808      	ldr	r0, [pc, #32]	; (8002354 <Menu+0xfc0>)
 8002334:	f004 fd6e 	bl	8006e14 <siprintf>
			}

			HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 8002338:	4806      	ldr	r0, [pc, #24]	; (8002354 <Menu+0xfc0>)
 800233a:	f7fd ff51 	bl	80001e0 <strlen>
 800233e:	4603      	mov	r3, r0
 8002340:	b29a      	uxth	r2, r3
 8002342:	2364      	movs	r3, #100	; 0x64
 8002344:	4903      	ldr	r1, [pc, #12]	; (8002354 <Menu+0xfc0>)
 8002346:	4804      	ldr	r0, [pc, #16]	; (8002358 <Menu+0xfc4>)
 8002348:	f003 ff0d 	bl	8006166 <HAL_UART_Transmit>
			break;
 800234c:	e1cb      	b.n	80026e6 <Menu+0x1352>
 800234e:	bf00      	nop
 8002350:	080086f8 	.word	0x080086f8
 8002354:	200000a8 	.word	0x200000a8
 8002358:	200002e8 	.word	0x200002e8
 800235c:	08008928 	.word	0x08008928
 8002360:	0800876c 	.word	0x0800876c
 8002364:	08008780 	.word	0x08008780
 8002368:	08008794 	.word	0x08008794
 800236c:	080087a4 	.word	0x080087a4
 8002370:	080087b4 	.word	0x080087b4
 8002374:	080087c4 	.word	0x080087c4
 8002378:	08008934 	.word	0x08008934
 800237c:	0800894c 	.word	0x0800894c
 8002380:	08008964 	.word	0x08008964
 8002384:	2000012d 	.word	0x2000012d
 8002388:	20000004 	.word	0x20000004
 800238c:	cccccccd 	.word	0xcccccccd
 8002390:	080087fc 	.word	0x080087fc
 8002394:	08008814 	.word	0x08008814
		case 50:  //2 F-
			if (Hz > 0)
 8002398:	4ba3      	ldr	r3, [pc, #652]	; (8002628 <Menu+0x1294>)
 800239a:	781b      	ldrb	r3, [r3, #0]
 800239c:	2b00      	cmp	r3, #0
 800239e:	d01f      	beq.n	80023e0 <Menu+0x104c>
			{
				Hz -= 1;
 80023a0:	4ba1      	ldr	r3, [pc, #644]	; (8002628 <Menu+0x1294>)
 80023a2:	781b      	ldrb	r3, [r3, #0]
 80023a4:	3b01      	subs	r3, #1
 80023a6:	b2da      	uxtb	r2, r3
 80023a8:	4b9f      	ldr	r3, [pc, #636]	; (8002628 <Menu+0x1294>)
 80023aa:	701a      	strb	r2, [r3, #0]
				sprintf(TxDataBuffer, "Frequency = %d.%d Hz\r\n", Hz/10, Hz%10);
 80023ac:	4b9e      	ldr	r3, [pc, #632]	; (8002628 <Menu+0x1294>)
 80023ae:	781b      	ldrb	r3, [r3, #0]
 80023b0:	4a9e      	ldr	r2, [pc, #632]	; (800262c <Menu+0x1298>)
 80023b2:	fba2 2303 	umull	r2, r3, r2, r3
 80023b6:	08db      	lsrs	r3, r3, #3
 80023b8:	b2db      	uxtb	r3, r3
 80023ba:	4618      	mov	r0, r3
 80023bc:	4b9a      	ldr	r3, [pc, #616]	; (8002628 <Menu+0x1294>)
 80023be:	781a      	ldrb	r2, [r3, #0]
 80023c0:	4b9a      	ldr	r3, [pc, #616]	; (800262c <Menu+0x1298>)
 80023c2:	fba3 1302 	umull	r1, r3, r3, r2
 80023c6:	08d9      	lsrs	r1, r3, #3
 80023c8:	460b      	mov	r3, r1
 80023ca:	009b      	lsls	r3, r3, #2
 80023cc:	440b      	add	r3, r1
 80023ce:	005b      	lsls	r3, r3, #1
 80023d0:	1ad3      	subs	r3, r2, r3
 80023d2:	b2db      	uxtb	r3, r3
 80023d4:	4602      	mov	r2, r0
 80023d6:	4996      	ldr	r1, [pc, #600]	; (8002630 <Menu+0x129c>)
 80023d8:	4896      	ldr	r0, [pc, #600]	; (8002634 <Menu+0x12a0>)
 80023da:	f004 fd1b 	bl	8006e14 <siprintf>
 80023de:	e007      	b.n	80023f0 <Menu+0x105c>
			}
			else if (Hz == 0)
 80023e0:	4b91      	ldr	r3, [pc, #580]	; (8002628 <Menu+0x1294>)
 80023e2:	781b      	ldrb	r3, [r3, #0]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d103      	bne.n	80023f0 <Menu+0x105c>
			{
				sprintf(TxDataBuffer, "Frequency lower limit is 0 Hz\r\n");
 80023e8:	4993      	ldr	r1, [pc, #588]	; (8002638 <Menu+0x12a4>)
 80023ea:	4892      	ldr	r0, [pc, #584]	; (8002634 <Menu+0x12a0>)
 80023ec:	f004 fd12 	bl	8006e14 <siprintf>
			}

			HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 80023f0:	4890      	ldr	r0, [pc, #576]	; (8002634 <Menu+0x12a0>)
 80023f2:	f7fd fef5 	bl	80001e0 <strlen>
 80023f6:	4603      	mov	r3, r0
 80023f8:	b29a      	uxth	r2, r3
 80023fa:	2364      	movs	r3, #100	; 0x64
 80023fc:	498d      	ldr	r1, [pc, #564]	; (8002634 <Menu+0x12a0>)
 80023fe:	488f      	ldr	r0, [pc, #572]	; (800263c <Menu+0x12a8>)
 8002400:	f003 feb1 	bl	8006166 <HAL_UART_Transmit>
			break;
 8002404:	e16f      	b.n	80026e6 <Menu+0x1352>
		case 51:  //3 V_Max+
			if (V_Max < 33)
 8002406:	4b8e      	ldr	r3, [pc, #568]	; (8002640 <Menu+0x12ac>)
 8002408:	781b      	ldrb	r3, [r3, #0]
 800240a:	2b20      	cmp	r3, #32
 800240c:	d81f      	bhi.n	800244e <Menu+0x10ba>
			{
				V_Max += 1;
 800240e:	4b8c      	ldr	r3, [pc, #560]	; (8002640 <Menu+0x12ac>)
 8002410:	781b      	ldrb	r3, [r3, #0]
 8002412:	3301      	adds	r3, #1
 8002414:	b2da      	uxtb	r2, r3
 8002416:	4b8a      	ldr	r3, [pc, #552]	; (8002640 <Menu+0x12ac>)
 8002418:	701a      	strb	r2, [r3, #0]
				sprintf(TxDataBuffer, "V_Max = %d.%d V\r\n", V_Max/10, V_Max%10);
 800241a:	4b89      	ldr	r3, [pc, #548]	; (8002640 <Menu+0x12ac>)
 800241c:	781b      	ldrb	r3, [r3, #0]
 800241e:	4a83      	ldr	r2, [pc, #524]	; (800262c <Menu+0x1298>)
 8002420:	fba2 2303 	umull	r2, r3, r2, r3
 8002424:	08db      	lsrs	r3, r3, #3
 8002426:	b2db      	uxtb	r3, r3
 8002428:	4618      	mov	r0, r3
 800242a:	4b85      	ldr	r3, [pc, #532]	; (8002640 <Menu+0x12ac>)
 800242c:	781a      	ldrb	r2, [r3, #0]
 800242e:	4b7f      	ldr	r3, [pc, #508]	; (800262c <Menu+0x1298>)
 8002430:	fba3 1302 	umull	r1, r3, r3, r2
 8002434:	08d9      	lsrs	r1, r3, #3
 8002436:	460b      	mov	r3, r1
 8002438:	009b      	lsls	r3, r3, #2
 800243a:	440b      	add	r3, r1
 800243c:	005b      	lsls	r3, r3, #1
 800243e:	1ad3      	subs	r3, r2, r3
 8002440:	b2db      	uxtb	r3, r3
 8002442:	4602      	mov	r2, r0
 8002444:	497f      	ldr	r1, [pc, #508]	; (8002644 <Menu+0x12b0>)
 8002446:	487b      	ldr	r0, [pc, #492]	; (8002634 <Menu+0x12a0>)
 8002448:	f004 fce4 	bl	8006e14 <siprintf>
 800244c:	e007      	b.n	800245e <Menu+0x10ca>
			}
			else if (V_Max == 33)
 800244e:	4b7c      	ldr	r3, [pc, #496]	; (8002640 <Menu+0x12ac>)
 8002450:	781b      	ldrb	r3, [r3, #0]
 8002452:	2b21      	cmp	r3, #33	; 0x21
 8002454:	d103      	bne.n	800245e <Menu+0x10ca>
			{
				sprintf(TxDataBuffer, "V_Max upper limit is 3.3 V\r\n");
 8002456:	497c      	ldr	r1, [pc, #496]	; (8002648 <Menu+0x12b4>)
 8002458:	4876      	ldr	r0, [pc, #472]	; (8002634 <Menu+0x12a0>)
 800245a:	f004 fcdb 	bl	8006e14 <siprintf>
			}

			HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 800245e:	4875      	ldr	r0, [pc, #468]	; (8002634 <Menu+0x12a0>)
 8002460:	f7fd febe 	bl	80001e0 <strlen>
 8002464:	4603      	mov	r3, r0
 8002466:	b29a      	uxth	r2, r3
 8002468:	2364      	movs	r3, #100	; 0x64
 800246a:	4972      	ldr	r1, [pc, #456]	; (8002634 <Menu+0x12a0>)
 800246c:	4873      	ldr	r0, [pc, #460]	; (800263c <Menu+0x12a8>)
 800246e:	f003 fe7a 	bl	8006166 <HAL_UART_Transmit>
			break;
 8002472:	e138      	b.n	80026e6 <Menu+0x1352>
		case 52:  //4 V_Max-
			if (V_Max == V_Min+1)
 8002474:	4b72      	ldr	r3, [pc, #456]	; (8002640 <Menu+0x12ac>)
 8002476:	781b      	ldrb	r3, [r3, #0]
 8002478:	461a      	mov	r2, r3
 800247a:	4b74      	ldr	r3, [pc, #464]	; (800264c <Menu+0x12b8>)
 800247c:	781b      	ldrb	r3, [r3, #0]
 800247e:	3301      	adds	r3, #1
 8002480:	429a      	cmp	r2, r3
 8002482:	d104      	bne.n	800248e <Menu+0x10fa>
			{
				sprintf(TxDataBuffer, "V_Max must be more than V_Min\r\n");
 8002484:	4972      	ldr	r1, [pc, #456]	; (8002650 <Menu+0x12bc>)
 8002486:	486b      	ldr	r0, [pc, #428]	; (8002634 <Menu+0x12a0>)
 8002488:	f004 fcc4 	bl	8006e14 <siprintf>
 800248c:	e026      	b.n	80024dc <Menu+0x1148>
			}
			else if (V_Max > V_Min+1)
 800248e:	4b6c      	ldr	r3, [pc, #432]	; (8002640 <Menu+0x12ac>)
 8002490:	781b      	ldrb	r3, [r3, #0]
 8002492:	461a      	mov	r2, r3
 8002494:	4b6d      	ldr	r3, [pc, #436]	; (800264c <Menu+0x12b8>)
 8002496:	781b      	ldrb	r3, [r3, #0]
 8002498:	3301      	adds	r3, #1
 800249a:	429a      	cmp	r2, r3
 800249c:	dd1e      	ble.n	80024dc <Menu+0x1148>
			{
				V_Max -= 1;
 800249e:	4b68      	ldr	r3, [pc, #416]	; (8002640 <Menu+0x12ac>)
 80024a0:	781b      	ldrb	r3, [r3, #0]
 80024a2:	3b01      	subs	r3, #1
 80024a4:	b2da      	uxtb	r2, r3
 80024a6:	4b66      	ldr	r3, [pc, #408]	; (8002640 <Menu+0x12ac>)
 80024a8:	701a      	strb	r2, [r3, #0]
				sprintf(TxDataBuffer, "V_Max = %d.%d V\r\n", V_Max/10, V_Max%10);
 80024aa:	4b65      	ldr	r3, [pc, #404]	; (8002640 <Menu+0x12ac>)
 80024ac:	781b      	ldrb	r3, [r3, #0]
 80024ae:	4a5f      	ldr	r2, [pc, #380]	; (800262c <Menu+0x1298>)
 80024b0:	fba2 2303 	umull	r2, r3, r2, r3
 80024b4:	08db      	lsrs	r3, r3, #3
 80024b6:	b2db      	uxtb	r3, r3
 80024b8:	4618      	mov	r0, r3
 80024ba:	4b61      	ldr	r3, [pc, #388]	; (8002640 <Menu+0x12ac>)
 80024bc:	781a      	ldrb	r2, [r3, #0]
 80024be:	4b5b      	ldr	r3, [pc, #364]	; (800262c <Menu+0x1298>)
 80024c0:	fba3 1302 	umull	r1, r3, r3, r2
 80024c4:	08d9      	lsrs	r1, r3, #3
 80024c6:	460b      	mov	r3, r1
 80024c8:	009b      	lsls	r3, r3, #2
 80024ca:	440b      	add	r3, r1
 80024cc:	005b      	lsls	r3, r3, #1
 80024ce:	1ad3      	subs	r3, r2, r3
 80024d0:	b2db      	uxtb	r3, r3
 80024d2:	4602      	mov	r2, r0
 80024d4:	495b      	ldr	r1, [pc, #364]	; (8002644 <Menu+0x12b0>)
 80024d6:	4857      	ldr	r0, [pc, #348]	; (8002634 <Menu+0x12a0>)
 80024d8:	f004 fc9c 	bl	8006e14 <siprintf>
			}

			HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 80024dc:	4855      	ldr	r0, [pc, #340]	; (8002634 <Menu+0x12a0>)
 80024de:	f7fd fe7f 	bl	80001e0 <strlen>
 80024e2:	4603      	mov	r3, r0
 80024e4:	b29a      	uxth	r2, r3
 80024e6:	2364      	movs	r3, #100	; 0x64
 80024e8:	4952      	ldr	r1, [pc, #328]	; (8002634 <Menu+0x12a0>)
 80024ea:	4854      	ldr	r0, [pc, #336]	; (800263c <Menu+0x12a8>)
 80024ec:	f003 fe3b 	bl	8006166 <HAL_UART_Transmit>
			break;
 80024f0:	e0f9      	b.n	80026e6 <Menu+0x1352>
		case 53:  //5 V_Min+
			if (V_Min == V_Max-1)
 80024f2:	4b56      	ldr	r3, [pc, #344]	; (800264c <Menu+0x12b8>)
 80024f4:	781b      	ldrb	r3, [r3, #0]
 80024f6:	461a      	mov	r2, r3
 80024f8:	4b51      	ldr	r3, [pc, #324]	; (8002640 <Menu+0x12ac>)
 80024fa:	781b      	ldrb	r3, [r3, #0]
 80024fc:	3b01      	subs	r3, #1
 80024fe:	429a      	cmp	r2, r3
 8002500:	d104      	bne.n	800250c <Menu+0x1178>
			{
				sprintf(TxDataBuffer, "V_Min must be less than to V_Max\r\n");
 8002502:	4954      	ldr	r1, [pc, #336]	; (8002654 <Menu+0x12c0>)
 8002504:	484b      	ldr	r0, [pc, #300]	; (8002634 <Menu+0x12a0>)
 8002506:	f004 fc85 	bl	8006e14 <siprintf>
 800250a:	e026      	b.n	800255a <Menu+0x11c6>
			}
			else if (V_Min < V_Max-1)
 800250c:	4b4f      	ldr	r3, [pc, #316]	; (800264c <Menu+0x12b8>)
 800250e:	781b      	ldrb	r3, [r3, #0]
 8002510:	461a      	mov	r2, r3
 8002512:	4b4b      	ldr	r3, [pc, #300]	; (8002640 <Menu+0x12ac>)
 8002514:	781b      	ldrb	r3, [r3, #0]
 8002516:	3b01      	subs	r3, #1
 8002518:	429a      	cmp	r2, r3
 800251a:	da1e      	bge.n	800255a <Menu+0x11c6>
			{
				V_Min += 1;
 800251c:	4b4b      	ldr	r3, [pc, #300]	; (800264c <Menu+0x12b8>)
 800251e:	781b      	ldrb	r3, [r3, #0]
 8002520:	3301      	adds	r3, #1
 8002522:	b2da      	uxtb	r2, r3
 8002524:	4b49      	ldr	r3, [pc, #292]	; (800264c <Menu+0x12b8>)
 8002526:	701a      	strb	r2, [r3, #0]
				sprintf(TxDataBuffer, "V_Min = %d.%d V\r\n",V_Min/10, V_Min%10);
 8002528:	4b48      	ldr	r3, [pc, #288]	; (800264c <Menu+0x12b8>)
 800252a:	781b      	ldrb	r3, [r3, #0]
 800252c:	4a3f      	ldr	r2, [pc, #252]	; (800262c <Menu+0x1298>)
 800252e:	fba2 2303 	umull	r2, r3, r2, r3
 8002532:	08db      	lsrs	r3, r3, #3
 8002534:	b2db      	uxtb	r3, r3
 8002536:	4618      	mov	r0, r3
 8002538:	4b44      	ldr	r3, [pc, #272]	; (800264c <Menu+0x12b8>)
 800253a:	781a      	ldrb	r2, [r3, #0]
 800253c:	4b3b      	ldr	r3, [pc, #236]	; (800262c <Menu+0x1298>)
 800253e:	fba3 1302 	umull	r1, r3, r3, r2
 8002542:	08d9      	lsrs	r1, r3, #3
 8002544:	460b      	mov	r3, r1
 8002546:	009b      	lsls	r3, r3, #2
 8002548:	440b      	add	r3, r1
 800254a:	005b      	lsls	r3, r3, #1
 800254c:	1ad3      	subs	r3, r2, r3
 800254e:	b2db      	uxtb	r3, r3
 8002550:	4602      	mov	r2, r0
 8002552:	4941      	ldr	r1, [pc, #260]	; (8002658 <Menu+0x12c4>)
 8002554:	4837      	ldr	r0, [pc, #220]	; (8002634 <Menu+0x12a0>)
 8002556:	f004 fc5d 	bl	8006e14 <siprintf>
			}

			HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 800255a:	4836      	ldr	r0, [pc, #216]	; (8002634 <Menu+0x12a0>)
 800255c:	f7fd fe40 	bl	80001e0 <strlen>
 8002560:	4603      	mov	r3, r0
 8002562:	b29a      	uxth	r2, r3
 8002564:	2364      	movs	r3, #100	; 0x64
 8002566:	4933      	ldr	r1, [pc, #204]	; (8002634 <Menu+0x12a0>)
 8002568:	4834      	ldr	r0, [pc, #208]	; (800263c <Menu+0x12a8>)
 800256a:	f003 fdfc 	bl	8006166 <HAL_UART_Transmit>
			break;
 800256e:	e0ba      	b.n	80026e6 <Menu+0x1352>
		case 54:  //6 V_Min-
			if (V_Min > 0)
 8002570:	4b36      	ldr	r3, [pc, #216]	; (800264c <Menu+0x12b8>)
 8002572:	781b      	ldrb	r3, [r3, #0]
 8002574:	2b00      	cmp	r3, #0
 8002576:	d01f      	beq.n	80025b8 <Menu+0x1224>
			{
				V_Min -= 1;
 8002578:	4b34      	ldr	r3, [pc, #208]	; (800264c <Menu+0x12b8>)
 800257a:	781b      	ldrb	r3, [r3, #0]
 800257c:	3b01      	subs	r3, #1
 800257e:	b2da      	uxtb	r2, r3
 8002580:	4b32      	ldr	r3, [pc, #200]	; (800264c <Menu+0x12b8>)
 8002582:	701a      	strb	r2, [r3, #0]
				sprintf(TxDataBuffer, "V_Min = %d.%d V\r\n",V_Max/10, V_Max%10);
 8002584:	4b2e      	ldr	r3, [pc, #184]	; (8002640 <Menu+0x12ac>)
 8002586:	781b      	ldrb	r3, [r3, #0]
 8002588:	4a28      	ldr	r2, [pc, #160]	; (800262c <Menu+0x1298>)
 800258a:	fba2 2303 	umull	r2, r3, r2, r3
 800258e:	08db      	lsrs	r3, r3, #3
 8002590:	b2db      	uxtb	r3, r3
 8002592:	4618      	mov	r0, r3
 8002594:	4b2a      	ldr	r3, [pc, #168]	; (8002640 <Menu+0x12ac>)
 8002596:	781a      	ldrb	r2, [r3, #0]
 8002598:	4b24      	ldr	r3, [pc, #144]	; (800262c <Menu+0x1298>)
 800259a:	fba3 1302 	umull	r1, r3, r3, r2
 800259e:	08d9      	lsrs	r1, r3, #3
 80025a0:	460b      	mov	r3, r1
 80025a2:	009b      	lsls	r3, r3, #2
 80025a4:	440b      	add	r3, r1
 80025a6:	005b      	lsls	r3, r3, #1
 80025a8:	1ad3      	subs	r3, r2, r3
 80025aa:	b2db      	uxtb	r3, r3
 80025ac:	4602      	mov	r2, r0
 80025ae:	492a      	ldr	r1, [pc, #168]	; (8002658 <Menu+0x12c4>)
 80025b0:	4820      	ldr	r0, [pc, #128]	; (8002634 <Menu+0x12a0>)
 80025b2:	f004 fc2f 	bl	8006e14 <siprintf>
 80025b6:	e007      	b.n	80025c8 <Menu+0x1234>
			}
			else if (V_Min == 0)
 80025b8:	4b24      	ldr	r3, [pc, #144]	; (800264c <Menu+0x12b8>)
 80025ba:	781b      	ldrb	r3, [r3, #0]
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d103      	bne.n	80025c8 <Menu+0x1234>
			{
				sprintf(TxDataBuffer, "V_Min lower limit is 0 V\r\n");
 80025c0:	4926      	ldr	r1, [pc, #152]	; (800265c <Menu+0x12c8>)
 80025c2:	481c      	ldr	r0, [pc, #112]	; (8002634 <Menu+0x12a0>)
 80025c4:	f004 fc26 	bl	8006e14 <siprintf>
			}

			HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 80025c8:	481a      	ldr	r0, [pc, #104]	; (8002634 <Menu+0x12a0>)
 80025ca:	f7fd fe09 	bl	80001e0 <strlen>
 80025ce:	4603      	mov	r3, r0
 80025d0:	b29a      	uxth	r2, r3
 80025d2:	2364      	movs	r3, #100	; 0x64
 80025d4:	4917      	ldr	r1, [pc, #92]	; (8002634 <Menu+0x12a0>)
 80025d6:	4819      	ldr	r0, [pc, #100]	; (800263c <Menu+0x12a8>)
 80025d8:	f003 fdc5 	bl	8006166 <HAL_UART_Transmit>
			break;
 80025dc:	e083      	b.n	80026e6 <Menu+0x1352>
		case 55:  //7 D+
			if ( Duty_Cycle < 100)
 80025de:	4b20      	ldr	r3, [pc, #128]	; (8002660 <Menu+0x12cc>)
 80025e0:	781b      	ldrb	r3, [r3, #0]
 80025e2:	2b63      	cmp	r3, #99	; 0x63
 80025e4:	d80d      	bhi.n	8002602 <Menu+0x126e>
			{
				Duty_Cycle += 1;
 80025e6:	4b1e      	ldr	r3, [pc, #120]	; (8002660 <Menu+0x12cc>)
 80025e8:	781b      	ldrb	r3, [r3, #0]
 80025ea:	3301      	adds	r3, #1
 80025ec:	b2da      	uxtb	r2, r3
 80025ee:	4b1c      	ldr	r3, [pc, #112]	; (8002660 <Menu+0x12cc>)
 80025f0:	701a      	strb	r2, [r3, #0]
				sprintf(TxDataBuffer, "Duty Cycle = %d \r\n", Duty_Cycle);
 80025f2:	4b1b      	ldr	r3, [pc, #108]	; (8002660 <Menu+0x12cc>)
 80025f4:	781b      	ldrb	r3, [r3, #0]
 80025f6:	461a      	mov	r2, r3
 80025f8:	491a      	ldr	r1, [pc, #104]	; (8002664 <Menu+0x12d0>)
 80025fa:	480e      	ldr	r0, [pc, #56]	; (8002634 <Menu+0x12a0>)
 80025fc:	f004 fc0a 	bl	8006e14 <siprintf>
 8002600:	e007      	b.n	8002612 <Menu+0x127e>
			}
			else if (Duty_Cycle == 100)
 8002602:	4b17      	ldr	r3, [pc, #92]	; (8002660 <Menu+0x12cc>)
 8002604:	781b      	ldrb	r3, [r3, #0]
 8002606:	2b64      	cmp	r3, #100	; 0x64
 8002608:	d103      	bne.n	8002612 <Menu+0x127e>
			{
				sprintf(TxDataBuffer, "Duty cycle upper limit is 100\r\n");
 800260a:	4917      	ldr	r1, [pc, #92]	; (8002668 <Menu+0x12d4>)
 800260c:	4809      	ldr	r0, [pc, #36]	; (8002634 <Menu+0x12a0>)
 800260e:	f004 fc01 	bl	8006e14 <siprintf>
			}

			HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 8002612:	4808      	ldr	r0, [pc, #32]	; (8002634 <Menu+0x12a0>)
 8002614:	f7fd fde4 	bl	80001e0 <strlen>
 8002618:	4603      	mov	r3, r0
 800261a:	b29a      	uxth	r2, r3
 800261c:	2364      	movs	r3, #100	; 0x64
 800261e:	4905      	ldr	r1, [pc, #20]	; (8002634 <Menu+0x12a0>)
 8002620:	4806      	ldr	r0, [pc, #24]	; (800263c <Menu+0x12a8>)
 8002622:	f003 fda0 	bl	8006166 <HAL_UART_Transmit>
			break;
 8002626:	e05e      	b.n	80026e6 <Menu+0x1352>
 8002628:	20000004 	.word	0x20000004
 800262c:	cccccccd 	.word	0xcccccccd
 8002630:	080087fc 	.word	0x080087fc
 8002634:	200000a8 	.word	0x200000a8
 8002638:	08008838 	.word	0x08008838
 800263c:	200002e8 	.word	0x200002e8
 8002640:	20000005 	.word	0x20000005
 8002644:	08008858 	.word	0x08008858
 8002648:	0800886c 	.word	0x0800886c
 800264c:	2000012c 	.word	0x2000012c
 8002650:	0800888c 	.word	0x0800888c
 8002654:	080088ac 	.word	0x080088ac
 8002658:	080088d0 	.word	0x080088d0
 800265c:	080088e4 	.word	0x080088e4
 8002660:	20000007 	.word	0x20000007
 8002664:	08008974 	.word	0x08008974
 8002668:	08008988 	.word	0x08008988
		case 56:  //8 D-
			if (Duty_Cycle > 0)
 800266c:	4b20      	ldr	r3, [pc, #128]	; (80026f0 <Menu+0x135c>)
 800266e:	781b      	ldrb	r3, [r3, #0]
 8002670:	2b00      	cmp	r3, #0
 8002672:	d00d      	beq.n	8002690 <Menu+0x12fc>
			{
				Duty_Cycle -= 1;
 8002674:	4b1e      	ldr	r3, [pc, #120]	; (80026f0 <Menu+0x135c>)
 8002676:	781b      	ldrb	r3, [r3, #0]
 8002678:	3b01      	subs	r3, #1
 800267a:	b2da      	uxtb	r2, r3
 800267c:	4b1c      	ldr	r3, [pc, #112]	; (80026f0 <Menu+0x135c>)
 800267e:	701a      	strb	r2, [r3, #0]
				sprintf(TxDataBuffer, "Duty Cycle = %d \r\n", Duty_Cycle);
 8002680:	4b1b      	ldr	r3, [pc, #108]	; (80026f0 <Menu+0x135c>)
 8002682:	781b      	ldrb	r3, [r3, #0]
 8002684:	461a      	mov	r2, r3
 8002686:	491b      	ldr	r1, [pc, #108]	; (80026f4 <Menu+0x1360>)
 8002688:	481b      	ldr	r0, [pc, #108]	; (80026f8 <Menu+0x1364>)
 800268a:	f004 fbc3 	bl	8006e14 <siprintf>
 800268e:	e007      	b.n	80026a0 <Menu+0x130c>
			}
			else if (V_Min == 0)
 8002690:	4b1a      	ldr	r3, [pc, #104]	; (80026fc <Menu+0x1368>)
 8002692:	781b      	ldrb	r3, [r3, #0]
 8002694:	2b00      	cmp	r3, #0
 8002696:	d103      	bne.n	80026a0 <Menu+0x130c>
			{
				sprintf(TxDataBuffer, "Duty Cycle lower limit is 0\r\n");
 8002698:	4919      	ldr	r1, [pc, #100]	; (8002700 <Menu+0x136c>)
 800269a:	4817      	ldr	r0, [pc, #92]	; (80026f8 <Menu+0x1364>)
 800269c:	f004 fbba 	bl	8006e14 <siprintf>
			}

			HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 100);
 80026a0:	4815      	ldr	r0, [pc, #84]	; (80026f8 <Menu+0x1364>)
 80026a2:	f7fd fd9d 	bl	80001e0 <strlen>
 80026a6:	4603      	mov	r3, r0
 80026a8:	b29a      	uxth	r2, r3
 80026aa:	2364      	movs	r3, #100	; 0x64
 80026ac:	4912      	ldr	r1, [pc, #72]	; (80026f8 <Menu+0x1364>)
 80026ae:	4815      	ldr	r0, [pc, #84]	; (8002704 <Menu+0x1370>)
 80026b0:	f003 fd59 	bl	8006166 <HAL_UART_Transmit>
			break;
 80026b4:	e017      	b.n	80026e6 <Menu+0x1352>
		case 57:
			State = Mode_Menu;
 80026b6:	4b14      	ldr	r3, [pc, #80]	; (8002708 <Menu+0x1374>)
 80026b8:	2200      	movs	r2, #0
 80026ba:	701a      	strb	r2, [r3, #0]
			Mode = None;
 80026bc:	4b13      	ldr	r3, [pc, #76]	; (800270c <Menu+0x1378>)
 80026be:	2200      	movs	r2, #0
 80026c0:	701a      	strb	r2, [r3, #0]
			break;
 80026c2:	e010      	b.n	80026e6 <Menu+0x1352>
		default:
			sprintf(TxDataBuffer, "Wrong Input\r\n");
 80026c4:	4912      	ldr	r1, [pc, #72]	; (8002710 <Menu+0x137c>)
 80026c6:	480c      	ldr	r0, [pc, #48]	; (80026f8 <Menu+0x1364>)
 80026c8:	f004 fba4 	bl	8006e14 <siprintf>
			HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 1000);
 80026cc:	480a      	ldr	r0, [pc, #40]	; (80026f8 <Menu+0x1364>)
 80026ce:	f7fd fd87 	bl	80001e0 <strlen>
 80026d2:	4603      	mov	r3, r0
 80026d4:	b29a      	uxth	r2, r3
 80026d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80026da:	4907      	ldr	r1, [pc, #28]	; (80026f8 <Menu+0x1364>)
 80026dc:	4809      	ldr	r0, [pc, #36]	; (8002704 <Menu+0x1370>)
 80026de:	f003 fd42 	bl	8006166 <HAL_UART_Transmit>
			break;
 80026e2:	e000      	b.n	80026e6 <Menu+0x1352>
			break;
 80026e4:	bf00      	nop
		}
		break;
 80026e6:	bf00      	nop
	}
}
 80026e8:	bf00      	nop
 80026ea:	3708      	adds	r7, #8
 80026ec:	46bd      	mov	sp, r7
 80026ee:	bd80      	pop	{r7, pc}
 80026f0:	20000007 	.word	0x20000007
 80026f4:	08008974 	.word	0x08008974
 80026f8:	200000a8 	.word	0x200000a8
 80026fc:	2000012c 	.word	0x2000012c
 8002700:	080089a8 	.word	0x080089a8
 8002704:	200002e8 	.word	0x200002e8
 8002708:	2000012d 	.word	0x2000012d
 800270c:	2000012e 	.word	0x2000012e
 8002710:	08008750 	.word	0x08008750
 8002714:	00000000 	.word	0x00000000

08002718 <Function_Gen>:

void Function_Gen()
{
 8002718:	b5b0      	push	{r4, r5, r7, lr}
 800271a:	af00      	add	r7, sp, #0
	static float rad = 0;
	static uint8_t V_Out = 0;
	switch (Mode)
 800271c:	4b58      	ldr	r3, [pc, #352]	; (8002880 <Function_Gen+0x168>)
 800271e:	781b      	ldrb	r3, [r3, #0]
 8002720:	2b03      	cmp	r3, #3
 8002722:	f200 80a6 	bhi.w	8002872 <Function_Gen+0x15a>
 8002726:	a201      	add	r2, pc, #4	; (adr r2, 800272c <Function_Gen+0x14>)
 8002728:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800272c:	0800273d 	.word	0x0800273d
 8002730:	08002745 	.word	0x08002745
 8002734:	080027b3 	.word	0x080027b3
 8002738:	08002827 	.word	0x08002827
	{
	case None:
		dataOut = 0;
 800273c:	4b51      	ldr	r3, [pc, #324]	; (8002884 <Function_Gen+0x16c>)
 800273e:	2200      	movs	r2, #0
 8002740:	801a      	strh	r2, [r3, #0]
		break;
 8002742:	e096      	b.n	8002872 <Function_Gen+0x15a>
	case Sawtooth:
		dataOut += Slope;
 8002744:	4b50      	ldr	r3, [pc, #320]	; (8002888 <Function_Gen+0x170>)
 8002746:	f993 3000 	ldrsb.w	r3, [r3]
 800274a:	b29a      	uxth	r2, r3
 800274c:	4b4d      	ldr	r3, [pc, #308]	; (8002884 <Function_Gen+0x16c>)
 800274e:	881b      	ldrh	r3, [r3, #0]
 8002750:	4413      	add	r3, r2
 8002752:	b29a      	uxth	r2, r3
 8002754:	4b4b      	ldr	r3, [pc, #300]	; (8002884 <Function_Gen+0x16c>)
 8002756:	801a      	strh	r2, [r3, #0]
		dataOut %= (V_Max/33)*4096;
 8002758:	4b4a      	ldr	r3, [pc, #296]	; (8002884 <Function_Gen+0x16c>)
 800275a:	881b      	ldrh	r3, [r3, #0]
 800275c:	461a      	mov	r2, r3
 800275e:	4b4b      	ldr	r3, [pc, #300]	; (800288c <Function_Gen+0x174>)
 8002760:	781b      	ldrb	r3, [r3, #0]
 8002762:	494b      	ldr	r1, [pc, #300]	; (8002890 <Function_Gen+0x178>)
 8002764:	fba1 1303 	umull	r1, r3, r1, r3
 8002768:	08db      	lsrs	r3, r3, #3
 800276a:	b2db      	uxtb	r3, r3
 800276c:	031b      	lsls	r3, r3, #12
 800276e:	fb92 f1f3 	sdiv	r1, r2, r3
 8002772:	fb03 f301 	mul.w	r3, r3, r1
 8002776:	1ad3      	subs	r3, r2, r3
 8002778:	b29a      	uxth	r2, r3
 800277a:	4b42      	ldr	r3, [pc, #264]	; (8002884 <Function_Gen+0x16c>)
 800277c:	801a      	strh	r2, [r3, #0]
		if (dataOut < (V_Min/33)*4096)
 800277e:	4b41      	ldr	r3, [pc, #260]	; (8002884 <Function_Gen+0x16c>)
 8002780:	881b      	ldrh	r3, [r3, #0]
 8002782:	4619      	mov	r1, r3
 8002784:	4b43      	ldr	r3, [pc, #268]	; (8002894 <Function_Gen+0x17c>)
 8002786:	781b      	ldrb	r3, [r3, #0]
 8002788:	4a41      	ldr	r2, [pc, #260]	; (8002890 <Function_Gen+0x178>)
 800278a:	fba2 2303 	umull	r2, r3, r2, r3
 800278e:	08db      	lsrs	r3, r3, #3
 8002790:	b2db      	uxtb	r3, r3
 8002792:	031b      	lsls	r3, r3, #12
 8002794:	4299      	cmp	r1, r3
 8002796:	da69      	bge.n	800286c <Function_Gen+0x154>
		{
			dataOut = (V_Min/33)*4096;
 8002798:	4b3e      	ldr	r3, [pc, #248]	; (8002894 <Function_Gen+0x17c>)
 800279a:	781b      	ldrb	r3, [r3, #0]
 800279c:	4a3c      	ldr	r2, [pc, #240]	; (8002890 <Function_Gen+0x178>)
 800279e:	fba2 2303 	umull	r2, r3, r2, r3
 80027a2:	08db      	lsrs	r3, r3, #3
 80027a4:	b2db      	uxtb	r3, r3
 80027a6:	b29b      	uxth	r3, r3
 80027a8:	031b      	lsls	r3, r3, #12
 80027aa:	b29a      	uxth	r2, r3
 80027ac:	4b35      	ldr	r3, [pc, #212]	; (8002884 <Function_Gen+0x16c>)
 80027ae:	801a      	strh	r2, [r3, #0]
		}
		break;
 80027b0:	e05c      	b.n	800286c <Function_Gen+0x154>
	case Sine:
		dataOut = (V_Max-V_Min)*(sin(rad));
 80027b2:	4b36      	ldr	r3, [pc, #216]	; (800288c <Function_Gen+0x174>)
 80027b4:	781b      	ldrb	r3, [r3, #0]
 80027b6:	461a      	mov	r2, r3
 80027b8:	4b36      	ldr	r3, [pc, #216]	; (8002894 <Function_Gen+0x17c>)
 80027ba:	781b      	ldrb	r3, [r3, #0]
 80027bc:	1ad3      	subs	r3, r2, r3
 80027be:	4618      	mov	r0, r3
 80027c0:	f7fd ffe2 	bl	8000788 <__aeabi_i2d>
 80027c4:	4604      	mov	r4, r0
 80027c6:	460d      	mov	r5, r1
 80027c8:	4b33      	ldr	r3, [pc, #204]	; (8002898 <Function_Gen+0x180>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	4618      	mov	r0, r3
 80027ce:	f7fd ffed 	bl	80007ac <__aeabi_f2d>
 80027d2:	4602      	mov	r2, r0
 80027d4:	460b      	mov	r3, r1
 80027d6:	ec43 2b10 	vmov	d0, r2, r3
 80027da:	f004 ff49 	bl	8007670 <sin>
 80027de:	ec53 2b10 	vmov	r2, r3, d0
 80027e2:	4620      	mov	r0, r4
 80027e4:	4629      	mov	r1, r5
 80027e6:	f7fd fd53 	bl	8000290 <__aeabi_dmul>
 80027ea:	4602      	mov	r2, r0
 80027ec:	460b      	mov	r3, r1
 80027ee:	4610      	mov	r0, r2
 80027f0:	4619      	mov	r1, r3
 80027f2:	f7fe f8e3 	bl	80009bc <__aeabi_d2uiz>
 80027f6:	4603      	mov	r3, r0
 80027f8:	b29a      	uxth	r2, r3
 80027fa:	4b22      	ldr	r3, [pc, #136]	; (8002884 <Function_Gen+0x16c>)
 80027fc:	801a      	strh	r2, [r3, #0]
		rad+=0.1;
 80027fe:	4b26      	ldr	r3, [pc, #152]	; (8002898 <Function_Gen+0x180>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	4618      	mov	r0, r3
 8002804:	f7fd ffd2 	bl	80007ac <__aeabi_f2d>
 8002808:	a31b      	add	r3, pc, #108	; (adr r3, 8002878 <Function_Gen+0x160>)
 800280a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800280e:	f7fd fe6f 	bl	80004f0 <__adddf3>
 8002812:	4602      	mov	r2, r0
 8002814:	460b      	mov	r3, r1
 8002816:	4610      	mov	r0, r2
 8002818:	4619      	mov	r1, r3
 800281a:	f7fe f8ef 	bl	80009fc <__aeabi_d2f>
 800281e:	4603      	mov	r3, r0
 8002820:	4a1d      	ldr	r2, [pc, #116]	; (8002898 <Function_Gen+0x180>)
 8002822:	6013      	str	r3, [r2, #0]
		break;
 8002824:	e025      	b.n	8002872 <Function_Gen+0x15a>
	case Square:
		V_Out += 1;
 8002826:	4b1d      	ldr	r3, [pc, #116]	; (800289c <Function_Gen+0x184>)
 8002828:	781b      	ldrb	r3, [r3, #0]
 800282a:	3301      	adds	r3, #1
 800282c:	b2da      	uxtb	r2, r3
 800282e:	4b1b      	ldr	r3, [pc, #108]	; (800289c <Function_Gen+0x184>)
 8002830:	701a      	strb	r2, [r3, #0]
		if (V_Out >= Duty_Cycle)
 8002832:	4b1a      	ldr	r3, [pc, #104]	; (800289c <Function_Gen+0x184>)
 8002834:	781a      	ldrb	r2, [r3, #0]
 8002836:	4b1a      	ldr	r3, [pc, #104]	; (80028a0 <Function_Gen+0x188>)
 8002838:	781b      	ldrb	r3, [r3, #0]
 800283a:	429a      	cmp	r2, r3
 800283c:	d304      	bcc.n	8002848 <Function_Gen+0x130>
		{
			V_Out = V_Max;
 800283e:	4b13      	ldr	r3, [pc, #76]	; (800288c <Function_Gen+0x174>)
 8002840:	781a      	ldrb	r2, [r3, #0]
 8002842:	4b16      	ldr	r3, [pc, #88]	; (800289c <Function_Gen+0x184>)
 8002844:	701a      	strb	r2, [r3, #0]
 8002846:	e009      	b.n	800285c <Function_Gen+0x144>
		}
		else if (V_Out < Duty_Cycle)
 8002848:	4b14      	ldr	r3, [pc, #80]	; (800289c <Function_Gen+0x184>)
 800284a:	781a      	ldrb	r2, [r3, #0]
 800284c:	4b14      	ldr	r3, [pc, #80]	; (80028a0 <Function_Gen+0x188>)
 800284e:	781b      	ldrb	r3, [r3, #0]
 8002850:	429a      	cmp	r2, r3
 8002852:	d203      	bcs.n	800285c <Function_Gen+0x144>
		{
			V_Out = V_Min;
 8002854:	4b0f      	ldr	r3, [pc, #60]	; (8002894 <Function_Gen+0x17c>)
 8002856:	781a      	ldrb	r2, [r3, #0]
 8002858:	4b10      	ldr	r3, [pc, #64]	; (800289c <Function_Gen+0x184>)
 800285a:	701a      	strb	r2, [r3, #0]
		}

		if (V_Out >= 100)
 800285c:	4b0f      	ldr	r3, [pc, #60]	; (800289c <Function_Gen+0x184>)
 800285e:	781b      	ldrb	r3, [r3, #0]
 8002860:	2b63      	cmp	r3, #99	; 0x63
 8002862:	d905      	bls.n	8002870 <Function_Gen+0x158>
		{
			V_Out = 0;
 8002864:	4b0d      	ldr	r3, [pc, #52]	; (800289c <Function_Gen+0x184>)
 8002866:	2200      	movs	r2, #0
 8002868:	701a      	strb	r2, [r3, #0]
		}
		break;
 800286a:	e001      	b.n	8002870 <Function_Gen+0x158>
		break;
 800286c:	bf00      	nop
 800286e:	e000      	b.n	8002872 <Function_Gen+0x15a>
		break;
 8002870:	bf00      	nop
	}
}
 8002872:	bf00      	nop
 8002874:	bdb0      	pop	{r4, r5, r7, pc}
 8002876:	bf00      	nop
 8002878:	9999999a 	.word	0x9999999a
 800287c:	3fb99999 	.word	0x3fb99999
 8002880:	2000012e 	.word	0x2000012e
 8002884:	20000130 	.word	0x20000130
 8002888:	20000006 	.word	0x20000006
 800288c:	20000005 	.word	0x20000005
 8002890:	3e0f83e1 	.word	0x3e0f83e1
 8002894:	2000012c 	.word	0x2000012c
 8002898:	20000144 	.word	0x20000144
 800289c:	20000148 	.word	0x20000148
 80028a0:	20000007 	.word	0x20000007

080028a4 <MCP4922SetOutput>:

void MCP4922SetOutput(uint8_t Config, uint16_t DACOutput)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b084      	sub	sp, #16
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	4603      	mov	r3, r0
 80028ac:	460a      	mov	r2, r1
 80028ae:	71fb      	strb	r3, [r7, #7]
 80028b0:	4613      	mov	r3, r2
 80028b2:	80bb      	strh	r3, [r7, #4]
	uint32_t OutputPacket = (DACOutput & 0x0fff) | ((Config & 0xf) << 12);
 80028b4:	88bb      	ldrh	r3, [r7, #4]
 80028b6:	f3c3 020b 	ubfx	r2, r3, #0, #12
 80028ba:	79fb      	ldrb	r3, [r7, #7]
 80028bc:	031b      	lsls	r3, r3, #12
 80028be:	b29b      	uxth	r3, r3
 80028c0:	4313      	orrs	r3, r2
 80028c2:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_WritePin(SPI_SS_GPIO_Port, SPI_SS_Pin, GPIO_PIN_RESET);
 80028c4:	2200      	movs	r2, #0
 80028c6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80028ca:	4807      	ldr	r0, [pc, #28]	; (80028e8 <MCP4922SetOutput+0x44>)
 80028cc:	f001 ff30 	bl	8004730 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi3, &OutputPacket, 1);
 80028d0:	f107 030c 	add.w	r3, r7, #12
 80028d4:	2201      	movs	r2, #1
 80028d6:	4619      	mov	r1, r3
 80028d8:	4804      	ldr	r0, [pc, #16]	; (80028ec <MCP4922SetOutput+0x48>)
 80028da:	f002 fc41 	bl	8005160 <HAL_SPI_Transmit_IT>
}
 80028de:	bf00      	nop
 80028e0:	3710      	adds	r7, #16
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bd80      	pop	{r7, pc}
 80028e6:	bf00      	nop
 80028e8:	40020400 	.word	0x40020400
 80028ec:	200001a0 	.word	0x200001a0

080028f0 <HAL_SPI_TxCpltCallback>:

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b082      	sub	sp, #8
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
	if (hspi == &hspi3)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	4a06      	ldr	r2, [pc, #24]	; (8002914 <HAL_SPI_TxCpltCallback+0x24>)
 80028fc:	4293      	cmp	r3, r2
 80028fe:	d105      	bne.n	800290c <HAL_SPI_TxCpltCallback+0x1c>
	{
		HAL_GPIO_WritePin(SPI_SS_GPIO_Port, SPI_SS_Pin, GPIO_PIN_SET);
 8002900:	2201      	movs	r2, #1
 8002902:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002906:	4804      	ldr	r0, [pc, #16]	; (8002918 <HAL_SPI_TxCpltCallback+0x28>)
 8002908:	f001 ff12 	bl	8004730 <HAL_GPIO_WritePin>
	}
}
 800290c:	bf00      	nop
 800290e:	3708      	adds	r7, #8
 8002910:	46bd      	mov	sp, r7
 8002912:	bd80      	pop	{r7, pc}
 8002914:	200001a0 	.word	0x200001a0
 8002918:	40020400 	.word	0x40020400

0800291c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800291c:	b4b0      	push	{r4, r5, r7}
 800291e:	b083      	sub	sp, #12
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
	if (htim == &htim11)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	4a0a      	ldr	r2, [pc, #40]	; (8002950 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8002928:	4293      	cmp	r3, r2
 800292a:	d10c      	bne.n	8002946 <HAL_TIM_PeriodElapsedCallback+0x2a>
	{
		_micro += 65535;
 800292c:	4b09      	ldr	r3, [pc, #36]	; (8002954 <HAL_TIM_PeriodElapsedCallback+0x38>)
 800292e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002932:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002936:	f04f 0100 	mov.w	r1, #0
 800293a:	1814      	adds	r4, r2, r0
 800293c:	eb43 0501 	adc.w	r5, r3, r1
 8002940:	4b04      	ldr	r3, [pc, #16]	; (8002954 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8002942:	e9c3 4500 	strd	r4, r5, [r3]
	}
}
 8002946:	bf00      	nop
 8002948:	370c      	adds	r7, #12
 800294a:	46bd      	mov	sp, r7
 800294c:	bcb0      	pop	{r4, r5, r7}
 800294e:	4770      	bx	lr
 8002950:	20000240 	.word	0x20000240
 8002954:	200000a0 	.word	0x200000a0

08002958 <micros>:

uint64_t micros()
{
 8002958:	b4b0      	push	{r4, r5, r7}
 800295a:	af00      	add	r7, sp, #0
	return htim11.Instance->CNT + _micro;
 800295c:	4b09      	ldr	r3, [pc, #36]	; (8002984 <micros+0x2c>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002962:	4618      	mov	r0, r3
 8002964:	f04f 0100 	mov.w	r1, #0
 8002968:	4b07      	ldr	r3, [pc, #28]	; (8002988 <micros+0x30>)
 800296a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800296e:	1884      	adds	r4, r0, r2
 8002970:	eb41 0503 	adc.w	r5, r1, r3
 8002974:	4622      	mov	r2, r4
 8002976:	462b      	mov	r3, r5
}
 8002978:	4610      	mov	r0, r2
 800297a:	4619      	mov	r1, r3
 800297c:	46bd      	mov	sp, r7
 800297e:	bcb0      	pop	{r4, r5, r7}
 8002980:	4770      	bx	lr
 8002982:	bf00      	nop
 8002984:	20000240 	.word	0x20000240
 8002988:	200000a0 	.word	0x200000a0

0800298c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800298c:	b480      	push	{r7}
 800298e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002990:	b672      	cpsid	i
}
 8002992:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8002994:	e7fe      	b.n	8002994 <Error_Handler+0x8>
	...

08002998 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b082      	sub	sp, #8
 800299c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800299e:	2300      	movs	r3, #0
 80029a0:	607b      	str	r3, [r7, #4]
 80029a2:	4b10      	ldr	r3, [pc, #64]	; (80029e4 <HAL_MspInit+0x4c>)
 80029a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029a6:	4a0f      	ldr	r2, [pc, #60]	; (80029e4 <HAL_MspInit+0x4c>)
 80029a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80029ac:	6453      	str	r3, [r2, #68]	; 0x44
 80029ae:	4b0d      	ldr	r3, [pc, #52]	; (80029e4 <HAL_MspInit+0x4c>)
 80029b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029b6:	607b      	str	r3, [r7, #4]
 80029b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80029ba:	2300      	movs	r3, #0
 80029bc:	603b      	str	r3, [r7, #0]
 80029be:	4b09      	ldr	r3, [pc, #36]	; (80029e4 <HAL_MspInit+0x4c>)
 80029c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029c2:	4a08      	ldr	r2, [pc, #32]	; (80029e4 <HAL_MspInit+0x4c>)
 80029c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029c8:	6413      	str	r3, [r2, #64]	; 0x40
 80029ca:	4b06      	ldr	r3, [pc, #24]	; (80029e4 <HAL_MspInit+0x4c>)
 80029cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029d2:	603b      	str	r3, [r7, #0]
 80029d4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80029d6:	2007      	movs	r0, #7
 80029d8:	f001 f8ca 	bl	8003b70 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80029dc:	bf00      	nop
 80029de:	3708      	adds	r7, #8
 80029e0:	46bd      	mov	sp, r7
 80029e2:	bd80      	pop	{r7, pc}
 80029e4:	40023800 	.word	0x40023800

080029e8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b08a      	sub	sp, #40	; 0x28
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029f0:	f107 0314 	add.w	r3, r7, #20
 80029f4:	2200      	movs	r2, #0
 80029f6:	601a      	str	r2, [r3, #0]
 80029f8:	605a      	str	r2, [r3, #4]
 80029fa:	609a      	str	r2, [r3, #8]
 80029fc:	60da      	str	r2, [r3, #12]
 80029fe:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	4a33      	ldr	r2, [pc, #204]	; (8002ad4 <HAL_ADC_MspInit+0xec>)
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d15f      	bne.n	8002aca <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	613b      	str	r3, [r7, #16]
 8002a0e:	4b32      	ldr	r3, [pc, #200]	; (8002ad8 <HAL_ADC_MspInit+0xf0>)
 8002a10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a12:	4a31      	ldr	r2, [pc, #196]	; (8002ad8 <HAL_ADC_MspInit+0xf0>)
 8002a14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a18:	6453      	str	r3, [r2, #68]	; 0x44
 8002a1a:	4b2f      	ldr	r3, [pc, #188]	; (8002ad8 <HAL_ADC_MspInit+0xf0>)
 8002a1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a22:	613b      	str	r3, [r7, #16]
 8002a24:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a26:	2300      	movs	r3, #0
 8002a28:	60fb      	str	r3, [r7, #12]
 8002a2a:	4b2b      	ldr	r3, [pc, #172]	; (8002ad8 <HAL_ADC_MspInit+0xf0>)
 8002a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a2e:	4a2a      	ldr	r2, [pc, #168]	; (8002ad8 <HAL_ADC_MspInit+0xf0>)
 8002a30:	f043 0301 	orr.w	r3, r3, #1
 8002a34:	6313      	str	r3, [r2, #48]	; 0x30
 8002a36:	4b28      	ldr	r3, [pc, #160]	; (8002ad8 <HAL_ADC_MspInit+0xf0>)
 8002a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a3a:	f003 0301 	and.w	r3, r3, #1
 8002a3e:	60fb      	str	r3, [r7, #12]
 8002a40:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002a42:	2301      	movs	r3, #1
 8002a44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002a46:	2303      	movs	r3, #3
 8002a48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a4e:	f107 0314 	add.w	r3, r7, #20
 8002a52:	4619      	mov	r1, r3
 8002a54:	4821      	ldr	r0, [pc, #132]	; (8002adc <HAL_ADC_MspInit+0xf4>)
 8002a56:	f001 fccf 	bl	80043f8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8002a5a:	4b21      	ldr	r3, [pc, #132]	; (8002ae0 <HAL_ADC_MspInit+0xf8>)
 8002a5c:	4a21      	ldr	r2, [pc, #132]	; (8002ae4 <HAL_ADC_MspInit+0xfc>)
 8002a5e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002a60:	4b1f      	ldr	r3, [pc, #124]	; (8002ae0 <HAL_ADC_MspInit+0xf8>)
 8002a62:	2200      	movs	r2, #0
 8002a64:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002a66:	4b1e      	ldr	r3, [pc, #120]	; (8002ae0 <HAL_ADC_MspInit+0xf8>)
 8002a68:	2200      	movs	r2, #0
 8002a6a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a6c:	4b1c      	ldr	r3, [pc, #112]	; (8002ae0 <HAL_ADC_MspInit+0xf8>)
 8002a6e:	2200      	movs	r2, #0
 8002a70:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002a72:	4b1b      	ldr	r3, [pc, #108]	; (8002ae0 <HAL_ADC_MspInit+0xf8>)
 8002a74:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002a78:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002a7a:	4b19      	ldr	r3, [pc, #100]	; (8002ae0 <HAL_ADC_MspInit+0xf8>)
 8002a7c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002a80:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002a82:	4b17      	ldr	r3, [pc, #92]	; (8002ae0 <HAL_ADC_MspInit+0xf8>)
 8002a84:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002a88:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002a8a:	4b15      	ldr	r3, [pc, #84]	; (8002ae0 <HAL_ADC_MspInit+0xf8>)
 8002a8c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002a90:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002a92:	4b13      	ldr	r3, [pc, #76]	; (8002ae0 <HAL_ADC_MspInit+0xf8>)
 8002a94:	2200      	movs	r2, #0
 8002a96:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002a98:	4b11      	ldr	r3, [pc, #68]	; (8002ae0 <HAL_ADC_MspInit+0xf8>)
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002a9e:	4810      	ldr	r0, [pc, #64]	; (8002ae0 <HAL_ADC_MspInit+0xf8>)
 8002aa0:	f001 f8a8 	bl	8003bf4 <HAL_DMA_Init>
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d001      	beq.n	8002aae <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8002aaa:	f7ff ff6f 	bl	800298c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	4a0b      	ldr	r2, [pc, #44]	; (8002ae0 <HAL_ADC_MspInit+0xf8>)
 8002ab2:	639a      	str	r2, [r3, #56]	; 0x38
 8002ab4:	4a0a      	ldr	r2, [pc, #40]	; (8002ae0 <HAL_ADC_MspInit+0xf8>)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8002aba:	2200      	movs	r2, #0
 8002abc:	2100      	movs	r1, #0
 8002abe:	2012      	movs	r0, #18
 8002ac0:	f001 f861 	bl	8003b86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8002ac4:	2012      	movs	r0, #18
 8002ac6:	f001 f87a 	bl	8003bbe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002aca:	bf00      	nop
 8002acc:	3728      	adds	r7, #40	; 0x28
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}
 8002ad2:	bf00      	nop
 8002ad4:	40012000 	.word	0x40012000
 8002ad8:	40023800 	.word	0x40023800
 8002adc:	40020000 	.word	0x40020000
 8002ae0:	20000288 	.word	0x20000288
 8002ae4:	40026410 	.word	0x40026410

08002ae8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b08a      	sub	sp, #40	; 0x28
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002af0:	f107 0314 	add.w	r3, r7, #20
 8002af4:	2200      	movs	r2, #0
 8002af6:	601a      	str	r2, [r3, #0]
 8002af8:	605a      	str	r2, [r3, #4]
 8002afa:	609a      	str	r2, [r3, #8]
 8002afc:	60da      	str	r2, [r3, #12]
 8002afe:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4a1d      	ldr	r2, [pc, #116]	; (8002b7c <HAL_SPI_MspInit+0x94>)
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d133      	bne.n	8002b72 <HAL_SPI_MspInit+0x8a>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	613b      	str	r3, [r7, #16]
 8002b0e:	4b1c      	ldr	r3, [pc, #112]	; (8002b80 <HAL_SPI_MspInit+0x98>)
 8002b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b12:	4a1b      	ldr	r2, [pc, #108]	; (8002b80 <HAL_SPI_MspInit+0x98>)
 8002b14:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002b18:	6413      	str	r3, [r2, #64]	; 0x40
 8002b1a:	4b19      	ldr	r3, [pc, #100]	; (8002b80 <HAL_SPI_MspInit+0x98>)
 8002b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b1e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002b22:	613b      	str	r3, [r7, #16]
 8002b24:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b26:	2300      	movs	r3, #0
 8002b28:	60fb      	str	r3, [r7, #12]
 8002b2a:	4b15      	ldr	r3, [pc, #84]	; (8002b80 <HAL_SPI_MspInit+0x98>)
 8002b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b2e:	4a14      	ldr	r2, [pc, #80]	; (8002b80 <HAL_SPI_MspInit+0x98>)
 8002b30:	f043 0302 	orr.w	r3, r3, #2
 8002b34:	6313      	str	r3, [r2, #48]	; 0x30
 8002b36:	4b12      	ldr	r3, [pc, #72]	; (8002b80 <HAL_SPI_MspInit+0x98>)
 8002b38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b3a:	f003 0302 	and.w	r3, r3, #2
 8002b3e:	60fb      	str	r3, [r7, #12]
 8002b40:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PB3     ------> SPI3_SCK
    PB4     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8002b42:	2338      	movs	r3, #56	; 0x38
 8002b44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b46:	2302      	movs	r3, #2
 8002b48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b4e:	2303      	movs	r3, #3
 8002b50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002b52:	2306      	movs	r3, #6
 8002b54:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b56:	f107 0314 	add.w	r3, r7, #20
 8002b5a:	4619      	mov	r1, r3
 8002b5c:	4809      	ldr	r0, [pc, #36]	; (8002b84 <HAL_SPI_MspInit+0x9c>)
 8002b5e:	f001 fc4b 	bl	80043f8 <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 8002b62:	2200      	movs	r2, #0
 8002b64:	2100      	movs	r1, #0
 8002b66:	2033      	movs	r0, #51	; 0x33
 8002b68:	f001 f80d 	bl	8003b86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8002b6c:	2033      	movs	r0, #51	; 0x33
 8002b6e:	f001 f826 	bl	8003bbe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8002b72:	bf00      	nop
 8002b74:	3728      	adds	r7, #40	; 0x28
 8002b76:	46bd      	mov	sp, r7
 8002b78:	bd80      	pop	{r7, pc}
 8002b7a:	bf00      	nop
 8002b7c:	40003c00 	.word	0x40003c00
 8002b80:	40023800 	.word	0x40023800
 8002b84:	40020400 	.word	0x40020400

08002b88 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b084      	sub	sp, #16
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4a18      	ldr	r2, [pc, #96]	; (8002bf8 <HAL_TIM_Base_MspInit+0x70>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d10e      	bne.n	8002bb8 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	60fb      	str	r3, [r7, #12]
 8002b9e:	4b17      	ldr	r3, [pc, #92]	; (8002bfc <HAL_TIM_Base_MspInit+0x74>)
 8002ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ba2:	4a16      	ldr	r2, [pc, #88]	; (8002bfc <HAL_TIM_Base_MspInit+0x74>)
 8002ba4:	f043 0302 	orr.w	r3, r3, #2
 8002ba8:	6413      	str	r3, [r2, #64]	; 0x40
 8002baa:	4b14      	ldr	r3, [pc, #80]	; (8002bfc <HAL_TIM_Base_MspInit+0x74>)
 8002bac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bae:	f003 0302 	and.w	r3, r3, #2
 8002bb2:	60fb      	str	r3, [r7, #12]
 8002bb4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 8002bb6:	e01a      	b.n	8002bee <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM11)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4a10      	ldr	r2, [pc, #64]	; (8002c00 <HAL_TIM_Base_MspInit+0x78>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d115      	bne.n	8002bee <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	60bb      	str	r3, [r7, #8]
 8002bc6:	4b0d      	ldr	r3, [pc, #52]	; (8002bfc <HAL_TIM_Base_MspInit+0x74>)
 8002bc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bca:	4a0c      	ldr	r2, [pc, #48]	; (8002bfc <HAL_TIM_Base_MspInit+0x74>)
 8002bcc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002bd0:	6453      	str	r3, [r2, #68]	; 0x44
 8002bd2:	4b0a      	ldr	r3, [pc, #40]	; (8002bfc <HAL_TIM_Base_MspInit+0x74>)
 8002bd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bd6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002bda:	60bb      	str	r3, [r7, #8]
 8002bdc:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8002bde:	2200      	movs	r2, #0
 8002be0:	2100      	movs	r1, #0
 8002be2:	201a      	movs	r0, #26
 8002be4:	f000 ffcf 	bl	8003b86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8002be8:	201a      	movs	r0, #26
 8002bea:	f000 ffe8 	bl	8003bbe <HAL_NVIC_EnableIRQ>
}
 8002bee:	bf00      	nop
 8002bf0:	3710      	adds	r7, #16
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	bd80      	pop	{r7, pc}
 8002bf6:	bf00      	nop
 8002bf8:	40000400 	.word	0x40000400
 8002bfc:	40023800 	.word	0x40023800
 8002c00:	40014800 	.word	0x40014800

08002c04 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b08a      	sub	sp, #40	; 0x28
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c0c:	f107 0314 	add.w	r3, r7, #20
 8002c10:	2200      	movs	r2, #0
 8002c12:	601a      	str	r2, [r3, #0]
 8002c14:	605a      	str	r2, [r3, #4]
 8002c16:	609a      	str	r2, [r3, #8]
 8002c18:	60da      	str	r2, [r3, #12]
 8002c1a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	4a1d      	ldr	r2, [pc, #116]	; (8002c98 <HAL_UART_MspInit+0x94>)
 8002c22:	4293      	cmp	r3, r2
 8002c24:	d133      	bne.n	8002c8e <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002c26:	2300      	movs	r3, #0
 8002c28:	613b      	str	r3, [r7, #16]
 8002c2a:	4b1c      	ldr	r3, [pc, #112]	; (8002c9c <HAL_UART_MspInit+0x98>)
 8002c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c2e:	4a1b      	ldr	r2, [pc, #108]	; (8002c9c <HAL_UART_MspInit+0x98>)
 8002c30:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c34:	6413      	str	r3, [r2, #64]	; 0x40
 8002c36:	4b19      	ldr	r3, [pc, #100]	; (8002c9c <HAL_UART_MspInit+0x98>)
 8002c38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c3e:	613b      	str	r3, [r7, #16]
 8002c40:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c42:	2300      	movs	r3, #0
 8002c44:	60fb      	str	r3, [r7, #12]
 8002c46:	4b15      	ldr	r3, [pc, #84]	; (8002c9c <HAL_UART_MspInit+0x98>)
 8002c48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c4a:	4a14      	ldr	r2, [pc, #80]	; (8002c9c <HAL_UART_MspInit+0x98>)
 8002c4c:	f043 0301 	orr.w	r3, r3, #1
 8002c50:	6313      	str	r3, [r2, #48]	; 0x30
 8002c52:	4b12      	ldr	r3, [pc, #72]	; (8002c9c <HAL_UART_MspInit+0x98>)
 8002c54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c56:	f003 0301 	and.w	r3, r3, #1
 8002c5a:	60fb      	str	r3, [r7, #12]
 8002c5c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002c5e:	230c      	movs	r3, #12
 8002c60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c62:	2302      	movs	r3, #2
 8002c64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c66:	2300      	movs	r3, #0
 8002c68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c6a:	2303      	movs	r3, #3
 8002c6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002c6e:	2307      	movs	r3, #7
 8002c70:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c72:	f107 0314 	add.w	r3, r7, #20
 8002c76:	4619      	mov	r1, r3
 8002c78:	4809      	ldr	r0, [pc, #36]	; (8002ca0 <HAL_UART_MspInit+0x9c>)
 8002c7a:	f001 fbbd 	bl	80043f8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002c7e:	2200      	movs	r2, #0
 8002c80:	2100      	movs	r1, #0
 8002c82:	2026      	movs	r0, #38	; 0x26
 8002c84:	f000 ff7f 	bl	8003b86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002c88:	2026      	movs	r0, #38	; 0x26
 8002c8a:	f000 ff98 	bl	8003bbe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002c8e:	bf00      	nop
 8002c90:	3728      	adds	r7, #40	; 0x28
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bd80      	pop	{r7, pc}
 8002c96:	bf00      	nop
 8002c98:	40004400 	.word	0x40004400
 8002c9c:	40023800 	.word	0x40023800
 8002ca0:	40020000 	.word	0x40020000

08002ca4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002ca8:	e7fe      	b.n	8002ca8 <NMI_Handler+0x4>

08002caa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002caa:	b480      	push	{r7}
 8002cac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002cae:	e7fe      	b.n	8002cae <HardFault_Handler+0x4>

08002cb0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002cb0:	b480      	push	{r7}
 8002cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002cb4:	e7fe      	b.n	8002cb4 <MemManage_Handler+0x4>

08002cb6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002cb6:	b480      	push	{r7}
 8002cb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002cba:	e7fe      	b.n	8002cba <BusFault_Handler+0x4>

08002cbc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002cc0:	e7fe      	b.n	8002cc0 <UsageFault_Handler+0x4>

08002cc2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002cc2:	b480      	push	{r7}
 8002cc4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002cc6:	bf00      	nop
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cce:	4770      	bx	lr

08002cd0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002cd4:	bf00      	nop
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cdc:	4770      	bx	lr

08002cde <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002cde:	b480      	push	{r7}
 8002ce0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002ce2:	bf00      	nop
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cea:	4770      	bx	lr

08002cec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002cf0:	f000 f8f8 	bl	8002ee4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002cf4:	bf00      	nop
 8002cf6:	bd80      	pop	{r7, pc}

08002cf8 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002cfc:	4802      	ldr	r0, [pc, #8]	; (8002d08 <ADC_IRQHandler+0x10>)
 8002cfe:	f000 f954 	bl	8002faa <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002d02:	bf00      	nop
 8002d04:	bd80      	pop	{r7, pc}
 8002d06:	bf00      	nop
 8002d08:	200001f8 	.word	0x200001f8

08002d0c <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8002d10:	4802      	ldr	r0, [pc, #8]	; (8002d1c <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8002d12:	f002 fe4b 	bl	80059ac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8002d16:	bf00      	nop
 8002d18:	bd80      	pop	{r7, pc}
 8002d1a:	bf00      	nop
 8002d1c:	20000240 	.word	0x20000240

08002d20 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002d24:	4802      	ldr	r0, [pc, #8]	; (8002d30 <USART2_IRQHandler+0x10>)
 8002d26:	f003 fae1 	bl	80062ec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002d2a:	bf00      	nop
 8002d2c:	bd80      	pop	{r7, pc}
 8002d2e:	bf00      	nop
 8002d30:	200002e8 	.word	0x200002e8

08002d34 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8002d38:	4802      	ldr	r0, [pc, #8]	; (8002d44 <SPI3_IRQHandler+0x10>)
 8002d3a:	f002 fa9b 	bl	8005274 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8002d3e:	bf00      	nop
 8002d40:	bd80      	pop	{r7, pc}
 8002d42:	bf00      	nop
 8002d44:	200001a0 	.word	0x200001a0

08002d48 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002d4c:	4802      	ldr	r0, [pc, #8]	; (8002d58 <DMA2_Stream0_IRQHandler+0x10>)
 8002d4e:	f001 f8e9 	bl	8003f24 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002d52:	bf00      	nop
 8002d54:	bd80      	pop	{r7, pc}
 8002d56:	bf00      	nop
 8002d58:	20000288 	.word	0x20000288

08002d5c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b086      	sub	sp, #24
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002d64:	4a14      	ldr	r2, [pc, #80]	; (8002db8 <_sbrk+0x5c>)
 8002d66:	4b15      	ldr	r3, [pc, #84]	; (8002dbc <_sbrk+0x60>)
 8002d68:	1ad3      	subs	r3, r2, r3
 8002d6a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002d6c:	697b      	ldr	r3, [r7, #20]
 8002d6e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002d70:	4b13      	ldr	r3, [pc, #76]	; (8002dc0 <_sbrk+0x64>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d102      	bne.n	8002d7e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002d78:	4b11      	ldr	r3, [pc, #68]	; (8002dc0 <_sbrk+0x64>)
 8002d7a:	4a12      	ldr	r2, [pc, #72]	; (8002dc4 <_sbrk+0x68>)
 8002d7c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002d7e:	4b10      	ldr	r3, [pc, #64]	; (8002dc0 <_sbrk+0x64>)
 8002d80:	681a      	ldr	r2, [r3, #0]
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	4413      	add	r3, r2
 8002d86:	693a      	ldr	r2, [r7, #16]
 8002d88:	429a      	cmp	r2, r3
 8002d8a:	d207      	bcs.n	8002d9c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002d8c:	f004 f810 	bl	8006db0 <__errno>
 8002d90:	4603      	mov	r3, r0
 8002d92:	220c      	movs	r2, #12
 8002d94:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002d96:	f04f 33ff 	mov.w	r3, #4294967295
 8002d9a:	e009      	b.n	8002db0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002d9c:	4b08      	ldr	r3, [pc, #32]	; (8002dc0 <_sbrk+0x64>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002da2:	4b07      	ldr	r3, [pc, #28]	; (8002dc0 <_sbrk+0x64>)
 8002da4:	681a      	ldr	r2, [r3, #0]
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	4413      	add	r3, r2
 8002daa:	4a05      	ldr	r2, [pc, #20]	; (8002dc0 <_sbrk+0x64>)
 8002dac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002dae:	68fb      	ldr	r3, [r7, #12]
}
 8002db0:	4618      	mov	r0, r3
 8002db2:	3718      	adds	r7, #24
 8002db4:	46bd      	mov	sp, r7
 8002db6:	bd80      	pop	{r7, pc}
 8002db8:	20020000 	.word	0x20020000
 8002dbc:	00000400 	.word	0x00000400
 8002dc0:	2000014c 	.word	0x2000014c
 8002dc4:	20000340 	.word	0x20000340

08002dc8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002dcc:	4b06      	ldr	r3, [pc, #24]	; (8002de8 <SystemInit+0x20>)
 8002dce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dd2:	4a05      	ldr	r2, [pc, #20]	; (8002de8 <SystemInit+0x20>)
 8002dd4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002dd8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002ddc:	bf00      	nop
 8002dde:	46bd      	mov	sp, r7
 8002de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de4:	4770      	bx	lr
 8002de6:	bf00      	nop
 8002de8:	e000ed00 	.word	0xe000ed00

08002dec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002dec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002e24 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002df0:	480d      	ldr	r0, [pc, #52]	; (8002e28 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002df2:	490e      	ldr	r1, [pc, #56]	; (8002e2c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002df4:	4a0e      	ldr	r2, [pc, #56]	; (8002e30 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002df6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002df8:	e002      	b.n	8002e00 <LoopCopyDataInit>

08002dfa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002dfa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002dfc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002dfe:	3304      	adds	r3, #4

08002e00 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002e00:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002e02:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e04:	d3f9      	bcc.n	8002dfa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e06:	4a0b      	ldr	r2, [pc, #44]	; (8002e34 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002e08:	4c0b      	ldr	r4, [pc, #44]	; (8002e38 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002e0a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e0c:	e001      	b.n	8002e12 <LoopFillZerobss>

08002e0e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e0e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e10:	3204      	adds	r2, #4

08002e12 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e12:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002e14:	d3fb      	bcc.n	8002e0e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002e16:	f7ff ffd7 	bl	8002dc8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002e1a:	f003 ffcf 	bl	8006dbc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002e1e:	f7fd ffb9 	bl	8000d94 <main>
  bx  lr    
 8002e22:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002e24:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002e28:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002e2c:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8002e30:	08008c08 	.word	0x08008c08
  ldr r2, =_sbss
 8002e34:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8002e38:	20000340 	.word	0x20000340

08002e3c <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002e3c:	e7fe      	b.n	8002e3c <DMA1_Stream0_IRQHandler>
	...

08002e40 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002e44:	4b0e      	ldr	r3, [pc, #56]	; (8002e80 <HAL_Init+0x40>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	4a0d      	ldr	r2, [pc, #52]	; (8002e80 <HAL_Init+0x40>)
 8002e4a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002e4e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002e50:	4b0b      	ldr	r3, [pc, #44]	; (8002e80 <HAL_Init+0x40>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	4a0a      	ldr	r2, [pc, #40]	; (8002e80 <HAL_Init+0x40>)
 8002e56:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002e5a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e5c:	4b08      	ldr	r3, [pc, #32]	; (8002e80 <HAL_Init+0x40>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4a07      	ldr	r2, [pc, #28]	; (8002e80 <HAL_Init+0x40>)
 8002e62:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e66:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e68:	2003      	movs	r0, #3
 8002e6a:	f000 fe81 	bl	8003b70 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e6e:	2000      	movs	r0, #0
 8002e70:	f000 f808 	bl	8002e84 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e74:	f7ff fd90 	bl	8002998 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e78:	2300      	movs	r3, #0
}
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	bd80      	pop	{r7, pc}
 8002e7e:	bf00      	nop
 8002e80:	40023c00 	.word	0x40023c00

08002e84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b082      	sub	sp, #8
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002e8c:	4b12      	ldr	r3, [pc, #72]	; (8002ed8 <HAL_InitTick+0x54>)
 8002e8e:	681a      	ldr	r2, [r3, #0]
 8002e90:	4b12      	ldr	r3, [pc, #72]	; (8002edc <HAL_InitTick+0x58>)
 8002e92:	781b      	ldrb	r3, [r3, #0]
 8002e94:	4619      	mov	r1, r3
 8002e96:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002e9a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002e9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	f000 fe99 	bl	8003bda <HAL_SYSTICK_Config>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d001      	beq.n	8002eb2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002eae:	2301      	movs	r3, #1
 8002eb0:	e00e      	b.n	8002ed0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2b0f      	cmp	r3, #15
 8002eb6:	d80a      	bhi.n	8002ece <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002eb8:	2200      	movs	r2, #0
 8002eba:	6879      	ldr	r1, [r7, #4]
 8002ebc:	f04f 30ff 	mov.w	r0, #4294967295
 8002ec0:	f000 fe61 	bl	8003b86 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ec4:	4a06      	ldr	r2, [pc, #24]	; (8002ee0 <HAL_InitTick+0x5c>)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002eca:	2300      	movs	r3, #0
 8002ecc:	e000      	b.n	8002ed0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002ece:	2301      	movs	r3, #1
}
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	3708      	adds	r7, #8
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bd80      	pop	{r7, pc}
 8002ed8:	2000000c 	.word	0x2000000c
 8002edc:	20000014 	.word	0x20000014
 8002ee0:	20000010 	.word	0x20000010

08002ee4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ee8:	4b06      	ldr	r3, [pc, #24]	; (8002f04 <HAL_IncTick+0x20>)
 8002eea:	781b      	ldrb	r3, [r3, #0]
 8002eec:	461a      	mov	r2, r3
 8002eee:	4b06      	ldr	r3, [pc, #24]	; (8002f08 <HAL_IncTick+0x24>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	4413      	add	r3, r2
 8002ef4:	4a04      	ldr	r2, [pc, #16]	; (8002f08 <HAL_IncTick+0x24>)
 8002ef6:	6013      	str	r3, [r2, #0]
}
 8002ef8:	bf00      	nop
 8002efa:	46bd      	mov	sp, r7
 8002efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f00:	4770      	bx	lr
 8002f02:	bf00      	nop
 8002f04:	20000014 	.word	0x20000014
 8002f08:	2000032c 	.word	0x2000032c

08002f0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	af00      	add	r7, sp, #0
  return uwTick;
 8002f10:	4b03      	ldr	r3, [pc, #12]	; (8002f20 <HAL_GetTick+0x14>)
 8002f12:	681b      	ldr	r3, [r3, #0]
}
 8002f14:	4618      	mov	r0, r3
 8002f16:	46bd      	mov	sp, r7
 8002f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1c:	4770      	bx	lr
 8002f1e:	bf00      	nop
 8002f20:	2000032c 	.word	0x2000032c

08002f24 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b084      	sub	sp, #16
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d101      	bne.n	8002f3a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002f36:	2301      	movs	r3, #1
 8002f38:	e033      	b.n	8002fa2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d109      	bne.n	8002f56 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002f42:	6878      	ldr	r0, [r7, #4]
 8002f44:	f7ff fd50 	bl	80029e8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2200      	movs	r2, #0
 8002f52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f5a:	f003 0310 	and.w	r3, r3, #16
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d118      	bne.n	8002f94 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f66:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002f6a:	f023 0302 	bic.w	r3, r3, #2
 8002f6e:	f043 0202 	orr.w	r2, r3, #2
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002f76:	6878      	ldr	r0, [r7, #4]
 8002f78:	f000 fba2 	bl	80036c0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2200      	movs	r2, #0
 8002f80:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f86:	f023 0303 	bic.w	r3, r3, #3
 8002f8a:	f043 0201 	orr.w	r2, r3, #1
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	641a      	str	r2, [r3, #64]	; 0x40
 8002f92:	e001      	b.n	8002f98 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002f94:	2301      	movs	r3, #1
 8002f96:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002fa0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	3710      	adds	r7, #16
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	bd80      	pop	{r7, pc}

08002faa <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002faa:	b580      	push	{r7, lr}
 8002fac:	b084      	sub	sp, #16
 8002fae:	af00      	add	r7, sp, #0
 8002fb0:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	60fb      	str	r3, [r7, #12]
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f003 0302 	and.w	r3, r3, #2
 8002fc4:	2b02      	cmp	r3, #2
 8002fc6:	bf0c      	ite	eq
 8002fc8:	2301      	moveq	r3, #1
 8002fca:	2300      	movne	r3, #0
 8002fcc:	b2db      	uxtb	r3, r3
 8002fce:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	685b      	ldr	r3, [r3, #4]
 8002fd6:	f003 0320 	and.w	r3, r3, #32
 8002fda:	2b20      	cmp	r3, #32
 8002fdc:	bf0c      	ite	eq
 8002fde:	2301      	moveq	r3, #1
 8002fe0:	2300      	movne	r3, #0
 8002fe2:	b2db      	uxtb	r3, r3
 8002fe4:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d049      	beq.n	8003080 <HAL_ADC_IRQHandler+0xd6>
 8002fec:	68bb      	ldr	r3, [r7, #8]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d046      	beq.n	8003080 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ff6:	f003 0310 	and.w	r3, r3, #16
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d105      	bne.n	800300a <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003002:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	689b      	ldr	r3, [r3, #8]
 8003010:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003014:	2b00      	cmp	r3, #0
 8003016:	d12b      	bne.n	8003070 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800301c:	2b00      	cmp	r3, #0
 800301e:	d127      	bne.n	8003070 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003026:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800302a:	2b00      	cmp	r3, #0
 800302c:	d006      	beq.n	800303c <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	689b      	ldr	r3, [r3, #8]
 8003034:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003038:	2b00      	cmp	r3, #0
 800303a:	d119      	bne.n	8003070 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	685a      	ldr	r2, [r3, #4]
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f022 0220 	bic.w	r2, r2, #32
 800304a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003050:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800305c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003060:	2b00      	cmp	r3, #0
 8003062:	d105      	bne.n	8003070 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003068:	f043 0201 	orr.w	r2, r3, #1
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003070:	6878      	ldr	r0, [r7, #4]
 8003072:	f000 f9cb 	bl	800340c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f06f 0212 	mvn.w	r2, #18
 800307e:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f003 0304 	and.w	r3, r3, #4
 800308a:	2b04      	cmp	r3, #4
 800308c:	bf0c      	ite	eq
 800308e:	2301      	moveq	r3, #1
 8003090:	2300      	movne	r3, #0
 8003092:	b2db      	uxtb	r3, r3
 8003094:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	685b      	ldr	r3, [r3, #4]
 800309c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030a0:	2b80      	cmp	r3, #128	; 0x80
 80030a2:	bf0c      	ite	eq
 80030a4:	2301      	moveq	r3, #1
 80030a6:	2300      	movne	r3, #0
 80030a8:	b2db      	uxtb	r3, r3
 80030aa:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d057      	beq.n	8003162 <HAL_ADC_IRQHandler+0x1b8>
 80030b2:	68bb      	ldr	r3, [r7, #8]
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d054      	beq.n	8003162 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030bc:	f003 0310 	and.w	r3, r3, #16
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d105      	bne.n	80030d0 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030c8:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	689b      	ldr	r3, [r3, #8]
 80030d6:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d139      	bne.n	8003152 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030e4:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d006      	beq.n	80030fa <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	689b      	ldr	r3, [r3, #8]
 80030f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d12b      	bne.n	8003152 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8003104:	2b00      	cmp	r3, #0
 8003106:	d124      	bne.n	8003152 <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	689b      	ldr	r3, [r3, #8]
 800310e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003112:	2b00      	cmp	r3, #0
 8003114:	d11d      	bne.n	8003152 <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800311a:	2b00      	cmp	r3, #0
 800311c:	d119      	bne.n	8003152 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	685a      	ldr	r2, [r3, #4]
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800312c:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003132:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800313e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003142:	2b00      	cmp	r3, #0
 8003144:	d105      	bne.n	8003152 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800314a:	f043 0201 	orr.w	r2, r3, #1
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003152:	6878      	ldr	r0, [r7, #4]
 8003154:	f000 fc32 	bl	80039bc <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f06f 020c 	mvn.w	r2, #12
 8003160:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f003 0301 	and.w	r3, r3, #1
 800316c:	2b01      	cmp	r3, #1
 800316e:	bf0c      	ite	eq
 8003170:	2301      	moveq	r3, #1
 8003172:	2300      	movne	r3, #0
 8003174:	b2db      	uxtb	r3, r3
 8003176:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	685b      	ldr	r3, [r3, #4]
 800317e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003182:	2b40      	cmp	r3, #64	; 0x40
 8003184:	bf0c      	ite	eq
 8003186:	2301      	moveq	r3, #1
 8003188:	2300      	movne	r3, #0
 800318a:	b2db      	uxtb	r3, r3
 800318c:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	2b00      	cmp	r3, #0
 8003192:	d017      	beq.n	80031c4 <HAL_ADC_IRQHandler+0x21a>
 8003194:	68bb      	ldr	r3, [r7, #8]
 8003196:	2b00      	cmp	r3, #0
 8003198:	d014      	beq.n	80031c4 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f003 0301 	and.w	r3, r3, #1
 80031a4:	2b01      	cmp	r3, #1
 80031a6:	d10d      	bne.n	80031c4 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ac:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80031b4:	6878      	ldr	r0, [r7, #4]
 80031b6:	f000 f93d 	bl	8003434 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f06f 0201 	mvn.w	r2, #1
 80031c2:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f003 0320 	and.w	r3, r3, #32
 80031ce:	2b20      	cmp	r3, #32
 80031d0:	bf0c      	ite	eq
 80031d2:	2301      	moveq	r3, #1
 80031d4:	2300      	movne	r3, #0
 80031d6:	b2db      	uxtb	r3, r3
 80031d8:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	685b      	ldr	r3, [r3, #4]
 80031e0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80031e4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80031e8:	bf0c      	ite	eq
 80031ea:	2301      	moveq	r3, #1
 80031ec:	2300      	movne	r3, #0
 80031ee:	b2db      	uxtb	r3, r3
 80031f0:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d015      	beq.n	8003224 <HAL_ADC_IRQHandler+0x27a>
 80031f8:	68bb      	ldr	r3, [r7, #8]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d012      	beq.n	8003224 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003202:	f043 0202 	orr.w	r2, r3, #2
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f06f 0220 	mvn.w	r2, #32
 8003212:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003214:	6878      	ldr	r0, [r7, #4]
 8003216:	f000 f917 	bl	8003448 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f06f 0220 	mvn.w	r2, #32
 8003222:	601a      	str	r2, [r3, #0]
  }
}
 8003224:	bf00      	nop
 8003226:	3710      	adds	r7, #16
 8003228:	46bd      	mov	sp, r7
 800322a:	bd80      	pop	{r7, pc}

0800322c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b086      	sub	sp, #24
 8003230:	af00      	add	r7, sp, #0
 8003232:	60f8      	str	r0, [r7, #12]
 8003234:	60b9      	str	r1, [r7, #8]
 8003236:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003238:	2300      	movs	r3, #0
 800323a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003242:	2b01      	cmp	r3, #1
 8003244:	d101      	bne.n	800324a <HAL_ADC_Start_DMA+0x1e>
 8003246:	2302      	movs	r3, #2
 8003248:	e0ce      	b.n	80033e8 <HAL_ADC_Start_DMA+0x1bc>
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	2201      	movs	r2, #1
 800324e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	689b      	ldr	r3, [r3, #8]
 8003258:	f003 0301 	and.w	r3, r3, #1
 800325c:	2b01      	cmp	r3, #1
 800325e:	d018      	beq.n	8003292 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	689a      	ldr	r2, [r3, #8]
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f042 0201 	orr.w	r2, r2, #1
 800326e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003270:	4b5f      	ldr	r3, [pc, #380]	; (80033f0 <HAL_ADC_Start_DMA+0x1c4>)
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	4a5f      	ldr	r2, [pc, #380]	; (80033f4 <HAL_ADC_Start_DMA+0x1c8>)
 8003276:	fba2 2303 	umull	r2, r3, r2, r3
 800327a:	0c9a      	lsrs	r2, r3, #18
 800327c:	4613      	mov	r3, r2
 800327e:	005b      	lsls	r3, r3, #1
 8003280:	4413      	add	r3, r2
 8003282:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003284:	e002      	b.n	800328c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8003286:	693b      	ldr	r3, [r7, #16]
 8003288:	3b01      	subs	r3, #1
 800328a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800328c:	693b      	ldr	r3, [r7, #16]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d1f9      	bne.n	8003286 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	689b      	ldr	r3, [r3, #8]
 8003298:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800329c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80032a0:	d107      	bne.n	80032b2 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	689a      	ldr	r2, [r3, #8]
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80032b0:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	689b      	ldr	r3, [r3, #8]
 80032b8:	f003 0301 	and.w	r3, r3, #1
 80032bc:	2b01      	cmp	r3, #1
 80032be:	f040 8086 	bne.w	80033ce <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032c6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80032ca:	f023 0301 	bic.w	r3, r3, #1
 80032ce:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	685b      	ldr	r3, [r3, #4]
 80032dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d007      	beq.n	80032f4 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032e8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80032ec:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032f8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80032fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003300:	d106      	bne.n	8003310 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003306:	f023 0206 	bic.w	r2, r3, #6
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	645a      	str	r2, [r3, #68]	; 0x44
 800330e:	e002      	b.n	8003316 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	2200      	movs	r2, #0
 8003314:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	2200      	movs	r2, #0
 800331a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800331e:	4b36      	ldr	r3, [pc, #216]	; (80033f8 <HAL_ADC_Start_DMA+0x1cc>)
 8003320:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003326:	4a35      	ldr	r2, [pc, #212]	; (80033fc <HAL_ADC_Start_DMA+0x1d0>)
 8003328:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800332e:	4a34      	ldr	r2, [pc, #208]	; (8003400 <HAL_ADC_Start_DMA+0x1d4>)
 8003330:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003336:	4a33      	ldr	r2, [pc, #204]	; (8003404 <HAL_ADC_Start_DMA+0x1d8>)
 8003338:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003342:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	685a      	ldr	r2, [r3, #4]
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003352:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	689a      	ldr	r2, [r3, #8]
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003362:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	334c      	adds	r3, #76	; 0x4c
 800336e:	4619      	mov	r1, r3
 8003370:	68ba      	ldr	r2, [r7, #8]
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	f000 fcec 	bl	8003d50 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003378:	697b      	ldr	r3, [r7, #20]
 800337a:	685b      	ldr	r3, [r3, #4]
 800337c:	f003 031f 	and.w	r3, r3, #31
 8003380:	2b00      	cmp	r3, #0
 8003382:	d10f      	bne.n	80033a4 <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	689b      	ldr	r3, [r3, #8]
 800338a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800338e:	2b00      	cmp	r3, #0
 8003390:	d129      	bne.n	80033e6 <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	689a      	ldr	r2, [r3, #8]
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80033a0:	609a      	str	r2, [r3, #8]
 80033a2:	e020      	b.n	80033e6 <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	4a17      	ldr	r2, [pc, #92]	; (8003408 <HAL_ADC_Start_DMA+0x1dc>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d11b      	bne.n	80033e6 <HAL_ADC_Start_DMA+0x1ba>
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	689b      	ldr	r3, [r3, #8]
 80033b4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d114      	bne.n	80033e6 <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	689a      	ldr	r2, [r3, #8]
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80033ca:	609a      	str	r2, [r3, #8]
 80033cc:	e00b      	b.n	80033e6 <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033d2:	f043 0210 	orr.w	r2, r3, #16
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033de:	f043 0201 	orr.w	r2, r3, #1
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80033e6:	2300      	movs	r3, #0
}
 80033e8:	4618      	mov	r0, r3
 80033ea:	3718      	adds	r7, #24
 80033ec:	46bd      	mov	sp, r7
 80033ee:	bd80      	pop	{r7, pc}
 80033f0:	2000000c 	.word	0x2000000c
 80033f4:	431bde83 	.word	0x431bde83
 80033f8:	40012300 	.word	0x40012300
 80033fc:	080038b9 	.word	0x080038b9
 8003400:	08003973 	.word	0x08003973
 8003404:	0800398f 	.word	0x0800398f
 8003408:	40012000 	.word	0x40012000

0800340c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800340c:	b480      	push	{r7}
 800340e:	b083      	sub	sp, #12
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8003414:	bf00      	nop
 8003416:	370c      	adds	r7, #12
 8003418:	46bd      	mov	sp, r7
 800341a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341e:	4770      	bx	lr

08003420 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003420:	b480      	push	{r7}
 8003422:	b083      	sub	sp, #12
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003428:	bf00      	nop
 800342a:	370c      	adds	r7, #12
 800342c:	46bd      	mov	sp, r7
 800342e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003432:	4770      	bx	lr

08003434 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8003434:	b480      	push	{r7}
 8003436:	b083      	sub	sp, #12
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 800343c:	bf00      	nop
 800343e:	370c      	adds	r7, #12
 8003440:	46bd      	mov	sp, r7
 8003442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003446:	4770      	bx	lr

08003448 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003448:	b480      	push	{r7}
 800344a:	b083      	sub	sp, #12
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003450:	bf00      	nop
 8003452:	370c      	adds	r7, #12
 8003454:	46bd      	mov	sp, r7
 8003456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345a:	4770      	bx	lr

0800345c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800345c:	b480      	push	{r7}
 800345e:	b085      	sub	sp, #20
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
 8003464:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003466:	2300      	movs	r3, #0
 8003468:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003470:	2b01      	cmp	r3, #1
 8003472:	d101      	bne.n	8003478 <HAL_ADC_ConfigChannel+0x1c>
 8003474:	2302      	movs	r3, #2
 8003476:	e113      	b.n	80036a0 <HAL_ADC_ConfigChannel+0x244>
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2201      	movs	r2, #1
 800347c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	2b09      	cmp	r3, #9
 8003486:	d925      	bls.n	80034d4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	68d9      	ldr	r1, [r3, #12]
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	b29b      	uxth	r3, r3
 8003494:	461a      	mov	r2, r3
 8003496:	4613      	mov	r3, r2
 8003498:	005b      	lsls	r3, r3, #1
 800349a:	4413      	add	r3, r2
 800349c:	3b1e      	subs	r3, #30
 800349e:	2207      	movs	r2, #7
 80034a0:	fa02 f303 	lsl.w	r3, r2, r3
 80034a4:	43da      	mvns	r2, r3
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	400a      	ands	r2, r1
 80034ac:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	68d9      	ldr	r1, [r3, #12]
 80034b4:	683b      	ldr	r3, [r7, #0]
 80034b6:	689a      	ldr	r2, [r3, #8]
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	b29b      	uxth	r3, r3
 80034be:	4618      	mov	r0, r3
 80034c0:	4603      	mov	r3, r0
 80034c2:	005b      	lsls	r3, r3, #1
 80034c4:	4403      	add	r3, r0
 80034c6:	3b1e      	subs	r3, #30
 80034c8:	409a      	lsls	r2, r3
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	430a      	orrs	r2, r1
 80034d0:	60da      	str	r2, [r3, #12]
 80034d2:	e022      	b.n	800351a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	6919      	ldr	r1, [r3, #16]
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	b29b      	uxth	r3, r3
 80034e0:	461a      	mov	r2, r3
 80034e2:	4613      	mov	r3, r2
 80034e4:	005b      	lsls	r3, r3, #1
 80034e6:	4413      	add	r3, r2
 80034e8:	2207      	movs	r2, #7
 80034ea:	fa02 f303 	lsl.w	r3, r2, r3
 80034ee:	43da      	mvns	r2, r3
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	400a      	ands	r2, r1
 80034f6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	6919      	ldr	r1, [r3, #16]
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	689a      	ldr	r2, [r3, #8]
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	b29b      	uxth	r3, r3
 8003508:	4618      	mov	r0, r3
 800350a:	4603      	mov	r3, r0
 800350c:	005b      	lsls	r3, r3, #1
 800350e:	4403      	add	r3, r0
 8003510:	409a      	lsls	r2, r3
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	430a      	orrs	r2, r1
 8003518:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	2b06      	cmp	r3, #6
 8003520:	d824      	bhi.n	800356c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	685a      	ldr	r2, [r3, #4]
 800352c:	4613      	mov	r3, r2
 800352e:	009b      	lsls	r3, r3, #2
 8003530:	4413      	add	r3, r2
 8003532:	3b05      	subs	r3, #5
 8003534:	221f      	movs	r2, #31
 8003536:	fa02 f303 	lsl.w	r3, r2, r3
 800353a:	43da      	mvns	r2, r3
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	400a      	ands	r2, r1
 8003542:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	b29b      	uxth	r3, r3
 8003550:	4618      	mov	r0, r3
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	685a      	ldr	r2, [r3, #4]
 8003556:	4613      	mov	r3, r2
 8003558:	009b      	lsls	r3, r3, #2
 800355a:	4413      	add	r3, r2
 800355c:	3b05      	subs	r3, #5
 800355e:	fa00 f203 	lsl.w	r2, r0, r3
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	430a      	orrs	r2, r1
 8003568:	635a      	str	r2, [r3, #52]	; 0x34
 800356a:	e04c      	b.n	8003606 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	685b      	ldr	r3, [r3, #4]
 8003570:	2b0c      	cmp	r3, #12
 8003572:	d824      	bhi.n	80035be <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	685a      	ldr	r2, [r3, #4]
 800357e:	4613      	mov	r3, r2
 8003580:	009b      	lsls	r3, r3, #2
 8003582:	4413      	add	r3, r2
 8003584:	3b23      	subs	r3, #35	; 0x23
 8003586:	221f      	movs	r2, #31
 8003588:	fa02 f303 	lsl.w	r3, r2, r3
 800358c:	43da      	mvns	r2, r3
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	400a      	ands	r2, r1
 8003594:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	b29b      	uxth	r3, r3
 80035a2:	4618      	mov	r0, r3
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	685a      	ldr	r2, [r3, #4]
 80035a8:	4613      	mov	r3, r2
 80035aa:	009b      	lsls	r3, r3, #2
 80035ac:	4413      	add	r3, r2
 80035ae:	3b23      	subs	r3, #35	; 0x23
 80035b0:	fa00 f203 	lsl.w	r2, r0, r3
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	430a      	orrs	r2, r1
 80035ba:	631a      	str	r2, [r3, #48]	; 0x30
 80035bc:	e023      	b.n	8003606 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80035c4:	683b      	ldr	r3, [r7, #0]
 80035c6:	685a      	ldr	r2, [r3, #4]
 80035c8:	4613      	mov	r3, r2
 80035ca:	009b      	lsls	r3, r3, #2
 80035cc:	4413      	add	r3, r2
 80035ce:	3b41      	subs	r3, #65	; 0x41
 80035d0:	221f      	movs	r2, #31
 80035d2:	fa02 f303 	lsl.w	r3, r2, r3
 80035d6:	43da      	mvns	r2, r3
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	400a      	ands	r2, r1
 80035de:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	b29b      	uxth	r3, r3
 80035ec:	4618      	mov	r0, r3
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	685a      	ldr	r2, [r3, #4]
 80035f2:	4613      	mov	r3, r2
 80035f4:	009b      	lsls	r3, r3, #2
 80035f6:	4413      	add	r3, r2
 80035f8:	3b41      	subs	r3, #65	; 0x41
 80035fa:	fa00 f203 	lsl.w	r2, r0, r3
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	430a      	orrs	r2, r1
 8003604:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003606:	4b29      	ldr	r3, [pc, #164]	; (80036ac <HAL_ADC_ConfigChannel+0x250>)
 8003608:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4a28      	ldr	r2, [pc, #160]	; (80036b0 <HAL_ADC_ConfigChannel+0x254>)
 8003610:	4293      	cmp	r3, r2
 8003612:	d10f      	bne.n	8003634 <HAL_ADC_ConfigChannel+0x1d8>
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	2b12      	cmp	r3, #18
 800361a:	d10b      	bne.n	8003634 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	685b      	ldr	r3, [r3, #4]
 8003620:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	4a1d      	ldr	r2, [pc, #116]	; (80036b0 <HAL_ADC_ConfigChannel+0x254>)
 800363a:	4293      	cmp	r3, r2
 800363c:	d12b      	bne.n	8003696 <HAL_ADC_ConfigChannel+0x23a>
 800363e:	683b      	ldr	r3, [r7, #0]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	4a1c      	ldr	r2, [pc, #112]	; (80036b4 <HAL_ADC_ConfigChannel+0x258>)
 8003644:	4293      	cmp	r3, r2
 8003646:	d003      	beq.n	8003650 <HAL_ADC_ConfigChannel+0x1f4>
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	2b11      	cmp	r3, #17
 800364e:	d122      	bne.n	8003696 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	685b      	ldr	r3, [r3, #4]
 8003654:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	685b      	ldr	r3, [r3, #4]
 8003660:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	4a11      	ldr	r2, [pc, #68]	; (80036b4 <HAL_ADC_ConfigChannel+0x258>)
 800366e:	4293      	cmp	r3, r2
 8003670:	d111      	bne.n	8003696 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003672:	4b11      	ldr	r3, [pc, #68]	; (80036b8 <HAL_ADC_ConfigChannel+0x25c>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	4a11      	ldr	r2, [pc, #68]	; (80036bc <HAL_ADC_ConfigChannel+0x260>)
 8003678:	fba2 2303 	umull	r2, r3, r2, r3
 800367c:	0c9a      	lsrs	r2, r3, #18
 800367e:	4613      	mov	r3, r2
 8003680:	009b      	lsls	r3, r3, #2
 8003682:	4413      	add	r3, r2
 8003684:	005b      	lsls	r3, r3, #1
 8003686:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003688:	e002      	b.n	8003690 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800368a:	68bb      	ldr	r3, [r7, #8]
 800368c:	3b01      	subs	r3, #1
 800368e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003690:	68bb      	ldr	r3, [r7, #8]
 8003692:	2b00      	cmp	r3, #0
 8003694:	d1f9      	bne.n	800368a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2200      	movs	r2, #0
 800369a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800369e:	2300      	movs	r3, #0
}
 80036a0:	4618      	mov	r0, r3
 80036a2:	3714      	adds	r7, #20
 80036a4:	46bd      	mov	sp, r7
 80036a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036aa:	4770      	bx	lr
 80036ac:	40012300 	.word	0x40012300
 80036b0:	40012000 	.word	0x40012000
 80036b4:	10000012 	.word	0x10000012
 80036b8:	2000000c 	.word	0x2000000c
 80036bc:	431bde83 	.word	0x431bde83

080036c0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80036c0:	b480      	push	{r7}
 80036c2:	b085      	sub	sp, #20
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80036c8:	4b79      	ldr	r3, [pc, #484]	; (80038b0 <ADC_Init+0x1f0>)
 80036ca:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	685b      	ldr	r3, [r3, #4]
 80036d0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	685a      	ldr	r2, [r3, #4]
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	685b      	ldr	r3, [r3, #4]
 80036e0:	431a      	orrs	r2, r3
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	685a      	ldr	r2, [r3, #4]
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80036f4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	6859      	ldr	r1, [r3, #4]
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	691b      	ldr	r3, [r3, #16]
 8003700:	021a      	lsls	r2, r3, #8
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	430a      	orrs	r2, r1
 8003708:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	685a      	ldr	r2, [r3, #4]
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003718:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	6859      	ldr	r1, [r3, #4]
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	689a      	ldr	r2, [r3, #8]
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	430a      	orrs	r2, r1
 800372a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	689a      	ldr	r2, [r3, #8]
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800373a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	6899      	ldr	r1, [r3, #8]
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	68da      	ldr	r2, [r3, #12]
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	430a      	orrs	r2, r1
 800374c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003752:	4a58      	ldr	r2, [pc, #352]	; (80038b4 <ADC_Init+0x1f4>)
 8003754:	4293      	cmp	r3, r2
 8003756:	d022      	beq.n	800379e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	689a      	ldr	r2, [r3, #8]
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003766:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	6899      	ldr	r1, [r3, #8]
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	430a      	orrs	r2, r1
 8003778:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	689a      	ldr	r2, [r3, #8]
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003788:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	6899      	ldr	r1, [r3, #8]
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	430a      	orrs	r2, r1
 800379a:	609a      	str	r2, [r3, #8]
 800379c:	e00f      	b.n	80037be <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	689a      	ldr	r2, [r3, #8]
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80037ac:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	689a      	ldr	r2, [r3, #8]
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80037bc:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	689a      	ldr	r2, [r3, #8]
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f022 0202 	bic.w	r2, r2, #2
 80037cc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	6899      	ldr	r1, [r3, #8]
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	7e1b      	ldrb	r3, [r3, #24]
 80037d8:	005a      	lsls	r2, r3, #1
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	430a      	orrs	r2, r1
 80037e0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d01b      	beq.n	8003824 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	685a      	ldr	r2, [r3, #4]
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80037fa:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	685a      	ldr	r2, [r3, #4]
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800380a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	6859      	ldr	r1, [r3, #4]
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003816:	3b01      	subs	r3, #1
 8003818:	035a      	lsls	r2, r3, #13
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	430a      	orrs	r2, r1
 8003820:	605a      	str	r2, [r3, #4]
 8003822:	e007      	b.n	8003834 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	685a      	ldr	r2, [r3, #4]
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003832:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003842:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	69db      	ldr	r3, [r3, #28]
 800384e:	3b01      	subs	r3, #1
 8003850:	051a      	lsls	r2, r3, #20
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	430a      	orrs	r2, r1
 8003858:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	689a      	ldr	r2, [r3, #8]
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003868:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	6899      	ldr	r1, [r3, #8]
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003876:	025a      	lsls	r2, r3, #9
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	430a      	orrs	r2, r1
 800387e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	689a      	ldr	r2, [r3, #8]
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800388e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	6899      	ldr	r1, [r3, #8]
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	695b      	ldr	r3, [r3, #20]
 800389a:	029a      	lsls	r2, r3, #10
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	430a      	orrs	r2, r1
 80038a2:	609a      	str	r2, [r3, #8]
}
 80038a4:	bf00      	nop
 80038a6:	3714      	adds	r7, #20
 80038a8:	46bd      	mov	sp, r7
 80038aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ae:	4770      	bx	lr
 80038b0:	40012300 	.word	0x40012300
 80038b4:	0f000001 	.word	0x0f000001

080038b8 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b084      	sub	sp, #16
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038c4:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ca:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d13c      	bne.n	800394c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038d6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	689b      	ldr	r3, [r3, #8]
 80038e4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d12b      	bne.n	8003944 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d127      	bne.n	8003944 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038fa:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d006      	beq.n	8003910 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	689b      	ldr	r3, [r3, #8]
 8003908:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800390c:	2b00      	cmp	r3, #0
 800390e:	d119      	bne.n	8003944 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	685a      	ldr	r2, [r3, #4]
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f022 0220 	bic.w	r2, r2, #32
 800391e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003924:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003930:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003934:	2b00      	cmp	r3, #0
 8003936:	d105      	bne.n	8003944 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800393c:	f043 0201 	orr.w	r2, r3, #1
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003944:	68f8      	ldr	r0, [r7, #12]
 8003946:	f7ff fd61 	bl	800340c <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800394a:	e00e      	b.n	800396a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003950:	f003 0310 	and.w	r3, r3, #16
 8003954:	2b00      	cmp	r3, #0
 8003956:	d003      	beq.n	8003960 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003958:	68f8      	ldr	r0, [r7, #12]
 800395a:	f7ff fd75 	bl	8003448 <HAL_ADC_ErrorCallback>
}
 800395e:	e004      	b.n	800396a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003964:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003966:	6878      	ldr	r0, [r7, #4]
 8003968:	4798      	blx	r3
}
 800396a:	bf00      	nop
 800396c:	3710      	adds	r7, #16
 800396e:	46bd      	mov	sp, r7
 8003970:	bd80      	pop	{r7, pc}

08003972 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003972:	b580      	push	{r7, lr}
 8003974:	b084      	sub	sp, #16
 8003976:	af00      	add	r7, sp, #0
 8003978:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800397e:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003980:	68f8      	ldr	r0, [r7, #12]
 8003982:	f7ff fd4d 	bl	8003420 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003986:	bf00      	nop
 8003988:	3710      	adds	r7, #16
 800398a:	46bd      	mov	sp, r7
 800398c:	bd80      	pop	{r7, pc}

0800398e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800398e:	b580      	push	{r7, lr}
 8003990:	b084      	sub	sp, #16
 8003992:	af00      	add	r7, sp, #0
 8003994:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800399a:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	2240      	movs	r2, #64	; 0x40
 80039a0:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039a6:	f043 0204 	orr.w	r2, r3, #4
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80039ae:	68f8      	ldr	r0, [r7, #12]
 80039b0:	f7ff fd4a 	bl	8003448 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80039b4:	bf00      	nop
 80039b6:	3710      	adds	r7, #16
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bd80      	pop	{r7, pc}

080039bc <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80039bc:	b480      	push	{r7}
 80039be:	b083      	sub	sp, #12
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80039c4:	bf00      	nop
 80039c6:	370c      	adds	r7, #12
 80039c8:	46bd      	mov	sp, r7
 80039ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ce:	4770      	bx	lr

080039d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039d0:	b480      	push	{r7}
 80039d2:	b085      	sub	sp, #20
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	f003 0307 	and.w	r3, r3, #7
 80039de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80039e0:	4b0c      	ldr	r3, [pc, #48]	; (8003a14 <__NVIC_SetPriorityGrouping+0x44>)
 80039e2:	68db      	ldr	r3, [r3, #12]
 80039e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80039e6:	68ba      	ldr	r2, [r7, #8]
 80039e8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80039ec:	4013      	ands	r3, r2
 80039ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80039f4:	68bb      	ldr	r3, [r7, #8]
 80039f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80039f8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80039fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003a00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003a02:	4a04      	ldr	r2, [pc, #16]	; (8003a14 <__NVIC_SetPriorityGrouping+0x44>)
 8003a04:	68bb      	ldr	r3, [r7, #8]
 8003a06:	60d3      	str	r3, [r2, #12]
}
 8003a08:	bf00      	nop
 8003a0a:	3714      	adds	r7, #20
 8003a0c:	46bd      	mov	sp, r7
 8003a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a12:	4770      	bx	lr
 8003a14:	e000ed00 	.word	0xe000ed00

08003a18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003a18:	b480      	push	{r7}
 8003a1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a1c:	4b04      	ldr	r3, [pc, #16]	; (8003a30 <__NVIC_GetPriorityGrouping+0x18>)
 8003a1e:	68db      	ldr	r3, [r3, #12]
 8003a20:	0a1b      	lsrs	r3, r3, #8
 8003a22:	f003 0307 	and.w	r3, r3, #7
}
 8003a26:	4618      	mov	r0, r3
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2e:	4770      	bx	lr
 8003a30:	e000ed00 	.word	0xe000ed00

08003a34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a34:	b480      	push	{r7}
 8003a36:	b083      	sub	sp, #12
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	db0b      	blt.n	8003a5e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a46:	79fb      	ldrb	r3, [r7, #7]
 8003a48:	f003 021f 	and.w	r2, r3, #31
 8003a4c:	4907      	ldr	r1, [pc, #28]	; (8003a6c <__NVIC_EnableIRQ+0x38>)
 8003a4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a52:	095b      	lsrs	r3, r3, #5
 8003a54:	2001      	movs	r0, #1
 8003a56:	fa00 f202 	lsl.w	r2, r0, r2
 8003a5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003a5e:	bf00      	nop
 8003a60:	370c      	adds	r7, #12
 8003a62:	46bd      	mov	sp, r7
 8003a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a68:	4770      	bx	lr
 8003a6a:	bf00      	nop
 8003a6c:	e000e100 	.word	0xe000e100

08003a70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003a70:	b480      	push	{r7}
 8003a72:	b083      	sub	sp, #12
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	4603      	mov	r3, r0
 8003a78:	6039      	str	r1, [r7, #0]
 8003a7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	db0a      	blt.n	8003a9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	b2da      	uxtb	r2, r3
 8003a88:	490c      	ldr	r1, [pc, #48]	; (8003abc <__NVIC_SetPriority+0x4c>)
 8003a8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a8e:	0112      	lsls	r2, r2, #4
 8003a90:	b2d2      	uxtb	r2, r2
 8003a92:	440b      	add	r3, r1
 8003a94:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003a98:	e00a      	b.n	8003ab0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	b2da      	uxtb	r2, r3
 8003a9e:	4908      	ldr	r1, [pc, #32]	; (8003ac0 <__NVIC_SetPriority+0x50>)
 8003aa0:	79fb      	ldrb	r3, [r7, #7]
 8003aa2:	f003 030f 	and.w	r3, r3, #15
 8003aa6:	3b04      	subs	r3, #4
 8003aa8:	0112      	lsls	r2, r2, #4
 8003aaa:	b2d2      	uxtb	r2, r2
 8003aac:	440b      	add	r3, r1
 8003aae:	761a      	strb	r2, [r3, #24]
}
 8003ab0:	bf00      	nop
 8003ab2:	370c      	adds	r7, #12
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aba:	4770      	bx	lr
 8003abc:	e000e100 	.word	0xe000e100
 8003ac0:	e000ed00 	.word	0xe000ed00

08003ac4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ac4:	b480      	push	{r7}
 8003ac6:	b089      	sub	sp, #36	; 0x24
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	60f8      	str	r0, [r7, #12]
 8003acc:	60b9      	str	r1, [r7, #8]
 8003ace:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	f003 0307 	and.w	r3, r3, #7
 8003ad6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ad8:	69fb      	ldr	r3, [r7, #28]
 8003ada:	f1c3 0307 	rsb	r3, r3, #7
 8003ade:	2b04      	cmp	r3, #4
 8003ae0:	bf28      	it	cs
 8003ae2:	2304      	movcs	r3, #4
 8003ae4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003ae6:	69fb      	ldr	r3, [r7, #28]
 8003ae8:	3304      	adds	r3, #4
 8003aea:	2b06      	cmp	r3, #6
 8003aec:	d902      	bls.n	8003af4 <NVIC_EncodePriority+0x30>
 8003aee:	69fb      	ldr	r3, [r7, #28]
 8003af0:	3b03      	subs	r3, #3
 8003af2:	e000      	b.n	8003af6 <NVIC_EncodePriority+0x32>
 8003af4:	2300      	movs	r3, #0
 8003af6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003af8:	f04f 32ff 	mov.w	r2, #4294967295
 8003afc:	69bb      	ldr	r3, [r7, #24]
 8003afe:	fa02 f303 	lsl.w	r3, r2, r3
 8003b02:	43da      	mvns	r2, r3
 8003b04:	68bb      	ldr	r3, [r7, #8]
 8003b06:	401a      	ands	r2, r3
 8003b08:	697b      	ldr	r3, [r7, #20]
 8003b0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003b0c:	f04f 31ff 	mov.w	r1, #4294967295
 8003b10:	697b      	ldr	r3, [r7, #20]
 8003b12:	fa01 f303 	lsl.w	r3, r1, r3
 8003b16:	43d9      	mvns	r1, r3
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b1c:	4313      	orrs	r3, r2
         );
}
 8003b1e:	4618      	mov	r0, r3
 8003b20:	3724      	adds	r7, #36	; 0x24
 8003b22:	46bd      	mov	sp, r7
 8003b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b28:	4770      	bx	lr
	...

08003b2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b082      	sub	sp, #8
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	3b01      	subs	r3, #1
 8003b38:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003b3c:	d301      	bcc.n	8003b42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003b3e:	2301      	movs	r3, #1
 8003b40:	e00f      	b.n	8003b62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003b42:	4a0a      	ldr	r2, [pc, #40]	; (8003b6c <SysTick_Config+0x40>)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	3b01      	subs	r3, #1
 8003b48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003b4a:	210f      	movs	r1, #15
 8003b4c:	f04f 30ff 	mov.w	r0, #4294967295
 8003b50:	f7ff ff8e 	bl	8003a70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003b54:	4b05      	ldr	r3, [pc, #20]	; (8003b6c <SysTick_Config+0x40>)
 8003b56:	2200      	movs	r2, #0
 8003b58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003b5a:	4b04      	ldr	r3, [pc, #16]	; (8003b6c <SysTick_Config+0x40>)
 8003b5c:	2207      	movs	r2, #7
 8003b5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003b60:	2300      	movs	r3, #0
}
 8003b62:	4618      	mov	r0, r3
 8003b64:	3708      	adds	r7, #8
 8003b66:	46bd      	mov	sp, r7
 8003b68:	bd80      	pop	{r7, pc}
 8003b6a:	bf00      	nop
 8003b6c:	e000e010 	.word	0xe000e010

08003b70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b082      	sub	sp, #8
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003b78:	6878      	ldr	r0, [r7, #4]
 8003b7a:	f7ff ff29 	bl	80039d0 <__NVIC_SetPriorityGrouping>
}
 8003b7e:	bf00      	nop
 8003b80:	3708      	adds	r7, #8
 8003b82:	46bd      	mov	sp, r7
 8003b84:	bd80      	pop	{r7, pc}

08003b86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003b86:	b580      	push	{r7, lr}
 8003b88:	b086      	sub	sp, #24
 8003b8a:	af00      	add	r7, sp, #0
 8003b8c:	4603      	mov	r3, r0
 8003b8e:	60b9      	str	r1, [r7, #8]
 8003b90:	607a      	str	r2, [r7, #4]
 8003b92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003b94:	2300      	movs	r3, #0
 8003b96:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003b98:	f7ff ff3e 	bl	8003a18 <__NVIC_GetPriorityGrouping>
 8003b9c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003b9e:	687a      	ldr	r2, [r7, #4]
 8003ba0:	68b9      	ldr	r1, [r7, #8]
 8003ba2:	6978      	ldr	r0, [r7, #20]
 8003ba4:	f7ff ff8e 	bl	8003ac4 <NVIC_EncodePriority>
 8003ba8:	4602      	mov	r2, r0
 8003baa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003bae:	4611      	mov	r1, r2
 8003bb0:	4618      	mov	r0, r3
 8003bb2:	f7ff ff5d 	bl	8003a70 <__NVIC_SetPriority>
}
 8003bb6:	bf00      	nop
 8003bb8:	3718      	adds	r7, #24
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	bd80      	pop	{r7, pc}

08003bbe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003bbe:	b580      	push	{r7, lr}
 8003bc0:	b082      	sub	sp, #8
 8003bc2:	af00      	add	r7, sp, #0
 8003bc4:	4603      	mov	r3, r0
 8003bc6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003bc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bcc:	4618      	mov	r0, r3
 8003bce:	f7ff ff31 	bl	8003a34 <__NVIC_EnableIRQ>
}
 8003bd2:	bf00      	nop
 8003bd4:	3708      	adds	r7, #8
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	bd80      	pop	{r7, pc}

08003bda <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003bda:	b580      	push	{r7, lr}
 8003bdc:	b082      	sub	sp, #8
 8003bde:	af00      	add	r7, sp, #0
 8003be0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003be2:	6878      	ldr	r0, [r7, #4]
 8003be4:	f7ff ffa2 	bl	8003b2c <SysTick_Config>
 8003be8:	4603      	mov	r3, r0
}
 8003bea:	4618      	mov	r0, r3
 8003bec:	3708      	adds	r7, #8
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	bd80      	pop	{r7, pc}
	...

08003bf4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b086      	sub	sp, #24
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003c00:	f7ff f984 	bl	8002f0c <HAL_GetTick>
 8003c04:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d101      	bne.n	8003c10 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	e099      	b.n	8003d44 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2200      	movs	r2, #0
 8003c14:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2202      	movs	r2, #2
 8003c1c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	681a      	ldr	r2, [r3, #0]
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f022 0201 	bic.w	r2, r2, #1
 8003c2e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c30:	e00f      	b.n	8003c52 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003c32:	f7ff f96b 	bl	8002f0c <HAL_GetTick>
 8003c36:	4602      	mov	r2, r0
 8003c38:	693b      	ldr	r3, [r7, #16]
 8003c3a:	1ad3      	subs	r3, r2, r3
 8003c3c:	2b05      	cmp	r3, #5
 8003c3e:	d908      	bls.n	8003c52 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2220      	movs	r2, #32
 8003c44:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2203      	movs	r2, #3
 8003c4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003c4e:	2303      	movs	r3, #3
 8003c50:	e078      	b.n	8003d44 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f003 0301 	and.w	r3, r3, #1
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d1e8      	bne.n	8003c32 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003c68:	697a      	ldr	r2, [r7, #20]
 8003c6a:	4b38      	ldr	r3, [pc, #224]	; (8003d4c <HAL_DMA_Init+0x158>)
 8003c6c:	4013      	ands	r3, r2
 8003c6e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	685a      	ldr	r2, [r3, #4]
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	689b      	ldr	r3, [r3, #8]
 8003c78:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003c7e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	691b      	ldr	r3, [r3, #16]
 8003c84:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c8a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	699b      	ldr	r3, [r3, #24]
 8003c90:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c96:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	6a1b      	ldr	r3, [r3, #32]
 8003c9c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003c9e:	697a      	ldr	r2, [r7, #20]
 8003ca0:	4313      	orrs	r3, r2
 8003ca2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ca8:	2b04      	cmp	r3, #4
 8003caa:	d107      	bne.n	8003cbc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cb4:	4313      	orrs	r3, r2
 8003cb6:	697a      	ldr	r2, [r7, #20]
 8003cb8:	4313      	orrs	r3, r2
 8003cba:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	697a      	ldr	r2, [r7, #20]
 8003cc2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	695b      	ldr	r3, [r3, #20]
 8003cca:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003ccc:	697b      	ldr	r3, [r7, #20]
 8003cce:	f023 0307 	bic.w	r3, r3, #7
 8003cd2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cd8:	697a      	ldr	r2, [r7, #20]
 8003cda:	4313      	orrs	r3, r2
 8003cdc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ce2:	2b04      	cmp	r3, #4
 8003ce4:	d117      	bne.n	8003d16 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cea:	697a      	ldr	r2, [r7, #20]
 8003cec:	4313      	orrs	r3, r2
 8003cee:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d00e      	beq.n	8003d16 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003cf8:	6878      	ldr	r0, [r7, #4]
 8003cfa:	f000 fb01 	bl	8004300 <DMA_CheckFifoParam>
 8003cfe:	4603      	mov	r3, r0
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d008      	beq.n	8003d16 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2240      	movs	r2, #64	; 0x40
 8003d08:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	2201      	movs	r2, #1
 8003d0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003d12:	2301      	movs	r3, #1
 8003d14:	e016      	b.n	8003d44 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	697a      	ldr	r2, [r7, #20]
 8003d1c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003d1e:	6878      	ldr	r0, [r7, #4]
 8003d20:	f000 fab8 	bl	8004294 <DMA_CalcBaseAndBitshift>
 8003d24:	4603      	mov	r3, r0
 8003d26:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d2c:	223f      	movs	r2, #63	; 0x3f
 8003d2e:	409a      	lsls	r2, r3
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2200      	movs	r2, #0
 8003d38:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2201      	movs	r2, #1
 8003d3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003d42:	2300      	movs	r3, #0
}
 8003d44:	4618      	mov	r0, r3
 8003d46:	3718      	adds	r7, #24
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	bd80      	pop	{r7, pc}
 8003d4c:	f010803f 	.word	0xf010803f

08003d50 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b086      	sub	sp, #24
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	60f8      	str	r0, [r7, #12]
 8003d58:	60b9      	str	r1, [r7, #8]
 8003d5a:	607a      	str	r2, [r7, #4]
 8003d5c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003d5e:	2300      	movs	r3, #0
 8003d60:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d66:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003d6e:	2b01      	cmp	r3, #1
 8003d70:	d101      	bne.n	8003d76 <HAL_DMA_Start_IT+0x26>
 8003d72:	2302      	movs	r3, #2
 8003d74:	e040      	b.n	8003df8 <HAL_DMA_Start_IT+0xa8>
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	2201      	movs	r2, #1
 8003d7a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003d84:	b2db      	uxtb	r3, r3
 8003d86:	2b01      	cmp	r3, #1
 8003d88:	d12f      	bne.n	8003dea <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	2202      	movs	r2, #2
 8003d8e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	2200      	movs	r2, #0
 8003d96:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003d98:	683b      	ldr	r3, [r7, #0]
 8003d9a:	687a      	ldr	r2, [r7, #4]
 8003d9c:	68b9      	ldr	r1, [r7, #8]
 8003d9e:	68f8      	ldr	r0, [r7, #12]
 8003da0:	f000 fa4a 	bl	8004238 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003da8:	223f      	movs	r2, #63	; 0x3f
 8003daa:	409a      	lsls	r2, r3
 8003dac:	693b      	ldr	r3, [r7, #16]
 8003dae:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	681a      	ldr	r2, [r3, #0]
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f042 0216 	orr.w	r2, r2, #22
 8003dbe:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d007      	beq.n	8003dd8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	681a      	ldr	r2, [r3, #0]
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f042 0208 	orr.w	r2, r2, #8
 8003dd6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	681a      	ldr	r2, [r3, #0]
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f042 0201 	orr.w	r2, r2, #1
 8003de6:	601a      	str	r2, [r3, #0]
 8003de8:	e005      	b.n	8003df6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	2200      	movs	r2, #0
 8003dee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003df2:	2302      	movs	r3, #2
 8003df4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003df6:	7dfb      	ldrb	r3, [r7, #23]
}
 8003df8:	4618      	mov	r0, r3
 8003dfa:	3718      	adds	r7, #24
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	bd80      	pop	{r7, pc}

08003e00 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b084      	sub	sp, #16
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e0c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003e0e:	f7ff f87d 	bl	8002f0c <HAL_GetTick>
 8003e12:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003e1a:	b2db      	uxtb	r3, r3
 8003e1c:	2b02      	cmp	r3, #2
 8003e1e:	d008      	beq.n	8003e32 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2280      	movs	r2, #128	; 0x80
 8003e24:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	2200      	movs	r2, #0
 8003e2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003e2e:	2301      	movs	r3, #1
 8003e30:	e052      	b.n	8003ed8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	681a      	ldr	r2, [r3, #0]
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f022 0216 	bic.w	r2, r2, #22
 8003e40:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	695a      	ldr	r2, [r3, #20]
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003e50:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d103      	bne.n	8003e62 <HAL_DMA_Abort+0x62>
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d007      	beq.n	8003e72 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	681a      	ldr	r2, [r3, #0]
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f022 0208 	bic.w	r2, r2, #8
 8003e70:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	681a      	ldr	r2, [r3, #0]
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f022 0201 	bic.w	r2, r2, #1
 8003e80:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003e82:	e013      	b.n	8003eac <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003e84:	f7ff f842 	bl	8002f0c <HAL_GetTick>
 8003e88:	4602      	mov	r2, r0
 8003e8a:	68bb      	ldr	r3, [r7, #8]
 8003e8c:	1ad3      	subs	r3, r2, r3
 8003e8e:	2b05      	cmp	r3, #5
 8003e90:	d90c      	bls.n	8003eac <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2220      	movs	r2, #32
 8003e96:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2203      	movs	r2, #3
 8003ea4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8003ea8:	2303      	movs	r3, #3
 8003eaa:	e015      	b.n	8003ed8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f003 0301 	and.w	r3, r3, #1
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d1e4      	bne.n	8003e84 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ebe:	223f      	movs	r2, #63	; 0x3f
 8003ec0:	409a      	lsls	r2, r3
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	2200      	movs	r2, #0
 8003eca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	2201      	movs	r2, #1
 8003ed2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8003ed6:	2300      	movs	r3, #0
}
 8003ed8:	4618      	mov	r0, r3
 8003eda:	3710      	adds	r7, #16
 8003edc:	46bd      	mov	sp, r7
 8003ede:	bd80      	pop	{r7, pc}

08003ee0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	b083      	sub	sp, #12
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003eee:	b2db      	uxtb	r3, r3
 8003ef0:	2b02      	cmp	r3, #2
 8003ef2:	d004      	beq.n	8003efe <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2280      	movs	r2, #128	; 0x80
 8003ef8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003efa:	2301      	movs	r3, #1
 8003efc:	e00c      	b.n	8003f18 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	2205      	movs	r2, #5
 8003f02:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	681a      	ldr	r2, [r3, #0]
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f022 0201 	bic.w	r2, r2, #1
 8003f14:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003f16:	2300      	movs	r3, #0
}
 8003f18:	4618      	mov	r0, r3
 8003f1a:	370c      	adds	r7, #12
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f22:	4770      	bx	lr

08003f24 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b086      	sub	sp, #24
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003f30:	4b92      	ldr	r3, [pc, #584]	; (800417c <HAL_DMA_IRQHandler+0x258>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	4a92      	ldr	r2, [pc, #584]	; (8004180 <HAL_DMA_IRQHandler+0x25c>)
 8003f36:	fba2 2303 	umull	r2, r3, r2, r3
 8003f3a:	0a9b      	lsrs	r3, r3, #10
 8003f3c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f42:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003f44:	693b      	ldr	r3, [r7, #16]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f4e:	2208      	movs	r2, #8
 8003f50:	409a      	lsls	r2, r3
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	4013      	ands	r3, r2
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d01a      	beq.n	8003f90 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f003 0304 	and.w	r3, r3, #4
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d013      	beq.n	8003f90 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	681a      	ldr	r2, [r3, #0]
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f022 0204 	bic.w	r2, r2, #4
 8003f76:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f7c:	2208      	movs	r2, #8
 8003f7e:	409a      	lsls	r2, r3
 8003f80:	693b      	ldr	r3, [r7, #16]
 8003f82:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f88:	f043 0201 	orr.w	r2, r3, #1
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f94:	2201      	movs	r2, #1
 8003f96:	409a      	lsls	r2, r3
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	4013      	ands	r3, r2
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d012      	beq.n	8003fc6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	695b      	ldr	r3, [r3, #20]
 8003fa6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d00b      	beq.n	8003fc6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	409a      	lsls	r2, r3
 8003fb6:	693b      	ldr	r3, [r7, #16]
 8003fb8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fbe:	f043 0202 	orr.w	r2, r3, #2
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fca:	2204      	movs	r2, #4
 8003fcc:	409a      	lsls	r2, r3
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	4013      	ands	r3, r2
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d012      	beq.n	8003ffc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f003 0302 	and.w	r3, r3, #2
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d00b      	beq.n	8003ffc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fe8:	2204      	movs	r2, #4
 8003fea:	409a      	lsls	r2, r3
 8003fec:	693b      	ldr	r3, [r7, #16]
 8003fee:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ff4:	f043 0204 	orr.w	r2, r3, #4
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004000:	2210      	movs	r2, #16
 8004002:	409a      	lsls	r2, r3
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	4013      	ands	r3, r2
 8004008:	2b00      	cmp	r3, #0
 800400a:	d043      	beq.n	8004094 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f003 0308 	and.w	r3, r3, #8
 8004016:	2b00      	cmp	r3, #0
 8004018:	d03c      	beq.n	8004094 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800401e:	2210      	movs	r2, #16
 8004020:	409a      	lsls	r2, r3
 8004022:	693b      	ldr	r3, [r7, #16]
 8004024:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004030:	2b00      	cmp	r3, #0
 8004032:	d018      	beq.n	8004066 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800403e:	2b00      	cmp	r3, #0
 8004040:	d108      	bne.n	8004054 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004046:	2b00      	cmp	r3, #0
 8004048:	d024      	beq.n	8004094 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800404e:	6878      	ldr	r0, [r7, #4]
 8004050:	4798      	blx	r3
 8004052:	e01f      	b.n	8004094 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004058:	2b00      	cmp	r3, #0
 800405a:	d01b      	beq.n	8004094 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004060:	6878      	ldr	r0, [r7, #4]
 8004062:	4798      	blx	r3
 8004064:	e016      	b.n	8004094 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004070:	2b00      	cmp	r3, #0
 8004072:	d107      	bne.n	8004084 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	681a      	ldr	r2, [r3, #0]
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f022 0208 	bic.w	r2, r2, #8
 8004082:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004088:	2b00      	cmp	r3, #0
 800408a:	d003      	beq.n	8004094 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004090:	6878      	ldr	r0, [r7, #4]
 8004092:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004098:	2220      	movs	r2, #32
 800409a:	409a      	lsls	r2, r3
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	4013      	ands	r3, r2
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	f000 808e 	beq.w	80041c2 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f003 0310 	and.w	r3, r3, #16
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	f000 8086 	beq.w	80041c2 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040ba:	2220      	movs	r2, #32
 80040bc:	409a      	lsls	r2, r3
 80040be:	693b      	ldr	r3, [r7, #16]
 80040c0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80040c8:	b2db      	uxtb	r3, r3
 80040ca:	2b05      	cmp	r3, #5
 80040cc:	d136      	bne.n	800413c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	681a      	ldr	r2, [r3, #0]
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f022 0216 	bic.w	r2, r2, #22
 80040dc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	695a      	ldr	r2, [r3, #20]
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80040ec:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d103      	bne.n	80040fe <HAL_DMA_IRQHandler+0x1da>
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d007      	beq.n	800410e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	681a      	ldr	r2, [r3, #0]
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f022 0208 	bic.w	r2, r2, #8
 800410c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004112:	223f      	movs	r2, #63	; 0x3f
 8004114:	409a      	lsls	r2, r3
 8004116:	693b      	ldr	r3, [r7, #16]
 8004118:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2200      	movs	r2, #0
 800411e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2201      	movs	r2, #1
 8004126:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800412e:	2b00      	cmp	r3, #0
 8004130:	d07d      	beq.n	800422e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004136:	6878      	ldr	r0, [r7, #4]
 8004138:	4798      	blx	r3
        }
        return;
 800413a:	e078      	b.n	800422e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004146:	2b00      	cmp	r3, #0
 8004148:	d01c      	beq.n	8004184 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004154:	2b00      	cmp	r3, #0
 8004156:	d108      	bne.n	800416a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800415c:	2b00      	cmp	r3, #0
 800415e:	d030      	beq.n	80041c2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004164:	6878      	ldr	r0, [r7, #4]
 8004166:	4798      	blx	r3
 8004168:	e02b      	b.n	80041c2 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800416e:	2b00      	cmp	r3, #0
 8004170:	d027      	beq.n	80041c2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004176:	6878      	ldr	r0, [r7, #4]
 8004178:	4798      	blx	r3
 800417a:	e022      	b.n	80041c2 <HAL_DMA_IRQHandler+0x29e>
 800417c:	2000000c 	.word	0x2000000c
 8004180:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800418e:	2b00      	cmp	r3, #0
 8004190:	d10f      	bne.n	80041b2 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	681a      	ldr	r2, [r3, #0]
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f022 0210 	bic.w	r2, r2, #16
 80041a0:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	2200      	movs	r2, #0
 80041a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2201      	movs	r2, #1
 80041ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d003      	beq.n	80041c2 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041be:	6878      	ldr	r0, [r7, #4]
 80041c0:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d032      	beq.n	8004230 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041ce:	f003 0301 	and.w	r3, r3, #1
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d022      	beq.n	800421c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	2205      	movs	r2, #5
 80041da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	681a      	ldr	r2, [r3, #0]
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f022 0201 	bic.w	r2, r2, #1
 80041ec:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80041ee:	68bb      	ldr	r3, [r7, #8]
 80041f0:	3301      	adds	r3, #1
 80041f2:	60bb      	str	r3, [r7, #8]
 80041f4:	697a      	ldr	r2, [r7, #20]
 80041f6:	429a      	cmp	r2, r3
 80041f8:	d307      	bcc.n	800420a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f003 0301 	and.w	r3, r3, #1
 8004204:	2b00      	cmp	r3, #0
 8004206:	d1f2      	bne.n	80041ee <HAL_DMA_IRQHandler+0x2ca>
 8004208:	e000      	b.n	800420c <HAL_DMA_IRQHandler+0x2e8>
          break;
 800420a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2200      	movs	r2, #0
 8004210:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2201      	movs	r2, #1
 8004218:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004220:	2b00      	cmp	r3, #0
 8004222:	d005      	beq.n	8004230 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004228:	6878      	ldr	r0, [r7, #4]
 800422a:	4798      	blx	r3
 800422c:	e000      	b.n	8004230 <HAL_DMA_IRQHandler+0x30c>
        return;
 800422e:	bf00      	nop
    }
  }
}
 8004230:	3718      	adds	r7, #24
 8004232:	46bd      	mov	sp, r7
 8004234:	bd80      	pop	{r7, pc}
 8004236:	bf00      	nop

08004238 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004238:	b480      	push	{r7}
 800423a:	b085      	sub	sp, #20
 800423c:	af00      	add	r7, sp, #0
 800423e:	60f8      	str	r0, [r7, #12]
 8004240:	60b9      	str	r1, [r7, #8]
 8004242:	607a      	str	r2, [r7, #4]
 8004244:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	681a      	ldr	r2, [r3, #0]
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004254:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	683a      	ldr	r2, [r7, #0]
 800425c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	689b      	ldr	r3, [r3, #8]
 8004262:	2b40      	cmp	r3, #64	; 0x40
 8004264:	d108      	bne.n	8004278 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	687a      	ldr	r2, [r7, #4]
 800426c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	68ba      	ldr	r2, [r7, #8]
 8004274:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004276:	e007      	b.n	8004288 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	68ba      	ldr	r2, [r7, #8]
 800427e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	687a      	ldr	r2, [r7, #4]
 8004286:	60da      	str	r2, [r3, #12]
}
 8004288:	bf00      	nop
 800428a:	3714      	adds	r7, #20
 800428c:	46bd      	mov	sp, r7
 800428e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004292:	4770      	bx	lr

08004294 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004294:	b480      	push	{r7}
 8004296:	b085      	sub	sp, #20
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	b2db      	uxtb	r3, r3
 80042a2:	3b10      	subs	r3, #16
 80042a4:	4a14      	ldr	r2, [pc, #80]	; (80042f8 <DMA_CalcBaseAndBitshift+0x64>)
 80042a6:	fba2 2303 	umull	r2, r3, r2, r3
 80042aa:	091b      	lsrs	r3, r3, #4
 80042ac:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80042ae:	4a13      	ldr	r2, [pc, #76]	; (80042fc <DMA_CalcBaseAndBitshift+0x68>)
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	4413      	add	r3, r2
 80042b4:	781b      	ldrb	r3, [r3, #0]
 80042b6:	461a      	mov	r2, r3
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	2b03      	cmp	r3, #3
 80042c0:	d909      	bls.n	80042d6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80042ca:	f023 0303 	bic.w	r3, r3, #3
 80042ce:	1d1a      	adds	r2, r3, #4
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	659a      	str	r2, [r3, #88]	; 0x58
 80042d4:	e007      	b.n	80042e6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80042de:	f023 0303 	bic.w	r3, r3, #3
 80042e2:	687a      	ldr	r2, [r7, #4]
 80042e4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80042ea:	4618      	mov	r0, r3
 80042ec:	3714      	adds	r7, #20
 80042ee:	46bd      	mov	sp, r7
 80042f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f4:	4770      	bx	lr
 80042f6:	bf00      	nop
 80042f8:	aaaaaaab 	.word	0xaaaaaaab
 80042fc:	080089e0 	.word	0x080089e0

08004300 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004300:	b480      	push	{r7}
 8004302:	b085      	sub	sp, #20
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004308:	2300      	movs	r3, #0
 800430a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004310:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	699b      	ldr	r3, [r3, #24]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d11f      	bne.n	800435a <DMA_CheckFifoParam+0x5a>
 800431a:	68bb      	ldr	r3, [r7, #8]
 800431c:	2b03      	cmp	r3, #3
 800431e:	d856      	bhi.n	80043ce <DMA_CheckFifoParam+0xce>
 8004320:	a201      	add	r2, pc, #4	; (adr r2, 8004328 <DMA_CheckFifoParam+0x28>)
 8004322:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004326:	bf00      	nop
 8004328:	08004339 	.word	0x08004339
 800432c:	0800434b 	.word	0x0800434b
 8004330:	08004339 	.word	0x08004339
 8004334:	080043cf 	.word	0x080043cf
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800433c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004340:	2b00      	cmp	r3, #0
 8004342:	d046      	beq.n	80043d2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004344:	2301      	movs	r3, #1
 8004346:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004348:	e043      	b.n	80043d2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800434e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004352:	d140      	bne.n	80043d6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004354:	2301      	movs	r3, #1
 8004356:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004358:	e03d      	b.n	80043d6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	699b      	ldr	r3, [r3, #24]
 800435e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004362:	d121      	bne.n	80043a8 <DMA_CheckFifoParam+0xa8>
 8004364:	68bb      	ldr	r3, [r7, #8]
 8004366:	2b03      	cmp	r3, #3
 8004368:	d837      	bhi.n	80043da <DMA_CheckFifoParam+0xda>
 800436a:	a201      	add	r2, pc, #4	; (adr r2, 8004370 <DMA_CheckFifoParam+0x70>)
 800436c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004370:	08004381 	.word	0x08004381
 8004374:	08004387 	.word	0x08004387
 8004378:	08004381 	.word	0x08004381
 800437c:	08004399 	.word	0x08004399
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004380:	2301      	movs	r3, #1
 8004382:	73fb      	strb	r3, [r7, #15]
      break;
 8004384:	e030      	b.n	80043e8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800438a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800438e:	2b00      	cmp	r3, #0
 8004390:	d025      	beq.n	80043de <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004392:	2301      	movs	r3, #1
 8004394:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004396:	e022      	b.n	80043de <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800439c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80043a0:	d11f      	bne.n	80043e2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80043a2:	2301      	movs	r3, #1
 80043a4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80043a6:	e01c      	b.n	80043e2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80043a8:	68bb      	ldr	r3, [r7, #8]
 80043aa:	2b02      	cmp	r3, #2
 80043ac:	d903      	bls.n	80043b6 <DMA_CheckFifoParam+0xb6>
 80043ae:	68bb      	ldr	r3, [r7, #8]
 80043b0:	2b03      	cmp	r3, #3
 80043b2:	d003      	beq.n	80043bc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80043b4:	e018      	b.n	80043e8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80043b6:	2301      	movs	r3, #1
 80043b8:	73fb      	strb	r3, [r7, #15]
      break;
 80043ba:	e015      	b.n	80043e8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043c0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d00e      	beq.n	80043e6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80043c8:	2301      	movs	r3, #1
 80043ca:	73fb      	strb	r3, [r7, #15]
      break;
 80043cc:	e00b      	b.n	80043e6 <DMA_CheckFifoParam+0xe6>
      break;
 80043ce:	bf00      	nop
 80043d0:	e00a      	b.n	80043e8 <DMA_CheckFifoParam+0xe8>
      break;
 80043d2:	bf00      	nop
 80043d4:	e008      	b.n	80043e8 <DMA_CheckFifoParam+0xe8>
      break;
 80043d6:	bf00      	nop
 80043d8:	e006      	b.n	80043e8 <DMA_CheckFifoParam+0xe8>
      break;
 80043da:	bf00      	nop
 80043dc:	e004      	b.n	80043e8 <DMA_CheckFifoParam+0xe8>
      break;
 80043de:	bf00      	nop
 80043e0:	e002      	b.n	80043e8 <DMA_CheckFifoParam+0xe8>
      break;   
 80043e2:	bf00      	nop
 80043e4:	e000      	b.n	80043e8 <DMA_CheckFifoParam+0xe8>
      break;
 80043e6:	bf00      	nop
    }
  } 
  
  return status; 
 80043e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80043ea:	4618      	mov	r0, r3
 80043ec:	3714      	adds	r7, #20
 80043ee:	46bd      	mov	sp, r7
 80043f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f4:	4770      	bx	lr
 80043f6:	bf00      	nop

080043f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80043f8:	b480      	push	{r7}
 80043fa:	b089      	sub	sp, #36	; 0x24
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
 8004400:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004402:	2300      	movs	r3, #0
 8004404:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004406:	2300      	movs	r3, #0
 8004408:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800440a:	2300      	movs	r3, #0
 800440c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800440e:	2300      	movs	r3, #0
 8004410:	61fb      	str	r3, [r7, #28]
 8004412:	e159      	b.n	80046c8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004414:	2201      	movs	r2, #1
 8004416:	69fb      	ldr	r3, [r7, #28]
 8004418:	fa02 f303 	lsl.w	r3, r2, r3
 800441c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	697a      	ldr	r2, [r7, #20]
 8004424:	4013      	ands	r3, r2
 8004426:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004428:	693a      	ldr	r2, [r7, #16]
 800442a:	697b      	ldr	r3, [r7, #20]
 800442c:	429a      	cmp	r2, r3
 800442e:	f040 8148 	bne.w	80046c2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	685b      	ldr	r3, [r3, #4]
 8004436:	f003 0303 	and.w	r3, r3, #3
 800443a:	2b01      	cmp	r3, #1
 800443c:	d005      	beq.n	800444a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800443e:	683b      	ldr	r3, [r7, #0]
 8004440:	685b      	ldr	r3, [r3, #4]
 8004442:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004446:	2b02      	cmp	r3, #2
 8004448:	d130      	bne.n	80044ac <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	689b      	ldr	r3, [r3, #8]
 800444e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004450:	69fb      	ldr	r3, [r7, #28]
 8004452:	005b      	lsls	r3, r3, #1
 8004454:	2203      	movs	r2, #3
 8004456:	fa02 f303 	lsl.w	r3, r2, r3
 800445a:	43db      	mvns	r3, r3
 800445c:	69ba      	ldr	r2, [r7, #24]
 800445e:	4013      	ands	r3, r2
 8004460:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	68da      	ldr	r2, [r3, #12]
 8004466:	69fb      	ldr	r3, [r7, #28]
 8004468:	005b      	lsls	r3, r3, #1
 800446a:	fa02 f303 	lsl.w	r3, r2, r3
 800446e:	69ba      	ldr	r2, [r7, #24]
 8004470:	4313      	orrs	r3, r2
 8004472:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	69ba      	ldr	r2, [r7, #24]
 8004478:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	685b      	ldr	r3, [r3, #4]
 800447e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004480:	2201      	movs	r2, #1
 8004482:	69fb      	ldr	r3, [r7, #28]
 8004484:	fa02 f303 	lsl.w	r3, r2, r3
 8004488:	43db      	mvns	r3, r3
 800448a:	69ba      	ldr	r2, [r7, #24]
 800448c:	4013      	ands	r3, r2
 800448e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	685b      	ldr	r3, [r3, #4]
 8004494:	091b      	lsrs	r3, r3, #4
 8004496:	f003 0201 	and.w	r2, r3, #1
 800449a:	69fb      	ldr	r3, [r7, #28]
 800449c:	fa02 f303 	lsl.w	r3, r2, r3
 80044a0:	69ba      	ldr	r2, [r7, #24]
 80044a2:	4313      	orrs	r3, r2
 80044a4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	69ba      	ldr	r2, [r7, #24]
 80044aa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	685b      	ldr	r3, [r3, #4]
 80044b0:	f003 0303 	and.w	r3, r3, #3
 80044b4:	2b03      	cmp	r3, #3
 80044b6:	d017      	beq.n	80044e8 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	68db      	ldr	r3, [r3, #12]
 80044bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80044be:	69fb      	ldr	r3, [r7, #28]
 80044c0:	005b      	lsls	r3, r3, #1
 80044c2:	2203      	movs	r2, #3
 80044c4:	fa02 f303 	lsl.w	r3, r2, r3
 80044c8:	43db      	mvns	r3, r3
 80044ca:	69ba      	ldr	r2, [r7, #24]
 80044cc:	4013      	ands	r3, r2
 80044ce:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	689a      	ldr	r2, [r3, #8]
 80044d4:	69fb      	ldr	r3, [r7, #28]
 80044d6:	005b      	lsls	r3, r3, #1
 80044d8:	fa02 f303 	lsl.w	r3, r2, r3
 80044dc:	69ba      	ldr	r2, [r7, #24]
 80044de:	4313      	orrs	r3, r2
 80044e0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	69ba      	ldr	r2, [r7, #24]
 80044e6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	685b      	ldr	r3, [r3, #4]
 80044ec:	f003 0303 	and.w	r3, r3, #3
 80044f0:	2b02      	cmp	r3, #2
 80044f2:	d123      	bne.n	800453c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80044f4:	69fb      	ldr	r3, [r7, #28]
 80044f6:	08da      	lsrs	r2, r3, #3
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	3208      	adds	r2, #8
 80044fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004500:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004502:	69fb      	ldr	r3, [r7, #28]
 8004504:	f003 0307 	and.w	r3, r3, #7
 8004508:	009b      	lsls	r3, r3, #2
 800450a:	220f      	movs	r2, #15
 800450c:	fa02 f303 	lsl.w	r3, r2, r3
 8004510:	43db      	mvns	r3, r3
 8004512:	69ba      	ldr	r2, [r7, #24]
 8004514:	4013      	ands	r3, r2
 8004516:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	691a      	ldr	r2, [r3, #16]
 800451c:	69fb      	ldr	r3, [r7, #28]
 800451e:	f003 0307 	and.w	r3, r3, #7
 8004522:	009b      	lsls	r3, r3, #2
 8004524:	fa02 f303 	lsl.w	r3, r2, r3
 8004528:	69ba      	ldr	r2, [r7, #24]
 800452a:	4313      	orrs	r3, r2
 800452c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800452e:	69fb      	ldr	r3, [r7, #28]
 8004530:	08da      	lsrs	r2, r3, #3
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	3208      	adds	r2, #8
 8004536:	69b9      	ldr	r1, [r7, #24]
 8004538:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004542:	69fb      	ldr	r3, [r7, #28]
 8004544:	005b      	lsls	r3, r3, #1
 8004546:	2203      	movs	r2, #3
 8004548:	fa02 f303 	lsl.w	r3, r2, r3
 800454c:	43db      	mvns	r3, r3
 800454e:	69ba      	ldr	r2, [r7, #24]
 8004550:	4013      	ands	r3, r2
 8004552:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004554:	683b      	ldr	r3, [r7, #0]
 8004556:	685b      	ldr	r3, [r3, #4]
 8004558:	f003 0203 	and.w	r2, r3, #3
 800455c:	69fb      	ldr	r3, [r7, #28]
 800455e:	005b      	lsls	r3, r3, #1
 8004560:	fa02 f303 	lsl.w	r3, r2, r3
 8004564:	69ba      	ldr	r2, [r7, #24]
 8004566:	4313      	orrs	r3, r2
 8004568:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	69ba      	ldr	r2, [r7, #24]
 800456e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	685b      	ldr	r3, [r3, #4]
 8004574:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004578:	2b00      	cmp	r3, #0
 800457a:	f000 80a2 	beq.w	80046c2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800457e:	2300      	movs	r3, #0
 8004580:	60fb      	str	r3, [r7, #12]
 8004582:	4b57      	ldr	r3, [pc, #348]	; (80046e0 <HAL_GPIO_Init+0x2e8>)
 8004584:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004586:	4a56      	ldr	r2, [pc, #344]	; (80046e0 <HAL_GPIO_Init+0x2e8>)
 8004588:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800458c:	6453      	str	r3, [r2, #68]	; 0x44
 800458e:	4b54      	ldr	r3, [pc, #336]	; (80046e0 <HAL_GPIO_Init+0x2e8>)
 8004590:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004592:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004596:	60fb      	str	r3, [r7, #12]
 8004598:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800459a:	4a52      	ldr	r2, [pc, #328]	; (80046e4 <HAL_GPIO_Init+0x2ec>)
 800459c:	69fb      	ldr	r3, [r7, #28]
 800459e:	089b      	lsrs	r3, r3, #2
 80045a0:	3302      	adds	r3, #2
 80045a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80045a8:	69fb      	ldr	r3, [r7, #28]
 80045aa:	f003 0303 	and.w	r3, r3, #3
 80045ae:	009b      	lsls	r3, r3, #2
 80045b0:	220f      	movs	r2, #15
 80045b2:	fa02 f303 	lsl.w	r3, r2, r3
 80045b6:	43db      	mvns	r3, r3
 80045b8:	69ba      	ldr	r2, [r7, #24]
 80045ba:	4013      	ands	r3, r2
 80045bc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	4a49      	ldr	r2, [pc, #292]	; (80046e8 <HAL_GPIO_Init+0x2f0>)
 80045c2:	4293      	cmp	r3, r2
 80045c4:	d019      	beq.n	80045fa <HAL_GPIO_Init+0x202>
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	4a48      	ldr	r2, [pc, #288]	; (80046ec <HAL_GPIO_Init+0x2f4>)
 80045ca:	4293      	cmp	r3, r2
 80045cc:	d013      	beq.n	80045f6 <HAL_GPIO_Init+0x1fe>
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	4a47      	ldr	r2, [pc, #284]	; (80046f0 <HAL_GPIO_Init+0x2f8>)
 80045d2:	4293      	cmp	r3, r2
 80045d4:	d00d      	beq.n	80045f2 <HAL_GPIO_Init+0x1fa>
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	4a46      	ldr	r2, [pc, #280]	; (80046f4 <HAL_GPIO_Init+0x2fc>)
 80045da:	4293      	cmp	r3, r2
 80045dc:	d007      	beq.n	80045ee <HAL_GPIO_Init+0x1f6>
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	4a45      	ldr	r2, [pc, #276]	; (80046f8 <HAL_GPIO_Init+0x300>)
 80045e2:	4293      	cmp	r3, r2
 80045e4:	d101      	bne.n	80045ea <HAL_GPIO_Init+0x1f2>
 80045e6:	2304      	movs	r3, #4
 80045e8:	e008      	b.n	80045fc <HAL_GPIO_Init+0x204>
 80045ea:	2307      	movs	r3, #7
 80045ec:	e006      	b.n	80045fc <HAL_GPIO_Init+0x204>
 80045ee:	2303      	movs	r3, #3
 80045f0:	e004      	b.n	80045fc <HAL_GPIO_Init+0x204>
 80045f2:	2302      	movs	r3, #2
 80045f4:	e002      	b.n	80045fc <HAL_GPIO_Init+0x204>
 80045f6:	2301      	movs	r3, #1
 80045f8:	e000      	b.n	80045fc <HAL_GPIO_Init+0x204>
 80045fa:	2300      	movs	r3, #0
 80045fc:	69fa      	ldr	r2, [r7, #28]
 80045fe:	f002 0203 	and.w	r2, r2, #3
 8004602:	0092      	lsls	r2, r2, #2
 8004604:	4093      	lsls	r3, r2
 8004606:	69ba      	ldr	r2, [r7, #24]
 8004608:	4313      	orrs	r3, r2
 800460a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800460c:	4935      	ldr	r1, [pc, #212]	; (80046e4 <HAL_GPIO_Init+0x2ec>)
 800460e:	69fb      	ldr	r3, [r7, #28]
 8004610:	089b      	lsrs	r3, r3, #2
 8004612:	3302      	adds	r3, #2
 8004614:	69ba      	ldr	r2, [r7, #24]
 8004616:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800461a:	4b38      	ldr	r3, [pc, #224]	; (80046fc <HAL_GPIO_Init+0x304>)
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004620:	693b      	ldr	r3, [r7, #16]
 8004622:	43db      	mvns	r3, r3
 8004624:	69ba      	ldr	r2, [r7, #24]
 8004626:	4013      	ands	r3, r2
 8004628:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	685b      	ldr	r3, [r3, #4]
 800462e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004632:	2b00      	cmp	r3, #0
 8004634:	d003      	beq.n	800463e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8004636:	69ba      	ldr	r2, [r7, #24]
 8004638:	693b      	ldr	r3, [r7, #16]
 800463a:	4313      	orrs	r3, r2
 800463c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800463e:	4a2f      	ldr	r2, [pc, #188]	; (80046fc <HAL_GPIO_Init+0x304>)
 8004640:	69bb      	ldr	r3, [r7, #24]
 8004642:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004644:	4b2d      	ldr	r3, [pc, #180]	; (80046fc <HAL_GPIO_Init+0x304>)
 8004646:	685b      	ldr	r3, [r3, #4]
 8004648:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800464a:	693b      	ldr	r3, [r7, #16]
 800464c:	43db      	mvns	r3, r3
 800464e:	69ba      	ldr	r2, [r7, #24]
 8004650:	4013      	ands	r3, r2
 8004652:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800465c:	2b00      	cmp	r3, #0
 800465e:	d003      	beq.n	8004668 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004660:	69ba      	ldr	r2, [r7, #24]
 8004662:	693b      	ldr	r3, [r7, #16]
 8004664:	4313      	orrs	r3, r2
 8004666:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004668:	4a24      	ldr	r2, [pc, #144]	; (80046fc <HAL_GPIO_Init+0x304>)
 800466a:	69bb      	ldr	r3, [r7, #24]
 800466c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800466e:	4b23      	ldr	r3, [pc, #140]	; (80046fc <HAL_GPIO_Init+0x304>)
 8004670:	689b      	ldr	r3, [r3, #8]
 8004672:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004674:	693b      	ldr	r3, [r7, #16]
 8004676:	43db      	mvns	r3, r3
 8004678:	69ba      	ldr	r2, [r7, #24]
 800467a:	4013      	ands	r3, r2
 800467c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	685b      	ldr	r3, [r3, #4]
 8004682:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004686:	2b00      	cmp	r3, #0
 8004688:	d003      	beq.n	8004692 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800468a:	69ba      	ldr	r2, [r7, #24]
 800468c:	693b      	ldr	r3, [r7, #16]
 800468e:	4313      	orrs	r3, r2
 8004690:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004692:	4a1a      	ldr	r2, [pc, #104]	; (80046fc <HAL_GPIO_Init+0x304>)
 8004694:	69bb      	ldr	r3, [r7, #24]
 8004696:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004698:	4b18      	ldr	r3, [pc, #96]	; (80046fc <HAL_GPIO_Init+0x304>)
 800469a:	68db      	ldr	r3, [r3, #12]
 800469c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800469e:	693b      	ldr	r3, [r7, #16]
 80046a0:	43db      	mvns	r3, r3
 80046a2:	69ba      	ldr	r2, [r7, #24]
 80046a4:	4013      	ands	r3, r2
 80046a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	685b      	ldr	r3, [r3, #4]
 80046ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d003      	beq.n	80046bc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80046b4:	69ba      	ldr	r2, [r7, #24]
 80046b6:	693b      	ldr	r3, [r7, #16]
 80046b8:	4313      	orrs	r3, r2
 80046ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80046bc:	4a0f      	ldr	r2, [pc, #60]	; (80046fc <HAL_GPIO_Init+0x304>)
 80046be:	69bb      	ldr	r3, [r7, #24]
 80046c0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80046c2:	69fb      	ldr	r3, [r7, #28]
 80046c4:	3301      	adds	r3, #1
 80046c6:	61fb      	str	r3, [r7, #28]
 80046c8:	69fb      	ldr	r3, [r7, #28]
 80046ca:	2b0f      	cmp	r3, #15
 80046cc:	f67f aea2 	bls.w	8004414 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80046d0:	bf00      	nop
 80046d2:	bf00      	nop
 80046d4:	3724      	adds	r7, #36	; 0x24
 80046d6:	46bd      	mov	sp, r7
 80046d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046dc:	4770      	bx	lr
 80046de:	bf00      	nop
 80046e0:	40023800 	.word	0x40023800
 80046e4:	40013800 	.word	0x40013800
 80046e8:	40020000 	.word	0x40020000
 80046ec:	40020400 	.word	0x40020400
 80046f0:	40020800 	.word	0x40020800
 80046f4:	40020c00 	.word	0x40020c00
 80046f8:	40021000 	.word	0x40021000
 80046fc:	40013c00 	.word	0x40013c00

08004700 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004700:	b480      	push	{r7}
 8004702:	b085      	sub	sp, #20
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
 8004708:	460b      	mov	r3, r1
 800470a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	691a      	ldr	r2, [r3, #16]
 8004710:	887b      	ldrh	r3, [r7, #2]
 8004712:	4013      	ands	r3, r2
 8004714:	2b00      	cmp	r3, #0
 8004716:	d002      	beq.n	800471e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004718:	2301      	movs	r3, #1
 800471a:	73fb      	strb	r3, [r7, #15]
 800471c:	e001      	b.n	8004722 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800471e:	2300      	movs	r3, #0
 8004720:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004722:	7bfb      	ldrb	r3, [r7, #15]
}
 8004724:	4618      	mov	r0, r3
 8004726:	3714      	adds	r7, #20
 8004728:	46bd      	mov	sp, r7
 800472a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472e:	4770      	bx	lr

08004730 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004730:	b480      	push	{r7}
 8004732:	b083      	sub	sp, #12
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
 8004738:	460b      	mov	r3, r1
 800473a:	807b      	strh	r3, [r7, #2]
 800473c:	4613      	mov	r3, r2
 800473e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004740:	787b      	ldrb	r3, [r7, #1]
 8004742:	2b00      	cmp	r3, #0
 8004744:	d003      	beq.n	800474e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004746:	887a      	ldrh	r2, [r7, #2]
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800474c:	e003      	b.n	8004756 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800474e:	887b      	ldrh	r3, [r7, #2]
 8004750:	041a      	lsls	r2, r3, #16
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	619a      	str	r2, [r3, #24]
}
 8004756:	bf00      	nop
 8004758:	370c      	adds	r7, #12
 800475a:	46bd      	mov	sp, r7
 800475c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004760:	4770      	bx	lr
	...

08004764 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004764:	b580      	push	{r7, lr}
 8004766:	b086      	sub	sp, #24
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2b00      	cmp	r3, #0
 8004770:	d101      	bne.n	8004776 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004772:	2301      	movs	r3, #1
 8004774:	e264      	b.n	8004c40 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f003 0301 	and.w	r3, r3, #1
 800477e:	2b00      	cmp	r3, #0
 8004780:	d075      	beq.n	800486e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004782:	4ba3      	ldr	r3, [pc, #652]	; (8004a10 <HAL_RCC_OscConfig+0x2ac>)
 8004784:	689b      	ldr	r3, [r3, #8]
 8004786:	f003 030c 	and.w	r3, r3, #12
 800478a:	2b04      	cmp	r3, #4
 800478c:	d00c      	beq.n	80047a8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800478e:	4ba0      	ldr	r3, [pc, #640]	; (8004a10 <HAL_RCC_OscConfig+0x2ac>)
 8004790:	689b      	ldr	r3, [r3, #8]
 8004792:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004796:	2b08      	cmp	r3, #8
 8004798:	d112      	bne.n	80047c0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800479a:	4b9d      	ldr	r3, [pc, #628]	; (8004a10 <HAL_RCC_OscConfig+0x2ac>)
 800479c:	685b      	ldr	r3, [r3, #4]
 800479e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80047a2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80047a6:	d10b      	bne.n	80047c0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047a8:	4b99      	ldr	r3, [pc, #612]	; (8004a10 <HAL_RCC_OscConfig+0x2ac>)
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d05b      	beq.n	800486c <HAL_RCC_OscConfig+0x108>
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	685b      	ldr	r3, [r3, #4]
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d157      	bne.n	800486c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80047bc:	2301      	movs	r3, #1
 80047be:	e23f      	b.n	8004c40 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	685b      	ldr	r3, [r3, #4]
 80047c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047c8:	d106      	bne.n	80047d8 <HAL_RCC_OscConfig+0x74>
 80047ca:	4b91      	ldr	r3, [pc, #580]	; (8004a10 <HAL_RCC_OscConfig+0x2ac>)
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	4a90      	ldr	r2, [pc, #576]	; (8004a10 <HAL_RCC_OscConfig+0x2ac>)
 80047d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047d4:	6013      	str	r3, [r2, #0]
 80047d6:	e01d      	b.n	8004814 <HAL_RCC_OscConfig+0xb0>
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	685b      	ldr	r3, [r3, #4]
 80047dc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80047e0:	d10c      	bne.n	80047fc <HAL_RCC_OscConfig+0x98>
 80047e2:	4b8b      	ldr	r3, [pc, #556]	; (8004a10 <HAL_RCC_OscConfig+0x2ac>)
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	4a8a      	ldr	r2, [pc, #552]	; (8004a10 <HAL_RCC_OscConfig+0x2ac>)
 80047e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80047ec:	6013      	str	r3, [r2, #0]
 80047ee:	4b88      	ldr	r3, [pc, #544]	; (8004a10 <HAL_RCC_OscConfig+0x2ac>)
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	4a87      	ldr	r2, [pc, #540]	; (8004a10 <HAL_RCC_OscConfig+0x2ac>)
 80047f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047f8:	6013      	str	r3, [r2, #0]
 80047fa:	e00b      	b.n	8004814 <HAL_RCC_OscConfig+0xb0>
 80047fc:	4b84      	ldr	r3, [pc, #528]	; (8004a10 <HAL_RCC_OscConfig+0x2ac>)
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	4a83      	ldr	r2, [pc, #524]	; (8004a10 <HAL_RCC_OscConfig+0x2ac>)
 8004802:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004806:	6013      	str	r3, [r2, #0]
 8004808:	4b81      	ldr	r3, [pc, #516]	; (8004a10 <HAL_RCC_OscConfig+0x2ac>)
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	4a80      	ldr	r2, [pc, #512]	; (8004a10 <HAL_RCC_OscConfig+0x2ac>)
 800480e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004812:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	685b      	ldr	r3, [r3, #4]
 8004818:	2b00      	cmp	r3, #0
 800481a:	d013      	beq.n	8004844 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800481c:	f7fe fb76 	bl	8002f0c <HAL_GetTick>
 8004820:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004822:	e008      	b.n	8004836 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004824:	f7fe fb72 	bl	8002f0c <HAL_GetTick>
 8004828:	4602      	mov	r2, r0
 800482a:	693b      	ldr	r3, [r7, #16]
 800482c:	1ad3      	subs	r3, r2, r3
 800482e:	2b64      	cmp	r3, #100	; 0x64
 8004830:	d901      	bls.n	8004836 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004832:	2303      	movs	r3, #3
 8004834:	e204      	b.n	8004c40 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004836:	4b76      	ldr	r3, [pc, #472]	; (8004a10 <HAL_RCC_OscConfig+0x2ac>)
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800483e:	2b00      	cmp	r3, #0
 8004840:	d0f0      	beq.n	8004824 <HAL_RCC_OscConfig+0xc0>
 8004842:	e014      	b.n	800486e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004844:	f7fe fb62 	bl	8002f0c <HAL_GetTick>
 8004848:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800484a:	e008      	b.n	800485e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800484c:	f7fe fb5e 	bl	8002f0c <HAL_GetTick>
 8004850:	4602      	mov	r2, r0
 8004852:	693b      	ldr	r3, [r7, #16]
 8004854:	1ad3      	subs	r3, r2, r3
 8004856:	2b64      	cmp	r3, #100	; 0x64
 8004858:	d901      	bls.n	800485e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800485a:	2303      	movs	r3, #3
 800485c:	e1f0      	b.n	8004c40 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800485e:	4b6c      	ldr	r3, [pc, #432]	; (8004a10 <HAL_RCC_OscConfig+0x2ac>)
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004866:	2b00      	cmp	r3, #0
 8004868:	d1f0      	bne.n	800484c <HAL_RCC_OscConfig+0xe8>
 800486a:	e000      	b.n	800486e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800486c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f003 0302 	and.w	r3, r3, #2
 8004876:	2b00      	cmp	r3, #0
 8004878:	d063      	beq.n	8004942 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800487a:	4b65      	ldr	r3, [pc, #404]	; (8004a10 <HAL_RCC_OscConfig+0x2ac>)
 800487c:	689b      	ldr	r3, [r3, #8]
 800487e:	f003 030c 	and.w	r3, r3, #12
 8004882:	2b00      	cmp	r3, #0
 8004884:	d00b      	beq.n	800489e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004886:	4b62      	ldr	r3, [pc, #392]	; (8004a10 <HAL_RCC_OscConfig+0x2ac>)
 8004888:	689b      	ldr	r3, [r3, #8]
 800488a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800488e:	2b08      	cmp	r3, #8
 8004890:	d11c      	bne.n	80048cc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004892:	4b5f      	ldr	r3, [pc, #380]	; (8004a10 <HAL_RCC_OscConfig+0x2ac>)
 8004894:	685b      	ldr	r3, [r3, #4]
 8004896:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800489a:	2b00      	cmp	r3, #0
 800489c:	d116      	bne.n	80048cc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800489e:	4b5c      	ldr	r3, [pc, #368]	; (8004a10 <HAL_RCC_OscConfig+0x2ac>)
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f003 0302 	and.w	r3, r3, #2
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d005      	beq.n	80048b6 <HAL_RCC_OscConfig+0x152>
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	68db      	ldr	r3, [r3, #12]
 80048ae:	2b01      	cmp	r3, #1
 80048b0:	d001      	beq.n	80048b6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80048b2:	2301      	movs	r3, #1
 80048b4:	e1c4      	b.n	8004c40 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048b6:	4b56      	ldr	r3, [pc, #344]	; (8004a10 <HAL_RCC_OscConfig+0x2ac>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	691b      	ldr	r3, [r3, #16]
 80048c2:	00db      	lsls	r3, r3, #3
 80048c4:	4952      	ldr	r1, [pc, #328]	; (8004a10 <HAL_RCC_OscConfig+0x2ac>)
 80048c6:	4313      	orrs	r3, r2
 80048c8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80048ca:	e03a      	b.n	8004942 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	68db      	ldr	r3, [r3, #12]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d020      	beq.n	8004916 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80048d4:	4b4f      	ldr	r3, [pc, #316]	; (8004a14 <HAL_RCC_OscConfig+0x2b0>)
 80048d6:	2201      	movs	r2, #1
 80048d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048da:	f7fe fb17 	bl	8002f0c <HAL_GetTick>
 80048de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048e0:	e008      	b.n	80048f4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80048e2:	f7fe fb13 	bl	8002f0c <HAL_GetTick>
 80048e6:	4602      	mov	r2, r0
 80048e8:	693b      	ldr	r3, [r7, #16]
 80048ea:	1ad3      	subs	r3, r2, r3
 80048ec:	2b02      	cmp	r3, #2
 80048ee:	d901      	bls.n	80048f4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80048f0:	2303      	movs	r3, #3
 80048f2:	e1a5      	b.n	8004c40 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048f4:	4b46      	ldr	r3, [pc, #280]	; (8004a10 <HAL_RCC_OscConfig+0x2ac>)
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f003 0302 	and.w	r3, r3, #2
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d0f0      	beq.n	80048e2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004900:	4b43      	ldr	r3, [pc, #268]	; (8004a10 <HAL_RCC_OscConfig+0x2ac>)
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	691b      	ldr	r3, [r3, #16]
 800490c:	00db      	lsls	r3, r3, #3
 800490e:	4940      	ldr	r1, [pc, #256]	; (8004a10 <HAL_RCC_OscConfig+0x2ac>)
 8004910:	4313      	orrs	r3, r2
 8004912:	600b      	str	r3, [r1, #0]
 8004914:	e015      	b.n	8004942 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004916:	4b3f      	ldr	r3, [pc, #252]	; (8004a14 <HAL_RCC_OscConfig+0x2b0>)
 8004918:	2200      	movs	r2, #0
 800491a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800491c:	f7fe faf6 	bl	8002f0c <HAL_GetTick>
 8004920:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004922:	e008      	b.n	8004936 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004924:	f7fe faf2 	bl	8002f0c <HAL_GetTick>
 8004928:	4602      	mov	r2, r0
 800492a:	693b      	ldr	r3, [r7, #16]
 800492c:	1ad3      	subs	r3, r2, r3
 800492e:	2b02      	cmp	r3, #2
 8004930:	d901      	bls.n	8004936 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004932:	2303      	movs	r3, #3
 8004934:	e184      	b.n	8004c40 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004936:	4b36      	ldr	r3, [pc, #216]	; (8004a10 <HAL_RCC_OscConfig+0x2ac>)
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f003 0302 	and.w	r3, r3, #2
 800493e:	2b00      	cmp	r3, #0
 8004940:	d1f0      	bne.n	8004924 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f003 0308 	and.w	r3, r3, #8
 800494a:	2b00      	cmp	r3, #0
 800494c:	d030      	beq.n	80049b0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	695b      	ldr	r3, [r3, #20]
 8004952:	2b00      	cmp	r3, #0
 8004954:	d016      	beq.n	8004984 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004956:	4b30      	ldr	r3, [pc, #192]	; (8004a18 <HAL_RCC_OscConfig+0x2b4>)
 8004958:	2201      	movs	r2, #1
 800495a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800495c:	f7fe fad6 	bl	8002f0c <HAL_GetTick>
 8004960:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004962:	e008      	b.n	8004976 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004964:	f7fe fad2 	bl	8002f0c <HAL_GetTick>
 8004968:	4602      	mov	r2, r0
 800496a:	693b      	ldr	r3, [r7, #16]
 800496c:	1ad3      	subs	r3, r2, r3
 800496e:	2b02      	cmp	r3, #2
 8004970:	d901      	bls.n	8004976 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004972:	2303      	movs	r3, #3
 8004974:	e164      	b.n	8004c40 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004976:	4b26      	ldr	r3, [pc, #152]	; (8004a10 <HAL_RCC_OscConfig+0x2ac>)
 8004978:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800497a:	f003 0302 	and.w	r3, r3, #2
 800497e:	2b00      	cmp	r3, #0
 8004980:	d0f0      	beq.n	8004964 <HAL_RCC_OscConfig+0x200>
 8004982:	e015      	b.n	80049b0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004984:	4b24      	ldr	r3, [pc, #144]	; (8004a18 <HAL_RCC_OscConfig+0x2b4>)
 8004986:	2200      	movs	r2, #0
 8004988:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800498a:	f7fe fabf 	bl	8002f0c <HAL_GetTick>
 800498e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004990:	e008      	b.n	80049a4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004992:	f7fe fabb 	bl	8002f0c <HAL_GetTick>
 8004996:	4602      	mov	r2, r0
 8004998:	693b      	ldr	r3, [r7, #16]
 800499a:	1ad3      	subs	r3, r2, r3
 800499c:	2b02      	cmp	r3, #2
 800499e:	d901      	bls.n	80049a4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80049a0:	2303      	movs	r3, #3
 80049a2:	e14d      	b.n	8004c40 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80049a4:	4b1a      	ldr	r3, [pc, #104]	; (8004a10 <HAL_RCC_OscConfig+0x2ac>)
 80049a6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80049a8:	f003 0302 	and.w	r3, r3, #2
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d1f0      	bne.n	8004992 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	f003 0304 	and.w	r3, r3, #4
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	f000 80a0 	beq.w	8004afe <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80049be:	2300      	movs	r3, #0
 80049c0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80049c2:	4b13      	ldr	r3, [pc, #76]	; (8004a10 <HAL_RCC_OscConfig+0x2ac>)
 80049c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d10f      	bne.n	80049ee <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80049ce:	2300      	movs	r3, #0
 80049d0:	60bb      	str	r3, [r7, #8]
 80049d2:	4b0f      	ldr	r3, [pc, #60]	; (8004a10 <HAL_RCC_OscConfig+0x2ac>)
 80049d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049d6:	4a0e      	ldr	r2, [pc, #56]	; (8004a10 <HAL_RCC_OscConfig+0x2ac>)
 80049d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80049dc:	6413      	str	r3, [r2, #64]	; 0x40
 80049de:	4b0c      	ldr	r3, [pc, #48]	; (8004a10 <HAL_RCC_OscConfig+0x2ac>)
 80049e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049e6:	60bb      	str	r3, [r7, #8]
 80049e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80049ea:	2301      	movs	r3, #1
 80049ec:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049ee:	4b0b      	ldr	r3, [pc, #44]	; (8004a1c <HAL_RCC_OscConfig+0x2b8>)
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d121      	bne.n	8004a3e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80049fa:	4b08      	ldr	r3, [pc, #32]	; (8004a1c <HAL_RCC_OscConfig+0x2b8>)
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	4a07      	ldr	r2, [pc, #28]	; (8004a1c <HAL_RCC_OscConfig+0x2b8>)
 8004a00:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a04:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a06:	f7fe fa81 	bl	8002f0c <HAL_GetTick>
 8004a0a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a0c:	e011      	b.n	8004a32 <HAL_RCC_OscConfig+0x2ce>
 8004a0e:	bf00      	nop
 8004a10:	40023800 	.word	0x40023800
 8004a14:	42470000 	.word	0x42470000
 8004a18:	42470e80 	.word	0x42470e80
 8004a1c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a20:	f7fe fa74 	bl	8002f0c <HAL_GetTick>
 8004a24:	4602      	mov	r2, r0
 8004a26:	693b      	ldr	r3, [r7, #16]
 8004a28:	1ad3      	subs	r3, r2, r3
 8004a2a:	2b02      	cmp	r3, #2
 8004a2c:	d901      	bls.n	8004a32 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8004a2e:	2303      	movs	r3, #3
 8004a30:	e106      	b.n	8004c40 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a32:	4b85      	ldr	r3, [pc, #532]	; (8004c48 <HAL_RCC_OscConfig+0x4e4>)
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d0f0      	beq.n	8004a20 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	689b      	ldr	r3, [r3, #8]
 8004a42:	2b01      	cmp	r3, #1
 8004a44:	d106      	bne.n	8004a54 <HAL_RCC_OscConfig+0x2f0>
 8004a46:	4b81      	ldr	r3, [pc, #516]	; (8004c4c <HAL_RCC_OscConfig+0x4e8>)
 8004a48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a4a:	4a80      	ldr	r2, [pc, #512]	; (8004c4c <HAL_RCC_OscConfig+0x4e8>)
 8004a4c:	f043 0301 	orr.w	r3, r3, #1
 8004a50:	6713      	str	r3, [r2, #112]	; 0x70
 8004a52:	e01c      	b.n	8004a8e <HAL_RCC_OscConfig+0x32a>
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	689b      	ldr	r3, [r3, #8]
 8004a58:	2b05      	cmp	r3, #5
 8004a5a:	d10c      	bne.n	8004a76 <HAL_RCC_OscConfig+0x312>
 8004a5c:	4b7b      	ldr	r3, [pc, #492]	; (8004c4c <HAL_RCC_OscConfig+0x4e8>)
 8004a5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a60:	4a7a      	ldr	r2, [pc, #488]	; (8004c4c <HAL_RCC_OscConfig+0x4e8>)
 8004a62:	f043 0304 	orr.w	r3, r3, #4
 8004a66:	6713      	str	r3, [r2, #112]	; 0x70
 8004a68:	4b78      	ldr	r3, [pc, #480]	; (8004c4c <HAL_RCC_OscConfig+0x4e8>)
 8004a6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a6c:	4a77      	ldr	r2, [pc, #476]	; (8004c4c <HAL_RCC_OscConfig+0x4e8>)
 8004a6e:	f043 0301 	orr.w	r3, r3, #1
 8004a72:	6713      	str	r3, [r2, #112]	; 0x70
 8004a74:	e00b      	b.n	8004a8e <HAL_RCC_OscConfig+0x32a>
 8004a76:	4b75      	ldr	r3, [pc, #468]	; (8004c4c <HAL_RCC_OscConfig+0x4e8>)
 8004a78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a7a:	4a74      	ldr	r2, [pc, #464]	; (8004c4c <HAL_RCC_OscConfig+0x4e8>)
 8004a7c:	f023 0301 	bic.w	r3, r3, #1
 8004a80:	6713      	str	r3, [r2, #112]	; 0x70
 8004a82:	4b72      	ldr	r3, [pc, #456]	; (8004c4c <HAL_RCC_OscConfig+0x4e8>)
 8004a84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a86:	4a71      	ldr	r2, [pc, #452]	; (8004c4c <HAL_RCC_OscConfig+0x4e8>)
 8004a88:	f023 0304 	bic.w	r3, r3, #4
 8004a8c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	689b      	ldr	r3, [r3, #8]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d015      	beq.n	8004ac2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a96:	f7fe fa39 	bl	8002f0c <HAL_GetTick>
 8004a9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a9c:	e00a      	b.n	8004ab4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004a9e:	f7fe fa35 	bl	8002f0c <HAL_GetTick>
 8004aa2:	4602      	mov	r2, r0
 8004aa4:	693b      	ldr	r3, [r7, #16]
 8004aa6:	1ad3      	subs	r3, r2, r3
 8004aa8:	f241 3288 	movw	r2, #5000	; 0x1388
 8004aac:	4293      	cmp	r3, r2
 8004aae:	d901      	bls.n	8004ab4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004ab0:	2303      	movs	r3, #3
 8004ab2:	e0c5      	b.n	8004c40 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ab4:	4b65      	ldr	r3, [pc, #404]	; (8004c4c <HAL_RCC_OscConfig+0x4e8>)
 8004ab6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ab8:	f003 0302 	and.w	r3, r3, #2
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d0ee      	beq.n	8004a9e <HAL_RCC_OscConfig+0x33a>
 8004ac0:	e014      	b.n	8004aec <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ac2:	f7fe fa23 	bl	8002f0c <HAL_GetTick>
 8004ac6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ac8:	e00a      	b.n	8004ae0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004aca:	f7fe fa1f 	bl	8002f0c <HAL_GetTick>
 8004ace:	4602      	mov	r2, r0
 8004ad0:	693b      	ldr	r3, [r7, #16]
 8004ad2:	1ad3      	subs	r3, r2, r3
 8004ad4:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ad8:	4293      	cmp	r3, r2
 8004ada:	d901      	bls.n	8004ae0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004adc:	2303      	movs	r3, #3
 8004ade:	e0af      	b.n	8004c40 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ae0:	4b5a      	ldr	r3, [pc, #360]	; (8004c4c <HAL_RCC_OscConfig+0x4e8>)
 8004ae2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ae4:	f003 0302 	and.w	r3, r3, #2
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d1ee      	bne.n	8004aca <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004aec:	7dfb      	ldrb	r3, [r7, #23]
 8004aee:	2b01      	cmp	r3, #1
 8004af0:	d105      	bne.n	8004afe <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004af2:	4b56      	ldr	r3, [pc, #344]	; (8004c4c <HAL_RCC_OscConfig+0x4e8>)
 8004af4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004af6:	4a55      	ldr	r2, [pc, #340]	; (8004c4c <HAL_RCC_OscConfig+0x4e8>)
 8004af8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004afc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	699b      	ldr	r3, [r3, #24]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	f000 809b 	beq.w	8004c3e <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004b08:	4b50      	ldr	r3, [pc, #320]	; (8004c4c <HAL_RCC_OscConfig+0x4e8>)
 8004b0a:	689b      	ldr	r3, [r3, #8]
 8004b0c:	f003 030c 	and.w	r3, r3, #12
 8004b10:	2b08      	cmp	r3, #8
 8004b12:	d05c      	beq.n	8004bce <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	699b      	ldr	r3, [r3, #24]
 8004b18:	2b02      	cmp	r3, #2
 8004b1a:	d141      	bne.n	8004ba0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b1c:	4b4c      	ldr	r3, [pc, #304]	; (8004c50 <HAL_RCC_OscConfig+0x4ec>)
 8004b1e:	2200      	movs	r2, #0
 8004b20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b22:	f7fe f9f3 	bl	8002f0c <HAL_GetTick>
 8004b26:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b28:	e008      	b.n	8004b3c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b2a:	f7fe f9ef 	bl	8002f0c <HAL_GetTick>
 8004b2e:	4602      	mov	r2, r0
 8004b30:	693b      	ldr	r3, [r7, #16]
 8004b32:	1ad3      	subs	r3, r2, r3
 8004b34:	2b02      	cmp	r3, #2
 8004b36:	d901      	bls.n	8004b3c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004b38:	2303      	movs	r3, #3
 8004b3a:	e081      	b.n	8004c40 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b3c:	4b43      	ldr	r3, [pc, #268]	; (8004c4c <HAL_RCC_OscConfig+0x4e8>)
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d1f0      	bne.n	8004b2a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	69da      	ldr	r2, [r3, #28]
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	6a1b      	ldr	r3, [r3, #32]
 8004b50:	431a      	orrs	r2, r3
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b56:	019b      	lsls	r3, r3, #6
 8004b58:	431a      	orrs	r2, r3
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b5e:	085b      	lsrs	r3, r3, #1
 8004b60:	3b01      	subs	r3, #1
 8004b62:	041b      	lsls	r3, r3, #16
 8004b64:	431a      	orrs	r2, r3
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b6a:	061b      	lsls	r3, r3, #24
 8004b6c:	4937      	ldr	r1, [pc, #220]	; (8004c4c <HAL_RCC_OscConfig+0x4e8>)
 8004b6e:	4313      	orrs	r3, r2
 8004b70:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004b72:	4b37      	ldr	r3, [pc, #220]	; (8004c50 <HAL_RCC_OscConfig+0x4ec>)
 8004b74:	2201      	movs	r2, #1
 8004b76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b78:	f7fe f9c8 	bl	8002f0c <HAL_GetTick>
 8004b7c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b7e:	e008      	b.n	8004b92 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b80:	f7fe f9c4 	bl	8002f0c <HAL_GetTick>
 8004b84:	4602      	mov	r2, r0
 8004b86:	693b      	ldr	r3, [r7, #16]
 8004b88:	1ad3      	subs	r3, r2, r3
 8004b8a:	2b02      	cmp	r3, #2
 8004b8c:	d901      	bls.n	8004b92 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8004b8e:	2303      	movs	r3, #3
 8004b90:	e056      	b.n	8004c40 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b92:	4b2e      	ldr	r3, [pc, #184]	; (8004c4c <HAL_RCC_OscConfig+0x4e8>)
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d0f0      	beq.n	8004b80 <HAL_RCC_OscConfig+0x41c>
 8004b9e:	e04e      	b.n	8004c3e <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ba0:	4b2b      	ldr	r3, [pc, #172]	; (8004c50 <HAL_RCC_OscConfig+0x4ec>)
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ba6:	f7fe f9b1 	bl	8002f0c <HAL_GetTick>
 8004baa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bac:	e008      	b.n	8004bc0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004bae:	f7fe f9ad 	bl	8002f0c <HAL_GetTick>
 8004bb2:	4602      	mov	r2, r0
 8004bb4:	693b      	ldr	r3, [r7, #16]
 8004bb6:	1ad3      	subs	r3, r2, r3
 8004bb8:	2b02      	cmp	r3, #2
 8004bba:	d901      	bls.n	8004bc0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004bbc:	2303      	movs	r3, #3
 8004bbe:	e03f      	b.n	8004c40 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bc0:	4b22      	ldr	r3, [pc, #136]	; (8004c4c <HAL_RCC_OscConfig+0x4e8>)
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d1f0      	bne.n	8004bae <HAL_RCC_OscConfig+0x44a>
 8004bcc:	e037      	b.n	8004c3e <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	699b      	ldr	r3, [r3, #24]
 8004bd2:	2b01      	cmp	r3, #1
 8004bd4:	d101      	bne.n	8004bda <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8004bd6:	2301      	movs	r3, #1
 8004bd8:	e032      	b.n	8004c40 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004bda:	4b1c      	ldr	r3, [pc, #112]	; (8004c4c <HAL_RCC_OscConfig+0x4e8>)
 8004bdc:	685b      	ldr	r3, [r3, #4]
 8004bde:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	699b      	ldr	r3, [r3, #24]
 8004be4:	2b01      	cmp	r3, #1
 8004be6:	d028      	beq.n	8004c3a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004bf2:	429a      	cmp	r2, r3
 8004bf4:	d121      	bne.n	8004c3a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c00:	429a      	cmp	r2, r3
 8004c02:	d11a      	bne.n	8004c3a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004c04:	68fa      	ldr	r2, [r7, #12]
 8004c06:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004c0a:	4013      	ands	r3, r2
 8004c0c:	687a      	ldr	r2, [r7, #4]
 8004c0e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004c10:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004c12:	4293      	cmp	r3, r2
 8004c14:	d111      	bne.n	8004c3a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c20:	085b      	lsrs	r3, r3, #1
 8004c22:	3b01      	subs	r3, #1
 8004c24:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004c26:	429a      	cmp	r2, r3
 8004c28:	d107      	bne.n	8004c3a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c34:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004c36:	429a      	cmp	r2, r3
 8004c38:	d001      	beq.n	8004c3e <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8004c3a:	2301      	movs	r3, #1
 8004c3c:	e000      	b.n	8004c40 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8004c3e:	2300      	movs	r3, #0
}
 8004c40:	4618      	mov	r0, r3
 8004c42:	3718      	adds	r7, #24
 8004c44:	46bd      	mov	sp, r7
 8004c46:	bd80      	pop	{r7, pc}
 8004c48:	40007000 	.word	0x40007000
 8004c4c:	40023800 	.word	0x40023800
 8004c50:	42470060 	.word	0x42470060

08004c54 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b084      	sub	sp, #16
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	6078      	str	r0, [r7, #4]
 8004c5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d101      	bne.n	8004c68 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004c64:	2301      	movs	r3, #1
 8004c66:	e0cc      	b.n	8004e02 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004c68:	4b68      	ldr	r3, [pc, #416]	; (8004e0c <HAL_RCC_ClockConfig+0x1b8>)
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f003 0307 	and.w	r3, r3, #7
 8004c70:	683a      	ldr	r2, [r7, #0]
 8004c72:	429a      	cmp	r2, r3
 8004c74:	d90c      	bls.n	8004c90 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c76:	4b65      	ldr	r3, [pc, #404]	; (8004e0c <HAL_RCC_ClockConfig+0x1b8>)
 8004c78:	683a      	ldr	r2, [r7, #0]
 8004c7a:	b2d2      	uxtb	r2, r2
 8004c7c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c7e:	4b63      	ldr	r3, [pc, #396]	; (8004e0c <HAL_RCC_ClockConfig+0x1b8>)
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f003 0307 	and.w	r3, r3, #7
 8004c86:	683a      	ldr	r2, [r7, #0]
 8004c88:	429a      	cmp	r2, r3
 8004c8a:	d001      	beq.n	8004c90 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004c8c:	2301      	movs	r3, #1
 8004c8e:	e0b8      	b.n	8004e02 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f003 0302 	and.w	r3, r3, #2
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d020      	beq.n	8004cde <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f003 0304 	and.w	r3, r3, #4
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d005      	beq.n	8004cb4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004ca8:	4b59      	ldr	r3, [pc, #356]	; (8004e10 <HAL_RCC_ClockConfig+0x1bc>)
 8004caa:	689b      	ldr	r3, [r3, #8]
 8004cac:	4a58      	ldr	r2, [pc, #352]	; (8004e10 <HAL_RCC_ClockConfig+0x1bc>)
 8004cae:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004cb2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f003 0308 	and.w	r3, r3, #8
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d005      	beq.n	8004ccc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004cc0:	4b53      	ldr	r3, [pc, #332]	; (8004e10 <HAL_RCC_ClockConfig+0x1bc>)
 8004cc2:	689b      	ldr	r3, [r3, #8]
 8004cc4:	4a52      	ldr	r2, [pc, #328]	; (8004e10 <HAL_RCC_ClockConfig+0x1bc>)
 8004cc6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004cca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ccc:	4b50      	ldr	r3, [pc, #320]	; (8004e10 <HAL_RCC_ClockConfig+0x1bc>)
 8004cce:	689b      	ldr	r3, [r3, #8]
 8004cd0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	689b      	ldr	r3, [r3, #8]
 8004cd8:	494d      	ldr	r1, [pc, #308]	; (8004e10 <HAL_RCC_ClockConfig+0x1bc>)
 8004cda:	4313      	orrs	r3, r2
 8004cdc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f003 0301 	and.w	r3, r3, #1
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d044      	beq.n	8004d74 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	685b      	ldr	r3, [r3, #4]
 8004cee:	2b01      	cmp	r3, #1
 8004cf0:	d107      	bne.n	8004d02 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004cf2:	4b47      	ldr	r3, [pc, #284]	; (8004e10 <HAL_RCC_ClockConfig+0x1bc>)
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d119      	bne.n	8004d32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004cfe:	2301      	movs	r3, #1
 8004d00:	e07f      	b.n	8004e02 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	685b      	ldr	r3, [r3, #4]
 8004d06:	2b02      	cmp	r3, #2
 8004d08:	d003      	beq.n	8004d12 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d0e:	2b03      	cmp	r3, #3
 8004d10:	d107      	bne.n	8004d22 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d12:	4b3f      	ldr	r3, [pc, #252]	; (8004e10 <HAL_RCC_ClockConfig+0x1bc>)
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d109      	bne.n	8004d32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d1e:	2301      	movs	r3, #1
 8004d20:	e06f      	b.n	8004e02 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d22:	4b3b      	ldr	r3, [pc, #236]	; (8004e10 <HAL_RCC_ClockConfig+0x1bc>)
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f003 0302 	and.w	r3, r3, #2
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d101      	bne.n	8004d32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d2e:	2301      	movs	r3, #1
 8004d30:	e067      	b.n	8004e02 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004d32:	4b37      	ldr	r3, [pc, #220]	; (8004e10 <HAL_RCC_ClockConfig+0x1bc>)
 8004d34:	689b      	ldr	r3, [r3, #8]
 8004d36:	f023 0203 	bic.w	r2, r3, #3
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	685b      	ldr	r3, [r3, #4]
 8004d3e:	4934      	ldr	r1, [pc, #208]	; (8004e10 <HAL_RCC_ClockConfig+0x1bc>)
 8004d40:	4313      	orrs	r3, r2
 8004d42:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004d44:	f7fe f8e2 	bl	8002f0c <HAL_GetTick>
 8004d48:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d4a:	e00a      	b.n	8004d62 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d4c:	f7fe f8de 	bl	8002f0c <HAL_GetTick>
 8004d50:	4602      	mov	r2, r0
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	1ad3      	subs	r3, r2, r3
 8004d56:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d5a:	4293      	cmp	r3, r2
 8004d5c:	d901      	bls.n	8004d62 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004d5e:	2303      	movs	r3, #3
 8004d60:	e04f      	b.n	8004e02 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d62:	4b2b      	ldr	r3, [pc, #172]	; (8004e10 <HAL_RCC_ClockConfig+0x1bc>)
 8004d64:	689b      	ldr	r3, [r3, #8]
 8004d66:	f003 020c 	and.w	r2, r3, #12
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	685b      	ldr	r3, [r3, #4]
 8004d6e:	009b      	lsls	r3, r3, #2
 8004d70:	429a      	cmp	r2, r3
 8004d72:	d1eb      	bne.n	8004d4c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004d74:	4b25      	ldr	r3, [pc, #148]	; (8004e0c <HAL_RCC_ClockConfig+0x1b8>)
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f003 0307 	and.w	r3, r3, #7
 8004d7c:	683a      	ldr	r2, [r7, #0]
 8004d7e:	429a      	cmp	r2, r3
 8004d80:	d20c      	bcs.n	8004d9c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d82:	4b22      	ldr	r3, [pc, #136]	; (8004e0c <HAL_RCC_ClockConfig+0x1b8>)
 8004d84:	683a      	ldr	r2, [r7, #0]
 8004d86:	b2d2      	uxtb	r2, r2
 8004d88:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d8a:	4b20      	ldr	r3, [pc, #128]	; (8004e0c <HAL_RCC_ClockConfig+0x1b8>)
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f003 0307 	and.w	r3, r3, #7
 8004d92:	683a      	ldr	r2, [r7, #0]
 8004d94:	429a      	cmp	r2, r3
 8004d96:	d001      	beq.n	8004d9c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004d98:	2301      	movs	r3, #1
 8004d9a:	e032      	b.n	8004e02 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f003 0304 	and.w	r3, r3, #4
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d008      	beq.n	8004dba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004da8:	4b19      	ldr	r3, [pc, #100]	; (8004e10 <HAL_RCC_ClockConfig+0x1bc>)
 8004daa:	689b      	ldr	r3, [r3, #8]
 8004dac:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	68db      	ldr	r3, [r3, #12]
 8004db4:	4916      	ldr	r1, [pc, #88]	; (8004e10 <HAL_RCC_ClockConfig+0x1bc>)
 8004db6:	4313      	orrs	r3, r2
 8004db8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	f003 0308 	and.w	r3, r3, #8
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d009      	beq.n	8004dda <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004dc6:	4b12      	ldr	r3, [pc, #72]	; (8004e10 <HAL_RCC_ClockConfig+0x1bc>)
 8004dc8:	689b      	ldr	r3, [r3, #8]
 8004dca:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	691b      	ldr	r3, [r3, #16]
 8004dd2:	00db      	lsls	r3, r3, #3
 8004dd4:	490e      	ldr	r1, [pc, #56]	; (8004e10 <HAL_RCC_ClockConfig+0x1bc>)
 8004dd6:	4313      	orrs	r3, r2
 8004dd8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004dda:	f000 f821 	bl	8004e20 <HAL_RCC_GetSysClockFreq>
 8004dde:	4602      	mov	r2, r0
 8004de0:	4b0b      	ldr	r3, [pc, #44]	; (8004e10 <HAL_RCC_ClockConfig+0x1bc>)
 8004de2:	689b      	ldr	r3, [r3, #8]
 8004de4:	091b      	lsrs	r3, r3, #4
 8004de6:	f003 030f 	and.w	r3, r3, #15
 8004dea:	490a      	ldr	r1, [pc, #40]	; (8004e14 <HAL_RCC_ClockConfig+0x1c0>)
 8004dec:	5ccb      	ldrb	r3, [r1, r3]
 8004dee:	fa22 f303 	lsr.w	r3, r2, r3
 8004df2:	4a09      	ldr	r2, [pc, #36]	; (8004e18 <HAL_RCC_ClockConfig+0x1c4>)
 8004df4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004df6:	4b09      	ldr	r3, [pc, #36]	; (8004e1c <HAL_RCC_ClockConfig+0x1c8>)
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	f7fe f842 	bl	8002e84 <HAL_InitTick>

  return HAL_OK;
 8004e00:	2300      	movs	r3, #0
}
 8004e02:	4618      	mov	r0, r3
 8004e04:	3710      	adds	r7, #16
 8004e06:	46bd      	mov	sp, r7
 8004e08:	bd80      	pop	{r7, pc}
 8004e0a:	bf00      	nop
 8004e0c:	40023c00 	.word	0x40023c00
 8004e10:	40023800 	.word	0x40023800
 8004e14:	080089c8 	.word	0x080089c8
 8004e18:	2000000c 	.word	0x2000000c
 8004e1c:	20000010 	.word	0x20000010

08004e20 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004e20:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004e24:	b084      	sub	sp, #16
 8004e26:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004e28:	2300      	movs	r3, #0
 8004e2a:	607b      	str	r3, [r7, #4]
 8004e2c:	2300      	movs	r3, #0
 8004e2e:	60fb      	str	r3, [r7, #12]
 8004e30:	2300      	movs	r3, #0
 8004e32:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004e34:	2300      	movs	r3, #0
 8004e36:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004e38:	4b67      	ldr	r3, [pc, #412]	; (8004fd8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004e3a:	689b      	ldr	r3, [r3, #8]
 8004e3c:	f003 030c 	and.w	r3, r3, #12
 8004e40:	2b08      	cmp	r3, #8
 8004e42:	d00d      	beq.n	8004e60 <HAL_RCC_GetSysClockFreq+0x40>
 8004e44:	2b08      	cmp	r3, #8
 8004e46:	f200 80bd 	bhi.w	8004fc4 <HAL_RCC_GetSysClockFreq+0x1a4>
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d002      	beq.n	8004e54 <HAL_RCC_GetSysClockFreq+0x34>
 8004e4e:	2b04      	cmp	r3, #4
 8004e50:	d003      	beq.n	8004e5a <HAL_RCC_GetSysClockFreq+0x3a>
 8004e52:	e0b7      	b.n	8004fc4 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004e54:	4b61      	ldr	r3, [pc, #388]	; (8004fdc <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004e56:	60bb      	str	r3, [r7, #8]
       break;
 8004e58:	e0b7      	b.n	8004fca <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004e5a:	4b61      	ldr	r3, [pc, #388]	; (8004fe0 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8004e5c:	60bb      	str	r3, [r7, #8]
      break;
 8004e5e:	e0b4      	b.n	8004fca <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004e60:	4b5d      	ldr	r3, [pc, #372]	; (8004fd8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004e62:	685b      	ldr	r3, [r3, #4]
 8004e64:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004e68:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004e6a:	4b5b      	ldr	r3, [pc, #364]	; (8004fd8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004e6c:	685b      	ldr	r3, [r3, #4]
 8004e6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d04d      	beq.n	8004f12 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004e76:	4b58      	ldr	r3, [pc, #352]	; (8004fd8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004e78:	685b      	ldr	r3, [r3, #4]
 8004e7a:	099b      	lsrs	r3, r3, #6
 8004e7c:	461a      	mov	r2, r3
 8004e7e:	f04f 0300 	mov.w	r3, #0
 8004e82:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004e86:	f04f 0100 	mov.w	r1, #0
 8004e8a:	ea02 0800 	and.w	r8, r2, r0
 8004e8e:	ea03 0901 	and.w	r9, r3, r1
 8004e92:	4640      	mov	r0, r8
 8004e94:	4649      	mov	r1, r9
 8004e96:	f04f 0200 	mov.w	r2, #0
 8004e9a:	f04f 0300 	mov.w	r3, #0
 8004e9e:	014b      	lsls	r3, r1, #5
 8004ea0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004ea4:	0142      	lsls	r2, r0, #5
 8004ea6:	4610      	mov	r0, r2
 8004ea8:	4619      	mov	r1, r3
 8004eaa:	ebb0 0008 	subs.w	r0, r0, r8
 8004eae:	eb61 0109 	sbc.w	r1, r1, r9
 8004eb2:	f04f 0200 	mov.w	r2, #0
 8004eb6:	f04f 0300 	mov.w	r3, #0
 8004eba:	018b      	lsls	r3, r1, #6
 8004ebc:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004ec0:	0182      	lsls	r2, r0, #6
 8004ec2:	1a12      	subs	r2, r2, r0
 8004ec4:	eb63 0301 	sbc.w	r3, r3, r1
 8004ec8:	f04f 0000 	mov.w	r0, #0
 8004ecc:	f04f 0100 	mov.w	r1, #0
 8004ed0:	00d9      	lsls	r1, r3, #3
 8004ed2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004ed6:	00d0      	lsls	r0, r2, #3
 8004ed8:	4602      	mov	r2, r0
 8004eda:	460b      	mov	r3, r1
 8004edc:	eb12 0208 	adds.w	r2, r2, r8
 8004ee0:	eb43 0309 	adc.w	r3, r3, r9
 8004ee4:	f04f 0000 	mov.w	r0, #0
 8004ee8:	f04f 0100 	mov.w	r1, #0
 8004eec:	0259      	lsls	r1, r3, #9
 8004eee:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8004ef2:	0250      	lsls	r0, r2, #9
 8004ef4:	4602      	mov	r2, r0
 8004ef6:	460b      	mov	r3, r1
 8004ef8:	4610      	mov	r0, r2
 8004efa:	4619      	mov	r1, r3
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	461a      	mov	r2, r3
 8004f00:	f04f 0300 	mov.w	r3, #0
 8004f04:	f7fb fdca 	bl	8000a9c <__aeabi_uldivmod>
 8004f08:	4602      	mov	r2, r0
 8004f0a:	460b      	mov	r3, r1
 8004f0c:	4613      	mov	r3, r2
 8004f0e:	60fb      	str	r3, [r7, #12]
 8004f10:	e04a      	b.n	8004fa8 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f12:	4b31      	ldr	r3, [pc, #196]	; (8004fd8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004f14:	685b      	ldr	r3, [r3, #4]
 8004f16:	099b      	lsrs	r3, r3, #6
 8004f18:	461a      	mov	r2, r3
 8004f1a:	f04f 0300 	mov.w	r3, #0
 8004f1e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004f22:	f04f 0100 	mov.w	r1, #0
 8004f26:	ea02 0400 	and.w	r4, r2, r0
 8004f2a:	ea03 0501 	and.w	r5, r3, r1
 8004f2e:	4620      	mov	r0, r4
 8004f30:	4629      	mov	r1, r5
 8004f32:	f04f 0200 	mov.w	r2, #0
 8004f36:	f04f 0300 	mov.w	r3, #0
 8004f3a:	014b      	lsls	r3, r1, #5
 8004f3c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004f40:	0142      	lsls	r2, r0, #5
 8004f42:	4610      	mov	r0, r2
 8004f44:	4619      	mov	r1, r3
 8004f46:	1b00      	subs	r0, r0, r4
 8004f48:	eb61 0105 	sbc.w	r1, r1, r5
 8004f4c:	f04f 0200 	mov.w	r2, #0
 8004f50:	f04f 0300 	mov.w	r3, #0
 8004f54:	018b      	lsls	r3, r1, #6
 8004f56:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004f5a:	0182      	lsls	r2, r0, #6
 8004f5c:	1a12      	subs	r2, r2, r0
 8004f5e:	eb63 0301 	sbc.w	r3, r3, r1
 8004f62:	f04f 0000 	mov.w	r0, #0
 8004f66:	f04f 0100 	mov.w	r1, #0
 8004f6a:	00d9      	lsls	r1, r3, #3
 8004f6c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004f70:	00d0      	lsls	r0, r2, #3
 8004f72:	4602      	mov	r2, r0
 8004f74:	460b      	mov	r3, r1
 8004f76:	1912      	adds	r2, r2, r4
 8004f78:	eb45 0303 	adc.w	r3, r5, r3
 8004f7c:	f04f 0000 	mov.w	r0, #0
 8004f80:	f04f 0100 	mov.w	r1, #0
 8004f84:	0299      	lsls	r1, r3, #10
 8004f86:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004f8a:	0290      	lsls	r0, r2, #10
 8004f8c:	4602      	mov	r2, r0
 8004f8e:	460b      	mov	r3, r1
 8004f90:	4610      	mov	r0, r2
 8004f92:	4619      	mov	r1, r3
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	461a      	mov	r2, r3
 8004f98:	f04f 0300 	mov.w	r3, #0
 8004f9c:	f7fb fd7e 	bl	8000a9c <__aeabi_uldivmod>
 8004fa0:	4602      	mov	r2, r0
 8004fa2:	460b      	mov	r3, r1
 8004fa4:	4613      	mov	r3, r2
 8004fa6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004fa8:	4b0b      	ldr	r3, [pc, #44]	; (8004fd8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004faa:	685b      	ldr	r3, [r3, #4]
 8004fac:	0c1b      	lsrs	r3, r3, #16
 8004fae:	f003 0303 	and.w	r3, r3, #3
 8004fb2:	3301      	adds	r3, #1
 8004fb4:	005b      	lsls	r3, r3, #1
 8004fb6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004fb8:	68fa      	ldr	r2, [r7, #12]
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fc0:	60bb      	str	r3, [r7, #8]
      break;
 8004fc2:	e002      	b.n	8004fca <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004fc4:	4b05      	ldr	r3, [pc, #20]	; (8004fdc <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004fc6:	60bb      	str	r3, [r7, #8]
      break;
 8004fc8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004fca:	68bb      	ldr	r3, [r7, #8]
}
 8004fcc:	4618      	mov	r0, r3
 8004fce:	3710      	adds	r7, #16
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8004fd6:	bf00      	nop
 8004fd8:	40023800 	.word	0x40023800
 8004fdc:	00f42400 	.word	0x00f42400
 8004fe0:	007a1200 	.word	0x007a1200

08004fe4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004fe4:	b480      	push	{r7}
 8004fe6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004fe8:	4b03      	ldr	r3, [pc, #12]	; (8004ff8 <HAL_RCC_GetHCLKFreq+0x14>)
 8004fea:	681b      	ldr	r3, [r3, #0]
}
 8004fec:	4618      	mov	r0, r3
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff4:	4770      	bx	lr
 8004ff6:	bf00      	nop
 8004ff8:	2000000c 	.word	0x2000000c

08004ffc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005000:	f7ff fff0 	bl	8004fe4 <HAL_RCC_GetHCLKFreq>
 8005004:	4602      	mov	r2, r0
 8005006:	4b05      	ldr	r3, [pc, #20]	; (800501c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005008:	689b      	ldr	r3, [r3, #8]
 800500a:	0a9b      	lsrs	r3, r3, #10
 800500c:	f003 0307 	and.w	r3, r3, #7
 8005010:	4903      	ldr	r1, [pc, #12]	; (8005020 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005012:	5ccb      	ldrb	r3, [r1, r3]
 8005014:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005018:	4618      	mov	r0, r3
 800501a:	bd80      	pop	{r7, pc}
 800501c:	40023800 	.word	0x40023800
 8005020:	080089d8 	.word	0x080089d8

08005024 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005024:	b580      	push	{r7, lr}
 8005026:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005028:	f7ff ffdc 	bl	8004fe4 <HAL_RCC_GetHCLKFreq>
 800502c:	4602      	mov	r2, r0
 800502e:	4b05      	ldr	r3, [pc, #20]	; (8005044 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005030:	689b      	ldr	r3, [r3, #8]
 8005032:	0b5b      	lsrs	r3, r3, #13
 8005034:	f003 0307 	and.w	r3, r3, #7
 8005038:	4903      	ldr	r1, [pc, #12]	; (8005048 <HAL_RCC_GetPCLK2Freq+0x24>)
 800503a:	5ccb      	ldrb	r3, [r1, r3]
 800503c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005040:	4618      	mov	r0, r3
 8005042:	bd80      	pop	{r7, pc}
 8005044:	40023800 	.word	0x40023800
 8005048:	080089d8 	.word	0x080089d8

0800504c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800504c:	b580      	push	{r7, lr}
 800504e:	b082      	sub	sp, #8
 8005050:	af00      	add	r7, sp, #0
 8005052:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2b00      	cmp	r3, #0
 8005058:	d101      	bne.n	800505e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800505a:	2301      	movs	r3, #1
 800505c:	e07b      	b.n	8005156 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005062:	2b00      	cmp	r3, #0
 8005064:	d108      	bne.n	8005078 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	685b      	ldr	r3, [r3, #4]
 800506a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800506e:	d009      	beq.n	8005084 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2200      	movs	r2, #0
 8005074:	61da      	str	r2, [r3, #28]
 8005076:	e005      	b.n	8005084 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2200      	movs	r2, #0
 800507c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	2200      	movs	r2, #0
 8005082:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2200      	movs	r2, #0
 8005088:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005090:	b2db      	uxtb	r3, r3
 8005092:	2b00      	cmp	r3, #0
 8005094:	d106      	bne.n	80050a4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	2200      	movs	r2, #0
 800509a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800509e:	6878      	ldr	r0, [r7, #4]
 80050a0:	f7fd fd22 	bl	8002ae8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2202      	movs	r2, #2
 80050a8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	681a      	ldr	r2, [r3, #0]
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80050ba:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	685b      	ldr	r3, [r3, #4]
 80050c0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	689b      	ldr	r3, [r3, #8]
 80050c8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80050cc:	431a      	orrs	r2, r3
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	68db      	ldr	r3, [r3, #12]
 80050d2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80050d6:	431a      	orrs	r2, r3
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	691b      	ldr	r3, [r3, #16]
 80050dc:	f003 0302 	and.w	r3, r3, #2
 80050e0:	431a      	orrs	r2, r3
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	695b      	ldr	r3, [r3, #20]
 80050e6:	f003 0301 	and.w	r3, r3, #1
 80050ea:	431a      	orrs	r2, r3
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	699b      	ldr	r3, [r3, #24]
 80050f0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80050f4:	431a      	orrs	r2, r3
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	69db      	ldr	r3, [r3, #28]
 80050fa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80050fe:	431a      	orrs	r2, r3
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	6a1b      	ldr	r3, [r3, #32]
 8005104:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005108:	ea42 0103 	orr.w	r1, r2, r3
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005110:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	430a      	orrs	r2, r1
 800511a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	699b      	ldr	r3, [r3, #24]
 8005120:	0c1b      	lsrs	r3, r3, #16
 8005122:	f003 0104 	and.w	r1, r3, #4
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800512a:	f003 0210 	and.w	r2, r3, #16
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	430a      	orrs	r2, r1
 8005134:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	69da      	ldr	r2, [r3, #28]
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005144:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	2200      	movs	r2, #0
 800514a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2201      	movs	r2, #1
 8005150:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005154:	2300      	movs	r3, #0
}
 8005156:	4618      	mov	r0, r3
 8005158:	3708      	adds	r7, #8
 800515a:	46bd      	mov	sp, r7
 800515c:	bd80      	pop	{r7, pc}
	...

08005160 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8005160:	b480      	push	{r7}
 8005162:	b087      	sub	sp, #28
 8005164:	af00      	add	r7, sp, #0
 8005166:	60f8      	str	r0, [r7, #12]
 8005168:	60b9      	str	r1, [r7, #8]
 800516a:	4613      	mov	r3, r2
 800516c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800516e:	2300      	movs	r3, #0
 8005170:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005178:	2b01      	cmp	r3, #1
 800517a:	d101      	bne.n	8005180 <HAL_SPI_Transmit_IT+0x20>
 800517c:	2302      	movs	r3, #2
 800517e:	e06f      	b.n	8005260 <HAL_SPI_Transmit_IT+0x100>
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	2201      	movs	r2, #1
 8005184:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if ((pData == NULL) || (Size == 0U))
 8005188:	68bb      	ldr	r3, [r7, #8]
 800518a:	2b00      	cmp	r3, #0
 800518c:	d002      	beq.n	8005194 <HAL_SPI_Transmit_IT+0x34>
 800518e:	88fb      	ldrh	r3, [r7, #6]
 8005190:	2b00      	cmp	r3, #0
 8005192:	d102      	bne.n	800519a <HAL_SPI_Transmit_IT+0x3a>
  {
    errorcode = HAL_ERROR;
 8005194:	2301      	movs	r3, #1
 8005196:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005198:	e05d      	b.n	8005256 <HAL_SPI_Transmit_IT+0xf6>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80051a0:	b2db      	uxtb	r3, r3
 80051a2:	2b01      	cmp	r3, #1
 80051a4:	d002      	beq.n	80051ac <HAL_SPI_Transmit_IT+0x4c>
  {
    errorcode = HAL_BUSY;
 80051a6:	2302      	movs	r3, #2
 80051a8:	75fb      	strb	r3, [r7, #23]
    goto error;
 80051aa:	e054      	b.n	8005256 <HAL_SPI_Transmit_IT+0xf6>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	2203      	movs	r2, #3
 80051b0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	2200      	movs	r2, #0
 80051b8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	68ba      	ldr	r2, [r7, #8]
 80051be:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	88fa      	ldrh	r2, [r7, #6]
 80051c4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	88fa      	ldrh	r2, [r7, #6]
 80051ca:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	2200      	movs	r2, #0
 80051d0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	2200      	movs	r2, #0
 80051d6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	2200      	movs	r2, #0
 80051dc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	2200      	movs	r2, #0
 80051e2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	68db      	ldr	r3, [r3, #12]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d003      	beq.n	80051f4 <HAL_SPI_Transmit_IT+0x94>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	4a1f      	ldr	r2, [pc, #124]	; (800526c <HAL_SPI_Transmit_IT+0x10c>)
 80051f0:	645a      	str	r2, [r3, #68]	; 0x44
 80051f2:	e002      	b.n	80051fa <HAL_SPI_Transmit_IT+0x9a>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	4a1e      	ldr	r2, [pc, #120]	; (8005270 <HAL_SPI_Transmit_IT+0x110>)
 80051f8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	689b      	ldr	r3, [r3, #8]
 80051fe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005202:	d10f      	bne.n	8005224 <HAL_SPI_Transmit_IT+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	681a      	ldr	r2, [r3, #0]
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005212:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	681a      	ldr	r2, [r3, #0]
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005222:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	685a      	ldr	r2, [r3, #4]
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 8005232:	605a      	str	r2, [r3, #4]


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800523e:	2b40      	cmp	r3, #64	; 0x40
 8005240:	d008      	beq.n	8005254 <HAL_SPI_Transmit_IT+0xf4>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	681a      	ldr	r2, [r3, #0]
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005250:	601a      	str	r2, [r3, #0]
 8005252:	e000      	b.n	8005256 <HAL_SPI_Transmit_IT+0xf6>
  }

error :
 8005254:	bf00      	nop
  __HAL_UNLOCK(hspi);
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	2200      	movs	r2, #0
 800525a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800525e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005260:	4618      	mov	r0, r3
 8005262:	371c      	adds	r7, #28
 8005264:	46bd      	mov	sp, r7
 8005266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526a:	4770      	bx	lr
 800526c:	080054f7 	.word	0x080054f7
 8005270:	080054b1 	.word	0x080054b1

08005274 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005274:	b580      	push	{r7, lr}
 8005276:	b088      	sub	sp, #32
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	685b      	ldr	r3, [r3, #4]
 8005282:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	689b      	ldr	r3, [r3, #8]
 800528a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800528c:	69bb      	ldr	r3, [r7, #24]
 800528e:	099b      	lsrs	r3, r3, #6
 8005290:	f003 0301 	and.w	r3, r3, #1
 8005294:	2b00      	cmp	r3, #0
 8005296:	d10f      	bne.n	80052b8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005298:	69bb      	ldr	r3, [r7, #24]
 800529a:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d00a      	beq.n	80052b8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80052a2:	69fb      	ldr	r3, [r7, #28]
 80052a4:	099b      	lsrs	r3, r3, #6
 80052a6:	f003 0301 	and.w	r3, r3, #1
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d004      	beq.n	80052b8 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052b2:	6878      	ldr	r0, [r7, #4]
 80052b4:	4798      	blx	r3
    return;
 80052b6:	e0d7      	b.n	8005468 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80052b8:	69bb      	ldr	r3, [r7, #24]
 80052ba:	085b      	lsrs	r3, r3, #1
 80052bc:	f003 0301 	and.w	r3, r3, #1
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d00a      	beq.n	80052da <HAL_SPI_IRQHandler+0x66>
 80052c4:	69fb      	ldr	r3, [r7, #28]
 80052c6:	09db      	lsrs	r3, r3, #7
 80052c8:	f003 0301 	and.w	r3, r3, #1
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d004      	beq.n	80052da <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052d4:	6878      	ldr	r0, [r7, #4]
 80052d6:	4798      	blx	r3
    return;
 80052d8:	e0c6      	b.n	8005468 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80052da:	69bb      	ldr	r3, [r7, #24]
 80052dc:	095b      	lsrs	r3, r3, #5
 80052de:	f003 0301 	and.w	r3, r3, #1
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d10c      	bne.n	8005300 <HAL_SPI_IRQHandler+0x8c>
 80052e6:	69bb      	ldr	r3, [r7, #24]
 80052e8:	099b      	lsrs	r3, r3, #6
 80052ea:	f003 0301 	and.w	r3, r3, #1
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d106      	bne.n	8005300 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80052f2:	69bb      	ldr	r3, [r7, #24]
 80052f4:	0a1b      	lsrs	r3, r3, #8
 80052f6:	f003 0301 	and.w	r3, r3, #1
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	f000 80b4 	beq.w	8005468 <HAL_SPI_IRQHandler+0x1f4>
 8005300:	69fb      	ldr	r3, [r7, #28]
 8005302:	095b      	lsrs	r3, r3, #5
 8005304:	f003 0301 	and.w	r3, r3, #1
 8005308:	2b00      	cmp	r3, #0
 800530a:	f000 80ad 	beq.w	8005468 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800530e:	69bb      	ldr	r3, [r7, #24]
 8005310:	099b      	lsrs	r3, r3, #6
 8005312:	f003 0301 	and.w	r3, r3, #1
 8005316:	2b00      	cmp	r3, #0
 8005318:	d023      	beq.n	8005362 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005320:	b2db      	uxtb	r3, r3
 8005322:	2b03      	cmp	r3, #3
 8005324:	d011      	beq.n	800534a <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800532a:	f043 0204 	orr.w	r2, r3, #4
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005332:	2300      	movs	r3, #0
 8005334:	617b      	str	r3, [r7, #20]
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	68db      	ldr	r3, [r3, #12]
 800533c:	617b      	str	r3, [r7, #20]
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	689b      	ldr	r3, [r3, #8]
 8005344:	617b      	str	r3, [r7, #20]
 8005346:	697b      	ldr	r3, [r7, #20]
 8005348:	e00b      	b.n	8005362 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800534a:	2300      	movs	r3, #0
 800534c:	613b      	str	r3, [r7, #16]
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	68db      	ldr	r3, [r3, #12]
 8005354:	613b      	str	r3, [r7, #16]
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	689b      	ldr	r3, [r3, #8]
 800535c:	613b      	str	r3, [r7, #16]
 800535e:	693b      	ldr	r3, [r7, #16]
        return;
 8005360:	e082      	b.n	8005468 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8005362:	69bb      	ldr	r3, [r7, #24]
 8005364:	095b      	lsrs	r3, r3, #5
 8005366:	f003 0301 	and.w	r3, r3, #1
 800536a:	2b00      	cmp	r3, #0
 800536c:	d014      	beq.n	8005398 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005372:	f043 0201 	orr.w	r2, r3, #1
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800537a:	2300      	movs	r3, #0
 800537c:	60fb      	str	r3, [r7, #12]
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	689b      	ldr	r3, [r3, #8]
 8005384:	60fb      	str	r3, [r7, #12]
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	681a      	ldr	r2, [r3, #0]
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005394:	601a      	str	r2, [r3, #0]
 8005396:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8005398:	69bb      	ldr	r3, [r7, #24]
 800539a:	0a1b      	lsrs	r3, r3, #8
 800539c:	f003 0301 	and.w	r3, r3, #1
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d00c      	beq.n	80053be <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053a8:	f043 0208 	orr.w	r2, r3, #8
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80053b0:	2300      	movs	r3, #0
 80053b2:	60bb      	str	r3, [r7, #8]
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	689b      	ldr	r3, [r3, #8]
 80053ba:	60bb      	str	r3, [r7, #8]
 80053bc:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d04f      	beq.n	8005466 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	685a      	ldr	r2, [r3, #4]
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80053d4:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2201      	movs	r2, #1
 80053da:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80053de:	69fb      	ldr	r3, [r7, #28]
 80053e0:	f003 0302 	and.w	r3, r3, #2
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d104      	bne.n	80053f2 <HAL_SPI_IRQHandler+0x17e>
 80053e8:	69fb      	ldr	r3, [r7, #28]
 80053ea:	f003 0301 	and.w	r3, r3, #1
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d034      	beq.n	800545c <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	685a      	ldr	r2, [r3, #4]
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f022 0203 	bic.w	r2, r2, #3
 8005400:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005406:	2b00      	cmp	r3, #0
 8005408:	d011      	beq.n	800542e <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800540e:	4a18      	ldr	r2, [pc, #96]	; (8005470 <HAL_SPI_IRQHandler+0x1fc>)
 8005410:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005416:	4618      	mov	r0, r3
 8005418:	f7fe fd62 	bl	8003ee0 <HAL_DMA_Abort_IT>
 800541c:	4603      	mov	r3, r0
 800541e:	2b00      	cmp	r3, #0
 8005420:	d005      	beq.n	800542e <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005426:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005432:	2b00      	cmp	r3, #0
 8005434:	d016      	beq.n	8005464 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800543a:	4a0d      	ldr	r2, [pc, #52]	; (8005470 <HAL_SPI_IRQHandler+0x1fc>)
 800543c:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005442:	4618      	mov	r0, r3
 8005444:	f7fe fd4c 	bl	8003ee0 <HAL_DMA_Abort_IT>
 8005448:	4603      	mov	r3, r0
 800544a:	2b00      	cmp	r3, #0
 800544c:	d00a      	beq.n	8005464 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005452:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 800545a:	e003      	b.n	8005464 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800545c:	6878      	ldr	r0, [r7, #4]
 800545e:	f000 f809 	bl	8005474 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8005462:	e000      	b.n	8005466 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8005464:	bf00      	nop
    return;
 8005466:	bf00      	nop
  }
}
 8005468:	3720      	adds	r7, #32
 800546a:	46bd      	mov	sp, r7
 800546c:	bd80      	pop	{r7, pc}
 800546e:	bf00      	nop
 8005470:	08005489 	.word	0x08005489

08005474 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005474:	b480      	push	{r7}
 8005476:	b083      	sub	sp, #12
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800547c:	bf00      	nop
 800547e:	370c      	adds	r7, #12
 8005480:	46bd      	mov	sp, r7
 8005482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005486:	4770      	bx	lr

08005488 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005488:	b580      	push	{r7, lr}
 800548a:	b084      	sub	sp, #16
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005494:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	2200      	movs	r2, #0
 800549a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	2200      	movs	r2, #0
 80054a0:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80054a2:	68f8      	ldr	r0, [r7, #12]
 80054a4:	f7ff ffe6 	bl	8005474 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80054a8:	bf00      	nop
 80054aa:	3710      	adds	r7, #16
 80054ac:	46bd      	mov	sp, r7
 80054ae:	bd80      	pop	{r7, pc}

080054b0 <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 80054b0:	b580      	push	{r7, lr}
 80054b2:	b082      	sub	sp, #8
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	330c      	adds	r3, #12
 80054c2:	7812      	ldrb	r2, [r2, #0]
 80054c4:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054ca:	1c5a      	adds	r2, r3, #1
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80054d4:	b29b      	uxth	r3, r3
 80054d6:	3b01      	subs	r3, #1
 80054d8:	b29a      	uxth	r2, r3
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80054e2:	b29b      	uxth	r3, r3
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d102      	bne.n	80054ee <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 80054e8:	6878      	ldr	r0, [r7, #4]
 80054ea:	f000 f8f1 	bl	80056d0 <SPI_CloseTx_ISR>
  }
}
 80054ee:	bf00      	nop
 80054f0:	3708      	adds	r7, #8
 80054f2:	46bd      	mov	sp, r7
 80054f4:	bd80      	pop	{r7, pc}

080054f6 <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 80054f6:	b580      	push	{r7, lr}
 80054f8:	b082      	sub	sp, #8
 80054fa:	af00      	add	r7, sp, #0
 80054fc:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005502:	881a      	ldrh	r2, [r3, #0]
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800550e:	1c9a      	adds	r2, r3, #2
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005518:	b29b      	uxth	r3, r3
 800551a:	3b01      	subs	r3, #1
 800551c:	b29a      	uxth	r2, r3
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005526:	b29b      	uxth	r3, r3
 8005528:	2b00      	cmp	r3, #0
 800552a:	d102      	bne.n	8005532 <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 800552c:	6878      	ldr	r0, [r7, #4]
 800552e:	f000 f8cf 	bl	80056d0 <SPI_CloseTx_ISR>
  }
}
 8005532:	bf00      	nop
 8005534:	3708      	adds	r7, #8
 8005536:	46bd      	mov	sp, r7
 8005538:	bd80      	pop	{r7, pc}
	...

0800553c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800553c:	b580      	push	{r7, lr}
 800553e:	b088      	sub	sp, #32
 8005540:	af00      	add	r7, sp, #0
 8005542:	60f8      	str	r0, [r7, #12]
 8005544:	60b9      	str	r1, [r7, #8]
 8005546:	603b      	str	r3, [r7, #0]
 8005548:	4613      	mov	r3, r2
 800554a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800554c:	f7fd fcde 	bl	8002f0c <HAL_GetTick>
 8005550:	4602      	mov	r2, r0
 8005552:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005554:	1a9b      	subs	r3, r3, r2
 8005556:	683a      	ldr	r2, [r7, #0]
 8005558:	4413      	add	r3, r2
 800555a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800555c:	f7fd fcd6 	bl	8002f0c <HAL_GetTick>
 8005560:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005562:	4b39      	ldr	r3, [pc, #228]	; (8005648 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	015b      	lsls	r3, r3, #5
 8005568:	0d1b      	lsrs	r3, r3, #20
 800556a:	69fa      	ldr	r2, [r7, #28]
 800556c:	fb02 f303 	mul.w	r3, r2, r3
 8005570:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005572:	e054      	b.n	800561e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	f1b3 3fff 	cmp.w	r3, #4294967295
 800557a:	d050      	beq.n	800561e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800557c:	f7fd fcc6 	bl	8002f0c <HAL_GetTick>
 8005580:	4602      	mov	r2, r0
 8005582:	69bb      	ldr	r3, [r7, #24]
 8005584:	1ad3      	subs	r3, r2, r3
 8005586:	69fa      	ldr	r2, [r7, #28]
 8005588:	429a      	cmp	r2, r3
 800558a:	d902      	bls.n	8005592 <SPI_WaitFlagStateUntilTimeout+0x56>
 800558c:	69fb      	ldr	r3, [r7, #28]
 800558e:	2b00      	cmp	r3, #0
 8005590:	d13d      	bne.n	800560e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	685a      	ldr	r2, [r3, #4]
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80055a0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	685b      	ldr	r3, [r3, #4]
 80055a6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80055aa:	d111      	bne.n	80055d0 <SPI_WaitFlagStateUntilTimeout+0x94>
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	689b      	ldr	r3, [r3, #8]
 80055b0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80055b4:	d004      	beq.n	80055c0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	689b      	ldr	r3, [r3, #8]
 80055ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80055be:	d107      	bne.n	80055d0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	681a      	ldr	r2, [r3, #0]
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80055ce:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80055d8:	d10f      	bne.n	80055fa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	681a      	ldr	r2, [r3, #0]
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80055e8:	601a      	str	r2, [r3, #0]
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	681a      	ldr	r2, [r3, #0]
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80055f8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	2201      	movs	r2, #1
 80055fe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	2200      	movs	r2, #0
 8005606:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800560a:	2303      	movs	r3, #3
 800560c:	e017      	b.n	800563e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800560e:	697b      	ldr	r3, [r7, #20]
 8005610:	2b00      	cmp	r3, #0
 8005612:	d101      	bne.n	8005618 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005614:	2300      	movs	r3, #0
 8005616:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005618:	697b      	ldr	r3, [r7, #20]
 800561a:	3b01      	subs	r3, #1
 800561c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	689a      	ldr	r2, [r3, #8]
 8005624:	68bb      	ldr	r3, [r7, #8]
 8005626:	4013      	ands	r3, r2
 8005628:	68ba      	ldr	r2, [r7, #8]
 800562a:	429a      	cmp	r2, r3
 800562c:	bf0c      	ite	eq
 800562e:	2301      	moveq	r3, #1
 8005630:	2300      	movne	r3, #0
 8005632:	b2db      	uxtb	r3, r3
 8005634:	461a      	mov	r2, r3
 8005636:	79fb      	ldrb	r3, [r7, #7]
 8005638:	429a      	cmp	r2, r3
 800563a:	d19b      	bne.n	8005574 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800563c:	2300      	movs	r3, #0
}
 800563e:	4618      	mov	r0, r3
 8005640:	3720      	adds	r7, #32
 8005642:	46bd      	mov	sp, r7
 8005644:	bd80      	pop	{r7, pc}
 8005646:	bf00      	nop
 8005648:	2000000c 	.word	0x2000000c

0800564c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800564c:	b580      	push	{r7, lr}
 800564e:	b088      	sub	sp, #32
 8005650:	af02      	add	r7, sp, #8
 8005652:	60f8      	str	r0, [r7, #12]
 8005654:	60b9      	str	r1, [r7, #8]
 8005656:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005658:	4b1b      	ldr	r3, [pc, #108]	; (80056c8 <SPI_EndRxTxTransaction+0x7c>)
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	4a1b      	ldr	r2, [pc, #108]	; (80056cc <SPI_EndRxTxTransaction+0x80>)
 800565e:	fba2 2303 	umull	r2, r3, r2, r3
 8005662:	0d5b      	lsrs	r3, r3, #21
 8005664:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005668:	fb02 f303 	mul.w	r3, r2, r3
 800566c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	685b      	ldr	r3, [r3, #4]
 8005672:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005676:	d112      	bne.n	800569e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	9300      	str	r3, [sp, #0]
 800567c:	68bb      	ldr	r3, [r7, #8]
 800567e:	2200      	movs	r2, #0
 8005680:	2180      	movs	r1, #128	; 0x80
 8005682:	68f8      	ldr	r0, [r7, #12]
 8005684:	f7ff ff5a 	bl	800553c <SPI_WaitFlagStateUntilTimeout>
 8005688:	4603      	mov	r3, r0
 800568a:	2b00      	cmp	r3, #0
 800568c:	d016      	beq.n	80056bc <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005692:	f043 0220 	orr.w	r2, r3, #32
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800569a:	2303      	movs	r3, #3
 800569c:	e00f      	b.n	80056be <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800569e:	697b      	ldr	r3, [r7, #20]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d00a      	beq.n	80056ba <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80056a4:	697b      	ldr	r3, [r7, #20]
 80056a6:	3b01      	subs	r3, #1
 80056a8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	689b      	ldr	r3, [r3, #8]
 80056b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056b4:	2b80      	cmp	r3, #128	; 0x80
 80056b6:	d0f2      	beq.n	800569e <SPI_EndRxTxTransaction+0x52>
 80056b8:	e000      	b.n	80056bc <SPI_EndRxTxTransaction+0x70>
        break;
 80056ba:	bf00      	nop
  }

  return HAL_OK;
 80056bc:	2300      	movs	r3, #0
}
 80056be:	4618      	mov	r0, r3
 80056c0:	3718      	adds	r7, #24
 80056c2:	46bd      	mov	sp, r7
 80056c4:	bd80      	pop	{r7, pc}
 80056c6:	bf00      	nop
 80056c8:	2000000c 	.word	0x2000000c
 80056cc:	165e9f81 	.word	0x165e9f81

080056d0 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 80056d0:	b580      	push	{r7, lr}
 80056d2:	b086      	sub	sp, #24
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 80056d8:	4b2c      	ldr	r3, [pc, #176]	; (800578c <SPI_CloseTx_ISR+0xbc>)
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	4a2c      	ldr	r2, [pc, #176]	; (8005790 <SPI_CloseTx_ISR+0xc0>)
 80056de:	fba2 2303 	umull	r2, r3, r2, r3
 80056e2:	0a5b      	lsrs	r3, r3, #9
 80056e4:	2264      	movs	r2, #100	; 0x64
 80056e6:	fb02 f303 	mul.w	r3, r2, r3
 80056ea:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80056ec:	f7fd fc0e 	bl	8002f0c <HAL_GetTick>
 80056f0:	6178      	str	r0, [r7, #20]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 80056f2:	693b      	ldr	r3, [r7, #16]
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d106      	bne.n	8005706 <SPI_CloseTx_ISR+0x36>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056fc:	f043 0220 	orr.w	r2, r3, #32
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005704:	e009      	b.n	800571a <SPI_CloseTx_ISR+0x4a>
    }
    count--;
 8005706:	693b      	ldr	r3, [r7, #16]
 8005708:	3b01      	subs	r3, #1
 800570a:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	689b      	ldr	r3, [r3, #8]
 8005712:	f003 0302 	and.w	r3, r3, #2
 8005716:	2b00      	cmp	r3, #0
 8005718:	d0eb      	beq.n	80056f2 <SPI_CloseTx_ISR+0x22>

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	685a      	ldr	r2, [r3, #4]
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005728:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800572a:	697a      	ldr	r2, [r7, #20]
 800572c:	2164      	movs	r1, #100	; 0x64
 800572e:	6878      	ldr	r0, [r7, #4]
 8005730:	f7ff ff8c 	bl	800564c <SPI_EndRxTxTransaction>
 8005734:	4603      	mov	r3, r0
 8005736:	2b00      	cmp	r3, #0
 8005738:	d005      	beq.n	8005746 <SPI_CloseTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800573e:	f043 0220 	orr.w	r2, r3, #32
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	689b      	ldr	r3, [r3, #8]
 800574a:	2b00      	cmp	r3, #0
 800574c:	d10a      	bne.n	8005764 <SPI_CloseTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800574e:	2300      	movs	r3, #0
 8005750:	60fb      	str	r3, [r7, #12]
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	68db      	ldr	r3, [r3, #12]
 8005758:	60fb      	str	r3, [r7, #12]
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	689b      	ldr	r3, [r3, #8]
 8005760:	60fb      	str	r3, [r7, #12]
 8005762:	68fb      	ldr	r3, [r7, #12]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2201      	movs	r2, #1
 8005768:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005770:	2b00      	cmp	r3, #0
 8005772:	d003      	beq.n	800577c <SPI_CloseTx_ISR+0xac>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8005774:	6878      	ldr	r0, [r7, #4]
 8005776:	f7ff fe7d 	bl	8005474 <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 800577a:	e002      	b.n	8005782 <SPI_CloseTx_ISR+0xb2>
    HAL_SPI_TxCpltCallback(hspi);
 800577c:	6878      	ldr	r0, [r7, #4]
 800577e:	f7fd f8b7 	bl	80028f0 <HAL_SPI_TxCpltCallback>
}
 8005782:	bf00      	nop
 8005784:	3718      	adds	r7, #24
 8005786:	46bd      	mov	sp, r7
 8005788:	bd80      	pop	{r7, pc}
 800578a:	bf00      	nop
 800578c:	2000000c 	.word	0x2000000c
 8005790:	057619f1 	.word	0x057619f1

08005794 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005794:	b580      	push	{r7, lr}
 8005796:	b082      	sub	sp, #8
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d101      	bne.n	80057a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80057a2:	2301      	movs	r3, #1
 80057a4:	e041      	b.n	800582a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057ac:	b2db      	uxtb	r3, r3
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d106      	bne.n	80057c0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	2200      	movs	r2, #0
 80057b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80057ba:	6878      	ldr	r0, [r7, #4]
 80057bc:	f7fd f9e4 	bl	8002b88 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	2202      	movs	r2, #2
 80057c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681a      	ldr	r2, [r3, #0]
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	3304      	adds	r3, #4
 80057d0:	4619      	mov	r1, r3
 80057d2:	4610      	mov	r0, r2
 80057d4:	f000 fade 	bl	8005d94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	2201      	movs	r2, #1
 80057dc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2201      	movs	r2, #1
 80057e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2201      	movs	r2, #1
 80057ec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2201      	movs	r2, #1
 80057f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2201      	movs	r2, #1
 80057fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2201      	movs	r2, #1
 8005804:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2201      	movs	r2, #1
 800580c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2201      	movs	r2, #1
 8005814:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2201      	movs	r2, #1
 800581c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2201      	movs	r2, #1
 8005824:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005828:	2300      	movs	r3, #0
}
 800582a:	4618      	mov	r0, r3
 800582c:	3708      	adds	r7, #8
 800582e:	46bd      	mov	sp, r7
 8005830:	bd80      	pop	{r7, pc}
	...

08005834 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005834:	b480      	push	{r7}
 8005836:	b085      	sub	sp, #20
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005842:	b2db      	uxtb	r3, r3
 8005844:	2b01      	cmp	r3, #1
 8005846:	d001      	beq.n	800584c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005848:	2301      	movs	r3, #1
 800584a:	e03c      	b.n	80058c6 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2202      	movs	r2, #2
 8005850:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	4a1e      	ldr	r2, [pc, #120]	; (80058d4 <HAL_TIM_Base_Start+0xa0>)
 800585a:	4293      	cmp	r3, r2
 800585c:	d018      	beq.n	8005890 <HAL_TIM_Base_Start+0x5c>
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005866:	d013      	beq.n	8005890 <HAL_TIM_Base_Start+0x5c>
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	4a1a      	ldr	r2, [pc, #104]	; (80058d8 <HAL_TIM_Base_Start+0xa4>)
 800586e:	4293      	cmp	r3, r2
 8005870:	d00e      	beq.n	8005890 <HAL_TIM_Base_Start+0x5c>
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	4a19      	ldr	r2, [pc, #100]	; (80058dc <HAL_TIM_Base_Start+0xa8>)
 8005878:	4293      	cmp	r3, r2
 800587a:	d009      	beq.n	8005890 <HAL_TIM_Base_Start+0x5c>
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	4a17      	ldr	r2, [pc, #92]	; (80058e0 <HAL_TIM_Base_Start+0xac>)
 8005882:	4293      	cmp	r3, r2
 8005884:	d004      	beq.n	8005890 <HAL_TIM_Base_Start+0x5c>
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	4a16      	ldr	r2, [pc, #88]	; (80058e4 <HAL_TIM_Base_Start+0xb0>)
 800588c:	4293      	cmp	r3, r2
 800588e:	d111      	bne.n	80058b4 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	689b      	ldr	r3, [r3, #8]
 8005896:	f003 0307 	and.w	r3, r3, #7
 800589a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	2b06      	cmp	r3, #6
 80058a0:	d010      	beq.n	80058c4 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	681a      	ldr	r2, [r3, #0]
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f042 0201 	orr.w	r2, r2, #1
 80058b0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058b2:	e007      	b.n	80058c4 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	681a      	ldr	r2, [r3, #0]
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f042 0201 	orr.w	r2, r2, #1
 80058c2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80058c4:	2300      	movs	r3, #0
}
 80058c6:	4618      	mov	r0, r3
 80058c8:	3714      	adds	r7, #20
 80058ca:	46bd      	mov	sp, r7
 80058cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d0:	4770      	bx	lr
 80058d2:	bf00      	nop
 80058d4:	40010000 	.word	0x40010000
 80058d8:	40000400 	.word	0x40000400
 80058dc:	40000800 	.word	0x40000800
 80058e0:	40000c00 	.word	0x40000c00
 80058e4:	40014000 	.word	0x40014000

080058e8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80058e8:	b480      	push	{r7}
 80058ea:	b085      	sub	sp, #20
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058f6:	b2db      	uxtb	r3, r3
 80058f8:	2b01      	cmp	r3, #1
 80058fa:	d001      	beq.n	8005900 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80058fc:	2301      	movs	r3, #1
 80058fe:	e044      	b.n	800598a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	2202      	movs	r2, #2
 8005904:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	68da      	ldr	r2, [r3, #12]
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f042 0201 	orr.w	r2, r2, #1
 8005916:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	4a1e      	ldr	r2, [pc, #120]	; (8005998 <HAL_TIM_Base_Start_IT+0xb0>)
 800591e:	4293      	cmp	r3, r2
 8005920:	d018      	beq.n	8005954 <HAL_TIM_Base_Start_IT+0x6c>
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800592a:	d013      	beq.n	8005954 <HAL_TIM_Base_Start_IT+0x6c>
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	4a1a      	ldr	r2, [pc, #104]	; (800599c <HAL_TIM_Base_Start_IT+0xb4>)
 8005932:	4293      	cmp	r3, r2
 8005934:	d00e      	beq.n	8005954 <HAL_TIM_Base_Start_IT+0x6c>
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	4a19      	ldr	r2, [pc, #100]	; (80059a0 <HAL_TIM_Base_Start_IT+0xb8>)
 800593c:	4293      	cmp	r3, r2
 800593e:	d009      	beq.n	8005954 <HAL_TIM_Base_Start_IT+0x6c>
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	4a17      	ldr	r2, [pc, #92]	; (80059a4 <HAL_TIM_Base_Start_IT+0xbc>)
 8005946:	4293      	cmp	r3, r2
 8005948:	d004      	beq.n	8005954 <HAL_TIM_Base_Start_IT+0x6c>
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	4a16      	ldr	r2, [pc, #88]	; (80059a8 <HAL_TIM_Base_Start_IT+0xc0>)
 8005950:	4293      	cmp	r3, r2
 8005952:	d111      	bne.n	8005978 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	689b      	ldr	r3, [r3, #8]
 800595a:	f003 0307 	and.w	r3, r3, #7
 800595e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	2b06      	cmp	r3, #6
 8005964:	d010      	beq.n	8005988 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	681a      	ldr	r2, [r3, #0]
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f042 0201 	orr.w	r2, r2, #1
 8005974:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005976:	e007      	b.n	8005988 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	681a      	ldr	r2, [r3, #0]
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f042 0201 	orr.w	r2, r2, #1
 8005986:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005988:	2300      	movs	r3, #0
}
 800598a:	4618      	mov	r0, r3
 800598c:	3714      	adds	r7, #20
 800598e:	46bd      	mov	sp, r7
 8005990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005994:	4770      	bx	lr
 8005996:	bf00      	nop
 8005998:	40010000 	.word	0x40010000
 800599c:	40000400 	.word	0x40000400
 80059a0:	40000800 	.word	0x40000800
 80059a4:	40000c00 	.word	0x40000c00
 80059a8:	40014000 	.word	0x40014000

080059ac <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80059ac:	b580      	push	{r7, lr}
 80059ae:	b082      	sub	sp, #8
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	691b      	ldr	r3, [r3, #16]
 80059ba:	f003 0302 	and.w	r3, r3, #2
 80059be:	2b02      	cmp	r3, #2
 80059c0:	d122      	bne.n	8005a08 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	68db      	ldr	r3, [r3, #12]
 80059c8:	f003 0302 	and.w	r3, r3, #2
 80059cc:	2b02      	cmp	r3, #2
 80059ce:	d11b      	bne.n	8005a08 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	f06f 0202 	mvn.w	r2, #2
 80059d8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	2201      	movs	r2, #1
 80059de:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	699b      	ldr	r3, [r3, #24]
 80059e6:	f003 0303 	and.w	r3, r3, #3
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d003      	beq.n	80059f6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80059ee:	6878      	ldr	r0, [r7, #4]
 80059f0:	f000 f9b2 	bl	8005d58 <HAL_TIM_IC_CaptureCallback>
 80059f4:	e005      	b.n	8005a02 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80059f6:	6878      	ldr	r0, [r7, #4]
 80059f8:	f000 f9a4 	bl	8005d44 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059fc:	6878      	ldr	r0, [r7, #4]
 80059fe:	f000 f9b5 	bl	8005d6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	2200      	movs	r2, #0
 8005a06:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	691b      	ldr	r3, [r3, #16]
 8005a0e:	f003 0304 	and.w	r3, r3, #4
 8005a12:	2b04      	cmp	r3, #4
 8005a14:	d122      	bne.n	8005a5c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	68db      	ldr	r3, [r3, #12]
 8005a1c:	f003 0304 	and.w	r3, r3, #4
 8005a20:	2b04      	cmp	r3, #4
 8005a22:	d11b      	bne.n	8005a5c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f06f 0204 	mvn.w	r2, #4
 8005a2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	2202      	movs	r2, #2
 8005a32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	699b      	ldr	r3, [r3, #24]
 8005a3a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d003      	beq.n	8005a4a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a42:	6878      	ldr	r0, [r7, #4]
 8005a44:	f000 f988 	bl	8005d58 <HAL_TIM_IC_CaptureCallback>
 8005a48:	e005      	b.n	8005a56 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a4a:	6878      	ldr	r0, [r7, #4]
 8005a4c:	f000 f97a 	bl	8005d44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a50:	6878      	ldr	r0, [r7, #4]
 8005a52:	f000 f98b 	bl	8005d6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	2200      	movs	r2, #0
 8005a5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	691b      	ldr	r3, [r3, #16]
 8005a62:	f003 0308 	and.w	r3, r3, #8
 8005a66:	2b08      	cmp	r3, #8
 8005a68:	d122      	bne.n	8005ab0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	68db      	ldr	r3, [r3, #12]
 8005a70:	f003 0308 	and.w	r3, r3, #8
 8005a74:	2b08      	cmp	r3, #8
 8005a76:	d11b      	bne.n	8005ab0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f06f 0208 	mvn.w	r2, #8
 8005a80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	2204      	movs	r2, #4
 8005a86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	69db      	ldr	r3, [r3, #28]
 8005a8e:	f003 0303 	and.w	r3, r3, #3
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d003      	beq.n	8005a9e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a96:	6878      	ldr	r0, [r7, #4]
 8005a98:	f000 f95e 	bl	8005d58 <HAL_TIM_IC_CaptureCallback>
 8005a9c:	e005      	b.n	8005aaa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a9e:	6878      	ldr	r0, [r7, #4]
 8005aa0:	f000 f950 	bl	8005d44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005aa4:	6878      	ldr	r0, [r7, #4]
 8005aa6:	f000 f961 	bl	8005d6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	2200      	movs	r2, #0
 8005aae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	691b      	ldr	r3, [r3, #16]
 8005ab6:	f003 0310 	and.w	r3, r3, #16
 8005aba:	2b10      	cmp	r3, #16
 8005abc:	d122      	bne.n	8005b04 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	68db      	ldr	r3, [r3, #12]
 8005ac4:	f003 0310 	and.w	r3, r3, #16
 8005ac8:	2b10      	cmp	r3, #16
 8005aca:	d11b      	bne.n	8005b04 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f06f 0210 	mvn.w	r2, #16
 8005ad4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2208      	movs	r2, #8
 8005ada:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	69db      	ldr	r3, [r3, #28]
 8005ae2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d003      	beq.n	8005af2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005aea:	6878      	ldr	r0, [r7, #4]
 8005aec:	f000 f934 	bl	8005d58 <HAL_TIM_IC_CaptureCallback>
 8005af0:	e005      	b.n	8005afe <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005af2:	6878      	ldr	r0, [r7, #4]
 8005af4:	f000 f926 	bl	8005d44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005af8:	6878      	ldr	r0, [r7, #4]
 8005afa:	f000 f937 	bl	8005d6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	2200      	movs	r2, #0
 8005b02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	691b      	ldr	r3, [r3, #16]
 8005b0a:	f003 0301 	and.w	r3, r3, #1
 8005b0e:	2b01      	cmp	r3, #1
 8005b10:	d10e      	bne.n	8005b30 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	68db      	ldr	r3, [r3, #12]
 8005b18:	f003 0301 	and.w	r3, r3, #1
 8005b1c:	2b01      	cmp	r3, #1
 8005b1e:	d107      	bne.n	8005b30 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f06f 0201 	mvn.w	r2, #1
 8005b28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005b2a:	6878      	ldr	r0, [r7, #4]
 8005b2c:	f7fc fef6 	bl	800291c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	691b      	ldr	r3, [r3, #16]
 8005b36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b3a:	2b80      	cmp	r3, #128	; 0x80
 8005b3c:	d10e      	bne.n	8005b5c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	68db      	ldr	r3, [r3, #12]
 8005b44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b48:	2b80      	cmp	r3, #128	; 0x80
 8005b4a:	d107      	bne.n	8005b5c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005b54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005b56:	6878      	ldr	r0, [r7, #4]
 8005b58:	f000 faae 	bl	80060b8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	691b      	ldr	r3, [r3, #16]
 8005b62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b66:	2b40      	cmp	r3, #64	; 0x40
 8005b68:	d10e      	bne.n	8005b88 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	68db      	ldr	r3, [r3, #12]
 8005b70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b74:	2b40      	cmp	r3, #64	; 0x40
 8005b76:	d107      	bne.n	8005b88 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005b80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005b82:	6878      	ldr	r0, [r7, #4]
 8005b84:	f000 f8fc 	bl	8005d80 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	691b      	ldr	r3, [r3, #16]
 8005b8e:	f003 0320 	and.w	r3, r3, #32
 8005b92:	2b20      	cmp	r3, #32
 8005b94:	d10e      	bne.n	8005bb4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	68db      	ldr	r3, [r3, #12]
 8005b9c:	f003 0320 	and.w	r3, r3, #32
 8005ba0:	2b20      	cmp	r3, #32
 8005ba2:	d107      	bne.n	8005bb4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f06f 0220 	mvn.w	r2, #32
 8005bac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005bae:	6878      	ldr	r0, [r7, #4]
 8005bb0:	f000 fa78 	bl	80060a4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005bb4:	bf00      	nop
 8005bb6:	3708      	adds	r7, #8
 8005bb8:	46bd      	mov	sp, r7
 8005bba:	bd80      	pop	{r7, pc}

08005bbc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005bbc:	b580      	push	{r7, lr}
 8005bbe:	b084      	sub	sp, #16
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	6078      	str	r0, [r7, #4]
 8005bc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005bcc:	2b01      	cmp	r3, #1
 8005bce:	d101      	bne.n	8005bd4 <HAL_TIM_ConfigClockSource+0x18>
 8005bd0:	2302      	movs	r3, #2
 8005bd2:	e0b3      	b.n	8005d3c <HAL_TIM_ConfigClockSource+0x180>
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2201      	movs	r2, #1
 8005bd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2202      	movs	r2, #2
 8005be0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	689b      	ldr	r3, [r3, #8]
 8005bea:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005bf2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005bfa:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	68fa      	ldr	r2, [r7, #12]
 8005c02:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005c04:	683b      	ldr	r3, [r7, #0]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005c0c:	d03e      	beq.n	8005c8c <HAL_TIM_ConfigClockSource+0xd0>
 8005c0e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005c12:	f200 8087 	bhi.w	8005d24 <HAL_TIM_ConfigClockSource+0x168>
 8005c16:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c1a:	f000 8085 	beq.w	8005d28 <HAL_TIM_ConfigClockSource+0x16c>
 8005c1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c22:	d87f      	bhi.n	8005d24 <HAL_TIM_ConfigClockSource+0x168>
 8005c24:	2b70      	cmp	r3, #112	; 0x70
 8005c26:	d01a      	beq.n	8005c5e <HAL_TIM_ConfigClockSource+0xa2>
 8005c28:	2b70      	cmp	r3, #112	; 0x70
 8005c2a:	d87b      	bhi.n	8005d24 <HAL_TIM_ConfigClockSource+0x168>
 8005c2c:	2b60      	cmp	r3, #96	; 0x60
 8005c2e:	d050      	beq.n	8005cd2 <HAL_TIM_ConfigClockSource+0x116>
 8005c30:	2b60      	cmp	r3, #96	; 0x60
 8005c32:	d877      	bhi.n	8005d24 <HAL_TIM_ConfigClockSource+0x168>
 8005c34:	2b50      	cmp	r3, #80	; 0x50
 8005c36:	d03c      	beq.n	8005cb2 <HAL_TIM_ConfigClockSource+0xf6>
 8005c38:	2b50      	cmp	r3, #80	; 0x50
 8005c3a:	d873      	bhi.n	8005d24 <HAL_TIM_ConfigClockSource+0x168>
 8005c3c:	2b40      	cmp	r3, #64	; 0x40
 8005c3e:	d058      	beq.n	8005cf2 <HAL_TIM_ConfigClockSource+0x136>
 8005c40:	2b40      	cmp	r3, #64	; 0x40
 8005c42:	d86f      	bhi.n	8005d24 <HAL_TIM_ConfigClockSource+0x168>
 8005c44:	2b30      	cmp	r3, #48	; 0x30
 8005c46:	d064      	beq.n	8005d12 <HAL_TIM_ConfigClockSource+0x156>
 8005c48:	2b30      	cmp	r3, #48	; 0x30
 8005c4a:	d86b      	bhi.n	8005d24 <HAL_TIM_ConfigClockSource+0x168>
 8005c4c:	2b20      	cmp	r3, #32
 8005c4e:	d060      	beq.n	8005d12 <HAL_TIM_ConfigClockSource+0x156>
 8005c50:	2b20      	cmp	r3, #32
 8005c52:	d867      	bhi.n	8005d24 <HAL_TIM_ConfigClockSource+0x168>
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d05c      	beq.n	8005d12 <HAL_TIM_ConfigClockSource+0x156>
 8005c58:	2b10      	cmp	r3, #16
 8005c5a:	d05a      	beq.n	8005d12 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8005c5c:	e062      	b.n	8005d24 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6818      	ldr	r0, [r3, #0]
 8005c62:	683b      	ldr	r3, [r7, #0]
 8005c64:	6899      	ldr	r1, [r3, #8]
 8005c66:	683b      	ldr	r3, [r7, #0]
 8005c68:	685a      	ldr	r2, [r3, #4]
 8005c6a:	683b      	ldr	r3, [r7, #0]
 8005c6c:	68db      	ldr	r3, [r3, #12]
 8005c6e:	f000 f98b 	bl	8005f88 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	689b      	ldr	r3, [r3, #8]
 8005c78:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005c80:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	68fa      	ldr	r2, [r7, #12]
 8005c88:	609a      	str	r2, [r3, #8]
      break;
 8005c8a:	e04e      	b.n	8005d2a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	6818      	ldr	r0, [r3, #0]
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	6899      	ldr	r1, [r3, #8]
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	685a      	ldr	r2, [r3, #4]
 8005c98:	683b      	ldr	r3, [r7, #0]
 8005c9a:	68db      	ldr	r3, [r3, #12]
 8005c9c:	f000 f974 	bl	8005f88 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	689a      	ldr	r2, [r3, #8]
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005cae:	609a      	str	r2, [r3, #8]
      break;
 8005cb0:	e03b      	b.n	8005d2a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6818      	ldr	r0, [r3, #0]
 8005cb6:	683b      	ldr	r3, [r7, #0]
 8005cb8:	6859      	ldr	r1, [r3, #4]
 8005cba:	683b      	ldr	r3, [r7, #0]
 8005cbc:	68db      	ldr	r3, [r3, #12]
 8005cbe:	461a      	mov	r2, r3
 8005cc0:	f000 f8e8 	bl	8005e94 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	2150      	movs	r1, #80	; 0x50
 8005cca:	4618      	mov	r0, r3
 8005ccc:	f000 f941 	bl	8005f52 <TIM_ITRx_SetConfig>
      break;
 8005cd0:	e02b      	b.n	8005d2a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6818      	ldr	r0, [r3, #0]
 8005cd6:	683b      	ldr	r3, [r7, #0]
 8005cd8:	6859      	ldr	r1, [r3, #4]
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	68db      	ldr	r3, [r3, #12]
 8005cde:	461a      	mov	r2, r3
 8005ce0:	f000 f907 	bl	8005ef2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	2160      	movs	r1, #96	; 0x60
 8005cea:	4618      	mov	r0, r3
 8005cec:	f000 f931 	bl	8005f52 <TIM_ITRx_SetConfig>
      break;
 8005cf0:	e01b      	b.n	8005d2a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	6818      	ldr	r0, [r3, #0]
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	6859      	ldr	r1, [r3, #4]
 8005cfa:	683b      	ldr	r3, [r7, #0]
 8005cfc:	68db      	ldr	r3, [r3, #12]
 8005cfe:	461a      	mov	r2, r3
 8005d00:	f000 f8c8 	bl	8005e94 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	2140      	movs	r1, #64	; 0x40
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	f000 f921 	bl	8005f52 <TIM_ITRx_SetConfig>
      break;
 8005d10:	e00b      	b.n	8005d2a <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681a      	ldr	r2, [r3, #0]
 8005d16:	683b      	ldr	r3, [r7, #0]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	4619      	mov	r1, r3
 8005d1c:	4610      	mov	r0, r2
 8005d1e:	f000 f918 	bl	8005f52 <TIM_ITRx_SetConfig>
        break;
 8005d22:	e002      	b.n	8005d2a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005d24:	bf00      	nop
 8005d26:	e000      	b.n	8005d2a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005d28:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2201      	movs	r2, #1
 8005d2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2200      	movs	r2, #0
 8005d36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005d3a:	2300      	movs	r3, #0
}
 8005d3c:	4618      	mov	r0, r3
 8005d3e:	3710      	adds	r7, #16
 8005d40:	46bd      	mov	sp, r7
 8005d42:	bd80      	pop	{r7, pc}

08005d44 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005d44:	b480      	push	{r7}
 8005d46:	b083      	sub	sp, #12
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005d4c:	bf00      	nop
 8005d4e:	370c      	adds	r7, #12
 8005d50:	46bd      	mov	sp, r7
 8005d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d56:	4770      	bx	lr

08005d58 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005d58:	b480      	push	{r7}
 8005d5a:	b083      	sub	sp, #12
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005d60:	bf00      	nop
 8005d62:	370c      	adds	r7, #12
 8005d64:	46bd      	mov	sp, r7
 8005d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6a:	4770      	bx	lr

08005d6c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005d6c:	b480      	push	{r7}
 8005d6e:	b083      	sub	sp, #12
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005d74:	bf00      	nop
 8005d76:	370c      	adds	r7, #12
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7e:	4770      	bx	lr

08005d80 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005d80:	b480      	push	{r7}
 8005d82:	b083      	sub	sp, #12
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005d88:	bf00      	nop
 8005d8a:	370c      	adds	r7, #12
 8005d8c:	46bd      	mov	sp, r7
 8005d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d92:	4770      	bx	lr

08005d94 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005d94:	b480      	push	{r7}
 8005d96:	b085      	sub	sp, #20
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	6078      	str	r0, [r7, #4]
 8005d9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	4a34      	ldr	r2, [pc, #208]	; (8005e78 <TIM_Base_SetConfig+0xe4>)
 8005da8:	4293      	cmp	r3, r2
 8005daa:	d00f      	beq.n	8005dcc <TIM_Base_SetConfig+0x38>
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005db2:	d00b      	beq.n	8005dcc <TIM_Base_SetConfig+0x38>
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	4a31      	ldr	r2, [pc, #196]	; (8005e7c <TIM_Base_SetConfig+0xe8>)
 8005db8:	4293      	cmp	r3, r2
 8005dba:	d007      	beq.n	8005dcc <TIM_Base_SetConfig+0x38>
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	4a30      	ldr	r2, [pc, #192]	; (8005e80 <TIM_Base_SetConfig+0xec>)
 8005dc0:	4293      	cmp	r3, r2
 8005dc2:	d003      	beq.n	8005dcc <TIM_Base_SetConfig+0x38>
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	4a2f      	ldr	r2, [pc, #188]	; (8005e84 <TIM_Base_SetConfig+0xf0>)
 8005dc8:	4293      	cmp	r3, r2
 8005dca:	d108      	bne.n	8005dde <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005dd2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005dd4:	683b      	ldr	r3, [r7, #0]
 8005dd6:	685b      	ldr	r3, [r3, #4]
 8005dd8:	68fa      	ldr	r2, [r7, #12]
 8005dda:	4313      	orrs	r3, r2
 8005ddc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	4a25      	ldr	r2, [pc, #148]	; (8005e78 <TIM_Base_SetConfig+0xe4>)
 8005de2:	4293      	cmp	r3, r2
 8005de4:	d01b      	beq.n	8005e1e <TIM_Base_SetConfig+0x8a>
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005dec:	d017      	beq.n	8005e1e <TIM_Base_SetConfig+0x8a>
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	4a22      	ldr	r2, [pc, #136]	; (8005e7c <TIM_Base_SetConfig+0xe8>)
 8005df2:	4293      	cmp	r3, r2
 8005df4:	d013      	beq.n	8005e1e <TIM_Base_SetConfig+0x8a>
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	4a21      	ldr	r2, [pc, #132]	; (8005e80 <TIM_Base_SetConfig+0xec>)
 8005dfa:	4293      	cmp	r3, r2
 8005dfc:	d00f      	beq.n	8005e1e <TIM_Base_SetConfig+0x8a>
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	4a20      	ldr	r2, [pc, #128]	; (8005e84 <TIM_Base_SetConfig+0xf0>)
 8005e02:	4293      	cmp	r3, r2
 8005e04:	d00b      	beq.n	8005e1e <TIM_Base_SetConfig+0x8a>
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	4a1f      	ldr	r2, [pc, #124]	; (8005e88 <TIM_Base_SetConfig+0xf4>)
 8005e0a:	4293      	cmp	r3, r2
 8005e0c:	d007      	beq.n	8005e1e <TIM_Base_SetConfig+0x8a>
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	4a1e      	ldr	r2, [pc, #120]	; (8005e8c <TIM_Base_SetConfig+0xf8>)
 8005e12:	4293      	cmp	r3, r2
 8005e14:	d003      	beq.n	8005e1e <TIM_Base_SetConfig+0x8a>
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	4a1d      	ldr	r2, [pc, #116]	; (8005e90 <TIM_Base_SetConfig+0xfc>)
 8005e1a:	4293      	cmp	r3, r2
 8005e1c:	d108      	bne.n	8005e30 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005e24:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005e26:	683b      	ldr	r3, [r7, #0]
 8005e28:	68db      	ldr	r3, [r3, #12]
 8005e2a:	68fa      	ldr	r2, [r7, #12]
 8005e2c:	4313      	orrs	r3, r2
 8005e2e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005e36:	683b      	ldr	r3, [r7, #0]
 8005e38:	695b      	ldr	r3, [r3, #20]
 8005e3a:	4313      	orrs	r3, r2
 8005e3c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	68fa      	ldr	r2, [r7, #12]
 8005e42:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005e44:	683b      	ldr	r3, [r7, #0]
 8005e46:	689a      	ldr	r2, [r3, #8]
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005e4c:	683b      	ldr	r3, [r7, #0]
 8005e4e:	681a      	ldr	r2, [r3, #0]
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	4a08      	ldr	r2, [pc, #32]	; (8005e78 <TIM_Base_SetConfig+0xe4>)
 8005e58:	4293      	cmp	r3, r2
 8005e5a:	d103      	bne.n	8005e64 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005e5c:	683b      	ldr	r3, [r7, #0]
 8005e5e:	691a      	ldr	r2, [r3, #16]
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2201      	movs	r2, #1
 8005e68:	615a      	str	r2, [r3, #20]
}
 8005e6a:	bf00      	nop
 8005e6c:	3714      	adds	r7, #20
 8005e6e:	46bd      	mov	sp, r7
 8005e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e74:	4770      	bx	lr
 8005e76:	bf00      	nop
 8005e78:	40010000 	.word	0x40010000
 8005e7c:	40000400 	.word	0x40000400
 8005e80:	40000800 	.word	0x40000800
 8005e84:	40000c00 	.word	0x40000c00
 8005e88:	40014000 	.word	0x40014000
 8005e8c:	40014400 	.word	0x40014400
 8005e90:	40014800 	.word	0x40014800

08005e94 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005e94:	b480      	push	{r7}
 8005e96:	b087      	sub	sp, #28
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	60f8      	str	r0, [r7, #12]
 8005e9c:	60b9      	str	r1, [r7, #8]
 8005e9e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	6a1b      	ldr	r3, [r3, #32]
 8005ea4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	6a1b      	ldr	r3, [r3, #32]
 8005eaa:	f023 0201 	bic.w	r2, r3, #1
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	699b      	ldr	r3, [r3, #24]
 8005eb6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005eb8:	693b      	ldr	r3, [r7, #16]
 8005eba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005ebe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	011b      	lsls	r3, r3, #4
 8005ec4:	693a      	ldr	r2, [r7, #16]
 8005ec6:	4313      	orrs	r3, r2
 8005ec8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005eca:	697b      	ldr	r3, [r7, #20]
 8005ecc:	f023 030a 	bic.w	r3, r3, #10
 8005ed0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005ed2:	697a      	ldr	r2, [r7, #20]
 8005ed4:	68bb      	ldr	r3, [r7, #8]
 8005ed6:	4313      	orrs	r3, r2
 8005ed8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	693a      	ldr	r2, [r7, #16]
 8005ede:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	697a      	ldr	r2, [r7, #20]
 8005ee4:	621a      	str	r2, [r3, #32]
}
 8005ee6:	bf00      	nop
 8005ee8:	371c      	adds	r7, #28
 8005eea:	46bd      	mov	sp, r7
 8005eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef0:	4770      	bx	lr

08005ef2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005ef2:	b480      	push	{r7}
 8005ef4:	b087      	sub	sp, #28
 8005ef6:	af00      	add	r7, sp, #0
 8005ef8:	60f8      	str	r0, [r7, #12]
 8005efa:	60b9      	str	r1, [r7, #8]
 8005efc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	6a1b      	ldr	r3, [r3, #32]
 8005f02:	f023 0210 	bic.w	r2, r3, #16
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	699b      	ldr	r3, [r3, #24]
 8005f0e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	6a1b      	ldr	r3, [r3, #32]
 8005f14:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005f16:	697b      	ldr	r3, [r7, #20]
 8005f18:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005f1c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	031b      	lsls	r3, r3, #12
 8005f22:	697a      	ldr	r2, [r7, #20]
 8005f24:	4313      	orrs	r3, r2
 8005f26:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005f28:	693b      	ldr	r3, [r7, #16]
 8005f2a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005f2e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005f30:	68bb      	ldr	r3, [r7, #8]
 8005f32:	011b      	lsls	r3, r3, #4
 8005f34:	693a      	ldr	r2, [r7, #16]
 8005f36:	4313      	orrs	r3, r2
 8005f38:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	697a      	ldr	r2, [r7, #20]
 8005f3e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	693a      	ldr	r2, [r7, #16]
 8005f44:	621a      	str	r2, [r3, #32]
}
 8005f46:	bf00      	nop
 8005f48:	371c      	adds	r7, #28
 8005f4a:	46bd      	mov	sp, r7
 8005f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f50:	4770      	bx	lr

08005f52 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005f52:	b480      	push	{r7}
 8005f54:	b085      	sub	sp, #20
 8005f56:	af00      	add	r7, sp, #0
 8005f58:	6078      	str	r0, [r7, #4]
 8005f5a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	689b      	ldr	r3, [r3, #8]
 8005f60:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f68:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005f6a:	683a      	ldr	r2, [r7, #0]
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	4313      	orrs	r3, r2
 8005f70:	f043 0307 	orr.w	r3, r3, #7
 8005f74:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	68fa      	ldr	r2, [r7, #12]
 8005f7a:	609a      	str	r2, [r3, #8]
}
 8005f7c:	bf00      	nop
 8005f7e:	3714      	adds	r7, #20
 8005f80:	46bd      	mov	sp, r7
 8005f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f86:	4770      	bx	lr

08005f88 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005f88:	b480      	push	{r7}
 8005f8a:	b087      	sub	sp, #28
 8005f8c:	af00      	add	r7, sp, #0
 8005f8e:	60f8      	str	r0, [r7, #12]
 8005f90:	60b9      	str	r1, [r7, #8]
 8005f92:	607a      	str	r2, [r7, #4]
 8005f94:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	689b      	ldr	r3, [r3, #8]
 8005f9a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005f9c:	697b      	ldr	r3, [r7, #20]
 8005f9e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005fa2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005fa4:	683b      	ldr	r3, [r7, #0]
 8005fa6:	021a      	lsls	r2, r3, #8
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	431a      	orrs	r2, r3
 8005fac:	68bb      	ldr	r3, [r7, #8]
 8005fae:	4313      	orrs	r3, r2
 8005fb0:	697a      	ldr	r2, [r7, #20]
 8005fb2:	4313      	orrs	r3, r2
 8005fb4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	697a      	ldr	r2, [r7, #20]
 8005fba:	609a      	str	r2, [r3, #8]
}
 8005fbc:	bf00      	nop
 8005fbe:	371c      	adds	r7, #28
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc6:	4770      	bx	lr

08005fc8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005fc8:	b480      	push	{r7}
 8005fca:	b085      	sub	sp, #20
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	6078      	str	r0, [r7, #4]
 8005fd0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005fd8:	2b01      	cmp	r3, #1
 8005fda:	d101      	bne.n	8005fe0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005fdc:	2302      	movs	r3, #2
 8005fde:	e050      	b.n	8006082 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2201      	movs	r2, #1
 8005fe4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2202      	movs	r2, #2
 8005fec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	685b      	ldr	r3, [r3, #4]
 8005ff6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	689b      	ldr	r3, [r3, #8]
 8005ffe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006006:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	68fa      	ldr	r2, [r7, #12]
 800600e:	4313      	orrs	r3, r2
 8006010:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	68fa      	ldr	r2, [r7, #12]
 8006018:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	4a1c      	ldr	r2, [pc, #112]	; (8006090 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006020:	4293      	cmp	r3, r2
 8006022:	d018      	beq.n	8006056 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800602c:	d013      	beq.n	8006056 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	4a18      	ldr	r2, [pc, #96]	; (8006094 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006034:	4293      	cmp	r3, r2
 8006036:	d00e      	beq.n	8006056 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	4a16      	ldr	r2, [pc, #88]	; (8006098 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800603e:	4293      	cmp	r3, r2
 8006040:	d009      	beq.n	8006056 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	4a15      	ldr	r2, [pc, #84]	; (800609c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006048:	4293      	cmp	r3, r2
 800604a:	d004      	beq.n	8006056 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	4a13      	ldr	r2, [pc, #76]	; (80060a0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006052:	4293      	cmp	r3, r2
 8006054:	d10c      	bne.n	8006070 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006056:	68bb      	ldr	r3, [r7, #8]
 8006058:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800605c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800605e:	683b      	ldr	r3, [r7, #0]
 8006060:	685b      	ldr	r3, [r3, #4]
 8006062:	68ba      	ldr	r2, [r7, #8]
 8006064:	4313      	orrs	r3, r2
 8006066:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	68ba      	ldr	r2, [r7, #8]
 800606e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2201      	movs	r2, #1
 8006074:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2200      	movs	r2, #0
 800607c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006080:	2300      	movs	r3, #0
}
 8006082:	4618      	mov	r0, r3
 8006084:	3714      	adds	r7, #20
 8006086:	46bd      	mov	sp, r7
 8006088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608c:	4770      	bx	lr
 800608e:	bf00      	nop
 8006090:	40010000 	.word	0x40010000
 8006094:	40000400 	.word	0x40000400
 8006098:	40000800 	.word	0x40000800
 800609c:	40000c00 	.word	0x40000c00
 80060a0:	40014000 	.word	0x40014000

080060a4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80060a4:	b480      	push	{r7}
 80060a6:	b083      	sub	sp, #12
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80060ac:	bf00      	nop
 80060ae:	370c      	adds	r7, #12
 80060b0:	46bd      	mov	sp, r7
 80060b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b6:	4770      	bx	lr

080060b8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80060b8:	b480      	push	{r7}
 80060ba:	b083      	sub	sp, #12
 80060bc:	af00      	add	r7, sp, #0
 80060be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80060c0:	bf00      	nop
 80060c2:	370c      	adds	r7, #12
 80060c4:	46bd      	mov	sp, r7
 80060c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ca:	4770      	bx	lr

080060cc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80060cc:	b580      	push	{r7, lr}
 80060ce:	b082      	sub	sp, #8
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d101      	bne.n	80060de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80060da:	2301      	movs	r3, #1
 80060dc:	e03f      	b.n	800615e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060e4:	b2db      	uxtb	r3, r3
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d106      	bne.n	80060f8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	2200      	movs	r2, #0
 80060ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80060f2:	6878      	ldr	r0, [r7, #4]
 80060f4:	f7fc fd86 	bl	8002c04 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2224      	movs	r2, #36	; 0x24
 80060fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	68da      	ldr	r2, [r3, #12]
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800610e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006110:	6878      	ldr	r0, [r7, #4]
 8006112:	f000 fc85 	bl	8006a20 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	691a      	ldr	r2, [r3, #16]
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006124:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	695a      	ldr	r2, [r3, #20]
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006134:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	68da      	ldr	r2, [r3, #12]
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006144:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	2200      	movs	r2, #0
 800614a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2220      	movs	r2, #32
 8006150:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2220      	movs	r2, #32
 8006158:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800615c:	2300      	movs	r3, #0
}
 800615e:	4618      	mov	r0, r3
 8006160:	3708      	adds	r7, #8
 8006162:	46bd      	mov	sp, r7
 8006164:	bd80      	pop	{r7, pc}

08006166 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006166:	b580      	push	{r7, lr}
 8006168:	b08a      	sub	sp, #40	; 0x28
 800616a:	af02      	add	r7, sp, #8
 800616c:	60f8      	str	r0, [r7, #12]
 800616e:	60b9      	str	r1, [r7, #8]
 8006170:	603b      	str	r3, [r7, #0]
 8006172:	4613      	mov	r3, r2
 8006174:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006176:	2300      	movs	r3, #0
 8006178:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006180:	b2db      	uxtb	r3, r3
 8006182:	2b20      	cmp	r3, #32
 8006184:	d17c      	bne.n	8006280 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006186:	68bb      	ldr	r3, [r7, #8]
 8006188:	2b00      	cmp	r3, #0
 800618a:	d002      	beq.n	8006192 <HAL_UART_Transmit+0x2c>
 800618c:	88fb      	ldrh	r3, [r7, #6]
 800618e:	2b00      	cmp	r3, #0
 8006190:	d101      	bne.n	8006196 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006192:	2301      	movs	r3, #1
 8006194:	e075      	b.n	8006282 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800619c:	2b01      	cmp	r3, #1
 800619e:	d101      	bne.n	80061a4 <HAL_UART_Transmit+0x3e>
 80061a0:	2302      	movs	r3, #2
 80061a2:	e06e      	b.n	8006282 <HAL_UART_Transmit+0x11c>
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	2201      	movs	r2, #1
 80061a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	2200      	movs	r2, #0
 80061b0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	2221      	movs	r2, #33	; 0x21
 80061b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80061ba:	f7fc fea7 	bl	8002f0c <HAL_GetTick>
 80061be:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	88fa      	ldrh	r2, [r7, #6]
 80061c4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	88fa      	ldrh	r2, [r7, #6]
 80061ca:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	689b      	ldr	r3, [r3, #8]
 80061d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80061d4:	d108      	bne.n	80061e8 <HAL_UART_Transmit+0x82>
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	691b      	ldr	r3, [r3, #16]
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d104      	bne.n	80061e8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80061de:	2300      	movs	r3, #0
 80061e0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80061e2:	68bb      	ldr	r3, [r7, #8]
 80061e4:	61bb      	str	r3, [r7, #24]
 80061e6:	e003      	b.n	80061f0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80061e8:	68bb      	ldr	r3, [r7, #8]
 80061ea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80061ec:	2300      	movs	r3, #0
 80061ee:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	2200      	movs	r2, #0
 80061f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80061f8:	e02a      	b.n	8006250 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80061fa:	683b      	ldr	r3, [r7, #0]
 80061fc:	9300      	str	r3, [sp, #0]
 80061fe:	697b      	ldr	r3, [r7, #20]
 8006200:	2200      	movs	r2, #0
 8006202:	2180      	movs	r1, #128	; 0x80
 8006204:	68f8      	ldr	r0, [r7, #12]
 8006206:	f000 fa47 	bl	8006698 <UART_WaitOnFlagUntilTimeout>
 800620a:	4603      	mov	r3, r0
 800620c:	2b00      	cmp	r3, #0
 800620e:	d001      	beq.n	8006214 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006210:	2303      	movs	r3, #3
 8006212:	e036      	b.n	8006282 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006214:	69fb      	ldr	r3, [r7, #28]
 8006216:	2b00      	cmp	r3, #0
 8006218:	d10b      	bne.n	8006232 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800621a:	69bb      	ldr	r3, [r7, #24]
 800621c:	881b      	ldrh	r3, [r3, #0]
 800621e:	461a      	mov	r2, r3
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006228:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800622a:	69bb      	ldr	r3, [r7, #24]
 800622c:	3302      	adds	r3, #2
 800622e:	61bb      	str	r3, [r7, #24]
 8006230:	e007      	b.n	8006242 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006232:	69fb      	ldr	r3, [r7, #28]
 8006234:	781a      	ldrb	r2, [r3, #0]
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800623c:	69fb      	ldr	r3, [r7, #28]
 800623e:	3301      	adds	r3, #1
 8006240:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006246:	b29b      	uxth	r3, r3
 8006248:	3b01      	subs	r3, #1
 800624a:	b29a      	uxth	r2, r3
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006254:	b29b      	uxth	r3, r3
 8006256:	2b00      	cmp	r3, #0
 8006258:	d1cf      	bne.n	80061fa <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800625a:	683b      	ldr	r3, [r7, #0]
 800625c:	9300      	str	r3, [sp, #0]
 800625e:	697b      	ldr	r3, [r7, #20]
 8006260:	2200      	movs	r2, #0
 8006262:	2140      	movs	r1, #64	; 0x40
 8006264:	68f8      	ldr	r0, [r7, #12]
 8006266:	f000 fa17 	bl	8006698 <UART_WaitOnFlagUntilTimeout>
 800626a:	4603      	mov	r3, r0
 800626c:	2b00      	cmp	r3, #0
 800626e:	d001      	beq.n	8006274 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006270:	2303      	movs	r3, #3
 8006272:	e006      	b.n	8006282 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	2220      	movs	r2, #32
 8006278:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800627c:	2300      	movs	r3, #0
 800627e:	e000      	b.n	8006282 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006280:	2302      	movs	r3, #2
  }
}
 8006282:	4618      	mov	r0, r3
 8006284:	3720      	adds	r7, #32
 8006286:	46bd      	mov	sp, r7
 8006288:	bd80      	pop	{r7, pc}

0800628a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800628a:	b580      	push	{r7, lr}
 800628c:	b084      	sub	sp, #16
 800628e:	af00      	add	r7, sp, #0
 8006290:	60f8      	str	r0, [r7, #12]
 8006292:	60b9      	str	r1, [r7, #8]
 8006294:	4613      	mov	r3, r2
 8006296:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800629e:	b2db      	uxtb	r3, r3
 80062a0:	2b20      	cmp	r3, #32
 80062a2:	d11d      	bne.n	80062e0 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80062a4:	68bb      	ldr	r3, [r7, #8]
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d002      	beq.n	80062b0 <HAL_UART_Receive_IT+0x26>
 80062aa:	88fb      	ldrh	r3, [r7, #6]
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d101      	bne.n	80062b4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80062b0:	2301      	movs	r3, #1
 80062b2:	e016      	b.n	80062e2 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80062ba:	2b01      	cmp	r3, #1
 80062bc:	d101      	bne.n	80062c2 <HAL_UART_Receive_IT+0x38>
 80062be:	2302      	movs	r3, #2
 80062c0:	e00f      	b.n	80062e2 <HAL_UART_Receive_IT+0x58>
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	2201      	movs	r2, #1
 80062c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	2200      	movs	r2, #0
 80062ce:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 80062d0:	88fb      	ldrh	r3, [r7, #6]
 80062d2:	461a      	mov	r2, r3
 80062d4:	68b9      	ldr	r1, [r7, #8]
 80062d6:	68f8      	ldr	r0, [r7, #12]
 80062d8:	f000 fa28 	bl	800672c <UART_Start_Receive_IT>
 80062dc:	4603      	mov	r3, r0
 80062de:	e000      	b.n	80062e2 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80062e0:	2302      	movs	r3, #2
  }
}
 80062e2:	4618      	mov	r0, r3
 80062e4:	3710      	adds	r7, #16
 80062e6:	46bd      	mov	sp, r7
 80062e8:	bd80      	pop	{r7, pc}
	...

080062ec <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80062ec:	b580      	push	{r7, lr}
 80062ee:	b08a      	sub	sp, #40	; 0x28
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	68db      	ldr	r3, [r3, #12]
 8006302:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	695b      	ldr	r3, [r3, #20]
 800630a:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 800630c:	2300      	movs	r3, #0
 800630e:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8006310:	2300      	movs	r3, #0
 8006312:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006314:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006316:	f003 030f 	and.w	r3, r3, #15
 800631a:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 800631c:	69bb      	ldr	r3, [r7, #24]
 800631e:	2b00      	cmp	r3, #0
 8006320:	d10d      	bne.n	800633e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006322:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006324:	f003 0320 	and.w	r3, r3, #32
 8006328:	2b00      	cmp	r3, #0
 800632a:	d008      	beq.n	800633e <HAL_UART_IRQHandler+0x52>
 800632c:	6a3b      	ldr	r3, [r7, #32]
 800632e:	f003 0320 	and.w	r3, r3, #32
 8006332:	2b00      	cmp	r3, #0
 8006334:	d003      	beq.n	800633e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8006336:	6878      	ldr	r0, [r7, #4]
 8006338:	f000 fadb 	bl	80068f2 <UART_Receive_IT>
      return;
 800633c:	e17c      	b.n	8006638 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800633e:	69bb      	ldr	r3, [r7, #24]
 8006340:	2b00      	cmp	r3, #0
 8006342:	f000 80b1 	beq.w	80064a8 <HAL_UART_IRQHandler+0x1bc>
 8006346:	69fb      	ldr	r3, [r7, #28]
 8006348:	f003 0301 	and.w	r3, r3, #1
 800634c:	2b00      	cmp	r3, #0
 800634e:	d105      	bne.n	800635c <HAL_UART_IRQHandler+0x70>
 8006350:	6a3b      	ldr	r3, [r7, #32]
 8006352:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006356:	2b00      	cmp	r3, #0
 8006358:	f000 80a6 	beq.w	80064a8 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800635c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800635e:	f003 0301 	and.w	r3, r3, #1
 8006362:	2b00      	cmp	r3, #0
 8006364:	d00a      	beq.n	800637c <HAL_UART_IRQHandler+0x90>
 8006366:	6a3b      	ldr	r3, [r7, #32]
 8006368:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800636c:	2b00      	cmp	r3, #0
 800636e:	d005      	beq.n	800637c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006374:	f043 0201 	orr.w	r2, r3, #1
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800637c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800637e:	f003 0304 	and.w	r3, r3, #4
 8006382:	2b00      	cmp	r3, #0
 8006384:	d00a      	beq.n	800639c <HAL_UART_IRQHandler+0xb0>
 8006386:	69fb      	ldr	r3, [r7, #28]
 8006388:	f003 0301 	and.w	r3, r3, #1
 800638c:	2b00      	cmp	r3, #0
 800638e:	d005      	beq.n	800639c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006394:	f043 0202 	orr.w	r2, r3, #2
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800639c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800639e:	f003 0302 	and.w	r3, r3, #2
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d00a      	beq.n	80063bc <HAL_UART_IRQHandler+0xd0>
 80063a6:	69fb      	ldr	r3, [r7, #28]
 80063a8:	f003 0301 	and.w	r3, r3, #1
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d005      	beq.n	80063bc <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063b4:	f043 0204 	orr.w	r2, r3, #4
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80063bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063be:	f003 0308 	and.w	r3, r3, #8
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d00f      	beq.n	80063e6 <HAL_UART_IRQHandler+0xfa>
 80063c6:	6a3b      	ldr	r3, [r7, #32]
 80063c8:	f003 0320 	and.w	r3, r3, #32
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d104      	bne.n	80063da <HAL_UART_IRQHandler+0xee>
 80063d0:	69fb      	ldr	r3, [r7, #28]
 80063d2:	f003 0301 	and.w	r3, r3, #1
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d005      	beq.n	80063e6 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063de:	f043 0208 	orr.w	r2, r3, #8
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	f000 811f 	beq.w	800662e <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80063f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063f2:	f003 0320 	and.w	r3, r3, #32
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d007      	beq.n	800640a <HAL_UART_IRQHandler+0x11e>
 80063fa:	6a3b      	ldr	r3, [r7, #32]
 80063fc:	f003 0320 	and.w	r3, r3, #32
 8006400:	2b00      	cmp	r3, #0
 8006402:	d002      	beq.n	800640a <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8006404:	6878      	ldr	r0, [r7, #4]
 8006406:	f000 fa74 	bl	80068f2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	695b      	ldr	r3, [r3, #20]
 8006410:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006414:	2b40      	cmp	r3, #64	; 0x40
 8006416:	bf0c      	ite	eq
 8006418:	2301      	moveq	r3, #1
 800641a:	2300      	movne	r3, #0
 800641c:	b2db      	uxtb	r3, r3
 800641e:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006424:	f003 0308 	and.w	r3, r3, #8
 8006428:	2b00      	cmp	r3, #0
 800642a:	d102      	bne.n	8006432 <HAL_UART_IRQHandler+0x146>
 800642c:	697b      	ldr	r3, [r7, #20]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d031      	beq.n	8006496 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006432:	6878      	ldr	r0, [r7, #4]
 8006434:	f000 f9b4 	bl	80067a0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	695b      	ldr	r3, [r3, #20]
 800643e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006442:	2b40      	cmp	r3, #64	; 0x40
 8006444:	d123      	bne.n	800648e <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	695a      	ldr	r2, [r3, #20]
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006454:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800645a:	2b00      	cmp	r3, #0
 800645c:	d013      	beq.n	8006486 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006462:	4a77      	ldr	r2, [pc, #476]	; (8006640 <HAL_UART_IRQHandler+0x354>)
 8006464:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800646a:	4618      	mov	r0, r3
 800646c:	f7fd fd38 	bl	8003ee0 <HAL_DMA_Abort_IT>
 8006470:	4603      	mov	r3, r0
 8006472:	2b00      	cmp	r3, #0
 8006474:	d016      	beq.n	80064a4 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800647a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800647c:	687a      	ldr	r2, [r7, #4]
 800647e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006480:	4610      	mov	r0, r2
 8006482:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006484:	e00e      	b.n	80064a4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006486:	6878      	ldr	r0, [r7, #4]
 8006488:	f000 f8f0 	bl	800666c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800648c:	e00a      	b.n	80064a4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800648e:	6878      	ldr	r0, [r7, #4]
 8006490:	f000 f8ec 	bl	800666c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006494:	e006      	b.n	80064a4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006496:	6878      	ldr	r0, [r7, #4]
 8006498:	f000 f8e8 	bl	800666c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	2200      	movs	r2, #0
 80064a0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80064a2:	e0c4      	b.n	800662e <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064a4:	bf00      	nop
    return;
 80064a6:	e0c2      	b.n	800662e <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064ac:	2b01      	cmp	r3, #1
 80064ae:	f040 80a2 	bne.w	80065f6 <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 80064b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064b4:	f003 0310 	and.w	r3, r3, #16
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	f000 809c 	beq.w	80065f6 <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 80064be:	6a3b      	ldr	r3, [r7, #32]
 80064c0:	f003 0310 	and.w	r3, r3, #16
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	f000 8096 	beq.w	80065f6 <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80064ca:	2300      	movs	r3, #0
 80064cc:	60fb      	str	r3, [r7, #12]
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	60fb      	str	r3, [r7, #12]
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	685b      	ldr	r3, [r3, #4]
 80064dc:	60fb      	str	r3, [r7, #12]
 80064de:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	695b      	ldr	r3, [r3, #20]
 80064e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064ea:	2b40      	cmp	r3, #64	; 0x40
 80064ec:	d14f      	bne.n	800658e <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	685b      	ldr	r3, [r3, #4]
 80064f6:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 80064f8:	8a3b      	ldrh	r3, [r7, #16]
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	f000 8099 	beq.w	8006632 <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006504:	8a3a      	ldrh	r2, [r7, #16]
 8006506:	429a      	cmp	r2, r3
 8006508:	f080 8093 	bcs.w	8006632 <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	8a3a      	ldrh	r2, [r7, #16]
 8006510:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006516:	69db      	ldr	r3, [r3, #28]
 8006518:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800651c:	d02b      	beq.n	8006576 <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	68da      	ldr	r2, [r3, #12]
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800652c:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	695a      	ldr	r2, [r3, #20]
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	f022 0201 	bic.w	r2, r2, #1
 800653c:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	695a      	ldr	r2, [r3, #20]
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800654c:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	2220      	movs	r2, #32
 8006552:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	2200      	movs	r2, #0
 800655a:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	68da      	ldr	r2, [r3, #12]
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	f022 0210 	bic.w	r2, r2, #16
 800656a:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006570:	4618      	mov	r0, r3
 8006572:	f7fd fc45 	bl	8003e00 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800657e:	b29b      	uxth	r3, r3
 8006580:	1ad3      	subs	r3, r2, r3
 8006582:	b29b      	uxth	r3, r3
 8006584:	4619      	mov	r1, r3
 8006586:	6878      	ldr	r0, [r7, #4]
 8006588:	f000 f87a 	bl	8006680 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800658c:	e051      	b.n	8006632 <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006596:	b29b      	uxth	r3, r3
 8006598:	1ad3      	subs	r3, r2, r3
 800659a:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80065a0:	b29b      	uxth	r3, r3
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d047      	beq.n	8006636 <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 80065a6:	8a7b      	ldrh	r3, [r7, #18]
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d044      	beq.n	8006636 <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	68da      	ldr	r2, [r3, #12]
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80065ba:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	695a      	ldr	r2, [r3, #20]
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	f022 0201 	bic.w	r2, r2, #1
 80065ca:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	2220      	movs	r2, #32
 80065d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	2200      	movs	r2, #0
 80065d8:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	68da      	ldr	r2, [r3, #12]
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f022 0210 	bic.w	r2, r2, #16
 80065e8:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80065ea:	8a7b      	ldrh	r3, [r7, #18]
 80065ec:	4619      	mov	r1, r3
 80065ee:	6878      	ldr	r0, [r7, #4]
 80065f0:	f000 f846 	bl	8006680 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80065f4:	e01f      	b.n	8006636 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80065f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d008      	beq.n	8006612 <HAL_UART_IRQHandler+0x326>
 8006600:	6a3b      	ldr	r3, [r7, #32]
 8006602:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006606:	2b00      	cmp	r3, #0
 8006608:	d003      	beq.n	8006612 <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 800660a:	6878      	ldr	r0, [r7, #4]
 800660c:	f000 f909 	bl	8006822 <UART_Transmit_IT>
    return;
 8006610:	e012      	b.n	8006638 <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006614:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006618:	2b00      	cmp	r3, #0
 800661a:	d00d      	beq.n	8006638 <HAL_UART_IRQHandler+0x34c>
 800661c:	6a3b      	ldr	r3, [r7, #32]
 800661e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006622:	2b00      	cmp	r3, #0
 8006624:	d008      	beq.n	8006638 <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 8006626:	6878      	ldr	r0, [r7, #4]
 8006628:	f000 f94b 	bl	80068c2 <UART_EndTransmit_IT>
    return;
 800662c:	e004      	b.n	8006638 <HAL_UART_IRQHandler+0x34c>
    return;
 800662e:	bf00      	nop
 8006630:	e002      	b.n	8006638 <HAL_UART_IRQHandler+0x34c>
      return;
 8006632:	bf00      	nop
 8006634:	e000      	b.n	8006638 <HAL_UART_IRQHandler+0x34c>
      return;
 8006636:	bf00      	nop
  }
}
 8006638:	3728      	adds	r7, #40	; 0x28
 800663a:	46bd      	mov	sp, r7
 800663c:	bd80      	pop	{r7, pc}
 800663e:	bf00      	nop
 8006640:	080067fb 	.word	0x080067fb

08006644 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006644:	b480      	push	{r7}
 8006646:	b083      	sub	sp, #12
 8006648:	af00      	add	r7, sp, #0
 800664a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800664c:	bf00      	nop
 800664e:	370c      	adds	r7, #12
 8006650:	46bd      	mov	sp, r7
 8006652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006656:	4770      	bx	lr

08006658 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006658:	b480      	push	{r7}
 800665a:	b083      	sub	sp, #12
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006660:	bf00      	nop
 8006662:	370c      	adds	r7, #12
 8006664:	46bd      	mov	sp, r7
 8006666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666a:	4770      	bx	lr

0800666c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800666c:	b480      	push	{r7}
 800666e:	b083      	sub	sp, #12
 8006670:	af00      	add	r7, sp, #0
 8006672:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006674:	bf00      	nop
 8006676:	370c      	adds	r7, #12
 8006678:	46bd      	mov	sp, r7
 800667a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667e:	4770      	bx	lr

08006680 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006680:	b480      	push	{r7}
 8006682:	b083      	sub	sp, #12
 8006684:	af00      	add	r7, sp, #0
 8006686:	6078      	str	r0, [r7, #4]
 8006688:	460b      	mov	r3, r1
 800668a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800668c:	bf00      	nop
 800668e:	370c      	adds	r7, #12
 8006690:	46bd      	mov	sp, r7
 8006692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006696:	4770      	bx	lr

08006698 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8006698:	b580      	push	{r7, lr}
 800669a:	b084      	sub	sp, #16
 800669c:	af00      	add	r7, sp, #0
 800669e:	60f8      	str	r0, [r7, #12]
 80066a0:	60b9      	str	r1, [r7, #8]
 80066a2:	603b      	str	r3, [r7, #0]
 80066a4:	4613      	mov	r3, r2
 80066a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80066a8:	e02c      	b.n	8006704 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80066aa:	69bb      	ldr	r3, [r7, #24]
 80066ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066b0:	d028      	beq.n	8006704 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80066b2:	69bb      	ldr	r3, [r7, #24]
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d007      	beq.n	80066c8 <UART_WaitOnFlagUntilTimeout+0x30>
 80066b8:	f7fc fc28 	bl	8002f0c <HAL_GetTick>
 80066bc:	4602      	mov	r2, r0
 80066be:	683b      	ldr	r3, [r7, #0]
 80066c0:	1ad3      	subs	r3, r2, r3
 80066c2:	69ba      	ldr	r2, [r7, #24]
 80066c4:	429a      	cmp	r2, r3
 80066c6:	d21d      	bcs.n	8006704 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	68da      	ldr	r2, [r3, #12]
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80066d6:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	695a      	ldr	r2, [r3, #20]
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	f022 0201 	bic.w	r2, r2, #1
 80066e6:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	2220      	movs	r2, #32
 80066ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	2220      	movs	r2, #32
 80066f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	2200      	movs	r2, #0
 80066fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8006700:	2303      	movs	r3, #3
 8006702:	e00f      	b.n	8006724 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	681a      	ldr	r2, [r3, #0]
 800670a:	68bb      	ldr	r3, [r7, #8]
 800670c:	4013      	ands	r3, r2
 800670e:	68ba      	ldr	r2, [r7, #8]
 8006710:	429a      	cmp	r2, r3
 8006712:	bf0c      	ite	eq
 8006714:	2301      	moveq	r3, #1
 8006716:	2300      	movne	r3, #0
 8006718:	b2db      	uxtb	r3, r3
 800671a:	461a      	mov	r2, r3
 800671c:	79fb      	ldrb	r3, [r7, #7]
 800671e:	429a      	cmp	r2, r3
 8006720:	d0c3      	beq.n	80066aa <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006722:	2300      	movs	r3, #0
}
 8006724:	4618      	mov	r0, r3
 8006726:	3710      	adds	r7, #16
 8006728:	46bd      	mov	sp, r7
 800672a:	bd80      	pop	{r7, pc}

0800672c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800672c:	b480      	push	{r7}
 800672e:	b085      	sub	sp, #20
 8006730:	af00      	add	r7, sp, #0
 8006732:	60f8      	str	r0, [r7, #12]
 8006734:	60b9      	str	r1, [r7, #8]
 8006736:	4613      	mov	r3, r2
 8006738:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	68ba      	ldr	r2, [r7, #8]
 800673e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	88fa      	ldrh	r2, [r7, #6]
 8006744:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	88fa      	ldrh	r2, [r7, #6]
 800674a:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	2200      	movs	r2, #0
 8006750:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	2222      	movs	r2, #34	; 0x22
 8006756:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	2200      	movs	r2, #0
 800675e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	68da      	ldr	r2, [r3, #12]
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006770:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	695a      	ldr	r2, [r3, #20]
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	f042 0201 	orr.w	r2, r2, #1
 8006780:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	68da      	ldr	r2, [r3, #12]
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	f042 0220 	orr.w	r2, r2, #32
 8006790:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006792:	2300      	movs	r3, #0
}
 8006794:	4618      	mov	r0, r3
 8006796:	3714      	adds	r7, #20
 8006798:	46bd      	mov	sp, r7
 800679a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679e:	4770      	bx	lr

080067a0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80067a0:	b480      	push	{r7}
 80067a2:	b083      	sub	sp, #12
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	68da      	ldr	r2, [r3, #12]
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80067b6:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	695a      	ldr	r2, [r3, #20]
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	f022 0201 	bic.w	r2, r2, #1
 80067c6:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067cc:	2b01      	cmp	r3, #1
 80067ce:	d107      	bne.n	80067e0 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	68da      	ldr	r2, [r3, #12]
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	f022 0210 	bic.w	r2, r2, #16
 80067de:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	2220      	movs	r2, #32
 80067e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2200      	movs	r2, #0
 80067ec:	631a      	str	r2, [r3, #48]	; 0x30
}
 80067ee:	bf00      	nop
 80067f0:	370c      	adds	r7, #12
 80067f2:	46bd      	mov	sp, r7
 80067f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f8:	4770      	bx	lr

080067fa <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80067fa:	b580      	push	{r7, lr}
 80067fc:	b084      	sub	sp, #16
 80067fe:	af00      	add	r7, sp, #0
 8006800:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006806:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	2200      	movs	r2, #0
 800680c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	2200      	movs	r2, #0
 8006812:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006814:	68f8      	ldr	r0, [r7, #12]
 8006816:	f7ff ff29 	bl	800666c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800681a:	bf00      	nop
 800681c:	3710      	adds	r7, #16
 800681e:	46bd      	mov	sp, r7
 8006820:	bd80      	pop	{r7, pc}

08006822 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006822:	b480      	push	{r7}
 8006824:	b085      	sub	sp, #20
 8006826:	af00      	add	r7, sp, #0
 8006828:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006830:	b2db      	uxtb	r3, r3
 8006832:	2b21      	cmp	r3, #33	; 0x21
 8006834:	d13e      	bne.n	80068b4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	689b      	ldr	r3, [r3, #8]
 800683a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800683e:	d114      	bne.n	800686a <UART_Transmit_IT+0x48>
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	691b      	ldr	r3, [r3, #16]
 8006844:	2b00      	cmp	r3, #0
 8006846:	d110      	bne.n	800686a <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	6a1b      	ldr	r3, [r3, #32]
 800684c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	881b      	ldrh	r3, [r3, #0]
 8006852:	461a      	mov	r2, r3
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800685c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	6a1b      	ldr	r3, [r3, #32]
 8006862:	1c9a      	adds	r2, r3, #2
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	621a      	str	r2, [r3, #32]
 8006868:	e008      	b.n	800687c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	6a1b      	ldr	r3, [r3, #32]
 800686e:	1c59      	adds	r1, r3, #1
 8006870:	687a      	ldr	r2, [r7, #4]
 8006872:	6211      	str	r1, [r2, #32]
 8006874:	781a      	ldrb	r2, [r3, #0]
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006880:	b29b      	uxth	r3, r3
 8006882:	3b01      	subs	r3, #1
 8006884:	b29b      	uxth	r3, r3
 8006886:	687a      	ldr	r2, [r7, #4]
 8006888:	4619      	mov	r1, r3
 800688a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800688c:	2b00      	cmp	r3, #0
 800688e:	d10f      	bne.n	80068b0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	68da      	ldr	r2, [r3, #12]
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800689e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	68da      	ldr	r2, [r3, #12]
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80068ae:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80068b0:	2300      	movs	r3, #0
 80068b2:	e000      	b.n	80068b6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80068b4:	2302      	movs	r3, #2
  }
}
 80068b6:	4618      	mov	r0, r3
 80068b8:	3714      	adds	r7, #20
 80068ba:	46bd      	mov	sp, r7
 80068bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c0:	4770      	bx	lr

080068c2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80068c2:	b580      	push	{r7, lr}
 80068c4:	b082      	sub	sp, #8
 80068c6:	af00      	add	r7, sp, #0
 80068c8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	68da      	ldr	r2, [r3, #12]
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80068d8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	2220      	movs	r2, #32
 80068de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80068e2:	6878      	ldr	r0, [r7, #4]
 80068e4:	f7ff feae 	bl	8006644 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80068e8:	2300      	movs	r3, #0
}
 80068ea:	4618      	mov	r0, r3
 80068ec:	3708      	adds	r7, #8
 80068ee:	46bd      	mov	sp, r7
 80068f0:	bd80      	pop	{r7, pc}

080068f2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80068f2:	b580      	push	{r7, lr}
 80068f4:	b084      	sub	sp, #16
 80068f6:	af00      	add	r7, sp, #0
 80068f8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006900:	b2db      	uxtb	r3, r3
 8006902:	2b22      	cmp	r3, #34	; 0x22
 8006904:	f040 8087 	bne.w	8006a16 <UART_Receive_IT+0x124>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	689b      	ldr	r3, [r3, #8]
 800690c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006910:	d117      	bne.n	8006942 <UART_Receive_IT+0x50>
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	691b      	ldr	r3, [r3, #16]
 8006916:	2b00      	cmp	r3, #0
 8006918:	d113      	bne.n	8006942 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800691a:	2300      	movs	r3, #0
 800691c:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006922:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	685b      	ldr	r3, [r3, #4]
 800692a:	b29b      	uxth	r3, r3
 800692c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006930:	b29a      	uxth	r2, r3
 8006932:	68bb      	ldr	r3, [r7, #8]
 8006934:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800693a:	1c9a      	adds	r2, r3, #2
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	629a      	str	r2, [r3, #40]	; 0x28
 8006940:	e026      	b.n	8006990 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006946:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8006948:	2300      	movs	r3, #0
 800694a:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	689b      	ldr	r3, [r3, #8]
 8006950:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006954:	d007      	beq.n	8006966 <UART_Receive_IT+0x74>
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	689b      	ldr	r3, [r3, #8]
 800695a:	2b00      	cmp	r3, #0
 800695c:	d10a      	bne.n	8006974 <UART_Receive_IT+0x82>
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	691b      	ldr	r3, [r3, #16]
 8006962:	2b00      	cmp	r3, #0
 8006964:	d106      	bne.n	8006974 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	685b      	ldr	r3, [r3, #4]
 800696c:	b2da      	uxtb	r2, r3
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	701a      	strb	r2, [r3, #0]
 8006972:	e008      	b.n	8006986 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	685b      	ldr	r3, [r3, #4]
 800697a:	b2db      	uxtb	r3, r3
 800697c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006980:	b2da      	uxtb	r2, r3
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800698a:	1c5a      	adds	r2, r3, #1
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006994:	b29b      	uxth	r3, r3
 8006996:	3b01      	subs	r3, #1
 8006998:	b29b      	uxth	r3, r3
 800699a:	687a      	ldr	r2, [r7, #4]
 800699c:	4619      	mov	r1, r3
 800699e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d136      	bne.n	8006a12 <UART_Receive_IT+0x120>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	68da      	ldr	r2, [r3, #12]
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	f022 0220 	bic.w	r2, r2, #32
 80069b2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	68da      	ldr	r2, [r3, #12]
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80069c2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	695a      	ldr	r2, [r3, #20]
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	f022 0201 	bic.w	r2, r2, #1
 80069d2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	2220      	movs	r2, #32
 80069d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069e0:	2b01      	cmp	r3, #1
 80069e2:	d10e      	bne.n	8006a02 <UART_Receive_IT+0x110>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	68da      	ldr	r2, [r3, #12]
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	f022 0210 	bic.w	r2, r2, #16
 80069f2:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80069f8:	4619      	mov	r1, r3
 80069fa:	6878      	ldr	r0, [r7, #4]
 80069fc:	f7ff fe40 	bl	8006680 <HAL_UARTEx_RxEventCallback>
 8006a00:	e002      	b.n	8006a08 <UART_Receive_IT+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8006a02:	6878      	ldr	r0, [r7, #4]
 8006a04:	f7ff fe28 	bl	8006658 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_OK;
 8006a0e:	2300      	movs	r3, #0
 8006a10:	e002      	b.n	8006a18 <UART_Receive_IT+0x126>
    }
    return HAL_OK;
 8006a12:	2300      	movs	r3, #0
 8006a14:	e000      	b.n	8006a18 <UART_Receive_IT+0x126>
  }
  else
  {
    return HAL_BUSY;
 8006a16:	2302      	movs	r3, #2
  }
}
 8006a18:	4618      	mov	r0, r3
 8006a1a:	3710      	adds	r7, #16
 8006a1c:	46bd      	mov	sp, r7
 8006a1e:	bd80      	pop	{r7, pc}

08006a20 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006a20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a24:	b09f      	sub	sp, #124	; 0x7c
 8006a26:	af00      	add	r7, sp, #0
 8006a28:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006a2a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	691b      	ldr	r3, [r3, #16]
 8006a30:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006a34:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006a36:	68d9      	ldr	r1, [r3, #12]
 8006a38:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006a3a:	681a      	ldr	r2, [r3, #0]
 8006a3c:	ea40 0301 	orr.w	r3, r0, r1
 8006a40:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006a42:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006a44:	689a      	ldr	r2, [r3, #8]
 8006a46:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006a48:	691b      	ldr	r3, [r3, #16]
 8006a4a:	431a      	orrs	r2, r3
 8006a4c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006a4e:	695b      	ldr	r3, [r3, #20]
 8006a50:	431a      	orrs	r2, r3
 8006a52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006a54:	69db      	ldr	r3, [r3, #28]
 8006a56:	4313      	orrs	r3, r2
 8006a58:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8006a5a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	68db      	ldr	r3, [r3, #12]
 8006a60:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006a64:	f021 010c 	bic.w	r1, r1, #12
 8006a68:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006a6a:	681a      	ldr	r2, [r3, #0]
 8006a6c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006a6e:	430b      	orrs	r3, r1
 8006a70:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006a72:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	695b      	ldr	r3, [r3, #20]
 8006a78:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006a7c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006a7e:	6999      	ldr	r1, [r3, #24]
 8006a80:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006a82:	681a      	ldr	r2, [r3, #0]
 8006a84:	ea40 0301 	orr.w	r3, r0, r1
 8006a88:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006a8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006a8c:	681a      	ldr	r2, [r3, #0]
 8006a8e:	4bc5      	ldr	r3, [pc, #788]	; (8006da4 <UART_SetConfig+0x384>)
 8006a90:	429a      	cmp	r2, r3
 8006a92:	d004      	beq.n	8006a9e <UART_SetConfig+0x7e>
 8006a94:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006a96:	681a      	ldr	r2, [r3, #0]
 8006a98:	4bc3      	ldr	r3, [pc, #780]	; (8006da8 <UART_SetConfig+0x388>)
 8006a9a:	429a      	cmp	r2, r3
 8006a9c:	d103      	bne.n	8006aa6 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006a9e:	f7fe fac1 	bl	8005024 <HAL_RCC_GetPCLK2Freq>
 8006aa2:	6778      	str	r0, [r7, #116]	; 0x74
 8006aa4:	e002      	b.n	8006aac <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006aa6:	f7fe faa9 	bl	8004ffc <HAL_RCC_GetPCLK1Freq>
 8006aaa:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006aac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006aae:	69db      	ldr	r3, [r3, #28]
 8006ab0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006ab4:	f040 80b6 	bne.w	8006c24 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006ab8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006aba:	461c      	mov	r4, r3
 8006abc:	f04f 0500 	mov.w	r5, #0
 8006ac0:	4622      	mov	r2, r4
 8006ac2:	462b      	mov	r3, r5
 8006ac4:	1891      	adds	r1, r2, r2
 8006ac6:	6439      	str	r1, [r7, #64]	; 0x40
 8006ac8:	415b      	adcs	r3, r3
 8006aca:	647b      	str	r3, [r7, #68]	; 0x44
 8006acc:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006ad0:	1912      	adds	r2, r2, r4
 8006ad2:	eb45 0303 	adc.w	r3, r5, r3
 8006ad6:	f04f 0000 	mov.w	r0, #0
 8006ada:	f04f 0100 	mov.w	r1, #0
 8006ade:	00d9      	lsls	r1, r3, #3
 8006ae0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006ae4:	00d0      	lsls	r0, r2, #3
 8006ae6:	4602      	mov	r2, r0
 8006ae8:	460b      	mov	r3, r1
 8006aea:	1911      	adds	r1, r2, r4
 8006aec:	6639      	str	r1, [r7, #96]	; 0x60
 8006aee:	416b      	adcs	r3, r5
 8006af0:	667b      	str	r3, [r7, #100]	; 0x64
 8006af2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006af4:	685b      	ldr	r3, [r3, #4]
 8006af6:	461a      	mov	r2, r3
 8006af8:	f04f 0300 	mov.w	r3, #0
 8006afc:	1891      	adds	r1, r2, r2
 8006afe:	63b9      	str	r1, [r7, #56]	; 0x38
 8006b00:	415b      	adcs	r3, r3
 8006b02:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006b04:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006b08:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8006b0c:	f7f9 ffc6 	bl	8000a9c <__aeabi_uldivmod>
 8006b10:	4602      	mov	r2, r0
 8006b12:	460b      	mov	r3, r1
 8006b14:	4ba5      	ldr	r3, [pc, #660]	; (8006dac <UART_SetConfig+0x38c>)
 8006b16:	fba3 2302 	umull	r2, r3, r3, r2
 8006b1a:	095b      	lsrs	r3, r3, #5
 8006b1c:	011e      	lsls	r6, r3, #4
 8006b1e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006b20:	461c      	mov	r4, r3
 8006b22:	f04f 0500 	mov.w	r5, #0
 8006b26:	4622      	mov	r2, r4
 8006b28:	462b      	mov	r3, r5
 8006b2a:	1891      	adds	r1, r2, r2
 8006b2c:	6339      	str	r1, [r7, #48]	; 0x30
 8006b2e:	415b      	adcs	r3, r3
 8006b30:	637b      	str	r3, [r7, #52]	; 0x34
 8006b32:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8006b36:	1912      	adds	r2, r2, r4
 8006b38:	eb45 0303 	adc.w	r3, r5, r3
 8006b3c:	f04f 0000 	mov.w	r0, #0
 8006b40:	f04f 0100 	mov.w	r1, #0
 8006b44:	00d9      	lsls	r1, r3, #3
 8006b46:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006b4a:	00d0      	lsls	r0, r2, #3
 8006b4c:	4602      	mov	r2, r0
 8006b4e:	460b      	mov	r3, r1
 8006b50:	1911      	adds	r1, r2, r4
 8006b52:	65b9      	str	r1, [r7, #88]	; 0x58
 8006b54:	416b      	adcs	r3, r5
 8006b56:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006b58:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b5a:	685b      	ldr	r3, [r3, #4]
 8006b5c:	461a      	mov	r2, r3
 8006b5e:	f04f 0300 	mov.w	r3, #0
 8006b62:	1891      	adds	r1, r2, r2
 8006b64:	62b9      	str	r1, [r7, #40]	; 0x28
 8006b66:	415b      	adcs	r3, r3
 8006b68:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006b6a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006b6e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8006b72:	f7f9 ff93 	bl	8000a9c <__aeabi_uldivmod>
 8006b76:	4602      	mov	r2, r0
 8006b78:	460b      	mov	r3, r1
 8006b7a:	4b8c      	ldr	r3, [pc, #560]	; (8006dac <UART_SetConfig+0x38c>)
 8006b7c:	fba3 1302 	umull	r1, r3, r3, r2
 8006b80:	095b      	lsrs	r3, r3, #5
 8006b82:	2164      	movs	r1, #100	; 0x64
 8006b84:	fb01 f303 	mul.w	r3, r1, r3
 8006b88:	1ad3      	subs	r3, r2, r3
 8006b8a:	00db      	lsls	r3, r3, #3
 8006b8c:	3332      	adds	r3, #50	; 0x32
 8006b8e:	4a87      	ldr	r2, [pc, #540]	; (8006dac <UART_SetConfig+0x38c>)
 8006b90:	fba2 2303 	umull	r2, r3, r2, r3
 8006b94:	095b      	lsrs	r3, r3, #5
 8006b96:	005b      	lsls	r3, r3, #1
 8006b98:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006b9c:	441e      	add	r6, r3
 8006b9e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006ba0:	4618      	mov	r0, r3
 8006ba2:	f04f 0100 	mov.w	r1, #0
 8006ba6:	4602      	mov	r2, r0
 8006ba8:	460b      	mov	r3, r1
 8006baa:	1894      	adds	r4, r2, r2
 8006bac:	623c      	str	r4, [r7, #32]
 8006bae:	415b      	adcs	r3, r3
 8006bb0:	627b      	str	r3, [r7, #36]	; 0x24
 8006bb2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006bb6:	1812      	adds	r2, r2, r0
 8006bb8:	eb41 0303 	adc.w	r3, r1, r3
 8006bbc:	f04f 0400 	mov.w	r4, #0
 8006bc0:	f04f 0500 	mov.w	r5, #0
 8006bc4:	00dd      	lsls	r5, r3, #3
 8006bc6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006bca:	00d4      	lsls	r4, r2, #3
 8006bcc:	4622      	mov	r2, r4
 8006bce:	462b      	mov	r3, r5
 8006bd0:	1814      	adds	r4, r2, r0
 8006bd2:	653c      	str	r4, [r7, #80]	; 0x50
 8006bd4:	414b      	adcs	r3, r1
 8006bd6:	657b      	str	r3, [r7, #84]	; 0x54
 8006bd8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006bda:	685b      	ldr	r3, [r3, #4]
 8006bdc:	461a      	mov	r2, r3
 8006bde:	f04f 0300 	mov.w	r3, #0
 8006be2:	1891      	adds	r1, r2, r2
 8006be4:	61b9      	str	r1, [r7, #24]
 8006be6:	415b      	adcs	r3, r3
 8006be8:	61fb      	str	r3, [r7, #28]
 8006bea:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006bee:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8006bf2:	f7f9 ff53 	bl	8000a9c <__aeabi_uldivmod>
 8006bf6:	4602      	mov	r2, r0
 8006bf8:	460b      	mov	r3, r1
 8006bfa:	4b6c      	ldr	r3, [pc, #432]	; (8006dac <UART_SetConfig+0x38c>)
 8006bfc:	fba3 1302 	umull	r1, r3, r3, r2
 8006c00:	095b      	lsrs	r3, r3, #5
 8006c02:	2164      	movs	r1, #100	; 0x64
 8006c04:	fb01 f303 	mul.w	r3, r1, r3
 8006c08:	1ad3      	subs	r3, r2, r3
 8006c0a:	00db      	lsls	r3, r3, #3
 8006c0c:	3332      	adds	r3, #50	; 0x32
 8006c0e:	4a67      	ldr	r2, [pc, #412]	; (8006dac <UART_SetConfig+0x38c>)
 8006c10:	fba2 2303 	umull	r2, r3, r2, r3
 8006c14:	095b      	lsrs	r3, r3, #5
 8006c16:	f003 0207 	and.w	r2, r3, #7
 8006c1a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	4432      	add	r2, r6
 8006c20:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006c22:	e0b9      	b.n	8006d98 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006c24:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006c26:	461c      	mov	r4, r3
 8006c28:	f04f 0500 	mov.w	r5, #0
 8006c2c:	4622      	mov	r2, r4
 8006c2e:	462b      	mov	r3, r5
 8006c30:	1891      	adds	r1, r2, r2
 8006c32:	6139      	str	r1, [r7, #16]
 8006c34:	415b      	adcs	r3, r3
 8006c36:	617b      	str	r3, [r7, #20]
 8006c38:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006c3c:	1912      	adds	r2, r2, r4
 8006c3e:	eb45 0303 	adc.w	r3, r5, r3
 8006c42:	f04f 0000 	mov.w	r0, #0
 8006c46:	f04f 0100 	mov.w	r1, #0
 8006c4a:	00d9      	lsls	r1, r3, #3
 8006c4c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006c50:	00d0      	lsls	r0, r2, #3
 8006c52:	4602      	mov	r2, r0
 8006c54:	460b      	mov	r3, r1
 8006c56:	eb12 0804 	adds.w	r8, r2, r4
 8006c5a:	eb43 0905 	adc.w	r9, r3, r5
 8006c5e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006c60:	685b      	ldr	r3, [r3, #4]
 8006c62:	4618      	mov	r0, r3
 8006c64:	f04f 0100 	mov.w	r1, #0
 8006c68:	f04f 0200 	mov.w	r2, #0
 8006c6c:	f04f 0300 	mov.w	r3, #0
 8006c70:	008b      	lsls	r3, r1, #2
 8006c72:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006c76:	0082      	lsls	r2, r0, #2
 8006c78:	4640      	mov	r0, r8
 8006c7a:	4649      	mov	r1, r9
 8006c7c:	f7f9 ff0e 	bl	8000a9c <__aeabi_uldivmod>
 8006c80:	4602      	mov	r2, r0
 8006c82:	460b      	mov	r3, r1
 8006c84:	4b49      	ldr	r3, [pc, #292]	; (8006dac <UART_SetConfig+0x38c>)
 8006c86:	fba3 2302 	umull	r2, r3, r3, r2
 8006c8a:	095b      	lsrs	r3, r3, #5
 8006c8c:	011e      	lsls	r6, r3, #4
 8006c8e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006c90:	4618      	mov	r0, r3
 8006c92:	f04f 0100 	mov.w	r1, #0
 8006c96:	4602      	mov	r2, r0
 8006c98:	460b      	mov	r3, r1
 8006c9a:	1894      	adds	r4, r2, r2
 8006c9c:	60bc      	str	r4, [r7, #8]
 8006c9e:	415b      	adcs	r3, r3
 8006ca0:	60fb      	str	r3, [r7, #12]
 8006ca2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006ca6:	1812      	adds	r2, r2, r0
 8006ca8:	eb41 0303 	adc.w	r3, r1, r3
 8006cac:	f04f 0400 	mov.w	r4, #0
 8006cb0:	f04f 0500 	mov.w	r5, #0
 8006cb4:	00dd      	lsls	r5, r3, #3
 8006cb6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006cba:	00d4      	lsls	r4, r2, #3
 8006cbc:	4622      	mov	r2, r4
 8006cbe:	462b      	mov	r3, r5
 8006cc0:	1814      	adds	r4, r2, r0
 8006cc2:	64bc      	str	r4, [r7, #72]	; 0x48
 8006cc4:	414b      	adcs	r3, r1
 8006cc6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006cc8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006cca:	685b      	ldr	r3, [r3, #4]
 8006ccc:	4618      	mov	r0, r3
 8006cce:	f04f 0100 	mov.w	r1, #0
 8006cd2:	f04f 0200 	mov.w	r2, #0
 8006cd6:	f04f 0300 	mov.w	r3, #0
 8006cda:	008b      	lsls	r3, r1, #2
 8006cdc:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006ce0:	0082      	lsls	r2, r0, #2
 8006ce2:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8006ce6:	f7f9 fed9 	bl	8000a9c <__aeabi_uldivmod>
 8006cea:	4602      	mov	r2, r0
 8006cec:	460b      	mov	r3, r1
 8006cee:	4b2f      	ldr	r3, [pc, #188]	; (8006dac <UART_SetConfig+0x38c>)
 8006cf0:	fba3 1302 	umull	r1, r3, r3, r2
 8006cf4:	095b      	lsrs	r3, r3, #5
 8006cf6:	2164      	movs	r1, #100	; 0x64
 8006cf8:	fb01 f303 	mul.w	r3, r1, r3
 8006cfc:	1ad3      	subs	r3, r2, r3
 8006cfe:	011b      	lsls	r3, r3, #4
 8006d00:	3332      	adds	r3, #50	; 0x32
 8006d02:	4a2a      	ldr	r2, [pc, #168]	; (8006dac <UART_SetConfig+0x38c>)
 8006d04:	fba2 2303 	umull	r2, r3, r2, r3
 8006d08:	095b      	lsrs	r3, r3, #5
 8006d0a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006d0e:	441e      	add	r6, r3
 8006d10:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006d12:	4618      	mov	r0, r3
 8006d14:	f04f 0100 	mov.w	r1, #0
 8006d18:	4602      	mov	r2, r0
 8006d1a:	460b      	mov	r3, r1
 8006d1c:	1894      	adds	r4, r2, r2
 8006d1e:	603c      	str	r4, [r7, #0]
 8006d20:	415b      	adcs	r3, r3
 8006d22:	607b      	str	r3, [r7, #4]
 8006d24:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006d28:	1812      	adds	r2, r2, r0
 8006d2a:	eb41 0303 	adc.w	r3, r1, r3
 8006d2e:	f04f 0400 	mov.w	r4, #0
 8006d32:	f04f 0500 	mov.w	r5, #0
 8006d36:	00dd      	lsls	r5, r3, #3
 8006d38:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006d3c:	00d4      	lsls	r4, r2, #3
 8006d3e:	4622      	mov	r2, r4
 8006d40:	462b      	mov	r3, r5
 8006d42:	eb12 0a00 	adds.w	sl, r2, r0
 8006d46:	eb43 0b01 	adc.w	fp, r3, r1
 8006d4a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006d4c:	685b      	ldr	r3, [r3, #4]
 8006d4e:	4618      	mov	r0, r3
 8006d50:	f04f 0100 	mov.w	r1, #0
 8006d54:	f04f 0200 	mov.w	r2, #0
 8006d58:	f04f 0300 	mov.w	r3, #0
 8006d5c:	008b      	lsls	r3, r1, #2
 8006d5e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006d62:	0082      	lsls	r2, r0, #2
 8006d64:	4650      	mov	r0, sl
 8006d66:	4659      	mov	r1, fp
 8006d68:	f7f9 fe98 	bl	8000a9c <__aeabi_uldivmod>
 8006d6c:	4602      	mov	r2, r0
 8006d6e:	460b      	mov	r3, r1
 8006d70:	4b0e      	ldr	r3, [pc, #56]	; (8006dac <UART_SetConfig+0x38c>)
 8006d72:	fba3 1302 	umull	r1, r3, r3, r2
 8006d76:	095b      	lsrs	r3, r3, #5
 8006d78:	2164      	movs	r1, #100	; 0x64
 8006d7a:	fb01 f303 	mul.w	r3, r1, r3
 8006d7e:	1ad3      	subs	r3, r2, r3
 8006d80:	011b      	lsls	r3, r3, #4
 8006d82:	3332      	adds	r3, #50	; 0x32
 8006d84:	4a09      	ldr	r2, [pc, #36]	; (8006dac <UART_SetConfig+0x38c>)
 8006d86:	fba2 2303 	umull	r2, r3, r2, r3
 8006d8a:	095b      	lsrs	r3, r3, #5
 8006d8c:	f003 020f 	and.w	r2, r3, #15
 8006d90:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	4432      	add	r2, r6
 8006d96:	609a      	str	r2, [r3, #8]
}
 8006d98:	bf00      	nop
 8006d9a:	377c      	adds	r7, #124	; 0x7c
 8006d9c:	46bd      	mov	sp, r7
 8006d9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006da2:	bf00      	nop
 8006da4:	40011000 	.word	0x40011000
 8006da8:	40011400 	.word	0x40011400
 8006dac:	51eb851f 	.word	0x51eb851f

08006db0 <__errno>:
 8006db0:	4b01      	ldr	r3, [pc, #4]	; (8006db8 <__errno+0x8>)
 8006db2:	6818      	ldr	r0, [r3, #0]
 8006db4:	4770      	bx	lr
 8006db6:	bf00      	nop
 8006db8:	20000018 	.word	0x20000018

08006dbc <__libc_init_array>:
 8006dbc:	b570      	push	{r4, r5, r6, lr}
 8006dbe:	4d0d      	ldr	r5, [pc, #52]	; (8006df4 <__libc_init_array+0x38>)
 8006dc0:	4c0d      	ldr	r4, [pc, #52]	; (8006df8 <__libc_init_array+0x3c>)
 8006dc2:	1b64      	subs	r4, r4, r5
 8006dc4:	10a4      	asrs	r4, r4, #2
 8006dc6:	2600      	movs	r6, #0
 8006dc8:	42a6      	cmp	r6, r4
 8006dca:	d109      	bne.n	8006de0 <__libc_init_array+0x24>
 8006dcc:	4d0b      	ldr	r5, [pc, #44]	; (8006dfc <__libc_init_array+0x40>)
 8006dce:	4c0c      	ldr	r4, [pc, #48]	; (8006e00 <__libc_init_array+0x44>)
 8006dd0:	f001 fc84 	bl	80086dc <_init>
 8006dd4:	1b64      	subs	r4, r4, r5
 8006dd6:	10a4      	asrs	r4, r4, #2
 8006dd8:	2600      	movs	r6, #0
 8006dda:	42a6      	cmp	r6, r4
 8006ddc:	d105      	bne.n	8006dea <__libc_init_array+0x2e>
 8006dde:	bd70      	pop	{r4, r5, r6, pc}
 8006de0:	f855 3b04 	ldr.w	r3, [r5], #4
 8006de4:	4798      	blx	r3
 8006de6:	3601      	adds	r6, #1
 8006de8:	e7ee      	b.n	8006dc8 <__libc_init_array+0xc>
 8006dea:	f855 3b04 	ldr.w	r3, [r5], #4
 8006dee:	4798      	blx	r3
 8006df0:	3601      	adds	r6, #1
 8006df2:	e7f2      	b.n	8006dda <__libc_init_array+0x1e>
 8006df4:	08008c00 	.word	0x08008c00
 8006df8:	08008c00 	.word	0x08008c00
 8006dfc:	08008c00 	.word	0x08008c00
 8006e00:	08008c04 	.word	0x08008c04

08006e04 <memset>:
 8006e04:	4402      	add	r2, r0
 8006e06:	4603      	mov	r3, r0
 8006e08:	4293      	cmp	r3, r2
 8006e0a:	d100      	bne.n	8006e0e <memset+0xa>
 8006e0c:	4770      	bx	lr
 8006e0e:	f803 1b01 	strb.w	r1, [r3], #1
 8006e12:	e7f9      	b.n	8006e08 <memset+0x4>

08006e14 <siprintf>:
 8006e14:	b40e      	push	{r1, r2, r3}
 8006e16:	b500      	push	{lr}
 8006e18:	b09c      	sub	sp, #112	; 0x70
 8006e1a:	ab1d      	add	r3, sp, #116	; 0x74
 8006e1c:	9002      	str	r0, [sp, #8]
 8006e1e:	9006      	str	r0, [sp, #24]
 8006e20:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006e24:	4809      	ldr	r0, [pc, #36]	; (8006e4c <siprintf+0x38>)
 8006e26:	9107      	str	r1, [sp, #28]
 8006e28:	9104      	str	r1, [sp, #16]
 8006e2a:	4909      	ldr	r1, [pc, #36]	; (8006e50 <siprintf+0x3c>)
 8006e2c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e30:	9105      	str	r1, [sp, #20]
 8006e32:	6800      	ldr	r0, [r0, #0]
 8006e34:	9301      	str	r3, [sp, #4]
 8006e36:	a902      	add	r1, sp, #8
 8006e38:	f000 f868 	bl	8006f0c <_svfiprintf_r>
 8006e3c:	9b02      	ldr	r3, [sp, #8]
 8006e3e:	2200      	movs	r2, #0
 8006e40:	701a      	strb	r2, [r3, #0]
 8006e42:	b01c      	add	sp, #112	; 0x70
 8006e44:	f85d eb04 	ldr.w	lr, [sp], #4
 8006e48:	b003      	add	sp, #12
 8006e4a:	4770      	bx	lr
 8006e4c:	20000018 	.word	0x20000018
 8006e50:	ffff0208 	.word	0xffff0208

08006e54 <__ssputs_r>:
 8006e54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e58:	688e      	ldr	r6, [r1, #8]
 8006e5a:	429e      	cmp	r6, r3
 8006e5c:	4682      	mov	sl, r0
 8006e5e:	460c      	mov	r4, r1
 8006e60:	4690      	mov	r8, r2
 8006e62:	461f      	mov	r7, r3
 8006e64:	d838      	bhi.n	8006ed8 <__ssputs_r+0x84>
 8006e66:	898a      	ldrh	r2, [r1, #12]
 8006e68:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006e6c:	d032      	beq.n	8006ed4 <__ssputs_r+0x80>
 8006e6e:	6825      	ldr	r5, [r4, #0]
 8006e70:	6909      	ldr	r1, [r1, #16]
 8006e72:	eba5 0901 	sub.w	r9, r5, r1
 8006e76:	6965      	ldr	r5, [r4, #20]
 8006e78:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006e7c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006e80:	3301      	adds	r3, #1
 8006e82:	444b      	add	r3, r9
 8006e84:	106d      	asrs	r5, r5, #1
 8006e86:	429d      	cmp	r5, r3
 8006e88:	bf38      	it	cc
 8006e8a:	461d      	movcc	r5, r3
 8006e8c:	0553      	lsls	r3, r2, #21
 8006e8e:	d531      	bpl.n	8006ef4 <__ssputs_r+0xa0>
 8006e90:	4629      	mov	r1, r5
 8006e92:	f000 fb47 	bl	8007524 <_malloc_r>
 8006e96:	4606      	mov	r6, r0
 8006e98:	b950      	cbnz	r0, 8006eb0 <__ssputs_r+0x5c>
 8006e9a:	230c      	movs	r3, #12
 8006e9c:	f8ca 3000 	str.w	r3, [sl]
 8006ea0:	89a3      	ldrh	r3, [r4, #12]
 8006ea2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006ea6:	81a3      	strh	r3, [r4, #12]
 8006ea8:	f04f 30ff 	mov.w	r0, #4294967295
 8006eac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006eb0:	6921      	ldr	r1, [r4, #16]
 8006eb2:	464a      	mov	r2, r9
 8006eb4:	f000 fabe 	bl	8007434 <memcpy>
 8006eb8:	89a3      	ldrh	r3, [r4, #12]
 8006eba:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006ebe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006ec2:	81a3      	strh	r3, [r4, #12]
 8006ec4:	6126      	str	r6, [r4, #16]
 8006ec6:	6165      	str	r5, [r4, #20]
 8006ec8:	444e      	add	r6, r9
 8006eca:	eba5 0509 	sub.w	r5, r5, r9
 8006ece:	6026      	str	r6, [r4, #0]
 8006ed0:	60a5      	str	r5, [r4, #8]
 8006ed2:	463e      	mov	r6, r7
 8006ed4:	42be      	cmp	r6, r7
 8006ed6:	d900      	bls.n	8006eda <__ssputs_r+0x86>
 8006ed8:	463e      	mov	r6, r7
 8006eda:	4632      	mov	r2, r6
 8006edc:	6820      	ldr	r0, [r4, #0]
 8006ede:	4641      	mov	r1, r8
 8006ee0:	f000 fab6 	bl	8007450 <memmove>
 8006ee4:	68a3      	ldr	r3, [r4, #8]
 8006ee6:	6822      	ldr	r2, [r4, #0]
 8006ee8:	1b9b      	subs	r3, r3, r6
 8006eea:	4432      	add	r2, r6
 8006eec:	60a3      	str	r3, [r4, #8]
 8006eee:	6022      	str	r2, [r4, #0]
 8006ef0:	2000      	movs	r0, #0
 8006ef2:	e7db      	b.n	8006eac <__ssputs_r+0x58>
 8006ef4:	462a      	mov	r2, r5
 8006ef6:	f000 fb6f 	bl	80075d8 <_realloc_r>
 8006efa:	4606      	mov	r6, r0
 8006efc:	2800      	cmp	r0, #0
 8006efe:	d1e1      	bne.n	8006ec4 <__ssputs_r+0x70>
 8006f00:	6921      	ldr	r1, [r4, #16]
 8006f02:	4650      	mov	r0, sl
 8006f04:	f000 fabe 	bl	8007484 <_free_r>
 8006f08:	e7c7      	b.n	8006e9a <__ssputs_r+0x46>
	...

08006f0c <_svfiprintf_r>:
 8006f0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f10:	4698      	mov	r8, r3
 8006f12:	898b      	ldrh	r3, [r1, #12]
 8006f14:	061b      	lsls	r3, r3, #24
 8006f16:	b09d      	sub	sp, #116	; 0x74
 8006f18:	4607      	mov	r7, r0
 8006f1a:	460d      	mov	r5, r1
 8006f1c:	4614      	mov	r4, r2
 8006f1e:	d50e      	bpl.n	8006f3e <_svfiprintf_r+0x32>
 8006f20:	690b      	ldr	r3, [r1, #16]
 8006f22:	b963      	cbnz	r3, 8006f3e <_svfiprintf_r+0x32>
 8006f24:	2140      	movs	r1, #64	; 0x40
 8006f26:	f000 fafd 	bl	8007524 <_malloc_r>
 8006f2a:	6028      	str	r0, [r5, #0]
 8006f2c:	6128      	str	r0, [r5, #16]
 8006f2e:	b920      	cbnz	r0, 8006f3a <_svfiprintf_r+0x2e>
 8006f30:	230c      	movs	r3, #12
 8006f32:	603b      	str	r3, [r7, #0]
 8006f34:	f04f 30ff 	mov.w	r0, #4294967295
 8006f38:	e0d1      	b.n	80070de <_svfiprintf_r+0x1d2>
 8006f3a:	2340      	movs	r3, #64	; 0x40
 8006f3c:	616b      	str	r3, [r5, #20]
 8006f3e:	2300      	movs	r3, #0
 8006f40:	9309      	str	r3, [sp, #36]	; 0x24
 8006f42:	2320      	movs	r3, #32
 8006f44:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006f48:	f8cd 800c 	str.w	r8, [sp, #12]
 8006f4c:	2330      	movs	r3, #48	; 0x30
 8006f4e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80070f8 <_svfiprintf_r+0x1ec>
 8006f52:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006f56:	f04f 0901 	mov.w	r9, #1
 8006f5a:	4623      	mov	r3, r4
 8006f5c:	469a      	mov	sl, r3
 8006f5e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006f62:	b10a      	cbz	r2, 8006f68 <_svfiprintf_r+0x5c>
 8006f64:	2a25      	cmp	r2, #37	; 0x25
 8006f66:	d1f9      	bne.n	8006f5c <_svfiprintf_r+0x50>
 8006f68:	ebba 0b04 	subs.w	fp, sl, r4
 8006f6c:	d00b      	beq.n	8006f86 <_svfiprintf_r+0x7a>
 8006f6e:	465b      	mov	r3, fp
 8006f70:	4622      	mov	r2, r4
 8006f72:	4629      	mov	r1, r5
 8006f74:	4638      	mov	r0, r7
 8006f76:	f7ff ff6d 	bl	8006e54 <__ssputs_r>
 8006f7a:	3001      	adds	r0, #1
 8006f7c:	f000 80aa 	beq.w	80070d4 <_svfiprintf_r+0x1c8>
 8006f80:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006f82:	445a      	add	r2, fp
 8006f84:	9209      	str	r2, [sp, #36]	; 0x24
 8006f86:	f89a 3000 	ldrb.w	r3, [sl]
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	f000 80a2 	beq.w	80070d4 <_svfiprintf_r+0x1c8>
 8006f90:	2300      	movs	r3, #0
 8006f92:	f04f 32ff 	mov.w	r2, #4294967295
 8006f96:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006f9a:	f10a 0a01 	add.w	sl, sl, #1
 8006f9e:	9304      	str	r3, [sp, #16]
 8006fa0:	9307      	str	r3, [sp, #28]
 8006fa2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006fa6:	931a      	str	r3, [sp, #104]	; 0x68
 8006fa8:	4654      	mov	r4, sl
 8006faa:	2205      	movs	r2, #5
 8006fac:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006fb0:	4851      	ldr	r0, [pc, #324]	; (80070f8 <_svfiprintf_r+0x1ec>)
 8006fb2:	f7f9 f91d 	bl	80001f0 <memchr>
 8006fb6:	9a04      	ldr	r2, [sp, #16]
 8006fb8:	b9d8      	cbnz	r0, 8006ff2 <_svfiprintf_r+0xe6>
 8006fba:	06d0      	lsls	r0, r2, #27
 8006fbc:	bf44      	itt	mi
 8006fbe:	2320      	movmi	r3, #32
 8006fc0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006fc4:	0711      	lsls	r1, r2, #28
 8006fc6:	bf44      	itt	mi
 8006fc8:	232b      	movmi	r3, #43	; 0x2b
 8006fca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006fce:	f89a 3000 	ldrb.w	r3, [sl]
 8006fd2:	2b2a      	cmp	r3, #42	; 0x2a
 8006fd4:	d015      	beq.n	8007002 <_svfiprintf_r+0xf6>
 8006fd6:	9a07      	ldr	r2, [sp, #28]
 8006fd8:	4654      	mov	r4, sl
 8006fda:	2000      	movs	r0, #0
 8006fdc:	f04f 0c0a 	mov.w	ip, #10
 8006fe0:	4621      	mov	r1, r4
 8006fe2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006fe6:	3b30      	subs	r3, #48	; 0x30
 8006fe8:	2b09      	cmp	r3, #9
 8006fea:	d94e      	bls.n	800708a <_svfiprintf_r+0x17e>
 8006fec:	b1b0      	cbz	r0, 800701c <_svfiprintf_r+0x110>
 8006fee:	9207      	str	r2, [sp, #28]
 8006ff0:	e014      	b.n	800701c <_svfiprintf_r+0x110>
 8006ff2:	eba0 0308 	sub.w	r3, r0, r8
 8006ff6:	fa09 f303 	lsl.w	r3, r9, r3
 8006ffa:	4313      	orrs	r3, r2
 8006ffc:	9304      	str	r3, [sp, #16]
 8006ffe:	46a2      	mov	sl, r4
 8007000:	e7d2      	b.n	8006fa8 <_svfiprintf_r+0x9c>
 8007002:	9b03      	ldr	r3, [sp, #12]
 8007004:	1d19      	adds	r1, r3, #4
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	9103      	str	r1, [sp, #12]
 800700a:	2b00      	cmp	r3, #0
 800700c:	bfbb      	ittet	lt
 800700e:	425b      	neglt	r3, r3
 8007010:	f042 0202 	orrlt.w	r2, r2, #2
 8007014:	9307      	strge	r3, [sp, #28]
 8007016:	9307      	strlt	r3, [sp, #28]
 8007018:	bfb8      	it	lt
 800701a:	9204      	strlt	r2, [sp, #16]
 800701c:	7823      	ldrb	r3, [r4, #0]
 800701e:	2b2e      	cmp	r3, #46	; 0x2e
 8007020:	d10c      	bne.n	800703c <_svfiprintf_r+0x130>
 8007022:	7863      	ldrb	r3, [r4, #1]
 8007024:	2b2a      	cmp	r3, #42	; 0x2a
 8007026:	d135      	bne.n	8007094 <_svfiprintf_r+0x188>
 8007028:	9b03      	ldr	r3, [sp, #12]
 800702a:	1d1a      	adds	r2, r3, #4
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	9203      	str	r2, [sp, #12]
 8007030:	2b00      	cmp	r3, #0
 8007032:	bfb8      	it	lt
 8007034:	f04f 33ff 	movlt.w	r3, #4294967295
 8007038:	3402      	adds	r4, #2
 800703a:	9305      	str	r3, [sp, #20]
 800703c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007108 <_svfiprintf_r+0x1fc>
 8007040:	7821      	ldrb	r1, [r4, #0]
 8007042:	2203      	movs	r2, #3
 8007044:	4650      	mov	r0, sl
 8007046:	f7f9 f8d3 	bl	80001f0 <memchr>
 800704a:	b140      	cbz	r0, 800705e <_svfiprintf_r+0x152>
 800704c:	2340      	movs	r3, #64	; 0x40
 800704e:	eba0 000a 	sub.w	r0, r0, sl
 8007052:	fa03 f000 	lsl.w	r0, r3, r0
 8007056:	9b04      	ldr	r3, [sp, #16]
 8007058:	4303      	orrs	r3, r0
 800705a:	3401      	adds	r4, #1
 800705c:	9304      	str	r3, [sp, #16]
 800705e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007062:	4826      	ldr	r0, [pc, #152]	; (80070fc <_svfiprintf_r+0x1f0>)
 8007064:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007068:	2206      	movs	r2, #6
 800706a:	f7f9 f8c1 	bl	80001f0 <memchr>
 800706e:	2800      	cmp	r0, #0
 8007070:	d038      	beq.n	80070e4 <_svfiprintf_r+0x1d8>
 8007072:	4b23      	ldr	r3, [pc, #140]	; (8007100 <_svfiprintf_r+0x1f4>)
 8007074:	bb1b      	cbnz	r3, 80070be <_svfiprintf_r+0x1b2>
 8007076:	9b03      	ldr	r3, [sp, #12]
 8007078:	3307      	adds	r3, #7
 800707a:	f023 0307 	bic.w	r3, r3, #7
 800707e:	3308      	adds	r3, #8
 8007080:	9303      	str	r3, [sp, #12]
 8007082:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007084:	4433      	add	r3, r6
 8007086:	9309      	str	r3, [sp, #36]	; 0x24
 8007088:	e767      	b.n	8006f5a <_svfiprintf_r+0x4e>
 800708a:	fb0c 3202 	mla	r2, ip, r2, r3
 800708e:	460c      	mov	r4, r1
 8007090:	2001      	movs	r0, #1
 8007092:	e7a5      	b.n	8006fe0 <_svfiprintf_r+0xd4>
 8007094:	2300      	movs	r3, #0
 8007096:	3401      	adds	r4, #1
 8007098:	9305      	str	r3, [sp, #20]
 800709a:	4619      	mov	r1, r3
 800709c:	f04f 0c0a 	mov.w	ip, #10
 80070a0:	4620      	mov	r0, r4
 80070a2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80070a6:	3a30      	subs	r2, #48	; 0x30
 80070a8:	2a09      	cmp	r2, #9
 80070aa:	d903      	bls.n	80070b4 <_svfiprintf_r+0x1a8>
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d0c5      	beq.n	800703c <_svfiprintf_r+0x130>
 80070b0:	9105      	str	r1, [sp, #20]
 80070b2:	e7c3      	b.n	800703c <_svfiprintf_r+0x130>
 80070b4:	fb0c 2101 	mla	r1, ip, r1, r2
 80070b8:	4604      	mov	r4, r0
 80070ba:	2301      	movs	r3, #1
 80070bc:	e7f0      	b.n	80070a0 <_svfiprintf_r+0x194>
 80070be:	ab03      	add	r3, sp, #12
 80070c0:	9300      	str	r3, [sp, #0]
 80070c2:	462a      	mov	r2, r5
 80070c4:	4b0f      	ldr	r3, [pc, #60]	; (8007104 <_svfiprintf_r+0x1f8>)
 80070c6:	a904      	add	r1, sp, #16
 80070c8:	4638      	mov	r0, r7
 80070ca:	f3af 8000 	nop.w
 80070ce:	1c42      	adds	r2, r0, #1
 80070d0:	4606      	mov	r6, r0
 80070d2:	d1d6      	bne.n	8007082 <_svfiprintf_r+0x176>
 80070d4:	89ab      	ldrh	r3, [r5, #12]
 80070d6:	065b      	lsls	r3, r3, #25
 80070d8:	f53f af2c 	bmi.w	8006f34 <_svfiprintf_r+0x28>
 80070dc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80070de:	b01d      	add	sp, #116	; 0x74
 80070e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070e4:	ab03      	add	r3, sp, #12
 80070e6:	9300      	str	r3, [sp, #0]
 80070e8:	462a      	mov	r2, r5
 80070ea:	4b06      	ldr	r3, [pc, #24]	; (8007104 <_svfiprintf_r+0x1f8>)
 80070ec:	a904      	add	r1, sp, #16
 80070ee:	4638      	mov	r0, r7
 80070f0:	f000 f87a 	bl	80071e8 <_printf_i>
 80070f4:	e7eb      	b.n	80070ce <_svfiprintf_r+0x1c2>
 80070f6:	bf00      	nop
 80070f8:	080089e8 	.word	0x080089e8
 80070fc:	080089f2 	.word	0x080089f2
 8007100:	00000000 	.word	0x00000000
 8007104:	08006e55 	.word	0x08006e55
 8007108:	080089ee 	.word	0x080089ee

0800710c <_printf_common>:
 800710c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007110:	4616      	mov	r6, r2
 8007112:	4699      	mov	r9, r3
 8007114:	688a      	ldr	r2, [r1, #8]
 8007116:	690b      	ldr	r3, [r1, #16]
 8007118:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800711c:	4293      	cmp	r3, r2
 800711e:	bfb8      	it	lt
 8007120:	4613      	movlt	r3, r2
 8007122:	6033      	str	r3, [r6, #0]
 8007124:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007128:	4607      	mov	r7, r0
 800712a:	460c      	mov	r4, r1
 800712c:	b10a      	cbz	r2, 8007132 <_printf_common+0x26>
 800712e:	3301      	adds	r3, #1
 8007130:	6033      	str	r3, [r6, #0]
 8007132:	6823      	ldr	r3, [r4, #0]
 8007134:	0699      	lsls	r1, r3, #26
 8007136:	bf42      	ittt	mi
 8007138:	6833      	ldrmi	r3, [r6, #0]
 800713a:	3302      	addmi	r3, #2
 800713c:	6033      	strmi	r3, [r6, #0]
 800713e:	6825      	ldr	r5, [r4, #0]
 8007140:	f015 0506 	ands.w	r5, r5, #6
 8007144:	d106      	bne.n	8007154 <_printf_common+0x48>
 8007146:	f104 0a19 	add.w	sl, r4, #25
 800714a:	68e3      	ldr	r3, [r4, #12]
 800714c:	6832      	ldr	r2, [r6, #0]
 800714e:	1a9b      	subs	r3, r3, r2
 8007150:	42ab      	cmp	r3, r5
 8007152:	dc26      	bgt.n	80071a2 <_printf_common+0x96>
 8007154:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007158:	1e13      	subs	r3, r2, #0
 800715a:	6822      	ldr	r2, [r4, #0]
 800715c:	bf18      	it	ne
 800715e:	2301      	movne	r3, #1
 8007160:	0692      	lsls	r2, r2, #26
 8007162:	d42b      	bmi.n	80071bc <_printf_common+0xb0>
 8007164:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007168:	4649      	mov	r1, r9
 800716a:	4638      	mov	r0, r7
 800716c:	47c0      	blx	r8
 800716e:	3001      	adds	r0, #1
 8007170:	d01e      	beq.n	80071b0 <_printf_common+0xa4>
 8007172:	6823      	ldr	r3, [r4, #0]
 8007174:	68e5      	ldr	r5, [r4, #12]
 8007176:	6832      	ldr	r2, [r6, #0]
 8007178:	f003 0306 	and.w	r3, r3, #6
 800717c:	2b04      	cmp	r3, #4
 800717e:	bf08      	it	eq
 8007180:	1aad      	subeq	r5, r5, r2
 8007182:	68a3      	ldr	r3, [r4, #8]
 8007184:	6922      	ldr	r2, [r4, #16]
 8007186:	bf0c      	ite	eq
 8007188:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800718c:	2500      	movne	r5, #0
 800718e:	4293      	cmp	r3, r2
 8007190:	bfc4      	itt	gt
 8007192:	1a9b      	subgt	r3, r3, r2
 8007194:	18ed      	addgt	r5, r5, r3
 8007196:	2600      	movs	r6, #0
 8007198:	341a      	adds	r4, #26
 800719a:	42b5      	cmp	r5, r6
 800719c:	d11a      	bne.n	80071d4 <_printf_common+0xc8>
 800719e:	2000      	movs	r0, #0
 80071a0:	e008      	b.n	80071b4 <_printf_common+0xa8>
 80071a2:	2301      	movs	r3, #1
 80071a4:	4652      	mov	r2, sl
 80071a6:	4649      	mov	r1, r9
 80071a8:	4638      	mov	r0, r7
 80071aa:	47c0      	blx	r8
 80071ac:	3001      	adds	r0, #1
 80071ae:	d103      	bne.n	80071b8 <_printf_common+0xac>
 80071b0:	f04f 30ff 	mov.w	r0, #4294967295
 80071b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071b8:	3501      	adds	r5, #1
 80071ba:	e7c6      	b.n	800714a <_printf_common+0x3e>
 80071bc:	18e1      	adds	r1, r4, r3
 80071be:	1c5a      	adds	r2, r3, #1
 80071c0:	2030      	movs	r0, #48	; 0x30
 80071c2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80071c6:	4422      	add	r2, r4
 80071c8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80071cc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80071d0:	3302      	adds	r3, #2
 80071d2:	e7c7      	b.n	8007164 <_printf_common+0x58>
 80071d4:	2301      	movs	r3, #1
 80071d6:	4622      	mov	r2, r4
 80071d8:	4649      	mov	r1, r9
 80071da:	4638      	mov	r0, r7
 80071dc:	47c0      	blx	r8
 80071de:	3001      	adds	r0, #1
 80071e0:	d0e6      	beq.n	80071b0 <_printf_common+0xa4>
 80071e2:	3601      	adds	r6, #1
 80071e4:	e7d9      	b.n	800719a <_printf_common+0x8e>
	...

080071e8 <_printf_i>:
 80071e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80071ec:	460c      	mov	r4, r1
 80071ee:	4691      	mov	r9, r2
 80071f0:	7e27      	ldrb	r7, [r4, #24]
 80071f2:	990c      	ldr	r1, [sp, #48]	; 0x30
 80071f4:	2f78      	cmp	r7, #120	; 0x78
 80071f6:	4680      	mov	r8, r0
 80071f8:	469a      	mov	sl, r3
 80071fa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80071fe:	d807      	bhi.n	8007210 <_printf_i+0x28>
 8007200:	2f62      	cmp	r7, #98	; 0x62
 8007202:	d80a      	bhi.n	800721a <_printf_i+0x32>
 8007204:	2f00      	cmp	r7, #0
 8007206:	f000 80d8 	beq.w	80073ba <_printf_i+0x1d2>
 800720a:	2f58      	cmp	r7, #88	; 0x58
 800720c:	f000 80a3 	beq.w	8007356 <_printf_i+0x16e>
 8007210:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007214:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007218:	e03a      	b.n	8007290 <_printf_i+0xa8>
 800721a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800721e:	2b15      	cmp	r3, #21
 8007220:	d8f6      	bhi.n	8007210 <_printf_i+0x28>
 8007222:	a001      	add	r0, pc, #4	; (adr r0, 8007228 <_printf_i+0x40>)
 8007224:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8007228:	08007281 	.word	0x08007281
 800722c:	08007295 	.word	0x08007295
 8007230:	08007211 	.word	0x08007211
 8007234:	08007211 	.word	0x08007211
 8007238:	08007211 	.word	0x08007211
 800723c:	08007211 	.word	0x08007211
 8007240:	08007295 	.word	0x08007295
 8007244:	08007211 	.word	0x08007211
 8007248:	08007211 	.word	0x08007211
 800724c:	08007211 	.word	0x08007211
 8007250:	08007211 	.word	0x08007211
 8007254:	080073a1 	.word	0x080073a1
 8007258:	080072c5 	.word	0x080072c5
 800725c:	08007383 	.word	0x08007383
 8007260:	08007211 	.word	0x08007211
 8007264:	08007211 	.word	0x08007211
 8007268:	080073c3 	.word	0x080073c3
 800726c:	08007211 	.word	0x08007211
 8007270:	080072c5 	.word	0x080072c5
 8007274:	08007211 	.word	0x08007211
 8007278:	08007211 	.word	0x08007211
 800727c:	0800738b 	.word	0x0800738b
 8007280:	680b      	ldr	r3, [r1, #0]
 8007282:	1d1a      	adds	r2, r3, #4
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	600a      	str	r2, [r1, #0]
 8007288:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800728c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007290:	2301      	movs	r3, #1
 8007292:	e0a3      	b.n	80073dc <_printf_i+0x1f4>
 8007294:	6825      	ldr	r5, [r4, #0]
 8007296:	6808      	ldr	r0, [r1, #0]
 8007298:	062e      	lsls	r6, r5, #24
 800729a:	f100 0304 	add.w	r3, r0, #4
 800729e:	d50a      	bpl.n	80072b6 <_printf_i+0xce>
 80072a0:	6805      	ldr	r5, [r0, #0]
 80072a2:	600b      	str	r3, [r1, #0]
 80072a4:	2d00      	cmp	r5, #0
 80072a6:	da03      	bge.n	80072b0 <_printf_i+0xc8>
 80072a8:	232d      	movs	r3, #45	; 0x2d
 80072aa:	426d      	negs	r5, r5
 80072ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80072b0:	485e      	ldr	r0, [pc, #376]	; (800742c <_printf_i+0x244>)
 80072b2:	230a      	movs	r3, #10
 80072b4:	e019      	b.n	80072ea <_printf_i+0x102>
 80072b6:	f015 0f40 	tst.w	r5, #64	; 0x40
 80072ba:	6805      	ldr	r5, [r0, #0]
 80072bc:	600b      	str	r3, [r1, #0]
 80072be:	bf18      	it	ne
 80072c0:	b22d      	sxthne	r5, r5
 80072c2:	e7ef      	b.n	80072a4 <_printf_i+0xbc>
 80072c4:	680b      	ldr	r3, [r1, #0]
 80072c6:	6825      	ldr	r5, [r4, #0]
 80072c8:	1d18      	adds	r0, r3, #4
 80072ca:	6008      	str	r0, [r1, #0]
 80072cc:	0628      	lsls	r0, r5, #24
 80072ce:	d501      	bpl.n	80072d4 <_printf_i+0xec>
 80072d0:	681d      	ldr	r5, [r3, #0]
 80072d2:	e002      	b.n	80072da <_printf_i+0xf2>
 80072d4:	0669      	lsls	r1, r5, #25
 80072d6:	d5fb      	bpl.n	80072d0 <_printf_i+0xe8>
 80072d8:	881d      	ldrh	r5, [r3, #0]
 80072da:	4854      	ldr	r0, [pc, #336]	; (800742c <_printf_i+0x244>)
 80072dc:	2f6f      	cmp	r7, #111	; 0x6f
 80072de:	bf0c      	ite	eq
 80072e0:	2308      	moveq	r3, #8
 80072e2:	230a      	movne	r3, #10
 80072e4:	2100      	movs	r1, #0
 80072e6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80072ea:	6866      	ldr	r6, [r4, #4]
 80072ec:	60a6      	str	r6, [r4, #8]
 80072ee:	2e00      	cmp	r6, #0
 80072f0:	bfa2      	ittt	ge
 80072f2:	6821      	ldrge	r1, [r4, #0]
 80072f4:	f021 0104 	bicge.w	r1, r1, #4
 80072f8:	6021      	strge	r1, [r4, #0]
 80072fa:	b90d      	cbnz	r5, 8007300 <_printf_i+0x118>
 80072fc:	2e00      	cmp	r6, #0
 80072fe:	d04d      	beq.n	800739c <_printf_i+0x1b4>
 8007300:	4616      	mov	r6, r2
 8007302:	fbb5 f1f3 	udiv	r1, r5, r3
 8007306:	fb03 5711 	mls	r7, r3, r1, r5
 800730a:	5dc7      	ldrb	r7, [r0, r7]
 800730c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007310:	462f      	mov	r7, r5
 8007312:	42bb      	cmp	r3, r7
 8007314:	460d      	mov	r5, r1
 8007316:	d9f4      	bls.n	8007302 <_printf_i+0x11a>
 8007318:	2b08      	cmp	r3, #8
 800731a:	d10b      	bne.n	8007334 <_printf_i+0x14c>
 800731c:	6823      	ldr	r3, [r4, #0]
 800731e:	07df      	lsls	r7, r3, #31
 8007320:	d508      	bpl.n	8007334 <_printf_i+0x14c>
 8007322:	6923      	ldr	r3, [r4, #16]
 8007324:	6861      	ldr	r1, [r4, #4]
 8007326:	4299      	cmp	r1, r3
 8007328:	bfde      	ittt	le
 800732a:	2330      	movle	r3, #48	; 0x30
 800732c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007330:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007334:	1b92      	subs	r2, r2, r6
 8007336:	6122      	str	r2, [r4, #16]
 8007338:	f8cd a000 	str.w	sl, [sp]
 800733c:	464b      	mov	r3, r9
 800733e:	aa03      	add	r2, sp, #12
 8007340:	4621      	mov	r1, r4
 8007342:	4640      	mov	r0, r8
 8007344:	f7ff fee2 	bl	800710c <_printf_common>
 8007348:	3001      	adds	r0, #1
 800734a:	d14c      	bne.n	80073e6 <_printf_i+0x1fe>
 800734c:	f04f 30ff 	mov.w	r0, #4294967295
 8007350:	b004      	add	sp, #16
 8007352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007356:	4835      	ldr	r0, [pc, #212]	; (800742c <_printf_i+0x244>)
 8007358:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800735c:	6823      	ldr	r3, [r4, #0]
 800735e:	680e      	ldr	r6, [r1, #0]
 8007360:	061f      	lsls	r7, r3, #24
 8007362:	f856 5b04 	ldr.w	r5, [r6], #4
 8007366:	600e      	str	r6, [r1, #0]
 8007368:	d514      	bpl.n	8007394 <_printf_i+0x1ac>
 800736a:	07d9      	lsls	r1, r3, #31
 800736c:	bf44      	itt	mi
 800736e:	f043 0320 	orrmi.w	r3, r3, #32
 8007372:	6023      	strmi	r3, [r4, #0]
 8007374:	b91d      	cbnz	r5, 800737e <_printf_i+0x196>
 8007376:	6823      	ldr	r3, [r4, #0]
 8007378:	f023 0320 	bic.w	r3, r3, #32
 800737c:	6023      	str	r3, [r4, #0]
 800737e:	2310      	movs	r3, #16
 8007380:	e7b0      	b.n	80072e4 <_printf_i+0xfc>
 8007382:	6823      	ldr	r3, [r4, #0]
 8007384:	f043 0320 	orr.w	r3, r3, #32
 8007388:	6023      	str	r3, [r4, #0]
 800738a:	2378      	movs	r3, #120	; 0x78
 800738c:	4828      	ldr	r0, [pc, #160]	; (8007430 <_printf_i+0x248>)
 800738e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007392:	e7e3      	b.n	800735c <_printf_i+0x174>
 8007394:	065e      	lsls	r6, r3, #25
 8007396:	bf48      	it	mi
 8007398:	b2ad      	uxthmi	r5, r5
 800739a:	e7e6      	b.n	800736a <_printf_i+0x182>
 800739c:	4616      	mov	r6, r2
 800739e:	e7bb      	b.n	8007318 <_printf_i+0x130>
 80073a0:	680b      	ldr	r3, [r1, #0]
 80073a2:	6826      	ldr	r6, [r4, #0]
 80073a4:	6960      	ldr	r0, [r4, #20]
 80073a6:	1d1d      	adds	r5, r3, #4
 80073a8:	600d      	str	r5, [r1, #0]
 80073aa:	0635      	lsls	r5, r6, #24
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	d501      	bpl.n	80073b4 <_printf_i+0x1cc>
 80073b0:	6018      	str	r0, [r3, #0]
 80073b2:	e002      	b.n	80073ba <_printf_i+0x1d2>
 80073b4:	0671      	lsls	r1, r6, #25
 80073b6:	d5fb      	bpl.n	80073b0 <_printf_i+0x1c8>
 80073b8:	8018      	strh	r0, [r3, #0]
 80073ba:	2300      	movs	r3, #0
 80073bc:	6123      	str	r3, [r4, #16]
 80073be:	4616      	mov	r6, r2
 80073c0:	e7ba      	b.n	8007338 <_printf_i+0x150>
 80073c2:	680b      	ldr	r3, [r1, #0]
 80073c4:	1d1a      	adds	r2, r3, #4
 80073c6:	600a      	str	r2, [r1, #0]
 80073c8:	681e      	ldr	r6, [r3, #0]
 80073ca:	6862      	ldr	r2, [r4, #4]
 80073cc:	2100      	movs	r1, #0
 80073ce:	4630      	mov	r0, r6
 80073d0:	f7f8 ff0e 	bl	80001f0 <memchr>
 80073d4:	b108      	cbz	r0, 80073da <_printf_i+0x1f2>
 80073d6:	1b80      	subs	r0, r0, r6
 80073d8:	6060      	str	r0, [r4, #4]
 80073da:	6863      	ldr	r3, [r4, #4]
 80073dc:	6123      	str	r3, [r4, #16]
 80073de:	2300      	movs	r3, #0
 80073e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80073e4:	e7a8      	b.n	8007338 <_printf_i+0x150>
 80073e6:	6923      	ldr	r3, [r4, #16]
 80073e8:	4632      	mov	r2, r6
 80073ea:	4649      	mov	r1, r9
 80073ec:	4640      	mov	r0, r8
 80073ee:	47d0      	blx	sl
 80073f0:	3001      	adds	r0, #1
 80073f2:	d0ab      	beq.n	800734c <_printf_i+0x164>
 80073f4:	6823      	ldr	r3, [r4, #0]
 80073f6:	079b      	lsls	r3, r3, #30
 80073f8:	d413      	bmi.n	8007422 <_printf_i+0x23a>
 80073fa:	68e0      	ldr	r0, [r4, #12]
 80073fc:	9b03      	ldr	r3, [sp, #12]
 80073fe:	4298      	cmp	r0, r3
 8007400:	bfb8      	it	lt
 8007402:	4618      	movlt	r0, r3
 8007404:	e7a4      	b.n	8007350 <_printf_i+0x168>
 8007406:	2301      	movs	r3, #1
 8007408:	4632      	mov	r2, r6
 800740a:	4649      	mov	r1, r9
 800740c:	4640      	mov	r0, r8
 800740e:	47d0      	blx	sl
 8007410:	3001      	adds	r0, #1
 8007412:	d09b      	beq.n	800734c <_printf_i+0x164>
 8007414:	3501      	adds	r5, #1
 8007416:	68e3      	ldr	r3, [r4, #12]
 8007418:	9903      	ldr	r1, [sp, #12]
 800741a:	1a5b      	subs	r3, r3, r1
 800741c:	42ab      	cmp	r3, r5
 800741e:	dcf2      	bgt.n	8007406 <_printf_i+0x21e>
 8007420:	e7eb      	b.n	80073fa <_printf_i+0x212>
 8007422:	2500      	movs	r5, #0
 8007424:	f104 0619 	add.w	r6, r4, #25
 8007428:	e7f5      	b.n	8007416 <_printf_i+0x22e>
 800742a:	bf00      	nop
 800742c:	080089f9 	.word	0x080089f9
 8007430:	08008a0a 	.word	0x08008a0a

08007434 <memcpy>:
 8007434:	440a      	add	r2, r1
 8007436:	4291      	cmp	r1, r2
 8007438:	f100 33ff 	add.w	r3, r0, #4294967295
 800743c:	d100      	bne.n	8007440 <memcpy+0xc>
 800743e:	4770      	bx	lr
 8007440:	b510      	push	{r4, lr}
 8007442:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007446:	f803 4f01 	strb.w	r4, [r3, #1]!
 800744a:	4291      	cmp	r1, r2
 800744c:	d1f9      	bne.n	8007442 <memcpy+0xe>
 800744e:	bd10      	pop	{r4, pc}

08007450 <memmove>:
 8007450:	4288      	cmp	r0, r1
 8007452:	b510      	push	{r4, lr}
 8007454:	eb01 0402 	add.w	r4, r1, r2
 8007458:	d902      	bls.n	8007460 <memmove+0x10>
 800745a:	4284      	cmp	r4, r0
 800745c:	4623      	mov	r3, r4
 800745e:	d807      	bhi.n	8007470 <memmove+0x20>
 8007460:	1e43      	subs	r3, r0, #1
 8007462:	42a1      	cmp	r1, r4
 8007464:	d008      	beq.n	8007478 <memmove+0x28>
 8007466:	f811 2b01 	ldrb.w	r2, [r1], #1
 800746a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800746e:	e7f8      	b.n	8007462 <memmove+0x12>
 8007470:	4402      	add	r2, r0
 8007472:	4601      	mov	r1, r0
 8007474:	428a      	cmp	r2, r1
 8007476:	d100      	bne.n	800747a <memmove+0x2a>
 8007478:	bd10      	pop	{r4, pc}
 800747a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800747e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007482:	e7f7      	b.n	8007474 <memmove+0x24>

08007484 <_free_r>:
 8007484:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007486:	2900      	cmp	r1, #0
 8007488:	d048      	beq.n	800751c <_free_r+0x98>
 800748a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800748e:	9001      	str	r0, [sp, #4]
 8007490:	2b00      	cmp	r3, #0
 8007492:	f1a1 0404 	sub.w	r4, r1, #4
 8007496:	bfb8      	it	lt
 8007498:	18e4      	addlt	r4, r4, r3
 800749a:	f000 f8d3 	bl	8007644 <__malloc_lock>
 800749e:	4a20      	ldr	r2, [pc, #128]	; (8007520 <_free_r+0x9c>)
 80074a0:	9801      	ldr	r0, [sp, #4]
 80074a2:	6813      	ldr	r3, [r2, #0]
 80074a4:	4615      	mov	r5, r2
 80074a6:	b933      	cbnz	r3, 80074b6 <_free_r+0x32>
 80074a8:	6063      	str	r3, [r4, #4]
 80074aa:	6014      	str	r4, [r2, #0]
 80074ac:	b003      	add	sp, #12
 80074ae:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80074b2:	f000 b8cd 	b.w	8007650 <__malloc_unlock>
 80074b6:	42a3      	cmp	r3, r4
 80074b8:	d90b      	bls.n	80074d2 <_free_r+0x4e>
 80074ba:	6821      	ldr	r1, [r4, #0]
 80074bc:	1862      	adds	r2, r4, r1
 80074be:	4293      	cmp	r3, r2
 80074c0:	bf04      	itt	eq
 80074c2:	681a      	ldreq	r2, [r3, #0]
 80074c4:	685b      	ldreq	r3, [r3, #4]
 80074c6:	6063      	str	r3, [r4, #4]
 80074c8:	bf04      	itt	eq
 80074ca:	1852      	addeq	r2, r2, r1
 80074cc:	6022      	streq	r2, [r4, #0]
 80074ce:	602c      	str	r4, [r5, #0]
 80074d0:	e7ec      	b.n	80074ac <_free_r+0x28>
 80074d2:	461a      	mov	r2, r3
 80074d4:	685b      	ldr	r3, [r3, #4]
 80074d6:	b10b      	cbz	r3, 80074dc <_free_r+0x58>
 80074d8:	42a3      	cmp	r3, r4
 80074da:	d9fa      	bls.n	80074d2 <_free_r+0x4e>
 80074dc:	6811      	ldr	r1, [r2, #0]
 80074de:	1855      	adds	r5, r2, r1
 80074e0:	42a5      	cmp	r5, r4
 80074e2:	d10b      	bne.n	80074fc <_free_r+0x78>
 80074e4:	6824      	ldr	r4, [r4, #0]
 80074e6:	4421      	add	r1, r4
 80074e8:	1854      	adds	r4, r2, r1
 80074ea:	42a3      	cmp	r3, r4
 80074ec:	6011      	str	r1, [r2, #0]
 80074ee:	d1dd      	bne.n	80074ac <_free_r+0x28>
 80074f0:	681c      	ldr	r4, [r3, #0]
 80074f2:	685b      	ldr	r3, [r3, #4]
 80074f4:	6053      	str	r3, [r2, #4]
 80074f6:	4421      	add	r1, r4
 80074f8:	6011      	str	r1, [r2, #0]
 80074fa:	e7d7      	b.n	80074ac <_free_r+0x28>
 80074fc:	d902      	bls.n	8007504 <_free_r+0x80>
 80074fe:	230c      	movs	r3, #12
 8007500:	6003      	str	r3, [r0, #0]
 8007502:	e7d3      	b.n	80074ac <_free_r+0x28>
 8007504:	6825      	ldr	r5, [r4, #0]
 8007506:	1961      	adds	r1, r4, r5
 8007508:	428b      	cmp	r3, r1
 800750a:	bf04      	itt	eq
 800750c:	6819      	ldreq	r1, [r3, #0]
 800750e:	685b      	ldreq	r3, [r3, #4]
 8007510:	6063      	str	r3, [r4, #4]
 8007512:	bf04      	itt	eq
 8007514:	1949      	addeq	r1, r1, r5
 8007516:	6021      	streq	r1, [r4, #0]
 8007518:	6054      	str	r4, [r2, #4]
 800751a:	e7c7      	b.n	80074ac <_free_r+0x28>
 800751c:	b003      	add	sp, #12
 800751e:	bd30      	pop	{r4, r5, pc}
 8007520:	20000150 	.word	0x20000150

08007524 <_malloc_r>:
 8007524:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007526:	1ccd      	adds	r5, r1, #3
 8007528:	f025 0503 	bic.w	r5, r5, #3
 800752c:	3508      	adds	r5, #8
 800752e:	2d0c      	cmp	r5, #12
 8007530:	bf38      	it	cc
 8007532:	250c      	movcc	r5, #12
 8007534:	2d00      	cmp	r5, #0
 8007536:	4606      	mov	r6, r0
 8007538:	db01      	blt.n	800753e <_malloc_r+0x1a>
 800753a:	42a9      	cmp	r1, r5
 800753c:	d903      	bls.n	8007546 <_malloc_r+0x22>
 800753e:	230c      	movs	r3, #12
 8007540:	6033      	str	r3, [r6, #0]
 8007542:	2000      	movs	r0, #0
 8007544:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007546:	f000 f87d 	bl	8007644 <__malloc_lock>
 800754a:	4921      	ldr	r1, [pc, #132]	; (80075d0 <_malloc_r+0xac>)
 800754c:	680a      	ldr	r2, [r1, #0]
 800754e:	4614      	mov	r4, r2
 8007550:	b99c      	cbnz	r4, 800757a <_malloc_r+0x56>
 8007552:	4f20      	ldr	r7, [pc, #128]	; (80075d4 <_malloc_r+0xb0>)
 8007554:	683b      	ldr	r3, [r7, #0]
 8007556:	b923      	cbnz	r3, 8007562 <_malloc_r+0x3e>
 8007558:	4621      	mov	r1, r4
 800755a:	4630      	mov	r0, r6
 800755c:	f000 f862 	bl	8007624 <_sbrk_r>
 8007560:	6038      	str	r0, [r7, #0]
 8007562:	4629      	mov	r1, r5
 8007564:	4630      	mov	r0, r6
 8007566:	f000 f85d 	bl	8007624 <_sbrk_r>
 800756a:	1c43      	adds	r3, r0, #1
 800756c:	d123      	bne.n	80075b6 <_malloc_r+0x92>
 800756e:	230c      	movs	r3, #12
 8007570:	6033      	str	r3, [r6, #0]
 8007572:	4630      	mov	r0, r6
 8007574:	f000 f86c 	bl	8007650 <__malloc_unlock>
 8007578:	e7e3      	b.n	8007542 <_malloc_r+0x1e>
 800757a:	6823      	ldr	r3, [r4, #0]
 800757c:	1b5b      	subs	r3, r3, r5
 800757e:	d417      	bmi.n	80075b0 <_malloc_r+0x8c>
 8007580:	2b0b      	cmp	r3, #11
 8007582:	d903      	bls.n	800758c <_malloc_r+0x68>
 8007584:	6023      	str	r3, [r4, #0]
 8007586:	441c      	add	r4, r3
 8007588:	6025      	str	r5, [r4, #0]
 800758a:	e004      	b.n	8007596 <_malloc_r+0x72>
 800758c:	6863      	ldr	r3, [r4, #4]
 800758e:	42a2      	cmp	r2, r4
 8007590:	bf0c      	ite	eq
 8007592:	600b      	streq	r3, [r1, #0]
 8007594:	6053      	strne	r3, [r2, #4]
 8007596:	4630      	mov	r0, r6
 8007598:	f000 f85a 	bl	8007650 <__malloc_unlock>
 800759c:	f104 000b 	add.w	r0, r4, #11
 80075a0:	1d23      	adds	r3, r4, #4
 80075a2:	f020 0007 	bic.w	r0, r0, #7
 80075a6:	1ac2      	subs	r2, r0, r3
 80075a8:	d0cc      	beq.n	8007544 <_malloc_r+0x20>
 80075aa:	1a1b      	subs	r3, r3, r0
 80075ac:	50a3      	str	r3, [r4, r2]
 80075ae:	e7c9      	b.n	8007544 <_malloc_r+0x20>
 80075b0:	4622      	mov	r2, r4
 80075b2:	6864      	ldr	r4, [r4, #4]
 80075b4:	e7cc      	b.n	8007550 <_malloc_r+0x2c>
 80075b6:	1cc4      	adds	r4, r0, #3
 80075b8:	f024 0403 	bic.w	r4, r4, #3
 80075bc:	42a0      	cmp	r0, r4
 80075be:	d0e3      	beq.n	8007588 <_malloc_r+0x64>
 80075c0:	1a21      	subs	r1, r4, r0
 80075c2:	4630      	mov	r0, r6
 80075c4:	f000 f82e 	bl	8007624 <_sbrk_r>
 80075c8:	3001      	adds	r0, #1
 80075ca:	d1dd      	bne.n	8007588 <_malloc_r+0x64>
 80075cc:	e7cf      	b.n	800756e <_malloc_r+0x4a>
 80075ce:	bf00      	nop
 80075d0:	20000150 	.word	0x20000150
 80075d4:	20000154 	.word	0x20000154

080075d8 <_realloc_r>:
 80075d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075da:	4607      	mov	r7, r0
 80075dc:	4614      	mov	r4, r2
 80075de:	460e      	mov	r6, r1
 80075e0:	b921      	cbnz	r1, 80075ec <_realloc_r+0x14>
 80075e2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80075e6:	4611      	mov	r1, r2
 80075e8:	f7ff bf9c 	b.w	8007524 <_malloc_r>
 80075ec:	b922      	cbnz	r2, 80075f8 <_realloc_r+0x20>
 80075ee:	f7ff ff49 	bl	8007484 <_free_r>
 80075f2:	4625      	mov	r5, r4
 80075f4:	4628      	mov	r0, r5
 80075f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80075f8:	f000 f830 	bl	800765c <_malloc_usable_size_r>
 80075fc:	42a0      	cmp	r0, r4
 80075fe:	d20f      	bcs.n	8007620 <_realloc_r+0x48>
 8007600:	4621      	mov	r1, r4
 8007602:	4638      	mov	r0, r7
 8007604:	f7ff ff8e 	bl	8007524 <_malloc_r>
 8007608:	4605      	mov	r5, r0
 800760a:	2800      	cmp	r0, #0
 800760c:	d0f2      	beq.n	80075f4 <_realloc_r+0x1c>
 800760e:	4631      	mov	r1, r6
 8007610:	4622      	mov	r2, r4
 8007612:	f7ff ff0f 	bl	8007434 <memcpy>
 8007616:	4631      	mov	r1, r6
 8007618:	4638      	mov	r0, r7
 800761a:	f7ff ff33 	bl	8007484 <_free_r>
 800761e:	e7e9      	b.n	80075f4 <_realloc_r+0x1c>
 8007620:	4635      	mov	r5, r6
 8007622:	e7e7      	b.n	80075f4 <_realloc_r+0x1c>

08007624 <_sbrk_r>:
 8007624:	b538      	push	{r3, r4, r5, lr}
 8007626:	4d06      	ldr	r5, [pc, #24]	; (8007640 <_sbrk_r+0x1c>)
 8007628:	2300      	movs	r3, #0
 800762a:	4604      	mov	r4, r0
 800762c:	4608      	mov	r0, r1
 800762e:	602b      	str	r3, [r5, #0]
 8007630:	f7fb fb94 	bl	8002d5c <_sbrk>
 8007634:	1c43      	adds	r3, r0, #1
 8007636:	d102      	bne.n	800763e <_sbrk_r+0x1a>
 8007638:	682b      	ldr	r3, [r5, #0]
 800763a:	b103      	cbz	r3, 800763e <_sbrk_r+0x1a>
 800763c:	6023      	str	r3, [r4, #0]
 800763e:	bd38      	pop	{r3, r4, r5, pc}
 8007640:	20000330 	.word	0x20000330

08007644 <__malloc_lock>:
 8007644:	4801      	ldr	r0, [pc, #4]	; (800764c <__malloc_lock+0x8>)
 8007646:	f000 b811 	b.w	800766c <__retarget_lock_acquire_recursive>
 800764a:	bf00      	nop
 800764c:	20000338 	.word	0x20000338

08007650 <__malloc_unlock>:
 8007650:	4801      	ldr	r0, [pc, #4]	; (8007658 <__malloc_unlock+0x8>)
 8007652:	f000 b80c 	b.w	800766e <__retarget_lock_release_recursive>
 8007656:	bf00      	nop
 8007658:	20000338 	.word	0x20000338

0800765c <_malloc_usable_size_r>:
 800765c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007660:	1f18      	subs	r0, r3, #4
 8007662:	2b00      	cmp	r3, #0
 8007664:	bfbc      	itt	lt
 8007666:	580b      	ldrlt	r3, [r1, r0]
 8007668:	18c0      	addlt	r0, r0, r3
 800766a:	4770      	bx	lr

0800766c <__retarget_lock_acquire_recursive>:
 800766c:	4770      	bx	lr

0800766e <__retarget_lock_release_recursive>:
 800766e:	4770      	bx	lr

08007670 <sin>:
 8007670:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007672:	ec53 2b10 	vmov	r2, r3, d0
 8007676:	4826      	ldr	r0, [pc, #152]	; (8007710 <sin+0xa0>)
 8007678:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800767c:	4281      	cmp	r1, r0
 800767e:	dc07      	bgt.n	8007690 <sin+0x20>
 8007680:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8007708 <sin+0x98>
 8007684:	2000      	movs	r0, #0
 8007686:	f000 fe5b 	bl	8008340 <__kernel_sin>
 800768a:	ec51 0b10 	vmov	r0, r1, d0
 800768e:	e007      	b.n	80076a0 <sin+0x30>
 8007690:	4820      	ldr	r0, [pc, #128]	; (8007714 <sin+0xa4>)
 8007692:	4281      	cmp	r1, r0
 8007694:	dd09      	ble.n	80076aa <sin+0x3a>
 8007696:	ee10 0a10 	vmov	r0, s0
 800769a:	4619      	mov	r1, r3
 800769c:	f7f8 ff26 	bl	80004ec <__aeabi_dsub>
 80076a0:	ec41 0b10 	vmov	d0, r0, r1
 80076a4:	b005      	add	sp, #20
 80076a6:	f85d fb04 	ldr.w	pc, [sp], #4
 80076aa:	4668      	mov	r0, sp
 80076ac:	f000 f834 	bl	8007718 <__ieee754_rem_pio2>
 80076b0:	f000 0003 	and.w	r0, r0, #3
 80076b4:	2801      	cmp	r0, #1
 80076b6:	d008      	beq.n	80076ca <sin+0x5a>
 80076b8:	2802      	cmp	r0, #2
 80076ba:	d00d      	beq.n	80076d8 <sin+0x68>
 80076bc:	b9d0      	cbnz	r0, 80076f4 <sin+0x84>
 80076be:	ed9d 1b02 	vldr	d1, [sp, #8]
 80076c2:	ed9d 0b00 	vldr	d0, [sp]
 80076c6:	2001      	movs	r0, #1
 80076c8:	e7dd      	b.n	8007686 <sin+0x16>
 80076ca:	ed9d 1b02 	vldr	d1, [sp, #8]
 80076ce:	ed9d 0b00 	vldr	d0, [sp]
 80076d2:	f000 fa2d 	bl	8007b30 <__kernel_cos>
 80076d6:	e7d8      	b.n	800768a <sin+0x1a>
 80076d8:	ed9d 1b02 	vldr	d1, [sp, #8]
 80076dc:	ed9d 0b00 	vldr	d0, [sp]
 80076e0:	2001      	movs	r0, #1
 80076e2:	f000 fe2d 	bl	8008340 <__kernel_sin>
 80076e6:	ec53 2b10 	vmov	r2, r3, d0
 80076ea:	ee10 0a10 	vmov	r0, s0
 80076ee:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80076f2:	e7d5      	b.n	80076a0 <sin+0x30>
 80076f4:	ed9d 1b02 	vldr	d1, [sp, #8]
 80076f8:	ed9d 0b00 	vldr	d0, [sp]
 80076fc:	f000 fa18 	bl	8007b30 <__kernel_cos>
 8007700:	e7f1      	b.n	80076e6 <sin+0x76>
 8007702:	bf00      	nop
 8007704:	f3af 8000 	nop.w
	...
 8007710:	3fe921fb 	.word	0x3fe921fb
 8007714:	7fefffff 	.word	0x7fefffff

08007718 <__ieee754_rem_pio2>:
 8007718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800771c:	ed2d 8b02 	vpush	{d8}
 8007720:	ec55 4b10 	vmov	r4, r5, d0
 8007724:	4bca      	ldr	r3, [pc, #808]	; (8007a50 <__ieee754_rem_pio2+0x338>)
 8007726:	b08b      	sub	sp, #44	; 0x2c
 8007728:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800772c:	4598      	cmp	r8, r3
 800772e:	4682      	mov	sl, r0
 8007730:	9502      	str	r5, [sp, #8]
 8007732:	dc08      	bgt.n	8007746 <__ieee754_rem_pio2+0x2e>
 8007734:	2200      	movs	r2, #0
 8007736:	2300      	movs	r3, #0
 8007738:	ed80 0b00 	vstr	d0, [r0]
 800773c:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8007740:	f04f 0b00 	mov.w	fp, #0
 8007744:	e028      	b.n	8007798 <__ieee754_rem_pio2+0x80>
 8007746:	4bc3      	ldr	r3, [pc, #780]	; (8007a54 <__ieee754_rem_pio2+0x33c>)
 8007748:	4598      	cmp	r8, r3
 800774a:	dc78      	bgt.n	800783e <__ieee754_rem_pio2+0x126>
 800774c:	9b02      	ldr	r3, [sp, #8]
 800774e:	4ec2      	ldr	r6, [pc, #776]	; (8007a58 <__ieee754_rem_pio2+0x340>)
 8007750:	2b00      	cmp	r3, #0
 8007752:	ee10 0a10 	vmov	r0, s0
 8007756:	a3b0      	add	r3, pc, #704	; (adr r3, 8007a18 <__ieee754_rem_pio2+0x300>)
 8007758:	e9d3 2300 	ldrd	r2, r3, [r3]
 800775c:	4629      	mov	r1, r5
 800775e:	dd39      	ble.n	80077d4 <__ieee754_rem_pio2+0xbc>
 8007760:	f7f8 fec4 	bl	80004ec <__aeabi_dsub>
 8007764:	45b0      	cmp	r8, r6
 8007766:	4604      	mov	r4, r0
 8007768:	460d      	mov	r5, r1
 800776a:	d01b      	beq.n	80077a4 <__ieee754_rem_pio2+0x8c>
 800776c:	a3ac      	add	r3, pc, #688	; (adr r3, 8007a20 <__ieee754_rem_pio2+0x308>)
 800776e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007772:	f7f8 febb 	bl	80004ec <__aeabi_dsub>
 8007776:	4602      	mov	r2, r0
 8007778:	460b      	mov	r3, r1
 800777a:	e9ca 2300 	strd	r2, r3, [sl]
 800777e:	4620      	mov	r0, r4
 8007780:	4629      	mov	r1, r5
 8007782:	f7f8 feb3 	bl	80004ec <__aeabi_dsub>
 8007786:	a3a6      	add	r3, pc, #664	; (adr r3, 8007a20 <__ieee754_rem_pio2+0x308>)
 8007788:	e9d3 2300 	ldrd	r2, r3, [r3]
 800778c:	f7f8 feae 	bl	80004ec <__aeabi_dsub>
 8007790:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8007794:	f04f 0b01 	mov.w	fp, #1
 8007798:	4658      	mov	r0, fp
 800779a:	b00b      	add	sp, #44	; 0x2c
 800779c:	ecbd 8b02 	vpop	{d8}
 80077a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077a4:	a3a0      	add	r3, pc, #640	; (adr r3, 8007a28 <__ieee754_rem_pio2+0x310>)
 80077a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077aa:	f7f8 fe9f 	bl	80004ec <__aeabi_dsub>
 80077ae:	a3a0      	add	r3, pc, #640	; (adr r3, 8007a30 <__ieee754_rem_pio2+0x318>)
 80077b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077b4:	4604      	mov	r4, r0
 80077b6:	460d      	mov	r5, r1
 80077b8:	f7f8 fe98 	bl	80004ec <__aeabi_dsub>
 80077bc:	4602      	mov	r2, r0
 80077be:	460b      	mov	r3, r1
 80077c0:	e9ca 2300 	strd	r2, r3, [sl]
 80077c4:	4620      	mov	r0, r4
 80077c6:	4629      	mov	r1, r5
 80077c8:	f7f8 fe90 	bl	80004ec <__aeabi_dsub>
 80077cc:	a398      	add	r3, pc, #608	; (adr r3, 8007a30 <__ieee754_rem_pio2+0x318>)
 80077ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077d2:	e7db      	b.n	800778c <__ieee754_rem_pio2+0x74>
 80077d4:	f7f8 fe8c 	bl	80004f0 <__adddf3>
 80077d8:	45b0      	cmp	r8, r6
 80077da:	4604      	mov	r4, r0
 80077dc:	460d      	mov	r5, r1
 80077de:	d016      	beq.n	800780e <__ieee754_rem_pio2+0xf6>
 80077e0:	a38f      	add	r3, pc, #572	; (adr r3, 8007a20 <__ieee754_rem_pio2+0x308>)
 80077e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077e6:	f7f8 fe83 	bl	80004f0 <__adddf3>
 80077ea:	4602      	mov	r2, r0
 80077ec:	460b      	mov	r3, r1
 80077ee:	e9ca 2300 	strd	r2, r3, [sl]
 80077f2:	4620      	mov	r0, r4
 80077f4:	4629      	mov	r1, r5
 80077f6:	f7f8 fe79 	bl	80004ec <__aeabi_dsub>
 80077fa:	a389      	add	r3, pc, #548	; (adr r3, 8007a20 <__ieee754_rem_pio2+0x308>)
 80077fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007800:	f7f8 fe76 	bl	80004f0 <__adddf3>
 8007804:	f04f 3bff 	mov.w	fp, #4294967295
 8007808:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800780c:	e7c4      	b.n	8007798 <__ieee754_rem_pio2+0x80>
 800780e:	a386      	add	r3, pc, #536	; (adr r3, 8007a28 <__ieee754_rem_pio2+0x310>)
 8007810:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007814:	f7f8 fe6c 	bl	80004f0 <__adddf3>
 8007818:	a385      	add	r3, pc, #532	; (adr r3, 8007a30 <__ieee754_rem_pio2+0x318>)
 800781a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800781e:	4604      	mov	r4, r0
 8007820:	460d      	mov	r5, r1
 8007822:	f7f8 fe65 	bl	80004f0 <__adddf3>
 8007826:	4602      	mov	r2, r0
 8007828:	460b      	mov	r3, r1
 800782a:	e9ca 2300 	strd	r2, r3, [sl]
 800782e:	4620      	mov	r0, r4
 8007830:	4629      	mov	r1, r5
 8007832:	f7f8 fe5b 	bl	80004ec <__aeabi_dsub>
 8007836:	a37e      	add	r3, pc, #504	; (adr r3, 8007a30 <__ieee754_rem_pio2+0x318>)
 8007838:	e9d3 2300 	ldrd	r2, r3, [r3]
 800783c:	e7e0      	b.n	8007800 <__ieee754_rem_pio2+0xe8>
 800783e:	4b87      	ldr	r3, [pc, #540]	; (8007a5c <__ieee754_rem_pio2+0x344>)
 8007840:	4598      	cmp	r8, r3
 8007842:	f300 80d9 	bgt.w	80079f8 <__ieee754_rem_pio2+0x2e0>
 8007846:	f000 fe39 	bl	80084bc <fabs>
 800784a:	ec55 4b10 	vmov	r4, r5, d0
 800784e:	ee10 0a10 	vmov	r0, s0
 8007852:	a379      	add	r3, pc, #484	; (adr r3, 8007a38 <__ieee754_rem_pio2+0x320>)
 8007854:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007858:	4629      	mov	r1, r5
 800785a:	f7f8 fd19 	bl	8000290 <__aeabi_dmul>
 800785e:	4b80      	ldr	r3, [pc, #512]	; (8007a60 <__ieee754_rem_pio2+0x348>)
 8007860:	2200      	movs	r2, #0
 8007862:	f7f8 fe45 	bl	80004f0 <__adddf3>
 8007866:	f7f9 f881 	bl	800096c <__aeabi_d2iz>
 800786a:	4683      	mov	fp, r0
 800786c:	f7f8 ff8c 	bl	8000788 <__aeabi_i2d>
 8007870:	4602      	mov	r2, r0
 8007872:	460b      	mov	r3, r1
 8007874:	ec43 2b18 	vmov	d8, r2, r3
 8007878:	a367      	add	r3, pc, #412	; (adr r3, 8007a18 <__ieee754_rem_pio2+0x300>)
 800787a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800787e:	f7f8 fd07 	bl	8000290 <__aeabi_dmul>
 8007882:	4602      	mov	r2, r0
 8007884:	460b      	mov	r3, r1
 8007886:	4620      	mov	r0, r4
 8007888:	4629      	mov	r1, r5
 800788a:	f7f8 fe2f 	bl	80004ec <__aeabi_dsub>
 800788e:	a364      	add	r3, pc, #400	; (adr r3, 8007a20 <__ieee754_rem_pio2+0x308>)
 8007890:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007894:	4606      	mov	r6, r0
 8007896:	460f      	mov	r7, r1
 8007898:	ec51 0b18 	vmov	r0, r1, d8
 800789c:	f7f8 fcf8 	bl	8000290 <__aeabi_dmul>
 80078a0:	f1bb 0f1f 	cmp.w	fp, #31
 80078a4:	4604      	mov	r4, r0
 80078a6:	460d      	mov	r5, r1
 80078a8:	dc0d      	bgt.n	80078c6 <__ieee754_rem_pio2+0x1ae>
 80078aa:	4b6e      	ldr	r3, [pc, #440]	; (8007a64 <__ieee754_rem_pio2+0x34c>)
 80078ac:	f10b 32ff 	add.w	r2, fp, #4294967295
 80078b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80078b4:	4543      	cmp	r3, r8
 80078b6:	d006      	beq.n	80078c6 <__ieee754_rem_pio2+0x1ae>
 80078b8:	4622      	mov	r2, r4
 80078ba:	462b      	mov	r3, r5
 80078bc:	4630      	mov	r0, r6
 80078be:	4639      	mov	r1, r7
 80078c0:	f7f8 fe14 	bl	80004ec <__aeabi_dsub>
 80078c4:	e00f      	b.n	80078e6 <__ieee754_rem_pio2+0x1ce>
 80078c6:	462b      	mov	r3, r5
 80078c8:	4622      	mov	r2, r4
 80078ca:	4630      	mov	r0, r6
 80078cc:	4639      	mov	r1, r7
 80078ce:	f7f8 fe0d 	bl	80004ec <__aeabi_dsub>
 80078d2:	ea4f 5328 	mov.w	r3, r8, asr #20
 80078d6:	9303      	str	r3, [sp, #12]
 80078d8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80078dc:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 80078e0:	f1b8 0f10 	cmp.w	r8, #16
 80078e4:	dc02      	bgt.n	80078ec <__ieee754_rem_pio2+0x1d4>
 80078e6:	e9ca 0100 	strd	r0, r1, [sl]
 80078ea:	e039      	b.n	8007960 <__ieee754_rem_pio2+0x248>
 80078ec:	a34e      	add	r3, pc, #312	; (adr r3, 8007a28 <__ieee754_rem_pio2+0x310>)
 80078ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078f2:	ec51 0b18 	vmov	r0, r1, d8
 80078f6:	f7f8 fccb 	bl	8000290 <__aeabi_dmul>
 80078fa:	4604      	mov	r4, r0
 80078fc:	460d      	mov	r5, r1
 80078fe:	4602      	mov	r2, r0
 8007900:	460b      	mov	r3, r1
 8007902:	4630      	mov	r0, r6
 8007904:	4639      	mov	r1, r7
 8007906:	f7f8 fdf1 	bl	80004ec <__aeabi_dsub>
 800790a:	4602      	mov	r2, r0
 800790c:	460b      	mov	r3, r1
 800790e:	4680      	mov	r8, r0
 8007910:	4689      	mov	r9, r1
 8007912:	4630      	mov	r0, r6
 8007914:	4639      	mov	r1, r7
 8007916:	f7f8 fde9 	bl	80004ec <__aeabi_dsub>
 800791a:	4622      	mov	r2, r4
 800791c:	462b      	mov	r3, r5
 800791e:	f7f8 fde5 	bl	80004ec <__aeabi_dsub>
 8007922:	a343      	add	r3, pc, #268	; (adr r3, 8007a30 <__ieee754_rem_pio2+0x318>)
 8007924:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007928:	4604      	mov	r4, r0
 800792a:	460d      	mov	r5, r1
 800792c:	ec51 0b18 	vmov	r0, r1, d8
 8007930:	f7f8 fcae 	bl	8000290 <__aeabi_dmul>
 8007934:	4622      	mov	r2, r4
 8007936:	462b      	mov	r3, r5
 8007938:	f7f8 fdd8 	bl	80004ec <__aeabi_dsub>
 800793c:	4602      	mov	r2, r0
 800793e:	460b      	mov	r3, r1
 8007940:	4604      	mov	r4, r0
 8007942:	460d      	mov	r5, r1
 8007944:	4640      	mov	r0, r8
 8007946:	4649      	mov	r1, r9
 8007948:	f7f8 fdd0 	bl	80004ec <__aeabi_dsub>
 800794c:	9a03      	ldr	r2, [sp, #12]
 800794e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8007952:	1ad3      	subs	r3, r2, r3
 8007954:	2b31      	cmp	r3, #49	; 0x31
 8007956:	dc24      	bgt.n	80079a2 <__ieee754_rem_pio2+0x28a>
 8007958:	e9ca 0100 	strd	r0, r1, [sl]
 800795c:	4646      	mov	r6, r8
 800795e:	464f      	mov	r7, r9
 8007960:	e9da 8900 	ldrd	r8, r9, [sl]
 8007964:	4630      	mov	r0, r6
 8007966:	4642      	mov	r2, r8
 8007968:	464b      	mov	r3, r9
 800796a:	4639      	mov	r1, r7
 800796c:	f7f8 fdbe 	bl	80004ec <__aeabi_dsub>
 8007970:	462b      	mov	r3, r5
 8007972:	4622      	mov	r2, r4
 8007974:	f7f8 fdba 	bl	80004ec <__aeabi_dsub>
 8007978:	9b02      	ldr	r3, [sp, #8]
 800797a:	2b00      	cmp	r3, #0
 800797c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8007980:	f6bf af0a 	bge.w	8007798 <__ieee754_rem_pio2+0x80>
 8007984:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8007988:	f8ca 3004 	str.w	r3, [sl, #4]
 800798c:	f8ca 8000 	str.w	r8, [sl]
 8007990:	f8ca 0008 	str.w	r0, [sl, #8]
 8007994:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007998:	f8ca 300c 	str.w	r3, [sl, #12]
 800799c:	f1cb 0b00 	rsb	fp, fp, #0
 80079a0:	e6fa      	b.n	8007798 <__ieee754_rem_pio2+0x80>
 80079a2:	a327      	add	r3, pc, #156	; (adr r3, 8007a40 <__ieee754_rem_pio2+0x328>)
 80079a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079a8:	ec51 0b18 	vmov	r0, r1, d8
 80079ac:	f7f8 fc70 	bl	8000290 <__aeabi_dmul>
 80079b0:	4604      	mov	r4, r0
 80079b2:	460d      	mov	r5, r1
 80079b4:	4602      	mov	r2, r0
 80079b6:	460b      	mov	r3, r1
 80079b8:	4640      	mov	r0, r8
 80079ba:	4649      	mov	r1, r9
 80079bc:	f7f8 fd96 	bl	80004ec <__aeabi_dsub>
 80079c0:	4602      	mov	r2, r0
 80079c2:	460b      	mov	r3, r1
 80079c4:	4606      	mov	r6, r0
 80079c6:	460f      	mov	r7, r1
 80079c8:	4640      	mov	r0, r8
 80079ca:	4649      	mov	r1, r9
 80079cc:	f7f8 fd8e 	bl	80004ec <__aeabi_dsub>
 80079d0:	4622      	mov	r2, r4
 80079d2:	462b      	mov	r3, r5
 80079d4:	f7f8 fd8a 	bl	80004ec <__aeabi_dsub>
 80079d8:	a31b      	add	r3, pc, #108	; (adr r3, 8007a48 <__ieee754_rem_pio2+0x330>)
 80079da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079de:	4604      	mov	r4, r0
 80079e0:	460d      	mov	r5, r1
 80079e2:	ec51 0b18 	vmov	r0, r1, d8
 80079e6:	f7f8 fc53 	bl	8000290 <__aeabi_dmul>
 80079ea:	4622      	mov	r2, r4
 80079ec:	462b      	mov	r3, r5
 80079ee:	f7f8 fd7d 	bl	80004ec <__aeabi_dsub>
 80079f2:	4604      	mov	r4, r0
 80079f4:	460d      	mov	r5, r1
 80079f6:	e75f      	b.n	80078b8 <__ieee754_rem_pio2+0x1a0>
 80079f8:	4b1b      	ldr	r3, [pc, #108]	; (8007a68 <__ieee754_rem_pio2+0x350>)
 80079fa:	4598      	cmp	r8, r3
 80079fc:	dd36      	ble.n	8007a6c <__ieee754_rem_pio2+0x354>
 80079fe:	ee10 2a10 	vmov	r2, s0
 8007a02:	462b      	mov	r3, r5
 8007a04:	4620      	mov	r0, r4
 8007a06:	4629      	mov	r1, r5
 8007a08:	f7f8 fd70 	bl	80004ec <__aeabi_dsub>
 8007a0c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8007a10:	e9ca 0100 	strd	r0, r1, [sl]
 8007a14:	e694      	b.n	8007740 <__ieee754_rem_pio2+0x28>
 8007a16:	bf00      	nop
 8007a18:	54400000 	.word	0x54400000
 8007a1c:	3ff921fb 	.word	0x3ff921fb
 8007a20:	1a626331 	.word	0x1a626331
 8007a24:	3dd0b461 	.word	0x3dd0b461
 8007a28:	1a600000 	.word	0x1a600000
 8007a2c:	3dd0b461 	.word	0x3dd0b461
 8007a30:	2e037073 	.word	0x2e037073
 8007a34:	3ba3198a 	.word	0x3ba3198a
 8007a38:	6dc9c883 	.word	0x6dc9c883
 8007a3c:	3fe45f30 	.word	0x3fe45f30
 8007a40:	2e000000 	.word	0x2e000000
 8007a44:	3ba3198a 	.word	0x3ba3198a
 8007a48:	252049c1 	.word	0x252049c1
 8007a4c:	397b839a 	.word	0x397b839a
 8007a50:	3fe921fb 	.word	0x3fe921fb
 8007a54:	4002d97b 	.word	0x4002d97b
 8007a58:	3ff921fb 	.word	0x3ff921fb
 8007a5c:	413921fb 	.word	0x413921fb
 8007a60:	3fe00000 	.word	0x3fe00000
 8007a64:	08008a1c 	.word	0x08008a1c
 8007a68:	7fefffff 	.word	0x7fefffff
 8007a6c:	ea4f 5428 	mov.w	r4, r8, asr #20
 8007a70:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 8007a74:	ee10 0a10 	vmov	r0, s0
 8007a78:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 8007a7c:	ee10 6a10 	vmov	r6, s0
 8007a80:	460f      	mov	r7, r1
 8007a82:	f7f8 ff73 	bl	800096c <__aeabi_d2iz>
 8007a86:	f7f8 fe7f 	bl	8000788 <__aeabi_i2d>
 8007a8a:	4602      	mov	r2, r0
 8007a8c:	460b      	mov	r3, r1
 8007a8e:	4630      	mov	r0, r6
 8007a90:	4639      	mov	r1, r7
 8007a92:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007a96:	f7f8 fd29 	bl	80004ec <__aeabi_dsub>
 8007a9a:	4b22      	ldr	r3, [pc, #136]	; (8007b24 <__ieee754_rem_pio2+0x40c>)
 8007a9c:	2200      	movs	r2, #0
 8007a9e:	f7f8 fbf7 	bl	8000290 <__aeabi_dmul>
 8007aa2:	460f      	mov	r7, r1
 8007aa4:	4606      	mov	r6, r0
 8007aa6:	f7f8 ff61 	bl	800096c <__aeabi_d2iz>
 8007aaa:	f7f8 fe6d 	bl	8000788 <__aeabi_i2d>
 8007aae:	4602      	mov	r2, r0
 8007ab0:	460b      	mov	r3, r1
 8007ab2:	4630      	mov	r0, r6
 8007ab4:	4639      	mov	r1, r7
 8007ab6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007aba:	f7f8 fd17 	bl	80004ec <__aeabi_dsub>
 8007abe:	4b19      	ldr	r3, [pc, #100]	; (8007b24 <__ieee754_rem_pio2+0x40c>)
 8007ac0:	2200      	movs	r2, #0
 8007ac2:	f7f8 fbe5 	bl	8000290 <__aeabi_dmul>
 8007ac6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007aca:	ad04      	add	r5, sp, #16
 8007acc:	f04f 0803 	mov.w	r8, #3
 8007ad0:	46a9      	mov	r9, r5
 8007ad2:	2600      	movs	r6, #0
 8007ad4:	2700      	movs	r7, #0
 8007ad6:	4632      	mov	r2, r6
 8007ad8:	463b      	mov	r3, r7
 8007ada:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8007ade:	46c3      	mov	fp, r8
 8007ae0:	3d08      	subs	r5, #8
 8007ae2:	f108 38ff 	add.w	r8, r8, #4294967295
 8007ae6:	f7f8 ff0f 	bl	8000908 <__aeabi_dcmpeq>
 8007aea:	2800      	cmp	r0, #0
 8007aec:	d1f3      	bne.n	8007ad6 <__ieee754_rem_pio2+0x3be>
 8007aee:	4b0e      	ldr	r3, [pc, #56]	; (8007b28 <__ieee754_rem_pio2+0x410>)
 8007af0:	9301      	str	r3, [sp, #4]
 8007af2:	2302      	movs	r3, #2
 8007af4:	9300      	str	r3, [sp, #0]
 8007af6:	4622      	mov	r2, r4
 8007af8:	465b      	mov	r3, fp
 8007afa:	4651      	mov	r1, sl
 8007afc:	4648      	mov	r0, r9
 8007afe:	f000 f8df 	bl	8007cc0 <__kernel_rem_pio2>
 8007b02:	9b02      	ldr	r3, [sp, #8]
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	4683      	mov	fp, r0
 8007b08:	f6bf ae46 	bge.w	8007798 <__ieee754_rem_pio2+0x80>
 8007b0c:	f8da 3004 	ldr.w	r3, [sl, #4]
 8007b10:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8007b14:	f8ca 3004 	str.w	r3, [sl, #4]
 8007b18:	f8da 300c 	ldr.w	r3, [sl, #12]
 8007b1c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8007b20:	e73a      	b.n	8007998 <__ieee754_rem_pio2+0x280>
 8007b22:	bf00      	nop
 8007b24:	41700000 	.word	0x41700000
 8007b28:	08008a9c 	.word	0x08008a9c
 8007b2c:	00000000 	.word	0x00000000

08007b30 <__kernel_cos>:
 8007b30:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b34:	ec57 6b10 	vmov	r6, r7, d0
 8007b38:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8007b3c:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8007b40:	ed8d 1b00 	vstr	d1, [sp]
 8007b44:	da07      	bge.n	8007b56 <__kernel_cos+0x26>
 8007b46:	ee10 0a10 	vmov	r0, s0
 8007b4a:	4639      	mov	r1, r7
 8007b4c:	f7f8 ff0e 	bl	800096c <__aeabi_d2iz>
 8007b50:	2800      	cmp	r0, #0
 8007b52:	f000 8088 	beq.w	8007c66 <__kernel_cos+0x136>
 8007b56:	4632      	mov	r2, r6
 8007b58:	463b      	mov	r3, r7
 8007b5a:	4630      	mov	r0, r6
 8007b5c:	4639      	mov	r1, r7
 8007b5e:	f7f8 fb97 	bl	8000290 <__aeabi_dmul>
 8007b62:	4b51      	ldr	r3, [pc, #324]	; (8007ca8 <__kernel_cos+0x178>)
 8007b64:	2200      	movs	r2, #0
 8007b66:	4604      	mov	r4, r0
 8007b68:	460d      	mov	r5, r1
 8007b6a:	f7f8 fb91 	bl	8000290 <__aeabi_dmul>
 8007b6e:	a340      	add	r3, pc, #256	; (adr r3, 8007c70 <__kernel_cos+0x140>)
 8007b70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b74:	4682      	mov	sl, r0
 8007b76:	468b      	mov	fp, r1
 8007b78:	4620      	mov	r0, r4
 8007b7a:	4629      	mov	r1, r5
 8007b7c:	f7f8 fb88 	bl	8000290 <__aeabi_dmul>
 8007b80:	a33d      	add	r3, pc, #244	; (adr r3, 8007c78 <__kernel_cos+0x148>)
 8007b82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b86:	f7f8 fcb3 	bl	80004f0 <__adddf3>
 8007b8a:	4622      	mov	r2, r4
 8007b8c:	462b      	mov	r3, r5
 8007b8e:	f7f8 fb7f 	bl	8000290 <__aeabi_dmul>
 8007b92:	a33b      	add	r3, pc, #236	; (adr r3, 8007c80 <__kernel_cos+0x150>)
 8007b94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b98:	f7f8 fca8 	bl	80004ec <__aeabi_dsub>
 8007b9c:	4622      	mov	r2, r4
 8007b9e:	462b      	mov	r3, r5
 8007ba0:	f7f8 fb76 	bl	8000290 <__aeabi_dmul>
 8007ba4:	a338      	add	r3, pc, #224	; (adr r3, 8007c88 <__kernel_cos+0x158>)
 8007ba6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007baa:	f7f8 fca1 	bl	80004f0 <__adddf3>
 8007bae:	4622      	mov	r2, r4
 8007bb0:	462b      	mov	r3, r5
 8007bb2:	f7f8 fb6d 	bl	8000290 <__aeabi_dmul>
 8007bb6:	a336      	add	r3, pc, #216	; (adr r3, 8007c90 <__kernel_cos+0x160>)
 8007bb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bbc:	f7f8 fc96 	bl	80004ec <__aeabi_dsub>
 8007bc0:	4622      	mov	r2, r4
 8007bc2:	462b      	mov	r3, r5
 8007bc4:	f7f8 fb64 	bl	8000290 <__aeabi_dmul>
 8007bc8:	a333      	add	r3, pc, #204	; (adr r3, 8007c98 <__kernel_cos+0x168>)
 8007bca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bce:	f7f8 fc8f 	bl	80004f0 <__adddf3>
 8007bd2:	4622      	mov	r2, r4
 8007bd4:	462b      	mov	r3, r5
 8007bd6:	f7f8 fb5b 	bl	8000290 <__aeabi_dmul>
 8007bda:	4622      	mov	r2, r4
 8007bdc:	462b      	mov	r3, r5
 8007bde:	f7f8 fb57 	bl	8000290 <__aeabi_dmul>
 8007be2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007be6:	4604      	mov	r4, r0
 8007be8:	460d      	mov	r5, r1
 8007bea:	4630      	mov	r0, r6
 8007bec:	4639      	mov	r1, r7
 8007bee:	f7f8 fb4f 	bl	8000290 <__aeabi_dmul>
 8007bf2:	460b      	mov	r3, r1
 8007bf4:	4602      	mov	r2, r0
 8007bf6:	4629      	mov	r1, r5
 8007bf8:	4620      	mov	r0, r4
 8007bfa:	f7f8 fc77 	bl	80004ec <__aeabi_dsub>
 8007bfe:	4b2b      	ldr	r3, [pc, #172]	; (8007cac <__kernel_cos+0x17c>)
 8007c00:	4598      	cmp	r8, r3
 8007c02:	4606      	mov	r6, r0
 8007c04:	460f      	mov	r7, r1
 8007c06:	dc10      	bgt.n	8007c2a <__kernel_cos+0xfa>
 8007c08:	4602      	mov	r2, r0
 8007c0a:	460b      	mov	r3, r1
 8007c0c:	4650      	mov	r0, sl
 8007c0e:	4659      	mov	r1, fp
 8007c10:	f7f8 fc6c 	bl	80004ec <__aeabi_dsub>
 8007c14:	460b      	mov	r3, r1
 8007c16:	4926      	ldr	r1, [pc, #152]	; (8007cb0 <__kernel_cos+0x180>)
 8007c18:	4602      	mov	r2, r0
 8007c1a:	2000      	movs	r0, #0
 8007c1c:	f7f8 fc66 	bl	80004ec <__aeabi_dsub>
 8007c20:	ec41 0b10 	vmov	d0, r0, r1
 8007c24:	b003      	add	sp, #12
 8007c26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c2a:	4b22      	ldr	r3, [pc, #136]	; (8007cb4 <__kernel_cos+0x184>)
 8007c2c:	4920      	ldr	r1, [pc, #128]	; (8007cb0 <__kernel_cos+0x180>)
 8007c2e:	4598      	cmp	r8, r3
 8007c30:	bfcc      	ite	gt
 8007c32:	4d21      	ldrgt	r5, [pc, #132]	; (8007cb8 <__kernel_cos+0x188>)
 8007c34:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8007c38:	2400      	movs	r4, #0
 8007c3a:	4622      	mov	r2, r4
 8007c3c:	462b      	mov	r3, r5
 8007c3e:	2000      	movs	r0, #0
 8007c40:	f7f8 fc54 	bl	80004ec <__aeabi_dsub>
 8007c44:	4622      	mov	r2, r4
 8007c46:	4680      	mov	r8, r0
 8007c48:	4689      	mov	r9, r1
 8007c4a:	462b      	mov	r3, r5
 8007c4c:	4650      	mov	r0, sl
 8007c4e:	4659      	mov	r1, fp
 8007c50:	f7f8 fc4c 	bl	80004ec <__aeabi_dsub>
 8007c54:	4632      	mov	r2, r6
 8007c56:	463b      	mov	r3, r7
 8007c58:	f7f8 fc48 	bl	80004ec <__aeabi_dsub>
 8007c5c:	4602      	mov	r2, r0
 8007c5e:	460b      	mov	r3, r1
 8007c60:	4640      	mov	r0, r8
 8007c62:	4649      	mov	r1, r9
 8007c64:	e7da      	b.n	8007c1c <__kernel_cos+0xec>
 8007c66:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8007ca0 <__kernel_cos+0x170>
 8007c6a:	e7db      	b.n	8007c24 <__kernel_cos+0xf4>
 8007c6c:	f3af 8000 	nop.w
 8007c70:	be8838d4 	.word	0xbe8838d4
 8007c74:	bda8fae9 	.word	0xbda8fae9
 8007c78:	bdb4b1c4 	.word	0xbdb4b1c4
 8007c7c:	3e21ee9e 	.word	0x3e21ee9e
 8007c80:	809c52ad 	.word	0x809c52ad
 8007c84:	3e927e4f 	.word	0x3e927e4f
 8007c88:	19cb1590 	.word	0x19cb1590
 8007c8c:	3efa01a0 	.word	0x3efa01a0
 8007c90:	16c15177 	.word	0x16c15177
 8007c94:	3f56c16c 	.word	0x3f56c16c
 8007c98:	5555554c 	.word	0x5555554c
 8007c9c:	3fa55555 	.word	0x3fa55555
 8007ca0:	00000000 	.word	0x00000000
 8007ca4:	3ff00000 	.word	0x3ff00000
 8007ca8:	3fe00000 	.word	0x3fe00000
 8007cac:	3fd33332 	.word	0x3fd33332
 8007cb0:	3ff00000 	.word	0x3ff00000
 8007cb4:	3fe90000 	.word	0x3fe90000
 8007cb8:	3fd20000 	.word	0x3fd20000
 8007cbc:	00000000 	.word	0x00000000

08007cc0 <__kernel_rem_pio2>:
 8007cc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cc4:	ed2d 8b02 	vpush	{d8}
 8007cc8:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8007ccc:	f112 0f14 	cmn.w	r2, #20
 8007cd0:	9308      	str	r3, [sp, #32]
 8007cd2:	9101      	str	r1, [sp, #4]
 8007cd4:	4bc6      	ldr	r3, [pc, #792]	; (8007ff0 <__kernel_rem_pio2+0x330>)
 8007cd6:	99a4      	ldr	r1, [sp, #656]	; 0x290
 8007cd8:	9009      	str	r0, [sp, #36]	; 0x24
 8007cda:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007cde:	9304      	str	r3, [sp, #16]
 8007ce0:	9b08      	ldr	r3, [sp, #32]
 8007ce2:	f103 33ff 	add.w	r3, r3, #4294967295
 8007ce6:	bfa8      	it	ge
 8007ce8:	1ed4      	subge	r4, r2, #3
 8007cea:	9306      	str	r3, [sp, #24]
 8007cec:	bfb2      	itee	lt
 8007cee:	2400      	movlt	r4, #0
 8007cf0:	2318      	movge	r3, #24
 8007cf2:	fb94 f4f3 	sdivge	r4, r4, r3
 8007cf6:	f06f 0317 	mvn.w	r3, #23
 8007cfa:	fb04 3303 	mla	r3, r4, r3, r3
 8007cfe:	eb03 0a02 	add.w	sl, r3, r2
 8007d02:	9b04      	ldr	r3, [sp, #16]
 8007d04:	9a06      	ldr	r2, [sp, #24]
 8007d06:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 8007fe0 <__kernel_rem_pio2+0x320>
 8007d0a:	eb03 0802 	add.w	r8, r3, r2
 8007d0e:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8007d10:	1aa7      	subs	r7, r4, r2
 8007d12:	ae20      	add	r6, sp, #128	; 0x80
 8007d14:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8007d18:	2500      	movs	r5, #0
 8007d1a:	4545      	cmp	r5, r8
 8007d1c:	dd18      	ble.n	8007d50 <__kernel_rem_pio2+0x90>
 8007d1e:	9b08      	ldr	r3, [sp, #32]
 8007d20:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8007d24:	aa20      	add	r2, sp, #128	; 0x80
 8007d26:	ed9f 8bae 	vldr	d8, [pc, #696]	; 8007fe0 <__kernel_rem_pio2+0x320>
 8007d2a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8007d2e:	f1c3 0301 	rsb	r3, r3, #1
 8007d32:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 8007d36:	9307      	str	r3, [sp, #28]
 8007d38:	9b07      	ldr	r3, [sp, #28]
 8007d3a:	9a04      	ldr	r2, [sp, #16]
 8007d3c:	4443      	add	r3, r8
 8007d3e:	429a      	cmp	r2, r3
 8007d40:	db2f      	blt.n	8007da2 <__kernel_rem_pio2+0xe2>
 8007d42:	ed8d 8b02 	vstr	d8, [sp, #8]
 8007d46:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8007d4a:	462f      	mov	r7, r5
 8007d4c:	2600      	movs	r6, #0
 8007d4e:	e01b      	b.n	8007d88 <__kernel_rem_pio2+0xc8>
 8007d50:	42ef      	cmn	r7, r5
 8007d52:	d407      	bmi.n	8007d64 <__kernel_rem_pio2+0xa4>
 8007d54:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8007d58:	f7f8 fd16 	bl	8000788 <__aeabi_i2d>
 8007d5c:	e8e6 0102 	strd	r0, r1, [r6], #8
 8007d60:	3501      	adds	r5, #1
 8007d62:	e7da      	b.n	8007d1a <__kernel_rem_pio2+0x5a>
 8007d64:	ec51 0b18 	vmov	r0, r1, d8
 8007d68:	e7f8      	b.n	8007d5c <__kernel_rem_pio2+0x9c>
 8007d6a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007d6e:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8007d72:	f7f8 fa8d 	bl	8000290 <__aeabi_dmul>
 8007d76:	4602      	mov	r2, r0
 8007d78:	460b      	mov	r3, r1
 8007d7a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007d7e:	f7f8 fbb7 	bl	80004f0 <__adddf3>
 8007d82:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007d86:	3601      	adds	r6, #1
 8007d88:	9b06      	ldr	r3, [sp, #24]
 8007d8a:	429e      	cmp	r6, r3
 8007d8c:	f1a7 0708 	sub.w	r7, r7, #8
 8007d90:	ddeb      	ble.n	8007d6a <__kernel_rem_pio2+0xaa>
 8007d92:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007d96:	3508      	adds	r5, #8
 8007d98:	ecab 7b02 	vstmia	fp!, {d7}
 8007d9c:	f108 0801 	add.w	r8, r8, #1
 8007da0:	e7ca      	b.n	8007d38 <__kernel_rem_pio2+0x78>
 8007da2:	9b04      	ldr	r3, [sp, #16]
 8007da4:	aa0c      	add	r2, sp, #48	; 0x30
 8007da6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007daa:	930b      	str	r3, [sp, #44]	; 0x2c
 8007dac:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8007dae:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8007db2:	9c04      	ldr	r4, [sp, #16]
 8007db4:	930a      	str	r3, [sp, #40]	; 0x28
 8007db6:	ab98      	add	r3, sp, #608	; 0x260
 8007db8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007dbc:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 8007dc0:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 8007dc4:	f8cd b008 	str.w	fp, [sp, #8]
 8007dc8:	4625      	mov	r5, r4
 8007dca:	2d00      	cmp	r5, #0
 8007dcc:	dc78      	bgt.n	8007ec0 <__kernel_rem_pio2+0x200>
 8007dce:	ec47 6b10 	vmov	d0, r6, r7
 8007dd2:	4650      	mov	r0, sl
 8007dd4:	f000 fbfc 	bl	80085d0 <scalbn>
 8007dd8:	ec57 6b10 	vmov	r6, r7, d0
 8007ddc:	2200      	movs	r2, #0
 8007dde:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8007de2:	ee10 0a10 	vmov	r0, s0
 8007de6:	4639      	mov	r1, r7
 8007de8:	f7f8 fa52 	bl	8000290 <__aeabi_dmul>
 8007dec:	ec41 0b10 	vmov	d0, r0, r1
 8007df0:	f000 fb6e 	bl	80084d0 <floor>
 8007df4:	4b7f      	ldr	r3, [pc, #508]	; (8007ff4 <__kernel_rem_pio2+0x334>)
 8007df6:	ec51 0b10 	vmov	r0, r1, d0
 8007dfa:	2200      	movs	r2, #0
 8007dfc:	f7f8 fa48 	bl	8000290 <__aeabi_dmul>
 8007e00:	4602      	mov	r2, r0
 8007e02:	460b      	mov	r3, r1
 8007e04:	4630      	mov	r0, r6
 8007e06:	4639      	mov	r1, r7
 8007e08:	f7f8 fb70 	bl	80004ec <__aeabi_dsub>
 8007e0c:	460f      	mov	r7, r1
 8007e0e:	4606      	mov	r6, r0
 8007e10:	f7f8 fdac 	bl	800096c <__aeabi_d2iz>
 8007e14:	9007      	str	r0, [sp, #28]
 8007e16:	f7f8 fcb7 	bl	8000788 <__aeabi_i2d>
 8007e1a:	4602      	mov	r2, r0
 8007e1c:	460b      	mov	r3, r1
 8007e1e:	4630      	mov	r0, r6
 8007e20:	4639      	mov	r1, r7
 8007e22:	f7f8 fb63 	bl	80004ec <__aeabi_dsub>
 8007e26:	f1ba 0f00 	cmp.w	sl, #0
 8007e2a:	4606      	mov	r6, r0
 8007e2c:	460f      	mov	r7, r1
 8007e2e:	dd70      	ble.n	8007f12 <__kernel_rem_pio2+0x252>
 8007e30:	1e62      	subs	r2, r4, #1
 8007e32:	ab0c      	add	r3, sp, #48	; 0x30
 8007e34:	9d07      	ldr	r5, [sp, #28]
 8007e36:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8007e3a:	f1ca 0118 	rsb	r1, sl, #24
 8007e3e:	fa40 f301 	asr.w	r3, r0, r1
 8007e42:	441d      	add	r5, r3
 8007e44:	408b      	lsls	r3, r1
 8007e46:	1ac0      	subs	r0, r0, r3
 8007e48:	ab0c      	add	r3, sp, #48	; 0x30
 8007e4a:	9507      	str	r5, [sp, #28]
 8007e4c:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8007e50:	f1ca 0317 	rsb	r3, sl, #23
 8007e54:	fa40 f303 	asr.w	r3, r0, r3
 8007e58:	9302      	str	r3, [sp, #8]
 8007e5a:	9b02      	ldr	r3, [sp, #8]
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	dd66      	ble.n	8007f2e <__kernel_rem_pio2+0x26e>
 8007e60:	9b07      	ldr	r3, [sp, #28]
 8007e62:	2200      	movs	r2, #0
 8007e64:	3301      	adds	r3, #1
 8007e66:	9307      	str	r3, [sp, #28]
 8007e68:	4615      	mov	r5, r2
 8007e6a:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8007e6e:	4294      	cmp	r4, r2
 8007e70:	f300 8099 	bgt.w	8007fa6 <__kernel_rem_pio2+0x2e6>
 8007e74:	f1ba 0f00 	cmp.w	sl, #0
 8007e78:	dd07      	ble.n	8007e8a <__kernel_rem_pio2+0x1ca>
 8007e7a:	f1ba 0f01 	cmp.w	sl, #1
 8007e7e:	f000 80a5 	beq.w	8007fcc <__kernel_rem_pio2+0x30c>
 8007e82:	f1ba 0f02 	cmp.w	sl, #2
 8007e86:	f000 80c1 	beq.w	800800c <__kernel_rem_pio2+0x34c>
 8007e8a:	9b02      	ldr	r3, [sp, #8]
 8007e8c:	2b02      	cmp	r3, #2
 8007e8e:	d14e      	bne.n	8007f2e <__kernel_rem_pio2+0x26e>
 8007e90:	4632      	mov	r2, r6
 8007e92:	463b      	mov	r3, r7
 8007e94:	4958      	ldr	r1, [pc, #352]	; (8007ff8 <__kernel_rem_pio2+0x338>)
 8007e96:	2000      	movs	r0, #0
 8007e98:	f7f8 fb28 	bl	80004ec <__aeabi_dsub>
 8007e9c:	4606      	mov	r6, r0
 8007e9e:	460f      	mov	r7, r1
 8007ea0:	2d00      	cmp	r5, #0
 8007ea2:	d044      	beq.n	8007f2e <__kernel_rem_pio2+0x26e>
 8007ea4:	4650      	mov	r0, sl
 8007ea6:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8007fe8 <__kernel_rem_pio2+0x328>
 8007eaa:	f000 fb91 	bl	80085d0 <scalbn>
 8007eae:	4630      	mov	r0, r6
 8007eb0:	4639      	mov	r1, r7
 8007eb2:	ec53 2b10 	vmov	r2, r3, d0
 8007eb6:	f7f8 fb19 	bl	80004ec <__aeabi_dsub>
 8007eba:	4606      	mov	r6, r0
 8007ebc:	460f      	mov	r7, r1
 8007ebe:	e036      	b.n	8007f2e <__kernel_rem_pio2+0x26e>
 8007ec0:	4b4e      	ldr	r3, [pc, #312]	; (8007ffc <__kernel_rem_pio2+0x33c>)
 8007ec2:	2200      	movs	r2, #0
 8007ec4:	4630      	mov	r0, r6
 8007ec6:	4639      	mov	r1, r7
 8007ec8:	f7f8 f9e2 	bl	8000290 <__aeabi_dmul>
 8007ecc:	f7f8 fd4e 	bl	800096c <__aeabi_d2iz>
 8007ed0:	f7f8 fc5a 	bl	8000788 <__aeabi_i2d>
 8007ed4:	4b4a      	ldr	r3, [pc, #296]	; (8008000 <__kernel_rem_pio2+0x340>)
 8007ed6:	2200      	movs	r2, #0
 8007ed8:	4680      	mov	r8, r0
 8007eda:	4689      	mov	r9, r1
 8007edc:	f7f8 f9d8 	bl	8000290 <__aeabi_dmul>
 8007ee0:	4602      	mov	r2, r0
 8007ee2:	460b      	mov	r3, r1
 8007ee4:	4630      	mov	r0, r6
 8007ee6:	4639      	mov	r1, r7
 8007ee8:	f7f8 fb00 	bl	80004ec <__aeabi_dsub>
 8007eec:	f7f8 fd3e 	bl	800096c <__aeabi_d2iz>
 8007ef0:	9b02      	ldr	r3, [sp, #8]
 8007ef2:	f843 0b04 	str.w	r0, [r3], #4
 8007ef6:	3d01      	subs	r5, #1
 8007ef8:	9302      	str	r3, [sp, #8]
 8007efa:	ab70      	add	r3, sp, #448	; 0x1c0
 8007efc:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8007f00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f04:	4640      	mov	r0, r8
 8007f06:	4649      	mov	r1, r9
 8007f08:	f7f8 faf2 	bl	80004f0 <__adddf3>
 8007f0c:	4606      	mov	r6, r0
 8007f0e:	460f      	mov	r7, r1
 8007f10:	e75b      	b.n	8007dca <__kernel_rem_pio2+0x10a>
 8007f12:	d105      	bne.n	8007f20 <__kernel_rem_pio2+0x260>
 8007f14:	1e63      	subs	r3, r4, #1
 8007f16:	aa0c      	add	r2, sp, #48	; 0x30
 8007f18:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8007f1c:	15c3      	asrs	r3, r0, #23
 8007f1e:	e79b      	b.n	8007e58 <__kernel_rem_pio2+0x198>
 8007f20:	4b38      	ldr	r3, [pc, #224]	; (8008004 <__kernel_rem_pio2+0x344>)
 8007f22:	2200      	movs	r2, #0
 8007f24:	f7f8 fd0e 	bl	8000944 <__aeabi_dcmpge>
 8007f28:	2800      	cmp	r0, #0
 8007f2a:	d139      	bne.n	8007fa0 <__kernel_rem_pio2+0x2e0>
 8007f2c:	9002      	str	r0, [sp, #8]
 8007f2e:	2200      	movs	r2, #0
 8007f30:	2300      	movs	r3, #0
 8007f32:	4630      	mov	r0, r6
 8007f34:	4639      	mov	r1, r7
 8007f36:	f7f8 fce7 	bl	8000908 <__aeabi_dcmpeq>
 8007f3a:	2800      	cmp	r0, #0
 8007f3c:	f000 80b4 	beq.w	80080a8 <__kernel_rem_pio2+0x3e8>
 8007f40:	f104 3bff 	add.w	fp, r4, #4294967295
 8007f44:	465b      	mov	r3, fp
 8007f46:	2200      	movs	r2, #0
 8007f48:	9904      	ldr	r1, [sp, #16]
 8007f4a:	428b      	cmp	r3, r1
 8007f4c:	da65      	bge.n	800801a <__kernel_rem_pio2+0x35a>
 8007f4e:	2a00      	cmp	r2, #0
 8007f50:	d07b      	beq.n	800804a <__kernel_rem_pio2+0x38a>
 8007f52:	ab0c      	add	r3, sp, #48	; 0x30
 8007f54:	f1aa 0a18 	sub.w	sl, sl, #24
 8007f58:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	f000 80a0 	beq.w	80080a2 <__kernel_rem_pio2+0x3e2>
 8007f62:	ed9f 0b21 	vldr	d0, [pc, #132]	; 8007fe8 <__kernel_rem_pio2+0x328>
 8007f66:	4650      	mov	r0, sl
 8007f68:	f000 fb32 	bl	80085d0 <scalbn>
 8007f6c:	4f23      	ldr	r7, [pc, #140]	; (8007ffc <__kernel_rem_pio2+0x33c>)
 8007f6e:	ec55 4b10 	vmov	r4, r5, d0
 8007f72:	46d8      	mov	r8, fp
 8007f74:	2600      	movs	r6, #0
 8007f76:	f1b8 0f00 	cmp.w	r8, #0
 8007f7a:	f280 80cf 	bge.w	800811c <__kernel_rem_pio2+0x45c>
 8007f7e:	ed9f 8b18 	vldr	d8, [pc, #96]	; 8007fe0 <__kernel_rem_pio2+0x320>
 8007f82:	465f      	mov	r7, fp
 8007f84:	f04f 0800 	mov.w	r8, #0
 8007f88:	2f00      	cmp	r7, #0
 8007f8a:	f2c0 80fd 	blt.w	8008188 <__kernel_rem_pio2+0x4c8>
 8007f8e:	ab70      	add	r3, sp, #448	; 0x1c0
 8007f90:	f8df a074 	ldr.w	sl, [pc, #116]	; 8008008 <__kernel_rem_pio2+0x348>
 8007f94:	ec55 4b18 	vmov	r4, r5, d8
 8007f98:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 8007f9c:	2600      	movs	r6, #0
 8007f9e:	e0e5      	b.n	800816c <__kernel_rem_pio2+0x4ac>
 8007fa0:	2302      	movs	r3, #2
 8007fa2:	9302      	str	r3, [sp, #8]
 8007fa4:	e75c      	b.n	8007e60 <__kernel_rem_pio2+0x1a0>
 8007fa6:	f8db 3000 	ldr.w	r3, [fp]
 8007faa:	b955      	cbnz	r5, 8007fc2 <__kernel_rem_pio2+0x302>
 8007fac:	b123      	cbz	r3, 8007fb8 <__kernel_rem_pio2+0x2f8>
 8007fae:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8007fb2:	f8cb 3000 	str.w	r3, [fp]
 8007fb6:	2301      	movs	r3, #1
 8007fb8:	3201      	adds	r2, #1
 8007fba:	f10b 0b04 	add.w	fp, fp, #4
 8007fbe:	461d      	mov	r5, r3
 8007fc0:	e755      	b.n	8007e6e <__kernel_rem_pio2+0x1ae>
 8007fc2:	1acb      	subs	r3, r1, r3
 8007fc4:	f8cb 3000 	str.w	r3, [fp]
 8007fc8:	462b      	mov	r3, r5
 8007fca:	e7f5      	b.n	8007fb8 <__kernel_rem_pio2+0x2f8>
 8007fcc:	1e62      	subs	r2, r4, #1
 8007fce:	ab0c      	add	r3, sp, #48	; 0x30
 8007fd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fd4:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8007fd8:	a90c      	add	r1, sp, #48	; 0x30
 8007fda:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8007fde:	e754      	b.n	8007e8a <__kernel_rem_pio2+0x1ca>
	...
 8007fec:	3ff00000 	.word	0x3ff00000
 8007ff0:	08008be8 	.word	0x08008be8
 8007ff4:	40200000 	.word	0x40200000
 8007ff8:	3ff00000 	.word	0x3ff00000
 8007ffc:	3e700000 	.word	0x3e700000
 8008000:	41700000 	.word	0x41700000
 8008004:	3fe00000 	.word	0x3fe00000
 8008008:	08008ba8 	.word	0x08008ba8
 800800c:	1e62      	subs	r2, r4, #1
 800800e:	ab0c      	add	r3, sp, #48	; 0x30
 8008010:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008014:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8008018:	e7de      	b.n	8007fd8 <__kernel_rem_pio2+0x318>
 800801a:	a90c      	add	r1, sp, #48	; 0x30
 800801c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8008020:	3b01      	subs	r3, #1
 8008022:	430a      	orrs	r2, r1
 8008024:	e790      	b.n	8007f48 <__kernel_rem_pio2+0x288>
 8008026:	3301      	adds	r3, #1
 8008028:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800802c:	2900      	cmp	r1, #0
 800802e:	d0fa      	beq.n	8008026 <__kernel_rem_pio2+0x366>
 8008030:	9a08      	ldr	r2, [sp, #32]
 8008032:	18e3      	adds	r3, r4, r3
 8008034:	18a6      	adds	r6, r4, r2
 8008036:	aa20      	add	r2, sp, #128	; 0x80
 8008038:	1c65      	adds	r5, r4, #1
 800803a:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800803e:	9302      	str	r3, [sp, #8]
 8008040:	9b02      	ldr	r3, [sp, #8]
 8008042:	42ab      	cmp	r3, r5
 8008044:	da04      	bge.n	8008050 <__kernel_rem_pio2+0x390>
 8008046:	461c      	mov	r4, r3
 8008048:	e6b5      	b.n	8007db6 <__kernel_rem_pio2+0xf6>
 800804a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800804c:	2301      	movs	r3, #1
 800804e:	e7eb      	b.n	8008028 <__kernel_rem_pio2+0x368>
 8008050:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008052:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008056:	f7f8 fb97 	bl	8000788 <__aeabi_i2d>
 800805a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800805e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008060:	46b3      	mov	fp, r6
 8008062:	461c      	mov	r4, r3
 8008064:	2700      	movs	r7, #0
 8008066:	f04f 0800 	mov.w	r8, #0
 800806a:	f04f 0900 	mov.w	r9, #0
 800806e:	9b06      	ldr	r3, [sp, #24]
 8008070:	429f      	cmp	r7, r3
 8008072:	dd06      	ble.n	8008082 <__kernel_rem_pio2+0x3c2>
 8008074:	ab70      	add	r3, sp, #448	; 0x1c0
 8008076:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800807a:	e9c3 8900 	strd	r8, r9, [r3]
 800807e:	3501      	adds	r5, #1
 8008080:	e7de      	b.n	8008040 <__kernel_rem_pio2+0x380>
 8008082:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8008086:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800808a:	f7f8 f901 	bl	8000290 <__aeabi_dmul>
 800808e:	4602      	mov	r2, r0
 8008090:	460b      	mov	r3, r1
 8008092:	4640      	mov	r0, r8
 8008094:	4649      	mov	r1, r9
 8008096:	f7f8 fa2b 	bl	80004f0 <__adddf3>
 800809a:	3701      	adds	r7, #1
 800809c:	4680      	mov	r8, r0
 800809e:	4689      	mov	r9, r1
 80080a0:	e7e5      	b.n	800806e <__kernel_rem_pio2+0x3ae>
 80080a2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80080a6:	e754      	b.n	8007f52 <__kernel_rem_pio2+0x292>
 80080a8:	ec47 6b10 	vmov	d0, r6, r7
 80080ac:	f1ca 0000 	rsb	r0, sl, #0
 80080b0:	f000 fa8e 	bl	80085d0 <scalbn>
 80080b4:	ec57 6b10 	vmov	r6, r7, d0
 80080b8:	4b9f      	ldr	r3, [pc, #636]	; (8008338 <__kernel_rem_pio2+0x678>)
 80080ba:	ee10 0a10 	vmov	r0, s0
 80080be:	2200      	movs	r2, #0
 80080c0:	4639      	mov	r1, r7
 80080c2:	f7f8 fc3f 	bl	8000944 <__aeabi_dcmpge>
 80080c6:	b300      	cbz	r0, 800810a <__kernel_rem_pio2+0x44a>
 80080c8:	4b9c      	ldr	r3, [pc, #624]	; (800833c <__kernel_rem_pio2+0x67c>)
 80080ca:	2200      	movs	r2, #0
 80080cc:	4630      	mov	r0, r6
 80080ce:	4639      	mov	r1, r7
 80080d0:	f7f8 f8de 	bl	8000290 <__aeabi_dmul>
 80080d4:	f7f8 fc4a 	bl	800096c <__aeabi_d2iz>
 80080d8:	4605      	mov	r5, r0
 80080da:	f7f8 fb55 	bl	8000788 <__aeabi_i2d>
 80080de:	4b96      	ldr	r3, [pc, #600]	; (8008338 <__kernel_rem_pio2+0x678>)
 80080e0:	2200      	movs	r2, #0
 80080e2:	f7f8 f8d5 	bl	8000290 <__aeabi_dmul>
 80080e6:	460b      	mov	r3, r1
 80080e8:	4602      	mov	r2, r0
 80080ea:	4639      	mov	r1, r7
 80080ec:	4630      	mov	r0, r6
 80080ee:	f7f8 f9fd 	bl	80004ec <__aeabi_dsub>
 80080f2:	f7f8 fc3b 	bl	800096c <__aeabi_d2iz>
 80080f6:	f104 0b01 	add.w	fp, r4, #1
 80080fa:	ab0c      	add	r3, sp, #48	; 0x30
 80080fc:	f10a 0a18 	add.w	sl, sl, #24
 8008100:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8008104:	f843 502b 	str.w	r5, [r3, fp, lsl #2]
 8008108:	e72b      	b.n	8007f62 <__kernel_rem_pio2+0x2a2>
 800810a:	4630      	mov	r0, r6
 800810c:	4639      	mov	r1, r7
 800810e:	f7f8 fc2d 	bl	800096c <__aeabi_d2iz>
 8008112:	ab0c      	add	r3, sp, #48	; 0x30
 8008114:	46a3      	mov	fp, r4
 8008116:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800811a:	e722      	b.n	8007f62 <__kernel_rem_pio2+0x2a2>
 800811c:	ab70      	add	r3, sp, #448	; 0x1c0
 800811e:	eb03 09c8 	add.w	r9, r3, r8, lsl #3
 8008122:	ab0c      	add	r3, sp, #48	; 0x30
 8008124:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8008128:	f7f8 fb2e 	bl	8000788 <__aeabi_i2d>
 800812c:	4622      	mov	r2, r4
 800812e:	462b      	mov	r3, r5
 8008130:	f7f8 f8ae 	bl	8000290 <__aeabi_dmul>
 8008134:	4632      	mov	r2, r6
 8008136:	e9c9 0100 	strd	r0, r1, [r9]
 800813a:	463b      	mov	r3, r7
 800813c:	4620      	mov	r0, r4
 800813e:	4629      	mov	r1, r5
 8008140:	f7f8 f8a6 	bl	8000290 <__aeabi_dmul>
 8008144:	f108 38ff 	add.w	r8, r8, #4294967295
 8008148:	4604      	mov	r4, r0
 800814a:	460d      	mov	r5, r1
 800814c:	e713      	b.n	8007f76 <__kernel_rem_pio2+0x2b6>
 800814e:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 8008152:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 8008156:	f7f8 f89b 	bl	8000290 <__aeabi_dmul>
 800815a:	4602      	mov	r2, r0
 800815c:	460b      	mov	r3, r1
 800815e:	4620      	mov	r0, r4
 8008160:	4629      	mov	r1, r5
 8008162:	f7f8 f9c5 	bl	80004f0 <__adddf3>
 8008166:	3601      	adds	r6, #1
 8008168:	4604      	mov	r4, r0
 800816a:	460d      	mov	r5, r1
 800816c:	9b04      	ldr	r3, [sp, #16]
 800816e:	429e      	cmp	r6, r3
 8008170:	dc01      	bgt.n	8008176 <__kernel_rem_pio2+0x4b6>
 8008172:	45b0      	cmp	r8, r6
 8008174:	daeb      	bge.n	800814e <__kernel_rem_pio2+0x48e>
 8008176:	ab48      	add	r3, sp, #288	; 0x120
 8008178:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800817c:	e9c3 4500 	strd	r4, r5, [r3]
 8008180:	3f01      	subs	r7, #1
 8008182:	f108 0801 	add.w	r8, r8, #1
 8008186:	e6ff      	b.n	8007f88 <__kernel_rem_pio2+0x2c8>
 8008188:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800818a:	2b02      	cmp	r3, #2
 800818c:	dc0b      	bgt.n	80081a6 <__kernel_rem_pio2+0x4e6>
 800818e:	2b00      	cmp	r3, #0
 8008190:	dc6e      	bgt.n	8008270 <__kernel_rem_pio2+0x5b0>
 8008192:	d045      	beq.n	8008220 <__kernel_rem_pio2+0x560>
 8008194:	9b07      	ldr	r3, [sp, #28]
 8008196:	f003 0007 	and.w	r0, r3, #7
 800819a:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800819e:	ecbd 8b02 	vpop	{d8}
 80081a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081a6:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 80081a8:	2b03      	cmp	r3, #3
 80081aa:	d1f3      	bne.n	8008194 <__kernel_rem_pio2+0x4d4>
 80081ac:	ab48      	add	r3, sp, #288	; 0x120
 80081ae:	eb03 0acb 	add.w	sl, r3, fp, lsl #3
 80081b2:	46d0      	mov	r8, sl
 80081b4:	46d9      	mov	r9, fp
 80081b6:	f1b9 0f00 	cmp.w	r9, #0
 80081ba:	f1a8 0808 	sub.w	r8, r8, #8
 80081be:	dc64      	bgt.n	800828a <__kernel_rem_pio2+0x5ca>
 80081c0:	465c      	mov	r4, fp
 80081c2:	2c01      	cmp	r4, #1
 80081c4:	f1aa 0a08 	sub.w	sl, sl, #8
 80081c8:	dc7e      	bgt.n	80082c8 <__kernel_rem_pio2+0x608>
 80081ca:	2000      	movs	r0, #0
 80081cc:	2100      	movs	r1, #0
 80081ce:	f1bb 0f01 	cmp.w	fp, #1
 80081d2:	f300 8097 	bgt.w	8008304 <__kernel_rem_pio2+0x644>
 80081d6:	9b02      	ldr	r3, [sp, #8]
 80081d8:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	; 0x120
 80081dc:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	f040 8099 	bne.w	8008318 <__kernel_rem_pio2+0x658>
 80081e6:	9b01      	ldr	r3, [sp, #4]
 80081e8:	e9c3 5600 	strd	r5, r6, [r3]
 80081ec:	e9c3 7802 	strd	r7, r8, [r3, #8]
 80081f0:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80081f4:	e7ce      	b.n	8008194 <__kernel_rem_pio2+0x4d4>
 80081f6:	ab48      	add	r3, sp, #288	; 0x120
 80081f8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80081fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008200:	f7f8 f976 	bl	80004f0 <__adddf3>
 8008204:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008208:	f1bb 0f00 	cmp.w	fp, #0
 800820c:	daf3      	bge.n	80081f6 <__kernel_rem_pio2+0x536>
 800820e:	9b02      	ldr	r3, [sp, #8]
 8008210:	b113      	cbz	r3, 8008218 <__kernel_rem_pio2+0x558>
 8008212:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008216:	4619      	mov	r1, r3
 8008218:	9b01      	ldr	r3, [sp, #4]
 800821a:	e9c3 0100 	strd	r0, r1, [r3]
 800821e:	e7b9      	b.n	8008194 <__kernel_rem_pio2+0x4d4>
 8008220:	2000      	movs	r0, #0
 8008222:	2100      	movs	r1, #0
 8008224:	e7f0      	b.n	8008208 <__kernel_rem_pio2+0x548>
 8008226:	ab48      	add	r3, sp, #288	; 0x120
 8008228:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800822c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008230:	f7f8 f95e 	bl	80004f0 <__adddf3>
 8008234:	3c01      	subs	r4, #1
 8008236:	2c00      	cmp	r4, #0
 8008238:	daf5      	bge.n	8008226 <__kernel_rem_pio2+0x566>
 800823a:	9b02      	ldr	r3, [sp, #8]
 800823c:	b1e3      	cbz	r3, 8008278 <__kernel_rem_pio2+0x5b8>
 800823e:	4602      	mov	r2, r0
 8008240:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008244:	9c01      	ldr	r4, [sp, #4]
 8008246:	e9c4 2300 	strd	r2, r3, [r4]
 800824a:	4602      	mov	r2, r0
 800824c:	460b      	mov	r3, r1
 800824e:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 8008252:	f7f8 f94b 	bl	80004ec <__aeabi_dsub>
 8008256:	ad4a      	add	r5, sp, #296	; 0x128
 8008258:	2401      	movs	r4, #1
 800825a:	45a3      	cmp	fp, r4
 800825c:	da0f      	bge.n	800827e <__kernel_rem_pio2+0x5be>
 800825e:	9b02      	ldr	r3, [sp, #8]
 8008260:	b113      	cbz	r3, 8008268 <__kernel_rem_pio2+0x5a8>
 8008262:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008266:	4619      	mov	r1, r3
 8008268:	9b01      	ldr	r3, [sp, #4]
 800826a:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800826e:	e791      	b.n	8008194 <__kernel_rem_pio2+0x4d4>
 8008270:	465c      	mov	r4, fp
 8008272:	2000      	movs	r0, #0
 8008274:	2100      	movs	r1, #0
 8008276:	e7de      	b.n	8008236 <__kernel_rem_pio2+0x576>
 8008278:	4602      	mov	r2, r0
 800827a:	460b      	mov	r3, r1
 800827c:	e7e2      	b.n	8008244 <__kernel_rem_pio2+0x584>
 800827e:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 8008282:	f7f8 f935 	bl	80004f0 <__adddf3>
 8008286:	3401      	adds	r4, #1
 8008288:	e7e7      	b.n	800825a <__kernel_rem_pio2+0x59a>
 800828a:	e9d8 4500 	ldrd	r4, r5, [r8]
 800828e:	e9d8 6702 	ldrd	r6, r7, [r8, #8]
 8008292:	4620      	mov	r0, r4
 8008294:	4632      	mov	r2, r6
 8008296:	463b      	mov	r3, r7
 8008298:	4629      	mov	r1, r5
 800829a:	f7f8 f929 	bl	80004f0 <__adddf3>
 800829e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80082a2:	4602      	mov	r2, r0
 80082a4:	460b      	mov	r3, r1
 80082a6:	4620      	mov	r0, r4
 80082a8:	4629      	mov	r1, r5
 80082aa:	f7f8 f91f 	bl	80004ec <__aeabi_dsub>
 80082ae:	4632      	mov	r2, r6
 80082b0:	463b      	mov	r3, r7
 80082b2:	f7f8 f91d 	bl	80004f0 <__adddf3>
 80082b6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80082ba:	e9c8 0102 	strd	r0, r1, [r8, #8]
 80082be:	ed88 7b00 	vstr	d7, [r8]
 80082c2:	f109 39ff 	add.w	r9, r9, #4294967295
 80082c6:	e776      	b.n	80081b6 <__kernel_rem_pio2+0x4f6>
 80082c8:	e9da 8900 	ldrd	r8, r9, [sl]
 80082cc:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 80082d0:	4640      	mov	r0, r8
 80082d2:	4632      	mov	r2, r6
 80082d4:	463b      	mov	r3, r7
 80082d6:	4649      	mov	r1, r9
 80082d8:	f7f8 f90a 	bl	80004f0 <__adddf3>
 80082dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80082e0:	4602      	mov	r2, r0
 80082e2:	460b      	mov	r3, r1
 80082e4:	4640      	mov	r0, r8
 80082e6:	4649      	mov	r1, r9
 80082e8:	f7f8 f900 	bl	80004ec <__aeabi_dsub>
 80082ec:	4632      	mov	r2, r6
 80082ee:	463b      	mov	r3, r7
 80082f0:	f7f8 f8fe 	bl	80004f0 <__adddf3>
 80082f4:	ed9d 7b04 	vldr	d7, [sp, #16]
 80082f8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80082fc:	ed8a 7b00 	vstr	d7, [sl]
 8008300:	3c01      	subs	r4, #1
 8008302:	e75e      	b.n	80081c2 <__kernel_rem_pio2+0x502>
 8008304:	ab48      	add	r3, sp, #288	; 0x120
 8008306:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800830a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800830e:	f7f8 f8ef 	bl	80004f0 <__adddf3>
 8008312:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008316:	e75a      	b.n	80081ce <__kernel_rem_pio2+0x50e>
 8008318:	9b01      	ldr	r3, [sp, #4]
 800831a:	9a01      	ldr	r2, [sp, #4]
 800831c:	601d      	str	r5, [r3, #0]
 800831e:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 8008322:	605c      	str	r4, [r3, #4]
 8008324:	609f      	str	r7, [r3, #8]
 8008326:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 800832a:	60d3      	str	r3, [r2, #12]
 800832c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008330:	6110      	str	r0, [r2, #16]
 8008332:	6153      	str	r3, [r2, #20]
 8008334:	e72e      	b.n	8008194 <__kernel_rem_pio2+0x4d4>
 8008336:	bf00      	nop
 8008338:	41700000 	.word	0x41700000
 800833c:	3e700000 	.word	0x3e700000

08008340 <__kernel_sin>:
 8008340:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008344:	ed2d 8b04 	vpush	{d8-d9}
 8008348:	eeb0 8a41 	vmov.f32	s16, s2
 800834c:	eef0 8a61 	vmov.f32	s17, s3
 8008350:	ec55 4b10 	vmov	r4, r5, d0
 8008354:	b083      	sub	sp, #12
 8008356:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800835a:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800835e:	9001      	str	r0, [sp, #4]
 8008360:	da06      	bge.n	8008370 <__kernel_sin+0x30>
 8008362:	ee10 0a10 	vmov	r0, s0
 8008366:	4629      	mov	r1, r5
 8008368:	f7f8 fb00 	bl	800096c <__aeabi_d2iz>
 800836c:	2800      	cmp	r0, #0
 800836e:	d051      	beq.n	8008414 <__kernel_sin+0xd4>
 8008370:	4622      	mov	r2, r4
 8008372:	462b      	mov	r3, r5
 8008374:	4620      	mov	r0, r4
 8008376:	4629      	mov	r1, r5
 8008378:	f7f7 ff8a 	bl	8000290 <__aeabi_dmul>
 800837c:	4682      	mov	sl, r0
 800837e:	468b      	mov	fp, r1
 8008380:	4602      	mov	r2, r0
 8008382:	460b      	mov	r3, r1
 8008384:	4620      	mov	r0, r4
 8008386:	4629      	mov	r1, r5
 8008388:	f7f7 ff82 	bl	8000290 <__aeabi_dmul>
 800838c:	a341      	add	r3, pc, #260	; (adr r3, 8008494 <__kernel_sin+0x154>)
 800838e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008392:	4680      	mov	r8, r0
 8008394:	4689      	mov	r9, r1
 8008396:	4650      	mov	r0, sl
 8008398:	4659      	mov	r1, fp
 800839a:	f7f7 ff79 	bl	8000290 <__aeabi_dmul>
 800839e:	a33f      	add	r3, pc, #252	; (adr r3, 800849c <__kernel_sin+0x15c>)
 80083a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083a4:	f7f8 f8a2 	bl	80004ec <__aeabi_dsub>
 80083a8:	4652      	mov	r2, sl
 80083aa:	465b      	mov	r3, fp
 80083ac:	f7f7 ff70 	bl	8000290 <__aeabi_dmul>
 80083b0:	a33c      	add	r3, pc, #240	; (adr r3, 80084a4 <__kernel_sin+0x164>)
 80083b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083b6:	f7f8 f89b 	bl	80004f0 <__adddf3>
 80083ba:	4652      	mov	r2, sl
 80083bc:	465b      	mov	r3, fp
 80083be:	f7f7 ff67 	bl	8000290 <__aeabi_dmul>
 80083c2:	a33a      	add	r3, pc, #232	; (adr r3, 80084ac <__kernel_sin+0x16c>)
 80083c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083c8:	f7f8 f890 	bl	80004ec <__aeabi_dsub>
 80083cc:	4652      	mov	r2, sl
 80083ce:	465b      	mov	r3, fp
 80083d0:	f7f7 ff5e 	bl	8000290 <__aeabi_dmul>
 80083d4:	a337      	add	r3, pc, #220	; (adr r3, 80084b4 <__kernel_sin+0x174>)
 80083d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083da:	f7f8 f889 	bl	80004f0 <__adddf3>
 80083de:	9b01      	ldr	r3, [sp, #4]
 80083e0:	4606      	mov	r6, r0
 80083e2:	460f      	mov	r7, r1
 80083e4:	b9eb      	cbnz	r3, 8008422 <__kernel_sin+0xe2>
 80083e6:	4602      	mov	r2, r0
 80083e8:	460b      	mov	r3, r1
 80083ea:	4650      	mov	r0, sl
 80083ec:	4659      	mov	r1, fp
 80083ee:	f7f7 ff4f 	bl	8000290 <__aeabi_dmul>
 80083f2:	a325      	add	r3, pc, #148	; (adr r3, 8008488 <__kernel_sin+0x148>)
 80083f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083f8:	f7f8 f878 	bl	80004ec <__aeabi_dsub>
 80083fc:	4642      	mov	r2, r8
 80083fe:	464b      	mov	r3, r9
 8008400:	f7f7 ff46 	bl	8000290 <__aeabi_dmul>
 8008404:	4602      	mov	r2, r0
 8008406:	460b      	mov	r3, r1
 8008408:	4620      	mov	r0, r4
 800840a:	4629      	mov	r1, r5
 800840c:	f7f8 f870 	bl	80004f0 <__adddf3>
 8008410:	4604      	mov	r4, r0
 8008412:	460d      	mov	r5, r1
 8008414:	ec45 4b10 	vmov	d0, r4, r5
 8008418:	b003      	add	sp, #12
 800841a:	ecbd 8b04 	vpop	{d8-d9}
 800841e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008422:	4b1b      	ldr	r3, [pc, #108]	; (8008490 <__kernel_sin+0x150>)
 8008424:	ec51 0b18 	vmov	r0, r1, d8
 8008428:	2200      	movs	r2, #0
 800842a:	f7f7 ff31 	bl	8000290 <__aeabi_dmul>
 800842e:	4632      	mov	r2, r6
 8008430:	ec41 0b19 	vmov	d9, r0, r1
 8008434:	463b      	mov	r3, r7
 8008436:	4640      	mov	r0, r8
 8008438:	4649      	mov	r1, r9
 800843a:	f7f7 ff29 	bl	8000290 <__aeabi_dmul>
 800843e:	4602      	mov	r2, r0
 8008440:	460b      	mov	r3, r1
 8008442:	ec51 0b19 	vmov	r0, r1, d9
 8008446:	f7f8 f851 	bl	80004ec <__aeabi_dsub>
 800844a:	4652      	mov	r2, sl
 800844c:	465b      	mov	r3, fp
 800844e:	f7f7 ff1f 	bl	8000290 <__aeabi_dmul>
 8008452:	ec53 2b18 	vmov	r2, r3, d8
 8008456:	f7f8 f849 	bl	80004ec <__aeabi_dsub>
 800845a:	a30b      	add	r3, pc, #44	; (adr r3, 8008488 <__kernel_sin+0x148>)
 800845c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008460:	4606      	mov	r6, r0
 8008462:	460f      	mov	r7, r1
 8008464:	4640      	mov	r0, r8
 8008466:	4649      	mov	r1, r9
 8008468:	f7f7 ff12 	bl	8000290 <__aeabi_dmul>
 800846c:	4602      	mov	r2, r0
 800846e:	460b      	mov	r3, r1
 8008470:	4630      	mov	r0, r6
 8008472:	4639      	mov	r1, r7
 8008474:	f7f8 f83c 	bl	80004f0 <__adddf3>
 8008478:	4602      	mov	r2, r0
 800847a:	460b      	mov	r3, r1
 800847c:	4620      	mov	r0, r4
 800847e:	4629      	mov	r1, r5
 8008480:	f7f8 f834 	bl	80004ec <__aeabi_dsub>
 8008484:	e7c4      	b.n	8008410 <__kernel_sin+0xd0>
 8008486:	bf00      	nop
 8008488:	55555549 	.word	0x55555549
 800848c:	3fc55555 	.word	0x3fc55555
 8008490:	3fe00000 	.word	0x3fe00000
 8008494:	5acfd57c 	.word	0x5acfd57c
 8008498:	3de5d93a 	.word	0x3de5d93a
 800849c:	8a2b9ceb 	.word	0x8a2b9ceb
 80084a0:	3e5ae5e6 	.word	0x3e5ae5e6
 80084a4:	57b1fe7d 	.word	0x57b1fe7d
 80084a8:	3ec71de3 	.word	0x3ec71de3
 80084ac:	19c161d5 	.word	0x19c161d5
 80084b0:	3f2a01a0 	.word	0x3f2a01a0
 80084b4:	1110f8a6 	.word	0x1110f8a6
 80084b8:	3f811111 	.word	0x3f811111

080084bc <fabs>:
 80084bc:	ec51 0b10 	vmov	r0, r1, d0
 80084c0:	ee10 2a10 	vmov	r2, s0
 80084c4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80084c8:	ec43 2b10 	vmov	d0, r2, r3
 80084cc:	4770      	bx	lr
	...

080084d0 <floor>:
 80084d0:	ec51 0b10 	vmov	r0, r1, d0
 80084d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80084d8:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80084dc:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 80084e0:	2e13      	cmp	r6, #19
 80084e2:	ee10 5a10 	vmov	r5, s0
 80084e6:	ee10 8a10 	vmov	r8, s0
 80084ea:	460c      	mov	r4, r1
 80084ec:	dc32      	bgt.n	8008554 <floor+0x84>
 80084ee:	2e00      	cmp	r6, #0
 80084f0:	da14      	bge.n	800851c <floor+0x4c>
 80084f2:	a333      	add	r3, pc, #204	; (adr r3, 80085c0 <floor+0xf0>)
 80084f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084f8:	f7f7 fffa 	bl	80004f0 <__adddf3>
 80084fc:	2200      	movs	r2, #0
 80084fe:	2300      	movs	r3, #0
 8008500:	f7f8 fa2a 	bl	8000958 <__aeabi_dcmpgt>
 8008504:	b138      	cbz	r0, 8008516 <floor+0x46>
 8008506:	2c00      	cmp	r4, #0
 8008508:	da57      	bge.n	80085ba <floor+0xea>
 800850a:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800850e:	431d      	orrs	r5, r3
 8008510:	d001      	beq.n	8008516 <floor+0x46>
 8008512:	4c2d      	ldr	r4, [pc, #180]	; (80085c8 <floor+0xf8>)
 8008514:	2500      	movs	r5, #0
 8008516:	4621      	mov	r1, r4
 8008518:	4628      	mov	r0, r5
 800851a:	e025      	b.n	8008568 <floor+0x98>
 800851c:	4f2b      	ldr	r7, [pc, #172]	; (80085cc <floor+0xfc>)
 800851e:	4137      	asrs	r7, r6
 8008520:	ea01 0307 	and.w	r3, r1, r7
 8008524:	4303      	orrs	r3, r0
 8008526:	d01f      	beq.n	8008568 <floor+0x98>
 8008528:	a325      	add	r3, pc, #148	; (adr r3, 80085c0 <floor+0xf0>)
 800852a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800852e:	f7f7 ffdf 	bl	80004f0 <__adddf3>
 8008532:	2200      	movs	r2, #0
 8008534:	2300      	movs	r3, #0
 8008536:	f7f8 fa0f 	bl	8000958 <__aeabi_dcmpgt>
 800853a:	2800      	cmp	r0, #0
 800853c:	d0eb      	beq.n	8008516 <floor+0x46>
 800853e:	2c00      	cmp	r4, #0
 8008540:	bfbe      	ittt	lt
 8008542:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8008546:	fa43 f606 	asrlt.w	r6, r3, r6
 800854a:	19a4      	addlt	r4, r4, r6
 800854c:	ea24 0407 	bic.w	r4, r4, r7
 8008550:	2500      	movs	r5, #0
 8008552:	e7e0      	b.n	8008516 <floor+0x46>
 8008554:	2e33      	cmp	r6, #51	; 0x33
 8008556:	dd0b      	ble.n	8008570 <floor+0xa0>
 8008558:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800855c:	d104      	bne.n	8008568 <floor+0x98>
 800855e:	ee10 2a10 	vmov	r2, s0
 8008562:	460b      	mov	r3, r1
 8008564:	f7f7 ffc4 	bl	80004f0 <__adddf3>
 8008568:	ec41 0b10 	vmov	d0, r0, r1
 800856c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008570:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8008574:	f04f 33ff 	mov.w	r3, #4294967295
 8008578:	fa23 f707 	lsr.w	r7, r3, r7
 800857c:	4207      	tst	r7, r0
 800857e:	d0f3      	beq.n	8008568 <floor+0x98>
 8008580:	a30f      	add	r3, pc, #60	; (adr r3, 80085c0 <floor+0xf0>)
 8008582:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008586:	f7f7 ffb3 	bl	80004f0 <__adddf3>
 800858a:	2200      	movs	r2, #0
 800858c:	2300      	movs	r3, #0
 800858e:	f7f8 f9e3 	bl	8000958 <__aeabi_dcmpgt>
 8008592:	2800      	cmp	r0, #0
 8008594:	d0bf      	beq.n	8008516 <floor+0x46>
 8008596:	2c00      	cmp	r4, #0
 8008598:	da02      	bge.n	80085a0 <floor+0xd0>
 800859a:	2e14      	cmp	r6, #20
 800859c:	d103      	bne.n	80085a6 <floor+0xd6>
 800859e:	3401      	adds	r4, #1
 80085a0:	ea25 0507 	bic.w	r5, r5, r7
 80085a4:	e7b7      	b.n	8008516 <floor+0x46>
 80085a6:	2301      	movs	r3, #1
 80085a8:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80085ac:	fa03 f606 	lsl.w	r6, r3, r6
 80085b0:	4435      	add	r5, r6
 80085b2:	4545      	cmp	r5, r8
 80085b4:	bf38      	it	cc
 80085b6:	18e4      	addcc	r4, r4, r3
 80085b8:	e7f2      	b.n	80085a0 <floor+0xd0>
 80085ba:	2500      	movs	r5, #0
 80085bc:	462c      	mov	r4, r5
 80085be:	e7aa      	b.n	8008516 <floor+0x46>
 80085c0:	8800759c 	.word	0x8800759c
 80085c4:	7e37e43c 	.word	0x7e37e43c
 80085c8:	bff00000 	.word	0xbff00000
 80085cc:	000fffff 	.word	0x000fffff

080085d0 <scalbn>:
 80085d0:	b570      	push	{r4, r5, r6, lr}
 80085d2:	ec55 4b10 	vmov	r4, r5, d0
 80085d6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80085da:	4606      	mov	r6, r0
 80085dc:	462b      	mov	r3, r5
 80085de:	b99a      	cbnz	r2, 8008608 <scalbn+0x38>
 80085e0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80085e4:	4323      	orrs	r3, r4
 80085e6:	d036      	beq.n	8008656 <scalbn+0x86>
 80085e8:	4b39      	ldr	r3, [pc, #228]	; (80086d0 <scalbn+0x100>)
 80085ea:	4629      	mov	r1, r5
 80085ec:	ee10 0a10 	vmov	r0, s0
 80085f0:	2200      	movs	r2, #0
 80085f2:	f7f7 fe4d 	bl	8000290 <__aeabi_dmul>
 80085f6:	4b37      	ldr	r3, [pc, #220]	; (80086d4 <scalbn+0x104>)
 80085f8:	429e      	cmp	r6, r3
 80085fa:	4604      	mov	r4, r0
 80085fc:	460d      	mov	r5, r1
 80085fe:	da10      	bge.n	8008622 <scalbn+0x52>
 8008600:	a32b      	add	r3, pc, #172	; (adr r3, 80086b0 <scalbn+0xe0>)
 8008602:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008606:	e03a      	b.n	800867e <scalbn+0xae>
 8008608:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800860c:	428a      	cmp	r2, r1
 800860e:	d10c      	bne.n	800862a <scalbn+0x5a>
 8008610:	ee10 2a10 	vmov	r2, s0
 8008614:	4620      	mov	r0, r4
 8008616:	4629      	mov	r1, r5
 8008618:	f7f7 ff6a 	bl	80004f0 <__adddf3>
 800861c:	4604      	mov	r4, r0
 800861e:	460d      	mov	r5, r1
 8008620:	e019      	b.n	8008656 <scalbn+0x86>
 8008622:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8008626:	460b      	mov	r3, r1
 8008628:	3a36      	subs	r2, #54	; 0x36
 800862a:	4432      	add	r2, r6
 800862c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8008630:	428a      	cmp	r2, r1
 8008632:	dd08      	ble.n	8008646 <scalbn+0x76>
 8008634:	2d00      	cmp	r5, #0
 8008636:	a120      	add	r1, pc, #128	; (adr r1, 80086b8 <scalbn+0xe8>)
 8008638:	e9d1 0100 	ldrd	r0, r1, [r1]
 800863c:	da1c      	bge.n	8008678 <scalbn+0xa8>
 800863e:	a120      	add	r1, pc, #128	; (adr r1, 80086c0 <scalbn+0xf0>)
 8008640:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008644:	e018      	b.n	8008678 <scalbn+0xa8>
 8008646:	2a00      	cmp	r2, #0
 8008648:	dd08      	ble.n	800865c <scalbn+0x8c>
 800864a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800864e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008652:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008656:	ec45 4b10 	vmov	d0, r4, r5
 800865a:	bd70      	pop	{r4, r5, r6, pc}
 800865c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8008660:	da19      	bge.n	8008696 <scalbn+0xc6>
 8008662:	f24c 3350 	movw	r3, #50000	; 0xc350
 8008666:	429e      	cmp	r6, r3
 8008668:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800866c:	dd0a      	ble.n	8008684 <scalbn+0xb4>
 800866e:	a112      	add	r1, pc, #72	; (adr r1, 80086b8 <scalbn+0xe8>)
 8008670:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008674:	2b00      	cmp	r3, #0
 8008676:	d1e2      	bne.n	800863e <scalbn+0x6e>
 8008678:	a30f      	add	r3, pc, #60	; (adr r3, 80086b8 <scalbn+0xe8>)
 800867a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800867e:	f7f7 fe07 	bl	8000290 <__aeabi_dmul>
 8008682:	e7cb      	b.n	800861c <scalbn+0x4c>
 8008684:	a10a      	add	r1, pc, #40	; (adr r1, 80086b0 <scalbn+0xe0>)
 8008686:	e9d1 0100 	ldrd	r0, r1, [r1]
 800868a:	2b00      	cmp	r3, #0
 800868c:	d0b8      	beq.n	8008600 <scalbn+0x30>
 800868e:	a10e      	add	r1, pc, #56	; (adr r1, 80086c8 <scalbn+0xf8>)
 8008690:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008694:	e7b4      	b.n	8008600 <scalbn+0x30>
 8008696:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800869a:	3236      	adds	r2, #54	; 0x36
 800869c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80086a0:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 80086a4:	4620      	mov	r0, r4
 80086a6:	4b0c      	ldr	r3, [pc, #48]	; (80086d8 <scalbn+0x108>)
 80086a8:	2200      	movs	r2, #0
 80086aa:	e7e8      	b.n	800867e <scalbn+0xae>
 80086ac:	f3af 8000 	nop.w
 80086b0:	c2f8f359 	.word	0xc2f8f359
 80086b4:	01a56e1f 	.word	0x01a56e1f
 80086b8:	8800759c 	.word	0x8800759c
 80086bc:	7e37e43c 	.word	0x7e37e43c
 80086c0:	8800759c 	.word	0x8800759c
 80086c4:	fe37e43c 	.word	0xfe37e43c
 80086c8:	c2f8f359 	.word	0xc2f8f359
 80086cc:	81a56e1f 	.word	0x81a56e1f
 80086d0:	43500000 	.word	0x43500000
 80086d4:	ffff3cb0 	.word	0xffff3cb0
 80086d8:	3c900000 	.word	0x3c900000

080086dc <_init>:
 80086dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086de:	bf00      	nop
 80086e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80086e2:	bc08      	pop	{r3}
 80086e4:	469e      	mov	lr, r3
 80086e6:	4770      	bx	lr

080086e8 <_fini>:
 80086e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086ea:	bf00      	nop
 80086ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80086ee:	bc08      	pop	{r3}
 80086f0:	469e      	mov	lr, r3
 80086f2:	4770      	bx	lr
