;;*****************************************************************************
;;*****************************************************************************
;;  FILENAME: DUALADC8.inc
;;   Version: 1.1, Updated on 2009/10/9 at 10:6:29
;;  Generated by PSoC Designer 5.0.1127.0
;;
;;  DESCRIPTION: Assembler declarations for the DualADC8 user module interface
;;-----------------------------------------------------------------------------
;;  Copyright (c) Cypress Semiconductor 2009. All Rights Reserved.
;;*****************************************************************************
;;*****************************************************************************

include "m8c.inc"


;--------------------------------------------------
; Constants for DUALADC8 API's.
;--------------------------------------------------

; Counter1 Constants
DUALADC8_bfCounter1_Mask:              equ   10h
DUALADC8_bfCounter1_INT_REG:           equ   0e1h

; Counter2 Constants
DUALADC8_bfCounter2_Mask:              equ   20h
DUALADC8_bfCounter2_INT_REG:           equ   0e1h

; PWM Constants
DUALADC8_bfPWM16_Mask:                 equ   80h
DUALADC8_bfPWM16_INT_REG:              equ   0e1h

; Power Settings
DUALADC8_bfPOWERMASK:                  equ   03h
DUALADC8_OFF:                          equ   00h
DUALADC8_LOWPOWER:                     equ   01h
DUALADC8_MEDPOWER:                     equ   02h
DUALADC8_HIGHPOWER:                    equ   03h

; Parameter Settings
DUALADC8_fCOMPARE_TRUE:                equ   08h      ; Bit to enable compare True interrupts

; Functionality constants
DUALADC8_fFSW0:                        equ   10h      ; Switch Cap FSW0 switch enable
DUALADC8_NoAZ:                         equ   01h      ; Set if AutoZero is no enabled
DUALADC8_fAutoZero:                    equ   20h      ; Switch Cap AutoZero switch enable
DUALADC8_fDBLK_ENABLE:                 equ   01h      ; Digital block enable bit
DUALADC8_fPULSE_WIDE:                  equ   04h      ; Enable wide terminal count pulse.

; fStatus definitions
DUALADC8_fDATA_READY:                  equ   10h      ; This bit is set when data is available

; Data Format
DUALADC8_DATA_FORMAT:                  equ   0


;--------------------------------------------------
; Register Address Constants for DUALADC8
;--------------------------------------------------
; Integrator1 Block Register Definitions
DUALADC8_bfADC1cr0: equ 90h
DUALADC8_bfADC1cr1: equ 91h
DUALADC8_bfADC1cr2: equ 92h
DUALADC8_bfADC1cr3: equ 93h
; Integrator2 Block Register Definitions
DUALADC8_bfADC2cr0: equ 98h
DUALADC8_bfADC2cr1: equ 99h
DUALADC8_bfADC2cr2: equ 9ah
DUALADC8_bfADC2cr3: equ 9bh

; Counter1 Block Register Definitions
DUALADC8_fCounter1FN:   equ 30h
DUALADC8_fCounter1SL:   equ 31h
DUALADC8_fCounter1OS:   equ 32h
DUALADC8_bCount1:   equ 30h
DUALADC8_bPeriod1:  equ 31h
DUALADC8_bCompare1: equ 32h
DUALADC8_bCounter1_CR0: equ 33h

; Counter2 Block Register Definitions
DUALADC8_fCounter2FN:   equ 34h
DUALADC8_fCounter2SL:   equ 35h
DUALADC8_fCounter2OS:   equ 36h
DUALADC8_bCount2:   equ 34h
DUALADC8_bPeriod2:  equ 35h
DUALADC8_bCompare2: equ 36h
DUALADC8_bCounter2_CR0: equ 37h


; PWM16 Block Register Definitions
DUALADC8_bfPWM_LSB_FN:  equ 38h
DUALADC8_bfPWM_MSB_FN:  equ 3ch
DUALADC8_fPWM_LSB_CR0:  equ 3bh
DUALADC8_fPWM_MSB_CR0:  equ 3fh
DUALADC8_bPWM_Count_MSB:    equ 3ch
DUALADC8_bPWM_Count_LSB:    equ 38h
DUALADC8_bPWM_Period_MSB:   equ 3dh
DUALADC8_bPWM_Period_LSB:   equ 39h
DUALADC8_bPWM_IntTime_MSB:  equ 3eh
DUALADC8_bPWM_IntTime_LSB:  equ 3ah
DUALADC8_bfPWM_LSB_FN:  equ 38h
DUALADC8_bfPWM_MSB_FN:  equ 3ch


; end of file DUALADC8.inc
