Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Mar 16 23:30:14 2019
| Host         : 9900K_1080ti running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RX_TX_read_write_control_timing_summary_routed.rpt -pb RX_TX_read_write_control_timing_summary_routed.pb -rpx RX_TX_read_write_control_timing_summary_routed.rpx -warn_on_violation
| Design       : RX_TX_read_write_control
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.461        0.000                      0                  513        0.056        0.000                      0                  513        4.500        0.000                       0                   198  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.461        0.000                      0                  513        0.056        0.000                      0                  513        4.500        0.000                       0                   198  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.461ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.461ns  (required time - arrival time)
  Source:                 memory_controling/Data_handling/Ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_send_out/baud_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.966ns  (logic 3.958ns (49.686%)  route 4.008ns (50.314%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.598     5.119    memory_controling/Data_handling/clk_IBUF_BUFG
    RAMB36_X0Y18         RAMB36E1                                     r  memory_controling/Data_handling/Ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.573 r  memory_controling/Data_handling/Ram_reg_0/DOBDO[3]
                         net (fo=9, routed)           1.431     9.004    memory_controling/Data_handling/data_buff2[3]
    SLICE_X6Y89          LUT6 (Prop_lut6_I0_O)        0.124     9.128 r  memory_controling/Data_handling/baud_counter_next1_carry__0_i_19/O
                         net (fo=1, routed)           0.452     9.580    memory_controling/Data_handling/baud_counter_next1_carry__0_i_19_n_0
    SLICE_X6Y89          LUT3 (Prop_lut3_I2_O)        0.150     9.730 r  memory_controling/Data_handling/baud_counter_next1_carry__0_i_13/O
                         net (fo=3, routed)           0.800    10.530    memory_controling/Data_handling/Baud_width[10]
    SLICE_X3Y90          LUT4 (Prop_lut4_I0_O)        0.328    10.858 r  memory_controling/Data_handling/baud_counter_next1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.858    data_send_out/baud_counter_next1_carry__1_1[1]
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.408 r  data_send_out/baud_counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.408    data_send_out/baud_counter_next1_carry__0_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.522 r  data_send_out/baud_counter_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.522    data_send_out/baud_counter_next1_carry__1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.636 f  data_send_out/baud_counter_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.600    12.235    data_send_out/baud_counter_next1
    SLICE_X3Y93          LUT2 (Prop_lut2_I1_O)        0.124    12.359 r  data_send_out/baud_counter[0]_i_1/O
                         net (fo=32, routed)          0.726    13.085    data_send_out/baud_counter[0]_i_1_n_0
    SLICE_X2Y89          FDRE                                         r  data_send_out/baud_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.507    14.848    data_send_out/clk_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  data_send_out/baud_counter_reg[10]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X2Y89          FDRE (Setup_fdre_C_R)       -0.524    14.547    data_send_out/baud_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                         -13.085    
  -------------------------------------------------------------------
                         slack                                  1.461    

Slack (MET) :             1.461ns  (required time - arrival time)
  Source:                 memory_controling/Data_handling/Ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_send_out/baud_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.966ns  (logic 3.958ns (49.686%)  route 4.008ns (50.314%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.598     5.119    memory_controling/Data_handling/clk_IBUF_BUFG
    RAMB36_X0Y18         RAMB36E1                                     r  memory_controling/Data_handling/Ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.573 r  memory_controling/Data_handling/Ram_reg_0/DOBDO[3]
                         net (fo=9, routed)           1.431     9.004    memory_controling/Data_handling/data_buff2[3]
    SLICE_X6Y89          LUT6 (Prop_lut6_I0_O)        0.124     9.128 r  memory_controling/Data_handling/baud_counter_next1_carry__0_i_19/O
                         net (fo=1, routed)           0.452     9.580    memory_controling/Data_handling/baud_counter_next1_carry__0_i_19_n_0
    SLICE_X6Y89          LUT3 (Prop_lut3_I2_O)        0.150     9.730 r  memory_controling/Data_handling/baud_counter_next1_carry__0_i_13/O
                         net (fo=3, routed)           0.800    10.530    memory_controling/Data_handling/Baud_width[10]
    SLICE_X3Y90          LUT4 (Prop_lut4_I0_O)        0.328    10.858 r  memory_controling/Data_handling/baud_counter_next1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.858    data_send_out/baud_counter_next1_carry__1_1[1]
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.408 r  data_send_out/baud_counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.408    data_send_out/baud_counter_next1_carry__0_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.522 r  data_send_out/baud_counter_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.522    data_send_out/baud_counter_next1_carry__1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.636 f  data_send_out/baud_counter_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.600    12.235    data_send_out/baud_counter_next1
    SLICE_X3Y93          LUT2 (Prop_lut2_I1_O)        0.124    12.359 r  data_send_out/baud_counter[0]_i_1/O
                         net (fo=32, routed)          0.726    13.085    data_send_out/baud_counter[0]_i_1_n_0
    SLICE_X2Y89          FDRE                                         r  data_send_out/baud_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.507    14.848    data_send_out/clk_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  data_send_out/baud_counter_reg[11]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X2Y89          FDRE (Setup_fdre_C_R)       -0.524    14.547    data_send_out/baud_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                         -13.085    
  -------------------------------------------------------------------
                         slack                                  1.461    

Slack (MET) :             1.461ns  (required time - arrival time)
  Source:                 memory_controling/Data_handling/Ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_send_out/baud_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.966ns  (logic 3.958ns (49.686%)  route 4.008ns (50.314%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.598     5.119    memory_controling/Data_handling/clk_IBUF_BUFG
    RAMB36_X0Y18         RAMB36E1                                     r  memory_controling/Data_handling/Ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.573 r  memory_controling/Data_handling/Ram_reg_0/DOBDO[3]
                         net (fo=9, routed)           1.431     9.004    memory_controling/Data_handling/data_buff2[3]
    SLICE_X6Y89          LUT6 (Prop_lut6_I0_O)        0.124     9.128 r  memory_controling/Data_handling/baud_counter_next1_carry__0_i_19/O
                         net (fo=1, routed)           0.452     9.580    memory_controling/Data_handling/baud_counter_next1_carry__0_i_19_n_0
    SLICE_X6Y89          LUT3 (Prop_lut3_I2_O)        0.150     9.730 r  memory_controling/Data_handling/baud_counter_next1_carry__0_i_13/O
                         net (fo=3, routed)           0.800    10.530    memory_controling/Data_handling/Baud_width[10]
    SLICE_X3Y90          LUT4 (Prop_lut4_I0_O)        0.328    10.858 r  memory_controling/Data_handling/baud_counter_next1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.858    data_send_out/baud_counter_next1_carry__1_1[1]
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.408 r  data_send_out/baud_counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.408    data_send_out/baud_counter_next1_carry__0_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.522 r  data_send_out/baud_counter_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.522    data_send_out/baud_counter_next1_carry__1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.636 f  data_send_out/baud_counter_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.600    12.235    data_send_out/baud_counter_next1
    SLICE_X3Y93          LUT2 (Prop_lut2_I1_O)        0.124    12.359 r  data_send_out/baud_counter[0]_i_1/O
                         net (fo=32, routed)          0.726    13.085    data_send_out/baud_counter[0]_i_1_n_0
    SLICE_X2Y89          FDRE                                         r  data_send_out/baud_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.507    14.848    data_send_out/clk_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  data_send_out/baud_counter_reg[8]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X2Y89          FDRE (Setup_fdre_C_R)       -0.524    14.547    data_send_out/baud_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                         -13.085    
  -------------------------------------------------------------------
                         slack                                  1.461    

Slack (MET) :             1.461ns  (required time - arrival time)
  Source:                 memory_controling/Data_handling/Ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_send_out/baud_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.966ns  (logic 3.958ns (49.686%)  route 4.008ns (50.314%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.598     5.119    memory_controling/Data_handling/clk_IBUF_BUFG
    RAMB36_X0Y18         RAMB36E1                                     r  memory_controling/Data_handling/Ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.573 r  memory_controling/Data_handling/Ram_reg_0/DOBDO[3]
                         net (fo=9, routed)           1.431     9.004    memory_controling/Data_handling/data_buff2[3]
    SLICE_X6Y89          LUT6 (Prop_lut6_I0_O)        0.124     9.128 r  memory_controling/Data_handling/baud_counter_next1_carry__0_i_19/O
                         net (fo=1, routed)           0.452     9.580    memory_controling/Data_handling/baud_counter_next1_carry__0_i_19_n_0
    SLICE_X6Y89          LUT3 (Prop_lut3_I2_O)        0.150     9.730 r  memory_controling/Data_handling/baud_counter_next1_carry__0_i_13/O
                         net (fo=3, routed)           0.800    10.530    memory_controling/Data_handling/Baud_width[10]
    SLICE_X3Y90          LUT4 (Prop_lut4_I0_O)        0.328    10.858 r  memory_controling/Data_handling/baud_counter_next1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.858    data_send_out/baud_counter_next1_carry__1_1[1]
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.408 r  data_send_out/baud_counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.408    data_send_out/baud_counter_next1_carry__0_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.522 r  data_send_out/baud_counter_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.522    data_send_out/baud_counter_next1_carry__1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.636 f  data_send_out/baud_counter_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.600    12.235    data_send_out/baud_counter_next1
    SLICE_X3Y93          LUT2 (Prop_lut2_I1_O)        0.124    12.359 r  data_send_out/baud_counter[0]_i_1/O
                         net (fo=32, routed)          0.726    13.085    data_send_out/baud_counter[0]_i_1_n_0
    SLICE_X2Y89          FDRE                                         r  data_send_out/baud_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.507    14.848    data_send_out/clk_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  data_send_out/baud_counter_reg[9]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X2Y89          FDRE (Setup_fdre_C_R)       -0.524    14.547    data_send_out/baud_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                         -13.085    
  -------------------------------------------------------------------
                         slack                                  1.461    

Slack (MET) :             1.510ns  (required time - arrival time)
  Source:                 memory_controling/Data_handling/Ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_send_out/baud_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.917ns  (logic 3.958ns (49.994%)  route 3.959ns (50.006%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.598     5.119    memory_controling/Data_handling/clk_IBUF_BUFG
    RAMB36_X0Y18         RAMB36E1                                     r  memory_controling/Data_handling/Ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.573 r  memory_controling/Data_handling/Ram_reg_0/DOBDO[3]
                         net (fo=9, routed)           1.431     9.004    memory_controling/Data_handling/data_buff2[3]
    SLICE_X6Y89          LUT6 (Prop_lut6_I0_O)        0.124     9.128 r  memory_controling/Data_handling/baud_counter_next1_carry__0_i_19/O
                         net (fo=1, routed)           0.452     9.580    memory_controling/Data_handling/baud_counter_next1_carry__0_i_19_n_0
    SLICE_X6Y89          LUT3 (Prop_lut3_I2_O)        0.150     9.730 r  memory_controling/Data_handling/baud_counter_next1_carry__0_i_13/O
                         net (fo=3, routed)           0.800    10.530    memory_controling/Data_handling/Baud_width[10]
    SLICE_X3Y90          LUT4 (Prop_lut4_I0_O)        0.328    10.858 r  memory_controling/Data_handling/baud_counter_next1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.858    data_send_out/baud_counter_next1_carry__1_1[1]
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.408 r  data_send_out/baud_counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.408    data_send_out/baud_counter_next1_carry__0_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.522 r  data_send_out/baud_counter_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.522    data_send_out/baud_counter_next1_carry__1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.636 f  data_send_out/baud_counter_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.600    12.235    data_send_out/baud_counter_next1
    SLICE_X3Y93          LUT2 (Prop_lut2_I1_O)        0.124    12.359 r  data_send_out/baud_counter[0]_i_1/O
                         net (fo=32, routed)          0.677    13.036    data_send_out/baud_counter[0]_i_1_n_0
    SLICE_X2Y90          FDRE                                         r  data_send_out/baud_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.507    14.848    data_send_out/clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  data_send_out/baud_counter_reg[12]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X2Y90          FDRE (Setup_fdre_C_R)       -0.524    14.547    data_send_out/baud_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                         -13.036    
  -------------------------------------------------------------------
                         slack                                  1.510    

Slack (MET) :             1.510ns  (required time - arrival time)
  Source:                 memory_controling/Data_handling/Ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_send_out/baud_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.917ns  (logic 3.958ns (49.994%)  route 3.959ns (50.006%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.598     5.119    memory_controling/Data_handling/clk_IBUF_BUFG
    RAMB36_X0Y18         RAMB36E1                                     r  memory_controling/Data_handling/Ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.573 r  memory_controling/Data_handling/Ram_reg_0/DOBDO[3]
                         net (fo=9, routed)           1.431     9.004    memory_controling/Data_handling/data_buff2[3]
    SLICE_X6Y89          LUT6 (Prop_lut6_I0_O)        0.124     9.128 r  memory_controling/Data_handling/baud_counter_next1_carry__0_i_19/O
                         net (fo=1, routed)           0.452     9.580    memory_controling/Data_handling/baud_counter_next1_carry__0_i_19_n_0
    SLICE_X6Y89          LUT3 (Prop_lut3_I2_O)        0.150     9.730 r  memory_controling/Data_handling/baud_counter_next1_carry__0_i_13/O
                         net (fo=3, routed)           0.800    10.530    memory_controling/Data_handling/Baud_width[10]
    SLICE_X3Y90          LUT4 (Prop_lut4_I0_O)        0.328    10.858 r  memory_controling/Data_handling/baud_counter_next1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.858    data_send_out/baud_counter_next1_carry__1_1[1]
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.408 r  data_send_out/baud_counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.408    data_send_out/baud_counter_next1_carry__0_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.522 r  data_send_out/baud_counter_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.522    data_send_out/baud_counter_next1_carry__1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.636 f  data_send_out/baud_counter_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.600    12.235    data_send_out/baud_counter_next1
    SLICE_X3Y93          LUT2 (Prop_lut2_I1_O)        0.124    12.359 r  data_send_out/baud_counter[0]_i_1/O
                         net (fo=32, routed)          0.677    13.036    data_send_out/baud_counter[0]_i_1_n_0
    SLICE_X2Y90          FDRE                                         r  data_send_out/baud_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.507    14.848    data_send_out/clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  data_send_out/baud_counter_reg[13]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X2Y90          FDRE (Setup_fdre_C_R)       -0.524    14.547    data_send_out/baud_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                         -13.036    
  -------------------------------------------------------------------
                         slack                                  1.510    

Slack (MET) :             1.510ns  (required time - arrival time)
  Source:                 memory_controling/Data_handling/Ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_send_out/baud_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.917ns  (logic 3.958ns (49.994%)  route 3.959ns (50.006%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.598     5.119    memory_controling/Data_handling/clk_IBUF_BUFG
    RAMB36_X0Y18         RAMB36E1                                     r  memory_controling/Data_handling/Ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.573 r  memory_controling/Data_handling/Ram_reg_0/DOBDO[3]
                         net (fo=9, routed)           1.431     9.004    memory_controling/Data_handling/data_buff2[3]
    SLICE_X6Y89          LUT6 (Prop_lut6_I0_O)        0.124     9.128 r  memory_controling/Data_handling/baud_counter_next1_carry__0_i_19/O
                         net (fo=1, routed)           0.452     9.580    memory_controling/Data_handling/baud_counter_next1_carry__0_i_19_n_0
    SLICE_X6Y89          LUT3 (Prop_lut3_I2_O)        0.150     9.730 r  memory_controling/Data_handling/baud_counter_next1_carry__0_i_13/O
                         net (fo=3, routed)           0.800    10.530    memory_controling/Data_handling/Baud_width[10]
    SLICE_X3Y90          LUT4 (Prop_lut4_I0_O)        0.328    10.858 r  memory_controling/Data_handling/baud_counter_next1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.858    data_send_out/baud_counter_next1_carry__1_1[1]
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.408 r  data_send_out/baud_counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.408    data_send_out/baud_counter_next1_carry__0_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.522 r  data_send_out/baud_counter_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.522    data_send_out/baud_counter_next1_carry__1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.636 f  data_send_out/baud_counter_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.600    12.235    data_send_out/baud_counter_next1
    SLICE_X3Y93          LUT2 (Prop_lut2_I1_O)        0.124    12.359 r  data_send_out/baud_counter[0]_i_1/O
                         net (fo=32, routed)          0.677    13.036    data_send_out/baud_counter[0]_i_1_n_0
    SLICE_X2Y90          FDRE                                         r  data_send_out/baud_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.507    14.848    data_send_out/clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  data_send_out/baud_counter_reg[14]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X2Y90          FDRE (Setup_fdre_C_R)       -0.524    14.547    data_send_out/baud_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                         -13.036    
  -------------------------------------------------------------------
                         slack                                  1.510    

Slack (MET) :             1.510ns  (required time - arrival time)
  Source:                 memory_controling/Data_handling/Ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_send_out/baud_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.917ns  (logic 3.958ns (49.994%)  route 3.959ns (50.006%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.598     5.119    memory_controling/Data_handling/clk_IBUF_BUFG
    RAMB36_X0Y18         RAMB36E1                                     r  memory_controling/Data_handling/Ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.573 r  memory_controling/Data_handling/Ram_reg_0/DOBDO[3]
                         net (fo=9, routed)           1.431     9.004    memory_controling/Data_handling/data_buff2[3]
    SLICE_X6Y89          LUT6 (Prop_lut6_I0_O)        0.124     9.128 r  memory_controling/Data_handling/baud_counter_next1_carry__0_i_19/O
                         net (fo=1, routed)           0.452     9.580    memory_controling/Data_handling/baud_counter_next1_carry__0_i_19_n_0
    SLICE_X6Y89          LUT3 (Prop_lut3_I2_O)        0.150     9.730 r  memory_controling/Data_handling/baud_counter_next1_carry__0_i_13/O
                         net (fo=3, routed)           0.800    10.530    memory_controling/Data_handling/Baud_width[10]
    SLICE_X3Y90          LUT4 (Prop_lut4_I0_O)        0.328    10.858 r  memory_controling/Data_handling/baud_counter_next1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.858    data_send_out/baud_counter_next1_carry__1_1[1]
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.408 r  data_send_out/baud_counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.408    data_send_out/baud_counter_next1_carry__0_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.522 r  data_send_out/baud_counter_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.522    data_send_out/baud_counter_next1_carry__1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.636 f  data_send_out/baud_counter_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.600    12.235    data_send_out/baud_counter_next1
    SLICE_X3Y93          LUT2 (Prop_lut2_I1_O)        0.124    12.359 r  data_send_out/baud_counter[0]_i_1/O
                         net (fo=32, routed)          0.677    13.036    data_send_out/baud_counter[0]_i_1_n_0
    SLICE_X2Y90          FDRE                                         r  data_send_out/baud_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.507    14.848    data_send_out/clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  data_send_out/baud_counter_reg[15]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X2Y90          FDRE (Setup_fdre_C_R)       -0.524    14.547    data_send_out/baud_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                         -13.036    
  -------------------------------------------------------------------
                         slack                                  1.510    

Slack (MET) :             1.514ns  (required time - arrival time)
  Source:                 memory_controling/Data_handling/Ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_send_out/baud_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.915ns  (logic 3.958ns (50.005%)  route 3.957ns (49.995%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.598     5.119    memory_controling/Data_handling/clk_IBUF_BUFG
    RAMB36_X0Y18         RAMB36E1                                     r  memory_controling/Data_handling/Ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.573 r  memory_controling/Data_handling/Ram_reg_0/DOBDO[3]
                         net (fo=9, routed)           1.431     9.004    memory_controling/Data_handling/data_buff2[3]
    SLICE_X6Y89          LUT6 (Prop_lut6_I0_O)        0.124     9.128 r  memory_controling/Data_handling/baud_counter_next1_carry__0_i_19/O
                         net (fo=1, routed)           0.452     9.580    memory_controling/Data_handling/baud_counter_next1_carry__0_i_19_n_0
    SLICE_X6Y89          LUT3 (Prop_lut3_I2_O)        0.150     9.730 r  memory_controling/Data_handling/baud_counter_next1_carry__0_i_13/O
                         net (fo=3, routed)           0.800    10.530    memory_controling/Data_handling/Baud_width[10]
    SLICE_X3Y90          LUT4 (Prop_lut4_I0_O)        0.328    10.858 r  memory_controling/Data_handling/baud_counter_next1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.858    data_send_out/baud_counter_next1_carry__1_1[1]
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.408 r  data_send_out/baud_counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.408    data_send_out/baud_counter_next1_carry__0_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.522 r  data_send_out/baud_counter_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.522    data_send_out/baud_counter_next1_carry__1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.636 f  data_send_out/baud_counter_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.600    12.235    data_send_out/baud_counter_next1
    SLICE_X3Y93          LUT2 (Prop_lut2_I1_O)        0.124    12.359 r  data_send_out/baud_counter[0]_i_1/O
                         net (fo=32, routed)          0.675    13.035    data_send_out/baud_counter[0]_i_1_n_0
    SLICE_X2Y93          FDRE                                         r  data_send_out/baud_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.509    14.850    data_send_out/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  data_send_out/baud_counter_reg[24]/C
                         clock pessimism              0.258    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X2Y93          FDRE (Setup_fdre_C_R)       -0.524    14.549    data_send_out/baud_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.549    
                         arrival time                         -13.035    
  -------------------------------------------------------------------
                         slack                                  1.514    

Slack (MET) :             1.514ns  (required time - arrival time)
  Source:                 memory_controling/Data_handling/Ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_send_out/baud_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.915ns  (logic 3.958ns (50.005%)  route 3.957ns (49.995%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.598     5.119    memory_controling/Data_handling/clk_IBUF_BUFG
    RAMB36_X0Y18         RAMB36E1                                     r  memory_controling/Data_handling/Ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.573 r  memory_controling/Data_handling/Ram_reg_0/DOBDO[3]
                         net (fo=9, routed)           1.431     9.004    memory_controling/Data_handling/data_buff2[3]
    SLICE_X6Y89          LUT6 (Prop_lut6_I0_O)        0.124     9.128 r  memory_controling/Data_handling/baud_counter_next1_carry__0_i_19/O
                         net (fo=1, routed)           0.452     9.580    memory_controling/Data_handling/baud_counter_next1_carry__0_i_19_n_0
    SLICE_X6Y89          LUT3 (Prop_lut3_I2_O)        0.150     9.730 r  memory_controling/Data_handling/baud_counter_next1_carry__0_i_13/O
                         net (fo=3, routed)           0.800    10.530    memory_controling/Data_handling/Baud_width[10]
    SLICE_X3Y90          LUT4 (Prop_lut4_I0_O)        0.328    10.858 r  memory_controling/Data_handling/baud_counter_next1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.858    data_send_out/baud_counter_next1_carry__1_1[1]
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.408 r  data_send_out/baud_counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.408    data_send_out/baud_counter_next1_carry__0_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.522 r  data_send_out/baud_counter_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.522    data_send_out/baud_counter_next1_carry__1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.636 f  data_send_out/baud_counter_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.600    12.235    data_send_out/baud_counter_next1
    SLICE_X3Y93          LUT2 (Prop_lut2_I1_O)        0.124    12.359 r  data_send_out/baud_counter[0]_i_1/O
                         net (fo=32, routed)          0.675    13.035    data_send_out/baud_counter[0]_i_1_n_0
    SLICE_X2Y93          FDRE                                         r  data_send_out/baud_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.509    14.850    data_send_out/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  data_send_out/baud_counter_reg[25]/C
                         clock pessimism              0.258    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X2Y93          FDRE (Setup_fdre_C_R)       -0.524    14.549    data_send_out/baud_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.549    
                         arrival time                         -13.035    
  -------------------------------------------------------------------
                         slack                                  1.514    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 data_read_in/Buff_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_controling/Data_handling/Ram_reg_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.376%)  route 0.269ns (65.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.562     1.445    data_read_in/clk_IBUF_BUFG
    SLICE_X9Y88          FDRE                                         r  data_read_in/Buff_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  data_read_in/Buff_data_reg[4]/Q
                         net (fo=3, routed)           0.269     1.855    memory_controling/Data_handling/BRAM_PORTA_0_din[4]
    RAMB36_X0Y17         RAMB36E1                                     r  memory_controling/Data_handling/Ram_reg_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.874     2.002    memory_controling/Data_handling/clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  memory_controling/Data_handling/Ram_reg_1/CLKARDCLK
                         clock pessimism             -0.498     1.504    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.800    memory_controling/Data_handling/Ram_reg_1
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 memory_controling/current_address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_controling/Data_handling/Ram_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.262%)  route 0.169ns (50.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.562     1.445    memory_controling/clk_IBUF_BUFG
    SLICE_X8Y88          FDRE                                         r  memory_controling/current_address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  memory_controling/current_address_reg[5]/Q
                         net (fo=5, routed)           0.169     1.778    memory_controling/Data_handling/out[5]
    RAMB36_X0Y17         RAMB36E1                                     r  memory_controling/Data_handling/Ram_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.874     2.002    memory_controling/Data_handling/clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  memory_controling/Data_handling/Ram_reg_1/CLKARDCLK
                         clock pessimism             -0.498     1.504    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.687    memory_controling/Data_handling/Ram_reg_1
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 memory_controling/current_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_controling/Data_handling/Ram_reg_1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.080%)  route 0.177ns (51.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.561     1.444    memory_controling/clk_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  memory_controling/current_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.164     1.608 r  memory_controling/current_address_reg[2]/Q
                         net (fo=5, routed)           0.177     1.785    memory_controling/Data_handling/out[2]
    RAMB36_X0Y17         RAMB36E1                                     r  memory_controling/Data_handling/Ram_reg_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.874     2.002    memory_controling/Data_handling/clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  memory_controling/Data_handling/Ram_reg_1/CLKARDCLK
                         clock pessimism             -0.498     1.504    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.687    memory_controling/Data_handling/Ram_reg_1
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 memory_controling/current_address_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_controling/Data_handling/Ram_reg_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.080%)  route 0.177ns (51.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.562     1.445    memory_controling/clk_IBUF_BUFG
    SLICE_X8Y89          FDRE                                         r  memory_controling/current_address_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  memory_controling/current_address_reg[10]/Q
                         net (fo=5, routed)           0.177     1.786    memory_controling/Data_handling/out[10]
    RAMB36_X0Y17         RAMB36E1                                     r  memory_controling/Data_handling/Ram_reg_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.874     2.002    memory_controling/Data_handling/clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  memory_controling/Data_handling/Ram_reg_1/CLKARDCLK
                         clock pessimism             -0.498     1.504    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.687    memory_controling/Data_handling/Ram_reg_1
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 memory_controling/current_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_controling/Data_handling/Ram_reg_1/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.482%)  route 0.181ns (52.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.561     1.444    memory_controling/clk_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  memory_controling/current_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.164     1.608 r  memory_controling/current_address_reg[1]/Q
                         net (fo=5, routed)           0.181     1.790    memory_controling/Data_handling/out[1]
    RAMB36_X0Y17         RAMB36E1                                     r  memory_controling/Data_handling/Ram_reg_1/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.874     2.002    memory_controling/Data_handling/clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  memory_controling/Data_handling/Ram_reg_1/CLKARDCLK
                         clock pessimism             -0.498     1.504    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.687    memory_controling/Data_handling/Ram_reg_1
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 memory_controling/current_address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_controling/Data_handling/Ram_reg_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.642%)  route 0.195ns (54.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.562     1.445    memory_controling/clk_IBUF_BUFG
    SLICE_X8Y88          FDRE                                         r  memory_controling/current_address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  memory_controling/current_address_reg[4]/Q
                         net (fo=5, routed)           0.195     1.805    memory_controling/Data_handling/out[4]
    RAMB36_X0Y17         RAMB36E1                                     r  memory_controling/Data_handling/Ram_reg_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.874     2.002    memory_controling/Data_handling/clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  memory_controling/Data_handling/Ram_reg_1/CLKARDCLK
                         clock pessimism             -0.498     1.504    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.687    memory_controling/Data_handling/Ram_reg_1
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 data_read_in/Buff_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_controling/Data_handling/Ram_reg_0/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.572%)  route 0.352ns (71.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.562     1.445    data_read_in/clk_IBUF_BUFG
    SLICE_X9Y88          FDRE                                         r  data_read_in/Buff_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  data_read_in/Buff_data_reg[3]/Q
                         net (fo=3, routed)           0.352     1.939    memory_controling/Data_handling/BRAM_PORTA_0_din[3]
    RAMB36_X0Y18         RAMB36E1                                     r  memory_controling/Data_handling/Ram_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.876     2.004    memory_controling/Data_handling/clk_IBUF_BUFG
    RAMB36_X0Y18         RAMB36E1                                     r  memory_controling/Data_handling/Ram_reg_0/CLKARDCLK
                         clock pessimism             -0.498     1.506    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.802    memory_controling/Data_handling/Ram_reg_0
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 main/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/read_ctrl_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.821%)  route 0.080ns (36.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.591     1.474    main/clk_IBUF_BUFG
    SLICE_X4Y96          FDRE                                         r  main/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  main/FSM_onehot_current_state_reg[1]/Q
                         net (fo=5, routed)           0.080     1.695    main/Buff_read_ctrl
    SLICE_X4Y96          FDRE                                         r  main/read_ctrl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.861     1.989    main/clk_IBUF_BUFG
    SLICE_X4Y96          FDRE                                         r  main/read_ctrl_reg/C
                         clock pessimism             -0.515     1.474    
    SLICE_X4Y96          FDRE (Hold_fdre_C_D)         0.071     1.545    main/read_ctrl_reg
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 memory_controling/current_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_controling/Data_handling/Ram_reg_1/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.600%)  route 0.240ns (59.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.561     1.444    memory_controling/clk_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  memory_controling/current_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.164     1.608 r  memory_controling/current_address_reg[0]/Q
                         net (fo=6, routed)           0.240     1.848    memory_controling/Data_handling/out[0]
    RAMB36_X0Y17         RAMB36E1                                     r  memory_controling/Data_handling/Ram_reg_1/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.874     2.002    memory_controling/Data_handling/clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  memory_controling/Data_handling/Ram_reg_1/CLKARDCLK
                         clock pessimism             -0.498     1.504    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.687    memory_controling/Data_handling/Ram_reg_1
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 memory_controling/current_address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_controling/Data_handling/Ram_reg_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.325%)  route 0.243ns (59.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.562     1.445    memory_controling/clk_IBUF_BUFG
    SLICE_X8Y88          FDRE                                         r  memory_controling/current_address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  memory_controling/current_address_reg[6]/Q
                         net (fo=5, routed)           0.243     1.852    memory_controling/Data_handling/out[6]
    RAMB36_X0Y18         RAMB36E1                                     r  memory_controling/Data_handling/Ram_reg_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.876     2.004    memory_controling/Data_handling/clk_IBUF_BUFG
    RAMB36_X0Y18         RAMB36E1                                     r  memory_controling/Data_handling/Ram_reg_0/CLKARDCLK
                         clock pessimism             -0.498     1.506    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.689    memory_controling/Data_handling/Ram_reg_0
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y17   memory_controling/Data_handling/Ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y17   memory_controling/Data_handling/Ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y18   memory_controling/Data_handling/Ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y18   memory_controling/Data_handling/Ram_reg_0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y89   data_read_in/Baud_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y91   data_read_in/Baud_counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y91   data_read_in/Baud_counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y92   data_read_in/Baud_counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y92   data_read_in/Baud_counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y89    data_send_out/Current_address_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y90    data_send_out/Current_address_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y89    data_send_out/Current_address_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y87    data_send_out/baud_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y89    data_send_out/Current_address_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y92    data_send_out/FSM_onehot_current_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y92    data_send_out/FSM_onehot_current_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y87    data_send_out/baud_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y87    data_send_out/baud_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y88    data_send_out/baud_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y89   data_read_in/Baud_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y91   data_read_in/Baud_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y91   data_read_in/Baud_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y92   data_read_in/Baud_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y92   data_read_in/Baud_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y92   data_read_in/Baud_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y92   data_read_in/Baud_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y93   data_read_in/Baud_counter_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y91    data_read_in/Buff_data_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y91    data_read_in/Buff_data_reg[2]/C



