
---------- Begin Simulation Statistics ----------
simSeconds                                   0.200783                       # Number of seconds simulated (Second)
simTicks                                 200783453000                       # Number of ticks simulated (Tick)
finalTick                                200783453000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    110.48                       # Real time elapsed on the host (Second)
hostTickRate                               1817345269                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8557212                       # Number of bytes of host memory used (Byte)
simInsts                                     26214183                       # Number of instructions simulated (Count)
simOps                                       28885085                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   237271                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     261446                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        200783519                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               7.653655                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.130657                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        30100863                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                    37175                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       32000226                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    311                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              1252952                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            908090                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                1667                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           113437424                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.282096                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.881948                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  97940560     86.34%     86.34% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   7631637      6.73%     93.07% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   3642555      3.21%     96.28% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1863230      1.64%     97.92% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   1148805      1.01%     98.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    512624      0.45%     99.38% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    576002      0.51%     99.89% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     96651      0.09%     99.98% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     25360      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             113437424                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   17187      6.54%      6.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                   3039      1.16%      7.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                      19      0.01%      7.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      7.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      7.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      7.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                 8192      3.12%     10.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     10.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     10.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    2      0.00%     10.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     10.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     10.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     10.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      7      0.00%     10.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     10.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     10.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     10.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     10.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     10.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     10.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     10.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     10.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     10.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     10.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     10.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     10.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     10.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     10.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     10.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     10.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     10.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     10.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     10.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     10.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     10.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     10.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     10.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     10.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     10.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     10.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     10.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     10.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     10.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     10.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     10.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     10.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     10.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     10.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     10.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     10.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     10.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  63959     24.33%     35.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                170455     64.85%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           24      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      20861441     65.19%     65.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        93351      0.29%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         32777      0.10%     65.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        36864      0.12%     65.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp         8195      0.03%     65.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt        28608      0.09%     65.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult        28672      0.09%     65.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc        24576      0.08%     65.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv           65      0.00%     65.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc        91071      0.28%     66.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            1      0.00%     66.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd           64      0.00%     66.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     66.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          779      0.00%     66.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp          112      0.00%     66.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            1      0.00%     66.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        16527      0.05%     66.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     66.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     66.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     66.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     66.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     66.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     66.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     66.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd         4096      0.01%     66.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     66.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     66.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     66.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     66.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     66.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult         1024      0.00%     66.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     66.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     66.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     66.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     66.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     66.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     66.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     66.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     66.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     66.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     66.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     66.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     66.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     66.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     66.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     66.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     66.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu           18      0.00%     66.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix            32      0.00%     66.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov          512      0.00%     66.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP         2048      0.01%     66.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      7105833     22.21%     88.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      3663535     11.45%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       32000226                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.159377                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              262860                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.008214                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                176198915                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                30671863                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        28782390                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                  1502132                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                  721432                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses          680020                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    31474868                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                      788194                       # Number of vector alu accesses (Count)
system.cpu.numRecvResp                        8246644                       # Number of received responses (Count)
system.cpu.numRecvRespBytes                  60702373                       # Number of received response bytes (Byte)
system.cpu.recvRespAvgBW                         0.30                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu.recvRespAvgSize                       7.36                       # Average packet size per received response ((Byte/Count))
system.cpu.recvRespAvgRate                       0.04                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu.recvRespAvgRetryRate                  0.00                       # Average retry rate per received response ((Count/Count))
system.cpu.numSendRetryResp                         0                       # Number of retry responses sent (Count)
system.cpu.numSquashedInsts                     28666                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                         4668543                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                        87346095                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads        4844061                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       3739719                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        68207                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        84745                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        265008      4.55%      4.55% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       248937      4.28%      8.83% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect        16488      0.28%      9.12% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond      4658710     80.06%     89.18% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       596089     10.24%     99.42% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.42% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        33794      0.58%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        5819026                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        32838     10.36%     10.36% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        16880      5.33%     15.69% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect        16371      5.16%     20.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       244871     77.25%     98.10% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond         5976      1.89%     99.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond           42      0.01%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        316978                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           77      0.10%      0.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          288      0.37%      0.46% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           51      0.06%      0.53% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        78101     99.13%     99.66% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          211      0.27%     99.93% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.93% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond           58      0.07%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total        78786                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       232170      4.22%      4.22% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       232057      4.22%      8.44% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          117      0.00%      8.44% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond      4413839     80.22%     88.66% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       590113     10.73%     99.39% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.39% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond        33752      0.61%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      5502048                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          200      0.26%      0.26% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           49      0.06%      0.32% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        77675     99.43%     99.75% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          137      0.18%     99.93% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.93% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond           58      0.07%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total        78119                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectCond        44454    100.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::total        44454                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallDirect          200      0.59%      0.59% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallIndirect           49      0.15%      0.74% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectCond        33221     98.68%     99.42% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectUncond          137      0.41%     99.83% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%     99.83% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectUncond           58      0.17%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::total        33665                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget      3076814     52.88%     52.88% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      2443441     41.99%     94.87% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       265008      4.55%     99.42% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect        33763      0.58%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      5819026                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        55638     70.62%     70.62% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        23071     29.28%     99.90% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           77      0.10%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        78786                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted           4658710                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken      1652435                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect             78786                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss          33437                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.BTBLookups              5819026                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                55529                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 3254984                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.559369                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted           33783                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           50282                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              33763                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses            16519                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       265008      4.55%      4.55% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       248937      4.28%      8.83% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect        16488      0.28%      9.12% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond      4658710     80.06%     89.18% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       596089     10.24%     99.42% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.42% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        33794      0.58%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      5819026                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       265008     10.34%     10.34% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          458      0.02%     10.35% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect        16488      0.64%     11.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond      2247935     87.67%     98.67% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          359      0.01%     98.68% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     98.68% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        33794      1.32%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       2564042                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          288      0.52%      0.52% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.52% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        55030     99.10%     99.62% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          211      0.38%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total        55529                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          288      0.52%      0.52% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.52% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        55030     99.10%     99.62% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          211      0.38%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total        55529                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 200783453000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        50282                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits        33763                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses        16519                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          109                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        50391                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               298263                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 298259                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes              66089                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 232170                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              232170                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts         1253168                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls           35508                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             78287                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    113246871                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.255235                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.041539                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       101769457     89.87%     89.87% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         5840631      5.16%     95.02% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         2020463      1.78%     96.81% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         1132687      1.00%     97.81% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          749062      0.66%     98.47% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          250785      0.22%     98.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          163517      0.14%     98.83% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          168466      0.15%     98.98% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1151803      1.02%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    113246871                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                       32876                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                232174                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           24      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     20357000     70.43%     70.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        93351      0.32%     70.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        32774      0.11%     70.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        36864      0.13%     70.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp         8193      0.03%     71.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt        28608      0.10%     71.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult        28672      0.10%     71.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc        24576      0.09%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv           65      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc        91047      0.31%     71.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            1      0.00%     71.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           64      0.00%     71.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     71.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu          691      0.00%     71.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp          112      0.00%     71.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            1      0.00%     71.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        16521      0.06%     71.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     71.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     71.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     71.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     71.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     71.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     71.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd         4096      0.01%     71.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     71.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     71.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     71.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     71.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult         1024      0.00%     71.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     71.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     71.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     71.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     71.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     71.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     71.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     71.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     71.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     71.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     71.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     71.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     71.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     71.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     71.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     71.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     71.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu           18      0.00%     71.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix           32      0.00%     71.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov          512      0.00%     71.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP         2048      0.01%     71.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      4535287     15.69%     87.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      3642998     12.60%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     28904579                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1151803                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts             26233677                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               28904579                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP       26214183                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP         28885085                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  7.653655                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.130657                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs            8178285                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          25324314                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts          4535287                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         3610142                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts            679878                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass           24      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     20357000     70.43%     70.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        93351      0.32%     70.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv        32774      0.11%     70.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd        36864      0.13%     70.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp         8193      0.03%     71.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt        28608      0.10%     71.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult        28672      0.10%     71.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc        24576      0.09%     71.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv           65      0.00%     71.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc        91047      0.31%     71.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            1      0.00%     71.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd           64      0.00%     71.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     71.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu          691      0.00%     71.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp          112      0.00%     71.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            1      0.00%     71.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        16521      0.06%     71.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     71.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     71.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     71.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     71.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     71.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd         4096      0.01%     71.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     71.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     71.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     71.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     71.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult         1024      0.00%     71.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     71.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     71.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     71.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     71.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     71.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     71.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     71.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     71.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     71.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     71.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     71.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     71.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     71.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     71.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     71.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     71.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu           18      0.00%     71.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix           32      0.00%     71.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov          512      0.00%     71.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP         2048      0.01%     71.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      4535287     15.69%     87.40% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      3642998     12.60%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     28904579                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      5502048                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      5236009                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       266039                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      4413839                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      1088209                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       232174                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       232170                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                103667455                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               3871642                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   5791018                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                 26930                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  80379                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              2440077                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   507                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               30204336                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  1977                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts            31971560                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                 19732                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches          5627499                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts         7101052                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts        3663483                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.159234                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads       11281281                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites      11019386                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads      33292439                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     17571021                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          10764535                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads      4588656                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites       202005                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numVecPredRegReads        20590                       # Number of times the predicate registers were read (Count)
system.cpu.executeStats0.numVecPredRegWrites           34                       # Number of times the predicate registers were written (Count)
system.cpu.executeStats0.numVecRegReads        628134                       # Number of times the vector registers were read (Count)
system.cpu.executeStats0.numVecRegWrites       320869                       # Number of times the vector registers were written (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches            2742212                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       5905298                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  161756                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                 1677                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles        91323                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   3578915                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 78530                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          113437424                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.266566                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.277945                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                107612521     94.87%     94.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   622409      0.55%     95.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   458422      0.40%     95.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   644386      0.57%     96.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   580179      0.51%     96.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   934910      0.82%     97.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   291766      0.26%     97.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   322380      0.28%     98.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1970451      1.74%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            113437424                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts              27489326                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.136910                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            5819026                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.028982                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles    107358248                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     80379                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     124322                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     4511                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               30157770                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  171                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  4844061                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 3739719                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                 37175                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       695                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     3165                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           2305                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          24715                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        55749                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                80464                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 29464904                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                29462410                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  14701523                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  26312034                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.146737                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.558738                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                      210497                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  308774                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                2305                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  96721                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                56414                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                3425464                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            4517972                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             60.629542                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            34.231497                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 208181      4.61%      4.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               485600     10.75%     15.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 3440      0.08%     15.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59              1955479     43.28%     58.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69               582637     12.90%     71.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79               455952     10.09%     81.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89               340198      7.53%     89.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99               169070      3.74%     92.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109             125968      2.79%     95.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              44761      0.99%     96.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              77743      1.72%     98.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              25402      0.56%     99.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               5266      0.12%     99.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               1717      0.04%     99.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               2201      0.05%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               1063      0.02%     99.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                484      0.01%     99.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                198      0.00%     99.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                238      0.01%     99.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  9      0.00%     99.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 16      0.00%     99.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 16      0.00%     99.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 19      0.00%     99.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                108      0.00%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                266      0.01%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                393      0.01%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                851      0.02%     99.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               2193      0.05%     99.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            28503      0.63%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              489                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              4517972                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.addedLoadsAndStores           8583780                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 200783453000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 200783453000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 200783453000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 200783453000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 200783453000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  80379                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                103707606                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  160752                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles        3531929                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   5776545                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                180213                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               30186194                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   722                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  63415                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                    301                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  10597                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents            4149                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            32901825                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    47472574                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 31519734                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                   644218                       # Number of vector rename lookups (Count)
system.cpu.rename.vecPredLookups                14197                       # Number of vector predicate rename lookups (Count)
system.cpu.rename.matLookups                     4291                       # Number of matrix rename lookups (Count)
system.cpu.rename.committedMaps              31499575                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1402250                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                   66048                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  78                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    488693                       # count of insts added to the skid buffer (Count)
system.cpu.rename.intReturned                17210137                       # count of registers freed and written back to integer free list (Count)
system.cpu.rob.reads                        142251775                       # The number of ROB reads (Count)
system.cpu.rob.writes                        60506051                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 26214183                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   28885085                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    47                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples   3578913.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples   4117867.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.006916756250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           831                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           831                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState             18147073                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               12982                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      8182041                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     3643516                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    8182041                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   3643516                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                  499041                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                3629736                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        2.30                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       30.41                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          6                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                 960303                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                  65612                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                 667565                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                1982724                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                 920336                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                   2050                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                3583451                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                187737                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                    18                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                467512                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3               2986713                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                   256                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                   512                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                   768                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  3232001                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                  2258190                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                  1107346                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                   408455                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                   224507                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                   123445                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                   125483                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                    90966                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                    73332                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                     2968                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                    2718                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                    2489                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                    2779                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                    3404                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                    3698                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                    3165                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                    3806                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                    3628                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                    6053                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                    2668                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                     860                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                     578                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                     329                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                     112                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                      18                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       9                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      13                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     520                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     610                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     638                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     697                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     717                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     678                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     690                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     668                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     679                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     781                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     737                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     724                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     707                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     731                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     732                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     778                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                     142                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                     142                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                     135                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                     140                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                     126                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                     182                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                     134                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                     136                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                     135                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                     122                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                     131                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                     115                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                     130                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                     119                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                     101                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                     118                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                      77                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                      73                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                      60                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                      61                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                      46                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                      38                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                      32                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                      28                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                      28                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                      20                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                      23                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                      22                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                      11                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       8                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                      21                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          831                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean     9245.358604                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean     831.713681                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev   12597.860062                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-2047           407     48.98%     48.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-4095           25      3.01%     51.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-6143           26      3.13%     55.11% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6144-8191          142     17.09%     72.20% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8192-10239            5      0.60%     72.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10240-12287            4      0.48%     73.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12288-14335           13      1.56%     74.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14336-16383           43      5.17%     80.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16384-18431            2      0.24%     80.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18432-20479            2      0.24%     80.51% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::20480-22527           18      2.17%     82.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::22528-24575            2      0.24%     82.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::24576-26623            4      0.48%     83.39% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::26624-28671            5      0.60%     84.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::28672-30719           19      2.29%     86.28% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::30720-32767            7      0.84%     87.12% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::32768-34815            6      0.72%     87.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::34816-36863           91     10.95%     98.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::36864-38911           10      1.20%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            831                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          831                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.554753                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.168013                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       9.661578                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16-19            820     98.68%     98.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20-23              6      0.72%     99.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::24-27              2      0.24%     99.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::28-31              1      0.12%     99.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::208-211            1      0.12%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::212-215            1      0.12%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            831                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                 31938624                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                263735748                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              26017057                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               1313533282.04789853                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               129577694.83125684                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   200783432000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       16978.77                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst    229050432                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data     31321884                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::cpu.data       133896                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 1140783409.079034090042                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 155998333.189339071512                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::cpu.data 666867.702489407849                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst      3578913                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data      4603128                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::cpu.data      3643516                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst  92980361000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data 154773952500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::cpu.data 6098391506750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     25980.06                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     33623.65                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::cpu.data   1673765.53                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst    229050432                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data     34685316                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       263735748                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst    229050432                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total    229050432                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::cpu.data     25885569                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     25885569                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst       3578913                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data       4603128                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          8182041                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::cpu.data      3610660                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         3610660                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst      1140783409                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       172749873                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total         1313533282                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst   1140783409                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total     1140783409                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::cpu.data      128922820                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         128922820                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst     1140783409                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      301672693                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1442456102                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               7683000                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                13757                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        110248                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        116776                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        141821                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         19368                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        203850                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5       1305966                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        547407                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        230614                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         39763                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9        133743                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10      2847929                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11       735419                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12       295906                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13       894276                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        50417                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         9497                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           145                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           140                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           882                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           142                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          1259                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          1296                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           514                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           496                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           649                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           359                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         7234                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11           68                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          142                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          141                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          147                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          143                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat             103698063500                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat            38415000000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        247754313500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 13497.08                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            32247.08                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              6377927                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               12684                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             83.01                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            92.20                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples      1306136                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   377.135024                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   218.097286                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   366.862580                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127       450060     34.46%     34.46% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255       224619     17.20%     51.65% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383       151128     11.57%     63.23% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511       102112      7.82%     71.04% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639        24422      1.87%     72.91% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767        69208      5.30%     78.21% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895        23081      1.77%     79.98% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023        15435      1.18%     81.16% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       246071     18.84%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total      1306136                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead          491712000                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten          880448                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW              2448.966748                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 4.385063                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    19.17                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                19.13                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.03                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                83.03                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 200783453000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy       4450811820                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy       2365643610                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy     19106997000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       25442280                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 15849107040.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  90009843990                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   1303082880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   133110928620                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    662.957662                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   2557005500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   6704360000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 191522087500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       4875070620                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy       2591142510                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy     35749623000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       46369260                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 15849107040.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  90159349290                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   1177183680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   150447845400                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    749.304005                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   2281323250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   6704360000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 191797769750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 200783453000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq              8164712                       # Transaction distribution (Count)
system.membus.transDist::ReadResp             8164725                       # Transaction distribution (Count)
system.membus.transDist::WriteReq             3610656                       # Transaction distribution (Count)
system.membus.transDist::WriteResp            3610656                       # Transaction distribution (Count)
system.membus.transDist::SoftPFReq              17315                       # Transaction distribution (Count)
system.membus.transDist::SoftPFResp             17315                       # Transaction distribution (Count)
system.membus.transDist::LoadLockedReq             14                       # Transaction distribution (Count)
system.membus.transDist::StoreCondReq               4                       # Transaction distribution (Count)
system.membus.transDist::StoreCondResp              4                       # Transaction distribution (Count)
system.membus.transDist::SwapReq                32856                       # Transaction distribution (Count)
system.membus.transDist::SwapResp               32856                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache_port::system.mem_ctrl.port      7157825                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::system.mem_ctrl.port     16493288                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                23651113                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache_port::system.mem_ctrl.port    229050368                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::system.mem_ctrl.port     60833861                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                289884229                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           11825563                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 11825563    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             11825563                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 200783453000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         15471640250                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy        19020410745                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        14473165739                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests              0                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
