            Lattice Mapping Report File for Design Module 'Lolhi'

Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 4 -oc Commercial
     Lab4_SmartTekbotRemote_Lab4_SmartTekbotRemote.ngd -o
     Lab4_SmartTekbotRemote_Lab4_SmartTekbotRemote_map.ncd -pr
     Lab4_SmartTekbotRemote_Lab4_SmartTekbotRemote.prf -mp
     Lab4_SmartTekbotRemote_Lab4_SmartTekbotRemote.mrp C:/lscc/diamond/3.1_x64/b
     in/nt64/Lab4_SmartTekbotRemote/Lab4_SmartTekbotRemote.lpf -c 0 -gui
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.1.0.96
Mapped on:  05/14/14  14:58:58

Design Summary
--------------

   Number of registers:      0 out of  7209 (0%)
      PFU registers:            0 out of  6864 (0%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:         3 out of  3432 (0%)
      SLICEs as Logic/ROM:      3 out of  3432 (0%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:          0 out of  3432 (0%)
   Number of LUT4s:          6 out of  6864 (0%)
      Number of logic LUTs:        6
      Number of distributed RAM:   0 (0 LUT4s)
      Number of ripple logic:      0 (0 LUT4s)
      Number of shift registers:   0
   Number of PIO sites used: 9 + 4(JTAG) out of 115 (11%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  0
   Number of Clock Enables:  0
   Number of LSRs:  0

                                    Page 1




Design:  Lolhi                                         Date:  05/14/14  14:58:58

Design Summary (cont)
---------------------
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net AnalogLDir_c: 4 loads
     Net AnalogRDir_c: 4 loads
     Net A_c: 3 loads
     Net C_c: 3 loads
     Net B_c: 2 loads
     Net Ldir_c: 1 loads
     Net Len_int: 1 loads
     Net Rdir_c: 1 loads
     Net Ren_c: 1 loads
     Net Ren_int: 1 loads




   Number of warnings:  6
   Number of errors:    0

Design Errors/Warnings
----------------------

WARNING - map: C:/lscc/diamond/3.1_x64/bin/nt64/Lab4_SmartTekbotRemote/Lab4_Smar
     tTekbotRemote.lpf(6): Semantic error in "LOCATE COMP "Le" SITE "140" ;":
     COMP "Le" not found in design. Disable this preference.
WARNING - map: C:/lscc/diamond/3.1_x64/bin/nt64/Lab4_SmartTekbotRemote/Lab4_Smar
     tTekbotRemote.lpf(7): Semantic error in "LOCATE COMP "Ld" SITE "141" ;":
     COMP "Ld" not found in design. Disable this preference.
WARNING - map: C:/lscc/diamond/3.1_x64/bin/nt64/Lab4_SmartTekbotRemote/Lab4_Smar
     tTekbotRemote.lpf(8): Semantic error in "LOCATE COMP "Rd" SITE "142" ;":
     COMP "Rd" not found in design. Disable this preference.
WARNING - map: C:/lscc/diamond/3.1_x64/bin/nt64/Lab4_SmartTekbotRemote/Lab4_Smar
     tTekbotRemote.lpf(9): Semantic error in "LOCATE COMP "Re" SITE "143" ;":
     COMP "Re" not found in design. Disable this preference.
WARNING - map: Preference parsing results:  4 semantic errors detected
WARNING - map: There are semantic errors in the preference file C:/lscc/diamond/
     3.1_x64/bin/nt64/Lab4_SmartTekbotRemote/Lab4_SmartTekbotRemote.lpf.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| AnalogRDir          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| AnalogLDir          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| C                   | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| B                   | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A                   | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Rdir                | OUTPUT    | LVCMOS25  |            |

                                    Page 2




Design:  Lolhi                                         Date:  05/14/14  14:58:58

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| Ren                 | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ldir                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Len                 | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block i18 undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Block i52 undriven or does not drive anything - clipped.
Signal n63 was merged into signal A_c
Signal n62 was merged into signal C_c
Signal Z_B was merged into signal B_c
Signal lab2Logic/N_8 was merged into signal Z_B
Signal lab2Logic/Ldir_int was merged into signal n63
Signal lab2Logic/Rdir_int was merged into signal n62
Signal VCC_net undriven or does not drive anything - clipped.
Signal GND_net undriven or does not drive anything - clipped.
Block invA/i4_1_lut_rep_2 was optimized away.
Block invC/i4_1_lut_rep_1 was optimized away.
Block invB/i4_1_lut was optimized away.
Block lab2Logic/I7 was optimized away.
Block lab2Logic/I8 was optimized away.
Block lab2Logic/I6 was optimized away.

Memory Usage
------------


Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 60 MB

















                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor
     Corporation,  All rights reserved.
