`timescale 1ns/100ps

module Test 
(
A,
B,
max,
min
);

input logic [31:0] A;
input logic [31:0] B;
input logic [31:0] max;
input logic [31:0] min;






endmodule
