#!/usr/bin/env python3
"""
ê°œì„  ì‚¬í•­ ê²€ì¦ ìŠ¤í¬ë¦½íŠ¸
====================
DI_improved.SchDoc íŒŒì¼ì„ íŒŒì‹±í•˜ì—¬ ëª¨ë“  ê°œì„  ì‚¬í•­ì´
ì •í™•íˆ ì ìš©ë˜ì—ˆëŠ”ì§€ ê²€ì¦í•©ë‹ˆë‹¤.
"""

from altium_parser import AltiumParser
from altium_objects import *

print("=" * 80)
print("DI_improved.SchDoc ê°œì„  ì‚¬í•­ ê²€ì¦")
print("=" * 80)

# íŒŒì¼ íŒŒì‹±
parser = AltiumParser()
doc = parser.parse_file("DI_improved.SchDoc")

print(f"\nâœ“ íŒŒì¼ íŒŒì‹± ì„±ê³µ: {len(doc.objects)}ê°œ ê°ì²´")

# ê°ì²´ ë¶„ë¥˜
components = [obj for obj in doc.objects if isinstance(obj, Component)]
capacitors = [c for c in components if 'CAP' in (c.library_reference or '').upper()]
net_labels = [obj for obj in doc.objects if isinstance(obj, NetLabel)]
power_ports = [obj for obj in doc.objects if isinstance(obj, PowerPort)]
wires = [obj for obj in doc.objects if isinstance(obj, Wire)]

print("\n" + "=" * 80)
print("1. ë””ì»¤í”Œë§ ì»¤íŒ¨ì‹œí„° ê²€ì¦ (0.1Î¼F)")
print("=" * 80)

decoupling_caps = [c for c in capacitors if c.designator and c.designator.startswith('C20')]

print(f"\në””ì»¤í”Œë§ ì»¤íŒ¨ì‹œí„°: {len(decoupling_caps)}ê°œ")

expected_decoupling = ['C201', 'C202', 'C203', 'C204', 'C205']
found_designators = [c.designator for c in decoupling_caps]

for expected in expected_decoupling:
    if expected in found_designators:
        cap = [c for c in decoupling_caps if c.designator == expected][0]

        # Value íŒŒë¼ë¯¸í„° ì°¾ê¸°
        value = None
        for child in cap.children:
            if isinstance(child, Parameter) and child.name == "Value":
                value = child.text
                break

        print(f"  âœ“ {expected}: ìœ„ì¹˜ ({cap.location_x}, {cap.location_y}), ê°’: {value}")
    else:
        print(f"  âœ— {expected}: ì°¾ì„ ìˆ˜ ì—†ìŒ")

if len(decoupling_caps) == 5:
    print("\nâœ“ ë””ì»¤í”Œë§ ì»¤íŒ¨ì‹œí„° 5ê°œ ëª¨ë‘ í™•ì¸ë¨")
else:
    print(f"\nâœ— ë””ì»¤í”Œë§ ì»¤íŒ¨ì‹œí„° ê°œìˆ˜ ë¶ˆì¼ì¹˜ (ê¸°ëŒ€: 5, ì‹¤ì œ: {len(decoupling_caps)})")

print("\n" + "=" * 80)
print("2. ë²Œí¬ ì»¤íŒ¨ì‹œí„° ê²€ì¦ (10Î¼F)")
print("=" * 80)

bulk_caps = [c for c in capacitors if c.designator == 'C100']

if bulk_caps:
    cap = bulk_caps[0]

    # Value íŒŒë¼ë¯¸í„° ì°¾ê¸°
    value = None
    for child in cap.children:
        if isinstance(child, Parameter) and child.name == "Value":
            value = child.text
            break

    print(f"\nâœ“ C100 ë°œê²¬")
    print(f"  ìœ„ì¹˜: ({cap.location_x}, {cap.location_y})")
    print(f"  ê°’: {value}")
else:
    print("\nâœ— C100ì„ ì°¾ì„ ìˆ˜ ì—†ìŒ")

print("\n" + "=" * 80)
print("3. VCC PowerPort ê²€ì¦")
print("=" * 80)

vcc_ports = [p for p in power_ports if p.text and 'VCC' in p.text.upper()]

print(f"\nVCC PowerPort: {len(vcc_ports)}ê°œ")

if vcc_ports:
    for i, port in enumerate(vcc_ports, 1):
        print(f"  {i}. VCC PowerPort at ({port.location_x}, {port.location_y})")
        print(f"     ìŠ¤íƒ€ì¼: {port.style.name}, ë°©í–¥: {port.orientation.name}")
    print("\nâœ“ VCC PowerPort ì¶”ê°€ë¨")
else:
    print("\nâœ— VCC PowerPortë¥¼ ì°¾ì„ ìˆ˜ ì—†ìŒ")

print("\n" + "=" * 80)
print("4. I2C ì‹ í˜¸ ë¼ë²¨ ê²€ì¦")
print("=" * 80)

scl_labels = [l for l in net_labels if l.text and 'SCL' in l.text.upper()]
sda_labels = [l for l in net_labels if l.text and 'SDA' in l.text.upper()]

print(f"\nSCL NetLabel: {len(scl_labels)}ê°œ")
for label in scl_labels:
    print(f"  - SCL at ({label.location_x}, {label.location_y})")

print(f"\nSDA NetLabel: {len(sda_labels)}ê°œ")
for label in sda_labels:
    print(f"  - SDA at ({label.location_x}, {label.location_y})")

if len(scl_labels) > 0 and len(sda_labels) > 0:
    print("\nâœ“ I2C ì‹ í˜¸ ë¼ë²¨ ì¶”ê°€ë¨")
else:
    print("\nâœ— I2C ì‹ í˜¸ ë¼ë²¨ ë¶€ì¡±")

print("\n" + "=" * 80)
print("5. ë¹ˆ ë„· ë¼ë²¨ ê²€ì¦")
print("=" * 80)

empty_labels = [l for l in net_labels if not l.text or l.text.strip() == ""]

print(f"\në¹ˆ NetLabel: {len(empty_labels)}ê°œ")

if len(empty_labels) == 0:
    print("âœ“ ë¹ˆ ë„· ë¼ë²¨ ì—†ìŒ (ì •ìƒ)")
else:
    print(f"âœ— ë¹ˆ ë„· ë¼ë²¨ {len(empty_labels)}ê°œ ë°œê²¬")
    for label in empty_labels:
        print(f"  - at ({label.location_x}, {label.location_y})")

print("\n" + "=" * 80)
print("6. ì „ì²´ íšŒë¡œ í†µê³„")
print("=" * 80)

print(f"\nì´ ê°ì²´ ìˆ˜: {len(doc.objects)}")
print(f"  Components: {len(components)}")
print(f"  - ì»¤íŒ¨ì‹œí„°: {len(capacitors)}")
print(f"  - IC: {len([c for c in components if 'MCP' in (c.library_reference or '') or 'TLP' in (c.library_reference or '')])}")
print(f"  Wires: {len(wires)}")
print(f"  Net Labels: {len(net_labels)}")
print(f"  Power Ports: {len(power_ports)}")

print("\n" + "=" * 80)
print("7. ì›ë³¸ ëŒ€ë¹„ ë³€ê²½ ì‚¬í•­")
print("=" * 80)

# ì›ë³¸ íŒŒì¼ íŒŒì‹±
original_doc = parser.parse_file("DI.SchDoc")
original_components = [obj for obj in original_doc.objects if isinstance(obj, Component)]
original_wires = [obj for obj in original_doc.objects if isinstance(obj, Wire)]
original_labels = [obj for obj in original_doc.objects if isinstance(obj, NetLabel)]
original_ports = [obj for obj in original_doc.objects if isinstance(obj, PowerPort)]

print(f"\nì›ë³¸ â†’ ê°œì„ :")
print(f"  ì´ ê°ì²´: {len(original_doc.objects)} â†’ {len(doc.objects)} (+{len(doc.objects) - len(original_doc.objects)})")
print(f"  Components: {len(original_components)} â†’ {len(components)} (+{len(components) - len(original_components)})")
print(f"  Wires: {len(original_wires)} â†’ {len(wires)} (+{len(wires) - len(original_wires)})")
print(f"  Net Labels: {len(original_labels)} â†’ {len(net_labels)} (+{len(net_labels) - len(original_labels)})")
print(f"  Power Ports: {len(original_ports)} â†’ {len(power_ports)} (+{len(power_ports) - len(original_ports)})")

print("\n" + "=" * 80)
print("8. ê²€ì¦ ê²°ê³¼ ìš”ì•½")
print("=" * 80)

checks = [
    ("ë””ì»¤í”Œë§ ì»¤íŒ¨ì‹œí„° (5ê°œ)", len(decoupling_caps) == 5),
    ("ë²Œí¬ ì»¤íŒ¨ì‹œí„° (1ê°œ)", len(bulk_caps) == 1),
    ("VCC PowerPort (1ê°œ ì´ìƒ)", len(vcc_ports) >= 1),
    ("SCL ë¼ë²¨", len(scl_labels) > 0),
    ("SDA ë¼ë²¨", len(sda_labels) > 0),
    ("ë¹ˆ ë„· ë¼ë²¨ ì—†ìŒ", len(empty_labels) == 0),
]

passed = sum(1 for _, result in checks if result)
total = len(checks)

print(f"\nê²€ì¦ í•­ëª©:")
for name, result in checks:
    status = "âœ“" if result else "âœ—"
    print(f"  {status} {name}")

print(f"\ní†µê³¼ìœ¨: {passed}/{total} ({passed * 100 // total}%)")

if passed == total:
    print("\n" + "=" * 80)
    print("ğŸ‰ ëª¨ë“  ê²€ì¦ í†µê³¼!")
    print("=" * 80)
    print("\nDI_improved.SchDoc íŒŒì¼ì´ ì„±ê³µì ìœ¼ë¡œ ìƒì„±ë˜ì—ˆìœ¼ë©°,")
    print("ëª¨ë“  ê°œì„  ì‚¬í•­ì´ ì •í™•íˆ ì ìš©ë˜ì—ˆìŠµë‹ˆë‹¤.")
elif passed >= total * 0.8:
    print(f"\nâœ“ ëŒ€ë¶€ë¶„ì˜ ê²€ì¦ í†µê³¼ ({passed}/{total})")
else:
    print(f"\nâš ï¸  ì¼ë¶€ ê²€ì¦ ì‹¤íŒ¨ ({total - passed}ê°œ í•­ëª©)")

print("\n" + "=" * 80)
