Analysis & Synthesis report for Prime_Finder
Thu Dec 11 03:05:44 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |Prime_Finder_16bit_Top_Group55|main_state
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1
 16. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3
 17. Parameter Settings for Inferred Entity Instance: lpm_divide:Div3
 18. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 19. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2
 20. Parameter Settings for Inferred Entity Instance: lpm_divide:Div2
 21. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 22. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 23. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 24. lpm_mult Parameter Settings by Entity Instance
 25. Post-Synthesis Netlist Statistics for Top Partition
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec 11 03:05:44 2025       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Prime_Finder                                ;
; Top-level Entity Name              ; Prime_Finder_16bit_Top_Group55              ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 1,703                                       ;
;     Total combinational functions  ; 1,658                                       ;
;     Dedicated logic registers      ; 191                                         ;
; Total registers                    ; 191                                         ;
; Total pins                         ; 65                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 2                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                          ;
+------------------------------------------------------------------+--------------------------------+--------------------+
; Option                                                           ; Setting                        ; Default Value      ;
+------------------------------------------------------------------+--------------------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G                 ;                    ;
; Top-level entity name                                            ; Prime_Finder_16bit_Top_Group55 ; Prime_Finder       ;
; Family name                                                      ; MAX 10                         ; Cyclone V          ;
; Use smart compilation                                            ; Off                            ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                             ; On                 ;
; Enable compact report table                                      ; Off                            ; Off                ;
; Restructure Multiplexers                                         ; Auto                           ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                            ; Off                ;
; Preserve fewer node names                                        ; On                             ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable                         ; Enable             ;
; Verilog Version                                                  ; Verilog_2001                   ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993                      ; VHDL_1993          ;
; State Machine Processing                                         ; Auto                           ; Auto               ;
; Safe State Machine                                               ; Off                            ; Off                ;
; Extract Verilog State Machines                                   ; On                             ; On                 ;
; Extract VHDL State Machines                                      ; On                             ; On                 ;
; Ignore Verilog initial constructs                                ; Off                            ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000                           ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                            ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                             ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                             ; On                 ;
; Parallel Synthesis                                               ; On                             ; On                 ;
; DSP Block Balancing                                              ; Auto                           ; Auto               ;
; NOT Gate Push-Back                                               ; On                             ; On                 ;
; Power-Up Don't Care                                              ; On                             ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                            ; Off                ;
; Remove Duplicate Registers                                       ; On                             ; On                 ;
; Ignore CARRY Buffers                                             ; Off                            ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                            ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                            ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                            ; Off                ;
; Ignore LCELL Buffers                                             ; Off                            ; Off                ;
; Ignore SOFT Buffers                                              ; On                             ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                            ; Off                ;
; Optimization Technique                                           ; Balanced                       ; Balanced           ;
; Carry Chain Length                                               ; 70                             ; 70                 ;
; Auto Carry Chains                                                ; On                             ; On                 ;
; Auto Open-Drain Pins                                             ; On                             ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                            ; Off                ;
; Auto ROM Replacement                                             ; On                             ; On                 ;
; Auto RAM Replacement                                             ; On                             ; On                 ;
; Auto DSP Block Replacement                                       ; On                             ; On                 ;
; Auto Shift Register Replacement                                  ; Auto                           ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                           ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                             ; On                 ;
; Strict RAM Replacement                                           ; Off                            ; Off                ;
; Allow Synchronous Control Signals                                ; On                             ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                            ; Off                ;
; Auto RAM Block Balancing                                         ; On                             ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                            ; Off                ;
; Auto Resource Sharing                                            ; Off                            ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                            ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                            ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                            ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                             ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                            ; Off                ;
; Timing-Driven Synthesis                                          ; On                             ; On                 ;
; Report Parameter Settings                                        ; On                             ; On                 ;
; Report Source Assignments                                        ; On                             ; On                 ;
; Report Connectivity Checks                                       ; On                             ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                            ; Off                ;
; Synchronization Register Chain Length                            ; 2                              ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation             ; Normal compilation ;
; HDL message level                                                ; Level2                         ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                            ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                           ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                           ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                            ; 100                ;
; Clock MUX Protection                                             ; On                             ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                            ; Off                ;
; Block Design Naming                                              ; Auto                           ; Auto               ;
; SDC constraint protection                                        ; Off                            ; Off                ;
; Synthesis Effort                                                 ; Auto                           ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                             ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                            ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium                         ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto                           ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                             ; On                 ;
+------------------------------------------------------------------+--------------------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processors 6-16        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                             ;
+------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path   ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                       ; Library ;
+------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------+---------+
; Prime_Finder_16bit_Top_Group55.vhd ; yes             ; User VHDL File               ; D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_16bit_Top_Group55.vhd ;         ;
; lpm_divide.tdf                     ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf                              ;         ;
; abs_divider.inc                    ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc                             ;         ;
; sign_div_unsign.inc                ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc                         ;         ;
; aglobal181.inc                     ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                              ;         ;
; db/lpm_divide_gnl.tdf              ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/db/lpm_divide_gnl.tdf              ;         ;
; db/sign_div_unsign_fnh.tdf         ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/db/sign_div_unsign_fnh.tdf         ;         ;
; db/alt_u_div_8le.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/db/alt_u_div_8le.tdf               ;         ;
; db/add_sub_t3c.tdf                 ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/db/add_sub_t3c.tdf                 ;         ;
; db/add_sub_u3c.tdf                 ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/db/add_sub_u3c.tdf                 ;         ;
; db/lpm_divide_ekl.tdf              ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/db/lpm_divide_ekl.tdf              ;         ;
; db/sign_div_unsign_dkh.tdf         ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/db/sign_div_unsign_dkh.tdf         ;         ;
; db/alt_u_div_4fe.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/db/alt_u_div_4fe.tdf               ;         ;
; db/lpm_divide_8sl.tdf              ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/db/lpm_divide_8sl.tdf              ;         ;
; db/sign_div_unsign_akh.tdf         ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/db/sign_div_unsign_akh.tdf         ;         ;
; db/alt_u_div_uee.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/db/alt_u_div_uee.tdf               ;         ;
; db/lpm_divide_stl.tdf              ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/db/lpm_divide_stl.tdf              ;         ;
; db/sign_div_unsign_ulh.tdf         ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/db/sign_div_unsign_ulh.tdf         ;         ;
; db/alt_u_div_6ie.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/db/alt_u_div_6ie.tdf               ;         ;
; db/lpm_divide_anl.tdf              ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/db/lpm_divide_anl.tdf              ;         ;
; db/sign_div_unsign_9nh.tdf         ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/db/sign_div_unsign_9nh.tdf         ;         ;
; db/alt_u_div_ske.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/db/alt_u_div_ske.tdf               ;         ;
; db/lpm_divide_mtl.tdf              ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/db/lpm_divide_mtl.tdf              ;         ;
; db/sign_div_unsign_olh.tdf         ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/db/sign_div_unsign_olh.tdf         ;         ;
; db/alt_u_div_qhe.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/db/alt_u_div_qhe.tdf               ;         ;
; lpm_mult.tdf                       ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                ;         ;
; lpm_add_sub.inc                    ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                             ;         ;
; multcore.inc                       ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc                                ;         ;
; bypassff.inc                       ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                ;         ;
; altshift.inc                       ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                ;         ;
; db/mult_tns.tdf                    ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/db/mult_tns.tdf                    ;         ;
+------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimated Total logic elements              ; 1,703               ;
;                                             ;                     ;
; Total combinational functions               ; 1658                ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 458                 ;
;     -- 3 input functions                    ; 465                 ;
;     -- <=2 input functions                  ; 735                 ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 1159                ;
;     -- arithmetic mode                      ; 499                 ;
;                                             ;                     ;
; Total registers                             ; 191                 ;
;     -- Dedicated logic registers            ; 191                 ;
;     -- I/O registers                        ; 0                   ;
;                                             ;                     ;
; I/O pins                                    ; 65                  ;
;                                             ;                     ;
; Embedded Multiplier 9-bit elements          ; 2                   ;
;                                             ;                     ;
; Maximum fan-out node                        ; MAX10_CLK1_50~input ;
; Maximum fan-out                             ; 191                 ;
; Total fan-out                               ; 5278                ;
; Average fan-out                             ; 2.66                ;
+---------------------------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+
; Compilation Hierarchy Node             ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                             ; Entity Name                    ; Library Name ;
+----------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+
; |Prime_Finder_16bit_Top_Group55        ; 1658 (453)          ; 191 (191)                 ; 0           ; 0          ; 2            ; 0       ; 1         ; 65   ; 0            ; 0          ; |Prime_Finder_16bit_Top_Group55                                                                                                 ; Prime_Finder_16bit_Top_Group55 ; work         ;
;    |lpm_divide:Div0|                   ; 134 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Prime_Finder_16bit_Top_Group55|lpm_divide:Div0                                                                                 ; lpm_divide                     ; work         ;
;       |lpm_divide_mtl:auto_generated|  ; 134 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Prime_Finder_16bit_Top_Group55|lpm_divide:Div0|lpm_divide_mtl:auto_generated                                                   ; lpm_divide_mtl                 ; work         ;
;          |sign_div_unsign_olh:divider| ; 134 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Prime_Finder_16bit_Top_Group55|lpm_divide:Div0|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider                       ; sign_div_unsign_olh            ; work         ;
;             |alt_u_div_qhe:divider|    ; 134 (134)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Prime_Finder_16bit_Top_Group55|lpm_divide:Div0|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider ; alt_u_div_qhe                  ; work         ;
;    |lpm_divide:Div1|                   ; 223 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Prime_Finder_16bit_Top_Group55|lpm_divide:Div1                                                                                 ; lpm_divide                     ; work         ;
;       |lpm_divide_stl:auto_generated|  ; 223 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Prime_Finder_16bit_Top_Group55|lpm_divide:Div1|lpm_divide_stl:auto_generated                                                   ; lpm_divide_stl                 ; work         ;
;          |sign_div_unsign_ulh:divider| ; 223 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Prime_Finder_16bit_Top_Group55|lpm_divide:Div1|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider                       ; sign_div_unsign_ulh            ; work         ;
;             |alt_u_div_6ie:divider|    ; 223 (223)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Prime_Finder_16bit_Top_Group55|lpm_divide:Div1|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider ; alt_u_div_6ie                  ; work         ;
;    |lpm_divide:Div2|                   ; 46 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Prime_Finder_16bit_Top_Group55|lpm_divide:Div2                                                                                 ; lpm_divide                     ; work         ;
;       |lpm_divide_8sl:auto_generated|  ; 46 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Prime_Finder_16bit_Top_Group55|lpm_divide:Div2|lpm_divide_8sl:auto_generated                                                   ; lpm_divide_8sl                 ; work         ;
;          |sign_div_unsign_akh:divider| ; 46 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Prime_Finder_16bit_Top_Group55|lpm_divide:Div2|lpm_divide_8sl:auto_generated|sign_div_unsign_akh:divider                       ; sign_div_unsign_akh            ; work         ;
;             |alt_u_div_uee:divider|    ; 46 (46)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Prime_Finder_16bit_Top_Group55|lpm_divide:Div2|lpm_divide_8sl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_uee:divider ; alt_u_div_uee                  ; work         ;
;    |lpm_divide:Div3|                   ; 46 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Prime_Finder_16bit_Top_Group55|lpm_divide:Div3                                                                                 ; lpm_divide                     ; work         ;
;       |lpm_divide_8sl:auto_generated|  ; 46 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Prime_Finder_16bit_Top_Group55|lpm_divide:Div3|lpm_divide_8sl:auto_generated                                                   ; lpm_divide_8sl                 ; work         ;
;          |sign_div_unsign_akh:divider| ; 46 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Prime_Finder_16bit_Top_Group55|lpm_divide:Div3|lpm_divide_8sl:auto_generated|sign_div_unsign_akh:divider                       ; sign_div_unsign_akh            ; work         ;
;             |alt_u_div_uee:divider|    ; 46 (46)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Prime_Finder_16bit_Top_Group55|lpm_divide:Div3|lpm_divide_8sl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_uee:divider ; alt_u_div_uee                  ; work         ;
;    |lpm_divide:Mod0|                   ; 269 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Prime_Finder_16bit_Top_Group55|lpm_divide:Mod0                                                                                 ; lpm_divide                     ; work         ;
;       |lpm_divide_anl:auto_generated|  ; 269 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Prime_Finder_16bit_Top_Group55|lpm_divide:Mod0|lpm_divide_anl:auto_generated                                                   ; lpm_divide_anl                 ; work         ;
;          |sign_div_unsign_9nh:divider| ; 269 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Prime_Finder_16bit_Top_Group55|lpm_divide:Mod0|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider                       ; sign_div_unsign_9nh            ; work         ;
;             |alt_u_div_ske:divider|    ; 269 (269)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Prime_Finder_16bit_Top_Group55|lpm_divide:Mod0|lpm_divide_anl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider ; alt_u_div_ske                  ; work         ;
;    |lpm_divide:Mod1|                   ; 367 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Prime_Finder_16bit_Top_Group55|lpm_divide:Mod1                                                                                 ; lpm_divide                     ; work         ;
;       |lpm_divide_gnl:auto_generated|  ; 367 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Prime_Finder_16bit_Top_Group55|lpm_divide:Mod1|lpm_divide_gnl:auto_generated                                                   ; lpm_divide_gnl                 ; work         ;
;          |sign_div_unsign_fnh:divider| ; 367 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Prime_Finder_16bit_Top_Group55|lpm_divide:Mod1|lpm_divide_gnl:auto_generated|sign_div_unsign_fnh:divider                       ; sign_div_unsign_fnh            ; work         ;
;             |alt_u_div_8le:divider|    ; 367 (367)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Prime_Finder_16bit_Top_Group55|lpm_divide:Mod1|lpm_divide_gnl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider ; alt_u_div_8le                  ; work         ;
;    |lpm_divide:Mod2|                   ; 60 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Prime_Finder_16bit_Top_Group55|lpm_divide:Mod2                                                                                 ; lpm_divide                     ; work         ;
;       |lpm_divide_ekl:auto_generated|  ; 60 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Prime_Finder_16bit_Top_Group55|lpm_divide:Mod2|lpm_divide_ekl:auto_generated                                                   ; lpm_divide_ekl                 ; work         ;
;          |sign_div_unsign_dkh:divider| ; 60 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Prime_Finder_16bit_Top_Group55|lpm_divide:Mod2|lpm_divide_ekl:auto_generated|sign_div_unsign_dkh:divider                       ; sign_div_unsign_dkh            ; work         ;
;             |alt_u_div_4fe:divider|    ; 60 (60)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Prime_Finder_16bit_Top_Group55|lpm_divide:Mod2|lpm_divide_ekl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_4fe:divider ; alt_u_div_4fe                  ; work         ;
;    |lpm_divide:Mod3|                   ; 60 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Prime_Finder_16bit_Top_Group55|lpm_divide:Mod3                                                                                 ; lpm_divide                     ; work         ;
;       |lpm_divide_ekl:auto_generated|  ; 60 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Prime_Finder_16bit_Top_Group55|lpm_divide:Mod3|lpm_divide_ekl:auto_generated                                                   ; lpm_divide_ekl                 ; work         ;
;          |sign_div_unsign_dkh:divider| ; 60 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Prime_Finder_16bit_Top_Group55|lpm_divide:Mod3|lpm_divide_ekl:auto_generated|sign_div_unsign_dkh:divider                       ; sign_div_unsign_dkh            ; work         ;
;             |alt_u_div_4fe:divider|    ; 60 (60)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Prime_Finder_16bit_Top_Group55|lpm_divide:Mod3|lpm_divide_ekl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_4fe:divider ; alt_u_div_4fe                  ; work         ;
;    |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |Prime_Finder_16bit_Top_Group55|lpm_mult:Mult0                                                                                  ; lpm_mult                       ; work         ;
;       |mult_tns:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |Prime_Finder_16bit_Top_Group55|lpm_mult:Mult0|mult_tns:auto_generated                                                          ; mult_tns                       ; work         ;
+----------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Prime_Finder_16bit_Top_Group55|main_state                                                                                                                                                                                                                                                                                                                       ;
+--------------------------+------------------------+-----------------------+--------------------------+------------------------+--------------------------+------------------------+--------------------+-------------------------+-----------------------+-----------------------+--------------------------+-----------------------+---------------------+----------------------+
; Name                     ; main_state.SHOW_RESULT ; main_state.CHECK_SQRT ; main_state.DIV_6KP1_COMP ; main_state.CHECK_6K_P1 ; main_state.DIV_6KM1_COMP ; main_state.CHECK_6K_M1 ; main_state.NEXT_6K ; main_state.DIV3_COMPUTE ; main_state.CHECK_DIV3 ; main_state.CHECK_DIV2 ; main_state.CHECK_SPECIAL ; main_state.INIT_CHECK ; main_state.WAIT_LOW ; main_state.WAIT_HIGH ;
+--------------------------+------------------------+-----------------------+--------------------------+------------------------+--------------------------+------------------------+--------------------+-------------------------+-----------------------+-----------------------+--------------------------+-----------------------+---------------------+----------------------+
; main_state.WAIT_HIGH     ; 0                      ; 0                     ; 0                        ; 0                      ; 0                        ; 0                      ; 0                  ; 0                       ; 0                     ; 0                     ; 0                        ; 0                     ; 0                   ; 0                    ;
; main_state.WAIT_LOW      ; 0                      ; 0                     ; 0                        ; 0                      ; 0                        ; 0                      ; 0                  ; 0                       ; 0                     ; 0                     ; 0                        ; 0                     ; 1                   ; 1                    ;
; main_state.INIT_CHECK    ; 0                      ; 0                     ; 0                        ; 0                      ; 0                        ; 0                      ; 0                  ; 0                       ; 0                     ; 0                     ; 0                        ; 1                     ; 0                   ; 1                    ;
; main_state.CHECK_SPECIAL ; 0                      ; 0                     ; 0                        ; 0                      ; 0                        ; 0                      ; 0                  ; 0                       ; 0                     ; 0                     ; 1                        ; 0                     ; 0                   ; 1                    ;
; main_state.CHECK_DIV2    ; 0                      ; 0                     ; 0                        ; 0                      ; 0                        ; 0                      ; 0                  ; 0                       ; 0                     ; 1                     ; 0                        ; 0                     ; 0                   ; 1                    ;
; main_state.CHECK_DIV3    ; 0                      ; 0                     ; 0                        ; 0                      ; 0                        ; 0                      ; 0                  ; 0                       ; 1                     ; 0                     ; 0                        ; 0                     ; 0                   ; 1                    ;
; main_state.DIV3_COMPUTE  ; 0                      ; 0                     ; 0                        ; 0                      ; 0                        ; 0                      ; 0                  ; 1                       ; 0                     ; 0                     ; 0                        ; 0                     ; 0                   ; 1                    ;
; main_state.NEXT_6K       ; 0                      ; 0                     ; 0                        ; 0                      ; 0                        ; 0                      ; 1                  ; 0                       ; 0                     ; 0                     ; 0                        ; 0                     ; 0                   ; 1                    ;
; main_state.CHECK_6K_M1   ; 0                      ; 0                     ; 0                        ; 0                      ; 0                        ; 1                      ; 0                  ; 0                       ; 0                     ; 0                     ; 0                        ; 0                     ; 0                   ; 1                    ;
; main_state.DIV_6KM1_COMP ; 0                      ; 0                     ; 0                        ; 0                      ; 1                        ; 0                      ; 0                  ; 0                       ; 0                     ; 0                     ; 0                        ; 0                     ; 0                   ; 1                    ;
; main_state.CHECK_6K_P1   ; 0                      ; 0                     ; 0                        ; 1                      ; 0                        ; 0                      ; 0                  ; 0                       ; 0                     ; 0                     ; 0                        ; 0                     ; 0                   ; 1                    ;
; main_state.DIV_6KP1_COMP ; 0                      ; 0                     ; 1                        ; 0                      ; 0                        ; 0                      ; 0                  ; 0                       ; 0                     ; 0                     ; 0                        ; 0                     ; 0                   ; 1                    ;
; main_state.CHECK_SQRT    ; 0                      ; 1                     ; 0                        ; 0                      ; 0                        ; 0                      ; 0                  ; 0                       ; 0                     ; 0                     ; 0                        ; 0                     ; 0                   ; 1                    ;
; main_state.SHOW_RESULT   ; 1                      ; 0                     ; 0                        ; 0                      ; 0                        ; 0                      ; 0                  ; 0                       ; 0                     ; 0                     ; 0                        ; 0                     ; 0                   ; 1                    ;
+--------------------------+------------------------+-----------------------+--------------------------+------------------------+--------------------------+------------------------+--------------------+-------------------------+-----------------------+-----------------------+--------------------------+-----------------------+---------------------+----------------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; current_div[0]                        ; Stuck at VCC due to stuck port data_in ;
; div_divisor[0]                        ; Stuck at VCC due to stuck port data_in ;
; k_value[15]                           ; Lost fanout                            ;
; Total Number of Removed Registers = 3 ;                                        ;
+---------------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                         ;
+----------------+---------------------------+----------------------------------------+
; Register name  ; Reason for Removal        ; Registers Removed due to This Register ;
+----------------+---------------------------+----------------------------------------+
; current_div[0] ; Stuck at VCC              ; div_divisor[0]                         ;
;                ; due to stuck port data_in ;                                        ;
+----------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 191   ;
; Number of registers using Synchronous Clear  ; 63    ;
; Number of registers using Synchronous Load   ; 13    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 116   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; key0_stable                             ; 4       ;
; key0_prev                               ; 1       ;
; key1_stable                             ; 4       ;
; key1_prev                               ; 1       ;
; current_div[2]                          ; 4       ;
; key0_sync2                              ; 2       ;
; key1_sync2                              ; 2       ;
; k_value[0]                              ; 5       ;
; key0_sync1                              ; 1       ;
; key1_sync1                              ; 1       ;
; Total number of inverted registers = 10 ;         ;
+-----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Prime_Finder_16bit_Top_Group55|debounce_cnt0[4] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Prime_Finder_16bit_Top_Group55|debounce_cnt1[8] ;
; 6:1                ; 14 bits   ; 56 LEs        ; 14 LEs               ; 42 LEs                 ; Yes        ; |Prime_Finder_16bit_Top_Group55|div_count[13]    ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |Prime_Finder_16bit_Top_Group55|sub_count[0]     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Prime_Finder_16bit_Top_Group55|div_dividend[2]  ;
; 6:1                ; 15 bits   ; 60 LEs        ; 15 LEs               ; 45 LEs                 ; Yes        ; |Prime_Finder_16bit_Top_Group55|k_value[13]      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |Prime_Finder_16bit_Top_Group55|current_div[14]  ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |Prime_Finder_16bit_Top_Group55|Selector150      ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |Prime_Finder_16bit_Top_Group55|Selector135      ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |Prime_Finder_16bit_Top_Group55|Selector140      ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |Prime_Finder_16bit_Top_Group55|Selector34       ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |Prime_Finder_16bit_Top_Group55|Selector43       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                ;
; LPM_WIDTHD             ; 17             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_gnl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ekl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_8sl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_stl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ekl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_8sl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                ;
; LPM_WIDTHD             ; 14             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_anl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_mtl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                 ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16       ; Untyped             ;
; LPM_WIDTHB                                     ; 16       ; Untyped             ;
; LPM_WIDTHP                                     ; 32       ; Untyped             ;
; LPM_WIDTHR                                     ; 32       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_tns ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance         ;
+---------------------------------------+----------------+
; Name                                  ; Value          ;
+---------------------------------------+----------------+
; Number of entity instances            ; 1              ;
; Entity Instance                       ; lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16             ;
;     -- LPM_WIDTHB                     ; 16             ;
;     -- LPM_WIDTHP                     ; 32             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
+---------------------------------------+----------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 65                          ;
; cycloneiii_ff         ; 191                         ;
;     ENA               ; 72                          ;
;     ENA SCLR          ; 31                          ;
;     ENA SLD           ; 13                          ;
;     SCLR              ; 32                          ;
;     plain             ; 43                          ;
; cycloneiii_lcell_comb ; 1661                        ;
;     arith             ; 499                         ;
;         2 data inputs ; 118                         ;
;         3 data inputs ; 381                         ;
;     normal            ; 1162                        ;
;         0 data inputs ; 60                          ;
;         1 data inputs ; 12                          ;
;         2 data inputs ; 548                         ;
;         3 data inputs ; 84                          ;
;         4 data inputs ; 458                         ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 45.50                       ;
; Average LUT depth     ; 26.58                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Dec 11 03:05:18 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Prime_Finder -c Prime_Finder
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file parallel_tb_group55.vhd
    Info (12022): Found design unit 1: Parallel_tb_Group55-sim File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Parallel_tb_Group55.vhd Line: 18
    Info (12023): Found entity 1: Parallel_tb_Group55 File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Parallel_tb_Group55.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file extend_16bit_tb_group55.vhd
    Info (12022): Found design unit 1: Extend_16bit_tb_Group55-sim File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Extend_16bit_tb_Group55.vhd Line: 19
    Info (12023): Found entity 1: Extend_16bit_tb_Group55 File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Extend_16bit_tb_Group55.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file cla_pipeline_tb_group55.vhd
    Info (12022): Found design unit 1: CLA_Pipeline_tb_Group55-sim File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/CLA_Pipeline_tb_Group55.vhd Line: 18
    Info (12023): Found entity 1: CLA_Pipeline_tb_Group55 File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/CLA_Pipeline_tb_Group55.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file algorithm_6k1_tb_group55.vhd
    Info (12022): Found design unit 1: Algorithm_6k1_tb_Group55-sim File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Algorithm_6k1_tb_Group55.vhd Line: 18
    Info (12023): Found entity 1: Algorithm_6k1_tb_Group55 File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Algorithm_6k1_tb_Group55.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file ripsub_8bit_group55.vhd
    Info (12022): Found design unit 1: RipSub_8bit_Group55-structural File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/RipSub_8bit_Group55.vhd Line: 24
    Info (12023): Found entity 1: RipSub_8bit_Group55 File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/RipSub_8bit_Group55.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file prime_finder_parallel_group55.vhd
    Info (12022): Found design unit 1: Prime_Finder_Parallel_Group55-rtl File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_Parallel_Group55.vhd Line: 31
    Info (12023): Found entity 1: Prime_Finder_Parallel_Group55 File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_Parallel_Group55.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file prime_finder_6k1_group55.vhd
    Info (12022): Found design unit 1: Prime_Finder_6k1_Group55-rtl File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_6k1_Group55.vhd Line: 35
    Info (12023): Found entity 1: Prime_Finder_6k1_Group55 File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_6k1_Group55.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file prime_finder_16bit_top_group55.vhd
    Info (12022): Found design unit 1: Prime_Finder_16bit_Top_Group55-rtl File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_16bit_Top_Group55.vhd Line: 53
    Info (12023): Found entity 1: Prime_Finder_16bit_Top_Group55 File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_16bit_Top_Group55.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file longdivision_cla_pipeline_group55.vhd
    Info (12022): Found design unit 1: LongDivision_CLA_Pipeline_Group55-rtl File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/LongDivision_CLA_Pipeline_Group55.vhd Line: 32
    Info (12023): Found entity 1: LongDivision_CLA_Pipeline_Group55 File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/LongDivision_CLA_Pipeline_Group55.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file and_2bit_group55.vhd
    Info (12022): Found design unit 1: And_2bit_Group55-rtl File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/And_2bit_Group55.vhd Line: 19
    Info (12023): Found entity 1: And_2bit_Group55 File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/And_2bit_Group55.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file full_adder_group55.vhd
    Info (12022): Found design unit 1: Full_adder_Group55-rtl File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Full_adder_Group55.vhd Line: 32
    Info (12023): Found entity 1: Full_adder_Group55 File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Full_adder_Group55.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file multiplier_4bit_group55.vhd
    Info (12022): Found design unit 1: Multiplier_4bit_Group55-structural File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Multiplier_4bit_Group55.vhd Line: 47
    Info (12023): Found entity 1: Multiplier_4bit_Group55 File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Multiplier_4bit_Group55.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file ripsub_4bit_group55.vhd
    Info (12022): Found design unit 1: RipSub_4bit_Group55-dataflow File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/RipSub_4bit_Group55.vhd Line: 34
    Info (12023): Found entity 1: RipSub_4bit_Group55 File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/RipSub_4bit_Group55.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file longdivision_4bit_group55.vhd
    Info (12022): Found design unit 1: LongDivision_4bit_Group55-rtl File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/LongDivision_4bit_Group55.vhd Line: 41
    Info (12023): Found entity 1: LongDivision_4bit_Group55 File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/LongDivision_4bit_Group55.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file prime_finder_group55.vhd
    Info (12022): Found design unit 1: Prime_Finder_Group55-rtl File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_Group55.vhd Line: 51
    Info (12023): Found entity 1: Prime_Finder_Group55 File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_Group55.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file prime_finder_top_group55.vhd
    Info (12022): Found design unit 1: Prime_Finder_Top_Group55-rtl File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_Top_Group55.vhd Line: 44
    Info (12023): Found entity 1: Prime_Finder_Top_Group55 File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_Top_Group55.vhd Line: 23
Info (12127): Elaborating entity "Prime_Finder_16bit_Top_Group55" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Prime_Finder_16bit_Top_Group55.vhd(81): object "data_low" assigned a value but never read File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_16bit_Top_Group55.vhd Line: 81
Warning (10036): Verilog HDL or VHDL warning at Prime_Finder_16bit_Top_Group55.vhd(123): object "div_remainder" assigned a value but never read File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_16bit_Top_Group55.vhd Line: 123
Warning (10036): Verilog HDL or VHDL warning at Prime_Finder_16bit_Top_Group55.vhd(135): object "divisor_sq" assigned a value but never read File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_16bit_Top_Group55.vhd Line: 135
Info (278001): Inferred 9 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod1" File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_16bit_Top_Group55.vhd Line: 580
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod3" File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_16bit_Top_Group55.vhd Line: 596
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div3" File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_16bit_Top_Group55.vhd Line: 595
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1" File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_16bit_Top_Group55.vhd Line: 579
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod2" File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_16bit_Top_Group55.vhd Line: 594
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div2" File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_16bit_Top_Group55.vhd Line: 593
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0" File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_16bit_Top_Group55.vhd Line: 571
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_16bit_Top_Group55.vhd Line: 570
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0" File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_16bit_Top_Group55.vhd Line: 453
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod1" File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_16bit_Top_Group55.vhd Line: 580
Info (12133): Instantiated megafunction "lpm_divide:Mod1" with the following parameter: File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_16bit_Top_Group55.vhd Line: 580
    Info (12134): Parameter "LPM_WIDTHN" = "17"
    Info (12134): Parameter "LPM_WIDTHD" = "17"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_gnl.tdf
    Info (12023): Found entity 1: lpm_divide_gnl File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/db/lpm_divide_gnl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_fnh File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/db/sign_div_unsign_fnh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_8le.tdf
    Info (12023): Found entity 1: alt_u_div_8le File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/db/alt_u_div_8le.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/db/add_sub_t3c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/db/add_sub_u3c.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod3" File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_16bit_Top_Group55.vhd Line: 596
Info (12133): Instantiated megafunction "lpm_divide:Mod3" with the following parameter: File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_16bit_Top_Group55.vhd Line: 596
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ekl.tdf
    Info (12023): Found entity 1: lpm_divide_ekl File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/db/lpm_divide_ekl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dkh File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/db/sign_div_unsign_dkh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_4fe.tdf
    Info (12023): Found entity 1: alt_u_div_4fe File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/db/alt_u_div_4fe.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div3" File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_16bit_Top_Group55.vhd Line: 595
Info (12133): Instantiated megafunction "lpm_divide:Div3" with the following parameter: File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_16bit_Top_Group55.vhd Line: 595
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_8sl.tdf
    Info (12023): Found entity 1: lpm_divide_8sl File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/db/lpm_divide_8sl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info (12023): Found entity 1: sign_div_unsign_akh File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/db/sign_div_unsign_akh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_uee.tdf
    Info (12023): Found entity 1: alt_u_div_uee File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/db/alt_u_div_uee.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div1" File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_16bit_Top_Group55.vhd Line: 579
Info (12133): Instantiated megafunction "lpm_divide:Div1" with the following parameter: File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_16bit_Top_Group55.vhd Line: 579
    Info (12134): Parameter "LPM_WIDTHN" = "17"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_stl.tdf
    Info (12023): Found entity 1: lpm_divide_stl File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/db/lpm_divide_stl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ulh File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/db/sign_div_unsign_ulh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6ie.tdf
    Info (12023): Found entity 1: alt_u_div_6ie File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/db/alt_u_div_6ie.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod0" File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_16bit_Top_Group55.vhd Line: 571
Info (12133): Instantiated megafunction "lpm_divide:Mod0" with the following parameter: File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_16bit_Top_Group55.vhd Line: 571
    Info (12134): Parameter "LPM_WIDTHN" = "14"
    Info (12134): Parameter "LPM_WIDTHD" = "14"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_anl.tdf
    Info (12023): Found entity 1: lpm_divide_anl File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/db/lpm_divide_anl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/db/sign_div_unsign_9nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf
    Info (12023): Found entity 1: alt_u_div_ske File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/db/alt_u_div_ske.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0" File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_16bit_Top_Group55.vhd Line: 570
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter: File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_16bit_Top_Group55.vhd Line: 570
    Info (12134): Parameter "LPM_WIDTHN" = "14"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_mtl.tdf
    Info (12023): Found entity 1: lpm_divide_mtl File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/db/lpm_divide_mtl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/db/sign_div_unsign_olh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qhe.tdf
    Info (12023): Found entity 1: alt_u_div_qhe File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/db/alt_u_div_qhe.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult0" File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_16bit_Top_Group55.vhd Line: 453
Info (12133): Instantiated megafunction "lpm_mult:Mult0" with the following parameter: File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_16bit_Top_Group55.vhd Line: 453
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_tns.tdf
    Info (12023): Found entity 1: mult_tns File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/db/mult_tns.tdf Line: 28
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[8]" File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_16bit_Top_Group55.vhd Line: 35
    Warning (15610): No output dependent on input pin "SW[9]" File: D:/intelFPGA_lite/18.1/project/PrimeFinder/Prime_Finder_Phase_2/Prime_Finder_16bit_Top_Group55.vhd Line: 35
Info (21057): Implemented 1771 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 52 output pins
    Info (21061): Implemented 1704 logic cells
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4892 megabytes
    Info: Processing ended: Thu Dec 11 03:05:44 2025
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:46


