Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Tue Mar 24 00:37:40 2020
| Host         : Nelson running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file EggD_timing_summary_routed.rpt -rpx EggD_timing_summary_routed.rpx
| Design       : EggD
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 24 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: INCREMENT_COUNT_TIME/debounce_min/Q1_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: INCREMENT_COUNT_TIME/debounce_min/Q2_bar_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: INCREMENT_COUNT_TIME/debounce_min/SLOW_CLK/slow_clk_reg/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: INCREMENT_COUNT_TIME/debounce_sec/Q1_reg/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: INCREMENT_COUNT_TIME/debounce_sec/Q2_bar_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: INCREMENT_COUNT_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: INCREMENT_COUNT_TIME/min_reg[0]_C/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: INCREMENT_COUNT_TIME/min_reg[0]_LDC/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: INCREMENT_COUNT_TIME/min_reg[0]_P/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: INCREMENT_COUNT_TIME/min_reg[1]_C/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: INCREMENT_COUNT_TIME/min_reg[1]_LDC/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: INCREMENT_COUNT_TIME/min_reg[1]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: INCREMENT_COUNT_TIME/min_reg[2]_C/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: INCREMENT_COUNT_TIME/min_reg[2]_LDC/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: INCREMENT_COUNT_TIME/min_reg[2]_P/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: INCREMENT_COUNT_TIME/min_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: INCREMENT_COUNT_TIME/min_reg[3]_LDC/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: INCREMENT_COUNT_TIME/min_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: INCREMENT_COUNT_TIME/min_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: INCREMENT_COUNT_TIME/min_reg[4]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: INCREMENT_COUNT_TIME/min_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: INCREMENT_COUNT_TIME/min_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: INCREMENT_COUNT_TIME/min_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: INCREMENT_COUNT_TIME/min_reg[5]_P/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: INCREMENT_COUNT_TIME/sec_reg[0]_C/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: INCREMENT_COUNT_TIME/sec_reg[0]_LDC/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: INCREMENT_COUNT_TIME/sec_reg[0]_P/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: INCREMENT_COUNT_TIME/sec_reg[1]_C/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: INCREMENT_COUNT_TIME/sec_reg[1]_LDC/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: INCREMENT_COUNT_TIME/sec_reg[1]_P/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: INCREMENT_COUNT_TIME/sec_reg[2]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: INCREMENT_COUNT_TIME/sec_reg[2]_LDC/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: INCREMENT_COUNT_TIME/sec_reg[2]_P/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: INCREMENT_COUNT_TIME/sec_reg[3]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: INCREMENT_COUNT_TIME/sec_reg[3]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: INCREMENT_COUNT_TIME/sec_reg[3]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: INCREMENT_COUNT_TIME/sec_reg[4]_C/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: INCREMENT_COUNT_TIME/sec_reg[4]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: INCREMENT_COUNT_TIME/sec_reg[4]_P/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: INCREMENT_COUNT_TIME/sec_reg[5]_C/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: INCREMENT_COUNT_TIME/sec_reg[5]_LDC/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: INCREMENT_COUNT_TIME/sec_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: RUN_COUNT_TIME/min_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: RUN_COUNT_TIME/min_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RUN_COUNT_TIME/min_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RUN_COUNT_TIME/min_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: RUN_COUNT_TIME/sec_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: RUN_COUNT_TIME/sec_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RUN_COUNT_TIME/sec_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RUN_COUNT_TIME/sec_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RUN_COUNT_TIME/sec_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RUN_COUNT_TIME/sec_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RUN_COUNT_TIME/sec_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RUN_COUNT_TIME/sec_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RUN_COUNT_TIME/sec_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RUN_COUNT_TIME/sec_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RUN_COUNT_TIME/sec_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RUN_COUNT_TIME/sec_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: SET_COOK_TIME/debounce_sec/Q1_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: SET_COOK_TIME/debounce_sec/Q2_bar_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SET_COOK_TIME/min_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SET_COOK_TIME/min_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SET_COOK_TIME/min_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SET_COOK_TIME/min_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SET_COOK_TIME/min_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SET_COOK_TIME/min_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SET_COOK_TIME/sec_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SET_COOK_TIME/sec_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SET_COOK_TIME/sec_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SET_COOK_TIME/sec_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SET_COOK_TIME/sec_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SET_COOK_TIME/sec_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clk1_2hz/clk_out_reg/Q (HIGH)

 There are 91 register/latch pins with no clock driven by root clock pin: clk1hz/clk_out_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: state_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: state_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 385 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 12 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    194.696        0.000                      0                  231        0.190        0.000                      0                  231        3.000        0.000                       0                   107  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
CLK100MHZ             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      194.696        0.000                      0                  165        0.190        0.000                      0                  165       13.360        0.000                       0                   103  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0      196.021        0.000                      0                   66        0.813        0.000                      0                   66  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clk5mhz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  clk5mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk5mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk5mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk5mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk5mhz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      194.696ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.696ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 2.428ns (47.877%)  route 2.643ns (52.123%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 197.888 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.448ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.181    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.888 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -3.178    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.082 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.633    -1.448    clk1hz/clk_out1
    SLICE_X42Y94         FDCE                                         r  clk1hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDCE (Prop_fdce_C_Q)         0.518    -0.930 r  clk1hz/counter_reg[15]/Q
                         net (fo=2, routed)           1.025     0.095    clk1hz/counter_reg[15]
    SLICE_X43Y95         LUT4 (Prop_lut4_I0_O)        0.124     0.219 r  clk1hz/clk_out_i_8/O
                         net (fo=1, routed)           0.634     0.853    clk1hz/clk_out_i_8_n_0
    SLICE_X43Y96         LUT6 (Prop_lut6_I2_O)        0.124     0.977 r  clk1hz/clk_out_i_3/O
                         net (fo=17, routed)          0.984     1.961    clk1hz/clk_out_i_3_n_0
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.124     2.085 r  clk1hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     2.085    clk1hz/counter[0]_i_6_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.598 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.598    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.715 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.715    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.832 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.832    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.949 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.949    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.066 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.066    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.183 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.183    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.300 r  clk1hz/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.300    clk1hz/counter_reg[24]_i_1_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.623 r  clk1hz/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.623    clk1hz/counter_reg[28]_i_1_n_6
    SLICE_X42Y98         FDCE                                         r  clk1hz/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    N15                                               0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814   200.814 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322   194.654 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   196.284    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.375 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.513   197.888    clk1hz/clk_out1
    SLICE_X42Y98         FDCE                                         r  clk1hz/counter_reg[29]/C
                         clock pessimism              0.640   198.528    
                         clock uncertainty           -0.318   198.210    
    SLICE_X42Y98         FDCE (Setup_fdce_C_D)        0.109   198.319    clk1hz/counter_reg[29]
  -------------------------------------------------------------------
                         required time                        198.319    
                         arrival time                          -3.623    
  -------------------------------------------------------------------
                         slack                                194.696    

Slack (MET) :             194.704ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.063ns  (logic 2.420ns (47.794%)  route 2.643ns (52.206%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 197.888 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.448ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.181    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.888 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -3.178    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.082 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.633    -1.448    clk1hz/clk_out1
    SLICE_X42Y94         FDCE                                         r  clk1hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDCE (Prop_fdce_C_Q)         0.518    -0.930 r  clk1hz/counter_reg[15]/Q
                         net (fo=2, routed)           1.025     0.095    clk1hz/counter_reg[15]
    SLICE_X43Y95         LUT4 (Prop_lut4_I0_O)        0.124     0.219 r  clk1hz/clk_out_i_8/O
                         net (fo=1, routed)           0.634     0.853    clk1hz/clk_out_i_8_n_0
    SLICE_X43Y96         LUT6 (Prop_lut6_I2_O)        0.124     0.977 r  clk1hz/clk_out_i_3/O
                         net (fo=17, routed)          0.984     1.961    clk1hz/clk_out_i_3_n_0
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.124     2.085 r  clk1hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     2.085    clk1hz/counter[0]_i_6_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.598 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.598    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.715 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.715    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.832 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.832    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.949 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.949    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.066 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.066    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.183 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.183    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.300 r  clk1hz/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.300    clk1hz/counter_reg[24]_i_1_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.615 r  clk1hz/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.615    clk1hz/counter_reg[28]_i_1_n_4
    SLICE_X42Y98         FDCE                                         r  clk1hz/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    N15                                               0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814   200.814 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322   194.654 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   196.284    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.375 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.513   197.888    clk1hz/clk_out1
    SLICE_X42Y98         FDCE                                         r  clk1hz/counter_reg[31]/C
                         clock pessimism              0.640   198.528    
                         clock uncertainty           -0.318   198.210    
    SLICE_X42Y98         FDCE (Setup_fdce_C_D)        0.109   198.319    clk1hz/counter_reg[31]
  -------------------------------------------------------------------
                         required time                        198.319    
                         arrival time                          -3.615    
  -------------------------------------------------------------------
                         slack                                194.704    

Slack (MET) :             194.780ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.987ns  (logic 2.344ns (46.999%)  route 2.643ns (53.001%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 197.888 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.448ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.181    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.888 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -3.178    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.082 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.633    -1.448    clk1hz/clk_out1
    SLICE_X42Y94         FDCE                                         r  clk1hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDCE (Prop_fdce_C_Q)         0.518    -0.930 r  clk1hz/counter_reg[15]/Q
                         net (fo=2, routed)           1.025     0.095    clk1hz/counter_reg[15]
    SLICE_X43Y95         LUT4 (Prop_lut4_I0_O)        0.124     0.219 r  clk1hz/clk_out_i_8/O
                         net (fo=1, routed)           0.634     0.853    clk1hz/clk_out_i_8_n_0
    SLICE_X43Y96         LUT6 (Prop_lut6_I2_O)        0.124     0.977 r  clk1hz/clk_out_i_3/O
                         net (fo=17, routed)          0.984     1.961    clk1hz/clk_out_i_3_n_0
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.124     2.085 r  clk1hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     2.085    clk1hz/counter[0]_i_6_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.598 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.598    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.715 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.715    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.832 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.832    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.949 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.949    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.066 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.066    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.183 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.183    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.300 r  clk1hz/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.300    clk1hz/counter_reg[24]_i_1_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.539 r  clk1hz/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.539    clk1hz/counter_reg[28]_i_1_n_5
    SLICE_X42Y98         FDCE                                         r  clk1hz/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    N15                                               0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814   200.814 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322   194.654 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   196.284    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.375 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.513   197.888    clk1hz/clk_out1
    SLICE_X42Y98         FDCE                                         r  clk1hz/counter_reg[30]/C
                         clock pessimism              0.640   198.528    
                         clock uncertainty           -0.318   198.210    
    SLICE_X42Y98         FDCE (Setup_fdce_C_D)        0.109   198.319    clk1hz/counter_reg[30]
  -------------------------------------------------------------------
                         required time                        198.319    
                         arrival time                          -3.539    
  -------------------------------------------------------------------
                         slack                                194.780    

Slack (MET) :             194.800ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 2.324ns (46.785%)  route 2.643ns (53.215%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 197.888 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.448ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.181    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.888 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -3.178    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.082 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.633    -1.448    clk1hz/clk_out1
    SLICE_X42Y94         FDCE                                         r  clk1hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDCE (Prop_fdce_C_Q)         0.518    -0.930 r  clk1hz/counter_reg[15]/Q
                         net (fo=2, routed)           1.025     0.095    clk1hz/counter_reg[15]
    SLICE_X43Y95         LUT4 (Prop_lut4_I0_O)        0.124     0.219 r  clk1hz/clk_out_i_8/O
                         net (fo=1, routed)           0.634     0.853    clk1hz/clk_out_i_8_n_0
    SLICE_X43Y96         LUT6 (Prop_lut6_I2_O)        0.124     0.977 r  clk1hz/clk_out_i_3/O
                         net (fo=17, routed)          0.984     1.961    clk1hz/clk_out_i_3_n_0
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.124     2.085 r  clk1hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     2.085    clk1hz/counter[0]_i_6_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.598 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.598    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.715 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.715    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.832 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.832    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.949 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.949    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.066 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.066    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.183 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.183    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.300 r  clk1hz/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.300    clk1hz/counter_reg[24]_i_1_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.519 r  clk1hz/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.519    clk1hz/counter_reg[28]_i_1_n_7
    SLICE_X42Y98         FDCE                                         r  clk1hz/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    N15                                               0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814   200.814 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322   194.654 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   196.284    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.375 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.513   197.888    clk1hz/clk_out1
    SLICE_X42Y98         FDCE                                         r  clk1hz/counter_reg[28]/C
                         clock pessimism              0.640   198.528    
                         clock uncertainty           -0.318   198.210    
    SLICE_X42Y98         FDCE (Setup_fdce_C_D)        0.109   198.319    clk1hz/counter_reg[28]
  -------------------------------------------------------------------
                         required time                        198.319    
                         arrival time                          -3.519    
  -------------------------------------------------------------------
                         slack                                194.800    

Slack (MET) :             194.813ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.954ns  (logic 2.311ns (46.646%)  route 2.643ns (53.354%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 197.888 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.448ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.181    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.888 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -3.178    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.082 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.633    -1.448    clk1hz/clk_out1
    SLICE_X42Y94         FDCE                                         r  clk1hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDCE (Prop_fdce_C_Q)         0.518    -0.930 r  clk1hz/counter_reg[15]/Q
                         net (fo=2, routed)           1.025     0.095    clk1hz/counter_reg[15]
    SLICE_X43Y95         LUT4 (Prop_lut4_I0_O)        0.124     0.219 r  clk1hz/clk_out_i_8/O
                         net (fo=1, routed)           0.634     0.853    clk1hz/clk_out_i_8_n_0
    SLICE_X43Y96         LUT6 (Prop_lut6_I2_O)        0.124     0.977 r  clk1hz/clk_out_i_3/O
                         net (fo=17, routed)          0.984     1.961    clk1hz/clk_out_i_3_n_0
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.124     2.085 r  clk1hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     2.085    clk1hz/counter[0]_i_6_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.598 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.598    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.715 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.715    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.832 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.832    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.949 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.949    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.066 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.066    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.183 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.183    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.506 r  clk1hz/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.506    clk1hz/counter_reg[24]_i_1_n_6
    SLICE_X42Y97         FDCE                                         r  clk1hz/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    N15                                               0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814   200.814 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322   194.654 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   196.284    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.375 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.513   197.888    clk1hz/clk_out1
    SLICE_X42Y97         FDCE                                         r  clk1hz/counter_reg[25]/C
                         clock pessimism              0.640   198.528    
                         clock uncertainty           -0.318   198.210    
    SLICE_X42Y97         FDCE (Setup_fdce_C_D)        0.109   198.319    clk1hz/counter_reg[25]
  -------------------------------------------------------------------
                         required time                        198.319    
                         arrival time                          -3.506    
  -------------------------------------------------------------------
                         slack                                194.813    

Slack (MET) :             194.821ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.946ns  (logic 2.303ns (46.559%)  route 2.643ns (53.441%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 197.888 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.448ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.181    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.888 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -3.178    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.082 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.633    -1.448    clk1hz/clk_out1
    SLICE_X42Y94         FDCE                                         r  clk1hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDCE (Prop_fdce_C_Q)         0.518    -0.930 r  clk1hz/counter_reg[15]/Q
                         net (fo=2, routed)           1.025     0.095    clk1hz/counter_reg[15]
    SLICE_X43Y95         LUT4 (Prop_lut4_I0_O)        0.124     0.219 r  clk1hz/clk_out_i_8/O
                         net (fo=1, routed)           0.634     0.853    clk1hz/clk_out_i_8_n_0
    SLICE_X43Y96         LUT6 (Prop_lut6_I2_O)        0.124     0.977 r  clk1hz/clk_out_i_3/O
                         net (fo=17, routed)          0.984     1.961    clk1hz/clk_out_i_3_n_0
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.124     2.085 r  clk1hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     2.085    clk1hz/counter[0]_i_6_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.598 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.598    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.715 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.715    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.832 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.832    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.949 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.949    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.066 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.066    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.183 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.183    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.498 r  clk1hz/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.498    clk1hz/counter_reg[24]_i_1_n_4
    SLICE_X42Y97         FDCE                                         r  clk1hz/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    N15                                               0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814   200.814 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322   194.654 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   196.284    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.375 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.513   197.888    clk1hz/clk_out1
    SLICE_X42Y97         FDCE                                         r  clk1hz/counter_reg[27]/C
                         clock pessimism              0.640   198.528    
                         clock uncertainty           -0.318   198.210    
    SLICE_X42Y97         FDCE (Setup_fdce_C_D)        0.109   198.319    clk1hz/counter_reg[27]
  -------------------------------------------------------------------
                         required time                        198.319    
                         arrival time                          -3.498    
  -------------------------------------------------------------------
                         slack                                194.821    

Slack (MET) :             194.897ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.870ns  (logic 2.227ns (45.726%)  route 2.643ns (54.274%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 197.888 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.448ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.181    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.888 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -3.178    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.082 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.633    -1.448    clk1hz/clk_out1
    SLICE_X42Y94         FDCE                                         r  clk1hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDCE (Prop_fdce_C_Q)         0.518    -0.930 r  clk1hz/counter_reg[15]/Q
                         net (fo=2, routed)           1.025     0.095    clk1hz/counter_reg[15]
    SLICE_X43Y95         LUT4 (Prop_lut4_I0_O)        0.124     0.219 r  clk1hz/clk_out_i_8/O
                         net (fo=1, routed)           0.634     0.853    clk1hz/clk_out_i_8_n_0
    SLICE_X43Y96         LUT6 (Prop_lut6_I2_O)        0.124     0.977 r  clk1hz/clk_out_i_3/O
                         net (fo=17, routed)          0.984     1.961    clk1hz/clk_out_i_3_n_0
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.124     2.085 r  clk1hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     2.085    clk1hz/counter[0]_i_6_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.598 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.598    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.715 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.715    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.832 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.832    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.949 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.949    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.066 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.066    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.183 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.183    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.422 r  clk1hz/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.422    clk1hz/counter_reg[24]_i_1_n_5
    SLICE_X42Y97         FDCE                                         r  clk1hz/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    N15                                               0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814   200.814 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322   194.654 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   196.284    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.375 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.513   197.888    clk1hz/clk_out1
    SLICE_X42Y97         FDCE                                         r  clk1hz/counter_reg[26]/C
                         clock pessimism              0.640   198.528    
                         clock uncertainty           -0.318   198.210    
    SLICE_X42Y97         FDCE (Setup_fdce_C_D)        0.109   198.319    clk1hz/counter_reg[26]
  -------------------------------------------------------------------
                         required time                        198.319    
                         arrival time                          -3.422    
  -------------------------------------------------------------------
                         slack                                194.897    

Slack (MET) :             194.917ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.850ns  (logic 2.207ns (45.502%)  route 2.643ns (54.498%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 197.888 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.448ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.181    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.888 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -3.178    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.082 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.633    -1.448    clk1hz/clk_out1
    SLICE_X42Y94         FDCE                                         r  clk1hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDCE (Prop_fdce_C_Q)         0.518    -0.930 r  clk1hz/counter_reg[15]/Q
                         net (fo=2, routed)           1.025     0.095    clk1hz/counter_reg[15]
    SLICE_X43Y95         LUT4 (Prop_lut4_I0_O)        0.124     0.219 r  clk1hz/clk_out_i_8/O
                         net (fo=1, routed)           0.634     0.853    clk1hz/clk_out_i_8_n_0
    SLICE_X43Y96         LUT6 (Prop_lut6_I2_O)        0.124     0.977 r  clk1hz/clk_out_i_3/O
                         net (fo=17, routed)          0.984     1.961    clk1hz/clk_out_i_3_n_0
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.124     2.085 r  clk1hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     2.085    clk1hz/counter[0]_i_6_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.598 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.598    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.715 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.715    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.832 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.832    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.949 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.949    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.066 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.066    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.183 r  clk1hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.183    clk1hz/counter_reg[20]_i_1_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.402 r  clk1hz/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.402    clk1hz/counter_reg[24]_i_1_n_7
    SLICE_X42Y97         FDCE                                         r  clk1hz/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    N15                                               0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814   200.814 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322   194.654 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   196.284    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.375 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.513   197.888    clk1hz/clk_out1
    SLICE_X42Y97         FDCE                                         r  clk1hz/counter_reg[24]/C
                         clock pessimism              0.640   198.528    
                         clock uncertainty           -0.318   198.210    
    SLICE_X42Y97         FDCE (Setup_fdce_C_D)        0.109   198.319    clk1hz/counter_reg[24]
  -------------------------------------------------------------------
                         required time                        198.319    
                         arrival time                          -3.402    
  -------------------------------------------------------------------
                         slack                                194.917    

Slack (MET) :             194.929ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.837ns  (logic 2.194ns (45.355%)  route 2.643ns (54.645%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.113ns = ( 197.887 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.448ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.181    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.888 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -3.178    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.082 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.633    -1.448    clk1hz/clk_out1
    SLICE_X42Y94         FDCE                                         r  clk1hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDCE (Prop_fdce_C_Q)         0.518    -0.930 r  clk1hz/counter_reg[15]/Q
                         net (fo=2, routed)           1.025     0.095    clk1hz/counter_reg[15]
    SLICE_X43Y95         LUT4 (Prop_lut4_I0_O)        0.124     0.219 r  clk1hz/clk_out_i_8/O
                         net (fo=1, routed)           0.634     0.853    clk1hz/clk_out_i_8_n_0
    SLICE_X43Y96         LUT6 (Prop_lut6_I2_O)        0.124     0.977 r  clk1hz/clk_out_i_3/O
                         net (fo=17, routed)          0.984     1.961    clk1hz/clk_out_i_3_n_0
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.124     2.085 r  clk1hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     2.085    clk1hz/counter[0]_i_6_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.598 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.598    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.715 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.715    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.832 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.832    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.949 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.949    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.066 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.066    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.389 r  clk1hz/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.389    clk1hz/counter_reg[20]_i_1_n_6
    SLICE_X42Y96         FDCE                                         r  clk1hz/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    N15                                               0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814   200.814 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322   194.654 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   196.284    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.375 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.512   197.887    clk1hz/clk_out1
    SLICE_X42Y96         FDCE                                         r  clk1hz/counter_reg[21]/C
                         clock pessimism              0.640   198.527    
                         clock uncertainty           -0.318   198.209    
    SLICE_X42Y96         FDCE (Setup_fdce_C_D)        0.109   198.318    clk1hz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                        198.318    
                         arrival time                          -3.389    
  -------------------------------------------------------------------
                         slack                                194.929    

Slack (MET) :             194.937ns  (required time - arrival time)
  Source:                 clk1hz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.829ns  (logic 2.186ns (45.265%)  route 2.643ns (54.735%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.113ns = ( 197.887 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.448ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.181    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.888 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -3.178    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.082 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.633    -1.448    clk1hz/clk_out1
    SLICE_X42Y94         FDCE                                         r  clk1hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDCE (Prop_fdce_C_Q)         0.518    -0.930 r  clk1hz/counter_reg[15]/Q
                         net (fo=2, routed)           1.025     0.095    clk1hz/counter_reg[15]
    SLICE_X43Y95         LUT4 (Prop_lut4_I0_O)        0.124     0.219 r  clk1hz/clk_out_i_8/O
                         net (fo=1, routed)           0.634     0.853    clk1hz/clk_out_i_8_n_0
    SLICE_X43Y96         LUT6 (Prop_lut6_I2_O)        0.124     0.977 r  clk1hz/clk_out_i_3/O
                         net (fo=17, routed)          0.984     1.961    clk1hz/clk_out_i_3_n_0
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.124     2.085 r  clk1hz/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     2.085    clk1hz/counter[0]_i_6_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.598 r  clk1hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.598    clk1hz/counter_reg[0]_i_1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.715 r  clk1hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.715    clk1hz/counter_reg[4]_i_1_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.832 r  clk1hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.832    clk1hz/counter_reg[8]_i_1_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.949 r  clk1hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.949    clk1hz/counter_reg[12]_i_1_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.066 r  clk1hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.066    clk1hz/counter_reg[16]_i_1_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.381 r  clk1hz/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.381    clk1hz/counter_reg[20]_i_1_n_4
    SLICE_X42Y96         FDCE                                         r  clk1hz/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    N15                                               0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814   200.814 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322   194.654 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   196.284    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.375 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.512   197.887    clk1hz/clk_out1
    SLICE_X42Y96         FDCE                                         r  clk1hz/counter_reg[23]/C
                         clock pessimism              0.640   198.527    
                         clock uncertainty           -0.318   198.209    
    SLICE_X42Y96         FDCE (Setup_fdce_C_D)        0.109   198.318    clk1hz/counter_reg[23]
  -------------------------------------------------------------------
                         required time                        198.318    
                         arrival time                          -3.381    
  -------------------------------------------------------------------
                         slack                                194.937    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 clk1hz/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.209ns (71.030%)  route 0.085ns (28.970%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.912ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.759 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.264    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.238 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566    -0.672    clk1hz/clk_out1
    SLICE_X42Y94         FDCE                                         r  clk1hz/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.508 r  clk1hz/counter_reg[14]/Q
                         net (fo=17, routed)          0.085    -0.423    clk1hz/counter_reg[14]
    SLICE_X43Y94         LUT5 (Prop_lut5_I1_O)        0.045    -0.378 r  clk1hz/clk_out_i_1__0/O
                         net (fo=1, routed)           0.000    -0.378    clk1hz/clk_out_i_1__0_n_0
    SLICE_X43Y94         FDCE                                         r  clk1hz/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.845    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.316 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.776    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.836    -0.912    clk1hz/clk_out1
    SLICE_X43Y94         FDCE                                         r  clk1hz/clk_out_reg/C
                         clock pessimism              0.252    -0.659    
    SLICE_X43Y94         FDCE (Hold_fdce_C_D)         0.091    -0.568    clk1hz/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.281%)  route 0.127ns (37.719%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.759 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.264    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.238 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.567    -0.671    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X34Y91         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.507 r  SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/Q
                         net (fo=3, routed)           0.127    -0.381    SET_COOK_TIME/debounce_sec/SLOW_CLK/Q1_reg
    SLICE_X34Y91         LUT4 (Prop_lut4_I3_O)        0.045    -0.336 r  SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.336    SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_i_1_n_0
    SLICE_X34Y91         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.845    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.316 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.776    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.838    -0.910    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X34Y91         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/C
                         clock pessimism              0.238    -0.671    
    SLICE_X34Y91         FDCE (Hold_fdce_C_D)         0.121    -0.550    SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk1hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.912ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.759 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.264    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.238 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566    -0.672    clk1hz/clk_out1
    SLICE_X42Y95         FDCE                                         r  clk1hz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDCE (Prop_fdce_C_Q)         0.164    -0.508 r  clk1hz/counter_reg[18]/Q
                         net (fo=2, routed)           0.125    -0.383    clk1hz/counter_reg[18]
    SLICE_X42Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.273 r  clk1hz/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.273    clk1hz/counter_reg[16]_i_1_n_5
    SLICE_X42Y95         FDCE                                         r  clk1hz/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.845    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.316 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.776    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.836    -0.912    clk1hz/clk_out1
    SLICE_X42Y95         FDCE                                         r  clk1hz/counter_reg[18]/C
                         clock pessimism              0.239    -0.672    
    SLICE_X42Y95         FDCE (Hold_fdce_C_D)         0.134    -0.538    clk1hz/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk1hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.759 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.264    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.238 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.567    -0.671    clk1hz/clk_out1
    SLICE_X42Y97         FDCE                                         r  clk1hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDCE (Prop_fdce_C_Q)         0.164    -0.507 r  clk1hz/counter_reg[26]/Q
                         net (fo=2, routed)           0.127    -0.381    clk1hz/counter_reg[26]
    SLICE_X42Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.271 r  clk1hz/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.271    clk1hz/counter_reg[24]_i_1_n_5
    SLICE_X42Y97         FDCE                                         r  clk1hz/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.845    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.316 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.776    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.837    -0.911    clk1hz/clk_out1
    SLICE_X42Y97         FDCE                                         r  clk1hz/counter_reg[26]/C
                         clock pessimism              0.239    -0.671    
    SLICE_X42Y97         FDCE (Hold_fdce_C_D)         0.134    -0.537    clk1hz/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk1hz/counter_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.759 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.264    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.238 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.567    -0.671    clk1hz/clk_out1
    SLICE_X42Y98         FDCE                                         r  clk1hz/counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDCE (Prop_fdce_C_Q)         0.164    -0.507 r  clk1hz/counter_reg[30]/Q
                         net (fo=2, routed)           0.127    -0.381    clk1hz/counter_reg[30]
    SLICE_X42Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.271 r  clk1hz/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.271    clk1hz/counter_reg[28]_i_1_n_5
    SLICE_X42Y98         FDCE                                         r  clk1hz/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.845    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.316 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.776    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.837    -0.911    clk1hz/clk_out1
    SLICE_X42Y98         FDCE                                         r  clk1hz/counter_reg[30]/C
                         clock pessimism              0.239    -0.671    
    SLICE_X42Y98         FDCE (Hold_fdce_C_D)         0.134    -0.537    clk1hz/counter_reg[30]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.209ns (53.368%)  route 0.183ns (46.632%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.759 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.264    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.238 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.567    -0.671    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X34Y91         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.507 r  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/Q
                         net (fo=3, routed)           0.183    -0.325    SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk
    SLICE_X34Y91         LUT4 (Prop_lut4_I3_O)        0.045    -0.280 r  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_i_1__0/O
                         net (fo=1, routed)           0.000    -0.280    SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_i_1__0_n_0
    SLICE_X34Y91         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.845    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.316 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.776    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.838    -0.910    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X34Y91         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/C
                         clock pessimism              0.238    -0.671    
    SLICE_X34Y91         FDCE (Hold_fdce_C_D)         0.120    -0.551    SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 clk1hz/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.912ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.759 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.264    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.238 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566    -0.672    clk1hz/clk_out1
    SLICE_X42Y93         FDCE                                         r  clk1hz/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.508 r  clk1hz/counter_reg[11]/Q
                         net (fo=2, routed)           0.148    -0.360    clk1hz/counter_reg[11]
    SLICE_X42Y93         LUT5 (Prop_lut5_I4_O)        0.045    -0.315 r  clk1hz/counter[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.315    clk1hz/counter[8]_i_2_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.251 r  clk1hz/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.251    clk1hz/counter_reg[8]_i_1_n_4
    SLICE_X42Y93         FDCE                                         r  clk1hz/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.845    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.316 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.776    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.836    -0.912    clk1hz/clk_out1
    SLICE_X42Y93         FDCE                                         r  clk1hz/counter_reg[11]/C
                         clock pessimism              0.239    -0.672    
    SLICE_X42Y93         FDCE (Hold_fdce_C_D)         0.134    -0.538    clk1hz/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 clk1hz/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.913ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.759 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.264    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.238 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.565    -0.673    clk1hz/clk_out1
    SLICE_X42Y92         FDCE                                         r  clk1hz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDCE (Prop_fdce_C_Q)         0.164    -0.509 r  clk1hz/counter_reg[7]/Q
                         net (fo=2, routed)           0.148    -0.361    clk1hz/counter_reg[7]
    SLICE_X42Y92         LUT5 (Prop_lut5_I4_O)        0.045    -0.316 r  clk1hz/counter[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.316    clk1hz/counter[4]_i_2_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.252 r  clk1hz/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.252    clk1hz/counter_reg[4]_i_1_n_4
    SLICE_X42Y92         FDCE                                         r  clk1hz/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.845    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.316 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.776    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.835    -0.913    clk1hz/clk_out1
    SLICE_X42Y92         FDCE                                         r  clk1hz/counter_reg[7]/C
                         clock pessimism              0.239    -0.673    
    SLICE_X42Y92         FDCE (Hold_fdce_C_D)         0.134    -0.539    clk1hz/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 clk1hz/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.913ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.759 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.264    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.238 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.565    -0.673    clk1hz/clk_out1
    SLICE_X42Y91         FDCE                                         r  clk1hz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.509 r  clk1hz/counter_reg[3]/Q
                         net (fo=2, routed)           0.149    -0.360    clk1hz/counter_reg[3]
    SLICE_X42Y91         LUT5 (Prop_lut5_I4_O)        0.045    -0.315 r  clk1hz/counter[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.315    clk1hz/counter[0]_i_3_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.251 r  clk1hz/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.251    clk1hz/counter_reg[0]_i_1_n_4
    SLICE_X42Y91         FDCE                                         r  clk1hz/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.845    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.316 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.776    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.835    -0.913    clk1hz/clk_out1
    SLICE_X42Y91         FDCE                                         r  clk1hz/counter_reg[3]/C
                         clock pessimism              0.239    -0.673    
    SLICE_X42Y91         FDCE (Hold_fdce_C_D)         0.134    -0.539    clk1hz/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 clk1hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1hz/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.912ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.759 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.264    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.238 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566    -0.672    clk1hz/clk_out1
    SLICE_X42Y95         FDCE                                         r  clk1hz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDCE (Prop_fdce_C_Q)         0.164    -0.508 r  clk1hz/counter_reg[18]/Q
                         net (fo=2, routed)           0.125    -0.383    clk1hz/counter_reg[18]
    SLICE_X42Y95         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.237 r  clk1hz/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.237    clk1hz/counter_reg[16]_i_1_n_4
    SLICE_X42Y95         FDCE                                         r  clk1hz/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.845    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.316 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.776    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.836    -0.912    clk1hz/clk_out1
    SLICE_X42Y95         FDCE                                         r  clk1hz/counter_reg[19]/C
                         clock pessimism              0.239    -0.672    
    SLICE_X42Y95         FDCE (Hold_fdce_C_D)         0.134    -0.538    clk1hz/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clk5mhz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    clk5mhz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X0Y1  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X38Y88     SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X38Y89     SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X37Y89     SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X38Y88     SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[8]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X37Y89     SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[9]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X34Y91     SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X43Y94     clk1hz/clk_out_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X42Y91     clk1hz/counter_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y1  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X34Y91     SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X43Y94     clk1hz/clk_out_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X42Y91     clk1hz/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X42Y96     clk1hz/counter_reg[21]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X42Y96     clk1hz/counter_reg[22]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X42Y96     clk1hz/counter_reg[23]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X42Y91     clk1hz/counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X42Y91     clk1hz/counter_reg[3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X28Y84     state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X28Y84     state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X31Y86     SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X32Y86     SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X31Y85     SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X31Y86     SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X31Y85     SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X31Y85     SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X31Y85     SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X31Y85     SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X32Y86     SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X31Y85     SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk5mhz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    clk5mhz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  clk5mhz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  clk5mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y1  clk5mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  clk5mhz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      196.021ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.813ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.021ns  (required time - arrival time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.305ns  (logic 0.580ns (17.551%)  route 2.725ns (82.449%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.110ns = ( 197.890 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.448ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.181    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.888 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -3.178    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.082 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.633    -1.448    CLK5MHZ
    SLICE_X28Y84         FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.992 f  state_reg[1]/Q
                         net (fo=56, routed)          1.009     0.017    SET_COOK_TIME/debounce_sec/SLOW_CLK/state_reg[1][1]
    SLICE_X34Y86         LUT3 (Prop_lut3_I2_O)        0.124     0.141 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          1.716     1.856    SET_COOK_TIME/debounce_min/SLOW_CLK/state_reg[0]
    SLICE_X34Y91         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    N15                                               0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814   200.814 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322   194.654 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   196.284    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.375 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.515   197.890    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X34Y91         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg/C
                         clock pessimism              0.624   198.514    
                         clock uncertainty           -0.318   198.196    
    SLICE_X34Y91         FDCE (Recov_fdce_C_CLR)     -0.319   197.877    SET_COOK_TIME/debounce_min/SLOW_CLK/slow_clk_reg
  -------------------------------------------------------------------
                         required time                        197.877    
                         arrival time                          -1.856    
  -------------------------------------------------------------------
                         slack                                196.021    

Slack (MET) :             196.021ns  (required time - arrival time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.305ns  (logic 0.580ns (17.551%)  route 2.725ns (82.449%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.110ns = ( 197.890 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.448ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.181    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.888 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -3.178    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.082 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.633    -1.448    CLK5MHZ
    SLICE_X28Y84         FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.992 f  state_reg[1]/Q
                         net (fo=56, routed)          1.009     0.017    SET_COOK_TIME/debounce_sec/SLOW_CLK/state_reg[1][1]
    SLICE_X34Y86         LUT3 (Prop_lut3_I2_O)        0.124     0.141 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          1.716     1.856    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X34Y91         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    N15                                               0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814   200.814 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322   194.654 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   196.284    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.375 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.515   197.890    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X34Y91         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg/C
                         clock pessimism              0.624   198.514    
                         clock uncertainty           -0.318   198.196    
    SLICE_X34Y91         FDCE (Recov_fdce_C_CLR)     -0.319   197.877    SET_COOK_TIME/debounce_sec/SLOW_CLK/slow_clk_reg
  -------------------------------------------------------------------
                         required time                        197.877    
                         arrival time                          -1.856    
  -------------------------------------------------------------------
                         slack                                196.021    

Slack (MET) :             196.137ns  (required time - arrival time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 0.580ns (18.441%)  route 2.565ns (81.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.111ns = ( 197.889 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.448ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.181    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.888 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -3.178    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.082 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.633    -1.448    CLK5MHZ
    SLICE_X28Y84         FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.992 f  state_reg[1]/Q
                         net (fo=56, routed)          1.009     0.017    SET_COOK_TIME/debounce_sec/SLOW_CLK/state_reg[1][1]
    SLICE_X34Y86         LUT3 (Prop_lut3_I2_O)        0.124     0.141 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          1.556     1.697    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X38Y92         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    N15                                               0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814   200.814 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322   194.654 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   196.284    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.375 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.514   197.889    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X38Y92         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[28]/C
                         clock pessimism              0.624   198.513    
                         clock uncertainty           -0.318   198.195    
    SLICE_X38Y92         FDCE (Recov_fdce_C_CLR)     -0.361   197.834    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[28]
  -------------------------------------------------------------------
                         required time                        197.834    
                         arrival time                          -1.697    
  -------------------------------------------------------------------
                         slack                                196.137    

Slack (MET) :             196.137ns  (required time - arrival time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 0.580ns (18.441%)  route 2.565ns (81.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.111ns = ( 197.889 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.448ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.181    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.888 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -3.178    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.082 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.633    -1.448    CLK5MHZ
    SLICE_X28Y84         FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.992 f  state_reg[1]/Q
                         net (fo=56, routed)          1.009     0.017    SET_COOK_TIME/debounce_sec/SLOW_CLK/state_reg[1][1]
    SLICE_X34Y86         LUT3 (Prop_lut3_I2_O)        0.124     0.141 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          1.556     1.697    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X38Y92         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    N15                                               0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814   200.814 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322   194.654 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   196.284    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.375 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.514   197.889    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X38Y92         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[29]/C
                         clock pessimism              0.624   198.513    
                         clock uncertainty           -0.318   198.195    
    SLICE_X38Y92         FDCE (Recov_fdce_C_CLR)     -0.361   197.834    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[29]
  -------------------------------------------------------------------
                         required time                        197.834    
                         arrival time                          -1.697    
  -------------------------------------------------------------------
                         slack                                196.137    

Slack (MET) :             196.137ns  (required time - arrival time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 0.580ns (18.441%)  route 2.565ns (81.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.111ns = ( 197.889 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.448ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.181    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.888 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -3.178    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.082 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.633    -1.448    CLK5MHZ
    SLICE_X28Y84         FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.992 f  state_reg[1]/Q
                         net (fo=56, routed)          1.009     0.017    SET_COOK_TIME/debounce_sec/SLOW_CLK/state_reg[1][1]
    SLICE_X34Y86         LUT3 (Prop_lut3_I2_O)        0.124     0.141 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          1.556     1.697    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X38Y92         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    N15                                               0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814   200.814 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322   194.654 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   196.284    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.375 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.514   197.889    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X38Y92         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[31]/C
                         clock pessimism              0.624   198.513    
                         clock uncertainty           -0.318   198.195    
    SLICE_X38Y92         FDCE (Recov_fdce_C_CLR)     -0.361   197.834    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[31]
  -------------------------------------------------------------------
                         required time                        197.834    
                         arrival time                          -1.697    
  -------------------------------------------------------------------
                         slack                                196.137    

Slack (MET) :             196.179ns  (required time - arrival time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 0.580ns (18.441%)  route 2.565ns (81.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.111ns = ( 197.889 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.448ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.181    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.888 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -3.178    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.082 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.633    -1.448    CLK5MHZ
    SLICE_X28Y84         FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.992 f  state_reg[1]/Q
                         net (fo=56, routed)          1.009     0.017    SET_COOK_TIME/debounce_sec/SLOW_CLK/state_reg[1][1]
    SLICE_X34Y86         LUT3 (Prop_lut3_I2_O)        0.124     0.141 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          1.556     1.697    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X38Y92         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    N15                                               0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814   200.814 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322   194.654 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   196.284    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.375 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.514   197.889    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X38Y92         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[21]/C
                         clock pessimism              0.624   198.513    
                         clock uncertainty           -0.318   198.195    
    SLICE_X38Y92         FDCE (Recov_fdce_C_CLR)     -0.319   197.876    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[21]
  -------------------------------------------------------------------
                         required time                        197.876    
                         arrival time                          -1.697    
  -------------------------------------------------------------------
                         slack                                196.179    

Slack (MET) :             196.179ns  (required time - arrival time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 0.580ns (18.441%)  route 2.565ns (81.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.111ns = ( 197.889 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.448ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.181    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.888 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -3.178    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.082 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.633    -1.448    CLK5MHZ
    SLICE_X28Y84         FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.992 f  state_reg[1]/Q
                         net (fo=56, routed)          1.009     0.017    SET_COOK_TIME/debounce_sec/SLOW_CLK/state_reg[1][1]
    SLICE_X34Y86         LUT3 (Prop_lut3_I2_O)        0.124     0.141 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          1.556     1.697    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X38Y92         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    N15                                               0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814   200.814 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322   194.654 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   196.284    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.375 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.514   197.889    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X38Y92         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[23]/C
                         clock pessimism              0.624   198.513    
                         clock uncertainty           -0.318   198.195    
    SLICE_X38Y92         FDCE (Recov_fdce_C_CLR)     -0.319   197.876    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[23]
  -------------------------------------------------------------------
                         required time                        197.876    
                         arrival time                          -1.697    
  -------------------------------------------------------------------
                         slack                                196.179    

Slack (MET) :             196.179ns  (required time - arrival time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 0.580ns (18.441%)  route 2.565ns (81.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.111ns = ( 197.889 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.448ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.181    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.888 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -3.178    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.082 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.633    -1.448    CLK5MHZ
    SLICE_X28Y84         FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.992 f  state_reg[1]/Q
                         net (fo=56, routed)          1.009     0.017    SET_COOK_TIME/debounce_sec/SLOW_CLK/state_reg[1][1]
    SLICE_X34Y86         LUT3 (Prop_lut3_I2_O)        0.124     0.141 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          1.556     1.697    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X38Y92         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    N15                                               0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814   200.814 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322   194.654 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   196.284    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.375 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.514   197.889    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X38Y92         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[24]/C
                         clock pessimism              0.624   198.513    
                         clock uncertainty           -0.318   198.195    
    SLICE_X38Y92         FDCE (Recov_fdce_C_CLR)     -0.319   197.876    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[24]
  -------------------------------------------------------------------
                         required time                        197.876    
                         arrival time                          -1.697    
  -------------------------------------------------------------------
                         slack                                196.179    

Slack (MET) :             196.269ns  (required time - arrival time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 0.580ns (19.249%)  route 2.433ns (80.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.111ns = ( 197.889 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.448ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.181    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.888 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -3.178    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.082 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.633    -1.448    CLK5MHZ
    SLICE_X28Y84         FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.992 f  state_reg[1]/Q
                         net (fo=56, routed)          1.009     0.017    SET_COOK_TIME/debounce_sec/SLOW_CLK/state_reg[1][1]
    SLICE_X34Y86         LUT3 (Prop_lut3_I2_O)        0.124     0.141 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          1.424     1.565    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X38Y91         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    N15                                               0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814   200.814 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322   194.654 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   196.284    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.375 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.514   197.889    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X38Y91         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[26]/C
                         clock pessimism              0.624   198.513    
                         clock uncertainty           -0.318   198.195    
    SLICE_X38Y91         FDCE (Recov_fdce_C_CLR)     -0.361   197.834    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[26]
  -------------------------------------------------------------------
                         required time                        197.834    
                         arrival time                          -1.565    
  -------------------------------------------------------------------
                         slack                                196.269    

Slack (MET) :             196.269ns  (required time - arrival time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 0.580ns (19.249%)  route 2.433ns (80.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.111ns = ( 197.889 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.448ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.181    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.888 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -3.178    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.082 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.633    -1.448    CLK5MHZ
    SLICE_X28Y84         FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.992 f  state_reg[1]/Q
                         net (fo=56, routed)          1.009     0.017    SET_COOK_TIME/debounce_sec/SLOW_CLK/state_reg[1][1]
    SLICE_X34Y86         LUT3 (Prop_lut3_I2_O)        0.124     0.141 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          1.424     1.565    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X38Y91         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    N15                                               0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814   200.814 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322   194.654 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   196.284    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.375 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         1.514   197.889    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X38Y91         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[27]/C
                         clock pessimism              0.624   198.513    
                         clock uncertainty           -0.318   198.195    
    SLICE_X38Y91         FDCE (Recov_fdce_C_CLR)     -0.361   197.834    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[27]
  -------------------------------------------------------------------
                         required time                        197.834    
                         arrival time                          -1.565    
  -------------------------------------------------------------------
                         slack                                196.269    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.597%)  route 0.570ns (75.403%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.913ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.759 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.264    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.238 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566    -0.672    CLK5MHZ
    SLICE_X28Y84         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDPE (Prop_fdpe_C_Q)         0.141    -0.531 f  state_reg[0]/Q
                         net (fo=56, routed)          0.360    -0.171    SET_COOK_TIME/debounce_sec/SLOW_CLK/state_reg[1][0]
    SLICE_X34Y86         LUT3 (Prop_lut3_I1_O)        0.045    -0.126 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          0.210     0.084    SET_COOK_TIME/debounce_min/SLOW_CLK/state_reg[0]
    SLICE_X31Y86         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.845    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.316 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.776    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.835    -0.913    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X31Y86         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[10]/C
                         clock pessimism              0.275    -0.637    
    SLICE_X31Y86         FDCE (Remov_fdce_C_CLR)     -0.092    -0.729    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.729    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.597%)  route 0.570ns (75.403%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.913ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.759 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.264    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.238 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566    -0.672    CLK5MHZ
    SLICE_X28Y84         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDPE (Prop_fdpe_C_Q)         0.141    -0.531 f  state_reg[0]/Q
                         net (fo=56, routed)          0.360    -0.171    SET_COOK_TIME/debounce_sec/SLOW_CLK/state_reg[1][0]
    SLICE_X34Y86         LUT3 (Prop_lut3_I1_O)        0.045    -0.126 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          0.210     0.084    SET_COOK_TIME/debounce_min/SLOW_CLK/state_reg[0]
    SLICE_X31Y86         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.845    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.316 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.776    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.835    -0.913    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X31Y86         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[13]/C
                         clock pessimism              0.275    -0.637    
    SLICE_X31Y86         FDCE (Remov_fdce_C_CLR)     -0.092    -0.729    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.729    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.186ns (24.261%)  route 0.581ns (75.739%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.913ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.759 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.264    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.238 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566    -0.672    CLK5MHZ
    SLICE_X28Y84         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDPE (Prop_fdpe_C_Q)         0.141    -0.531 f  state_reg[0]/Q
                         net (fo=56, routed)          0.360    -0.171    SET_COOK_TIME/debounce_sec/SLOW_CLK/state_reg[1][0]
    SLICE_X34Y86         LUT3 (Prop_lut3_I1_O)        0.045    -0.126 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          0.220     0.095    SET_COOK_TIME/debounce_min/SLOW_CLK/state_reg[0]
    SLICE_X32Y86         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.845    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.316 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.776    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.835    -0.913    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X32Y86         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[11]/C
                         clock pessimism              0.275    -0.637    
    SLICE_X32Y86         FDCE (Remov_fdce_C_CLR)     -0.092    -0.729    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.729    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.186ns (24.261%)  route 0.581ns (75.739%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.913ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.759 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.264    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.238 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566    -0.672    CLK5MHZ
    SLICE_X28Y84         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDPE (Prop_fdpe_C_Q)         0.141    -0.531 f  state_reg[0]/Q
                         net (fo=56, routed)          0.360    -0.171    SET_COOK_TIME/debounce_sec/SLOW_CLK/state_reg[1][0]
    SLICE_X34Y86         LUT3 (Prop_lut3_I1_O)        0.045    -0.126 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          0.220     0.095    SET_COOK_TIME/debounce_min/SLOW_CLK/state_reg[0]
    SLICE_X32Y86         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.845    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.316 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.776    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.835    -0.913    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X32Y86         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[8]/C
                         clock pessimism              0.275    -0.637    
    SLICE_X32Y86         FDCE (Remov_fdce_C_CLR)     -0.092    -0.729    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.729    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.839ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.186ns (23.086%)  route 0.620ns (76.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.914ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.759 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.264    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.238 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566    -0.672    CLK5MHZ
    SLICE_X28Y84         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDPE (Prop_fdpe_C_Q)         0.141    -0.531 f  state_reg[0]/Q
                         net (fo=56, routed)          0.360    -0.171    SET_COOK_TIME/debounce_sec/SLOW_CLK/state_reg[1][0]
    SLICE_X34Y86         LUT3 (Prop_lut3_I1_O)        0.045    -0.126 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          0.259     0.134    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X38Y87         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.845    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.316 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.776    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.834    -0.914    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X38Y87         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[0]/C
                         clock pessimism              0.275    -0.638    
    SLICE_X38Y87         FDCE (Remov_fdce_C_CLR)     -0.067    -0.705    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.705    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.839ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.186ns (23.086%)  route 0.620ns (76.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.914ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.759 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.264    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.238 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566    -0.672    CLK5MHZ
    SLICE_X28Y84         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDPE (Prop_fdpe_C_Q)         0.141    -0.531 f  state_reg[0]/Q
                         net (fo=56, routed)          0.360    -0.171    SET_COOK_TIME/debounce_sec/SLOW_CLK/state_reg[1][0]
    SLICE_X34Y86         LUT3 (Prop_lut3_I1_O)        0.045    -0.126 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          0.259     0.134    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X38Y87         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.845    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.316 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.776    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.834    -0.914    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X38Y87         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[1]/C
                         clock pessimism              0.275    -0.638    
    SLICE_X38Y87         FDCE (Remov_fdce_C_CLR)     -0.067    -0.705    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.705    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.839ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.186ns (23.086%)  route 0.620ns (76.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.914ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.759 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.264    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.238 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566    -0.672    CLK5MHZ
    SLICE_X28Y84         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDPE (Prop_fdpe_C_Q)         0.141    -0.531 f  state_reg[0]/Q
                         net (fo=56, routed)          0.360    -0.171    SET_COOK_TIME/debounce_sec/SLOW_CLK/state_reg[1][0]
    SLICE_X34Y86         LUT3 (Prop_lut3_I1_O)        0.045    -0.126 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          0.259     0.134    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X38Y87         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.845    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.316 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.776    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.834    -0.914    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X38Y87         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[2]/C
                         clock pessimism              0.275    -0.638    
    SLICE_X38Y87         FDCE (Remov_fdce_C_CLR)     -0.067    -0.705    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.705    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.839ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.186ns (23.086%)  route 0.620ns (76.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.914ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.759 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.264    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.238 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566    -0.672    CLK5MHZ
    SLICE_X28Y84         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDPE (Prop_fdpe_C_Q)         0.141    -0.531 f  state_reg[0]/Q
                         net (fo=56, routed)          0.360    -0.171    SET_COOK_TIME/debounce_sec/SLOW_CLK/state_reg[1][0]
    SLICE_X34Y86         LUT3 (Prop_lut3_I1_O)        0.045    -0.126 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          0.259     0.134    SET_COOK_TIME/debounce_sec/SLOW_CLK/AR[0]
    SLICE_X38Y87         FDCE                                         f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.845    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.316 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.776    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.834    -0.914    SET_COOK_TIME/debounce_sec/SLOW_CLK/clk_out1
    SLICE_X38Y87         FDCE                                         r  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[3]/C
                         clock pessimism              0.275    -0.638    
    SLICE_X38Y87         FDCE (Remov_fdce_C_CLR)     -0.067    -0.705    SET_COOK_TIME/debounce_sec/SLOW_CLK/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.705    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.186ns (23.114%)  route 0.619ns (76.886%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.912ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.759 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.264    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.238 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566    -0.672    CLK5MHZ
    SLICE_X28Y84         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDPE (Prop_fdpe_C_Q)         0.141    -0.531 f  state_reg[0]/Q
                         net (fo=56, routed)          0.360    -0.171    SET_COOK_TIME/debounce_sec/SLOW_CLK/state_reg[1][0]
    SLICE_X34Y86         LUT3 (Prop_lut3_I1_O)        0.045    -0.126 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          0.258     0.133    SET_COOK_TIME/debounce_min/SLOW_CLK/state_reg[0]
    SLICE_X32Y87         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.845    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.316 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.776    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.836    -0.912    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X32Y87         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[15]/C
                         clock pessimism              0.275    -0.636    
    SLICE_X32Y87         FDCE (Remov_fdce_C_CLR)     -0.092    -0.728    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.728    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.186ns (23.114%)  route 0.619ns (76.886%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.912ns
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.759 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.264    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.238 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.566    -0.672    CLK5MHZ
    SLICE_X28Y84         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDPE (Prop_fdpe_C_Q)         0.141    -0.531 f  state_reg[0]/Q
                         net (fo=56, routed)          0.360    -0.171    SET_COOK_TIME/debounce_sec/SLOW_CLK/state_reg[1][0]
    SLICE_X34Y86         LUT3 (Prop_lut3_I1_O)        0.045    -0.126 f  SET_COOK_TIME/debounce_sec/SLOW_CLK/counter[31]_i_3/O
                         net (fo=70, routed)          0.258     0.133    SET_COOK_TIME/debounce_min/SLOW_CLK/state_reg[0]
    SLICE_X32Y87         FDCE                                         f  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5mhz/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk5mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.845    clk5mhz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.316 r  clk5mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.776    clk5mhz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clk5mhz/inst/clkout1_buf/O
                         net (fo=101, routed)         0.836    -0.912    SET_COOK_TIME/debounce_min/SLOW_CLK/clk_out1
    SLICE_X32Y87         FDCE                                         r  SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[17]/C
                         clock pessimism              0.275    -0.636    
    SLICE_X32Y87         FDCE (Remov_fdce_C_CLR)     -0.092    -0.728    SET_COOK_TIME/debounce_min/SLOW_CLK/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          0.728    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.861    





