DMA_MEM_TO_DEV,VAR_0
DMA_PREP_FENCE,VAR_1
DMA_PREP_INTERRUPT,VAR_2
EIO,VAR_3
UARTDM_1P3,VAR_4
UARTDM_1P4,VAR_5
UARTDM_DMEN,VAR_6
UART_IMR,VAR_7
UART_IMR_TXLEV,VAR_8
dma_async_issue_pending,FUNC_0
dma_map_single,FUNC_1
dma_mapping_error,FUNC_2
dma_submit_error,FUNC_3
dma_unmap_single,FUNC_4
dmaengine_prep_slave_single,FUNC_5
dmaengine_submit,FUNC_6
msm_complete_tx_dma,VAR_9
msm_read,FUNC_7
msm_reset_dm_count,FUNC_8
msm_write,FUNC_9
msm_handle_tx_dma,FUNC_10
msm_port,VAR_10
count,VAR_11
xmit,VAR_12
port,VAR_13
dma,VAR_14
cpu_addr,VAR_15
ret,VAR_16
val,VAR_17
