# Reading pref.tcl
# do Lab12_2_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/Users/lucca/Projetos 3 semestre/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab12_2/muxdffatv2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:13:08 on May 26,2025
# vcom -reportprogress 300 -93 -work work C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab12_2/muxdffatv2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity muxdffatv2
# -- Compiling architecture Behavior of muxdffatv2
# End time: 17:13:09 on May 26,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab12_2/mochila.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:13:09 on May 26,2025
# vcom -reportprogress 300 -93 -work work C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab12_2/mochila.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package mochila
# End time: 17:13:09 on May 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab12_2/shift4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:13:09 on May 26,2025
# vcom -reportprogress 300 -93 -work work C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab12_2/shift4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package mochila
# -- Compiling entity shift4
# -- Compiling architecture Structure of shift4
# ** Warning: C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab12_2/shift4.vhd(17): Cannot associate port "Q" of mode OUT with port "Q" of mode BUFFER.
# ** Warning: C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab12_2/shift4.vhd(18): Cannot associate port "Q" of mode OUT with port "Q" of mode BUFFER.
# ** Warning: C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab12_2/shift4.vhd(19): Cannot associate port "Q" of mode OUT with port "Q" of mode BUFFER.
# ** Warning: C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab12_2/shift4.vhd(20): Cannot associate port "Q" of mode OUT with port "Q" of mode BUFFER.
# End time: 17:13:09 on May 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vcom -93 -work work {C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab12_2/Lab12_2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:13:09 on May 26,2025
# vcom -reportprogress 300 -93 -work work C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab12_2/Lab12_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package mochila
# -- Compiling entity Lab12_2
# -- Compiling architecture registrador of Lab12_2
# End time: 17:13:09 on May 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.shift4
# vsim work.shift4 
# Start time: 17:13:22 on May 26,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mochila
# Loading work.shift4(structure)
# Loading work.muxdffatv2(behavior)
vsim work.shift4
# End time: 17:13:28 on May 26,2025, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
# vsim work.shift4 
# Start time: 17:13:28 on May 26,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mochila
# Loading work.shift4(structure)
# Loading work.muxdffatv2(behavior)
wave create -driver freeze -pattern clock -initialvalue 0 -period 100ps -dutycycle 50 -starttime 0ps -endtime 1000ps sim:/shift4/Clock
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
wave create -driver freeze -pattern counter -startvalue 0000 -endvalue 1111 -type Range -direction Up -period 50ps -step 1 -repeat forever -range 3 0 -starttime 0ps -endtime 1000ps sim:/shift4/R
wave create -driver freeze -pattern constant -value 0 -starttime 0ps -endtime 1000ps sim:/shift4/L
wave modify -driver freeze -pattern constant -value 1 -starttime 0ps -endtime 250ps Edit:/shift4/L
# shift4
wave modify -driver freeze -pattern constant -value 1 -starttime 500ps -endtime 750ps Edit:/shift4/L
# shift4
wave create -driver freeze -pattern constant -value 0 -starttime 0ps -endtime 1000ps sim:/shift4/w
# shift4
wave modify -driver freeze -pattern constant -value 1 -starttime 500ps -endtime 1000ps Edit:/shift4/w
# shift4
add wave -position end  sim:/shift4/Q
run
# End time: 17:18:55 on May 26,2025, Elapsed time: 0:05:27
# Errors: 0, Warnings: 0
