{"vcs1":{"timestamp_begin":1740051209.128459684, "rt":3.38, "ut":3.17, "st":0.17}}
{"vcselab":{"timestamp_begin":1740051212.585808368, "rt":0.25, "ut":0.15, "st":0.09}}
{"link":{"timestamp_begin":1740051212.892387067, "rt":0.23, "ut":0.11, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740051208.838315468}
{"VCS_COMP_START_TIME": 1740051208.838315468}
{"VCS_COMP_END_TIME": 1740051213.192383266}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287884}}
{"vcselab": {"peak_mem": 150348}}
