// Seed: 630356091
module module_0;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    output wire id_2,
    output uwire id_3,
    input wire id_4,
    output tri id_5,
    input supply1 id_6,
    output uwire id_7
);
  wire id_9 = -1 - id_9;
  wire id_10, id_11;
  module_0 modCall_1 ();
  wire id_12, id_13;
endmodule
module module_2 (
    output supply0 id_0,
    input tri1 id_1,
    input supply1 id_2,
    output tri0 id_3,
    input tri0 id_4,
    output supply1 id_5,
    input uwire id_6,
    output tri id_7,
    input supply0 id_8,
    input tri id_9,
    input supply0 id_10,
    output tri0 id_11,
    output tri0 id_12,
    output tri1 id_13,
    id_17,
    input supply0 id_14,
    output supply1 id_15
);
  assign id_12 = {1'b0, -1};
  assign id_3  = -1 - -1'd0;
  wire id_18;
  module_0 modCall_1 ();
  assign id_17 = id_1;
endmodule
