name: GPDMA1
description: General purpose direct memory access controller
groupName: GPDMA
baseAddress: 1073872896
registers:
- name: GPDMA_SECCFGR
  displayName: GPDMA_SECCFGR
  description: GPDMA secure configuration register
  addressOffset: 0
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SEC0
    description: secure state of channel x (x = 7 to 0)
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: non-secure
      value: 0
    - name: B_0x1
      description: secure
      value: 1
  - name: SEC1
    description: secure state of channel x (x = 7 to 0)
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: non-secure
      value: 0
    - name: B_0x1
      description: secure
      value: 1
  - name: SEC2
    description: secure state of channel x (x = 7 to 0)
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: non-secure
      value: 0
    - name: B_0x1
      description: secure
      value: 1
  - name: SEC3
    description: secure state of channel x (x = 7 to 0)
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: non-secure
      value: 0
    - name: B_0x1
      description: secure
      value: 1
  - name: SEC4
    description: secure state of channel x (x = 7 to 0)
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: non-secure
      value: 0
    - name: B_0x1
      description: secure
      value: 1
  - name: SEC5
    description: secure state of channel x (x = 7 to 0)
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: non-secure
      value: 0
    - name: B_0x1
      description: secure
      value: 1
  - name: SEC6
    description: secure state of channel x (x = 7 to 0)
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: non-secure
      value: 0
    - name: B_0x1
      description: secure
      value: 1
  - name: SEC7
    description: secure state of channel x (x = 7 to 0)
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: non-secure
      value: 0
    - name: B_0x1
      description: secure
      value: 1
- name: GPDMA_PRIVCFGR
  displayName: GPDMA_PRIVCFGR
  description: GPDMA privileged configuration register
  addressOffset: 4
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: PRIV0
    description: privileged state of channel x (x = 7 to 0)
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: unprivileged
      value: 0
    - name: B_0x1
      description: privileged
      value: 1
  - name: PRIV1
    description: privileged state of channel x (x = 7 to 0)
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: unprivileged
      value: 0
    - name: B_0x1
      description: privileged
      value: 1
  - name: PRIV2
    description: privileged state of channel x (x = 7 to 0)
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: unprivileged
      value: 0
    - name: B_0x1
      description: privileged
      value: 1
  - name: PRIV3
    description: privileged state of channel x (x = 7 to 0)
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: unprivileged
      value: 0
    - name: B_0x1
      description: privileged
      value: 1
  - name: PRIV4
    description: privileged state of channel x (x = 7 to 0)
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: unprivileged
      value: 0
    - name: B_0x1
      description: privileged
      value: 1
  - name: PRIV5
    description: privileged state of channel x (x = 7 to 0)
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: unprivileged
      value: 0
    - name: B_0x1
      description: privileged
      value: 1
  - name: PRIV6
    description: privileged state of channel x (x = 7 to 0)
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: unprivileged
      value: 0
    - name: B_0x1
      description: privileged
      value: 1
  - name: PRIV7
    description: privileged state of channel x (x = 7 to 0)
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: unprivileged
      value: 0
    - name: B_0x1
      description: privileged
      value: 1
- name: GPDMA_RCFGLOCKR
  displayName: GPDMA_RCFGLOCKR
  description: GPDMA configuration lock register
  addressOffset: 8
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: LOCK0
    description: "lock the configuration of GPDMA_SECCFGR.SECx and GPDMA_PRIVCFGR.PRIVx,\
      \ until a global GPDMA reset (x = 7 to 0)\nThis bit is cleared after reset and,\
      \ once set, it cannot be reset until a global GPDMA reset."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: secure privilege configuration of the channel x is writable.
      value: 0
    - name: B_0x1
      description: secure privilege configuration of the channel x is not writable.
      value: 1
  - name: LOCK1
    description: "lock the configuration of GPDMA_SECCFGR.SECx and GPDMA_PRIVCFGR.PRIVx,\
      \ until a global GPDMA reset (x = 7 to 0)\nThis bit is cleared after reset and,\
      \ once set, it cannot be reset until a global GPDMA reset."
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: secure privilege configuration of the channel x is writable.
      value: 0
    - name: B_0x1
      description: secure privilege configuration of the channel x is not writable.
      value: 1
  - name: LOCK2
    description: "lock the configuration of GPDMA_SECCFGR.SECx and GPDMA_PRIVCFGR.PRIVx,\
      \ until a global GPDMA reset (x = 7 to 0)\nThis bit is cleared after reset and,\
      \ once set, it cannot be reset until a global GPDMA reset."
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: secure privilege configuration of the channel x is writable.
      value: 0
    - name: B_0x1
      description: secure privilege configuration of the channel x is not writable.
      value: 1
  - name: LOCK3
    description: "lock the configuration of GPDMA_SECCFGR.SECx and GPDMA_PRIVCFGR.PRIVx,\
      \ until a global GPDMA reset (x = 7 to 0)\nThis bit is cleared after reset and,\
      \ once set, it cannot be reset until a global GPDMA reset."
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: secure privilege configuration of the channel x is writable.
      value: 0
    - name: B_0x1
      description: secure privilege configuration of the channel x is not writable.
      value: 1
  - name: LOCK4
    description: "lock the configuration of GPDMA_SECCFGR.SECx and GPDMA_PRIVCFGR.PRIVx,\
      \ until a global GPDMA reset (x = 7 to 0)\nThis bit is cleared after reset and,\
      \ once set, it cannot be reset until a global GPDMA reset."
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: secure privilege configuration of the channel x is writable.
      value: 0
    - name: B_0x1
      description: secure privilege configuration of the channel x is not writable.
      value: 1
  - name: LOCK5
    description: "lock the configuration of GPDMA_SECCFGR.SECx and GPDMA_PRIVCFGR.PRIVx,\
      \ until a global GPDMA reset (x = 7 to 0)\nThis bit is cleared after reset and,\
      \ once set, it cannot be reset until a global GPDMA reset."
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: secure privilege configuration of the channel x is writable.
      value: 0
    - name: B_0x1
      description: secure privilege configuration of the channel x is not writable.
      value: 1
  - name: LOCK6
    description: "lock the configuration of GPDMA_SECCFGR.SECx and GPDMA_PRIVCFGR.PRIVx,\
      \ until a global GPDMA reset (x = 7 to 0)\nThis bit is cleared after reset and,\
      \ once set, it cannot be reset until a global GPDMA reset."
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: secure privilege configuration of the channel x is writable.
      value: 0
    - name: B_0x1
      description: secure privilege configuration of the channel x is not writable.
      value: 1
  - name: LOCK7
    description: "lock the configuration of GPDMA_SECCFGR.SECx and GPDMA_PRIVCFGR.PRIVx,\
      \ until a global GPDMA reset (x = 7 to 0)\nThis bit is cleared after reset and,\
      \ once set, it cannot be reset until a global GPDMA reset."
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: secure privilege configuration of the channel x is writable.
      value: 0
    - name: B_0x1
      description: secure privilege configuration of the channel x is not writable.
      value: 1
- name: GPDMA_MISR
  displayName: GPDMA_MISR
  description: GPDMA non-secure masked interrupt status register
  addressOffset: 12
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: MIS0
    description: masked interrupt status of channel x (x = 7 to 0)
    bitOffset: 0
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no interrupt occurred on channel x
      value: 0
    - name: B_0x1
      description: an interrupt occurred on channel x
      value: 1
  - name: MIS1
    description: masked interrupt status of channel x (x = 7 to 0)
    bitOffset: 1
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no interrupt occurred on channel x
      value: 0
    - name: B_0x1
      description: an interrupt occurred on channel x
      value: 1
  - name: MIS2
    description: masked interrupt status of channel x (x = 7 to 0)
    bitOffset: 2
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no interrupt occurred on channel x
      value: 0
    - name: B_0x1
      description: an interrupt occurred on channel x
      value: 1
  - name: MIS3
    description: masked interrupt status of channel x (x = 7 to 0)
    bitOffset: 3
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no interrupt occurred on channel x
      value: 0
    - name: B_0x1
      description: an interrupt occurred on channel x
      value: 1
  - name: MIS4
    description: masked interrupt status of channel x (x = 7 to 0)
    bitOffset: 4
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no interrupt occurred on channel x
      value: 0
    - name: B_0x1
      description: an interrupt occurred on channel x
      value: 1
  - name: MIS5
    description: masked interrupt status of channel x (x = 7 to 0)
    bitOffset: 5
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no interrupt occurred on channel x
      value: 0
    - name: B_0x1
      description: an interrupt occurred on channel x
      value: 1
  - name: MIS6
    description: masked interrupt status of channel x (x = 7 to 0)
    bitOffset: 6
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no interrupt occurred on channel x
      value: 0
    - name: B_0x1
      description: an interrupt occurred on channel x
      value: 1
  - name: MIS7
    description: masked interrupt status of channel x (x = 7 to 0)
    bitOffset: 7
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no interrupt occurred on channel x
      value: 0
    - name: B_0x1
      description: an interrupt occurred on channel x
      value: 1
- name: GPDMA_SMISR
  displayName: GPDMA_SMISR
  description: GPDMA secure masked interrupt status register
  addressOffset: 16
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: MIS0
    description: masked interrupt status of the secure channel x (x = 7 to 0)
    bitOffset: 0
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no interrupt occurred on the secure channel x
      value: 0
    - name: B_0x1
      description: an interrupt occurred on the secure channel x
      value: 1
  - name: MIS1
    description: masked interrupt status of the secure channel x (x = 7 to 0)
    bitOffset: 1
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no interrupt occurred on the secure channel x
      value: 0
    - name: B_0x1
      description: an interrupt occurred on the secure channel x
      value: 1
  - name: MIS2
    description: masked interrupt status of the secure channel x (x = 7 to 0)
    bitOffset: 2
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no interrupt occurred on the secure channel x
      value: 0
    - name: B_0x1
      description: an interrupt occurred on the secure channel x
      value: 1
  - name: MIS3
    description: masked interrupt status of the secure channel x (x = 7 to 0)
    bitOffset: 3
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no interrupt occurred on the secure channel x
      value: 0
    - name: B_0x1
      description: an interrupt occurred on the secure channel x
      value: 1
  - name: MIS4
    description: masked interrupt status of the secure channel x (x = 7 to 0)
    bitOffset: 4
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no interrupt occurred on the secure channel x
      value: 0
    - name: B_0x1
      description: an interrupt occurred on the secure channel x
      value: 1
  - name: MIS5
    description: masked interrupt status of the secure channel x (x = 7 to 0)
    bitOffset: 5
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no interrupt occurred on the secure channel x
      value: 0
    - name: B_0x1
      description: an interrupt occurred on the secure channel x
      value: 1
  - name: MIS6
    description: masked interrupt status of the secure channel x (x = 7 to 0)
    bitOffset: 6
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no interrupt occurred on the secure channel x
      value: 0
    - name: B_0x1
      description: an interrupt occurred on the secure channel x
      value: 1
  - name: MIS7
    description: masked interrupt status of the secure channel x (x = 7 to 0)
    bitOffset: 7
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no interrupt occurred on the secure channel x
      value: 0
    - name: B_0x1
      description: an interrupt occurred on the secure channel x
      value: 1
- name: GPDMA_C0LBAR
  displayName: GPDMA_C0LBAR
  description: GPDMA channel 0 linked-list base address register
  addressOffset: 80
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: LBA
    description: linked-list base address of GPDMA channel x
    bitOffset: 16
    bitWidth: 16
    access: read-write
- name: GPDMA_C0FCR
  displayName: GPDMA_C0FCR
  description: GPDMA channel 0 flag clear register
  addressOffset: 92
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: TCF
    description: transfer complete flag clear
    bitOffset: 8
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: corresponding TCF flag cleared
      value: 1
  - name: HTF
    description: half transfer flag clear
    bitOffset: 9
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: corresponding HTF flag cleared
      value: 1
  - name: DTEF
    description: data transfer error flag clear
    bitOffset: 10
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: corresponding DTEF flag cleared
      value: 1
  - name: ULEF
    description: update link transfer error flag clear
    bitOffset: 11
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: corresponding ULEF flag cleared
      value: 1
  - name: USEF
    description: user setting error flag clear
    bitOffset: 12
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: corresponding USEF flag cleared
      value: 1
  - name: SUSPF
    description: completed suspension flag clear
    bitOffset: 13
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: corresponding SUSPF flag cleared
      value: 1
  - name: TOF
    description: trigger overrun flag clear
    bitOffset: 14
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: corresponding TOF flag cleared
      value: 1
- name: GPDMA_C0SR
  displayName: GPDMA_C0SR
  description: GPDMA channel 0 status register
  addressOffset: 96
  size: 32
  resetValue: 1
  resetMask: 4294967295
  fields:
  - name: IDLEF
    description: "idle flag\nThis idle flag is de-asserted by hardware when the channel\
      \ is enabled (GPDMA_CxCR.EN = 1) with a valid channel configuration (no USEF\
      \ to be immediately reported).\nThis idle flag is asserted after hard reset\
      \ or by hardware when the channel is back in idle state (in suspended or disabled\
      \ state)."
    bitOffset: 0
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: channel not in idle state
      value: 0
    - name: B_0x1
      description: channel in idle state
      value: 1
  - name: TCF
    description: "transfer complete flag\nA transfer complete event is either a block\
      \ transfer complete, a 2D/repeated block transfer complete, a LLI transfer complete\
      \ including the upload of the next LLI if any, or the full linked-list completion,\
      \ depending on the transfer complete event mode (GPDMA_CxTR2.TCEM[1:0])."
    bitOffset: 8
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no transfer complete event
      value: 0
    - name: B_0x1
      description: a transfer complete event occurred
      value: 1
  - name: HTF
    description: "half transfer flag\nA half transfer event is either a half block\
      \ transfer or a half 2D/repeated block transfer, depending on the transfer complete\
      \ event mode (GPDMA_CxTR2.TCEM[1:0]).\nA half block transfer occurs when half\
      \ of the bytes of the source block size (rounded up integer of GPDMA_CxBR1.BNDT[15:0]/2)\
      \ has been transferred to the destination.\nA half 2D/repeated block transfer\
      \ occurs when half of the repeated blocks (rounded up integer of (GPDMA_CxBR1.BRC[10:0]+1)/2))\
      \ has been transferred to the destination."
    bitOffset: 9
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no half transfer event
      value: 0
    - name: B_0x1
      description: a half transfer event occurred
      value: 1
  - name: DTEF
    description: data transfer error flag
    bitOffset: 10
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no data transfer error event
      value: 0
    - name: B_0x1
      description: a master bus error event occurred on a data transfer
      value: 1
  - name: ULEF
    description: update link transfer error flag
    bitOffset: 11
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no update link transfer error event
      value: 0
    - name: B_0x1
      description: a master bus error event occurred while updating a linked-list
        register from memory
      value: 1
  - name: USEF
    description: user setting error flag
    bitOffset: 12
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no user setting error event
      value: 0
    - name: B_0x1
      description: a user setting error event occurred
      value: 1
  - name: SUSPF
    description: completed suspension flag
    bitOffset: 13
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no completed suspension event
      value: 0
    - name: B_0x1
      description: a completed suspension event occurred
      value: 1
  - name: TOF
    description: trigger overrun flag
    bitOffset: 14
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no trigger overrun event
      value: 0
    - name: B_0x1
      description: a trigger overrun event occurred
      value: 1
  - name: FIFOL
    description: "monitored FIFO level\nNumber of available write beats in the FIFO,\
      \ in units of the programmed destination data width (see GPDMA_CxTR1.DDW_LOG2[1:0],\
      \ in units of bytes, half-words, or words).\nNote: After having suspended an\
      \ active transfer, the user may need to read FIFOL[7:0], additionally to GPDMA_CxBR1.BDNT[15:0]\
      \ and GPDMA_CxBR1.BRC[10:0], to know how many data have been transferred to\
      \ the destination. Before reading, the user may wait for the transfer to be\
      \ suspended (GPDMA_CxSR.SUSPF = 1)."
    bitOffset: 16
    bitWidth: 8
    access: read-only
- name: GPDMA_C0CR
  displayName: GPDMA_C0CR
  description: GPDMA channel 0 control register
  addressOffset: 100
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: EN
    description: "enable\nWriting 1 into the field RESET (bit 1) causes the hardware\
      \ to de-assert this bit, whatever is written into this bit 0. Else:\nthis bit\
      \ is de-asserted by hardware when there is a transfer error (master bus error\
      \ or user setting error) or when there is a channel transfer complete (channel\
      \ ready to be configured, e.g. if LSM=1 at the end of a single execution of\
      \ the LLI).\nElse, this bit can be asserted by software.\nWriting 0 into this\
      \ EN bit is ignored."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 'write: ignored, read: channel disabled'
      value: 0
    - name: B_0x1
      description: 'write: enable channel, read: channel enabled'
      value: 1
  - name: RESET
    description: "reset\nThis bit is write only. Writing 0 has no impact. Writing\
      \ 1 implies the reset of the following: the FIFO, the channel internal state,\
      \ SUSP and EN bits (whatever is written receptively in bit 2 and bit 0).\nThe\
      \ reset is effective when the channel is in steady state, meaning one of the\
      \ following:\n- active channel in suspended state (GPDMA_CxSR.SUSPF = 1 and\
      \ GPDMA_CxSR.IDLEF = GPDMA_CxCR.EN = 1)\n- channel in disabled state (GPDMA_CxSR.IDLEF\
      \ = 1 and GPDMA_CxCR.EN = 0).\nAfter writing a RESET, to continue using this\
      \ channel, the user must explicitly reconfigure the channel including the hardware-modified\
      \ configuration registers (GPDMA_CxBR1, GPDMA_CxSAR and GPDMA_CxDAR) before\
      \ enabling again the channel (see the programming sequence in )."
    bitOffset: 1
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no channel reset
      value: 0
    - name: B_0x1
      description: channel reset
      value: 1
  - name: SUSP
    description: "suspend\nWriting 1 into the field RESET (bit 1) causes the hardware\
      \ to de-assert this bit, whatever is written into this bit 2. Else:\nSoftware\
      \ must write 1 in order to suspend an active channel i.e. a channel with an\
      \ ongoing GPDMA transfer over its master ports.\nThe software must write 0 in\
      \ order to resume a suspended channel, following the programming sequence detailed\
      \ in ."
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 'write: resume channel, read: channel not suspended'
      value: 0
    - name: B_0x1
      description: 'write: suspend channel, read: channel suspended.'
      value: 1
  - name: TCIE
    description: transfer complete interrupt enable
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: HTIE
    description: half transfer complete interrupt enable
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: DTEIE
    description: data transfer error interrupt enable
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: ULEIE
    description: update link transfer error interrupt enable
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: USEIE
    description: user setting error interrupt enable
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: SUSPIE
    description: completed suspension interrupt enable
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: TOIE
    description: trigger overrun interrupt enable
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: LSM
    description: "Link step mode\nFirst the (possible 1D/repeated) block transfer\
      \ is executed as defined by the current internal register file until GPDMA_CxBR1.BNDT[15:0]\
      \ = 0 and GPDMA_CxBR1.BRC[10:0] = 0 if present. Secondly the next linked-list\
      \ data structure is conditionally uploaded from memory as defined by GPDMA_CxLLR.\
      \ Then channel execution is completed.\nNote: This bit must be written when\
      \ EN=0. This bit is read-only when EN=1."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: channel executed for the full linked-list and completed at the
        end of the last LLI (GPDMA_CxLLR = 0). The 16 low-significant bits of the
        link address are null (LA[15:0] = 0) and all the update bits are null (UT1
        =UB1 = UT2 = USA = UDA = ULL = 0 and UT3 = UB2 = 0 if present). Then GPDMA_CxBR1.BNDT[15:0]
        = 0 and GPDMA_CxBR1.BRC[10:0] = 0 if present.
      value: 0
    - name: B_0x1
      description: channel executed once for the current LLI
      value: 1
  - name: LAP
    description: "linked-list allocated port\nThis bit is used to allocate the master\
      \ port for the update of the GPDMA linked-list registers from the memory.\n\
      Note: This bit must be written when EN=0. This bit is read-only when EN=1."
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: port 0 (AHB) allocated
      value: 0
    - name: B_0x1
      description: port 1 (AHB) allocated
      value: 1
  - name: PRIO
    description: "priority level of the channel x GPDMA transfer versus others\nNote:\
      \ This bit must be written when EN = 0. This bit is read-only when EN = 1."
    bitOffset: 22
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: low priority, low weight
      value: 0
    - name: B_0x1
      description: low priority, mid weight
      value: 1
    - name: B_0x2
      description: low priority, high weight
      value: 2
    - name: B_0x3
      description: high priority
      value: 3
- name: GPDMA_C0TR1
  displayName: GPDMA_C0TR1
  description: GPDMA channel 0 transfer register 1
  addressOffset: 144
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SDW_LOG2
    description: "binary logarithm of the source data width of a burst in bytes\n\
      Note: Setting a 8-byte data width causes a user setting error to be reported\
      \ and no transfer is issued.\nA source block size must be a multiple of the\
      \ source data width (GPDMA_CxBR1.BNDT[2:0] versus SDW_LOG2[1:0]). Otherwise,\
      \ a user setting error is reported and no transfer is issued.\nA source burst\
      \ transfer must have an aligned address with its data width (start address GPDMA_CxSAR[2:0]\
      \ versus SDW_LOG2[1:0]). Otherwise, a user setting error is reported and none\
      \ transfer is issued."
    bitOffset: 0
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: byte
      value: 0
    - name: B_0x1
      description: half-word (2 bytes)
      value: 1
    - name: B_0x2
      description: word (4 bytes)
      value: 2
    - name: B_0x3
      description: user setting error reported and no transfer issued
      value: 3
  - name: SINC
    description: "source incrementing burst\nThe source address, pointed by GPDMA_CxSAR,\
      \ is kept constant after a burst beat/single transfer or is incremented by the\
      \ offset value corresponding to a contiguous data after a burst beat/single\
      \ transfer."
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: fixed burst
      value: 0
    - name: B_0x1
      description: contiguously incremented burst
      value: 1
  - name: SBL_1
    description: "source burst length minus 1, between 0 and 63\nThe burst length\
      \ unit is one data named beat within a burst. If SBL_1[5:0] =0 , the burst can\
      \ be named as single. Each data/beat has a width defined by the destination\
      \ data width SDW_LOG2[1:0].\nNote: If a burst transfer crossed a 1-Kbyte address\
      \ boundary on a AHB transfer, the GPDMA modifies and shortens the programmed\
      \ burst into singles or bursts of lower length, to be compliant with the AHB\
      \ protocol.\nIf a burst transfer is of length greater than the FIFO size of\
      \ the channel x, the GPDMA modifies and shortens the programmed burst into singles\
      \ or bursts of lower length, to be compliant with the FIFO size. Transfer performance\
      \ is lower, with GPDMA re-arbitration between effective and lower singles/bursts,\
      \ but the data integrity is guaranteed."
    bitOffset: 4
    bitWidth: 6
    access: read-write
  - name: PAM
    description: "padding/alignment mode\nIf DDW_LOG2[1:0] = SDW_LOG2[1:0]: if the\
      \ data width of a burst destination transfer is equal to the data width of a\
      \ burst source transfer, these bits are ignored.\nElse, in the following enumerated\
      \ values, the condition PAM_1 is when destination data width is higher that\
      \ source data width, and the condition PAM_2 is when destination data width\
      \ is higher than source data width.\n1x: successive source data are FIFO queued\
      \ and packed at the destination data width, in a left (LSB) to right (MSB) order\
      \ (named little endian), before a destination transfer\n1x: source data is FIFO\
      \ queued and unpacked at the destination data width, to be transferred in a\
      \ left (LSB) to right (MSB) order (named little endian) to the destination\n\
      Note: If the transfer from the source peripheral is configured with peripheral\
      \ flow-control mode (SWREQ = 0 and PFREQ = 1 and DREQ = 0), and if the destination\
      \ data width   the source data width, packing is not supported."
    bitOffset: 11
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0_PAM_1
      description: source data is transferred as right aligned, padded with 0s up
        to the destination data width
      value: 0
    - name: B_0x1_PAM_1
      description: source data is transferred as right aligned, sign extended up to
        the destination data width
      value: 1
  - name: SBX
    description: "source byte exchange within the unaligned half-word of each source\
      \ word\nIf the source data width is shorter than a word, this bit is ignored.\n\
      If the source data width is a word:"
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no byte-based exchange within the unaligned half-word of each source
        word
      value: 0
    - name: B_0x1
      description: the two consecutive bytes within the unaligned half-word of each
        source word are exchanged.
      value: 1
  - name: SAP
    description: "source allocated port\nThis bit is used to allocate the master port\
      \ for the source transfer\nNote: This bit must be written when EN = 0. This\
      \ bit is read-only when EN = 1."
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: port 0 (AHB) allocated
      value: 0
    - name: B_0x1
      description: port 1 (AHB) allocated
      value: 1
  - name: SSEC
    description: "security attribute of the GPDMA transfer from the source\nIf GPDMA_SECCFGR.SECx\
      \ = 1 and the access is secure:\nThis is a secure register bit. This bit can\
      \ only be read by a secure software. This bit must be written by a secure software\
      \ when GPDMA_SECCFGR.SECx =1 . A secure write is ignored when GPDMA_SECCFGR.SECx\
      \ = 0.\nWhen GPDMA_SECCFGR.SECx is de-asserted, this SSEC bit is also de-asserted\
      \ by hardware (on a secure reconfiguration of the channel as non-secure), and\
      \ the GPDMA transfer from the source is non-secure."
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: GPDMA transfer non-secure
      value: 0
    - name: B_0x1
      description: GPDMA transfer secure
      value: 1
  - name: DDW_LOG2
    description: "binary logarithm of the destination data width of a burst, in bytes\n\
      Note: Setting a 8-byte data width causes a user setting error to be reported\
      \ and none transfer is issued.\nA destination burst transfer must have an aligned\
      \ address with its data width (start address GPDMA_CxDAR[2:0] and address offset\
      \ GPDMA_CxTR3.DAO[2:0], versus DDW_LOG2[1:0]). Otherwise a user setting error\
      \ is reported and no transfer is issued."
    bitOffset: 16
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: byte
      value: 0
    - name: B_0x1
      description: half-word (2 bytes)
      value: 1
    - name: B_0x2
      description: word (4 bytes)
      value: 2
    - name: B_0x3
      description: user setting error reported and no transfer issued
      value: 3
  - name: DINC
    description: "destination incrementing burst\nThe destination address, pointed\
      \ by GPDMA_CxDAR, is kept constant after a burst beat/single transfer, or is\
      \ incremented by the offset value corresponding to a contiguous data after a\
      \ burst beat/single transfer."
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: fixed burst
      value: 0
    - name: B_0x1
      description: contiguously incremented burst
      value: 1
  - name: DBL_1
    description: "destination burst length minus 1, between 0 and 63\nThe burst length\
      \ unit is one data named beat within a burst. If DBL_1[5:0] =0 , the burst can\
      \ be named as single. Each data/beat has a width defined by the destination\
      \ data width DDW_LOG2[1:0].\nNote: If a burst transfer crossed a 1-Kbyte address\
      \ boundary on a AHB transfer, the GPDMA modifies and shortens the programmed\
      \ burst into singles or bursts of lower length, to be compliant with the AHB\
      \ protocol.\nIf a burst transfer is of length greater than the FIFO size of\
      \ the channel x, the GPDMA modifies and shortens the programmed burst into singles\
      \ or bursts of lower length, to be compliant with the FIFO size. Transfer performance\
      \ is lower, with GPDMA re-arbitration between effective and lower singles/bursts,\
      \ but the data integrity is guaranteed."
    bitOffset: 20
    bitWidth: 6
    access: read-write
  - name: DBX
    description: "destination byte exchange\nIf the destination data size is a byte,\
      \ this bit is ignored.\nIf the destination data size is not a byte:"
    bitOffset: 26
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no byte-based exchange within half-word
      value: 0
    - name: B_0x1
      description: the two consecutive (post PAM) bytes are exchanged in each destination
        half-word.
      value: 1
  - name: DHX
    description: "destination half-word exchange\nIf the destination data size is\
      \ shorter than a word, this bit is ignored.\nIf the destination data size is\
      \ a word:"
    bitOffset: 27
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no halfword-based exchanged within word
      value: 0
    - name: B_0x1
      description: the two consecutive (post PAM) half-words are exchanged in each
        destination word.
      value: 1
  - name: DAP
    description: "destination allocated port\nThis bit is used to allocate the master\
      \ port for the destination transfer\nNote: This bit must be written when EN\
      \ = 0. This bit is read-only when EN = 1."
    bitOffset: 30
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: port 0 (AHB) allocated
      value: 0
    - name: B_0x1
      description: port 1 (AHB) allocated
      value: 1
  - name: DSEC
    description: "security attribute of the GPDMA transfer to the destination\nIf\
      \ GPDMA_SECCFGR.SECx = 1 and the access is secure:\nThis is a secure register\
      \ bit. This bit can only be read by a secure software. This bit must be written\
      \ by a secure software when GPDMA_SECCFGR.SECx = 1. A secure write is ignored\
      \ when GPDMA_SECCFGR.SECx = 0.\nWhen GPDMA_SECCFGR.SECx is de-asserted, this\
      \ DSEC bit is also de-asserted by hardware (on a secure reconfiguration of the\
      \ channel as non-secure), and the GPDMA transfer to the destination is non-secure."
    bitOffset: 31
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: GPDMA transfer non-secure
      value: 0
    - name: B_0x1
      description: GPDMA transfer secure
      value: 1
- name: GPDMA_C0TR2
  displayName: GPDMA_C0TR2
  description: GPDMA channel 0 transfer register 2
  addressOffset: 148
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: REQSEL
    description: "GPDMA hardware request selection\nThese bits are ignored if channel\
      \ x is activated (GPDMA_CxCR.EN asserted) with SWREQ = 1 (software request for\
      \ a memory-to-memory transfer). Else, the selected hardware request is internally\
      \ taken into account as per .\nThe user must not assign a same input hardware\
      \ request (same REQSEL[7:0] value) to different active GPDMA channels (GPDMA_CxCR.EN\
      \ = 1 and GPDMA_CxTR2.SWREQ = 0 for these channels). GPDMA is not intended to\
      \ hardware support the case of simultaneous enabled channels incorrectly configured\
      \ with a same hardware peripheral request signal, and there is no user setting\
      \ error reporting."
    bitOffset: 0
    bitWidth: 8
    access: read-write
  - name: SWREQ
    description: "software request\nThis bit is internally taken into account when\
      \ GPDMA_CxCR.EN is asserted."
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no software request. The selected hardware request REQSEL[6:0]
        is taken into account.
      value: 0
    - name: B_0x1
      description: software request for a memory-to-memory transfer. The default selected
        hardware request as per REQSEL[6:0] is ignored.
      value: 1
  - name: DREQ
    description: "destination hardware request\nThis bit is ignored if channel x is\
      \ activated (GPDMA_CxCR.EN asserted) with SWREQ = 1 (software request for a\
      \ memory-to-memory transfer). Else:\nNote: If the channel x is activated (GPDMA_CxCR.EN\
      \ is asserted) with SWREQ = 0 and PFREQ = 1 (peripheral hardware request with\
      \ peripheral flow-control mode), any software assertion to this DREQ bit is\
      \ ignored: in peripheral flow-control mode, only a peripheral-to-memory transfer\
      \ is supported."
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: selected hardware request driven by a source peripheral (request
        signal taken into account by the GPDMA transfer scheduler over the source/read
        port)
      value: 0
    - name: B_0x1
      description: selected hardware request driven by a destination peripheral (request
        signal taken into account by the GPDMA transfer scheduler over the destination/write
        port)
      value: 1
  - name: BREQ
    description: "Block hardware request\nIf the channel x is activated (GPDMA_CxCR.EN\
      \ asserted) with SWREQ = 1 (software request for a memory-to-memory transfer),\
      \ this bit is ignored. Else:"
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: the selected hardware request is driven by a peripheral with a
        hardware request/acknowledge protocol at a burst level.
      value: 0
    - name: B_0x1
      description: the selected hardware request is driven by a peripheral with a
        hardware request/acknowledge protocol at a block level (see ).
      value: 1
  - name: PFREQ
    description: "Hardware request in peripheral flow control mode\nImportant: If\
      \ a given channel x is not implemented with this feature, this bit is reserved\
      \ and PFREQ is not present (see  for the list of the implemented channels with\
      \ this feature.\nIf the channel x is activated (GPDMA_CxCR.EN asserted) with\
      \ SWREQ = 1 (software request for a memory-to-memory transfer), this bit is\
      \ ignored. Else:\nNote: In peripheral flow control mode, there are the following\
      \ restrictions:\n- no 2D/repeated block support (GPDMA_CxBR1.BRC[10:0] must\
      \ be set to 0 if present)\n- the peripheral must be set as the source of the\
      \ transfer (DREQ = 0).\n- data packing to a wider destination width is not supported\
      \ (if destination width   source data width, GPDMA_CxTR1.PAM[1] must be set\
      \ to 0).\n- GPDMA_CxBR1.BNDT[15:0] must be programmed as a multiple of the source\
      \ (peripheral) burst size."
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: the selected hardware request is driven by a peripheral with a
        hardware request/acknowledge protocol in GPDMA control mode. The GPDMA is
        programmed with GPDMA_CxCTR1.BNDT[15:0] and this is internally used by the
        hardware for the block transfer completion.
      value: 0
    - name: B_0x1
      description: the selected hardware request is driven by a peripheral with a
        hardware request/acknowledge protocol in peripheral control mode. The GPDMA
        block transfer can be early completed by the peripheral itself (see  for more
        details).
      value: 1
  - name: TRIGM
    description: "trigger mode\nThese bits define the transfer granularity for its\
      \ conditioning by the trigger."
    bitOffset: 14
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 'at block level: the first burst read of each block transfer is
        conditioned by one hit trigger (channel x = 12 to 15, for each block if a
        2D/repeated block is configured with GPDMA_CxBR1.BRC[10:0] different  0).'
      value: 0
    - name: B_0x1
      description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated
        block level, the
      value: 1
    - name: B_0x2
      description: 'at link level: a LLI link transfer is conditioned by one hit trigger.
        The LLI data transfer (if any) is not conditioned.'
      value: 2
    - name: B_0x3
      description: 'at programmed burst level: If SWREQ = 1, each programmed burst
        read is conditioned by one hit trigger. If SWREQ = 0, each programmed burst
        that is requested by the selected peripheral, is conditioned by one hit trigger.'
      value: 3
  - name: TRIGSEL
    description: "trigger event input selection\nThese bits select the trigger event\
      \ input of the GPDMA transfer (as per ), with an active trigger event if TRIGPOL[1:0]\
      \ different  00."
    bitOffset: 16
    bitWidth: 6
    access: read-write
  - name: TRIGPOL
    description: "trigger event polarity\nThese bits define the polarity of the selected\
      \ trigger event input defined by TRIGSEL[5:0]."
    bitOffset: 24
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no trigger (masked trigger event)
      value: 0
    - name: B_0x1
      description: trigger on the rising edge
      value: 1
    - name: B_0x2
      description: trigger on the falling edge
      value: 2
    - name: B_0x3
      description: same as 00
      value: 3
  - name: TCEM
    description: "transfer complete event mode\nThese bits define the transfer granularity\
      \ for the transfer complete and half transfer complete events generation.\n\
      Note: If the initial LLI0 data transfer is null/void (directly programmed by\
      \ the internal register file with GPDMA_CxBR1.BNDT[15:0] = 0), then neither\
      \ the complete transfer event nor the half transfer event is generated.\nNote:\
      \ If the initial LLI0 data transfer is null/void (directly programmed by the\
      \ internal register file with GPDMA_CxBR1.BNDT[15:0] = 0), then neither the\
      \ complete transfer event nor the half transfer event is generated.\nNote: If\
      \ the initial LLI0 data transfer is null/void (i.e. directly programmed by the\
      \ internal register file with GPDMA_CxBR1.BNDT[15:0] =0 ), then the half transfer\
      \ event is not generated, and the transfer complete event is generated when\
      \ is completed the loading of the LLI1."
    bitOffset: 30
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 'at block level (when GPDMA_CxBR1.BNDT[15:0] = 0): the complete
        (and the half) transfer event is generated at the (respectively half of the)
        end of a block.'
      value: 0
    - name: B_0x1
      description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated
        block level (when GPDMA_CxBR1.BRC[10:0] =  0 and GPDMA_CxBR1.BNDT[15:0] =  0),
        the complete (and the half) transfer event is generated at the end (respectively
        half of the end) of the 2D/repeated block.
      value: 1
    - name: B_0x2
      description: 'at LLI level: the complete transfer event is generated at the
        end of the LLI transfer, including the update of the LLI if any. The half
        transfer event is generated at the half of the LLI data transfer (the LLI
        data transfer being a block transfer or a 2D/repeated block transfer for channel
        x = 12 to 15), if any data transfer.'
      value: 2
    - name: B_0x3
      description: 'at channel level: the complete transfer event is generated at
        the end of the last LLI transfer. The half transfer event is generated at
        the half of the data transfer of the last LLI. The last LLI updates the link
        address GPDMA_CxLLR.LA[15:2] to zero and clears all the GPDMA_CxLLR update
        bits (UT1, UT2, UB1, USA, UDA and ULL, plus UT3 and UB2 if present). If the
        channel transfer is continuous/infinite, no event is generated.'
      value: 3
- name: GPDMA_C0BR1
  displayName: GPDMA_C0BR1
  description: GPDMA channel 0 block register 1
  addressOffset: 152
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: BNDT
    description: "block number of data bytes to transfer from the source\nBlock size\
      \ transferred from the source. When the channel is enabled, this field becomes\
      \ read-only and is decremented, indicating the remaining number of data items\
      \ in the current source block to be transferred. BNDT[15:0] is programmed in\
      \ number of bytes, maximum source block size is 64 Kbytes -1.\nOnce the last\
      \ data transfer is completed (BNDT[15:0] = 0):\n- if GPDMA_CxLLR.UB1 = 1, this\
      \ field is updated by the LLI in the memory.\n- if GPDMA_CxLLR.UB1 = 0 and if\
      \ there is at least one non null Uxx update bit, this field is internally restored\
      \ to the programmed value.\n- if all GPDMA_CxLLR.Uxx = 0 and if GPDMA_CxLLR.LA[15:0]\
      \ = 0, this field is internally restored to the programmed value (infinite/continuous\
      \ last LLI).\n- if GPDMA_CxLLR = 0, this field is kept as zero following the\
      \ last LLI data transfer.\nNote: A non-null source block size must be a multiple\
      \ of the source data width (BNDT[2:0] versus GPDMA_CxTR1.SDW_LOG2[1:0]). Else\
      \ a user setting error is reported and no transfer is issued.\nWhen configured\
      \ in packing mode (GPDMA_CxTR1.PAM[1] = 1 and destination data width different\
      \ from source data width), a non-null source block size must be a multiple of\
      \ the destination data width (BNDT[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]). Else\
      \ a user setting error is reported and no transfer is issued."
    bitOffset: 0
    bitWidth: 16
    access: read-write
- name: GPDMA_C0SAR
  displayName: GPDMA_C0SAR
  description: GPDMA channel 0 source address register
  addressOffset: 156
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SA
    description: "source address\nThis field is the pointer to the address from which\
      \ the next data is read.\nDuring the channel activity, depending on the source\
      \ addressing mode (GPDMA_CxTR1.SINC), this field is kept fixed or incremented\
      \ by the data width (GPDMA_CxTR1.SDW_LOG2[1:0]) after each burst source data,\
      \ reflecting the next address from which data is read.\nDuring the channel activity,\
      \ this address is updated after each completed source burst, consequently to:\n\
      the programmed source burst; either in fixed addressing mode or in contiguous-data\
      \ incremented mode. If contiguously incremented (GPDMA_CxTR1.SINC = 1), then\
      \ the additional address offset value is the programmed burst size, as defined\
      \ by GPDMA_CxTR1.SBL_1[5:0] and GPDMA_CxTR1.SDW_LOG2[21:0]\nthe additional source\
      \ incremented/decremented offset value as programmed by GPDMA_CxBR1.SDEC and\
      \ GPDMA_CxTR3.SAO[12:0]\nonce/if completed source block transfer, for a channel\
      \ x with 2D addressing capability (x = 12 to 15). additional block repeat source\
      \ incremented/decremented offset value as programmed by GPDMA_CxBR1.BRSDEC and\
      \ GPDMA_CxBR2.BRSAO[15:0]\nIn linked-list mode, after a LLI data transfer is\
      \ completed, this register is automatically updated by GPDMA from the memory,\
      \ provided the LLI is set with GPDMA_CxLLR.USA = 1.\nNote: A source address\
      \ must be aligned with the programmed data width of a source burst (SA[2:0]\
      \ versus GPDMA_CxTR1.SDW_LOG2[1:0]). Else, a user setting error is reported\
      \ and no transfer is issued.\nWhen the source block size is not a multiple of\
      \ the source burst size and is a multiple of the source data width, the last\
      \ programmed source burst is not completed and is internally shorten to match\
      \ the block size. In this case, the additional GPDMA_CxTR3.SAO[12:0] is not\
      \ applied."
    bitOffset: 0
    bitWidth: 32
    access: read-write
- name: GPDMA_C0DAR
  displayName: GPDMA_C0DAR
  description: GPDMA channel 0 destination address register
  addressOffset: 160
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: DA
    description: "destination address\nThis field is the pointer to the address from\
      \ which the next data is written.\nDuring the channel activity, depending on\
      \ the destination addressing mode (GPDMA_CxTR1.DINC), this field is kept fixed\
      \ or incremented by the data width (GPDMA_CxTR1.DDW_LOG2[21:0]) after each burst\
      \ destination data, reflecting the next address from which data is written.\n\
      During the channel activity, this address is updated after each completed destination\
      \ burst, consequently to:\nthe programmed destination burst; either in fixed\
      \ addressing mode or in contiguous-data incremented mode. If contiguously incremented\
      \ (GPDMA_CxTR1.DINC = 1), then the additional address offset value is the programmed\
      \ burst size, as defined by GPDMA_CxTR1.DBL_1[5:0] and GPDMA_CxTR1.DDW_LOG2[1:0]\n\
      the additional destination incremented/decremented offset value as programmed\
      \ by GPDMA_CxBR1.DDEC and GPDMA_CxTR3.DAO[12:0]\nonce/if completed destination\
      \ block transfer, for a channel x with 2D addressing capability (x = 12 to 15),\
      \ the additional block repeat destination incremented/decremented offset value\
      \ as programmed by GPDMA_CxBR1.BRDDEC and GPDMA_CxBR2.BRDAO[15:0]\nIn linked-list\
      \ mode, after a LLI data transfer is completed, this register is automatically\
      \ updated by the GPDMA from the memory, provided the LLI is set with GPDMA_CxLLR.UDA\
      \ = 1.\nNote: A destination address must be aligned with the programmed data\
      \ width of a destination burst (DA[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]). Else,\
      \ a user setting error is reported and no transfer is issued."
    bitOffset: 0
    bitWidth: 32
    access: read-write
- name: GPDMA_C0LLR
  displayName: GPDMA_C0LLR
  description: GPDMA channel 0 linked-list address register
  addressOffset: 204
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: LA
    description: "pointer (16-bit low-significant address) to the next linked-list\
      \ data structure\nIf UT1 = UT2 = UB1 = USA = UDA = ULL = 0 and if LA[15:20]\
      \ = 0, the current LLI is the last one. The channel transfer is completed without\
      \ any update of the linked-list GPDMA register file.\nElse, this field is the\
      \ pointer to the memory address offset from which the next linked-list data\
      \ structure is automatically fetched from, once the data transfer is completed,\
      \ in order to conditionally update the linked-list GPDMA internal register file\
      \ (GPDMA_CxCTR1, GPDMA_CxTR2, GPDMA_CxBR1, GPDMA_CxSAR, GPDMA_CxDAR and GPDMA_CxLLR).\n\
      Note: The user must program the pointer to be 32-bit aligned. The two low-significant\
      \ bits are write ignored."
    bitOffset: 2
    bitWidth: 14
    access: read-write
  - name: ULL
    description: "Update GPDMA_CxLLR register from memory\nThis bit is used to control\
      \ the update of GPDMA_CxLLR from the memory during the link transfer."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no GPDMA_CxLLR update
      value: 0
    - name: B_0x1
      description: GPDMA_CxLLR update
      value: 1
  - name: UDA
    description: "Update GPDMA_CxDAR register from memory\nThis bit is used to control\
      \ the update of GPDMA_CxDAR from the memory during the link transfer."
    bitOffset: 27
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no GPDMA_CxDAR update
      value: 0
    - name: B_0x1
      description: GPDMA_CxDAR update
      value: 1
  - name: USA
    description: "update GPDMA_CxSAR from memory\nThis bit controls the update of\
      \ GPDMA_CxSAR from the memory during the link transfer."
    bitOffset: 28
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no GPDMA_CxSAR update
      value: 0
    - name: B_0x1
      description: GPDMA_CxSAR update
      value: 1
  - name: UB1
    description: "Update GPDMA_CxBR1 from memory\nThis bit controls the update of\
      \ GPDMA_CxBR1 from the memory during the link transfer. If UB1 = 0 and if GPDMA_CxLLR\
      \ different  0, the linked-list is not completed. GPDMA_CxBR1.BNDT[15:0] is\
      \ then restored to the programmed value after data transfer is completed and\
      \ before the link transfer."
    bitOffset: 29
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no GPDMA_CxBR1 update from memory (GPDMA_CxBR1.BNDT[15:0] restored
        if any link transfer)
      value: 0
    - name: B_0x1
      description: GPDMA_CxBR1 update
      value: 1
  - name: UT2
    description: "Update GPDMA_CxTR2 from memory\nThis bit controls the update of\
      \ GPDMA_CxTR2 from the memory during the link transfer."
    bitOffset: 30
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no GPDMA_CxTR2 update
      value: 0
    - name: B_0x1
      description: GPDMA_CxTR2 update
      value: 1
  - name: UT1
    description: "Update GPDMA_CxTR1 from memory\nThis bit controls the update of\
      \ GPDMA_CxTR1 from the memory during the link transfer."
    bitOffset: 31
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no GPDMA_CxTR1 update
      value: 0
    - name: B_0x1
      description: GPDMA_CxTR1 update
      value: 1
- name: GPDMA_C1LBAR
  displayName: GPDMA_C1LBAR
  description: GPDMA channel 1 linked-list base address register
  addressOffset: 208
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: LBA
    description: linked-list base address of GPDMA channel x
    bitOffset: 16
    bitWidth: 16
    access: read-write
- name: GPDMA_C1FCR
  displayName: GPDMA_C1FCR
  description: GPDMA channel 1 flag clear register
  addressOffset: 220
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: TCF
    description: transfer complete flag clear
    bitOffset: 8
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: corresponding TCF flag cleared
      value: 1
  - name: HTF
    description: half transfer flag clear
    bitOffset: 9
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: corresponding HTF flag cleared
      value: 1
  - name: DTEF
    description: data transfer error flag clear
    bitOffset: 10
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: corresponding DTEF flag cleared
      value: 1
  - name: ULEF
    description: update link transfer error flag clear
    bitOffset: 11
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: corresponding ULEF flag cleared
      value: 1
  - name: USEF
    description: user setting error flag clear
    bitOffset: 12
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: corresponding USEF flag cleared
      value: 1
  - name: SUSPF
    description: completed suspension flag clear
    bitOffset: 13
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: corresponding SUSPF flag cleared
      value: 1
  - name: TOF
    description: trigger overrun flag clear
    bitOffset: 14
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: corresponding TOF flag cleared
      value: 1
- name: GPDMA_C1SR
  displayName: GPDMA_C1SR
  description: GPDMA channel 1 status register
  addressOffset: 224
  size: 32
  resetValue: 1
  resetMask: 4294967295
  fields:
  - name: IDLEF
    description: "idle flag\nThis idle flag is de-asserted by hardware when the channel\
      \ is enabled (GPDMA_CxCR.EN = 1) with a valid channel configuration (no USEF\
      \ to be immediately reported).\nThis idle flag is asserted after hard reset\
      \ or by hardware when the channel is back in idle state (in suspended or disabled\
      \ state)."
    bitOffset: 0
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: channel not in idle state
      value: 0
    - name: B_0x1
      description: channel in idle state
      value: 1
  - name: TCF
    description: "transfer complete flag\nA transfer complete event is either a block\
      \ transfer complete, a 2D/repeated block transfer complete, a LLI transfer complete\
      \ including the upload of the next LLI if any, or the full linked-list completion,\
      \ depending on the transfer complete event mode (GPDMA_CxTR2.TCEM[1:0])."
    bitOffset: 8
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no transfer complete event
      value: 0
    - name: B_0x1
      description: a transfer complete event occurred
      value: 1
  - name: HTF
    description: "half transfer flag\nA half transfer event is either a half block\
      \ transfer or a half 2D/repeated block transfer, depending on the transfer complete\
      \ event mode (GPDMA_CxTR2.TCEM[1:0]).\nA half block transfer occurs when half\
      \ of the bytes of the source block size (rounded up integer of GPDMA_CxBR1.BNDT[15:0]/2)\
      \ has been transferred to the destination.\nA half 2D/repeated block transfer\
      \ occurs when half of the repeated blocks (rounded up integer of (GPDMA_CxBR1.BRC[10:0]+1)/2))\
      \ has been transferred to the destination."
    bitOffset: 9
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no half transfer event
      value: 0
    - name: B_0x1
      description: a half transfer event occurred
      value: 1
  - name: DTEF
    description: data transfer error flag
    bitOffset: 10
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no data transfer error event
      value: 0
    - name: B_0x1
      description: a master bus error event occurred on a data transfer
      value: 1
  - name: ULEF
    description: update link transfer error flag
    bitOffset: 11
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no update link transfer error event
      value: 0
    - name: B_0x1
      description: a master bus error event occurred while updating a linked-list
        register from memory
      value: 1
  - name: USEF
    description: user setting error flag
    bitOffset: 12
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no user setting error event
      value: 0
    - name: B_0x1
      description: a user setting error event occurred
      value: 1
  - name: SUSPF
    description: completed suspension flag
    bitOffset: 13
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no completed suspension event
      value: 0
    - name: B_0x1
      description: a completed suspension event occurred
      value: 1
  - name: TOF
    description: trigger overrun flag
    bitOffset: 14
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no trigger overrun event
      value: 0
    - name: B_0x1
      description: a trigger overrun event occurred
      value: 1
  - name: FIFOL
    description: "monitored FIFO level\nNumber of available write beats in the FIFO,\
      \ in units of the programmed destination data width (see GPDMA_CxTR1.DDW_LOG2[1:0],\
      \ in units of bytes, half-words, or words).\nNote: After having suspended an\
      \ active transfer, the user may need to read FIFOL[7:0], additionally to GPDMA_CxBR1.BDNT[15:0]\
      \ and GPDMA_CxBR1.BRC[10:0], to know how many data have been transferred to\
      \ the destination. Before reading, the user may wait for the transfer to be\
      \ suspended (GPDMA_CxSR.SUSPF = 1)."
    bitOffset: 16
    bitWidth: 8
    access: read-only
- name: GPDMA_C1CR
  displayName: GPDMA_C1CR
  description: GPDMA channel 1 control register
  addressOffset: 228
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: EN
    description: "enable\nWriting 1 into the field RESET (bit 1) causes the hardware\
      \ to de-assert this bit, whatever is written into this bit 0. Else:\nthis bit\
      \ is de-asserted by hardware when there is a transfer error (master bus error\
      \ or user setting error) or when there is a channel transfer complete (channel\
      \ ready to be configured, e.g. if LSM=1 at the end of a single execution of\
      \ the LLI).\nElse, this bit can be asserted by software.\nWriting 0 into this\
      \ EN bit is ignored."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 'write: ignored, read: channel disabled'
      value: 0
    - name: B_0x1
      description: 'write: enable channel, read: channel enabled'
      value: 1
  - name: RESET
    description: "reset\nThis bit is write only. Writing 0 has no impact. Writing\
      \ 1 implies the reset of the following: the FIFO, the channel internal state,\
      \ SUSP and EN bits (whatever is written receptively in bit 2 and bit 0).\nThe\
      \ reset is effective when the channel is in steady state, meaning one of the\
      \ following:\n- active channel in suspended state (GPDMA_CxSR.SUSPF = 1 and\
      \ GPDMA_CxSR.IDLEF = GPDMA_CxCR.EN = 1)\n- channel in disabled state (GPDMA_CxSR.IDLEF\
      \ = 1 and GPDMA_CxCR.EN = 0).\nAfter writing a RESET, to continue using this\
      \ channel, the user must explicitly reconfigure the channel including the hardware-modified\
      \ configuration registers (GPDMA_CxBR1, GPDMA_CxSAR and GPDMA_CxDAR) before\
      \ enabling again the channel (see the programming sequence in )."
    bitOffset: 1
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no channel reset
      value: 0
    - name: B_0x1
      description: channel reset
      value: 1
  - name: SUSP
    description: "suspend\nWriting 1 into the field RESET (bit 1) causes the hardware\
      \ to de-assert this bit, whatever is written into this bit 2. Else:\nSoftware\
      \ must write 1 in order to suspend an active channel i.e. a channel with an\
      \ ongoing GPDMA transfer over its master ports.\nThe software must write 0 in\
      \ order to resume a suspended channel, following the programming sequence detailed\
      \ in ."
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 'write: resume channel, read: channel not suspended'
      value: 0
    - name: B_0x1
      description: 'write: suspend channel, read: channel suspended.'
      value: 1
  - name: TCIE
    description: transfer complete interrupt enable
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: HTIE
    description: half transfer complete interrupt enable
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: DTEIE
    description: data transfer error interrupt enable
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: ULEIE
    description: update link transfer error interrupt enable
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: USEIE
    description: user setting error interrupt enable
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: SUSPIE
    description: completed suspension interrupt enable
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: TOIE
    description: trigger overrun interrupt enable
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: LSM
    description: "Link step mode\nFirst the (possible 1D/repeated) block transfer\
      \ is executed as defined by the current internal register file until GPDMA_CxBR1.BNDT[15:0]\
      \ = 0 and GPDMA_CxBR1.BRC[10:0] = 0 if present. Secondly the next linked-list\
      \ data structure is conditionally uploaded from memory as defined by GPDMA_CxLLR.\
      \ Then channel execution is completed.\nNote: This bit must be written when\
      \ EN=0. This bit is read-only when EN=1."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: channel executed for the full linked-list and completed at the
        end of the last LLI (GPDMA_CxLLR = 0). The 16 low-significant bits of the
        link address are null (LA[15:0] = 0) and all the update bits are null (UT1
        =UB1 = UT2 = USA = UDA = ULL = 0 and UT3 = UB2 = 0 if present). Then GPDMA_CxBR1.BNDT[15:0]
        = 0 and GPDMA_CxBR1.BRC[10:0] = 0 if present.
      value: 0
    - name: B_0x1
      description: channel executed once for the current LLI
      value: 1
  - name: LAP
    description: "linked-list allocated port\nThis bit is used to allocate the master\
      \ port for the update of the GPDMA linked-list registers from the memory.\n\
      Note: This bit must be written when EN=0. This bit is read-only when EN=1."
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: port 0 (AHB) allocated
      value: 0
    - name: B_0x1
      description: port 1 (AHB) allocated
      value: 1
  - name: PRIO
    description: "priority level of the channel x GPDMA transfer versus others\nNote:\
      \ This bit must be written when EN = 0. This bit is read-only when EN = 1."
    bitOffset: 22
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: low priority, low weight
      value: 0
    - name: B_0x1
      description: low priority, mid weight
      value: 1
    - name: B_0x2
      description: low priority, high weight
      value: 2
    - name: B_0x3
      description: high priority
      value: 3
- name: GPDMA_C1TR1
  displayName: GPDMA_C1TR1
  description: GPDMA channel 1 transfer register 1
  addressOffset: 272
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SDW_LOG2
    description: "binary logarithm of the source data width of a burst in bytes\n\
      Note: Setting a 8-byte data width causes a user setting error to be reported\
      \ and no transfer is issued.\nA source block size must be a multiple of the\
      \ source data width (GPDMA_CxBR1.BNDT[2:0] versus SDW_LOG2[1:0]). Otherwise,\
      \ a user setting error is reported and no transfer is issued.\nA source burst\
      \ transfer must have an aligned address with its data width (start address GPDMA_CxSAR[2:0]\
      \ versus SDW_LOG2[1:0]). Otherwise, a user setting error is reported and none\
      \ transfer is issued."
    bitOffset: 0
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: byte
      value: 0
    - name: B_0x1
      description: half-word (2 bytes)
      value: 1
    - name: B_0x2
      description: word (4 bytes)
      value: 2
    - name: B_0x3
      description: user setting error reported and no transfer issued
      value: 3
  - name: SINC
    description: "source incrementing burst\nThe source address, pointed by GPDMA_CxSAR,\
      \ is kept constant after a burst beat/single transfer or is incremented by the\
      \ offset value corresponding to a contiguous data after a burst beat/single\
      \ transfer."
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: fixed burst
      value: 0
    - name: B_0x1
      description: contiguously incremented burst
      value: 1
  - name: SBL_1
    description: "source burst length minus 1, between 0 and 63\nThe burst length\
      \ unit is one data named beat within a burst. If SBL_1[5:0] =0 , the burst can\
      \ be named as single. Each data/beat has a width defined by the destination\
      \ data width SDW_LOG2[1:0].\nNote: If a burst transfer crossed a 1-Kbyte address\
      \ boundary on a AHB transfer, the GPDMA modifies and shortens the programmed\
      \ burst into singles or bursts of lower length, to be compliant with the AHB\
      \ protocol.\nIf a burst transfer is of length greater than the FIFO size of\
      \ the channel x, the GPDMA modifies and shortens the programmed burst into singles\
      \ or bursts of lower length, to be compliant with the FIFO size. Transfer performance\
      \ is lower, with GPDMA re-arbitration between effective and lower singles/bursts,\
      \ but the data integrity is guaranteed."
    bitOffset: 4
    bitWidth: 6
    access: read-write
  - name: PAM
    description: "padding/alignment mode\nIf DDW_LOG2[1:0] = SDW_LOG2[1:0]: if the\
      \ data width of a burst destination transfer is equal to the data width of a\
      \ burst source transfer, these bits are ignored.\nElse, in the following enumerated\
      \ values, the condition PAM_1 is when destination data width is higher that\
      \ source data width, and the condition PAM_2 is when destination data width\
      \ is higher than source data width.\n1x: successive source data are FIFO queued\
      \ and packed at the destination data width, in a left (LSB) to right (MSB) order\
      \ (named little endian), before a destination transfer\n1x: source data is FIFO\
      \ queued and unpacked at the destination data width, to be transferred in a\
      \ left (LSB) to right (MSB) order (named little endian) to the destination\n\
      Note: If the transfer from the source peripheral is configured with peripheral\
      \ flow-control mode (SWREQ = 0 and PFREQ = 1 and DREQ = 0), and if the destination\
      \ data width   the source data width, packing is not supported."
    bitOffset: 11
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0_PAM_1
      description: source data is transferred as right aligned, padded with 0s up
        to the destination data width
      value: 0
    - name: B_0x1_PAM_1
      description: source data is transferred as right aligned, sign extended up to
        the destination data width
      value: 1
  - name: SBX
    description: "source byte exchange within the unaligned half-word of each source\
      \ word\nIf the source data width is shorter than a word, this bit is ignored.\n\
      If the source data width is a word:"
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no byte-based exchange within the unaligned half-word of each source
        word
      value: 0
    - name: B_0x1
      description: the two consecutive bytes within the unaligned half-word of each
        source word are exchanged.
      value: 1
  - name: SAP
    description: "source allocated port\nThis bit is used to allocate the master port\
      \ for the source transfer\nNote: This bit must be written when EN = 0. This\
      \ bit is read-only when EN = 1."
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: port 0 (AHB) allocated
      value: 0
    - name: B_0x1
      description: port 1 (AHB) allocated
      value: 1
  - name: SSEC
    description: "security attribute of the GPDMA transfer from the source\nIf GPDMA_SECCFGR.SECx\
      \ = 1 and the access is secure:\nThis is a secure register bit. This bit can\
      \ only be read by a secure software. This bit must be written by a secure software\
      \ when GPDMA_SECCFGR.SECx =1 . A secure write is ignored when GPDMA_SECCFGR.SECx\
      \ = 0.\nWhen GPDMA_SECCFGR.SECx is de-asserted, this SSEC bit is also de-asserted\
      \ by hardware (on a secure reconfiguration of the channel as non-secure), and\
      \ the GPDMA transfer from the source is non-secure."
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: GPDMA transfer non-secure
      value: 0
    - name: B_0x1
      description: GPDMA transfer secure
      value: 1
  - name: DDW_LOG2
    description: "binary logarithm of the destination data width of a burst, in bytes\n\
      Note: Setting a 8-byte data width causes a user setting error to be reported\
      \ and none transfer is issued.\nA destination burst transfer must have an aligned\
      \ address with its data width (start address GPDMA_CxDAR[2:0] and address offset\
      \ GPDMA_CxTR3.DAO[2:0], versus DDW_LOG2[1:0]). Otherwise a user setting error\
      \ is reported and no transfer is issued."
    bitOffset: 16
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: byte
      value: 0
    - name: B_0x1
      description: half-word (2 bytes)
      value: 1
    - name: B_0x2
      description: word (4 bytes)
      value: 2
    - name: B_0x3
      description: user setting error reported and no transfer issued
      value: 3
  - name: DINC
    description: "destination incrementing burst\nThe destination address, pointed\
      \ by GPDMA_CxDAR, is kept constant after a burst beat/single transfer, or is\
      \ incremented by the offset value corresponding to a contiguous data after a\
      \ burst beat/single transfer."
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: fixed burst
      value: 0
    - name: B_0x1
      description: contiguously incremented burst
      value: 1
  - name: DBL_1
    description: "destination burst length minus 1, between 0 and 63\nThe burst length\
      \ unit is one data named beat within a burst. If DBL_1[5:0] =0 , the burst can\
      \ be named as single. Each data/beat has a width defined by the destination\
      \ data width DDW_LOG2[1:0].\nNote: If a burst transfer crossed a 1-Kbyte address\
      \ boundary on a AHB transfer, the GPDMA modifies and shortens the programmed\
      \ burst into singles or bursts of lower length, to be compliant with the AHB\
      \ protocol.\nIf a burst transfer is of length greater than the FIFO size of\
      \ the channel x, the GPDMA modifies and shortens the programmed burst into singles\
      \ or bursts of lower length, to be compliant with the FIFO size. Transfer performance\
      \ is lower, with GPDMA re-arbitration between effective and lower singles/bursts,\
      \ but the data integrity is guaranteed."
    bitOffset: 20
    bitWidth: 6
    access: read-write
  - name: DBX
    description: "destination byte exchange\nIf the destination data size is a byte,\
      \ this bit is ignored.\nIf the destination data size is not a byte:"
    bitOffset: 26
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no byte-based exchange within half-word
      value: 0
    - name: B_0x1
      description: the two consecutive (post PAM) bytes are exchanged in each destination
        half-word.
      value: 1
  - name: DHX
    description: "destination half-word exchange\nIf the destination data size is\
      \ shorter than a word, this bit is ignored.\nIf the destination data size is\
      \ a word:"
    bitOffset: 27
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no halfword-based exchanged within word
      value: 0
    - name: B_0x1
      description: the two consecutive (post PAM) half-words are exchanged in each
        destination word.
      value: 1
  - name: DAP
    description: "destination allocated port\nThis bit is used to allocate the master\
      \ port for the destination transfer\nNote: This bit must be written when EN\
      \ = 0. This bit is read-only when EN = 1."
    bitOffset: 30
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: port 0 (AHB) allocated
      value: 0
    - name: B_0x1
      description: port 1 (AHB) allocated
      value: 1
  - name: DSEC
    description: "security attribute of the GPDMA transfer to the destination\nIf\
      \ GPDMA_SECCFGR.SECx = 1 and the access is secure:\nThis is a secure register\
      \ bit. This bit can only be read by a secure software. This bit must be written\
      \ by a secure software when GPDMA_SECCFGR.SECx = 1. A secure write is ignored\
      \ when GPDMA_SECCFGR.SECx = 0.\nWhen GPDMA_SECCFGR.SECx is de-asserted, this\
      \ DSEC bit is also de-asserted by hardware (on a secure reconfiguration of the\
      \ channel as non-secure), and the GPDMA transfer to the destination is non-secure."
    bitOffset: 31
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: GPDMA transfer non-secure
      value: 0
    - name: B_0x1
      description: GPDMA transfer secure
      value: 1
- name: GPDMA_C1TR2
  displayName: GPDMA_C1TR2
  description: GPDMA channel 1 transfer register 2
  addressOffset: 276
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: REQSEL
    description: "GPDMA hardware request selection\nThese bits are ignored if channel\
      \ x is activated (GPDMA_CxCR.EN asserted) with SWREQ = 1 (software request for\
      \ a memory-to-memory transfer). Else, the selected hardware request is internally\
      \ taken into account as per .\nThe user must not assign a same input hardware\
      \ request (same REQSEL[7:0] value) to different active GPDMA channels (GPDMA_CxCR.EN\
      \ = 1 and GPDMA_CxTR2.SWREQ = 0 for these channels). GPDMA is not intended to\
      \ hardware support the case of simultaneous enabled channels incorrectly configured\
      \ with a same hardware peripheral request signal, and there is no user setting\
      \ error reporting."
    bitOffset: 0
    bitWidth: 8
    access: read-write
  - name: SWREQ
    description: "software request\nThis bit is internally taken into account when\
      \ GPDMA_CxCR.EN is asserted."
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no software request. The selected hardware request REQSEL[6:0]
        is taken into account.
      value: 0
    - name: B_0x1
      description: software request for a memory-to-memory transfer. The default selected
        hardware request as per REQSEL[6:0] is ignored.
      value: 1
  - name: DREQ
    description: "destination hardware request\nThis bit is ignored if channel x is\
      \ activated (GPDMA_CxCR.EN asserted) with SWREQ = 1 (software request for a\
      \ memory-to-memory transfer). Else:\nNote: If the channel x is activated (GPDMA_CxCR.EN\
      \ is asserted) with SWREQ = 0 and PFREQ = 1 (peripheral hardware request with\
      \ peripheral flow-control mode), any software assertion to this DREQ bit is\
      \ ignored: in peripheral flow-control mode, only a peripheral-to-memory transfer\
      \ is supported."
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: selected hardware request driven by a source peripheral (request
        signal taken into account by the GPDMA transfer scheduler over the source/read
        port)
      value: 0
    - name: B_0x1
      description: selected hardware request driven by a destination peripheral (request
        signal taken into account by the GPDMA transfer scheduler over the destination/write
        port)
      value: 1
  - name: BREQ
    description: "Block hardware request\nIf the channel x is activated (GPDMA_CxCR.EN\
      \ asserted) with SWREQ = 1 (software request for a memory-to-memory transfer),\
      \ this bit is ignored. Else:"
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: the selected hardware request is driven by a peripheral with a
        hardware request/acknowledge protocol at a burst level.
      value: 0
    - name: B_0x1
      description: the selected hardware request is driven by a peripheral with a
        hardware request/acknowledge protocol at a block level (see ).
      value: 1
  - name: PFREQ
    description: "Hardware request in peripheral flow control mode\nImportant: If\
      \ a given channel x is not implemented with this feature, this bit is reserved\
      \ and PFREQ is not present (see  for the list of the implemented channels with\
      \ this feature.\nIf the channel x is activated (GPDMA_CxCR.EN asserted) with\
      \ SWREQ = 1 (software request for a memory-to-memory transfer), this bit is\
      \ ignored. Else:\nNote: In peripheral flow control mode, there are the following\
      \ restrictions:\n- no 2D/repeated block support (GPDMA_CxBR1.BRC[10:0] must\
      \ be set to 0 if present)\n- the peripheral must be set as the source of the\
      \ transfer (DREQ = 0).\n- data packing to a wider destination width is not supported\
      \ (if destination width   source data width, GPDMA_CxTR1.PAM[1] must be set\
      \ to 0).\n- GPDMA_CxBR1.BNDT[15:0] must be programmed as a multiple of the source\
      \ (peripheral) burst size."
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: the selected hardware request is driven by a peripheral with a
        hardware request/acknowledge protocol in GPDMA control mode. The GPDMA is
        programmed with GPDMA_CxCTR1.BNDT[15:0] and this is internally used by the
        hardware for the block transfer completion.
      value: 0
    - name: B_0x1
      description: the selected hardware request is driven by a peripheral with a
        hardware request/acknowledge protocol in peripheral control mode. The GPDMA
        block transfer can be early completed by the peripheral itself (see  for more
        details).
      value: 1
  - name: TRIGM
    description: "trigger mode\nThese bits define the transfer granularity for its\
      \ conditioning by the trigger."
    bitOffset: 14
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 'at block level: the first burst read of each block transfer is
        conditioned by one hit trigger (channel x = 12 to 15, for each block if a
        2D/repeated block is configured with GPDMA_CxBR1.BRC[10:0] different  0).'
      value: 0
    - name: B_0x1
      description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated
        block level, the
      value: 1
    - name: B_0x2
      description: 'at link level: a LLI link transfer is conditioned by one hit trigger.
        The LLI data transfer (if any) is not conditioned.'
      value: 2
    - name: B_0x3
      description: 'at programmed burst level: If SWREQ = 1, each programmed burst
        read is conditioned by one hit trigger. If SWREQ = 0, each programmed burst
        that is requested by the selected peripheral, is conditioned by one hit trigger.'
      value: 3
  - name: TRIGSEL
    description: "trigger event input selection\nThese bits select the trigger event\
      \ input of the GPDMA transfer (as per ), with an active trigger event if TRIGPOL[1:0]\
      \ different  00."
    bitOffset: 16
    bitWidth: 6
    access: read-write
  - name: TRIGPOL
    description: "trigger event polarity\nThese bits define the polarity of the selected\
      \ trigger event input defined by TRIGSEL[5:0]."
    bitOffset: 24
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no trigger (masked trigger event)
      value: 0
    - name: B_0x1
      description: trigger on the rising edge
      value: 1
    - name: B_0x2
      description: trigger on the falling edge
      value: 2
    - name: B_0x3
      description: same as 00
      value: 3
  - name: TCEM
    description: "transfer complete event mode\nThese bits define the transfer granularity\
      \ for the transfer complete and half transfer complete events generation.\n\
      Note: If the initial LLI0 data transfer is null/void (directly programmed by\
      \ the internal register file with GPDMA_CxBR1.BNDT[15:0] = 0), then neither\
      \ the complete transfer event nor the half transfer event is generated.\nNote:\
      \ If the initial LLI0 data transfer is null/void (directly programmed by the\
      \ internal register file with GPDMA_CxBR1.BNDT[15:0] = 0), then neither the\
      \ complete transfer event nor the half transfer event is generated.\nNote: If\
      \ the initial LLI0 data transfer is null/void (i.e. directly programmed by the\
      \ internal register file with GPDMA_CxBR1.BNDT[15:0] =0 ), then the half transfer\
      \ event is not generated, and the transfer complete event is generated when\
      \ is completed the loading of the LLI1."
    bitOffset: 30
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 'at block level (when GPDMA_CxBR1.BNDT[15:0] = 0): the complete
        (and the half) transfer event is generated at the (respectively half of the)
        end of a block.'
      value: 0
    - name: B_0x1
      description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated
        block level (when GPDMA_CxBR1.BRC[10:0] =  0 and GPDMA_CxBR1.BNDT[15:0] =  0),
        the complete (and the half) transfer event is generated at the end (respectively
        half of the end) of the 2D/repeated block.
      value: 1
    - name: B_0x2
      description: 'at LLI level: the complete transfer event is generated at the
        end of the LLI transfer, including the update of the LLI if any. The half
        transfer event is generated at the half of the LLI data transfer (the LLI
        data transfer being a block transfer or a 2D/repeated block transfer for channel
        x = 12 to 15), if any data transfer.'
      value: 2
    - name: B_0x3
      description: 'at channel level: the complete transfer event is generated at
        the end of the last LLI transfer. The half transfer event is generated at
        the half of the data transfer of the last LLI. The last LLI updates the link
        address GPDMA_CxLLR.LA[15:2] to zero and clears all the GPDMA_CxLLR update
        bits (UT1, UT2, UB1, USA, UDA and ULL, plus UT3 and UB2 if present). If the
        channel transfer is continuous/infinite, no event is generated.'
      value: 3
- name: GPDMA_C1BR1
  displayName: GPDMA_C1BR1
  description: GPDMA channel 1 block register 1
  addressOffset: 280
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: BNDT
    description: "block number of data bytes to transfer from the source\nBlock size\
      \ transferred from the source. When the channel is enabled, this field becomes\
      \ read-only and is decremented, indicating the remaining number of data items\
      \ in the current source block to be transferred. BNDT[15:0] is programmed in\
      \ number of bytes, maximum source block size is 64 Kbytes -1.\nOnce the last\
      \ data transfer is completed (BNDT[15:0] = 0):\n- if GPDMA_CxLLR.UB1 = 1, this\
      \ field is updated by the LLI in the memory.\n- if GPDMA_CxLLR.UB1 = 0 and if\
      \ there is at least one non null Uxx update bit, this field is internally restored\
      \ to the programmed value.\n- if all GPDMA_CxLLR.Uxx = 0 and if GPDMA_CxLLR.LA[15:0]\
      \ = 0, this field is internally restored to the programmed value (infinite/continuous\
      \ last LLI).\n- if GPDMA_CxLLR = 0, this field is kept as zero following the\
      \ last LLI data transfer.\nNote: A non-null source block size must be a multiple\
      \ of the source data width (BNDT[2:0] versus GPDMA_CxTR1.SDW_LOG2[1:0]). Else\
      \ a user setting error is reported and no transfer is issued.\nWhen configured\
      \ in packing mode (GPDMA_CxTR1.PAM[1] = 1 and destination data width different\
      \ from source data width), a non-null source block size must be a multiple of\
      \ the destination data width (BNDT[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]). Else\
      \ a user setting error is reported and no transfer is issued."
    bitOffset: 0
    bitWidth: 16
    access: read-write
- name: GPDMA_C1SAR
  displayName: GPDMA_C1SAR
  description: GPDMA channel 1 source address register
  addressOffset: 284
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SA
    description: "source address\nThis field is the pointer to the address from which\
      \ the next data is read.\nDuring the channel activity, depending on the source\
      \ addressing mode (GPDMA_CxTR1.SINC), this field is kept fixed or incremented\
      \ by the data width (GPDMA_CxTR1.SDW_LOG2[1:0]) after each burst source data,\
      \ reflecting the next address from which data is read.\nDuring the channel activity,\
      \ this address is updated after each completed source burst, consequently to:\n\
      the programmed source burst; either in fixed addressing mode or in contiguous-data\
      \ incremented mode. If contiguously incremented (GPDMA_CxTR1.SINC = 1), then\
      \ the additional address offset value is the programmed burst size, as defined\
      \ by GPDMA_CxTR1.SBL_1[5:0] and GPDMA_CxTR1.SDW_LOG2[21:0]\nthe additional source\
      \ incremented/decremented offset value as programmed by GPDMA_CxBR1.SDEC and\
      \ GPDMA_CxTR3.SAO[12:0]\nonce/if completed source block transfer, for a channel\
      \ x with 2D addressing capability (x = 12 to 15). additional block repeat source\
      \ incremented/decremented offset value as programmed by GPDMA_CxBR1.BRSDEC and\
      \ GPDMA_CxBR2.BRSAO[15:0]\nIn linked-list mode, after a LLI data transfer is\
      \ completed, this register is automatically updated by GPDMA from the memory,\
      \ provided the LLI is set with GPDMA_CxLLR.USA = 1.\nNote: A source address\
      \ must be aligned with the programmed data width of a source burst (SA[2:0]\
      \ versus GPDMA_CxTR1.SDW_LOG2[1:0]). Else, a user setting error is reported\
      \ and no transfer is issued.\nWhen the source block size is not a multiple of\
      \ the source burst size and is a multiple of the source data width, the last\
      \ programmed source burst is not completed and is internally shorten to match\
      \ the block size. In this case, the additional GPDMA_CxTR3.SAO[12:0] is not\
      \ applied."
    bitOffset: 0
    bitWidth: 32
    access: read-write
- name: GPDMA_C1DAR
  displayName: GPDMA_C1DAR
  description: GPDMA channel 1 destination address register
  addressOffset: 288
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: DA
    description: "destination address\nThis field is the pointer to the address from\
      \ which the next data is written.\nDuring the channel activity, depending on\
      \ the destination addressing mode (GPDMA_CxTR1.DINC), this field is kept fixed\
      \ or incremented by the data width (GPDMA_CxTR1.DDW_LOG2[21:0]) after each burst\
      \ destination data, reflecting the next address from which data is written.\n\
      During the channel activity, this address is updated after each completed destination\
      \ burst, consequently to:\nthe programmed destination burst; either in fixed\
      \ addressing mode or in contiguous-data incremented mode. If contiguously incremented\
      \ (GPDMA_CxTR1.DINC = 1), then the additional address offset value is the programmed\
      \ burst size, as defined by GPDMA_CxTR1.DBL_1[5:0] and GPDMA_CxTR1.DDW_LOG2[1:0]\n\
      the additional destination incremented/decremented offset value as programmed\
      \ by GPDMA_CxBR1.DDEC and GPDMA_CxTR3.DAO[12:0]\nonce/if completed destination\
      \ block transfer, for a channel x with 2D addressing capability (x = 12 to 15),\
      \ the additional block repeat destination incremented/decremented offset value\
      \ as programmed by GPDMA_CxBR1.BRDDEC and GPDMA_CxBR2.BRDAO[15:0]\nIn linked-list\
      \ mode, after a LLI data transfer is completed, this register is automatically\
      \ updated by the GPDMA from the memory, provided the LLI is set with GPDMA_CxLLR.UDA\
      \ = 1.\nNote: A destination address must be aligned with the programmed data\
      \ width of a destination burst (DA[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]). Else,\
      \ a user setting error is reported and no transfer is issued."
    bitOffset: 0
    bitWidth: 32
    access: read-write
- name: GPDMA_C1LLR
  displayName: GPDMA_C1LLR
  description: GPDMA channel 1 linked-list address register
  addressOffset: 332
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: LA
    description: "pointer (16-bit low-significant address) to the next linked-list\
      \ data structure\nIf UT1 = UT2 = UB1 = USA = UDA = ULL = 0 and if LA[15:20]\
      \ = 0, the current LLI is the last one. The channel transfer is completed without\
      \ any update of the linked-list GPDMA register file.\nElse, this field is the\
      \ pointer to the memory address offset from which the next linked-list data\
      \ structure is automatically fetched from, once the data transfer is completed,\
      \ in order to conditionally update the linked-list GPDMA internal register file\
      \ (GPDMA_CxCTR1, GPDMA_CxTR2, GPDMA_CxBR1, GPDMA_CxSAR, GPDMA_CxDAR and GPDMA_CxLLR).\n\
      Note: The user must program the pointer to be 32-bit aligned. The two low-significant\
      \ bits are write ignored."
    bitOffset: 2
    bitWidth: 14
    access: read-write
  - name: ULL
    description: "Update GPDMA_CxLLR register from memory\nThis bit is used to control\
      \ the update of GPDMA_CxLLR from the memory during the link transfer."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no GPDMA_CxLLR update
      value: 0
    - name: B_0x1
      description: GPDMA_CxLLR update
      value: 1
  - name: UDA
    description: "Update GPDMA_CxDAR register from memory\nThis bit is used to control\
      \ the update of GPDMA_CxDAR from the memory during the link transfer."
    bitOffset: 27
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no GPDMA_CxDAR update
      value: 0
    - name: B_0x1
      description: GPDMA_CxDAR update
      value: 1
  - name: USA
    description: "update GPDMA_CxSAR from memory\nThis bit controls the update of\
      \ GPDMA_CxSAR from the memory during the link transfer."
    bitOffset: 28
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no GPDMA_CxSAR update
      value: 0
    - name: B_0x1
      description: GPDMA_CxSAR update
      value: 1
  - name: UB1
    description: "Update GPDMA_CxBR1 from memory\nThis bit controls the update of\
      \ GPDMA_CxBR1 from the memory during the link transfer. If UB1 = 0 and if GPDMA_CxLLR\
      \ different  0, the linked-list is not completed. GPDMA_CxBR1.BNDT[15:0] is\
      \ then restored to the programmed value after data transfer is completed and\
      \ before the link transfer."
    bitOffset: 29
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no GPDMA_CxBR1 update from memory (GPDMA_CxBR1.BNDT[15:0] restored
        if any link transfer)
      value: 0
    - name: B_0x1
      description: GPDMA_CxBR1 update
      value: 1
  - name: UT2
    description: "Update GPDMA_CxTR2 from memory\nThis bit controls the update of\
      \ GPDMA_CxTR2 from the memory during the link transfer."
    bitOffset: 30
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no GPDMA_CxTR2 update
      value: 0
    - name: B_0x1
      description: GPDMA_CxTR2 update
      value: 1
  - name: UT1
    description: "Update GPDMA_CxTR1 from memory\nThis bit controls the update of\
      \ GPDMA_CxTR1 from the memory during the link transfer."
    bitOffset: 31
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no GPDMA_CxTR1 update
      value: 0
    - name: B_0x1
      description: GPDMA_CxTR1 update
      value: 1
- name: GPDMA_C2LBAR
  displayName: GPDMA_C2LBAR
  description: GPDMA channel 2 linked-list base address register
  addressOffset: 336
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: LBA
    description: linked-list base address of GPDMA channel x
    bitOffset: 16
    bitWidth: 16
    access: read-write
- name: GPDMA_C2FCR
  displayName: GPDMA_C2FCR
  description: GPDMA channel 2 flag clear register
  addressOffset: 348
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: TCF
    description: transfer complete flag clear
    bitOffset: 8
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: corresponding TCF flag cleared
      value: 1
  - name: HTF
    description: half transfer flag clear
    bitOffset: 9
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: corresponding HTF flag cleared
      value: 1
  - name: DTEF
    description: data transfer error flag clear
    bitOffset: 10
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: corresponding DTEF flag cleared
      value: 1
  - name: ULEF
    description: update link transfer error flag clear
    bitOffset: 11
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: corresponding ULEF flag cleared
      value: 1
  - name: USEF
    description: user setting error flag clear
    bitOffset: 12
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: corresponding USEF flag cleared
      value: 1
  - name: SUSPF
    description: completed suspension flag clear
    bitOffset: 13
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: corresponding SUSPF flag cleared
      value: 1
  - name: TOF
    description: trigger overrun flag clear
    bitOffset: 14
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: corresponding TOF flag cleared
      value: 1
- name: GPDMA_C2SR
  displayName: GPDMA_C2SR
  description: GPDMA channel 2 status register
  addressOffset: 352
  size: 32
  resetValue: 1
  resetMask: 4294967295
  fields:
  - name: IDLEF
    description: "idle flag\nThis idle flag is de-asserted by hardware when the channel\
      \ is enabled (GPDMA_CxCR.EN = 1) with a valid channel configuration (no USEF\
      \ to be immediately reported).\nThis idle flag is asserted after hard reset\
      \ or by hardware when the channel is back in idle state (in suspended or disabled\
      \ state)."
    bitOffset: 0
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: channel not in idle state
      value: 0
    - name: B_0x1
      description: channel in idle state
      value: 1
  - name: TCF
    description: "transfer complete flag\nA transfer complete event is either a block\
      \ transfer complete, a 2D/repeated block transfer complete, a LLI transfer complete\
      \ including the upload of the next LLI if any, or the full linked-list completion,\
      \ depending on the transfer complete event mode (GPDMA_CxTR2.TCEM[1:0])."
    bitOffset: 8
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no transfer complete event
      value: 0
    - name: B_0x1
      description: a transfer complete event occurred
      value: 1
  - name: HTF
    description: "half transfer flag\nA half transfer event is either a half block\
      \ transfer or a half 2D/repeated block transfer, depending on the transfer complete\
      \ event mode (GPDMA_CxTR2.TCEM[1:0]).\nA half block transfer occurs when half\
      \ of the bytes of the source block size (rounded up integer of GPDMA_CxBR1.BNDT[15:0]/2)\
      \ has been transferred to the destination.\nA half 2D/repeated block transfer\
      \ occurs when half of the repeated blocks (rounded up integer of (GPDMA_CxBR1.BRC[10:0]+1)/2))\
      \ has been transferred to the destination."
    bitOffset: 9
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no half transfer event
      value: 0
    - name: B_0x1
      description: a half transfer event occurred
      value: 1
  - name: DTEF
    description: data transfer error flag
    bitOffset: 10
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no data transfer error event
      value: 0
    - name: B_0x1
      description: a master bus error event occurred on a data transfer
      value: 1
  - name: ULEF
    description: update link transfer error flag
    bitOffset: 11
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no update link transfer error event
      value: 0
    - name: B_0x1
      description: a master bus error event occurred while updating a linked-list
        register from memory
      value: 1
  - name: USEF
    description: user setting error flag
    bitOffset: 12
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no user setting error event
      value: 0
    - name: B_0x1
      description: a user setting error event occurred
      value: 1
  - name: SUSPF
    description: completed suspension flag
    bitOffset: 13
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no completed suspension event
      value: 0
    - name: B_0x1
      description: a completed suspension event occurred
      value: 1
  - name: TOF
    description: trigger overrun flag
    bitOffset: 14
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no trigger overrun event
      value: 0
    - name: B_0x1
      description: a trigger overrun event occurred
      value: 1
  - name: FIFOL
    description: "monitored FIFO level\nNumber of available write beats in the FIFO,\
      \ in units of the programmed destination data width (see GPDMA_CxTR1.DDW_LOG2[1:0],\
      \ in units of bytes, half-words, or words).\nNote: After having suspended an\
      \ active transfer, the user may need to read FIFOL[7:0], additionally to GPDMA_CxBR1.BDNT[15:0]\
      \ and GPDMA_CxBR1.BRC[10:0], to know how many data have been transferred to\
      \ the destination. Before reading, the user may wait for the transfer to be\
      \ suspended (GPDMA_CxSR.SUSPF = 1)."
    bitOffset: 16
    bitWidth: 8
    access: read-only
- name: GPDMA_C2CR
  displayName: GPDMA_C2CR
  description: GPDMA channel 2 control register
  addressOffset: 356
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: EN
    description: "enable\nWriting 1 into the field RESET (bit 1) causes the hardware\
      \ to de-assert this bit, whatever is written into this bit 0. Else:\nthis bit\
      \ is de-asserted by hardware when there is a transfer error (master bus error\
      \ or user setting error) or when there is a channel transfer complete (channel\
      \ ready to be configured, e.g. if LSM=1 at the end of a single execution of\
      \ the LLI).\nElse, this bit can be asserted by software.\nWriting 0 into this\
      \ EN bit is ignored."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 'write: ignored, read: channel disabled'
      value: 0
    - name: B_0x1
      description: 'write: enable channel, read: channel enabled'
      value: 1
  - name: RESET
    description: "reset\nThis bit is write only. Writing 0 has no impact. Writing\
      \ 1 implies the reset of the following: the FIFO, the channel internal state,\
      \ SUSP and EN bits (whatever is written receptively in bit 2 and bit 0).\nThe\
      \ reset is effective when the channel is in steady state, meaning one of the\
      \ following:\n- active channel in suspended state (GPDMA_CxSR.SUSPF = 1 and\
      \ GPDMA_CxSR.IDLEF = GPDMA_CxCR.EN = 1)\n- channel in disabled state (GPDMA_CxSR.IDLEF\
      \ = 1 and GPDMA_CxCR.EN = 0).\nAfter writing a RESET, to continue using this\
      \ channel, the user must explicitly reconfigure the channel including the hardware-modified\
      \ configuration registers (GPDMA_CxBR1, GPDMA_CxSAR and GPDMA_CxDAR) before\
      \ enabling again the channel (see the programming sequence in )."
    bitOffset: 1
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no channel reset
      value: 0
    - name: B_0x1
      description: channel reset
      value: 1
  - name: SUSP
    description: "suspend\nWriting 1 into the field RESET (bit 1) causes the hardware\
      \ to de-assert this bit, whatever is written into this bit 2. Else:\nSoftware\
      \ must write 1 in order to suspend an active channel i.e. a channel with an\
      \ ongoing GPDMA transfer over its master ports.\nThe software must write 0 in\
      \ order to resume a suspended channel, following the programming sequence detailed\
      \ in ."
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 'write: resume channel, read: channel not suspended'
      value: 0
    - name: B_0x1
      description: 'write: suspend channel, read: channel suspended.'
      value: 1
  - name: TCIE
    description: transfer complete interrupt enable
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: HTIE
    description: half transfer complete interrupt enable
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: DTEIE
    description: data transfer error interrupt enable
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: ULEIE
    description: update link transfer error interrupt enable
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: USEIE
    description: user setting error interrupt enable
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: SUSPIE
    description: completed suspension interrupt enable
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: TOIE
    description: trigger overrun interrupt enable
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: LSM
    description: "Link step mode\nFirst the (possible 1D/repeated) block transfer\
      \ is executed as defined by the current internal register file until GPDMA_CxBR1.BNDT[15:0]\
      \ = 0 and GPDMA_CxBR1.BRC[10:0] = 0 if present. Secondly the next linked-list\
      \ data structure is conditionally uploaded from memory as defined by GPDMA_CxLLR.\
      \ Then channel execution is completed.\nNote: This bit must be written when\
      \ EN=0. This bit is read-only when EN=1."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: channel executed for the full linked-list and completed at the
        end of the last LLI (GPDMA_CxLLR = 0). The 16 low-significant bits of the
        link address are null (LA[15:0] = 0) and all the update bits are null (UT1
        =UB1 = UT2 = USA = UDA = ULL = 0 and UT3 = UB2 = 0 if present). Then GPDMA_CxBR1.BNDT[15:0]
        = 0 and GPDMA_CxBR1.BRC[10:0] = 0 if present.
      value: 0
    - name: B_0x1
      description: channel executed once for the current LLI
      value: 1
  - name: LAP
    description: "linked-list allocated port\nThis bit is used to allocate the master\
      \ port for the update of the GPDMA linked-list registers from the memory.\n\
      Note: This bit must be written when EN=0. This bit is read-only when EN=1."
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: port 0 (AHB) allocated
      value: 0
    - name: B_0x1
      description: port 1 (AHB) allocated
      value: 1
  - name: PRIO
    description: "priority level of the channel x GPDMA transfer versus others\nNote:\
      \ This bit must be written when EN = 0. This bit is read-only when EN = 1."
    bitOffset: 22
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: low priority, low weight
      value: 0
    - name: B_0x1
      description: low priority, mid weight
      value: 1
    - name: B_0x2
      description: low priority, high weight
      value: 2
    - name: B_0x3
      description: high priority
      value: 3
- name: GPDMA_C2TR1
  displayName: GPDMA_C2TR1
  description: GPDMA channel 2 transfer register 1
  addressOffset: 400
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SDW_LOG2
    description: "binary logarithm of the source data width of a burst in bytes\n\
      Note: Setting a 8-byte data width causes a user setting error to be reported\
      \ and no transfer is issued.\nA source block size must be a multiple of the\
      \ source data width (GPDMA_CxBR1.BNDT[2:0] versus SDW_LOG2[1:0]). Otherwise,\
      \ a user setting error is reported and no transfer is issued.\nA source burst\
      \ transfer must have an aligned address with its data width (start address GPDMA_CxSAR[2:0]\
      \ versus SDW_LOG2[1:0]). Otherwise, a user setting error is reported and none\
      \ transfer is issued."
    bitOffset: 0
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: byte
      value: 0
    - name: B_0x1
      description: half-word (2 bytes)
      value: 1
    - name: B_0x2
      description: word (4 bytes)
      value: 2
    - name: B_0x3
      description: user setting error reported and no transfer issued
      value: 3
  - name: SINC
    description: "source incrementing burst\nThe source address, pointed by GPDMA_CxSAR,\
      \ is kept constant after a burst beat/single transfer or is incremented by the\
      \ offset value corresponding to a contiguous data after a burst beat/single\
      \ transfer."
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: fixed burst
      value: 0
    - name: B_0x1
      description: contiguously incremented burst
      value: 1
  - name: SBL_1
    description: "source burst length minus 1, between 0 and 63\nThe burst length\
      \ unit is one data named beat within a burst. If SBL_1[5:0] =0 , the burst can\
      \ be named as single. Each data/beat has a width defined by the destination\
      \ data width SDW_LOG2[1:0].\nNote: If a burst transfer crossed a 1-Kbyte address\
      \ boundary on a AHB transfer, the GPDMA modifies and shortens the programmed\
      \ burst into singles or bursts of lower length, to be compliant with the AHB\
      \ protocol.\nIf a burst transfer is of length greater than the FIFO size of\
      \ the channel x, the GPDMA modifies and shortens the programmed burst into singles\
      \ or bursts of lower length, to be compliant with the FIFO size. Transfer performance\
      \ is lower, with GPDMA re-arbitration between effective and lower singles/bursts,\
      \ but the data integrity is guaranteed."
    bitOffset: 4
    bitWidth: 6
    access: read-write
  - name: PAM
    description: "padding/alignment mode\nIf DDW_LOG2[1:0] = SDW_LOG2[1:0]: if the\
      \ data width of a burst destination transfer is equal to the data width of a\
      \ burst source transfer, these bits are ignored.\nElse, in the following enumerated\
      \ values, the condition PAM_1 is when destination data width is higher that\
      \ source data width, and the condition PAM_2 is when destination data width\
      \ is higher than source data width.\n1x: successive source data are FIFO queued\
      \ and packed at the destination data width, in a left (LSB) to right (MSB) order\
      \ (named little endian), before a destination transfer\n1x: source data is FIFO\
      \ queued and unpacked at the destination data width, to be transferred in a\
      \ left (LSB) to right (MSB) order (named little endian) to the destination\n\
      Note: If the transfer from the source peripheral is configured with peripheral\
      \ flow-control mode (SWREQ = 0 and PFREQ = 1 and DREQ = 0), and if the destination\
      \ data width   the source data width, packing is not supported."
    bitOffset: 11
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0_PAM_1
      description: source data is transferred as right aligned, padded with 0s up
        to the destination data width
      value: 0
    - name: B_0x1_PAM_1
      description: source data is transferred as right aligned, sign extended up to
        the destination data width
      value: 1
  - name: SBX
    description: "source byte exchange within the unaligned half-word of each source\
      \ word\nIf the source data width is shorter than a word, this bit is ignored.\n\
      If the source data width is a word:"
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no byte-based exchange within the unaligned half-word of each source
        word
      value: 0
    - name: B_0x1
      description: the two consecutive bytes within the unaligned half-word of each
        source word are exchanged.
      value: 1
  - name: SAP
    description: "source allocated port\nThis bit is used to allocate the master port\
      \ for the source transfer\nNote: This bit must be written when EN = 0. This\
      \ bit is read-only when EN = 1."
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: port 0 (AHB) allocated
      value: 0
    - name: B_0x1
      description: port 1 (AHB) allocated
      value: 1
  - name: SSEC
    description: "security attribute of the GPDMA transfer from the source\nIf GPDMA_SECCFGR.SECx\
      \ = 1 and the access is secure:\nThis is a secure register bit. This bit can\
      \ only be read by a secure software. This bit must be written by a secure software\
      \ when GPDMA_SECCFGR.SECx =1 . A secure write is ignored when GPDMA_SECCFGR.SECx\
      \ = 0.\nWhen GPDMA_SECCFGR.SECx is de-asserted, this SSEC bit is also de-asserted\
      \ by hardware (on a secure reconfiguration of the channel as non-secure), and\
      \ the GPDMA transfer from the source is non-secure."
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: GPDMA transfer non-secure
      value: 0
    - name: B_0x1
      description: GPDMA transfer secure
      value: 1
  - name: DDW_LOG2
    description: "binary logarithm of the destination data width of a burst, in bytes\n\
      Note: Setting a 8-byte data width causes a user setting error to be reported\
      \ and none transfer is issued.\nA destination burst transfer must have an aligned\
      \ address with its data width (start address GPDMA_CxDAR[2:0] and address offset\
      \ GPDMA_CxTR3.DAO[2:0], versus DDW_LOG2[1:0]). Otherwise a user setting error\
      \ is reported and no transfer is issued."
    bitOffset: 16
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: byte
      value: 0
    - name: B_0x1
      description: half-word (2 bytes)
      value: 1
    - name: B_0x2
      description: word (4 bytes)
      value: 2
    - name: B_0x3
      description: user setting error reported and no transfer issued
      value: 3
  - name: DINC
    description: "destination incrementing burst\nThe destination address, pointed\
      \ by GPDMA_CxDAR, is kept constant after a burst beat/single transfer, or is\
      \ incremented by the offset value corresponding to a contiguous data after a\
      \ burst beat/single transfer."
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: fixed burst
      value: 0
    - name: B_0x1
      description: contiguously incremented burst
      value: 1
  - name: DBL_1
    description: "destination burst length minus 1, between 0 and 63\nThe burst length\
      \ unit is one data named beat within a burst. If DBL_1[5:0] =0 , the burst can\
      \ be named as single. Each data/beat has a width defined by the destination\
      \ data width DDW_LOG2[1:0].\nNote: If a burst transfer crossed a 1-Kbyte address\
      \ boundary on a AHB transfer, the GPDMA modifies and shortens the programmed\
      \ burst into singles or bursts of lower length, to be compliant with the AHB\
      \ protocol.\nIf a burst transfer is of length greater than the FIFO size of\
      \ the channel x, the GPDMA modifies and shortens the programmed burst into singles\
      \ or bursts of lower length, to be compliant with the FIFO size. Transfer performance\
      \ is lower, with GPDMA re-arbitration between effective and lower singles/bursts,\
      \ but the data integrity is guaranteed."
    bitOffset: 20
    bitWidth: 6
    access: read-write
  - name: DBX
    description: "destination byte exchange\nIf the destination data size is a byte,\
      \ this bit is ignored.\nIf the destination data size is not a byte:"
    bitOffset: 26
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no byte-based exchange within half-word
      value: 0
    - name: B_0x1
      description: the two consecutive (post PAM) bytes are exchanged in each destination
        half-word.
      value: 1
  - name: DHX
    description: "destination half-word exchange\nIf the destination data size is\
      \ shorter than a word, this bit is ignored.\nIf the destination data size is\
      \ a word:"
    bitOffset: 27
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no halfword-based exchanged within word
      value: 0
    - name: B_0x1
      description: the two consecutive (post PAM) half-words are exchanged in each
        destination word.
      value: 1
  - name: DAP
    description: "destination allocated port\nThis bit is used to allocate the master\
      \ port for the destination transfer\nNote: This bit must be written when EN\
      \ = 0. This bit is read-only when EN = 1."
    bitOffset: 30
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: port 0 (AHB) allocated
      value: 0
    - name: B_0x1
      description: port 1 (AHB) allocated
      value: 1
  - name: DSEC
    description: "security attribute of the GPDMA transfer to the destination\nIf\
      \ GPDMA_SECCFGR.SECx = 1 and the access is secure:\nThis is a secure register\
      \ bit. This bit can only be read by a secure software. This bit must be written\
      \ by a secure software when GPDMA_SECCFGR.SECx = 1. A secure write is ignored\
      \ when GPDMA_SECCFGR.SECx = 0.\nWhen GPDMA_SECCFGR.SECx is de-asserted, this\
      \ DSEC bit is also de-asserted by hardware (on a secure reconfiguration of the\
      \ channel as non-secure), and the GPDMA transfer to the destination is non-secure."
    bitOffset: 31
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: GPDMA transfer non-secure
      value: 0
    - name: B_0x1
      description: GPDMA transfer secure
      value: 1
- name: GPDMA_C2TR2
  displayName: GPDMA_C2TR2
  description: GPDMA channel 2 transfer register 2
  addressOffset: 404
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: REQSEL
    description: "GPDMA hardware request selection\nThese bits are ignored if channel\
      \ x is activated (GPDMA_CxCR.EN asserted) with SWREQ = 1 (software request for\
      \ a memory-to-memory transfer). Else, the selected hardware request is internally\
      \ taken into account as per .\nThe user must not assign a same input hardware\
      \ request (same REQSEL[7:0] value) to different active GPDMA channels (GPDMA_CxCR.EN\
      \ = 1 and GPDMA_CxTR2.SWREQ = 0 for these channels). GPDMA is not intended to\
      \ hardware support the case of simultaneous enabled channels incorrectly configured\
      \ with a same hardware peripheral request signal, and there is no user setting\
      \ error reporting."
    bitOffset: 0
    bitWidth: 8
    access: read-write
  - name: SWREQ
    description: "software request\nThis bit is internally taken into account when\
      \ GPDMA_CxCR.EN is asserted."
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no software request. The selected hardware request REQSEL[6:0]
        is taken into account.
      value: 0
    - name: B_0x1
      description: software request for a memory-to-memory transfer. The default selected
        hardware request as per REQSEL[6:0] is ignored.
      value: 1
  - name: DREQ
    description: "destination hardware request\nThis bit is ignored if channel x is\
      \ activated (GPDMA_CxCR.EN asserted) with SWREQ = 1 (software request for a\
      \ memory-to-memory transfer). Else:\nNote: If the channel x is activated (GPDMA_CxCR.EN\
      \ is asserted) with SWREQ = 0 and PFREQ = 1 (peripheral hardware request with\
      \ peripheral flow-control mode), any software assertion to this DREQ bit is\
      \ ignored: in peripheral flow-control mode, only a peripheral-to-memory transfer\
      \ is supported."
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: selected hardware request driven by a source peripheral (request
        signal taken into account by the GPDMA transfer scheduler over the source/read
        port)
      value: 0
    - name: B_0x1
      description: selected hardware request driven by a destination peripheral (request
        signal taken into account by the GPDMA transfer scheduler over the destination/write
        port)
      value: 1
  - name: BREQ
    description: "Block hardware request\nIf the channel x is activated (GPDMA_CxCR.EN\
      \ asserted) with SWREQ = 1 (software request for a memory-to-memory transfer),\
      \ this bit is ignored. Else:"
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: the selected hardware request is driven by a peripheral with a
        hardware request/acknowledge protocol at a burst level.
      value: 0
    - name: B_0x1
      description: the selected hardware request is driven by a peripheral with a
        hardware request/acknowledge protocol at a block level (see ).
      value: 1
  - name: PFREQ
    description: "Hardware request in peripheral flow control mode\nImportant: If\
      \ a given channel x is not implemented with this feature, this bit is reserved\
      \ and PFREQ is not present (see  for the list of the implemented channels with\
      \ this feature.\nIf the channel x is activated (GPDMA_CxCR.EN asserted) with\
      \ SWREQ = 1 (software request for a memory-to-memory transfer), this bit is\
      \ ignored. Else:\nNote: In peripheral flow control mode, there are the following\
      \ restrictions:\n- no 2D/repeated block support (GPDMA_CxBR1.BRC[10:0] must\
      \ be set to 0 if present)\n- the peripheral must be set as the source of the\
      \ transfer (DREQ = 0).\n- data packing to a wider destination width is not supported\
      \ (if destination width   source data width, GPDMA_CxTR1.PAM[1] must be set\
      \ to 0).\n- GPDMA_CxBR1.BNDT[15:0] must be programmed as a multiple of the source\
      \ (peripheral) burst size."
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: the selected hardware request is driven by a peripheral with a
        hardware request/acknowledge protocol in GPDMA control mode. The GPDMA is
        programmed with GPDMA_CxCTR1.BNDT[15:0] and this is internally used by the
        hardware for the block transfer completion.
      value: 0
    - name: B_0x1
      description: the selected hardware request is driven by a peripheral with a
        hardware request/acknowledge protocol in peripheral control mode. The GPDMA
        block transfer can be early completed by the peripheral itself (see  for more
        details).
      value: 1
  - name: TRIGM
    description: "trigger mode\nThese bits define the transfer granularity for its\
      \ conditioning by the trigger."
    bitOffset: 14
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 'at block level: the first burst read of each block transfer is
        conditioned by one hit trigger (channel x = 12 to 15, for each block if a
        2D/repeated block is configured with GPDMA_CxBR1.BRC[10:0] different  0).'
      value: 0
    - name: B_0x1
      description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated
        block level, the
      value: 1
    - name: B_0x2
      description: 'at link level: a LLI link transfer is conditioned by one hit trigger.
        The LLI data transfer (if any) is not conditioned.'
      value: 2
    - name: B_0x3
      description: 'at programmed burst level: If SWREQ = 1, each programmed burst
        read is conditioned by one hit trigger. If SWREQ = 0, each programmed burst
        that is requested by the selected peripheral, is conditioned by one hit trigger.'
      value: 3
  - name: TRIGSEL
    description: "trigger event input selection\nThese bits select the trigger event\
      \ input of the GPDMA transfer (as per ), with an active trigger event if TRIGPOL[1:0]\
      \ different  00."
    bitOffset: 16
    bitWidth: 6
    access: read-write
  - name: TRIGPOL
    description: "trigger event polarity\nThese bits define the polarity of the selected\
      \ trigger event input defined by TRIGSEL[5:0]."
    bitOffset: 24
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no trigger (masked trigger event)
      value: 0
    - name: B_0x1
      description: trigger on the rising edge
      value: 1
    - name: B_0x2
      description: trigger on the falling edge
      value: 2
    - name: B_0x3
      description: same as 00
      value: 3
  - name: TCEM
    description: "transfer complete event mode\nThese bits define the transfer granularity\
      \ for the transfer complete and half transfer complete events generation.\n\
      Note: If the initial LLI0 data transfer is null/void (directly programmed by\
      \ the internal register file with GPDMA_CxBR1.BNDT[15:0] = 0), then neither\
      \ the complete transfer event nor the half transfer event is generated.\nNote:\
      \ If the initial LLI0 data transfer is null/void (directly programmed by the\
      \ internal register file with GPDMA_CxBR1.BNDT[15:0] = 0), then neither the\
      \ complete transfer event nor the half transfer event is generated.\nNote: If\
      \ the initial LLI0 data transfer is null/void (i.e. directly programmed by the\
      \ internal register file with GPDMA_CxBR1.BNDT[15:0] =0 ), then the half transfer\
      \ event is not generated, and the transfer complete event is generated when\
      \ is completed the loading of the LLI1."
    bitOffset: 30
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 'at block level (when GPDMA_CxBR1.BNDT[15:0] = 0): the complete
        (and the half) transfer event is generated at the (respectively half of the)
        end of a block.'
      value: 0
    - name: B_0x1
      description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated
        block level (when GPDMA_CxBR1.BRC[10:0] =  0 and GPDMA_CxBR1.BNDT[15:0] =  0),
        the complete (and the half) transfer event is generated at the end (respectively
        half of the end) of the 2D/repeated block.
      value: 1
    - name: B_0x2
      description: 'at LLI level: the complete transfer event is generated at the
        end of the LLI transfer, including the update of the LLI if any. The half
        transfer event is generated at the half of the LLI data transfer (the LLI
        data transfer being a block transfer or a 2D/repeated block transfer for channel
        x = 12 to 15), if any data transfer.'
      value: 2
    - name: B_0x3
      description: 'at channel level: the complete transfer event is generated at
        the end of the last LLI transfer. The half transfer event is generated at
        the half of the data transfer of the last LLI. The last LLI updates the link
        address GPDMA_CxLLR.LA[15:2] to zero and clears all the GPDMA_CxLLR update
        bits (UT1, UT2, UB1, USA, UDA and ULL, plus UT3 and UB2 if present). If the
        channel transfer is continuous/infinite, no event is generated.'
      value: 3
- name: GPDMA_C2BR1
  displayName: GPDMA_C2BR1
  description: GPDMA channel 2 block register 1
  addressOffset: 408
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: BNDT
    description: "block number of data bytes to transfer from the source\nBlock size\
      \ transferred from the source. When the channel is enabled, this field becomes\
      \ read-only and is decremented, indicating the remaining number of data items\
      \ in the current source block to be transferred. BNDT[15:0] is programmed in\
      \ number of bytes, maximum source block size is 64 Kbytes -1.\nOnce the last\
      \ data transfer is completed (BNDT[15:0] = 0):\n- if GPDMA_CxLLR.UB1 = 1, this\
      \ field is updated by the LLI in the memory.\n- if GPDMA_CxLLR.UB1 = 0 and if\
      \ there is at least one non null Uxx update bit, this field is internally restored\
      \ to the programmed value.\n- if all GPDMA_CxLLR.Uxx = 0 and if GPDMA_CxLLR.LA[15:0]\
      \ = 0, this field is internally restored to the programmed value (infinite/continuous\
      \ last LLI).\n- if GPDMA_CxLLR = 0, this field is kept as zero following the\
      \ last LLI data transfer.\nNote: A non-null source block size must be a multiple\
      \ of the source data width (BNDT[2:0] versus GPDMA_CxTR1.SDW_LOG2[1:0]). Else\
      \ a user setting error is reported and no transfer is issued.\nWhen configured\
      \ in packing mode (GPDMA_CxTR1.PAM[1] = 1 and destination data width different\
      \ from source data width), a non-null source block size must be a multiple of\
      \ the destination data width (BNDT[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]). Else\
      \ a user setting error is reported and no transfer is issued."
    bitOffset: 0
    bitWidth: 16
    access: read-write
- name: GPDMA_C2SAR
  displayName: GPDMA_C2SAR
  description: GPDMA channel 2 source address register
  addressOffset: 412
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SA
    description: "source address\nThis field is the pointer to the address from which\
      \ the next data is read.\nDuring the channel activity, depending on the source\
      \ addressing mode (GPDMA_CxTR1.SINC), this field is kept fixed or incremented\
      \ by the data width (GPDMA_CxTR1.SDW_LOG2[1:0]) after each burst source data,\
      \ reflecting the next address from which data is read.\nDuring the channel activity,\
      \ this address is updated after each completed source burst, consequently to:\n\
      the programmed source burst; either in fixed addressing mode or in contiguous-data\
      \ incremented mode. If contiguously incremented (GPDMA_CxTR1.SINC = 1), then\
      \ the additional address offset value is the programmed burst size, as defined\
      \ by GPDMA_CxTR1.SBL_1[5:0] and GPDMA_CxTR1.SDW_LOG2[21:0]\nthe additional source\
      \ incremented/decremented offset value as programmed by GPDMA_CxBR1.SDEC and\
      \ GPDMA_CxTR3.SAO[12:0]\nonce/if completed source block transfer, for a channel\
      \ x with 2D addressing capability (x = 12 to 15). additional block repeat source\
      \ incremented/decremented offset value as programmed by GPDMA_CxBR1.BRSDEC and\
      \ GPDMA_CxBR2.BRSAO[15:0]\nIn linked-list mode, after a LLI data transfer is\
      \ completed, this register is automatically updated by GPDMA from the memory,\
      \ provided the LLI is set with GPDMA_CxLLR.USA = 1.\nNote: A source address\
      \ must be aligned with the programmed data width of a source burst (SA[2:0]\
      \ versus GPDMA_CxTR1.SDW_LOG2[1:0]). Else, a user setting error is reported\
      \ and no transfer is issued.\nWhen the source block size is not a multiple of\
      \ the source burst size and is a multiple of the source data width, the last\
      \ programmed source burst is not completed and is internally shorten to match\
      \ the block size. In this case, the additional GPDMA_CxTR3.SAO[12:0] is not\
      \ applied."
    bitOffset: 0
    bitWidth: 32
    access: read-write
- name: GPDMA_C2DAR
  displayName: GPDMA_C2DAR
  description: GPDMA channel 2 destination address register
  addressOffset: 416
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: DA
    description: "destination address\nThis field is the pointer to the address from\
      \ which the next data is written.\nDuring the channel activity, depending on\
      \ the destination addressing mode (GPDMA_CxTR1.DINC), this field is kept fixed\
      \ or incremented by the data width (GPDMA_CxTR1.DDW_LOG2[21:0]) after each burst\
      \ destination data, reflecting the next address from which data is written.\n\
      During the channel activity, this address is updated after each completed destination\
      \ burst, consequently to:\nthe programmed destination burst; either in fixed\
      \ addressing mode or in contiguous-data incremented mode. If contiguously incremented\
      \ (GPDMA_CxTR1.DINC = 1), then the additional address offset value is the programmed\
      \ burst size, as defined by GPDMA_CxTR1.DBL_1[5:0] and GPDMA_CxTR1.DDW_LOG2[1:0]\n\
      the additional destination incremented/decremented offset value as programmed\
      \ by GPDMA_CxBR1.DDEC and GPDMA_CxTR3.DAO[12:0]\nonce/if completed destination\
      \ block transfer, for a channel x with 2D addressing capability (x = 12 to 15),\
      \ the additional block repeat destination incremented/decremented offset value\
      \ as programmed by GPDMA_CxBR1.BRDDEC and GPDMA_CxBR2.BRDAO[15:0]\nIn linked-list\
      \ mode, after a LLI data transfer is completed, this register is automatically\
      \ updated by the GPDMA from the memory, provided the LLI is set with GPDMA_CxLLR.UDA\
      \ = 1.\nNote: A destination address must be aligned with the programmed data\
      \ width of a destination burst (DA[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]). Else,\
      \ a user setting error is reported and no transfer is issued."
    bitOffset: 0
    bitWidth: 32
    access: read-write
- name: GPDMA_C2LLR
  displayName: GPDMA_C2LLR
  description: GPDMA channel 2 linked-list address register
  addressOffset: 460
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: LA
    description: "pointer (16-bit low-significant address) to the next linked-list\
      \ data structure\nIf UT1 = UT2 = UB1 = USA = UDA = ULL = 0 and if LA[15:20]\
      \ = 0, the current LLI is the last one. The channel transfer is completed without\
      \ any update of the linked-list GPDMA register file.\nElse, this field is the\
      \ pointer to the memory address offset from which the next linked-list data\
      \ structure is automatically fetched from, once the data transfer is completed,\
      \ in order to conditionally update the linked-list GPDMA internal register file\
      \ (GPDMA_CxCTR1, GPDMA_CxTR2, GPDMA_CxBR1, GPDMA_CxSAR, GPDMA_CxDAR and GPDMA_CxLLR).\n\
      Note: The user must program the pointer to be 32-bit aligned. The two low-significant\
      \ bits are write ignored."
    bitOffset: 2
    bitWidth: 14
    access: read-write
  - name: ULL
    description: "Update GPDMA_CxLLR register from memory\nThis bit is used to control\
      \ the update of GPDMA_CxLLR from the memory during the link transfer."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no GPDMA_CxLLR update
      value: 0
    - name: B_0x1
      description: GPDMA_CxLLR update
      value: 1
  - name: UDA
    description: "Update GPDMA_CxDAR register from memory\nThis bit is used to control\
      \ the update of GPDMA_CxDAR from the memory during the link transfer."
    bitOffset: 27
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no GPDMA_CxDAR update
      value: 0
    - name: B_0x1
      description: GPDMA_CxDAR update
      value: 1
  - name: USA
    description: "update GPDMA_CxSAR from memory\nThis bit controls the update of\
      \ GPDMA_CxSAR from the memory during the link transfer."
    bitOffset: 28
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no GPDMA_CxSAR update
      value: 0
    - name: B_0x1
      description: GPDMA_CxSAR update
      value: 1
  - name: UB1
    description: "Update GPDMA_CxBR1 from memory\nThis bit controls the update of\
      \ GPDMA_CxBR1 from the memory during the link transfer. If UB1 = 0 and if GPDMA_CxLLR\
      \ different  0, the linked-list is not completed. GPDMA_CxBR1.BNDT[15:0] is\
      \ then restored to the programmed value after data transfer is completed and\
      \ before the link transfer."
    bitOffset: 29
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no GPDMA_CxBR1 update from memory (GPDMA_CxBR1.BNDT[15:0] restored
        if any link transfer)
      value: 0
    - name: B_0x1
      description: GPDMA_CxBR1 update
      value: 1
  - name: UT2
    description: "Update GPDMA_CxTR2 from memory\nThis bit controls the update of\
      \ GPDMA_CxTR2 from the memory during the link transfer."
    bitOffset: 30
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no GPDMA_CxTR2 update
      value: 0
    - name: B_0x1
      description: GPDMA_CxTR2 update
      value: 1
  - name: UT1
    description: "Update GPDMA_CxTR1 from memory\nThis bit controls the update of\
      \ GPDMA_CxTR1 from the memory during the link transfer."
    bitOffset: 31
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no GPDMA_CxTR1 update
      value: 0
    - name: B_0x1
      description: GPDMA_CxTR1 update
      value: 1
- name: GPDMA_C3LBAR
  displayName: GPDMA_C3LBAR
  description: GPDMA channel 3 linked-list base address register
  addressOffset: 464
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: LBA
    description: linked-list base address of GPDMA channel x
    bitOffset: 16
    bitWidth: 16
    access: read-write
- name: GPDMA_C3FCR
  displayName: GPDMA_C3FCR
  description: GPDMA channel 3 flag clear register
  addressOffset: 476
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: TCF
    description: transfer complete flag clear
    bitOffset: 8
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: corresponding TCF flag cleared
      value: 1
  - name: HTF
    description: half transfer flag clear
    bitOffset: 9
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: corresponding HTF flag cleared
      value: 1
  - name: DTEF
    description: data transfer error flag clear
    bitOffset: 10
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: corresponding DTEF flag cleared
      value: 1
  - name: ULEF
    description: update link transfer error flag clear
    bitOffset: 11
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: corresponding ULEF flag cleared
      value: 1
  - name: USEF
    description: user setting error flag clear
    bitOffset: 12
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: corresponding USEF flag cleared
      value: 1
  - name: SUSPF
    description: completed suspension flag clear
    bitOffset: 13
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: corresponding SUSPF flag cleared
      value: 1
  - name: TOF
    description: trigger overrun flag clear
    bitOffset: 14
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: corresponding TOF flag cleared
      value: 1
- name: GPDMA_C3SR
  displayName: GPDMA_C3SR
  description: GPDMA channel 3 status register
  addressOffset: 480
  size: 32
  resetValue: 1
  resetMask: 4294967295
  fields:
  - name: IDLEF
    description: "idle flag\nThis idle flag is de-asserted by hardware when the channel\
      \ is enabled (GPDMA_CxCR.EN = 1) with a valid channel configuration (no USEF\
      \ to be immediately reported).\nThis idle flag is asserted after hard reset\
      \ or by hardware when the channel is back in idle state (in suspended or disabled\
      \ state)."
    bitOffset: 0
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: channel not in idle state
      value: 0
    - name: B_0x1
      description: channel in idle state
      value: 1
  - name: TCF
    description: "transfer complete flag\nA transfer complete event is either a block\
      \ transfer complete, a 2D/repeated block transfer complete, a LLI transfer complete\
      \ including the upload of the next LLI if any, or the full linked-list completion,\
      \ depending on the transfer complete event mode (GPDMA_CxTR2.TCEM[1:0])."
    bitOffset: 8
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no transfer complete event
      value: 0
    - name: B_0x1
      description: a transfer complete event occurred
      value: 1
  - name: HTF
    description: "half transfer flag\nA half transfer event is either a half block\
      \ transfer or a half 2D/repeated block transfer, depending on the transfer complete\
      \ event mode (GPDMA_CxTR2.TCEM[1:0]).\nA half block transfer occurs when half\
      \ of the bytes of the source block size (rounded up integer of GPDMA_CxBR1.BNDT[15:0]/2)\
      \ has been transferred to the destination.\nA half 2D/repeated block transfer\
      \ occurs when half of the repeated blocks (rounded up integer of (GPDMA_CxBR1.BRC[10:0]+1)/2))\
      \ has been transferred to the destination."
    bitOffset: 9
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no half transfer event
      value: 0
    - name: B_0x1
      description: a half transfer event occurred
      value: 1
  - name: DTEF
    description: data transfer error flag
    bitOffset: 10
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no data transfer error event
      value: 0
    - name: B_0x1
      description: a master bus error event occurred on a data transfer
      value: 1
  - name: ULEF
    description: update link transfer error flag
    bitOffset: 11
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no update link transfer error event
      value: 0
    - name: B_0x1
      description: a master bus error event occurred while updating a linked-list
        register from memory
      value: 1
  - name: USEF
    description: user setting error flag
    bitOffset: 12
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no user setting error event
      value: 0
    - name: B_0x1
      description: a user setting error event occurred
      value: 1
  - name: SUSPF
    description: completed suspension flag
    bitOffset: 13
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no completed suspension event
      value: 0
    - name: B_0x1
      description: a completed suspension event occurred
      value: 1
  - name: TOF
    description: trigger overrun flag
    bitOffset: 14
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no trigger overrun event
      value: 0
    - name: B_0x1
      description: a trigger overrun event occurred
      value: 1
  - name: FIFOL
    description: "monitored FIFO level\nNumber of available write beats in the FIFO,\
      \ in units of the programmed destination data width (see GPDMA_CxTR1.DDW_LOG2[1:0],\
      \ in units of bytes, half-words, or words).\nNote: After having suspended an\
      \ active transfer, the user may need to read FIFOL[7:0], additionally to GPDMA_CxBR1.BDNT[15:0]\
      \ and GPDMA_CxBR1.BRC[10:0], to know how many data have been transferred to\
      \ the destination. Before reading, the user may wait for the transfer to be\
      \ suspended (GPDMA_CxSR.SUSPF = 1)."
    bitOffset: 16
    bitWidth: 8
    access: read-only
- name: GPDMA_C3CR
  displayName: GPDMA_C3CR
  description: GPDMA channel 3 control register
  addressOffset: 484
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: EN
    description: "enable\nWriting 1 into the field RESET (bit 1) causes the hardware\
      \ to de-assert this bit, whatever is written into this bit 0. Else:\nthis bit\
      \ is de-asserted by hardware when there is a transfer error (master bus error\
      \ or user setting error) or when there is a channel transfer complete (channel\
      \ ready to be configured, e.g. if LSM=1 at the end of a single execution of\
      \ the LLI).\nElse, this bit can be asserted by software.\nWriting 0 into this\
      \ EN bit is ignored."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 'write: ignored, read: channel disabled'
      value: 0
    - name: B_0x1
      description: 'write: enable channel, read: channel enabled'
      value: 1
  - name: RESET
    description: "reset\nThis bit is write only. Writing 0 has no impact. Writing\
      \ 1 implies the reset of the following: the FIFO, the channel internal state,\
      \ SUSP and EN bits (whatever is written receptively in bit 2 and bit 0).\nThe\
      \ reset is effective when the channel is in steady state, meaning one of the\
      \ following:\n- active channel in suspended state (GPDMA_CxSR.SUSPF = 1 and\
      \ GPDMA_CxSR.IDLEF = GPDMA_CxCR.EN = 1)\n- channel in disabled state (GPDMA_CxSR.IDLEF\
      \ = 1 and GPDMA_CxCR.EN = 0).\nAfter writing a RESET, to continue using this\
      \ channel, the user must explicitly reconfigure the channel including the hardware-modified\
      \ configuration registers (GPDMA_CxBR1, GPDMA_CxSAR and GPDMA_CxDAR) before\
      \ enabling again the channel (see the programming sequence in )."
    bitOffset: 1
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no channel reset
      value: 0
    - name: B_0x1
      description: channel reset
      value: 1
  - name: SUSP
    description: "suspend\nWriting 1 into the field RESET (bit 1) causes the hardware\
      \ to de-assert this bit, whatever is written into this bit 2. Else:\nSoftware\
      \ must write 1 in order to suspend an active channel i.e. a channel with an\
      \ ongoing GPDMA transfer over its master ports.\nThe software must write 0 in\
      \ order to resume a suspended channel, following the programming sequence detailed\
      \ in ."
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 'write: resume channel, read: channel not suspended'
      value: 0
    - name: B_0x1
      description: 'write: suspend channel, read: channel suspended.'
      value: 1
  - name: TCIE
    description: transfer complete interrupt enable
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: HTIE
    description: half transfer complete interrupt enable
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: DTEIE
    description: data transfer error interrupt enable
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: ULEIE
    description: update link transfer error interrupt enable
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: USEIE
    description: user setting error interrupt enable
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: SUSPIE
    description: completed suspension interrupt enable
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: TOIE
    description: trigger overrun interrupt enable
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: LSM
    description: "Link step mode\nFirst the (possible 1D/repeated) block transfer\
      \ is executed as defined by the current internal register file until GPDMA_CxBR1.BNDT[15:0]\
      \ = 0 and GPDMA_CxBR1.BRC[10:0] = 0 if present. Secondly the next linked-list\
      \ data structure is conditionally uploaded from memory as defined by GPDMA_CxLLR.\
      \ Then channel execution is completed.\nNote: This bit must be written when\
      \ EN=0. This bit is read-only when EN=1."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: channel executed for the full linked-list and completed at the
        end of the last LLI (GPDMA_CxLLR = 0). The 16 low-significant bits of the
        link address are null (LA[15:0] = 0) and all the update bits are null (UT1
        =UB1 = UT2 = USA = UDA = ULL = 0 and UT3 = UB2 = 0 if present). Then GPDMA_CxBR1.BNDT[15:0]
        = 0 and GPDMA_CxBR1.BRC[10:0] = 0 if present.
      value: 0
    - name: B_0x1
      description: channel executed once for the current LLI
      value: 1
  - name: LAP
    description: "linked-list allocated port\nThis bit is used to allocate the master\
      \ port for the update of the GPDMA linked-list registers from the memory.\n\
      Note: This bit must be written when EN=0. This bit is read-only when EN=1."
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: port 0 (AHB) allocated
      value: 0
    - name: B_0x1
      description: port 1 (AHB) allocated
      value: 1
  - name: PRIO
    description: "priority level of the channel x GPDMA transfer versus others\nNote:\
      \ This bit must be written when EN = 0. This bit is read-only when EN = 1."
    bitOffset: 22
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: low priority, low weight
      value: 0
    - name: B_0x1
      description: low priority, mid weight
      value: 1
    - name: B_0x2
      description: low priority, high weight
      value: 2
    - name: B_0x3
      description: high priority
      value: 3
- name: GPDMA_C3TR1
  displayName: GPDMA_C3TR1
  description: GPDMA channel 3 transfer register 1
  addressOffset: 528
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SDW_LOG2
    description: "binary logarithm of the source data width of a burst in bytes\n\
      Note: Setting a 8-byte data width causes a user setting error to be reported\
      \ and no transfer is issued.\nA source block size must be a multiple of the\
      \ source data width (GPDMA_CxBR1.BNDT[2:0] versus SDW_LOG2[1:0]). Otherwise,\
      \ a user setting error is reported and no transfer is issued.\nA source burst\
      \ transfer must have an aligned address with its data width (start address GPDMA_CxSAR[2:0]\
      \ versus SDW_LOG2[1:0]). Otherwise, a user setting error is reported and none\
      \ transfer is issued."
    bitOffset: 0
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: byte
      value: 0
    - name: B_0x1
      description: half-word (2 bytes)
      value: 1
    - name: B_0x2
      description: word (4 bytes)
      value: 2
    - name: B_0x3
      description: user setting error reported and no transfer issued
      value: 3
  - name: SINC
    description: "source incrementing burst\nThe source address, pointed by GPDMA_CxSAR,\
      \ is kept constant after a burst beat/single transfer or is incremented by the\
      \ offset value corresponding to a contiguous data after a burst beat/single\
      \ transfer."
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: fixed burst
      value: 0
    - name: B_0x1
      description: contiguously incremented burst
      value: 1
  - name: SBL_1
    description: "source burst length minus 1, between 0 and 63\nThe burst length\
      \ unit is one data named beat within a burst. If SBL_1[5:0] =0 , the burst can\
      \ be named as single. Each data/beat has a width defined by the destination\
      \ data width SDW_LOG2[1:0].\nNote: If a burst transfer crossed a 1-Kbyte address\
      \ boundary on a AHB transfer, the GPDMA modifies and shortens the programmed\
      \ burst into singles or bursts of lower length, to be compliant with the AHB\
      \ protocol.\nIf a burst transfer is of length greater than the FIFO size of\
      \ the channel x, the GPDMA modifies and shortens the programmed burst into singles\
      \ or bursts of lower length, to be compliant with the FIFO size. Transfer performance\
      \ is lower, with GPDMA re-arbitration between effective and lower singles/bursts,\
      \ but the data integrity is guaranteed."
    bitOffset: 4
    bitWidth: 6
    access: read-write
  - name: PAM
    description: "padding/alignment mode\nIf DDW_LOG2[1:0] = SDW_LOG2[1:0]: if the\
      \ data width of a burst destination transfer is equal to the data width of a\
      \ burst source transfer, these bits are ignored.\nElse, in the following enumerated\
      \ values, the condition PAM_1 is when destination data width is higher that\
      \ source data width, and the condition PAM_2 is when destination data width\
      \ is higher than source data width.\n1x: successive source data are FIFO queued\
      \ and packed at the destination data width, in a left (LSB) to right (MSB) order\
      \ (named little endian), before a destination transfer\n1x: source data is FIFO\
      \ queued and unpacked at the destination data width, to be transferred in a\
      \ left (LSB) to right (MSB) order (named little endian) to the destination\n\
      Note: If the transfer from the source peripheral is configured with peripheral\
      \ flow-control mode (SWREQ = 0 and PFREQ = 1 and DREQ = 0), and if the destination\
      \ data width   the source data width, packing is not supported."
    bitOffset: 11
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0_PAM_1
      description: source data is transferred as right aligned, padded with 0s up
        to the destination data width
      value: 0
    - name: B_0x1_PAM_1
      description: source data is transferred as right aligned, sign extended up to
        the destination data width
      value: 1
  - name: SBX
    description: "source byte exchange within the unaligned half-word of each source\
      \ word\nIf the source data width is shorter than a word, this bit is ignored.\n\
      If the source data width is a word:"
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no byte-based exchange within the unaligned half-word of each source
        word
      value: 0
    - name: B_0x1
      description: the two consecutive bytes within the unaligned half-word of each
        source word are exchanged.
      value: 1
  - name: SAP
    description: "source allocated port\nThis bit is used to allocate the master port\
      \ for the source transfer\nNote: This bit must be written when EN = 0. This\
      \ bit is read-only when EN = 1."
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: port 0 (AHB) allocated
      value: 0
    - name: B_0x1
      description: port 1 (AHB) allocated
      value: 1
  - name: SSEC
    description: "security attribute of the GPDMA transfer from the source\nIf GPDMA_SECCFGR.SECx\
      \ = 1 and the access is secure:\nThis is a secure register bit. This bit can\
      \ only be read by a secure software. This bit must be written by a secure software\
      \ when GPDMA_SECCFGR.SECx =1 . A secure write is ignored when GPDMA_SECCFGR.SECx\
      \ = 0.\nWhen GPDMA_SECCFGR.SECx is de-asserted, this SSEC bit is also de-asserted\
      \ by hardware (on a secure reconfiguration of the channel as non-secure), and\
      \ the GPDMA transfer from the source is non-secure."
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: GPDMA transfer non-secure
      value: 0
    - name: B_0x1
      description: GPDMA transfer secure
      value: 1
  - name: DDW_LOG2
    description: "binary logarithm of the destination data width of a burst, in bytes\n\
      Note: Setting a 8-byte data width causes a user setting error to be reported\
      \ and none transfer is issued.\nA destination burst transfer must have an aligned\
      \ address with its data width (start address GPDMA_CxDAR[2:0] and address offset\
      \ GPDMA_CxTR3.DAO[2:0], versus DDW_LOG2[1:0]). Otherwise a user setting error\
      \ is reported and no transfer is issued."
    bitOffset: 16
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: byte
      value: 0
    - name: B_0x1
      description: half-word (2 bytes)
      value: 1
    - name: B_0x2
      description: word (4 bytes)
      value: 2
    - name: B_0x3
      description: user setting error reported and no transfer issued
      value: 3
  - name: DINC
    description: "destination incrementing burst\nThe destination address, pointed\
      \ by GPDMA_CxDAR, is kept constant after a burst beat/single transfer, or is\
      \ incremented by the offset value corresponding to a contiguous data after a\
      \ burst beat/single transfer."
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: fixed burst
      value: 0
    - name: B_0x1
      description: contiguously incremented burst
      value: 1
  - name: DBL_1
    description: "destination burst length minus 1, between 0 and 63\nThe burst length\
      \ unit is one data named beat within a burst. If DBL_1[5:0] =0 , the burst can\
      \ be named as single. Each data/beat has a width defined by the destination\
      \ data width DDW_LOG2[1:0].\nNote: If a burst transfer crossed a 1-Kbyte address\
      \ boundary on a AHB transfer, the GPDMA modifies and shortens the programmed\
      \ burst into singles or bursts of lower length, to be compliant with the AHB\
      \ protocol.\nIf a burst transfer is of length greater than the FIFO size of\
      \ the channel x, the GPDMA modifies and shortens the programmed burst into singles\
      \ or bursts of lower length, to be compliant with the FIFO size. Transfer performance\
      \ is lower, with GPDMA re-arbitration between effective and lower singles/bursts,\
      \ but the data integrity is guaranteed."
    bitOffset: 20
    bitWidth: 6
    access: read-write
  - name: DBX
    description: "destination byte exchange\nIf the destination data size is a byte,\
      \ this bit is ignored.\nIf the destination data size is not a byte:"
    bitOffset: 26
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no byte-based exchange within half-word
      value: 0
    - name: B_0x1
      description: the two consecutive (post PAM) bytes are exchanged in each destination
        half-word.
      value: 1
  - name: DHX
    description: "destination half-word exchange\nIf the destination data size is\
      \ shorter than a word, this bit is ignored.\nIf the destination data size is\
      \ a word:"
    bitOffset: 27
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no halfword-based exchanged within word
      value: 0
    - name: B_0x1
      description: the two consecutive (post PAM) half-words are exchanged in each
        destination word.
      value: 1
  - name: DAP
    description: "destination allocated port\nThis bit is used to allocate the master\
      \ port for the destination transfer\nNote: This bit must be written when EN\
      \ = 0. This bit is read-only when EN = 1."
    bitOffset: 30
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: port 0 (AHB) allocated
      value: 0
    - name: B_0x1
      description: port 1 (AHB) allocated
      value: 1
  - name: DSEC
    description: "security attribute of the GPDMA transfer to the destination\nIf\
      \ GPDMA_SECCFGR.SECx = 1 and the access is secure:\nThis is a secure register\
      \ bit. This bit can only be read by a secure software. This bit must be written\
      \ by a secure software when GPDMA_SECCFGR.SECx = 1. A secure write is ignored\
      \ when GPDMA_SECCFGR.SECx = 0.\nWhen GPDMA_SECCFGR.SECx is de-asserted, this\
      \ DSEC bit is also de-asserted by hardware (on a secure reconfiguration of the\
      \ channel as non-secure), and the GPDMA transfer to the destination is non-secure."
    bitOffset: 31
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: GPDMA transfer non-secure
      value: 0
    - name: B_0x1
      description: GPDMA transfer secure
      value: 1
- name: GPDMA_C3TR2
  displayName: GPDMA_C3TR2
  description: GPDMA channel 3 transfer register 2
  addressOffset: 532
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: REQSEL
    description: "GPDMA hardware request selection\nThese bits are ignored if channel\
      \ x is activated (GPDMA_CxCR.EN asserted) with SWREQ = 1 (software request for\
      \ a memory-to-memory transfer). Else, the selected hardware request is internally\
      \ taken into account as per .\nThe user must not assign a same input hardware\
      \ request (same REQSEL[7:0] value) to different active GPDMA channels (GPDMA_CxCR.EN\
      \ = 1 and GPDMA_CxTR2.SWREQ = 0 for these channels). GPDMA is not intended to\
      \ hardware support the case of simultaneous enabled channels incorrectly configured\
      \ with a same hardware peripheral request signal, and there is no user setting\
      \ error reporting."
    bitOffset: 0
    bitWidth: 8
    access: read-write
  - name: SWREQ
    description: "software request\nThis bit is internally taken into account when\
      \ GPDMA_CxCR.EN is asserted."
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no software request. The selected hardware request REQSEL[6:0]
        is taken into account.
      value: 0
    - name: B_0x1
      description: software request for a memory-to-memory transfer. The default selected
        hardware request as per REQSEL[6:0] is ignored.
      value: 1
  - name: DREQ
    description: "destination hardware request\nThis bit is ignored if channel x is\
      \ activated (GPDMA_CxCR.EN asserted) with SWREQ = 1 (software request for a\
      \ memory-to-memory transfer). Else:\nNote: If the channel x is activated (GPDMA_CxCR.EN\
      \ is asserted) with SWREQ = 0 and PFREQ = 1 (peripheral hardware request with\
      \ peripheral flow-control mode), any software assertion to this DREQ bit is\
      \ ignored: in peripheral flow-control mode, only a peripheral-to-memory transfer\
      \ is supported."
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: selected hardware request driven by a source peripheral (request
        signal taken into account by the GPDMA transfer scheduler over the source/read
        port)
      value: 0
    - name: B_0x1
      description: selected hardware request driven by a destination peripheral (request
        signal taken into account by the GPDMA transfer scheduler over the destination/write
        port)
      value: 1
  - name: BREQ
    description: "Block hardware request\nIf the channel x is activated (GPDMA_CxCR.EN\
      \ asserted) with SWREQ = 1 (software request for a memory-to-memory transfer),\
      \ this bit is ignored. Else:"
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: the selected hardware request is driven by a peripheral with a
        hardware request/acknowledge protocol at a burst level.
      value: 0
    - name: B_0x1
      description: the selected hardware request is driven by a peripheral with a
        hardware request/acknowledge protocol at a block level (see ).
      value: 1
  - name: PFREQ
    description: "Hardware request in peripheral flow control mode\nImportant: If\
      \ a given channel x is not implemented with this feature, this bit is reserved\
      \ and PFREQ is not present (see  for the list of the implemented channels with\
      \ this feature.\nIf the channel x is activated (GPDMA_CxCR.EN asserted) with\
      \ SWREQ = 1 (software request for a memory-to-memory transfer), this bit is\
      \ ignored. Else:\nNote: In peripheral flow control mode, there are the following\
      \ restrictions:\n- no 2D/repeated block support (GPDMA_CxBR1.BRC[10:0] must\
      \ be set to 0 if present)\n- the peripheral must be set as the source of the\
      \ transfer (DREQ = 0).\n- data packing to a wider destination width is not supported\
      \ (if destination width   source data width, GPDMA_CxTR1.PAM[1] must be set\
      \ to 0).\n- GPDMA_CxBR1.BNDT[15:0] must be programmed as a multiple of the source\
      \ (peripheral) burst size."
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: the selected hardware request is driven by a peripheral with a
        hardware request/acknowledge protocol in GPDMA control mode. The GPDMA is
        programmed with GPDMA_CxCTR1.BNDT[15:0] and this is internally used by the
        hardware for the block transfer completion.
      value: 0
    - name: B_0x1
      description: the selected hardware request is driven by a peripheral with a
        hardware request/acknowledge protocol in peripheral control mode. The GPDMA
        block transfer can be early completed by the peripheral itself (see  for more
        details).
      value: 1
  - name: TRIGM
    description: "trigger mode\nThese bits define the transfer granularity for its\
      \ conditioning by the trigger."
    bitOffset: 14
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 'at block level: the first burst read of each block transfer is
        conditioned by one hit trigger (channel x = 12 to 15, for each block if a
        2D/repeated block is configured with GPDMA_CxBR1.BRC[10:0] different  0).'
      value: 0
    - name: B_0x1
      description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated
        block level, the
      value: 1
    - name: B_0x2
      description: 'at link level: a LLI link transfer is conditioned by one hit trigger.
        The LLI data transfer (if any) is not conditioned.'
      value: 2
    - name: B_0x3
      description: 'at programmed burst level: If SWREQ = 1, each programmed burst
        read is conditioned by one hit trigger. If SWREQ = 0, each programmed burst
        that is requested by the selected peripheral, is conditioned by one hit trigger.'
      value: 3
  - name: TRIGSEL
    description: "trigger event input selection\nThese bits select the trigger event\
      \ input of the GPDMA transfer (as per ), with an active trigger event if TRIGPOL[1:0]\
      \ different  00."
    bitOffset: 16
    bitWidth: 6
    access: read-write
  - name: TRIGPOL
    description: "trigger event polarity\nThese bits define the polarity of the selected\
      \ trigger event input defined by TRIGSEL[5:0]."
    bitOffset: 24
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no trigger (masked trigger event)
      value: 0
    - name: B_0x1
      description: trigger on the rising edge
      value: 1
    - name: B_0x2
      description: trigger on the falling edge
      value: 2
    - name: B_0x3
      description: same as 00
      value: 3
  - name: TCEM
    description: "transfer complete event mode\nThese bits define the transfer granularity\
      \ for the transfer complete and half transfer complete events generation.\n\
      Note: If the initial LLI0 data transfer is null/void (directly programmed by\
      \ the internal register file with GPDMA_CxBR1.BNDT[15:0] = 0), then neither\
      \ the complete transfer event nor the half transfer event is generated.\nNote:\
      \ If the initial LLI0 data transfer is null/void (directly programmed by the\
      \ internal register file with GPDMA_CxBR1.BNDT[15:0] = 0), then neither the\
      \ complete transfer event nor the half transfer event is generated.\nNote: If\
      \ the initial LLI0 data transfer is null/void (i.e. directly programmed by the\
      \ internal register file with GPDMA_CxBR1.BNDT[15:0] =0 ), then the half transfer\
      \ event is not generated, and the transfer complete event is generated when\
      \ is completed the loading of the LLI1."
    bitOffset: 30
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 'at block level (when GPDMA_CxBR1.BNDT[15:0] = 0): the complete
        (and the half) transfer event is generated at the (respectively half of the)
        end of a block.'
      value: 0
    - name: B_0x1
      description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated
        block level (when GPDMA_CxBR1.BRC[10:0] =  0 and GPDMA_CxBR1.BNDT[15:0] =  0),
        the complete (and the half) transfer event is generated at the end (respectively
        half of the end) of the 2D/repeated block.
      value: 1
    - name: B_0x2
      description: 'at LLI level: the complete transfer event is generated at the
        end of the LLI transfer, including the update of the LLI if any. The half
        transfer event is generated at the half of the LLI data transfer (the LLI
        data transfer being a block transfer or a 2D/repeated block transfer for channel
        x = 12 to 15), if any data transfer.'
      value: 2
    - name: B_0x3
      description: 'at channel level: the complete transfer event is generated at
        the end of the last LLI transfer. The half transfer event is generated at
        the half of the data transfer of the last LLI. The last LLI updates the link
        address GPDMA_CxLLR.LA[15:2] to zero and clears all the GPDMA_CxLLR update
        bits (UT1, UT2, UB1, USA, UDA and ULL, plus UT3 and UB2 if present). If the
        channel transfer is continuous/infinite, no event is generated.'
      value: 3
- name: GPDMA_C3BR1
  displayName: GPDMA_C3BR1
  description: GPDMA channel 3 block register 1
  addressOffset: 536
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: BNDT
    description: "block number of data bytes to transfer from the source\nBlock size\
      \ transferred from the source. When the channel is enabled, this field becomes\
      \ read-only and is decremented, indicating the remaining number of data items\
      \ in the current source block to be transferred. BNDT[15:0] is programmed in\
      \ number of bytes, maximum source block size is 64 Kbytes -1.\nOnce the last\
      \ data transfer is completed (BNDT[15:0] = 0):\n- if GPDMA_CxLLR.UB1 = 1, this\
      \ field is updated by the LLI in the memory.\n- if GPDMA_CxLLR.UB1 = 0 and if\
      \ there is at least one non null Uxx update bit, this field is internally restored\
      \ to the programmed value.\n- if all GPDMA_CxLLR.Uxx = 0 and if GPDMA_CxLLR.LA[15:0]\
      \ = 0, this field is internally restored to the programmed value (infinite/continuous\
      \ last LLI).\n- if GPDMA_CxLLR = 0, this field is kept as zero following the\
      \ last LLI data transfer.\nNote: A non-null source block size must be a multiple\
      \ of the source data width (BNDT[2:0] versus GPDMA_CxTR1.SDW_LOG2[1:0]). Else\
      \ a user setting error is reported and no transfer is issued.\nWhen configured\
      \ in packing mode (GPDMA_CxTR1.PAM[1] = 1 and destination data width different\
      \ from source data width), a non-null source block size must be a multiple of\
      \ the destination data width (BNDT[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]). Else\
      \ a user setting error is reported and no transfer is issued."
    bitOffset: 0
    bitWidth: 16
    access: read-write
- name: GPDMA_C3SAR
  displayName: GPDMA_C3SAR
  description: GPDMA channel 3 source address register
  addressOffset: 540
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SA
    description: "source address\nThis field is the pointer to the address from which\
      \ the next data is read.\nDuring the channel activity, depending on the source\
      \ addressing mode (GPDMA_CxTR1.SINC), this field is kept fixed or incremented\
      \ by the data width (GPDMA_CxTR1.SDW_LOG2[1:0]) after each burst source data,\
      \ reflecting the next address from which data is read.\nDuring the channel activity,\
      \ this address is updated after each completed source burst, consequently to:\n\
      the programmed source burst; either in fixed addressing mode or in contiguous-data\
      \ incremented mode. If contiguously incremented (GPDMA_CxTR1.SINC = 1), then\
      \ the additional address offset value is the programmed burst size, as defined\
      \ by GPDMA_CxTR1.SBL_1[5:0] and GPDMA_CxTR1.SDW_LOG2[21:0]\nthe additional source\
      \ incremented/decremented offset value as programmed by GPDMA_CxBR1.SDEC and\
      \ GPDMA_CxTR3.SAO[12:0]\nonce/if completed source block transfer, for a channel\
      \ x with 2D addressing capability (x = 12 to 15). additional block repeat source\
      \ incremented/decremented offset value as programmed by GPDMA_CxBR1.BRSDEC and\
      \ GPDMA_CxBR2.BRSAO[15:0]\nIn linked-list mode, after a LLI data transfer is\
      \ completed, this register is automatically updated by GPDMA from the memory,\
      \ provided the LLI is set with GPDMA_CxLLR.USA = 1.\nNote: A source address\
      \ must be aligned with the programmed data width of a source burst (SA[2:0]\
      \ versus GPDMA_CxTR1.SDW_LOG2[1:0]). Else, a user setting error is reported\
      \ and no transfer is issued.\nWhen the source block size is not a multiple of\
      \ the source burst size and is a multiple of the source data width, the last\
      \ programmed source burst is not completed and is internally shorten to match\
      \ the block size. In this case, the additional GPDMA_CxTR3.SAO[12:0] is not\
      \ applied."
    bitOffset: 0
    bitWidth: 32
    access: read-write
- name: GPDMA_C3DAR
  displayName: GPDMA_C3DAR
  description: GPDMA channel 3 destination address register
  addressOffset: 544
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: DA
    description: "destination address\nThis field is the pointer to the address from\
      \ which the next data is written.\nDuring the channel activity, depending on\
      \ the destination addressing mode (GPDMA_CxTR1.DINC), this field is kept fixed\
      \ or incremented by the data width (GPDMA_CxTR1.DDW_LOG2[21:0]) after each burst\
      \ destination data, reflecting the next address from which data is written.\n\
      During the channel activity, this address is updated after each completed destination\
      \ burst, consequently to:\nthe programmed destination burst; either in fixed\
      \ addressing mode or in contiguous-data incremented mode. If contiguously incremented\
      \ (GPDMA_CxTR1.DINC = 1), then the additional address offset value is the programmed\
      \ burst size, as defined by GPDMA_CxTR1.DBL_1[5:0] and GPDMA_CxTR1.DDW_LOG2[1:0]\n\
      the additional destination incremented/decremented offset value as programmed\
      \ by GPDMA_CxBR1.DDEC and GPDMA_CxTR3.DAO[12:0]\nonce/if completed destination\
      \ block transfer, for a channel x with 2D addressing capability (x = 12 to 15),\
      \ the additional block repeat destination incremented/decremented offset value\
      \ as programmed by GPDMA_CxBR1.BRDDEC and GPDMA_CxBR2.BRDAO[15:0]\nIn linked-list\
      \ mode, after a LLI data transfer is completed, this register is automatically\
      \ updated by the GPDMA from the memory, provided the LLI is set with GPDMA_CxLLR.UDA\
      \ = 1.\nNote: A destination address must be aligned with the programmed data\
      \ width of a destination burst (DA[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]). Else,\
      \ a user setting error is reported and no transfer is issued."
    bitOffset: 0
    bitWidth: 32
    access: read-write
- name: GPDMA_C3LLR
  displayName: GPDMA_C3LLR
  description: GPDMA channel 3 linked-list address register
  addressOffset: 588
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: LA
    description: "pointer (16-bit low-significant address) to the next linked-list\
      \ data structure\nIf UT1 = UT2 = UB1 = USA = UDA = ULL = 0 and if LA[15:20]\
      \ = 0, the current LLI is the last one. The channel transfer is completed without\
      \ any update of the linked-list GPDMA register file.\nElse, this field is the\
      \ pointer to the memory address offset from which the next linked-list data\
      \ structure is automatically fetched from, once the data transfer is completed,\
      \ in order to conditionally update the linked-list GPDMA internal register file\
      \ (GPDMA_CxCTR1, GPDMA_CxTR2, GPDMA_CxBR1, GPDMA_CxSAR, GPDMA_CxDAR and GPDMA_CxLLR).\n\
      Note: The user must program the pointer to be 32-bit aligned. The two low-significant\
      \ bits are write ignored."
    bitOffset: 2
    bitWidth: 14
    access: read-write
  - name: ULL
    description: "Update GPDMA_CxLLR register from memory\nThis bit is used to control\
      \ the update of GPDMA_CxLLR from the memory during the link transfer."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no GPDMA_CxLLR update
      value: 0
    - name: B_0x1
      description: GPDMA_CxLLR update
      value: 1
  - name: UDA
    description: "Update GPDMA_CxDAR register from memory\nThis bit is used to control\
      \ the update of GPDMA_CxDAR from the memory during the link transfer."
    bitOffset: 27
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no GPDMA_CxDAR update
      value: 0
    - name: B_0x1
      description: GPDMA_CxDAR update
      value: 1
  - name: USA
    description: "update GPDMA_CxSAR from memory\nThis bit controls the update of\
      \ GPDMA_CxSAR from the memory during the link transfer."
    bitOffset: 28
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no GPDMA_CxSAR update
      value: 0
    - name: B_0x1
      description: GPDMA_CxSAR update
      value: 1
  - name: UB1
    description: "Update GPDMA_CxBR1 from memory\nThis bit controls the update of\
      \ GPDMA_CxBR1 from the memory during the link transfer. If UB1 = 0 and if GPDMA_CxLLR\
      \ different  0, the linked-list is not completed. GPDMA_CxBR1.BNDT[15:0] is\
      \ then restored to the programmed value after data transfer is completed and\
      \ before the link transfer."
    bitOffset: 29
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no GPDMA_CxBR1 update from memory (GPDMA_CxBR1.BNDT[15:0] restored
        if any link transfer)
      value: 0
    - name: B_0x1
      description: GPDMA_CxBR1 update
      value: 1
  - name: UT2
    description: "Update GPDMA_CxTR2 from memory\nThis bit controls the update of\
      \ GPDMA_CxTR2 from the memory during the link transfer."
    bitOffset: 30
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no GPDMA_CxTR2 update
      value: 0
    - name: B_0x1
      description: GPDMA_CxTR2 update
      value: 1
  - name: UT1
    description: "Update GPDMA_CxTR1 from memory\nThis bit controls the update of\
      \ GPDMA_CxTR1 from the memory during the link transfer."
    bitOffset: 31
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no GPDMA_CxTR1 update
      value: 0
    - name: B_0x1
      description: GPDMA_CxTR1 update
      value: 1
- name: GPDMA_C4LBAR
  displayName: GPDMA_C4LBAR
  description: GPDMA channel 4 linked-list base address register
  addressOffset: 592
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: LBA
    description: linked-list base address of GPDMA channel x
    bitOffset: 16
    bitWidth: 16
    access: read-write
- name: GPDMA_C4FCR
  displayName: GPDMA_C4FCR
  description: GPDMA channel 4 flag clear register
  addressOffset: 604
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: TCF
    description: transfer complete flag clear
    bitOffset: 8
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: corresponding TCF flag cleared
      value: 1
  - name: HTF
    description: half transfer flag clear
    bitOffset: 9
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: corresponding HTF flag cleared
      value: 1
  - name: DTEF
    description: data transfer error flag clear
    bitOffset: 10
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: corresponding DTEF flag cleared
      value: 1
  - name: ULEF
    description: update link transfer error flag clear
    bitOffset: 11
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: corresponding ULEF flag cleared
      value: 1
  - name: USEF
    description: user setting error flag clear
    bitOffset: 12
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: corresponding USEF flag cleared
      value: 1
  - name: SUSPF
    description: completed suspension flag clear
    bitOffset: 13
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: corresponding SUSPF flag cleared
      value: 1
  - name: TOF
    description: trigger overrun flag clear
    bitOffset: 14
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: corresponding TOF flag cleared
      value: 1
- name: GPDMA_C4SR
  displayName: GPDMA_C4SR
  description: GPDMA channel 4 status register
  addressOffset: 608
  size: 32
  resetValue: 1
  resetMask: 4294967295
  fields:
  - name: IDLEF
    description: "idle flag\nThis idle flag is de-asserted by hardware when the channel\
      \ is enabled (GPDMA_CxCR.EN = 1) with a valid channel configuration (no USEF\
      \ to be immediately reported).\nThis idle flag is asserted after hard reset\
      \ or by hardware when the channel is back in idle state (in suspended or disabled\
      \ state)."
    bitOffset: 0
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: channel not in idle state
      value: 0
    - name: B_0x1
      description: channel in idle state
      value: 1
  - name: TCF
    description: "transfer complete flag\nA transfer complete event is either a block\
      \ transfer complete, a 2D/repeated block transfer complete, a LLI transfer complete\
      \ including the upload of the next LLI if any, or the full linked-list completion,\
      \ depending on the transfer complete event mode (GPDMA_CxTR2.TCEM[1:0])."
    bitOffset: 8
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no transfer complete event
      value: 0
    - name: B_0x1
      description: a transfer complete event occurred
      value: 1
  - name: HTF
    description: "half transfer flag\nA half transfer event is either a half block\
      \ transfer or a half 2D/repeated block transfer, depending on the transfer complete\
      \ event mode (GPDMA_CxTR2.TCEM[1:0]).\nA half block transfer occurs when half\
      \ of the bytes of the source block size (rounded up integer of GPDMA_CxBR1.BNDT[15:0]/2)\
      \ has been transferred to the destination.\nA half 2D/repeated block transfer\
      \ occurs when half of the repeated blocks (rounded up integer of (GPDMA_CxBR1.BRC[10:0]+1)/2))\
      \ has been transferred to the destination."
    bitOffset: 9
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no half transfer event
      value: 0
    - name: B_0x1
      description: a half transfer event occurred
      value: 1
  - name: DTEF
    description: data transfer error flag
    bitOffset: 10
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no data transfer error event
      value: 0
    - name: B_0x1
      description: a master bus error event occurred on a data transfer
      value: 1
  - name: ULEF
    description: update link transfer error flag
    bitOffset: 11
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no update link transfer error event
      value: 0
    - name: B_0x1
      description: a master bus error event occurred while updating a linked-list
        register from memory
      value: 1
  - name: USEF
    description: user setting error flag
    bitOffset: 12
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no user setting error event
      value: 0
    - name: B_0x1
      description: a user setting error event occurred
      value: 1
  - name: SUSPF
    description: completed suspension flag
    bitOffset: 13
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no completed suspension event
      value: 0
    - name: B_0x1
      description: a completed suspension event occurred
      value: 1
  - name: TOF
    description: trigger overrun flag
    bitOffset: 14
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no trigger overrun event
      value: 0
    - name: B_0x1
      description: a trigger overrun event occurred
      value: 1
  - name: FIFOL
    description: "monitored FIFO level\nNumber of available write beats in the FIFO,\
      \ in units of the programmed destination data width (see GPDMA_CxTR1.DDW_LOG2[1:0],\
      \ in units of bytes, half-words, or words).\nNote: After having suspended an\
      \ active transfer, the user may need to read FIFOL[7:0], additionally to GPDMA_CxBR1.BDNT[15:0]\
      \ and GPDMA_CxBR1.BRC[10:0], to know how many data have been transferred to\
      \ the destination. Before reading, the user may wait for the transfer to be\
      \ suspended (GPDMA_CxSR.SUSPF = 1)."
    bitOffset: 16
    bitWidth: 8
    access: read-only
- name: GPDMA_C4CR
  displayName: GPDMA_C4CR
  description: GPDMA channel 4 control register
  addressOffset: 612
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: EN
    description: "enable\nWriting 1 into the field RESET (bit 1) causes the hardware\
      \ to de-assert this bit, whatever is written into this bit 0. Else:\nthis bit\
      \ is de-asserted by hardware when there is a transfer error (master bus error\
      \ or user setting error) or when there is a channel transfer complete (channel\
      \ ready to be configured, e.g. if LSM=1 at the end of a single execution of\
      \ the LLI).\nElse, this bit can be asserted by software.\nWriting 0 into this\
      \ EN bit is ignored."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 'write: ignored, read: channel disabled'
      value: 0
    - name: B_0x1
      description: 'write: enable channel, read: channel enabled'
      value: 1
  - name: RESET
    description: "reset\nThis bit is write only. Writing 0 has no impact. Writing\
      \ 1 implies the reset of the following: the FIFO, the channel internal state,\
      \ SUSP and EN bits (whatever is written receptively in bit 2 and bit 0).\nThe\
      \ reset is effective when the channel is in steady state, meaning one of the\
      \ following:\n- active channel in suspended state (GPDMA_CxSR.SUSPF = 1 and\
      \ GPDMA_CxSR.IDLEF = GPDMA_CxCR.EN = 1)\n- channel in disabled state (GPDMA_CxSR.IDLEF\
      \ = 1 and GPDMA_CxCR.EN = 0).\nAfter writing a RESET, to continue using this\
      \ channel, the user must explicitly reconfigure the channel including the hardware-modified\
      \ configuration registers (GPDMA_CxBR1, GPDMA_CxSAR and GPDMA_CxDAR) before\
      \ enabling again the channel (see the programming sequence in )."
    bitOffset: 1
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no channel reset
      value: 0
    - name: B_0x1
      description: channel reset
      value: 1
  - name: SUSP
    description: "suspend\nWriting 1 into the field RESET (bit 1) causes the hardware\
      \ to de-assert this bit, whatever is written into this bit 2. Else:\nSoftware\
      \ must write 1 in order to suspend an active channel i.e. a channel with an\
      \ ongoing GPDMA transfer over its master ports.\nThe software must write 0 in\
      \ order to resume a suspended channel, following the programming sequence detailed\
      \ in ."
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 'write: resume channel, read: channel not suspended'
      value: 0
    - name: B_0x1
      description: 'write: suspend channel, read: channel suspended.'
      value: 1
  - name: TCIE
    description: transfer complete interrupt enable
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: HTIE
    description: half transfer complete interrupt enable
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: DTEIE
    description: data transfer error interrupt enable
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: ULEIE
    description: update link transfer error interrupt enable
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: USEIE
    description: user setting error interrupt enable
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: SUSPIE
    description: completed suspension interrupt enable
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: TOIE
    description: trigger overrun interrupt enable
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: LSM
    description: "Link step mode\nFirst the (possible 1D/repeated) block transfer\
      \ is executed as defined by the current internal register file until GPDMA_CxBR1.BNDT[15:0]\
      \ = 0 and GPDMA_CxBR1.BRC[10:0] = 0 if present. Secondly the next linked-list\
      \ data structure is conditionally uploaded from memory as defined by GPDMA_CxLLR.\
      \ Then channel execution is completed.\nNote: This bit must be written when\
      \ EN=0. This bit is read-only when EN=1."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: channel executed for the full linked-list and completed at the
        end of the last LLI (GPDMA_CxLLR = 0). The 16 low-significant bits of the
        link address are null (LA[15:0] = 0) and all the update bits are null (UT1
        =UB1 = UT2 = USA = UDA = ULL = 0 and UT3 = UB2 = 0 if present). Then GPDMA_CxBR1.BNDT[15:0]
        = 0 and GPDMA_CxBR1.BRC[10:0] = 0 if present.
      value: 0
    - name: B_0x1
      description: channel executed once for the current LLI
      value: 1
  - name: LAP
    description: "linked-list allocated port\nThis bit is used to allocate the master\
      \ port for the update of the GPDMA linked-list registers from the memory.\n\
      Note: This bit must be written when EN=0. This bit is read-only when EN=1."
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: port 0 (AHB) allocated
      value: 0
    - name: B_0x1
      description: port 1 (AHB) allocated
      value: 1
  - name: PRIO
    description: "priority level of the channel x GPDMA transfer versus others\nNote:\
      \ This bit must be written when EN = 0. This bit is read-only when EN = 1."
    bitOffset: 22
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: low priority, low weight
      value: 0
    - name: B_0x1
      description: low priority, mid weight
      value: 1
    - name: B_0x2
      description: low priority, high weight
      value: 2
    - name: B_0x3
      description: high priority
      value: 3
- name: GPDMA_C4TR1
  displayName: GPDMA_C4TR1
  description: GPDMA channel 4 transfer register 1
  addressOffset: 656
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SDW_LOG2
    description: "binary logarithm of the source data width of a burst in bytes\n\
      Note: Setting a 8-byte data width causes a user setting error to be reported\
      \ and no transfer is issued.\nA source block size must be a multiple of the\
      \ source data width (GPDMA_CxBR1.BNDT[2:0] versus SDW_LOG2[1:0]). Otherwise,\
      \ a user setting error is reported and no transfer is issued.\nA source burst\
      \ transfer must have an aligned address with its data width (start address GPDMA_CxSAR[2:0]\
      \ versus SDW_LOG2[1:0]). Otherwise, a user setting error is reported and none\
      \ transfer is issued."
    bitOffset: 0
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: byte
      value: 0
    - name: B_0x1
      description: half-word (2 bytes)
      value: 1
    - name: B_0x2
      description: word (4 bytes)
      value: 2
    - name: B_0x3
      description: user setting error reported and no transfer issued
      value: 3
  - name: SINC
    description: "source incrementing burst\nThe source address, pointed by GPDMA_CxSAR,\
      \ is kept constant after a burst beat/single transfer or is incremented by the\
      \ offset value corresponding to a contiguous data after a burst beat/single\
      \ transfer."
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: fixed burst
      value: 0
    - name: B_0x1
      description: contiguously incremented burst
      value: 1
  - name: SBL_1
    description: "source burst length minus 1, between 0 and 63\nThe burst length\
      \ unit is one data named beat within a burst. If SBL_1[5:0] =0 , the burst can\
      \ be named as single. Each data/beat has a width defined by the destination\
      \ data width SDW_LOG2[1:0].\nNote: If a burst transfer crossed a 1-Kbyte address\
      \ boundary on a AHB transfer, the GPDMA modifies and shortens the programmed\
      \ burst into singles or bursts of lower length, to be compliant with the AHB\
      \ protocol.\nIf a burst transfer is of length greater than the FIFO size of\
      \ the channel x, the GPDMA modifies and shortens the programmed burst into singles\
      \ or bursts of lower length, to be compliant with the FIFO size. Transfer performance\
      \ is lower, with GPDMA re-arbitration between effective and lower singles/bursts,\
      \ but the data integrity is guaranteed."
    bitOffset: 4
    bitWidth: 6
    access: read-write
  - name: PAM
    description: "padding/alignment mode\nIf DDW_LOG2[1:0] = SDW_LOG2[1:0]: if the\
      \ data width of a burst destination transfer is equal to the data width of a\
      \ burst source transfer, these bits are ignored.\nElse, in the following enumerated\
      \ values, the condition PAM_1 is when destination data width is higher that\
      \ source data width, and the condition PAM_2 is when destination data width\
      \ is higher than source data width.\n1x: successive source data are FIFO queued\
      \ and packed at the destination data width, in a left (LSB) to right (MSB) order\
      \ (named little endian), before a destination transfer\n1x: source data is FIFO\
      \ queued and unpacked at the destination data width, to be transferred in a\
      \ left (LSB) to right (MSB) order (named little endian) to the destination\n\
      Note: If the transfer from the source peripheral is configured with peripheral\
      \ flow-control mode (SWREQ = 0 and PFREQ = 1 and DREQ = 0), and if the destination\
      \ data width   the source data width, packing is not supported."
    bitOffset: 11
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0_PAM_1
      description: source data is transferred as right aligned, padded with 0s up
        to the destination data width
      value: 0
    - name: B_0x1_PAM_1
      description: source data is transferred as right aligned, sign extended up to
        the destination data width
      value: 1
  - name: SBX
    description: "source byte exchange within the unaligned half-word of each source\
      \ word\nIf the source data width is shorter than a word, this bit is ignored.\n\
      If the source data width is a word:"
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no byte-based exchange within the unaligned half-word of each source
        word
      value: 0
    - name: B_0x1
      description: the two consecutive bytes within the unaligned half-word of each
        source word are exchanged.
      value: 1
  - name: SAP
    description: "source allocated port\nThis bit is used to allocate the master port\
      \ for the source transfer\nNote: This bit must be written when EN = 0. This\
      \ bit is read-only when EN = 1."
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: port 0 (AHB) allocated
      value: 0
    - name: B_0x1
      description: port 1 (AHB) allocated
      value: 1
  - name: SSEC
    description: "security attribute of the GPDMA transfer from the source\nIf GPDMA_SECCFGR.SECx\
      \ = 1 and the access is secure:\nThis is a secure register bit. This bit can\
      \ only be read by a secure software. This bit must be written by a secure software\
      \ when GPDMA_SECCFGR.SECx =1 . A secure write is ignored when GPDMA_SECCFGR.SECx\
      \ = 0.\nWhen GPDMA_SECCFGR.SECx is de-asserted, this SSEC bit is also de-asserted\
      \ by hardware (on a secure reconfiguration of the channel as non-secure), and\
      \ the GPDMA transfer from the source is non-secure."
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: GPDMA transfer non-secure
      value: 0
    - name: B_0x1
      description: GPDMA transfer secure
      value: 1
  - name: DDW_LOG2
    description: "binary logarithm of the destination data width of a burst, in bytes\n\
      Note: Setting a 8-byte data width causes a user setting error to be reported\
      \ and none transfer is issued.\nA destination burst transfer must have an aligned\
      \ address with its data width (start address GPDMA_CxDAR[2:0] and address offset\
      \ GPDMA_CxTR3.DAO[2:0], versus DDW_LOG2[1:0]). Otherwise a user setting error\
      \ is reported and no transfer is issued."
    bitOffset: 16
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: byte
      value: 0
    - name: B_0x1
      description: half-word (2 bytes)
      value: 1
    - name: B_0x2
      description: word (4 bytes)
      value: 2
    - name: B_0x3
      description: user setting error reported and no transfer issued
      value: 3
  - name: DINC
    description: "destination incrementing burst\nThe destination address, pointed\
      \ by GPDMA_CxDAR, is kept constant after a burst beat/single transfer, or is\
      \ incremented by the offset value corresponding to a contiguous data after a\
      \ burst beat/single transfer."
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: fixed burst
      value: 0
    - name: B_0x1
      description: contiguously incremented burst
      value: 1
  - name: DBL_1
    description: "destination burst length minus 1, between 0 and 63\nThe burst length\
      \ unit is one data named beat within a burst. If DBL_1[5:0] =0 , the burst can\
      \ be named as single. Each data/beat has a width defined by the destination\
      \ data width DDW_LOG2[1:0].\nNote: If a burst transfer crossed a 1-Kbyte address\
      \ boundary on a AHB transfer, the GPDMA modifies and shortens the programmed\
      \ burst into singles or bursts of lower length, to be compliant with the AHB\
      \ protocol.\nIf a burst transfer is of length greater than the FIFO size of\
      \ the channel x, the GPDMA modifies and shortens the programmed burst into singles\
      \ or bursts of lower length, to be compliant with the FIFO size. Transfer performance\
      \ is lower, with GPDMA re-arbitration between effective and lower singles/bursts,\
      \ but the data integrity is guaranteed."
    bitOffset: 20
    bitWidth: 6
    access: read-write
  - name: DBX
    description: "destination byte exchange\nIf the destination data size is a byte,\
      \ this bit is ignored.\nIf the destination data size is not a byte:"
    bitOffset: 26
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no byte-based exchange within half-word
      value: 0
    - name: B_0x1
      description: the two consecutive (post PAM) bytes are exchanged in each destination
        half-word.
      value: 1
  - name: DHX
    description: "destination half-word exchange\nIf the destination data size is\
      \ shorter than a word, this bit is ignored.\nIf the destination data size is\
      \ a word:"
    bitOffset: 27
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no halfword-based exchanged within word
      value: 0
    - name: B_0x1
      description: the two consecutive (post PAM) half-words are exchanged in each
        destination word.
      value: 1
  - name: DAP
    description: "destination allocated port\nThis bit is used to allocate the master\
      \ port for the destination transfer\nNote: This bit must be written when EN\
      \ = 0. This bit is read-only when EN = 1."
    bitOffset: 30
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: port 0 (AHB) allocated
      value: 0
    - name: B_0x1
      description: port 1 (AHB) allocated
      value: 1
  - name: DSEC
    description: "security attribute of the GPDMA transfer to the destination\nIf\
      \ GPDMA_SECCFGR.SECx = 1 and the access is secure:\nThis is a secure register\
      \ bit. This bit can only be read by a secure software. This bit must be written\
      \ by a secure software when GPDMA_SECCFGR.SECx = 1. A secure write is ignored\
      \ when GPDMA_SECCFGR.SECx = 0.\nWhen GPDMA_SECCFGR.SECx is de-asserted, this\
      \ DSEC bit is also de-asserted by hardware (on a secure reconfiguration of the\
      \ channel as non-secure), and the GPDMA transfer to the destination is non-secure."
    bitOffset: 31
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: GPDMA transfer non-secure
      value: 0
    - name: B_0x1
      description: GPDMA transfer secure
      value: 1
- name: GPDMA_C4TR2
  displayName: GPDMA_C4TR2
  description: GPDMA channel 4 transfer register 2
  addressOffset: 660
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: REQSEL
    description: "GPDMA hardware request selection\nThese bits are ignored if channel\
      \ x is activated (GPDMA_CxCR.EN asserted) with SWREQ = 1 (software request for\
      \ a memory-to-memory transfer). Else, the selected hardware request is internally\
      \ taken into account as per .\nThe user must not assign a same input hardware\
      \ request (same REQSEL[7:0] value) to different active GPDMA channels (GPDMA_CxCR.EN\
      \ = 1 and GPDMA_CxTR2.SWREQ = 0 for these channels). GPDMA is not intended to\
      \ hardware support the case of simultaneous enabled channels incorrectly configured\
      \ with a same hardware peripheral request signal, and there is no user setting\
      \ error reporting."
    bitOffset: 0
    bitWidth: 8
    access: read-write
  - name: SWREQ
    description: "software request\nThis bit is internally taken into account when\
      \ GPDMA_CxCR.EN is asserted."
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no software request. The selected hardware request REQSEL[6:0]
        is taken into account.
      value: 0
    - name: B_0x1
      description: software request for a memory-to-memory transfer. The default selected
        hardware request as per REQSEL[6:0] is ignored.
      value: 1
  - name: DREQ
    description: "destination hardware request\nThis bit is ignored if channel x is\
      \ activated (GPDMA_CxCR.EN asserted) with SWREQ = 1 (software request for a\
      \ memory-to-memory transfer). Else:\nNote: If the channel x is activated (GPDMA_CxCR.EN\
      \ is asserted) with SWREQ = 0 and PFREQ = 1 (peripheral hardware request with\
      \ peripheral flow-control mode), any software assertion to this DREQ bit is\
      \ ignored: in peripheral flow-control mode, only a peripheral-to-memory transfer\
      \ is supported."
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: selected hardware request driven by a source peripheral (request
        signal taken into account by the GPDMA transfer scheduler over the source/read
        port)
      value: 0
    - name: B_0x1
      description: selected hardware request driven by a destination peripheral (request
        signal taken into account by the GPDMA transfer scheduler over the destination/write
        port)
      value: 1
  - name: BREQ
    description: "Block hardware request\nIf the channel x is activated (GPDMA_CxCR.EN\
      \ asserted) with SWREQ = 1 (software request for a memory-to-memory transfer),\
      \ this bit is ignored. Else:"
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: the selected hardware request is driven by a peripheral with a
        hardware request/acknowledge protocol at a burst level.
      value: 0
    - name: B_0x1
      description: the selected hardware request is driven by a peripheral with a
        hardware request/acknowledge protocol at a block level (see ).
      value: 1
  - name: PFREQ
    description: "Hardware request in peripheral flow control mode\nImportant: If\
      \ a given channel x is not implemented with this feature, this bit is reserved\
      \ and PFREQ is not present (see  for the list of the implemented channels with\
      \ this feature.\nIf the channel x is activated (GPDMA_CxCR.EN asserted) with\
      \ SWREQ = 1 (software request for a memory-to-memory transfer), this bit is\
      \ ignored. Else:\nNote: In peripheral flow control mode, there are the following\
      \ restrictions:\n- no 2D/repeated block support (GPDMA_CxBR1.BRC[10:0] must\
      \ be set to 0 if present)\n- the peripheral must be set as the source of the\
      \ transfer (DREQ = 0).\n- data packing to a wider destination width is not supported\
      \ (if destination width   source data width, GPDMA_CxTR1.PAM[1] must be set\
      \ to 0).\n- GPDMA_CxBR1.BNDT[15:0] must be programmed as a multiple of the source\
      \ (peripheral) burst size."
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: the selected hardware request is driven by a peripheral with a
        hardware request/acknowledge protocol in GPDMA control mode. The GPDMA is
        programmed with GPDMA_CxCTR1.BNDT[15:0] and this is internally used by the
        hardware for the block transfer completion.
      value: 0
    - name: B_0x1
      description: the selected hardware request is driven by a peripheral with a
        hardware request/acknowledge protocol in peripheral control mode. The GPDMA
        block transfer can be early completed by the peripheral itself (see  for more
        details).
      value: 1
  - name: TRIGM
    description: "trigger mode\nThese bits define the transfer granularity for its\
      \ conditioning by the trigger."
    bitOffset: 14
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 'at block level: the first burst read of each block transfer is
        conditioned by one hit trigger (channel x = 12 to 15, for each block if a
        2D/repeated block is configured with GPDMA_CxBR1.BRC[10:0] different  0).'
      value: 0
    - name: B_0x1
      description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated
        block level, the
      value: 1
    - name: B_0x2
      description: 'at link level: a LLI link transfer is conditioned by one hit trigger.
        The LLI data transfer (if any) is not conditioned.'
      value: 2
    - name: B_0x3
      description: 'at programmed burst level: If SWREQ = 1, each programmed burst
        read is conditioned by one hit trigger. If SWREQ = 0, each programmed burst
        that is requested by the selected peripheral, is conditioned by one hit trigger.'
      value: 3
  - name: TRIGSEL
    description: "trigger event input selection\nThese bits select the trigger event\
      \ input of the GPDMA transfer (as per ), with an active trigger event if TRIGPOL[1:0]\
      \ different  00."
    bitOffset: 16
    bitWidth: 6
    access: read-write
  - name: TRIGPOL
    description: "trigger event polarity\nThese bits define the polarity of the selected\
      \ trigger event input defined by TRIGSEL[5:0]."
    bitOffset: 24
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no trigger (masked trigger event)
      value: 0
    - name: B_0x1
      description: trigger on the rising edge
      value: 1
    - name: B_0x2
      description: trigger on the falling edge
      value: 2
    - name: B_0x3
      description: same as 00
      value: 3
  - name: TCEM
    description: "transfer complete event mode\nThese bits define the transfer granularity\
      \ for the transfer complete and half transfer complete events generation.\n\
      Note: If the initial LLI0 data transfer is null/void (directly programmed by\
      \ the internal register file with GPDMA_CxBR1.BNDT[15:0] = 0), then neither\
      \ the complete transfer event nor the half transfer event is generated.\nNote:\
      \ If the initial LLI0 data transfer is null/void (directly programmed by the\
      \ internal register file with GPDMA_CxBR1.BNDT[15:0] = 0), then neither the\
      \ complete transfer event nor the half transfer event is generated.\nNote: If\
      \ the initial LLI0 data transfer is null/void (i.e. directly programmed by the\
      \ internal register file with GPDMA_CxBR1.BNDT[15:0] =0 ), then the half transfer\
      \ event is not generated, and the transfer complete event is generated when\
      \ is completed the loading of the LLI1."
    bitOffset: 30
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 'at block level (when GPDMA_CxBR1.BNDT[15:0] = 0): the complete
        (and the half) transfer event is generated at the (respectively half of the)
        end of a block.'
      value: 0
    - name: B_0x1
      description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated
        block level (when GPDMA_CxBR1.BRC[10:0] =  0 and GPDMA_CxBR1.BNDT[15:0] =  0),
        the complete (and the half) transfer event is generated at the end (respectively
        half of the end) of the 2D/repeated block.
      value: 1
    - name: B_0x2
      description: 'at LLI level: the complete transfer event is generated at the
        end of the LLI transfer, including the update of the LLI if any. The half
        transfer event is generated at the half of the LLI data transfer (the LLI
        data transfer being a block transfer or a 2D/repeated block transfer for channel
        x = 12 to 15), if any data transfer.'
      value: 2
    - name: B_0x3
      description: 'at channel level: the complete transfer event is generated at
        the end of the last LLI transfer. The half transfer event is generated at
        the half of the data transfer of the last LLI. The last LLI updates the link
        address GPDMA_CxLLR.LA[15:2] to zero and clears all the GPDMA_CxLLR update
        bits (UT1, UT2, UB1, USA, UDA and ULL, plus UT3 and UB2 if present). If the
        channel transfer is continuous/infinite, no event is generated.'
      value: 3
- name: GPDMA_C4BR1
  displayName: GPDMA_C4BR1
  description: GPDMA channel 4 block register 1
  addressOffset: 664
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: BNDT
    description: "block number of data bytes to transfer from the source\nBlock size\
      \ transferred from the source. When the channel is enabled, this field becomes\
      \ read-only and is decremented, indicating the remaining number of data items\
      \ in the current source block to be transferred. BNDT[15:0] is programmed in\
      \ number of bytes, maximum source block size is 64 Kbytes -1.\nOnce the last\
      \ data transfer is completed (BNDT[15:0] = 0):\n- if GPDMA_CxLLR.UB1 = 1, this\
      \ field is updated by the LLI in the memory.\n- if GPDMA_CxLLR.UB1 = 0 and if\
      \ there is at least one non null Uxx update bit, this field is internally restored\
      \ to the programmed value.\n- if all GPDMA_CxLLR.Uxx = 0 and if GPDMA_CxLLR.LA[15:0]\
      \ = 0, this field is internally restored to the programmed value (infinite/continuous\
      \ last LLI).\n- if GPDMA_CxLLR = 0, this field is kept as zero following the\
      \ last LLI data transfer.\nNote: A non-null source block size must be a multiple\
      \ of the source data width (BNDT[2:0] versus GPDMA_CxTR1.SDW_LOG2[1:0]). Else\
      \ a user setting error is reported and no transfer is issued.\nWhen configured\
      \ in packing mode (GPDMA_CxTR1.PAM[1] = 1 and destination data width different\
      \ from source data width), a non-null source block size must be a multiple of\
      \ the destination data width (BNDT[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]). Else\
      \ a user setting error is reported and no transfer is issued."
    bitOffset: 0
    bitWidth: 16
    access: read-write
- name: GPDMA_C4SAR
  displayName: GPDMA_C4SAR
  description: GPDMA channel 4 source address register
  addressOffset: 668
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SA
    description: "source address\nThis field is the pointer to the address from which\
      \ the next data is read.\nDuring the channel activity, depending on the source\
      \ addressing mode (GPDMA_CxTR1.SINC), this field is kept fixed or incremented\
      \ by the data width (GPDMA_CxTR1.SDW_LOG2[1:0]) after each burst source data,\
      \ reflecting the next address from which data is read.\nDuring the channel activity,\
      \ this address is updated after each completed source burst, consequently to:\n\
      the programmed source burst; either in fixed addressing mode or in contiguous-data\
      \ incremented mode. If contiguously incremented (GPDMA_CxTR1.SINC = 1), then\
      \ the additional address offset value is the programmed burst size, as defined\
      \ by GPDMA_CxTR1.SBL_1[5:0] and GPDMA_CxTR1.SDW_LOG2[21:0]\nthe additional source\
      \ incremented/decremented offset value as programmed by GPDMA_CxBR1.SDEC and\
      \ GPDMA_CxTR3.SAO[12:0]\nonce/if completed source block transfer, for a channel\
      \ x with 2D addressing capability (x = 12 to 15). additional block repeat source\
      \ incremented/decremented offset value as programmed by GPDMA_CxBR1.BRSDEC and\
      \ GPDMA_CxBR2.BRSAO[15:0]\nIn linked-list mode, after a LLI data transfer is\
      \ completed, this register is automatically updated by GPDMA from the memory,\
      \ provided the LLI is set with GPDMA_CxLLR.USA = 1.\nNote: A source address\
      \ must be aligned with the programmed data width of a source burst (SA[2:0]\
      \ versus GPDMA_CxTR1.SDW_LOG2[1:0]). Else, a user setting error is reported\
      \ and no transfer is issued.\nWhen the source block size is not a multiple of\
      \ the source burst size and is a multiple of the source data width, the last\
      \ programmed source burst is not completed and is internally shorten to match\
      \ the block size. In this case, the additional GPDMA_CxTR3.SAO[12:0] is not\
      \ applied."
    bitOffset: 0
    bitWidth: 32
    access: read-write
- name: GPDMA_C4DAR
  displayName: GPDMA_C4DAR
  description: GPDMA channel 4 destination address register
  addressOffset: 672
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: DA
    description: "destination address\nThis field is the pointer to the address from\
      \ which the next data is written.\nDuring the channel activity, depending on\
      \ the destination addressing mode (GPDMA_CxTR1.DINC), this field is kept fixed\
      \ or incremented by the data width (GPDMA_CxTR1.DDW_LOG2[21:0]) after each burst\
      \ destination data, reflecting the next address from which data is written.\n\
      During the channel activity, this address is updated after each completed destination\
      \ burst, consequently to:\nthe programmed destination burst; either in fixed\
      \ addressing mode or in contiguous-data incremented mode. If contiguously incremented\
      \ (GPDMA_CxTR1.DINC = 1), then the additional address offset value is the programmed\
      \ burst size, as defined by GPDMA_CxTR1.DBL_1[5:0] and GPDMA_CxTR1.DDW_LOG2[1:0]\n\
      the additional destination incremented/decremented offset value as programmed\
      \ by GPDMA_CxBR1.DDEC and GPDMA_CxTR3.DAO[12:0]\nonce/if completed destination\
      \ block transfer, for a channel x with 2D addressing capability (x = 12 to 15),\
      \ the additional block repeat destination incremented/decremented offset value\
      \ as programmed by GPDMA_CxBR1.BRDDEC and GPDMA_CxBR2.BRDAO[15:0]\nIn linked-list\
      \ mode, after a LLI data transfer is completed, this register is automatically\
      \ updated by the GPDMA from the memory, provided the LLI is set with GPDMA_CxLLR.UDA\
      \ = 1.\nNote: A destination address must be aligned with the programmed data\
      \ width of a destination burst (DA[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]). Else,\
      \ a user setting error is reported and no transfer is issued."
    bitOffset: 0
    bitWidth: 32
    access: read-write
- name: GPDMA_C4LLR
  displayName: GPDMA_C4LLR
  description: GPDMA channel 4 linked-list address register
  addressOffset: 716
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: LA
    description: "pointer (16-bit low-significant address) to the next linked-list\
      \ data structure\nIf UT1 = UT2 = UB1 = USA = UDA = ULL = 0 and if LA[15:20]\
      \ = 0, the current LLI is the last one. The channel transfer is completed without\
      \ any update of the linked-list GPDMA register file.\nElse, this field is the\
      \ pointer to the memory address offset from which the next linked-list data\
      \ structure is automatically fetched from, once the data transfer is completed,\
      \ in order to conditionally update the linked-list GPDMA internal register file\
      \ (GPDMA_CxCTR1, GPDMA_CxTR2, GPDMA_CxBR1, GPDMA_CxSAR, GPDMA_CxDAR and GPDMA_CxLLR).\n\
      Note: The user must program the pointer to be 32-bit aligned. The two low-significant\
      \ bits are write ignored."
    bitOffset: 2
    bitWidth: 14
    access: read-write
  - name: ULL
    description: "Update GPDMA_CxLLR register from memory\nThis bit is used to control\
      \ the update of GPDMA_CxLLR from the memory during the link transfer."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no GPDMA_CxLLR update
      value: 0
    - name: B_0x1
      description: GPDMA_CxLLR update
      value: 1
  - name: UDA
    description: "Update GPDMA_CxDAR register from memory\nThis bit is used to control\
      \ the update of GPDMA_CxDAR from the memory during the link transfer."
    bitOffset: 27
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no GPDMA_CxDAR update
      value: 0
    - name: B_0x1
      description: GPDMA_CxDAR update
      value: 1
  - name: USA
    description: "update GPDMA_CxSAR from memory\nThis bit controls the update of\
      \ GPDMA_CxSAR from the memory during the link transfer."
    bitOffset: 28
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no GPDMA_CxSAR update
      value: 0
    - name: B_0x1
      description: GPDMA_CxSAR update
      value: 1
  - name: UB1
    description: "Update GPDMA_CxBR1 from memory\nThis bit controls the update of\
      \ GPDMA_CxBR1 from the memory during the link transfer. If UB1 = 0 and if GPDMA_CxLLR\
      \ different  0, the linked-list is not completed. GPDMA_CxBR1.BNDT[15:0] is\
      \ then restored to the programmed value after data transfer is completed and\
      \ before the link transfer."
    bitOffset: 29
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no GPDMA_CxBR1 update from memory (GPDMA_CxBR1.BNDT[15:0] restored
        if any link transfer)
      value: 0
    - name: B_0x1
      description: GPDMA_CxBR1 update
      value: 1
  - name: UT2
    description: "Update GPDMA_CxTR2 from memory\nThis bit controls the update of\
      \ GPDMA_CxTR2 from the memory during the link transfer."
    bitOffset: 30
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no GPDMA_CxTR2 update
      value: 0
    - name: B_0x1
      description: GPDMA_CxTR2 update
      value: 1
  - name: UT1
    description: "Update GPDMA_CxTR1 from memory\nThis bit controls the update of\
      \ GPDMA_CxTR1 from the memory during the link transfer."
    bitOffset: 31
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no GPDMA_CxTR1 update
      value: 0
    - name: B_0x1
      description: GPDMA_CxTR1 update
      value: 1
- name: GPDMA_C5LBAR
  displayName: GPDMA_C5LBAR
  description: GPDMA channel 5 linked-list base address register
  addressOffset: 720
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: LBA
    description: linked-list base address of GPDMA channel x
    bitOffset: 16
    bitWidth: 16
    access: read-write
- name: GPDMA_C5FCR
  displayName: GPDMA_C5FCR
  description: GPDMA channel 5 flag clear register
  addressOffset: 732
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: TCF
    description: transfer complete flag clear
    bitOffset: 8
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: corresponding TCF flag cleared
      value: 1
  - name: HTF
    description: half transfer flag clear
    bitOffset: 9
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: corresponding HTF flag cleared
      value: 1
  - name: DTEF
    description: data transfer error flag clear
    bitOffset: 10
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: corresponding DTEF flag cleared
      value: 1
  - name: ULEF
    description: update link transfer error flag clear
    bitOffset: 11
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: corresponding ULEF flag cleared
      value: 1
  - name: USEF
    description: user setting error flag clear
    bitOffset: 12
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: corresponding USEF flag cleared
      value: 1
  - name: SUSPF
    description: completed suspension flag clear
    bitOffset: 13
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: corresponding SUSPF flag cleared
      value: 1
  - name: TOF
    description: trigger overrun flag clear
    bitOffset: 14
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: corresponding TOF flag cleared
      value: 1
- name: GPDMA_C5SR
  displayName: GPDMA_C5SR
  description: GPDMA channel 5 status register
  addressOffset: 736
  size: 32
  resetValue: 1
  resetMask: 4294967295
  fields:
  - name: IDLEF
    description: "idle flag\nThis idle flag is de-asserted by hardware when the channel\
      \ is enabled (GPDMA_CxCR.EN = 1) with a valid channel configuration (no USEF\
      \ to be immediately reported).\nThis idle flag is asserted after hard reset\
      \ or by hardware when the channel is back in idle state (in suspended or disabled\
      \ state)."
    bitOffset: 0
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: channel not in idle state
      value: 0
    - name: B_0x1
      description: channel in idle state
      value: 1
  - name: TCF
    description: "transfer complete flag\nA transfer complete event is either a block\
      \ transfer complete, a 2D/repeated block transfer complete, a LLI transfer complete\
      \ including the upload of the next LLI if any, or the full linked-list completion,\
      \ depending on the transfer complete event mode (GPDMA_CxTR2.TCEM[1:0])."
    bitOffset: 8
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no transfer complete event
      value: 0
    - name: B_0x1
      description: a transfer complete event occurred
      value: 1
  - name: HTF
    description: "half transfer flag\nA half transfer event is either a half block\
      \ transfer or a half 2D/repeated block transfer, depending on the transfer complete\
      \ event mode (GPDMA_CxTR2.TCEM[1:0]).\nA half block transfer occurs when half\
      \ of the bytes of the source block size (rounded up integer of GPDMA_CxBR1.BNDT[15:0]/2)\
      \ has been transferred to the destination.\nA half 2D/repeated block transfer\
      \ occurs when half of the repeated blocks (rounded up integer of (GPDMA_CxBR1.BRC[10:0]+1)/2))\
      \ has been transferred to the destination."
    bitOffset: 9
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no half transfer event
      value: 0
    - name: B_0x1
      description: a half transfer event occurred
      value: 1
  - name: DTEF
    description: data transfer error flag
    bitOffset: 10
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no data transfer error event
      value: 0
    - name: B_0x1
      description: a master bus error event occurred on a data transfer
      value: 1
  - name: ULEF
    description: update link transfer error flag
    bitOffset: 11
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no update link transfer error event
      value: 0
    - name: B_0x1
      description: a master bus error event occurred while updating a linked-list
        register from memory
      value: 1
  - name: USEF
    description: user setting error flag
    bitOffset: 12
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no user setting error event
      value: 0
    - name: B_0x1
      description: a user setting error event occurred
      value: 1
  - name: SUSPF
    description: completed suspension flag
    bitOffset: 13
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no completed suspension event
      value: 0
    - name: B_0x1
      description: a completed suspension event occurred
      value: 1
  - name: TOF
    description: trigger overrun flag
    bitOffset: 14
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no trigger overrun event
      value: 0
    - name: B_0x1
      description: a trigger overrun event occurred
      value: 1
  - name: FIFOL
    description: "monitored FIFO level\nNumber of available write beats in the FIFO,\
      \ in units of the programmed destination data width (see GPDMA_CxTR1.DDW_LOG2[1:0],\
      \ in units of bytes, half-words, or words).\nNote: After having suspended an\
      \ active transfer, the user may need to read FIFOL[7:0], additionally to GPDMA_CxBR1.BDNT[15:0]\
      \ and GPDMA_CxBR1.BRC[10:0], to know how many data have been transferred to\
      \ the destination. Before reading, the user may wait for the transfer to be\
      \ suspended (GPDMA_CxSR.SUSPF = 1)."
    bitOffset: 16
    bitWidth: 8
    access: read-only
- name: GPDMA_C5CR
  displayName: GPDMA_C5CR
  description: GPDMA channel 5 control register
  addressOffset: 740
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: EN
    description: "enable\nWriting 1 into the field RESET (bit 1) causes the hardware\
      \ to de-assert this bit, whatever is written into this bit 0. Else:\nthis bit\
      \ is de-asserted by hardware when there is a transfer error (master bus error\
      \ or user setting error) or when there is a channel transfer complete (channel\
      \ ready to be configured, e.g. if LSM=1 at the end of a single execution of\
      \ the LLI).\nElse, this bit can be asserted by software.\nWriting 0 into this\
      \ EN bit is ignored."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 'write: ignored, read: channel disabled'
      value: 0
    - name: B_0x1
      description: 'write: enable channel, read: channel enabled'
      value: 1
  - name: RESET
    description: "reset\nThis bit is write only. Writing 0 has no impact. Writing\
      \ 1 implies the reset of the following: the FIFO, the channel internal state,\
      \ SUSP and EN bits (whatever is written receptively in bit 2 and bit 0).\nThe\
      \ reset is effective when the channel is in steady state, meaning one of the\
      \ following:\n- active channel in suspended state (GPDMA_CxSR.SUSPF = 1 and\
      \ GPDMA_CxSR.IDLEF = GPDMA_CxCR.EN = 1)\n- channel in disabled state (GPDMA_CxSR.IDLEF\
      \ = 1 and GPDMA_CxCR.EN = 0).\nAfter writing a RESET, to continue using this\
      \ channel, the user must explicitly reconfigure the channel including the hardware-modified\
      \ configuration registers (GPDMA_CxBR1, GPDMA_CxSAR and GPDMA_CxDAR) before\
      \ enabling again the channel (see the programming sequence in )."
    bitOffset: 1
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no channel reset
      value: 0
    - name: B_0x1
      description: channel reset
      value: 1
  - name: SUSP
    description: "suspend\nWriting 1 into the field RESET (bit 1) causes the hardware\
      \ to de-assert this bit, whatever is written into this bit 2. Else:\nSoftware\
      \ must write 1 in order to suspend an active channel i.e. a channel with an\
      \ ongoing GPDMA transfer over its master ports.\nThe software must write 0 in\
      \ order to resume a suspended channel, following the programming sequence detailed\
      \ in ."
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 'write: resume channel, read: channel not suspended'
      value: 0
    - name: B_0x1
      description: 'write: suspend channel, read: channel suspended.'
      value: 1
  - name: TCIE
    description: transfer complete interrupt enable
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: HTIE
    description: half transfer complete interrupt enable
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: DTEIE
    description: data transfer error interrupt enable
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: ULEIE
    description: update link transfer error interrupt enable
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: USEIE
    description: user setting error interrupt enable
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: SUSPIE
    description: completed suspension interrupt enable
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: TOIE
    description: trigger overrun interrupt enable
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: LSM
    description: "Link step mode\nFirst the (possible 1D/repeated) block transfer\
      \ is executed as defined by the current internal register file until GPDMA_CxBR1.BNDT[15:0]\
      \ = 0 and GPDMA_CxBR1.BRC[10:0] = 0 if present. Secondly the next linked-list\
      \ data structure is conditionally uploaded from memory as defined by GPDMA_CxLLR.\
      \ Then channel execution is completed.\nNote: This bit must be written when\
      \ EN=0. This bit is read-only when EN=1."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: channel executed for the full linked-list and completed at the
        end of the last LLI (GPDMA_CxLLR = 0). The 16 low-significant bits of the
        link address are null (LA[15:0] = 0) and all the update bits are null (UT1
        =UB1 = UT2 = USA = UDA = ULL = 0 and UT3 = UB2 = 0 if present). Then GPDMA_CxBR1.BNDT[15:0]
        = 0 and GPDMA_CxBR1.BRC[10:0] = 0 if present.
      value: 0
    - name: B_0x1
      description: channel executed once for the current LLI
      value: 1
  - name: LAP
    description: "linked-list allocated port\nThis bit is used to allocate the master\
      \ port for the update of the GPDMA linked-list registers from the memory.\n\
      Note: This bit must be written when EN=0. This bit is read-only when EN=1."
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: port 0 (AHB) allocated
      value: 0
    - name: B_0x1
      description: port 1 (AHB) allocated
      value: 1
  - name: PRIO
    description: "priority level of the channel x GPDMA transfer versus others\nNote:\
      \ This bit must be written when EN = 0. This bit is read-only when EN = 1."
    bitOffset: 22
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: low priority, low weight
      value: 0
    - name: B_0x1
      description: low priority, mid weight
      value: 1
    - name: B_0x2
      description: low priority, high weight
      value: 2
    - name: B_0x3
      description: high priority
      value: 3
- name: GPDMA_C5TR1
  displayName: GPDMA_C5TR1
  description: GPDMA channel 5 transfer register 1
  addressOffset: 784
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SDW_LOG2
    description: "binary logarithm of the source data width of a burst in bytes\n\
      Note: Setting a 8-byte data width causes a user setting error to be reported\
      \ and no transfer is issued.\nA source block size must be a multiple of the\
      \ source data width (GPDMA_CxBR1.BNDT[2:0] versus SDW_LOG2[1:0]). Otherwise,\
      \ a user setting error is reported and no transfer is issued.\nA source burst\
      \ transfer must have an aligned address with its data width (start address GPDMA_CxSAR[2:0]\
      \ versus SDW_LOG2[1:0]). Otherwise, a user setting error is reported and none\
      \ transfer is issued."
    bitOffset: 0
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: byte
      value: 0
    - name: B_0x1
      description: half-word (2 bytes)
      value: 1
    - name: B_0x2
      description: word (4 bytes)
      value: 2
    - name: B_0x3
      description: user setting error reported and no transfer issued
      value: 3
  - name: SINC
    description: "source incrementing burst\nThe source address, pointed by GPDMA_CxSAR,\
      \ is kept constant after a burst beat/single transfer or is incremented by the\
      \ offset value corresponding to a contiguous data after a burst beat/single\
      \ transfer."
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: fixed burst
      value: 0
    - name: B_0x1
      description: contiguously incremented burst
      value: 1
  - name: SBL_1
    description: "source burst length minus 1, between 0 and 63\nThe burst length\
      \ unit is one data named beat within a burst. If SBL_1[5:0] =0 , the burst can\
      \ be named as single. Each data/beat has a width defined by the destination\
      \ data width SDW_LOG2[1:0].\nNote: If a burst transfer crossed a 1-Kbyte address\
      \ boundary on a AHB transfer, the GPDMA modifies and shortens the programmed\
      \ burst into singles or bursts of lower length, to be compliant with the AHB\
      \ protocol.\nIf a burst transfer is of length greater than the FIFO size of\
      \ the channel x, the GPDMA modifies and shortens the programmed burst into singles\
      \ or bursts of lower length, to be compliant with the FIFO size. Transfer performance\
      \ is lower, with GPDMA re-arbitration between effective and lower singles/bursts,\
      \ but the data integrity is guaranteed."
    bitOffset: 4
    bitWidth: 6
    access: read-write
  - name: PAM
    description: "padding/alignment mode\nIf DDW_LOG2[1:0] = SDW_LOG2[1:0]: if the\
      \ data width of a burst destination transfer is equal to the data width of a\
      \ burst source transfer, these bits are ignored.\nElse, in the following enumerated\
      \ values, the condition PAM_1 is when destination data width is higher that\
      \ source data width, and the condition PAM_2 is when destination data width\
      \ is higher than source data width.\n1x: successive source data are FIFO queued\
      \ and packed at the destination data width, in a left (LSB) to right (MSB) order\
      \ (named little endian), before a destination transfer\n1x: source data is FIFO\
      \ queued and unpacked at the destination data width, to be transferred in a\
      \ left (LSB) to right (MSB) order (named little endian) to the destination\n\
      Note: If the transfer from the source peripheral is configured with peripheral\
      \ flow-control mode (SWREQ = 0 and PFREQ = 1 and DREQ = 0), and if the destination\
      \ data width   the source data width, packing is not supported."
    bitOffset: 11
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0_PAM_1
      description: source data is transferred as right aligned, padded with 0s up
        to the destination data width
      value: 0
    - name: B_0x1_PAM_1
      description: source data is transferred as right aligned, sign extended up to
        the destination data width
      value: 1
  - name: SBX
    description: "source byte exchange within the unaligned half-word of each source\
      \ word\nIf the source data width is shorter than a word, this bit is ignored.\n\
      If the source data width is a word:"
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no byte-based exchange within the unaligned half-word of each source
        word
      value: 0
    - name: B_0x1
      description: the two consecutive bytes within the unaligned half-word of each
        source word are exchanged.
      value: 1
  - name: SAP
    description: "source allocated port\nThis bit is used to allocate the master port\
      \ for the source transfer\nNote: This bit must be written when EN = 0. This\
      \ bit is read-only when EN = 1."
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: port 0 (AHB) allocated
      value: 0
    - name: B_0x1
      description: port 1 (AHB) allocated
      value: 1
  - name: SSEC
    description: "security attribute of the GPDMA transfer from the source\nIf GPDMA_SECCFGR.SECx\
      \ = 1 and the access is secure:\nThis is a secure register bit. This bit can\
      \ only be read by a secure software. This bit must be written by a secure software\
      \ when GPDMA_SECCFGR.SECx =1 . A secure write is ignored when GPDMA_SECCFGR.SECx\
      \ = 0.\nWhen GPDMA_SECCFGR.SECx is de-asserted, this SSEC bit is also de-asserted\
      \ by hardware (on a secure reconfiguration of the channel as non-secure), and\
      \ the GPDMA transfer from the source is non-secure."
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: GPDMA transfer non-secure
      value: 0
    - name: B_0x1
      description: GPDMA transfer secure
      value: 1
  - name: DDW_LOG2
    description: "binary logarithm of the destination data width of a burst, in bytes\n\
      Note: Setting a 8-byte data width causes a user setting error to be reported\
      \ and none transfer is issued.\nA destination burst transfer must have an aligned\
      \ address with its data width (start address GPDMA_CxDAR[2:0] and address offset\
      \ GPDMA_CxTR3.DAO[2:0], versus DDW_LOG2[1:0]). Otherwise a user setting error\
      \ is reported and no transfer is issued."
    bitOffset: 16
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: byte
      value: 0
    - name: B_0x1
      description: half-word (2 bytes)
      value: 1
    - name: B_0x2
      description: word (4 bytes)
      value: 2
    - name: B_0x3
      description: user setting error reported and no transfer issued
      value: 3
  - name: DINC
    description: "destination incrementing burst\nThe destination address, pointed\
      \ by GPDMA_CxDAR, is kept constant after a burst beat/single transfer, or is\
      \ incremented by the offset value corresponding to a contiguous data after a\
      \ burst beat/single transfer."
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: fixed burst
      value: 0
    - name: B_0x1
      description: contiguously incremented burst
      value: 1
  - name: DBL_1
    description: "destination burst length minus 1, between 0 and 63\nThe burst length\
      \ unit is one data named beat within a burst. If DBL_1[5:0] =0 , the burst can\
      \ be named as single. Each data/beat has a width defined by the destination\
      \ data width DDW_LOG2[1:0].\nNote: If a burst transfer crossed a 1-Kbyte address\
      \ boundary on a AHB transfer, the GPDMA modifies and shortens the programmed\
      \ burst into singles or bursts of lower length, to be compliant with the AHB\
      \ protocol.\nIf a burst transfer is of length greater than the FIFO size of\
      \ the channel x, the GPDMA modifies and shortens the programmed burst into singles\
      \ or bursts of lower length, to be compliant with the FIFO size. Transfer performance\
      \ is lower, with GPDMA re-arbitration between effective and lower singles/bursts,\
      \ but the data integrity is guaranteed."
    bitOffset: 20
    bitWidth: 6
    access: read-write
  - name: DBX
    description: "destination byte exchange\nIf the destination data size is a byte,\
      \ this bit is ignored.\nIf the destination data size is not a byte:"
    bitOffset: 26
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no byte-based exchange within half-word
      value: 0
    - name: B_0x1
      description: the two consecutive (post PAM) bytes are exchanged in each destination
        half-word.
      value: 1
  - name: DHX
    description: "destination half-word exchange\nIf the destination data size is\
      \ shorter than a word, this bit is ignored.\nIf the destination data size is\
      \ a word:"
    bitOffset: 27
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no halfword-based exchanged within word
      value: 0
    - name: B_0x1
      description: the two consecutive (post PAM) half-words are exchanged in each
        destination word.
      value: 1
  - name: DAP
    description: "destination allocated port\nThis bit is used to allocate the master\
      \ port for the destination transfer\nNote: This bit must be written when EN\
      \ = 0. This bit is read-only when EN = 1."
    bitOffset: 30
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: port 0 (AHB) allocated
      value: 0
    - name: B_0x1
      description: port 1 (AHB) allocated
      value: 1
  - name: DSEC
    description: "security attribute of the GPDMA transfer to the destination\nIf\
      \ GPDMA_SECCFGR.SECx = 1 and the access is secure:\nThis is a secure register\
      \ bit. This bit can only be read by a secure software. This bit must be written\
      \ by a secure software when GPDMA_SECCFGR.SECx = 1. A secure write is ignored\
      \ when GPDMA_SECCFGR.SECx = 0.\nWhen GPDMA_SECCFGR.SECx is de-asserted, this\
      \ DSEC bit is also de-asserted by hardware (on a secure reconfiguration of the\
      \ channel as non-secure), and the GPDMA transfer to the destination is non-secure."
    bitOffset: 31
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: GPDMA transfer non-secure
      value: 0
    - name: B_0x1
      description: GPDMA transfer secure
      value: 1
- name: GPDMA_C5TR2
  displayName: GPDMA_C5TR2
  description: GPDMA channel 5 transfer register 2
  addressOffset: 788
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: REQSEL
    description: "GPDMA hardware request selection\nThese bits are ignored if channel\
      \ x is activated (GPDMA_CxCR.EN asserted) with SWREQ = 1 (software request for\
      \ a memory-to-memory transfer). Else, the selected hardware request is internally\
      \ taken into account as per .\nThe user must not assign a same input hardware\
      \ request (same REQSEL[7:0] value) to different active GPDMA channels (GPDMA_CxCR.EN\
      \ = 1 and GPDMA_CxTR2.SWREQ = 0 for these channels). GPDMA is not intended to\
      \ hardware support the case of simultaneous enabled channels incorrectly configured\
      \ with a same hardware peripheral request signal, and there is no user setting\
      \ error reporting."
    bitOffset: 0
    bitWidth: 8
    access: read-write
  - name: SWREQ
    description: "software request\nThis bit is internally taken into account when\
      \ GPDMA_CxCR.EN is asserted."
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no software request. The selected hardware request REQSEL[6:0]
        is taken into account.
      value: 0
    - name: B_0x1
      description: software request for a memory-to-memory transfer. The default selected
        hardware request as per REQSEL[6:0] is ignored.
      value: 1
  - name: DREQ
    description: "destination hardware request\nThis bit is ignored if channel x is\
      \ activated (GPDMA_CxCR.EN asserted) with SWREQ = 1 (software request for a\
      \ memory-to-memory transfer). Else:\nNote: If the channel x is activated (GPDMA_CxCR.EN\
      \ is asserted) with SWREQ = 0 and PFREQ = 1 (peripheral hardware request with\
      \ peripheral flow-control mode), any software assertion to this DREQ bit is\
      \ ignored: in peripheral flow-control mode, only a peripheral-to-memory transfer\
      \ is supported."
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: selected hardware request driven by a source peripheral (request
        signal taken into account by the GPDMA transfer scheduler over the source/read
        port)
      value: 0
    - name: B_0x1
      description: selected hardware request driven by a destination peripheral (request
        signal taken into account by the GPDMA transfer scheduler over the destination/write
        port)
      value: 1
  - name: BREQ
    description: "Block hardware request\nIf the channel x is activated (GPDMA_CxCR.EN\
      \ asserted) with SWREQ = 1 (software request for a memory-to-memory transfer),\
      \ this bit is ignored. Else:"
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: the selected hardware request is driven by a peripheral with a
        hardware request/acknowledge protocol at a burst level.
      value: 0
    - name: B_0x1
      description: the selected hardware request is driven by a peripheral with a
        hardware request/acknowledge protocol at a block level (see ).
      value: 1
  - name: PFREQ
    description: "Hardware request in peripheral flow control mode\nImportant: If\
      \ a given channel x is not implemented with this feature, this bit is reserved\
      \ and PFREQ is not present (see  for the list of the implemented channels with\
      \ this feature.\nIf the channel x is activated (GPDMA_CxCR.EN asserted) with\
      \ SWREQ = 1 (software request for a memory-to-memory transfer), this bit is\
      \ ignored. Else:\nNote: In peripheral flow control mode, there are the following\
      \ restrictions:\n- no 2D/repeated block support (GPDMA_CxBR1.BRC[10:0] must\
      \ be set to 0 if present)\n- the peripheral must be set as the source of the\
      \ transfer (DREQ = 0).\n- data packing to a wider destination width is not supported\
      \ (if destination width   source data width, GPDMA_CxTR1.PAM[1] must be set\
      \ to 0).\n- GPDMA_CxBR1.BNDT[15:0] must be programmed as a multiple of the source\
      \ (peripheral) burst size."
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: the selected hardware request is driven by a peripheral with a
        hardware request/acknowledge protocol in GPDMA control mode. The GPDMA is
        programmed with GPDMA_CxCTR1.BNDT[15:0] and this is internally used by the
        hardware for the block transfer completion.
      value: 0
    - name: B_0x1
      description: the selected hardware request is driven by a peripheral with a
        hardware request/acknowledge protocol in peripheral control mode. The GPDMA
        block transfer can be early completed by the peripheral itself (see  for more
        details).
      value: 1
  - name: TRIGM
    description: "trigger mode\nThese bits define the transfer granularity for its\
      \ conditioning by the trigger."
    bitOffset: 14
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 'at block level: the first burst read of each block transfer is
        conditioned by one hit trigger (channel x = 12 to 15, for each block if a
        2D/repeated block is configured with GPDMA_CxBR1.BRC[10:0] different  0).'
      value: 0
    - name: B_0x1
      description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated
        block level, the
      value: 1
    - name: B_0x2
      description: 'at link level: a LLI link transfer is conditioned by one hit trigger.
        The LLI data transfer (if any) is not conditioned.'
      value: 2
    - name: B_0x3
      description: 'at programmed burst level: If SWREQ = 1, each programmed burst
        read is conditioned by one hit trigger. If SWREQ = 0, each programmed burst
        that is requested by the selected peripheral, is conditioned by one hit trigger.'
      value: 3
  - name: TRIGSEL
    description: "trigger event input selection\nThese bits select the trigger event\
      \ input of the GPDMA transfer (as per ), with an active trigger event if TRIGPOL[1:0]\
      \ different  00."
    bitOffset: 16
    bitWidth: 6
    access: read-write
  - name: TRIGPOL
    description: "trigger event polarity\nThese bits define the polarity of the selected\
      \ trigger event input defined by TRIGSEL[5:0]."
    bitOffset: 24
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no trigger (masked trigger event)
      value: 0
    - name: B_0x1
      description: trigger on the rising edge
      value: 1
    - name: B_0x2
      description: trigger on the falling edge
      value: 2
    - name: B_0x3
      description: same as 00
      value: 3
  - name: TCEM
    description: "transfer complete event mode\nThese bits define the transfer granularity\
      \ for the transfer complete and half transfer complete events generation.\n\
      Note: If the initial LLI0 data transfer is null/void (directly programmed by\
      \ the internal register file with GPDMA_CxBR1.BNDT[15:0] = 0), then neither\
      \ the complete transfer event nor the half transfer event is generated.\nNote:\
      \ If the initial LLI0 data transfer is null/void (directly programmed by the\
      \ internal register file with GPDMA_CxBR1.BNDT[15:0] = 0), then neither the\
      \ complete transfer event nor the half transfer event is generated.\nNote: If\
      \ the initial LLI0 data transfer is null/void (i.e. directly programmed by the\
      \ internal register file with GPDMA_CxBR1.BNDT[15:0] =0 ), then the half transfer\
      \ event is not generated, and the transfer complete event is generated when\
      \ is completed the loading of the LLI1."
    bitOffset: 30
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 'at block level (when GPDMA_CxBR1.BNDT[15:0] = 0): the complete
        (and the half) transfer event is generated at the (respectively half of the)
        end of a block.'
      value: 0
    - name: B_0x1
      description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated
        block level (when GPDMA_CxBR1.BRC[10:0] =  0 and GPDMA_CxBR1.BNDT[15:0] =  0),
        the complete (and the half) transfer event is generated at the end (respectively
        half of the end) of the 2D/repeated block.
      value: 1
    - name: B_0x2
      description: 'at LLI level: the complete transfer event is generated at the
        end of the LLI transfer, including the update of the LLI if any. The half
        transfer event is generated at the half of the LLI data transfer (the LLI
        data transfer being a block transfer or a 2D/repeated block transfer for channel
        x = 12 to 15), if any data transfer.'
      value: 2
    - name: B_0x3
      description: 'at channel level: the complete transfer event is generated at
        the end of the last LLI transfer. The half transfer event is generated at
        the half of the data transfer of the last LLI. The last LLI updates the link
        address GPDMA_CxLLR.LA[15:2] to zero and clears all the GPDMA_CxLLR update
        bits (UT1, UT2, UB1, USA, UDA and ULL, plus UT3 and UB2 if present). If the
        channel transfer is continuous/infinite, no event is generated.'
      value: 3
- name: GPDMA_C5BR1
  displayName: GPDMA_C5BR1
  description: GPDMA channel 5 block register 1
  addressOffset: 792
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: BNDT
    description: "block number of data bytes to transfer from the source\nBlock size\
      \ transferred from the source. When the channel is enabled, this field becomes\
      \ read-only and is decremented, indicating the remaining number of data items\
      \ in the current source block to be transferred. BNDT[15:0] is programmed in\
      \ number of bytes, maximum source block size is 64 Kbytes -1.\nOnce the last\
      \ data transfer is completed (BNDT[15:0] = 0):\n- if GPDMA_CxLLR.UB1 = 1, this\
      \ field is updated by the LLI in the memory.\n- if GPDMA_CxLLR.UB1 = 0 and if\
      \ there is at least one non null Uxx update bit, this field is internally restored\
      \ to the programmed value.\n- if all GPDMA_CxLLR.Uxx = 0 and if GPDMA_CxLLR.LA[15:0]\
      \ = 0, this field is internally restored to the programmed value (infinite/continuous\
      \ last LLI).\n- if GPDMA_CxLLR = 0, this field is kept as zero following the\
      \ last LLI data transfer.\nNote: A non-null source block size must be a multiple\
      \ of the source data width (BNDT[2:0] versus GPDMA_CxTR1.SDW_LOG2[1:0]). Else\
      \ a user setting error is reported and no transfer is issued.\nWhen configured\
      \ in packing mode (GPDMA_CxTR1.PAM[1] = 1 and destination data width different\
      \ from source data width), a non-null source block size must be a multiple of\
      \ the destination data width (BNDT[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]). Else\
      \ a user setting error is reported and no transfer is issued."
    bitOffset: 0
    bitWidth: 16
    access: read-write
- name: GPDMA_C5SAR
  displayName: GPDMA_C5SAR
  description: GPDMA channel 5 source address register
  addressOffset: 796
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SA
    description: "source address\nThis field is the pointer to the address from which\
      \ the next data is read.\nDuring the channel activity, depending on the source\
      \ addressing mode (GPDMA_CxTR1.SINC), this field is kept fixed or incremented\
      \ by the data width (GPDMA_CxTR1.SDW_LOG2[1:0]) after each burst source data,\
      \ reflecting the next address from which data is read.\nDuring the channel activity,\
      \ this address is updated after each completed source burst, consequently to:\n\
      the programmed source burst; either in fixed addressing mode or in contiguous-data\
      \ incremented mode. If contiguously incremented (GPDMA_CxTR1.SINC = 1), then\
      \ the additional address offset value is the programmed burst size, as defined\
      \ by GPDMA_CxTR1.SBL_1[5:0] and GPDMA_CxTR1.SDW_LOG2[21:0]\nthe additional source\
      \ incremented/decremented offset value as programmed by GPDMA_CxBR1.SDEC and\
      \ GPDMA_CxTR3.SAO[12:0]\nonce/if completed source block transfer, for a channel\
      \ x with 2D addressing capability (x = 12 to 15). additional block repeat source\
      \ incremented/decremented offset value as programmed by GPDMA_CxBR1.BRSDEC and\
      \ GPDMA_CxBR2.BRSAO[15:0]\nIn linked-list mode, after a LLI data transfer is\
      \ completed, this register is automatically updated by GPDMA from the memory,\
      \ provided the LLI is set with GPDMA_CxLLR.USA = 1.\nNote: A source address\
      \ must be aligned with the programmed data width of a source burst (SA[2:0]\
      \ versus GPDMA_CxTR1.SDW_LOG2[1:0]). Else, a user setting error is reported\
      \ and no transfer is issued.\nWhen the source block size is not a multiple of\
      \ the source burst size and is a multiple of the source data width, the last\
      \ programmed source burst is not completed and is internally shorten to match\
      \ the block size. In this case, the additional GPDMA_CxTR3.SAO[12:0] is not\
      \ applied."
    bitOffset: 0
    bitWidth: 32
    access: read-write
- name: GPDMA_C5DAR
  displayName: GPDMA_C5DAR
  description: GPDMA channel 5 destination address register
  addressOffset: 800
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: DA
    description: "destination address\nThis field is the pointer to the address from\
      \ which the next data is written.\nDuring the channel activity, depending on\
      \ the destination addressing mode (GPDMA_CxTR1.DINC), this field is kept fixed\
      \ or incremented by the data width (GPDMA_CxTR1.DDW_LOG2[21:0]) after each burst\
      \ destination data, reflecting the next address from which data is written.\n\
      During the channel activity, this address is updated after each completed destination\
      \ burst, consequently to:\nthe programmed destination burst; either in fixed\
      \ addressing mode or in contiguous-data incremented mode. If contiguously incremented\
      \ (GPDMA_CxTR1.DINC = 1), then the additional address offset value is the programmed\
      \ burst size, as defined by GPDMA_CxTR1.DBL_1[5:0] and GPDMA_CxTR1.DDW_LOG2[1:0]\n\
      the additional destination incremented/decremented offset value as programmed\
      \ by GPDMA_CxBR1.DDEC and GPDMA_CxTR3.DAO[12:0]\nonce/if completed destination\
      \ block transfer, for a channel x with 2D addressing capability (x = 12 to 15),\
      \ the additional block repeat destination incremented/decremented offset value\
      \ as programmed by GPDMA_CxBR1.BRDDEC and GPDMA_CxBR2.BRDAO[15:0]\nIn linked-list\
      \ mode, after a LLI data transfer is completed, this register is automatically\
      \ updated by the GPDMA from the memory, provided the LLI is set with GPDMA_CxLLR.UDA\
      \ = 1.\nNote: A destination address must be aligned with the programmed data\
      \ width of a destination burst (DA[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]). Else,\
      \ a user setting error is reported and no transfer is issued."
    bitOffset: 0
    bitWidth: 32
    access: read-write
- name: GPDMA_C5LLR
  displayName: GPDMA_C5LLR
  description: GPDMA channel 5 linked-list address register
  addressOffset: 844
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: LA
    description: "pointer (16-bit low-significant address) to the next linked-list\
      \ data structure\nIf UT1 = UT2 = UB1 = USA = UDA = ULL = 0 and if LA[15:20]\
      \ = 0, the current LLI is the last one. The channel transfer is completed without\
      \ any update of the linked-list GPDMA register file.\nElse, this field is the\
      \ pointer to the memory address offset from which the next linked-list data\
      \ structure is automatically fetched from, once the data transfer is completed,\
      \ in order to conditionally update the linked-list GPDMA internal register file\
      \ (GPDMA_CxCTR1, GPDMA_CxTR2, GPDMA_CxBR1, GPDMA_CxSAR, GPDMA_CxDAR and GPDMA_CxLLR).\n\
      Note: The user must program the pointer to be 32-bit aligned. The two low-significant\
      \ bits are write ignored."
    bitOffset: 2
    bitWidth: 14
    access: read-write
  - name: ULL
    description: "Update GPDMA_CxLLR register from memory\nThis bit is used to control\
      \ the update of GPDMA_CxLLR from the memory during the link transfer."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no GPDMA_CxLLR update
      value: 0
    - name: B_0x1
      description: GPDMA_CxLLR update
      value: 1
  - name: UDA
    description: "Update GPDMA_CxDAR register from memory\nThis bit is used to control\
      \ the update of GPDMA_CxDAR from the memory during the link transfer."
    bitOffset: 27
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no GPDMA_CxDAR update
      value: 0
    - name: B_0x1
      description: GPDMA_CxDAR update
      value: 1
  - name: USA
    description: "update GPDMA_CxSAR from memory\nThis bit controls the update of\
      \ GPDMA_CxSAR from the memory during the link transfer."
    bitOffset: 28
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no GPDMA_CxSAR update
      value: 0
    - name: B_0x1
      description: GPDMA_CxSAR update
      value: 1
  - name: UB1
    description: "Update GPDMA_CxBR1 from memory\nThis bit controls the update of\
      \ GPDMA_CxBR1 from the memory during the link transfer. If UB1 = 0 and if GPDMA_CxLLR\
      \ different  0, the linked-list is not completed. GPDMA_CxBR1.BNDT[15:0] is\
      \ then restored to the programmed value after data transfer is completed and\
      \ before the link transfer."
    bitOffset: 29
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no GPDMA_CxBR1 update from memory (GPDMA_CxBR1.BNDT[15:0] restored
        if any link transfer)
      value: 0
    - name: B_0x1
      description: GPDMA_CxBR1 update
      value: 1
  - name: UT2
    description: "Update GPDMA_CxTR2 from memory\nThis bit controls the update of\
      \ GPDMA_CxTR2 from the memory during the link transfer."
    bitOffset: 30
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no GPDMA_CxTR2 update
      value: 0
    - name: B_0x1
      description: GPDMA_CxTR2 update
      value: 1
  - name: UT1
    description: "Update GPDMA_CxTR1 from memory\nThis bit controls the update of\
      \ GPDMA_CxTR1 from the memory during the link transfer."
    bitOffset: 31
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no GPDMA_CxTR1 update
      value: 0
    - name: B_0x1
      description: GPDMA_CxTR1 update
      value: 1
- name: GPDMA_C6LBAR
  displayName: GPDMA_C6LBAR
  description: GPDMA channel 6 linked-list base address register
  addressOffset: 848
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: LBA
    description: linked-list base address of GPDMA channel x
    bitOffset: 16
    bitWidth: 16
    access: read-write
- name: GPDMA_C6FCR
  displayName: GPDMA_C6FCR
  description: GPDMA channel 6 flag clear register
  addressOffset: 860
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: TCF
    description: transfer complete flag clear
    bitOffset: 8
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: corresponding TCF flag cleared
      value: 1
  - name: HTF
    description: half transfer flag clear
    bitOffset: 9
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: corresponding HTF flag cleared
      value: 1
  - name: DTEF
    description: data transfer error flag clear
    bitOffset: 10
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: corresponding DTEF flag cleared
      value: 1
  - name: ULEF
    description: update link transfer error flag clear
    bitOffset: 11
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: corresponding ULEF flag cleared
      value: 1
  - name: USEF
    description: user setting error flag clear
    bitOffset: 12
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: corresponding USEF flag cleared
      value: 1
  - name: SUSPF
    description: completed suspension flag clear
    bitOffset: 13
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: corresponding SUSPF flag cleared
      value: 1
  - name: TOF
    description: trigger overrun flag clear
    bitOffset: 14
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: corresponding TOF flag cleared
      value: 1
- name: GPDMA_C6SR
  displayName: GPDMA_C6SR
  description: GPDMA channel 6 status register
  addressOffset: 864
  size: 32
  resetValue: 1
  resetMask: 4294967295
  fields:
  - name: IDLEF
    description: "idle flag\nThis idle flag is de-asserted by hardware when the channel\
      \ is enabled (GPDMA_CxCR.EN = 1) with a valid channel configuration (no USEF\
      \ to be immediately reported).\nThis idle flag is asserted after hard reset\
      \ or by hardware when the channel is back in idle state (in suspended or disabled\
      \ state)."
    bitOffset: 0
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: channel not in idle state
      value: 0
    - name: B_0x1
      description: channel in idle state
      value: 1
  - name: TCF
    description: "transfer complete flag\nA transfer complete event is either a block\
      \ transfer complete, a 2D/repeated block transfer complete, a LLI transfer complete\
      \ including the upload of the next LLI if any, or the full linked-list completion,\
      \ depending on the transfer complete event mode (GPDMA_CxTR2.TCEM[1:0])."
    bitOffset: 8
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no transfer complete event
      value: 0
    - name: B_0x1
      description: a transfer complete event occurred
      value: 1
  - name: HTF
    description: "half transfer flag\nA half transfer event is either a half block\
      \ transfer or a half 2D/repeated block transfer, depending on the transfer complete\
      \ event mode (GPDMA_CxTR2.TCEM[1:0]).\nA half block transfer occurs when half\
      \ of the bytes of the source block size (rounded up integer of GPDMA_CxBR1.BNDT[15:0]/2)\
      \ has been transferred to the destination.\nA half 2D/repeated block transfer\
      \ occurs when half of the repeated blocks (rounded up integer of (GPDMA_CxBR1.BRC[10:0]+1)/2))\
      \ has been transferred to the destination."
    bitOffset: 9
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no half transfer event
      value: 0
    - name: B_0x1
      description: a half transfer event occurred
      value: 1
  - name: DTEF
    description: data transfer error flag
    bitOffset: 10
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no data transfer error event
      value: 0
    - name: B_0x1
      description: a master bus error event occurred on a data transfer
      value: 1
  - name: ULEF
    description: update link transfer error flag
    bitOffset: 11
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no update link transfer error event
      value: 0
    - name: B_0x1
      description: a master bus error event occurred while updating a linked-list
        register from memory
      value: 1
  - name: USEF
    description: user setting error flag
    bitOffset: 12
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no user setting error event
      value: 0
    - name: B_0x1
      description: a user setting error event occurred
      value: 1
  - name: SUSPF
    description: completed suspension flag
    bitOffset: 13
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no completed suspension event
      value: 0
    - name: B_0x1
      description: a completed suspension event occurred
      value: 1
  - name: TOF
    description: trigger overrun flag
    bitOffset: 14
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no trigger overrun event
      value: 0
    - name: B_0x1
      description: a trigger overrun event occurred
      value: 1
  - name: FIFOL
    description: "monitored FIFO level\nNumber of available write beats in the FIFO,\
      \ in units of the programmed destination data width (see GPDMA_CxTR1.DDW_LOG2[1:0],\
      \ in units of bytes, half-words, or words).\nNote: After having suspended an\
      \ active transfer, the user may need to read FIFOL[7:0], additionally to GPDMA_CxBR1.BDNT[15:0]\
      \ and GPDMA_CxBR1.BRC[10:0], to know how many data have been transferred to\
      \ the destination. Before reading, the user may wait for the transfer to be\
      \ suspended (GPDMA_CxSR.SUSPF = 1)."
    bitOffset: 16
    bitWidth: 8
    access: read-only
- name: GPDMA_C6CR
  displayName: GPDMA_C6CR
  description: GPDMA channel 6 control register
  addressOffset: 868
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: EN
    description: "enable\nWriting 1 into the field RESET (bit 1) causes the hardware\
      \ to de-assert this bit, whatever is written into this bit 0. Else:\nthis bit\
      \ is de-asserted by hardware when there is a transfer error (master bus error\
      \ or user setting error) or when there is a channel transfer complete (channel\
      \ ready to be configured, e.g. if LSM=1 at the end of a single execution of\
      \ the LLI).\nElse, this bit can be asserted by software.\nWriting 0 into this\
      \ EN bit is ignored."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 'write: ignored, read: channel disabled'
      value: 0
    - name: B_0x1
      description: 'write: enable channel, read: channel enabled'
      value: 1
  - name: RESET
    description: "reset\nThis bit is write only. Writing 0 has no impact. Writing\
      \ 1 implies the reset of the following: the FIFO, the channel internal state,\
      \ SUSP and EN bits (whatever is written receptively in bit 2 and bit 0).\nThe\
      \ reset is effective when the channel is in steady state, meaning one of the\
      \ following:\n- active channel in suspended state (GPDMA_CxSR.SUSPF = 1 and\
      \ GPDMA_CxSR.IDLEF = GPDMA_CxCR.EN = 1)\n- channel in disabled state (GPDMA_CxSR.IDLEF\
      \ = 1 and GPDMA_CxCR.EN = 0).\nAfter writing a RESET, to continue using this\
      \ channel, the user must explicitly reconfigure the channel including the hardware-modified\
      \ configuration registers (GPDMA_CxBR1, GPDMA_CxSAR and GPDMA_CxDAR) before\
      \ enabling again the channel (see the programming sequence in )."
    bitOffset: 1
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no channel reset
      value: 0
    - name: B_0x1
      description: channel reset
      value: 1
  - name: SUSP
    description: "suspend\nWriting 1 into the field RESET (bit 1) causes the hardware\
      \ to de-assert this bit, whatever is written into this bit 2. Else:\nSoftware\
      \ must write 1 in order to suspend an active channel i.e. a channel with an\
      \ ongoing GPDMA transfer over its master ports.\nThe software must write 0 in\
      \ order to resume a suspended channel, following the programming sequence detailed\
      \ in ."
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 'write: resume channel, read: channel not suspended'
      value: 0
    - name: B_0x1
      description: 'write: suspend channel, read: channel suspended.'
      value: 1
  - name: TCIE
    description: transfer complete interrupt enable
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: HTIE
    description: half transfer complete interrupt enable
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: DTEIE
    description: data transfer error interrupt enable
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: ULEIE
    description: update link transfer error interrupt enable
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: USEIE
    description: user setting error interrupt enable
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: SUSPIE
    description: completed suspension interrupt enable
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: TOIE
    description: trigger overrun interrupt enable
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: LSM
    description: "Link step mode\nFirst the (possible 1D/repeated) block transfer\
      \ is executed as defined by the current internal register file until GPDMA_CxBR1.BNDT[15:0]\
      \ = 0 and GPDMA_CxBR1.BRC[10:0] = 0 if present. Secondly the next linked-list\
      \ data structure is conditionally uploaded from memory as defined by GPDMA_CxLLR.\
      \ Then channel execution is completed.\nNote: This bit must be written when\
      \ EN=0. This bit is read-only when EN=1."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: channel executed for the full linked-list and completed at the
        end of the last LLI (GPDMA_CxLLR = 0). The 16 low-significant bits of the
        link address are null (LA[15:0] = 0) and all the update bits are null (UT1
        =UB1 = UT2 = USA = UDA = ULL = 0 and UT3 = UB2 = 0 if present). Then GPDMA_CxBR1.BNDT[15:0]
        = 0 and GPDMA_CxBR1.BRC[10:0] = 0 if present.
      value: 0
    - name: B_0x1
      description: channel executed once for the current LLI
      value: 1
  - name: LAP
    description: "linked-list allocated port\nThis bit is used to allocate the master\
      \ port for the update of the GPDMA linked-list registers from the memory.\n\
      Note: This bit must be written when EN=0. This bit is read-only when EN=1."
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: port 0 (AHB) allocated
      value: 0
    - name: B_0x1
      description: port 1 (AHB) allocated
      value: 1
  - name: PRIO
    description: "priority level of the channel x GPDMA transfer versus others\nNote:\
      \ This bit must be written when EN = 0. This bit is read-only when EN = 1."
    bitOffset: 22
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: low priority, low weight
      value: 0
    - name: B_0x1
      description: low priority, mid weight
      value: 1
    - name: B_0x2
      description: low priority, high weight
      value: 2
    - name: B_0x3
      description: high priority
      value: 3
- name: GPDMA_C6TR1
  displayName: GPDMA_C6TR1
  description: GPDMA channel 6 transfer register 1
  addressOffset: 912
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SDW_LOG2
    description: "binary logarithm of the source data width of a burst in bytes\n\
      Note: Setting a 8-byte data width causes a user setting error to be reported\
      \ and no transfer is issued.\nA source block size must be a multiple of the\
      \ source data width (GPDMA_CxBR1.BNDT[2:0] versus SDW_LOG2[1:0]). Otherwise,\
      \ a user setting error is reported and no transfer is issued.\nA source burst\
      \ transfer must have an aligned address with its data width (start address GPDMA_CxSAR[2:0]\
      \ versus SDW_LOG2[1:0]). Otherwise, a user setting error is reported and none\
      \ transfer is issued."
    bitOffset: 0
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: byte
      value: 0
    - name: B_0x1
      description: half-word (2 bytes)
      value: 1
    - name: B_0x2
      description: word (4 bytes)
      value: 2
    - name: B_0x3
      description: user setting error reported and no transfer issued
      value: 3
  - name: SINC
    description: "source incrementing burst\nThe source address, pointed by GPDMA_CxSAR,\
      \ is kept constant after a burst beat/single transfer or is incremented by the\
      \ offset value corresponding to a contiguous data after a burst beat/single\
      \ transfer."
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: fixed burst
      value: 0
    - name: B_0x1
      description: contiguously incremented burst
      value: 1
  - name: SBL_1
    description: "source burst length minus 1, between 0 and 63\nThe burst length\
      \ unit is one data named beat within a burst. If SBL_1[5:0] =0 , the burst can\
      \ be named as single. Each data/beat has a width defined by the destination\
      \ data width SDW_LOG2[1:0].\nNote: If a burst transfer crossed a 1-Kbyte address\
      \ boundary on a AHB transfer, the GPDMA modifies and shortens the programmed\
      \ burst into singles or bursts of lower length, to be compliant with the AHB\
      \ protocol.\nIf a burst transfer is of length greater than the FIFO size of\
      \ the channel x, the GPDMA modifies and shortens the programmed burst into singles\
      \ or bursts of lower length, to be compliant with the FIFO size. Transfer performance\
      \ is lower, with GPDMA re-arbitration between effective and lower singles/bursts,\
      \ but the data integrity is guaranteed."
    bitOffset: 4
    bitWidth: 6
    access: read-write
  - name: PAM
    description: "padding/alignment mode\nIf DDW_LOG2[1:0] = SDW_LOG2[1:0]: if the\
      \ data width of a burst destination transfer is equal to the data width of a\
      \ burst source transfer, these bits are ignored.\nElse, in the following enumerated\
      \ values, the condition PAM_1 is when destination data width is higher that\
      \ source data width, and the condition PAM_2 is when destination data width\
      \ is higher than source data width.\n1x: successive source data are FIFO queued\
      \ and packed at the destination data width, in a left (LSB) to right (MSB) order\
      \ (named little endian), before a destination transfer\n1x: source data is FIFO\
      \ queued and unpacked at the destination data width, to be transferred in a\
      \ left (LSB) to right (MSB) order (named little endian) to the destination\n\
      Note: If the transfer from the source peripheral is configured with peripheral\
      \ flow-control mode (SWREQ = 0 and PFREQ = 1 and DREQ = 0), and if the destination\
      \ data width   the source data width, packing is not supported."
    bitOffset: 11
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0_PAM_1
      description: source data is transferred as right aligned, padded with 0s up
        to the destination data width
      value: 0
    - name: B_0x1_PAM_1
      description: source data is transferred as right aligned, sign extended up to
        the destination data width
      value: 1
  - name: SBX
    description: "source byte exchange within the unaligned half-word of each source\
      \ word\nIf the source data width is shorter than a word, this bit is ignored.\n\
      If the source data width is a word:"
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no byte-based exchange within the unaligned half-word of each source
        word
      value: 0
    - name: B_0x1
      description: the two consecutive bytes within the unaligned half-word of each
        source word are exchanged.
      value: 1
  - name: SAP
    description: "source allocated port\nThis bit is used to allocate the master port\
      \ for the source transfer\nNote: This bit must be written when EN = 0. This\
      \ bit is read-only when EN = 1."
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: port 0 (AHB) allocated
      value: 0
    - name: B_0x1
      description: port 1 (AHB) allocated
      value: 1
  - name: SSEC
    description: "security attribute of the GPDMA transfer from the source\nIf GPDMA_SECCFGR.SECx\
      \ = 1 and the access is secure:\nThis is a secure register bit. This bit can\
      \ only be read by a secure software. This bit must be written by a secure software\
      \ when GPDMA_SECCFGR.SECx =1 . A secure write is ignored when GPDMA_SECCFGR.SECx\
      \ = 0.\nWhen GPDMA_SECCFGR.SECx is de-asserted, this SSEC bit is also de-asserted\
      \ by hardware (on a secure reconfiguration of the channel as non-secure), and\
      \ the GPDMA transfer from the source is non-secure."
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: GPDMA transfer non-secure
      value: 0
    - name: B_0x1
      description: GPDMA transfer secure
      value: 1
  - name: DDW_LOG2
    description: "binary logarithm of the destination data width of a burst, in bytes\n\
      Note: Setting a 8-byte data width causes a user setting error to be reported\
      \ and none transfer is issued.\nA destination burst transfer must have an aligned\
      \ address with its data width (start address GPDMA_CxDAR[2:0] and address offset\
      \ GPDMA_CxTR3.DAO[2:0], versus DDW_LOG2[1:0]). Otherwise a user setting error\
      \ is reported and no transfer is issued."
    bitOffset: 16
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: byte
      value: 0
    - name: B_0x1
      description: half-word (2 bytes)
      value: 1
    - name: B_0x2
      description: word (4 bytes)
      value: 2
    - name: B_0x3
      description: user setting error reported and no transfer issued
      value: 3
  - name: DINC
    description: "destination incrementing burst\nThe destination address, pointed\
      \ by GPDMA_CxDAR, is kept constant after a burst beat/single transfer, or is\
      \ incremented by the offset value corresponding to a contiguous data after a\
      \ burst beat/single transfer."
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: fixed burst
      value: 0
    - name: B_0x1
      description: contiguously incremented burst
      value: 1
  - name: DBL_1
    description: "destination burst length minus 1, between 0 and 63\nThe burst length\
      \ unit is one data named beat within a burst. If DBL_1[5:0] =0 , the burst can\
      \ be named as single. Each data/beat has a width defined by the destination\
      \ data width DDW_LOG2[1:0].\nNote: If a burst transfer crossed a 1-Kbyte address\
      \ boundary on a AHB transfer, the GPDMA modifies and shortens the programmed\
      \ burst into singles or bursts of lower length, to be compliant with the AHB\
      \ protocol.\nIf a burst transfer is of length greater than the FIFO size of\
      \ the channel x, the GPDMA modifies and shortens the programmed burst into singles\
      \ or bursts of lower length, to be compliant with the FIFO size. Transfer performance\
      \ is lower, with GPDMA re-arbitration between effective and lower singles/bursts,\
      \ but the data integrity is guaranteed."
    bitOffset: 20
    bitWidth: 6
    access: read-write
  - name: DBX
    description: "destination byte exchange\nIf the destination data size is a byte,\
      \ this bit is ignored.\nIf the destination data size is not a byte:"
    bitOffset: 26
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no byte-based exchange within half-word
      value: 0
    - name: B_0x1
      description: the two consecutive (post PAM) bytes are exchanged in each destination
        half-word.
      value: 1
  - name: DHX
    description: "destination half-word exchange\nIf the destination data size is\
      \ shorter than a word, this bit is ignored.\nIf the destination data size is\
      \ a word:"
    bitOffset: 27
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no halfword-based exchanged within word
      value: 0
    - name: B_0x1
      description: the two consecutive (post PAM) half-words are exchanged in each
        destination word.
      value: 1
  - name: DAP
    description: "destination allocated port\nThis bit is used to allocate the master\
      \ port for the destination transfer\nNote: This bit must be written when EN\
      \ = 0. This bit is read-only when EN = 1."
    bitOffset: 30
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: port 0 (AHB) allocated
      value: 0
    - name: B_0x1
      description: port 1 (AHB) allocated
      value: 1
  - name: DSEC
    description: "security attribute of the GPDMA transfer to the destination\nIf\
      \ GPDMA_SECCFGR.SECx = 1 and the access is secure:\nThis is a secure register\
      \ bit. This bit can only be read by a secure software. This bit must be written\
      \ by a secure software when GPDMA_SECCFGR.SECx = 1. A secure write is ignored\
      \ when GPDMA_SECCFGR.SECx = 0.\nWhen GPDMA_SECCFGR.SECx is de-asserted, this\
      \ DSEC bit is also de-asserted by hardware (on a secure reconfiguration of the\
      \ channel as non-secure), and the GPDMA transfer to the destination is non-secure."
    bitOffset: 31
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: GPDMA transfer non-secure
      value: 0
    - name: B_0x1
      description: GPDMA transfer secure
      value: 1
- name: GPDMA_C6TR2
  displayName: GPDMA_C6TR2
  description: GPDMA channel 6 transfer register 2
  addressOffset: 916
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: REQSEL
    description: "GPDMA hardware request selection\nThese bits are ignored if channel\
      \ x is activated (GPDMA_CxCR.EN asserted) with SWREQ = 1 (software request for\
      \ a memory-to-memory transfer). Else, the selected hardware request is internally\
      \ taken into account as per .\nThe user must not assign a same input hardware\
      \ request (same REQSEL[7:0] value) to different active GPDMA channels (GPDMA_CxCR.EN\
      \ = 1 and GPDMA_CxTR2.SWREQ = 0 for these channels). GPDMA is not intended to\
      \ hardware support the case of simultaneous enabled channels incorrectly configured\
      \ with a same hardware peripheral request signal, and there is no user setting\
      \ error reporting."
    bitOffset: 0
    bitWidth: 8
    access: read-write
  - name: SWREQ
    description: "software request\nThis bit is internally taken into account when\
      \ GPDMA_CxCR.EN is asserted."
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no software request. The selected hardware request REQSEL[6:0]
        is taken into account.
      value: 0
    - name: B_0x1
      description: software request for a memory-to-memory transfer. The default selected
        hardware request as per REQSEL[6:0] is ignored.
      value: 1
  - name: DREQ
    description: "destination hardware request\nThis bit is ignored if channel x is\
      \ activated (GPDMA_CxCR.EN asserted) with SWREQ = 1 (software request for a\
      \ memory-to-memory transfer). Else:\nNote: If the channel x is activated (GPDMA_CxCR.EN\
      \ is asserted) with SWREQ = 0 and PFREQ = 1 (peripheral hardware request with\
      \ peripheral flow-control mode), any software assertion to this DREQ bit is\
      \ ignored: in peripheral flow-control mode, only a peripheral-to-memory transfer\
      \ is supported."
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: selected hardware request driven by a source peripheral (request
        signal taken into account by the GPDMA transfer scheduler over the source/read
        port)
      value: 0
    - name: B_0x1
      description: selected hardware request driven by a destination peripheral (request
        signal taken into account by the GPDMA transfer scheduler over the destination/write
        port)
      value: 1
  - name: BREQ
    description: "Block hardware request\nIf the channel x is activated (GPDMA_CxCR.EN\
      \ asserted) with SWREQ = 1 (software request for a memory-to-memory transfer),\
      \ this bit is ignored. Else:"
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: the selected hardware request is driven by a peripheral with a
        hardware request/acknowledge protocol at a burst level.
      value: 0
    - name: B_0x1
      description: the selected hardware request is driven by a peripheral with a
        hardware request/acknowledge protocol at a block level (see ).
      value: 1
  - name: PFREQ
    description: "Hardware request in peripheral flow control mode\nImportant: If\
      \ a given channel x is not implemented with this feature, this bit is reserved\
      \ and PFREQ is not present (see  for the list of the implemented channels with\
      \ this feature.\nIf the channel x is activated (GPDMA_CxCR.EN asserted) with\
      \ SWREQ = 1 (software request for a memory-to-memory transfer), this bit is\
      \ ignored. Else:\nNote: In peripheral flow control mode, there are the following\
      \ restrictions:\n- no 2D/repeated block support (GPDMA_CxBR1.BRC[10:0] must\
      \ be set to 0 if present)\n- the peripheral must be set as the source of the\
      \ transfer (DREQ = 0).\n- data packing to a wider destination width is not supported\
      \ (if destination width   source data width, GPDMA_CxTR1.PAM[1] must be set\
      \ to 0).\n- GPDMA_CxBR1.BNDT[15:0] must be programmed as a multiple of the source\
      \ (peripheral) burst size."
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: the selected hardware request is driven by a peripheral with a
        hardware request/acknowledge protocol in GPDMA control mode. The GPDMA is
        programmed with GPDMA_CxCTR1.BNDT[15:0] and this is internally used by the
        hardware for the block transfer completion.
      value: 0
    - name: B_0x1
      description: the selected hardware request is driven by a peripheral with a
        hardware request/acknowledge protocol in peripheral control mode. The GPDMA
        block transfer can be early completed by the peripheral itself (see  for more
        details).
      value: 1
  - name: TRIGM
    description: "trigger mode\nThese bits define the transfer granularity for its\
      \ conditioning by the trigger."
    bitOffset: 14
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 'at block level: the first burst read of each block transfer is
        conditioned by one hit trigger (channel x = 12 to 15, for each block if a
        2D/repeated block is configured with GPDMA_CxBR1.BRC[10:0] different  0).'
      value: 0
    - name: B_0x1
      description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated
        block level, the
      value: 1
    - name: B_0x2
      description: 'at link level: a LLI link transfer is conditioned by one hit trigger.
        The LLI data transfer (if any) is not conditioned.'
      value: 2
    - name: B_0x3
      description: 'at programmed burst level: If SWREQ = 1, each programmed burst
        read is conditioned by one hit trigger. If SWREQ = 0, each programmed burst
        that is requested by the selected peripheral, is conditioned by one hit trigger.'
      value: 3
  - name: TRIGSEL
    description: "trigger event input selection\nThese bits select the trigger event\
      \ input of the GPDMA transfer (as per ), with an active trigger event if TRIGPOL[1:0]\
      \ different  00."
    bitOffset: 16
    bitWidth: 6
    access: read-write
  - name: TRIGPOL
    description: "trigger event polarity\nThese bits define the polarity of the selected\
      \ trigger event input defined by TRIGSEL[5:0]."
    bitOffset: 24
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no trigger (masked trigger event)
      value: 0
    - name: B_0x1
      description: trigger on the rising edge
      value: 1
    - name: B_0x2
      description: trigger on the falling edge
      value: 2
    - name: B_0x3
      description: same as 00
      value: 3
  - name: TCEM
    description: "transfer complete event mode\nThese bits define the transfer granularity\
      \ for the transfer complete and half transfer complete events generation.\n\
      Note: If the initial LLI0 data transfer is null/void (directly programmed by\
      \ the internal register file with GPDMA_CxBR1.BNDT[15:0] = 0), then neither\
      \ the complete transfer event nor the half transfer event is generated.\nNote:\
      \ If the initial LLI0 data transfer is null/void (directly programmed by the\
      \ internal register file with GPDMA_CxBR1.BNDT[15:0] = 0), then neither the\
      \ complete transfer event nor the half transfer event is generated.\nNote: If\
      \ the initial LLI0 data transfer is null/void (i.e. directly programmed by the\
      \ internal register file with GPDMA_CxBR1.BNDT[15:0] =0 ), then the half transfer\
      \ event is not generated, and the transfer complete event is generated when\
      \ is completed the loading of the LLI1."
    bitOffset: 30
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 'at block level (when GPDMA_CxBR1.BNDT[15:0] = 0): the complete
        (and the half) transfer event is generated at the (respectively half of the)
        end of a block.'
      value: 0
    - name: B_0x1
      description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated
        block level (when GPDMA_CxBR1.BRC[10:0] =  0 and GPDMA_CxBR1.BNDT[15:0] =  0),
        the complete (and the half) transfer event is generated at the end (respectively
        half of the end) of the 2D/repeated block.
      value: 1
    - name: B_0x2
      description: 'at LLI level: the complete transfer event is generated at the
        end of the LLI transfer, including the update of the LLI if any. The half
        transfer event is generated at the half of the LLI data transfer (the LLI
        data transfer being a block transfer or a 2D/repeated block transfer for channel
        x = 12 to 15), if any data transfer.'
      value: 2
    - name: B_0x3
      description: 'at channel level: the complete transfer event is generated at
        the end of the last LLI transfer. The half transfer event is generated at
        the half of the data transfer of the last LLI. The last LLI updates the link
        address GPDMA_CxLLR.LA[15:2] to zero and clears all the GPDMA_CxLLR update
        bits (UT1, UT2, UB1, USA, UDA and ULL, plus UT3 and UB2 if present). If the
        channel transfer is continuous/infinite, no event is generated.'
      value: 3
- name: GPDMA_C6BR1
  displayName: GPDMA_C6BR1
  description: GPDMA channel 6 alternate block register 1
  addressOffset: 920
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: BNDT
    description: "block number of data bytes to transfer from the source\nBlock size\
      \ transferred from the source. When the channel is enabled, this field becomes\
      \ read-only and is decremented, indicating the remaining number of data items\
      \ in the current source block to be transferred. BNDT[15:0] is programmed in\
      \ number of bytes, maximum source block size is 64 Kbytes -1.\nOnce the last\
      \ data transfer is completed (BNDT[15:0] = 0):\n- if GPDMA_CxLLR.UB1 = 1, this\
      \ field is updated by the LLI in the memory.\n- if GPDMA_CxLLR.UB1 = 0 and if\
      \ there is at least one not null Uxx update bit, this field is internally restored\
      \ to the programmed value.\n- if all GPDMA_CxLLR.Uxx = 0 and if GPDMA_CxLLR.LA[15:0]\
      \ different  0, this field is internally restored to the programmed value (infinite/continuous\
      \ last LLI).\n- if GPDMA_CxLLR = 0, this field is kept as zero following the\
      \ last LLI data transfer.\nNote: A non-null source block size must be a multiple\
      \ of the source data width (BNDT[2:0] versus GPDMA_CxTR1.SDW_LOG2[1:0]). Else\
      \ a user setting error is reported and no transfer is issued.\nWhen configured\
      \ in packing mode (GPDMA_CxTR1.PAM[1]=1 and destination data width different\
      \ from source data width), a non-null source block size must be a multiple of\
      \ the destination data width (BNDT[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]). Else\
      \ a user setting error is reported and no transfer is issued."
    bitOffset: 0
    bitWidth: 16
    access: read-write
  - name: BRC
    description: "Block repeat counter\nThis field contains the number of repetitions\
      \ of the current block (0 to 2047).\nWhen the channel is enabled, this field\
      \ becomes read-only. After decrements, this field indicates the remaining number\
      \ of blocks, excluding the current one. This counter is hardware decremented\
      \ for each completed block transfer.\nOnce the last block transfer is completed\
      \ (BRC[10:0] = BNDT[15:0] = 0):\nIf GPDMA_CxLLR.UB1 = 1, all GPDMA_CxBR1 fields\
      \ are updated by the next LLI in the memory.\nIf GPDMA_CxLLR.UB1 = 0 and if\
      \ there is at least one not null Uxx update bit, this field is internally restored\
      \ to the programmed value.\nif all GPDMA_CxLLR.Uxx = 0 and if GPDMA_CxLLR.LA[15:0]\
      \ different  0, this field is internally restored to the programmed value (infinite/continuous\
      \ last LLI).\nif GPDMA_CxLLR = 0, this field is kept as zero following the last\
      \ LLI and data transfer."
    bitOffset: 16
    bitWidth: 11
    access: read-write
  - name: SDEC
    description: source address decrement
    bitOffset: 28
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: At the end of a programmed burst transfer from the source, the
        GPDMA_CxSAR register is updated by adding the programmed offset GPDMA_CxTR3.SAO
        to the current GPDMA_CxSAR value (current source address)
      value: 0
    - name: B_0x1
      description: At the end of a programmed burst transfer from the source, the
        GPDMA_CxSAR register is updated by subtracting the programmed offset GPDMA_CxTR3.SAO
        to the current GPDMA_CxSAR value (current source address)
      value: 1
  - name: DDEC
    description: destination address decrement
    bitOffset: 29
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: At the end of a programmed burst transfer to the destination, the
        GPDMA_CxDAR register is updated by adding the programmed offset GPDMA_CxTR3.DAO
        to the current GPDMA_CxDAR value (current destination address)
      value: 0
    - name: B_0x1
      description: At the end of a programmed burst transfer to the destination, the
        GPDMA_CxDAR register is updated by subtracting the programmed offset GPDMA_CxTR3.DAO
        to the current GPDMA_CxDAR value (current destination address)
      value: 1
  - name: BRSDEC
    description: "Block repeat source address decrement\nNote: On top of this increment/decrement\
      \ (depending on BRSDEC), GPDMA_CxSAR is in the same time also updated by the\
      \ increment/decrement (depending on SDEC) of the GPDMA_CxTR3.SAO value, as it\
      \ is done after any programmed burst transfer."
    bitOffset: 30
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: at the end of a block transfer, the GPDMA_CxSAR register is updated
        by adding the programmed offset GPDMA_CxBR2.BRSAO to the current GPDMA_CxSAR
        value (current source address)
      value: 0
    - name: B_0x1
      description: at the end of a block transfer, the GPDMA_CxSAR register is updated
        by subtracting the programmed offset GPDMA_CxBR2.BRSAO from the current GPDMA_CxSAR
        value (current source address)
      value: 1
  - name: BRDDEC
    description: "Block repeat destination address decrement\nNote: On top of this\
      \ increment/decrement (depending on BRDDEC), GPDMA_CxDAR is in the same time\
      \ also updated by the increment/decrement (depending on DDEC) of the GPDMA_CxTR3.DAO\
      \ value, as it is usually done at the end of each programmed burst transfer."
    bitOffset: 31
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: at the end of a block transfer, the GPDMA_CxDAR register is updated
        by adding the programmed offset GPDMA_CxBR2.BRDAO to the current GPDMA_CxDAR
        value (current destination address)
      value: 0
    - name: B_0x1
      description: at the end of a block transfer, the GPDMA_CxDAR register is updated
        by subtracting the programmed offset GPDMA_CxBR2.BRDAO from the current GPDMA_CxDAR
        value (current destination address)
      value: 1
- name: GPDMA_C6SAR
  displayName: GPDMA_C6SAR
  description: GPDMA channel 6 source address register
  addressOffset: 924
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SA
    description: "source address\nThis field is the pointer to the address from which\
      \ the next data is read.\nDuring the channel activity, depending on the source\
      \ addressing mode (GPDMA_CxTR1.SINC), this field is kept fixed or incremented\
      \ by the data width (GPDMA_CxTR1.SDW_LOG2[1:0]) after each burst source data,\
      \ reflecting the next address from which data is read.\nDuring the channel activity,\
      \ this address is updated after each completed source burst, consequently to:\n\
      the programmed source burst; either in fixed addressing mode or in contiguous-data\
      \ incremented mode. If contiguously incremented (GPDMA_CxTR1.SINC = 1), then\
      \ the additional address offset value is the programmed burst size, as defined\
      \ by GPDMA_CxTR1.SBL_1[5:0] and GPDMA_CxTR1.SDW_LOG2[21:0]\nthe additional source\
      \ incremented/decremented offset value as programmed by GPDMA_CxBR1.SDEC and\
      \ GPDMA_CxTR3.SAO[12:0]\nonce/if completed source block transfer, for a channel\
      \ x with 2D addressing capability (x = 12 to 15). additional block repeat source\
      \ incremented/decremented offset value as programmed by GPDMA_CxBR1.BRSDEC and\
      \ GPDMA_CxBR2.BRSAO[15:0]\nIn linked-list mode, after a LLI data transfer is\
      \ completed, this register is automatically updated by GPDMA from the memory,\
      \ provided the LLI is set with GPDMA_CxLLR.USA = 1.\nNote: A source address\
      \ must be aligned with the programmed data width of a source burst (SA[2:0]\
      \ versus GPDMA_CxTR1.SDW_LOG2[1:0]). Else, a user setting error is reported\
      \ and no transfer is issued.\nWhen the source block size is not a multiple of\
      \ the source burst size and is a multiple of the source data width, the last\
      \ programmed source burst is not completed and is internally shorten to match\
      \ the block size. In this case, the additional GPDMA_CxTR3.SAO[12:0] is not\
      \ applied."
    bitOffset: 0
    bitWidth: 32
    access: read-write
- name: GPDMA_C6DAR
  displayName: GPDMA_C6DAR
  description: GPDMA channel 6 destination address register
  addressOffset: 928
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: DA
    description: "destination address\nThis field is the pointer to the address from\
      \ which the next data is written.\nDuring the channel activity, depending on\
      \ the destination addressing mode (GPDMA_CxTR1.DINC), this field is kept fixed\
      \ or incremented by the data width (GPDMA_CxTR1.DDW_LOG2[21:0]) after each burst\
      \ destination data, reflecting the next address from which data is written.\n\
      During the channel activity, this address is updated after each completed destination\
      \ burst, consequently to:\nthe programmed destination burst; either in fixed\
      \ addressing mode or in contiguous-data incremented mode. If contiguously incremented\
      \ (GPDMA_CxTR1.DINC = 1), then the additional address offset value is the programmed\
      \ burst size, as defined by GPDMA_CxTR1.DBL_1[5:0] and GPDMA_CxTR1.DDW_LOG2[1:0]\n\
      the additional destination incremented/decremented offset value as programmed\
      \ by GPDMA_CxBR1.DDEC and GPDMA_CxTR3.DAO[12:0]\nonce/if completed destination\
      \ block transfer, for a channel x with 2D addressing capability (x = 12 to 15),\
      \ the additional block repeat destination incremented/decremented offset value\
      \ as programmed by GPDMA_CxBR1.BRDDEC and GPDMA_CxBR2.BRDAO[15:0]\nIn linked-list\
      \ mode, after a LLI data transfer is completed, this register is automatically\
      \ updated by the GPDMA from the memory, provided the LLI is set with GPDMA_CxLLR.UDA\
      \ = 1.\nNote: A destination address must be aligned with the programmed data\
      \ width of a destination burst (DA[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]). Else,\
      \ a user setting error is reported and no transfer is issued."
    bitOffset: 0
    bitWidth: 32
    access: read-write
- name: GPDMA_C6TR3
  displayName: GPDMA_C6TR3
  description: GPDMA channel 6 transfer register 3
  addressOffset: 932
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SAO
    description: "source address offset increment\nThe source address, pointed by\
      \ GPDMA_CxSAR, is incremented or decremented (depending on GPDMA_CxBR1.SDEC)\
      \ by this offset SAO[12:0] for each programmed source burst. This offset is\
      \ not including and is added to the programmed burst size when the completed\
      \ burst is addressed in incremented mode (GPDMA_CxTR1.SINC = 1).\nNote: A source\
      \ address offset must be aligned with the programmed data width of a source\
      \ burst (SAO[2:0] versus GPDMA_CxTR1.SDW_LOG2[1:0]). Else a user setting error\
      \ is reported and none transfer is issued.\nWhen the source block size is not\
      \ a multiple of the destination burst size and is a multiple of the source data\
      \ width, then the last programmed source burst is not completed and is internally\
      \ shorten to match the block size. In this case, the additional GPDMA_CxTR3.SAO[12:0]\
      \ is not applied."
    bitOffset: 0
    bitWidth: 13
    access: read-write
  - name: DAO
    description: "destination address offset increment\nThe destination address, pointed\
      \ by GPDMA_CxDAR, is incremented or decremented (depending on GPDMA_CxBR1.DDEC)\
      \ by this offset DAO[12:0] for each programmed destination burst. This offset\
      \ is not including and is added to the programmed burst size when the completed\
      \ burst is addressed in incremented mode (GPDMA_CxTR1.DINC = 1).\nNote: A destination\
      \ address offset must be aligned with the programmed data width of a destination\
      \ burst (DAO[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]). Else, a user setting error\
      \ is reported and no transfer is issued."
    bitOffset: 16
    bitWidth: 13
    access: read-write
- name: GPDMA_C6BR2
  displayName: GPDMA_C6BR2
  description: GPDMA channel 6 block register 2
  addressOffset: 936
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: BRSAO
    description: "Block repeated source address offset\nFor a channel with 2D addressing\
      \ capability, this field is used to update (by addition or subtraction depending\
      \ on GPDMA_CxBR1.BRSDEC) the current source address (GPDMA_CxSAR) at the end\
      \ of a block transfer.\nNote: A block repeated source address offset must be\
      \ aligned with the programmed data width of a source burst (BRSAO[2:0] versus\
      \ GPDMA_CxTR1.SDW_LOG2[1:0]). Else a user setting error is reported and no transfer\
      \ is issued.\nBRSAO[15:0] must be set to 0 in peripheral flow-control mode (if\
      \ GPDMA_CxTR2.PFREQ = 1)."
    bitOffset: 0
    bitWidth: 16
    access: read-write
  - name: BRDAO
    description: "Block repeated destination address offset\nFor a channel with 2D\
      \ addressing capability, this field is used to update (by addition or subtraction\
      \ depending on GPDMA_CxBR1.BRDDEC) the current destination address (GPDMA_CxDAR)\
      \ at the end of a block transfer.\nNote: A block repeated destination address\
      \ offset must be aligned with the programmed data width of a destination burst\
      \ (BRDAO[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]). Else a user setting error is\
      \ reported and no transfer is issued.\nBRDAO[15:0] must be set to 0 in peripheral\
      \ flow-control mode (if GPDMA_CxTR2.PFREQ = 1)."
    bitOffset: 16
    bitWidth: 16
    access: read-write
- name: GPDMA_C6LLR
  displayName: GPDMA_C6LLR
  description: GPDMA channel 6 alternate linked-list address register
  addressOffset: 972
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: LA
    description: "pointer (16-bit low-significant address) to the next linked-list\
      \ data structure\nIf UT1 = UT2 = UB1 = USA = UDA = ULL = 0 and if LA[15:20]\
      \ = 0, the current LLI is the last one. The channel transfer is completed without\
      \ any update of the linked-list GPDMA register file.\nElse, this field is the\
      \ pointer to the memory address offset from which the next linked-list data\
      \ structure is automatically fetched from, once the data transfer is completed,\
      \ in order to conditionally update the linked-list GPDMA internal register file\
      \ (GPDMA_CxCTR1, GPDMA_CxTR2, GPDMA_CxBR1, GPDMA_CxSAR, GPDMA_CxDAR and GPDMA_CxLLR).\n\
      Note: The user must program the pointer to be 32-bit aligned. The two low-significant\
      \ bits are write ignored."
    bitOffset: 2
    bitWidth: 14
    access: read-write
  - name: ULL
    description: "Update GPDMA_CxLLR register from memory\nThis bit is used to control\
      \ the update of GPDMA_CxLLR from the memory during the link transfer."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no GPDMA_CxLLR update
      value: 0
    - name: B_0x1
      description: GPDMA_CxLLR update
      value: 1
  - name: UB2
    description: "Update GPDMA_CxBR2 from memory\nThis bit controls the update of\
      \ GPDMA_CxBR2 from the memory during the link transfer."
    bitOffset: 25
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no GPDMA_CxBR2 update
      value: 0
    - name: B_0x1
      description: GPDMA_CxBR2 update
      value: 1
  - name: UT3
    description: "Update GPDMA_CxTR3 from memory\nThis bit controls the update of\
      \ GPDMA_CxTR3 from the memory during the link transfer."
    bitOffset: 26
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no GPDMA_CxTR3 update
      value: 0
    - name: B_0x1
      description: GPDMA_CxTR3 update
      value: 1
  - name: UDA
    description: "Update GPDMA_CxDAR register from memory\nThis bit is used to control\
      \ the update of GPDMA_CxDAR from the memory during the link transfer."
    bitOffset: 27
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no GPDMA_CxDAR update
      value: 0
    - name: B_0x1
      description: GPDMA_CxDAR update
      value: 1
  - name: USA
    description: "update GPDMA_CxSAR from memory\nThis bit controls the update of\
      \ GPDMA_CxSAR from the memory during the link transfer."
    bitOffset: 28
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no GPDMA_CxSAR update
      value: 0
    - name: B_0x1
      description: GPDMA_CxSAR update
      value: 1
  - name: UB1
    description: "Update GPDMA_CxBR1 from memory\nThis bit controls the update of\
      \ GPDMA_CxBR1 from the memory during the link transfer. If UB1 = 0 and if GPDMA_CxLLR\
      \ different  0, the linked-list is not completed. GPDMA_CxBR1.BNDT[15:0] is\
      \ then restored to the programmed value after data transfer is completed and\
      \ before the link transfer."
    bitOffset: 29
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no GPDMA_CxBR1 update from memory (GPDMA_CxBR1.BNDT[15:0] restored
        if any link transfer)
      value: 0
    - name: B_0x1
      description: GPDMA_CxBR1 update
      value: 1
  - name: UT2
    description: "Update GPDMA_CxTR2 from memory\nThis bit controls the update of\
      \ GPDMA_CxTR2 from the memory during the link transfer."
    bitOffset: 30
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no GPDMA_CxTR2 update
      value: 0
    - name: B_0x1
      description: GPDMA_CxTR2 update
      value: 1
  - name: UT1
    description: "Update GPDMA_CxTR1 from memory\nThis bit controls the update of\
      \ GPDMA_CxTR1 from the memory during the link transfer."
    bitOffset: 31
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no GPDMA_CxTR1 update
      value: 0
    - name: B_0x1
      description: GPDMA_CxTR1 update
      value: 1
- name: GPDMA_C7LBAR
  displayName: GPDMA_C7LBAR
  description: GPDMA channel 7 linked-list base address register
  addressOffset: 976
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: LBA
    description: linked-list base address of GPDMA channel x
    bitOffset: 16
    bitWidth: 16
    access: read-write
- name: GPDMA_C7FCR
  displayName: GPDMA_C7FCR
  description: GPDMA channel 7 flag clear register
  addressOffset: 988
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: TCF
    description: transfer complete flag clear
    bitOffset: 8
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: corresponding TCF flag cleared
      value: 1
  - name: HTF
    description: half transfer flag clear
    bitOffset: 9
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: corresponding HTF flag cleared
      value: 1
  - name: DTEF
    description: data transfer error flag clear
    bitOffset: 10
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: corresponding DTEF flag cleared
      value: 1
  - name: ULEF
    description: update link transfer error flag clear
    bitOffset: 11
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: corresponding ULEF flag cleared
      value: 1
  - name: USEF
    description: user setting error flag clear
    bitOffset: 12
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: corresponding USEF flag cleared
      value: 1
  - name: SUSPF
    description: completed suspension flag clear
    bitOffset: 13
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: corresponding SUSPF flag cleared
      value: 1
  - name: TOF
    description: trigger overrun flag clear
    bitOffset: 14
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no effect
      value: 0
    - name: B_0x1
      description: corresponding TOF flag cleared
      value: 1
- name: GPDMA_C7SR
  displayName: GPDMA_C7SR
  description: GPDMA channel 7 status register
  addressOffset: 992
  size: 32
  resetValue: 1
  resetMask: 4294967295
  fields:
  - name: IDLEF
    description: "idle flag\nThis idle flag is de-asserted by hardware when the channel\
      \ is enabled (GPDMA_CxCR.EN = 1) with a valid channel configuration (no USEF\
      \ to be immediately reported).\nThis idle flag is asserted after hard reset\
      \ or by hardware when the channel is back in idle state (in suspended or disabled\
      \ state)."
    bitOffset: 0
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: channel not in idle state
      value: 0
    - name: B_0x1
      description: channel in idle state
      value: 1
  - name: TCF
    description: "transfer complete flag\nA transfer complete event is either a block\
      \ transfer complete, a 2D/repeated block transfer complete, a LLI transfer complete\
      \ including the upload of the next LLI if any, or the full linked-list completion,\
      \ depending on the transfer complete event mode (GPDMA_CxTR2.TCEM[1:0])."
    bitOffset: 8
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no transfer complete event
      value: 0
    - name: B_0x1
      description: a transfer complete event occurred
      value: 1
  - name: HTF
    description: "half transfer flag\nA half transfer event is either a half block\
      \ transfer or a half 2D/repeated block transfer, depending on the transfer complete\
      \ event mode (GPDMA_CxTR2.TCEM[1:0]).\nA half block transfer occurs when half\
      \ of the bytes of the source block size (rounded up integer of GPDMA_CxBR1.BNDT[15:0]/2)\
      \ has been transferred to the destination.\nA half 2D/repeated block transfer\
      \ occurs when half of the repeated blocks (rounded up integer of (GPDMA_CxBR1.BRC[10:0]+1)/2))\
      \ has been transferred to the destination."
    bitOffset: 9
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no half transfer event
      value: 0
    - name: B_0x1
      description: a half transfer event occurred
      value: 1
  - name: DTEF
    description: data transfer error flag
    bitOffset: 10
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no data transfer error event
      value: 0
    - name: B_0x1
      description: a master bus error event occurred on a data transfer
      value: 1
  - name: ULEF
    description: update link transfer error flag
    bitOffset: 11
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no update link transfer error event
      value: 0
    - name: B_0x1
      description: a master bus error event occurred while updating a linked-list
        register from memory
      value: 1
  - name: USEF
    description: user setting error flag
    bitOffset: 12
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no user setting error event
      value: 0
    - name: B_0x1
      description: a user setting error event occurred
      value: 1
  - name: SUSPF
    description: completed suspension flag
    bitOffset: 13
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no completed suspension event
      value: 0
    - name: B_0x1
      description: a completed suspension event occurred
      value: 1
  - name: TOF
    description: trigger overrun flag
    bitOffset: 14
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: no trigger overrun event
      value: 0
    - name: B_0x1
      description: a trigger overrun event occurred
      value: 1
  - name: FIFOL
    description: "monitored FIFO level\nNumber of available write beats in the FIFO,\
      \ in units of the programmed destination data width (see GPDMA_CxTR1.DDW_LOG2[1:0],\
      \ in units of bytes, half-words, or words).\nNote: After having suspended an\
      \ active transfer, the user may need to read FIFOL[7:0], additionally to GPDMA_CxBR1.BDNT[15:0]\
      \ and GPDMA_CxBR1.BRC[10:0], to know how many data have been transferred to\
      \ the destination. Before reading, the user may wait for the transfer to be\
      \ suspended (GPDMA_CxSR.SUSPF = 1)."
    bitOffset: 16
    bitWidth: 8
    access: read-only
- name: GPDMA_C7CR
  displayName: GPDMA_C7CR
  description: GPDMA channel 7 control register
  addressOffset: 996
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: EN
    description: "enable\nWriting 1 into the field RESET (bit 1) causes the hardware\
      \ to de-assert this bit, whatever is written into this bit 0. Else:\nthis bit\
      \ is de-asserted by hardware when there is a transfer error (master bus error\
      \ or user setting error) or when there is a channel transfer complete (channel\
      \ ready to be configured, e.g. if LSM=1 at the end of a single execution of\
      \ the LLI).\nElse, this bit can be asserted by software.\nWriting 0 into this\
      \ EN bit is ignored."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 'write: ignored, read: channel disabled'
      value: 0
    - name: B_0x1
      description: 'write: enable channel, read: channel enabled'
      value: 1
  - name: RESET
    description: "reset\nThis bit is write only. Writing 0 has no impact. Writing\
      \ 1 implies the reset of the following: the FIFO, the channel internal state,\
      \ SUSP and EN bits (whatever is written receptively in bit 2 and bit 0).\nThe\
      \ reset is effective when the channel is in steady state, meaning one of the\
      \ following:\n- active channel in suspended state (GPDMA_CxSR.SUSPF = 1 and\
      \ GPDMA_CxSR.IDLEF = GPDMA_CxCR.EN = 1)\n- channel in disabled state (GPDMA_CxSR.IDLEF\
      \ = 1 and GPDMA_CxCR.EN = 0).\nAfter writing a RESET, to continue using this\
      \ channel, the user must explicitly reconfigure the channel including the hardware-modified\
      \ configuration registers (GPDMA_CxBR1, GPDMA_CxSAR and GPDMA_CxDAR) before\
      \ enabling again the channel (see the programming sequence in )."
    bitOffset: 1
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: no channel reset
      value: 0
    - name: B_0x1
      description: channel reset
      value: 1
  - name: SUSP
    description: "suspend\nWriting 1 into the field RESET (bit 1) causes the hardware\
      \ to de-assert this bit, whatever is written into this bit 2. Else:\nSoftware\
      \ must write 1 in order to suspend an active channel i.e. a channel with an\
      \ ongoing GPDMA transfer over its master ports.\nThe software must write 0 in\
      \ order to resume a suspended channel, following the programming sequence detailed\
      \ in ."
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 'write: resume channel, read: channel not suspended'
      value: 0
    - name: B_0x1
      description: 'write: suspend channel, read: channel suspended.'
      value: 1
  - name: TCIE
    description: transfer complete interrupt enable
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: HTIE
    description: half transfer complete interrupt enable
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: DTEIE
    description: data transfer error interrupt enable
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: ULEIE
    description: update link transfer error interrupt enable
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: USEIE
    description: user setting error interrupt enable
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: SUSPIE
    description: completed suspension interrupt enable
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: TOIE
    description: trigger overrun interrupt enable
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: interrupt disabled
      value: 0
    - name: B_0x1
      description: interrupt enabled
      value: 1
  - name: LSM
    description: "Link step mode\nFirst the (possible 1D/repeated) block transfer\
      \ is executed as defined by the current internal register file until GPDMA_CxBR1.BNDT[15:0]\
      \ = 0 and GPDMA_CxBR1.BRC[10:0] = 0 if present. Secondly the next linked-list\
      \ data structure is conditionally uploaded from memory as defined by GPDMA_CxLLR.\
      \ Then channel execution is completed.\nNote: This bit must be written when\
      \ EN=0. This bit is read-only when EN=1."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: channel executed for the full linked-list and completed at the
        end of the last LLI (GPDMA_CxLLR = 0). The 16 low-significant bits of the
        link address are null (LA[15:0] = 0) and all the update bits are null (UT1
        =UB1 = UT2 = USA = UDA = ULL = 0 and UT3 = UB2 = 0 if present). Then GPDMA_CxBR1.BNDT[15:0]
        = 0 and GPDMA_CxBR1.BRC[10:0] = 0 if present.
      value: 0
    - name: B_0x1
      description: channel executed once for the current LLI
      value: 1
  - name: LAP
    description: "linked-list allocated port\nThis bit is used to allocate the master\
      \ port for the update of the GPDMA linked-list registers from the memory.\n\
      Note: This bit must be written when EN=0. This bit is read-only when EN=1."
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: port 0 (AHB) allocated
      value: 0
    - name: B_0x1
      description: port 1 (AHB) allocated
      value: 1
  - name: PRIO
    description: "priority level of the channel x GPDMA transfer versus others\nNote:\
      \ This bit must be written when EN = 0. This bit is read-only when EN = 1."
    bitOffset: 22
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: low priority, low weight
      value: 0
    - name: B_0x1
      description: low priority, mid weight
      value: 1
    - name: B_0x2
      description: low priority, high weight
      value: 2
    - name: B_0x3
      description: high priority
      value: 3
- name: GPDMA_C7TR1
  displayName: GPDMA_C7TR1
  description: GPDMA channel 7 transfer register 1
  addressOffset: 1040
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SDW_LOG2
    description: "binary logarithm of the source data width of a burst in bytes\n\
      Note: Setting a 8-byte data width causes a user setting error to be reported\
      \ and no transfer is issued.\nA source block size must be a multiple of the\
      \ source data width (GPDMA_CxBR1.BNDT[2:0] versus SDW_LOG2[1:0]). Otherwise,\
      \ a user setting error is reported and no transfer is issued.\nA source burst\
      \ transfer must have an aligned address with its data width (start address GPDMA_CxSAR[2:0]\
      \ versus SDW_LOG2[1:0]). Otherwise, a user setting error is reported and none\
      \ transfer is issued."
    bitOffset: 0
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: byte
      value: 0
    - name: B_0x1
      description: half-word (2 bytes)
      value: 1
    - name: B_0x2
      description: word (4 bytes)
      value: 2
    - name: B_0x3
      description: user setting error reported and no transfer issued
      value: 3
  - name: SINC
    description: "source incrementing burst\nThe source address, pointed by GPDMA_CxSAR,\
      \ is kept constant after a burst beat/single transfer or is incremented by the\
      \ offset value corresponding to a contiguous data after a burst beat/single\
      \ transfer."
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: fixed burst
      value: 0
    - name: B_0x1
      description: contiguously incremented burst
      value: 1
  - name: SBL_1
    description: "source burst length minus 1, between 0 and 63\nThe burst length\
      \ unit is one data named beat within a burst. If SBL_1[5:0] =0 , the burst can\
      \ be named as single. Each data/beat has a width defined by the destination\
      \ data width SDW_LOG2[1:0].\nNote: If a burst transfer crossed a 1-Kbyte address\
      \ boundary on a AHB transfer, the GPDMA modifies and shortens the programmed\
      \ burst into singles or bursts of lower length, to be compliant with the AHB\
      \ protocol.\nIf a burst transfer is of length greater than the FIFO size of\
      \ the channel x, the GPDMA modifies and shortens the programmed burst into singles\
      \ or bursts of lower length, to be compliant with the FIFO size. Transfer performance\
      \ is lower, with GPDMA re-arbitration between effective and lower singles/bursts,\
      \ but the data integrity is guaranteed."
    bitOffset: 4
    bitWidth: 6
    access: read-write
  - name: PAM
    description: "padding/alignment mode\nIf DDW_LOG2[1:0] = SDW_LOG2[1:0]: if the\
      \ data width of a burst destination transfer is equal to the data width of a\
      \ burst source transfer, these bits are ignored.\nElse, in the following enumerated\
      \ values, the condition PAM_1 is when destination data width is higher that\
      \ source data width, and the condition PAM_2 is when destination data width\
      \ is higher than source data width.\n1x: successive source data are FIFO queued\
      \ and packed at the destination data width, in a left (LSB) to right (MSB) order\
      \ (named little endian), before a destination transfer\n1x: source data is FIFO\
      \ queued and unpacked at the destination data width, to be transferred in a\
      \ left (LSB) to right (MSB) order (named little endian) to the destination\n\
      Note: If the transfer from the source peripheral is configured with peripheral\
      \ flow-control mode (SWREQ = 0 and PFREQ = 1 and DREQ = 0), and if the destination\
      \ data width   the source data width, packing is not supported."
    bitOffset: 11
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0_PAM_1
      description: source data is transferred as right aligned, padded with 0s up
        to the destination data width
      value: 0
    - name: B_0x1_PAM_1
      description: source data is transferred as right aligned, sign extended up to
        the destination data width
      value: 1
  - name: SBX
    description: "source byte exchange within the unaligned half-word of each source\
      \ word\nIf the source data width is shorter than a word, this bit is ignored.\n\
      If the source data width is a word:"
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no byte-based exchange within the unaligned half-word of each source
        word
      value: 0
    - name: B_0x1
      description: the two consecutive bytes within the unaligned half-word of each
        source word are exchanged.
      value: 1
  - name: SAP
    description: "source allocated port\nThis bit is used to allocate the master port\
      \ for the source transfer\nNote: This bit must be written when EN = 0. This\
      \ bit is read-only when EN = 1."
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: port 0 (AHB) allocated
      value: 0
    - name: B_0x1
      description: port 1 (AHB) allocated
      value: 1
  - name: SSEC
    description: "security attribute of the GPDMA transfer from the source\nIf GPDMA_SECCFGR.SECx\
      \ = 1 and the access is secure:\nThis is a secure register bit. This bit can\
      \ only be read by a secure software. This bit must be written by a secure software\
      \ when GPDMA_SECCFGR.SECx =1 . A secure write is ignored when GPDMA_SECCFGR.SECx\
      \ = 0.\nWhen GPDMA_SECCFGR.SECx is de-asserted, this SSEC bit is also de-asserted\
      \ by hardware (on a secure reconfiguration of the channel as non-secure), and\
      \ the GPDMA transfer from the source is non-secure."
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: GPDMA transfer non-secure
      value: 0
    - name: B_0x1
      description: GPDMA transfer secure
      value: 1
  - name: DDW_LOG2
    description: "binary logarithm of the destination data width of a burst, in bytes\n\
      Note: Setting a 8-byte data width causes a user setting error to be reported\
      \ and none transfer is issued.\nA destination burst transfer must have an aligned\
      \ address with its data width (start address GPDMA_CxDAR[2:0] and address offset\
      \ GPDMA_CxTR3.DAO[2:0], versus DDW_LOG2[1:0]). Otherwise a user setting error\
      \ is reported and no transfer is issued."
    bitOffset: 16
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: byte
      value: 0
    - name: B_0x1
      description: half-word (2 bytes)
      value: 1
    - name: B_0x2
      description: word (4 bytes)
      value: 2
    - name: B_0x3
      description: user setting error reported and no transfer issued
      value: 3
  - name: DINC
    description: "destination incrementing burst\nThe destination address, pointed\
      \ by GPDMA_CxDAR, is kept constant after a burst beat/single transfer, or is\
      \ incremented by the offset value corresponding to a contiguous data after a\
      \ burst beat/single transfer."
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: fixed burst
      value: 0
    - name: B_0x1
      description: contiguously incremented burst
      value: 1
  - name: DBL_1
    description: "destination burst length minus 1, between 0 and 63\nThe burst length\
      \ unit is one data named beat within a burst. If DBL_1[5:0] =0 , the burst can\
      \ be named as single. Each data/beat has a width defined by the destination\
      \ data width DDW_LOG2[1:0].\nNote: If a burst transfer crossed a 1-Kbyte address\
      \ boundary on a AHB transfer, the GPDMA modifies and shortens the programmed\
      \ burst into singles or bursts of lower length, to be compliant with the AHB\
      \ protocol.\nIf a burst transfer is of length greater than the FIFO size of\
      \ the channel x, the GPDMA modifies and shortens the programmed burst into singles\
      \ or bursts of lower length, to be compliant with the FIFO size. Transfer performance\
      \ is lower, with GPDMA re-arbitration between effective and lower singles/bursts,\
      \ but the data integrity is guaranteed."
    bitOffset: 20
    bitWidth: 6
    access: read-write
  - name: DBX
    description: "destination byte exchange\nIf the destination data size is a byte,\
      \ this bit is ignored.\nIf the destination data size is not a byte:"
    bitOffset: 26
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no byte-based exchange within half-word
      value: 0
    - name: B_0x1
      description: the two consecutive (post PAM) bytes are exchanged in each destination
        half-word.
      value: 1
  - name: DHX
    description: "destination half-word exchange\nIf the destination data size is\
      \ shorter than a word, this bit is ignored.\nIf the destination data size is\
      \ a word:"
    bitOffset: 27
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no halfword-based exchanged within word
      value: 0
    - name: B_0x1
      description: the two consecutive (post PAM) half-words are exchanged in each
        destination word.
      value: 1
  - name: DAP
    description: "destination allocated port\nThis bit is used to allocate the master\
      \ port for the destination transfer\nNote: This bit must be written when EN\
      \ = 0. This bit is read-only when EN = 1."
    bitOffset: 30
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: port 0 (AHB) allocated
      value: 0
    - name: B_0x1
      description: port 1 (AHB) allocated
      value: 1
  - name: DSEC
    description: "security attribute of the GPDMA transfer to the destination\nIf\
      \ GPDMA_SECCFGR.SECx = 1 and the access is secure:\nThis is a secure register\
      \ bit. This bit can only be read by a secure software. This bit must be written\
      \ by a secure software when GPDMA_SECCFGR.SECx = 1. A secure write is ignored\
      \ when GPDMA_SECCFGR.SECx = 0.\nWhen GPDMA_SECCFGR.SECx is de-asserted, this\
      \ DSEC bit is also de-asserted by hardware (on a secure reconfiguration of the\
      \ channel as non-secure), and the GPDMA transfer to the destination is non-secure."
    bitOffset: 31
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: GPDMA transfer non-secure
      value: 0
    - name: B_0x1
      description: GPDMA transfer secure
      value: 1
- name: GPDMA_C7TR2
  displayName: GPDMA_C7TR2
  description: GPDMA channel 7 transfer register 2
  addressOffset: 1044
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: REQSEL
    description: "GPDMA hardware request selection\nThese bits are ignored if channel\
      \ x is activated (GPDMA_CxCR.EN asserted) with SWREQ = 1 (software request for\
      \ a memory-to-memory transfer). Else, the selected hardware request is internally\
      \ taken into account as per .\nThe user must not assign a same input hardware\
      \ request (same REQSEL[7:0] value) to different active GPDMA channels (GPDMA_CxCR.EN\
      \ = 1 and GPDMA_CxTR2.SWREQ = 0 for these channels). GPDMA is not intended to\
      \ hardware support the case of simultaneous enabled channels incorrectly configured\
      \ with a same hardware peripheral request signal, and there is no user setting\
      \ error reporting."
    bitOffset: 0
    bitWidth: 8
    access: read-write
  - name: SWREQ
    description: "software request\nThis bit is internally taken into account when\
      \ GPDMA_CxCR.EN is asserted."
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no software request. The selected hardware request REQSEL[6:0]
        is taken into account.
      value: 0
    - name: B_0x1
      description: software request for a memory-to-memory transfer. The default selected
        hardware request as per REQSEL[6:0] is ignored.
      value: 1
  - name: DREQ
    description: "destination hardware request\nThis bit is ignored if channel x is\
      \ activated (GPDMA_CxCR.EN asserted) with SWREQ = 1 (software request for a\
      \ memory-to-memory transfer). Else:\nNote: If the channel x is activated (GPDMA_CxCR.EN\
      \ is asserted) with SWREQ = 0 and PFREQ = 1 (peripheral hardware request with\
      \ peripheral flow-control mode), any software assertion to this DREQ bit is\
      \ ignored: in peripheral flow-control mode, only a peripheral-to-memory transfer\
      \ is supported."
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: selected hardware request driven by a source peripheral (request
        signal taken into account by the GPDMA transfer scheduler over the source/read
        port)
      value: 0
    - name: B_0x1
      description: selected hardware request driven by a destination peripheral (request
        signal taken into account by the GPDMA transfer scheduler over the destination/write
        port)
      value: 1
  - name: BREQ
    description: "Block hardware request\nIf the channel x is activated (GPDMA_CxCR.EN\
      \ asserted) with SWREQ = 1 (software request for a memory-to-memory transfer),\
      \ this bit is ignored. Else:"
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: the selected hardware request is driven by a peripheral with a
        hardware request/acknowledge protocol at a burst level.
      value: 0
    - name: B_0x1
      description: the selected hardware request is driven by a peripheral with a
        hardware request/acknowledge protocol at a block level (see ).
      value: 1
  - name: PFREQ
    description: "Hardware request in peripheral flow control mode\nImportant: If\
      \ a given channel x is not implemented with this feature, this bit is reserved\
      \ and PFREQ is not present (see  for the list of the implemented channels with\
      \ this feature.\nIf the channel x is activated (GPDMA_CxCR.EN asserted) with\
      \ SWREQ = 1 (software request for a memory-to-memory transfer), this bit is\
      \ ignored. Else:\nNote: In peripheral flow control mode, there are the following\
      \ restrictions:\n- no 2D/repeated block support (GPDMA_CxBR1.BRC[10:0] must\
      \ be set to 0 if present)\n- the peripheral must be set as the source of the\
      \ transfer (DREQ = 0).\n- data packing to a wider destination width is not supported\
      \ (if destination width   source data width, GPDMA_CxTR1.PAM[1] must be set\
      \ to 0).\n- GPDMA_CxBR1.BNDT[15:0] must be programmed as a multiple of the source\
      \ (peripheral) burst size."
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: the selected hardware request is driven by a peripheral with a
        hardware request/acknowledge protocol in GPDMA control mode. The GPDMA is
        programmed with GPDMA_CxCTR1.BNDT[15:0] and this is internally used by the
        hardware for the block transfer completion.
      value: 0
    - name: B_0x1
      description: the selected hardware request is driven by a peripheral with a
        hardware request/acknowledge protocol in peripheral control mode. The GPDMA
        block transfer can be early completed by the peripheral itself (see  for more
        details).
      value: 1
  - name: TRIGM
    description: "trigger mode\nThese bits define the transfer granularity for its\
      \ conditioning by the trigger."
    bitOffset: 14
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 'at block level: the first burst read of each block transfer is
        conditioned by one hit trigger (channel x = 12 to 15, for each block if a
        2D/repeated block is configured with GPDMA_CxBR1.BRC[10:0] different  0).'
      value: 0
    - name: B_0x1
      description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated
        block level, the
      value: 1
    - name: B_0x2
      description: 'at link level: a LLI link transfer is conditioned by one hit trigger.
        The LLI data transfer (if any) is not conditioned.'
      value: 2
    - name: B_0x3
      description: 'at programmed burst level: If SWREQ = 1, each programmed burst
        read is conditioned by one hit trigger. If SWREQ = 0, each programmed burst
        that is requested by the selected peripheral, is conditioned by one hit trigger.'
      value: 3
  - name: TRIGSEL
    description: "trigger event input selection\nThese bits select the trigger event\
      \ input of the GPDMA transfer (as per ), with an active trigger event if TRIGPOL[1:0]\
      \ different  00."
    bitOffset: 16
    bitWidth: 6
    access: read-write
  - name: TRIGPOL
    description: "trigger event polarity\nThese bits define the polarity of the selected\
      \ trigger event input defined by TRIGSEL[5:0]."
    bitOffset: 24
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no trigger (masked trigger event)
      value: 0
    - name: B_0x1
      description: trigger on the rising edge
      value: 1
    - name: B_0x2
      description: trigger on the falling edge
      value: 2
    - name: B_0x3
      description: same as 00
      value: 3
  - name: TCEM
    description: "transfer complete event mode\nThese bits define the transfer granularity\
      \ for the transfer complete and half transfer complete events generation.\n\
      Note: If the initial LLI0 data transfer is null/void (directly programmed by\
      \ the internal register file with GPDMA_CxBR1.BNDT[15:0] = 0), then neither\
      \ the complete transfer event nor the half transfer event is generated.\nNote:\
      \ If the initial LLI0 data transfer is null/void (directly programmed by the\
      \ internal register file with GPDMA_CxBR1.BNDT[15:0] = 0), then neither the\
      \ complete transfer event nor the half transfer event is generated.\nNote: If\
      \ the initial LLI0 data transfer is null/void (i.e. directly programmed by the\
      \ internal register file with GPDMA_CxBR1.BNDT[15:0] =0 ), then the half transfer\
      \ event is not generated, and the transfer complete event is generated when\
      \ is completed the loading of the LLI1."
    bitOffset: 30
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 'at block level (when GPDMA_CxBR1.BNDT[15:0] = 0): the complete
        (and the half) transfer event is generated at the (respectively half of the)
        end of a block.'
      value: 0
    - name: B_0x1
      description: channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated
        block level (when GPDMA_CxBR1.BRC[10:0] =  0 and GPDMA_CxBR1.BNDT[15:0] =  0),
        the complete (and the half) transfer event is generated at the end (respectively
        half of the end) of the 2D/repeated block.
      value: 1
    - name: B_0x2
      description: 'at LLI level: the complete transfer event is generated at the
        end of the LLI transfer, including the update of the LLI if any. The half
        transfer event is generated at the half of the LLI data transfer (the LLI
        data transfer being a block transfer or a 2D/repeated block transfer for channel
        x = 12 to 15), if any data transfer.'
      value: 2
    - name: B_0x3
      description: 'at channel level: the complete transfer event is generated at
        the end of the last LLI transfer. The half transfer event is generated at
        the half of the data transfer of the last LLI. The last LLI updates the link
        address GPDMA_CxLLR.LA[15:2] to zero and clears all the GPDMA_CxLLR update
        bits (UT1, UT2, UB1, USA, UDA and ULL, plus UT3 and UB2 if present). If the
        channel transfer is continuous/infinite, no event is generated.'
      value: 3
- name: GPDMA_C7BR1
  displayName: GPDMA_C7BR1
  description: GPDMA channel 7 alternate block register 1
  addressOffset: 1048
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: BNDT
    description: "block number of data bytes to transfer from the source\nBlock size\
      \ transferred from the source. When the channel is enabled, this field becomes\
      \ read-only and is decremented, indicating the remaining number of data items\
      \ in the current source block to be transferred. BNDT[15:0] is programmed in\
      \ number of bytes, maximum source block size is 64 Kbytes -1.\nOnce the last\
      \ data transfer is completed (BNDT[15:0] = 0):\n- if GPDMA_CxLLR.UB1 = 1, this\
      \ field is updated by the LLI in the memory.\n- if GPDMA_CxLLR.UB1 = 0 and if\
      \ there is at least one not null Uxx update bit, this field is internally restored\
      \ to the programmed value.\n- if all GPDMA_CxLLR.Uxx = 0 and if GPDMA_CxLLR.LA[15:0]\
      \ different  0, this field is internally restored to the programmed value (infinite/continuous\
      \ last LLI).\n- if GPDMA_CxLLR = 0, this field is kept as zero following the\
      \ last LLI data transfer.\nNote: A non-null source block size must be a multiple\
      \ of the source data width (BNDT[2:0] versus GPDMA_CxTR1.SDW_LOG2[1:0]). Else\
      \ a user setting error is reported and no transfer is issued.\nWhen configured\
      \ in packing mode (GPDMA_CxTR1.PAM[1]=1 and destination data width different\
      \ from source data width), a non-null source block size must be a multiple of\
      \ the destination data width (BNDT[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]). Else\
      \ a user setting error is reported and no transfer is issued."
    bitOffset: 0
    bitWidth: 16
    access: read-write
  - name: BRC
    description: "Block repeat counter\nThis field contains the number of repetitions\
      \ of the current block (0 to 2047).\nWhen the channel is enabled, this field\
      \ becomes read-only. After decrements, this field indicates the remaining number\
      \ of blocks, excluding the current one. This counter is hardware decremented\
      \ for each completed block transfer.\nOnce the last block transfer is completed\
      \ (BRC[10:0] = BNDT[15:0] = 0):\nIf GPDMA_CxLLR.UB1 = 1, all GPDMA_CxBR1 fields\
      \ are updated by the next LLI in the memory.\nIf GPDMA_CxLLR.UB1 = 0 and if\
      \ there is at least one not null Uxx update bit, this field is internally restored\
      \ to the programmed value.\nif all GPDMA_CxLLR.Uxx = 0 and if GPDMA_CxLLR.LA[15:0]\
      \ different  0, this field is internally restored to the programmed value (infinite/continuous\
      \ last LLI).\nif GPDMA_CxLLR = 0, this field is kept as zero following the last\
      \ LLI and data transfer."
    bitOffset: 16
    bitWidth: 11
    access: read-write
  - name: SDEC
    description: source address decrement
    bitOffset: 28
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: At the end of a programmed burst transfer from the source, the
        GPDMA_CxSAR register is updated by adding the programmed offset GPDMA_CxTR3.SAO
        to the current GPDMA_CxSAR value (current source address)
      value: 0
    - name: B_0x1
      description: At the end of a programmed burst transfer from the source, the
        GPDMA_CxSAR register is updated by subtracting the programmed offset GPDMA_CxTR3.SAO
        to the current GPDMA_CxSAR value (current source address)
      value: 1
  - name: DDEC
    description: destination address decrement
    bitOffset: 29
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: At the end of a programmed burst transfer to the destination, the
        GPDMA_CxDAR register is updated by adding the programmed offset GPDMA_CxTR3.DAO
        to the current GPDMA_CxDAR value (current destination address)
      value: 0
    - name: B_0x1
      description: At the end of a programmed burst transfer to the destination, the
        GPDMA_CxDAR register is updated by subtracting the programmed offset GPDMA_CxTR3.DAO
        to the current GPDMA_CxDAR value (current destination address)
      value: 1
  - name: BRSDEC
    description: "Block repeat source address decrement\nNote: On top of this increment/decrement\
      \ (depending on BRSDEC), GPDMA_CxSAR is in the same time also updated by the\
      \ increment/decrement (depending on SDEC) of the GPDMA_CxTR3.SAO value, as it\
      \ is done after any programmed burst transfer."
    bitOffset: 30
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: at the end of a block transfer, the GPDMA_CxSAR register is updated
        by adding the programmed offset GPDMA_CxBR2.BRSAO to the current GPDMA_CxSAR
        value (current source address)
      value: 0
    - name: B_0x1
      description: at the end of a block transfer, the GPDMA_CxSAR register is updated
        by subtracting the programmed offset GPDMA_CxBR2.BRSAO from the current GPDMA_CxSAR
        value (current source address)
      value: 1
  - name: BRDDEC
    description: "Block repeat destination address decrement\nNote: On top of this\
      \ increment/decrement (depending on BRDDEC), GPDMA_CxDAR is in the same time\
      \ also updated by the increment/decrement (depending on DDEC) of the GPDMA_CxTR3.DAO\
      \ value, as it is usually done at the end of each programmed burst transfer."
    bitOffset: 31
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: at the end of a block transfer, the GPDMA_CxDAR register is updated
        by adding the programmed offset GPDMA_CxBR2.BRDAO to the current GPDMA_CxDAR
        value (current destination address)
      value: 0
    - name: B_0x1
      description: at the end of a block transfer, the GPDMA_CxDAR register is updated
        by subtracting the programmed offset GPDMA_CxBR2.BRDAO from the current GPDMA_CxDAR
        value (current destination address)
      value: 1
- name: GPDMA_C7SAR
  displayName: GPDMA_C7SAR
  description: GPDMA channel 7 source address register
  addressOffset: 1052
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SA
    description: "source address\nThis field is the pointer to the address from which\
      \ the next data is read.\nDuring the channel activity, depending on the source\
      \ addressing mode (GPDMA_CxTR1.SINC), this field is kept fixed or incremented\
      \ by the data width (GPDMA_CxTR1.SDW_LOG2[1:0]) after each burst source data,\
      \ reflecting the next address from which data is read.\nDuring the channel activity,\
      \ this address is updated after each completed source burst, consequently to:\n\
      the programmed source burst; either in fixed addressing mode or in contiguous-data\
      \ incremented mode. If contiguously incremented (GPDMA_CxTR1.SINC = 1), then\
      \ the additional address offset value is the programmed burst size, as defined\
      \ by GPDMA_CxTR1.SBL_1[5:0] and GPDMA_CxTR1.SDW_LOG2[21:0]\nthe additional source\
      \ incremented/decremented offset value as programmed by GPDMA_CxBR1.SDEC and\
      \ GPDMA_CxTR3.SAO[12:0]\nonce/if completed source block transfer, for a channel\
      \ x with 2D addressing capability (x = 12 to 15). additional block repeat source\
      \ incremented/decremented offset value as programmed by GPDMA_CxBR1.BRSDEC and\
      \ GPDMA_CxBR2.BRSAO[15:0]\nIn linked-list mode, after a LLI data transfer is\
      \ completed, this register is automatically updated by GPDMA from the memory,\
      \ provided the LLI is set with GPDMA_CxLLR.USA = 1.\nNote: A source address\
      \ must be aligned with the programmed data width of a source burst (SA[2:0]\
      \ versus GPDMA_CxTR1.SDW_LOG2[1:0]). Else, a user setting error is reported\
      \ and no transfer is issued.\nWhen the source block size is not a multiple of\
      \ the source burst size and is a multiple of the source data width, the last\
      \ programmed source burst is not completed and is internally shorten to match\
      \ the block size. In this case, the additional GPDMA_CxTR3.SAO[12:0] is not\
      \ applied."
    bitOffset: 0
    bitWidth: 32
    access: read-write
- name: GPDMA_C7DAR
  displayName: GPDMA_C7DAR
  description: GPDMA channel 7 destination address register
  addressOffset: 1056
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: DA
    description: "destination address\nThis field is the pointer to the address from\
      \ which the next data is written.\nDuring the channel activity, depending on\
      \ the destination addressing mode (GPDMA_CxTR1.DINC), this field is kept fixed\
      \ or incremented by the data width (GPDMA_CxTR1.DDW_LOG2[21:0]) after each burst\
      \ destination data, reflecting the next address from which data is written.\n\
      During the channel activity, this address is updated after each completed destination\
      \ burst, consequently to:\nthe programmed destination burst; either in fixed\
      \ addressing mode or in contiguous-data incremented mode. If contiguously incremented\
      \ (GPDMA_CxTR1.DINC = 1), then the additional address offset value is the programmed\
      \ burst size, as defined by GPDMA_CxTR1.DBL_1[5:0] and GPDMA_CxTR1.DDW_LOG2[1:0]\n\
      the additional destination incremented/decremented offset value as programmed\
      \ by GPDMA_CxBR1.DDEC and GPDMA_CxTR3.DAO[12:0]\nonce/if completed destination\
      \ block transfer, for a channel x with 2D addressing capability (x = 12 to 15),\
      \ the additional block repeat destination incremented/decremented offset value\
      \ as programmed by GPDMA_CxBR1.BRDDEC and GPDMA_CxBR2.BRDAO[15:0]\nIn linked-list\
      \ mode, after a LLI data transfer is completed, this register is automatically\
      \ updated by the GPDMA from the memory, provided the LLI is set with GPDMA_CxLLR.UDA\
      \ = 1.\nNote: A destination address must be aligned with the programmed data\
      \ width of a destination burst (DA[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]). Else,\
      \ a user setting error is reported and no transfer is issued."
    bitOffset: 0
    bitWidth: 32
    access: read-write
- name: GPDMA_C7TR3
  displayName: GPDMA_C7TR3
  description: GPDMA channel 7 transfer register 3
  addressOffset: 1060
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SAO
    description: "source address offset increment\nThe source address, pointed by\
      \ GPDMA_CxSAR, is incremented or decremented (depending on GPDMA_CxBR1.SDEC)\
      \ by this offset SAO[12:0] for each programmed source burst. This offset is\
      \ not including and is added to the programmed burst size when the completed\
      \ burst is addressed in incremented mode (GPDMA_CxTR1.SINC = 1).\nNote: A source\
      \ address offset must be aligned with the programmed data width of a source\
      \ burst (SAO[2:0] versus GPDMA_CxTR1.SDW_LOG2[1:0]). Else a user setting error\
      \ is reported and none transfer is issued.\nWhen the source block size is not\
      \ a multiple of the destination burst size and is a multiple of the source data\
      \ width, then the last programmed source burst is not completed and is internally\
      \ shorten to match the block size. In this case, the additional GPDMA_CxTR3.SAO[12:0]\
      \ is not applied."
    bitOffset: 0
    bitWidth: 13
    access: read-write
  - name: DAO
    description: "destination address offset increment\nThe destination address, pointed\
      \ by GPDMA_CxDAR, is incremented or decremented (depending on GPDMA_CxBR1.DDEC)\
      \ by this offset DAO[12:0] for each programmed destination burst. This offset\
      \ is not including and is added to the programmed burst size when the completed\
      \ burst is addressed in incremented mode (GPDMA_CxTR1.DINC = 1).\nNote: A destination\
      \ address offset must be aligned with the programmed data width of a destination\
      \ burst (DAO[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]). Else, a user setting error\
      \ is reported and no transfer is issued."
    bitOffset: 16
    bitWidth: 13
    access: read-write
- name: GPDMA_C7BR2
  displayName: GPDMA_C7BR2
  description: GPDMA channel 7 block register 2
  addressOffset: 1064
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: BRSAO
    description: "Block repeated source address offset\nFor a channel with 2D addressing\
      \ capability, this field is used to update (by addition or subtraction depending\
      \ on GPDMA_CxBR1.BRSDEC) the current source address (GPDMA_CxSAR) at the end\
      \ of a block transfer.\nNote: A block repeated source address offset must be\
      \ aligned with the programmed data width of a source burst (BRSAO[2:0] versus\
      \ GPDMA_CxTR1.SDW_LOG2[1:0]). Else a user setting error is reported and no transfer\
      \ is issued.\nBRSAO[15:0] must be set to 0 in peripheral flow-control mode (if\
      \ GPDMA_CxTR2.PFREQ = 1)."
    bitOffset: 0
    bitWidth: 16
    access: read-write
  - name: BRDAO
    description: "Block repeated destination address offset\nFor a channel with 2D\
      \ addressing capability, this field is used to update (by addition or subtraction\
      \ depending on GPDMA_CxBR1.BRDDEC) the current destination address (GPDMA_CxDAR)\
      \ at the end of a block transfer.\nNote: A block repeated destination address\
      \ offset must be aligned with the programmed data width of a destination burst\
      \ (BRDAO[2:0] versus GPDMA_CxTR1.DDW_LOG2[1:0]). Else a user setting error is\
      \ reported and no transfer is issued.\nBRDAO[15:0] must be set to 0 in peripheral\
      \ flow-control mode (if GPDMA_CxTR2.PFREQ = 1)."
    bitOffset: 16
    bitWidth: 16
    access: read-write
- name: GPDMA_C7LLR
  displayName: GPDMA_C7LLR
  description: GPDMA channel 7 alternate linked-list address register
  addressOffset: 1100
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: LA
    description: "pointer (16-bit low-significant address) to the next linked-list\
      \ data structure\nIf UT1 = UT2 = UB1 = USA = UDA = ULL = 0 and if LA[15:20]\
      \ = 0, the current LLI is the last one. The channel transfer is completed without\
      \ any update of the linked-list GPDMA register file.\nElse, this field is the\
      \ pointer to the memory address offset from which the next linked-list data\
      \ structure is automatically fetched from, once the data transfer is completed,\
      \ in order to conditionally update the linked-list GPDMA internal register file\
      \ (GPDMA_CxCTR1, GPDMA_CxTR2, GPDMA_CxBR1, GPDMA_CxSAR, GPDMA_CxDAR and GPDMA_CxLLR).\n\
      Note: The user must program the pointer to be 32-bit aligned. The two low-significant\
      \ bits are write ignored."
    bitOffset: 2
    bitWidth: 14
    access: read-write
  - name: ULL
    description: "Update GPDMA_CxLLR register from memory\nThis bit is used to control\
      \ the update of GPDMA_CxLLR from the memory during the link transfer."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no GPDMA_CxLLR update
      value: 0
    - name: B_0x1
      description: GPDMA_CxLLR update
      value: 1
  - name: UB2
    description: "Update GPDMA_CxBR2 from memory\nThis bit controls the update of\
      \ GPDMA_CxBR2 from the memory during the link transfer."
    bitOffset: 25
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no GPDMA_CxBR2 update
      value: 0
    - name: B_0x1
      description: GPDMA_CxBR2 update
      value: 1
  - name: UT3
    description: "Update GPDMA_CxTR3 from memory\nThis bit controls the update of\
      \ GPDMA_CxTR3 from the memory during the link transfer."
    bitOffset: 26
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no GPDMA_CxTR3 update
      value: 0
    - name: B_0x1
      description: GPDMA_CxTR3 update
      value: 1
  - name: UDA
    description: "Update GPDMA_CxDAR register from memory\nThis bit is used to control\
      \ the update of GPDMA_CxDAR from the memory during the link transfer."
    bitOffset: 27
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no GPDMA_CxDAR update
      value: 0
    - name: B_0x1
      description: GPDMA_CxDAR update
      value: 1
  - name: USA
    description: "update GPDMA_CxSAR from memory\nThis bit controls the update of\
      \ GPDMA_CxSAR from the memory during the link transfer."
    bitOffset: 28
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no GPDMA_CxSAR update
      value: 0
    - name: B_0x1
      description: GPDMA_CxSAR update
      value: 1
  - name: UB1
    description: "Update GPDMA_CxBR1 from memory\nThis bit controls the update of\
      \ GPDMA_CxBR1 from the memory during the link transfer. If UB1 = 0 and if GPDMA_CxLLR\
      \ different  0, the linked-list is not completed. GPDMA_CxBR1.BNDT[15:0] is\
      \ then restored to the programmed value after data transfer is completed and\
      \ before the link transfer."
    bitOffset: 29
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no GPDMA_CxBR1 update from memory (GPDMA_CxBR1.BNDT[15:0] restored
        if any link transfer)
      value: 0
    - name: B_0x1
      description: GPDMA_CxBR1 update
      value: 1
  - name: UT2
    description: "Update GPDMA_CxTR2 from memory\nThis bit controls the update of\
      \ GPDMA_CxTR2 from the memory during the link transfer."
    bitOffset: 30
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no GPDMA_CxTR2 update
      value: 0
    - name: B_0x1
      description: GPDMA_CxTR2 update
      value: 1
  - name: UT1
    description: "Update GPDMA_CxTR1 from memory\nThis bit controls the update of\
      \ GPDMA_CxTR1 from the memory during the link transfer."
    bitOffset: 31
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no GPDMA_CxTR1 update
      value: 0
    - name: B_0x1
      description: GPDMA_CxTR1 update
      value: 1
interrupts:
- name: GPDMA1_CH0
  description: GPDMA1 channel 0 global interrupt
  value: 27
- name: GPDMA1_CH1
  description: GPDMA1 channel 1 global interrupt
  value: 28
- name: GPDMA1_CH2
  description: GPDMA1 channel 2 global interrupt
  value: 29
- name: GPDMA1_CH3
  description: GPDMA1 channel 3 global interrupt
  value: 30
- name: GPDMA1_CH4
  description: GPDMA1 channel 4 global interrupt
  value: 31
- name: GPDMA1_CH5
  description: GPDMA1 channel 5 global interrupt
  value: 32
- name: GPDMA1_CH6
  description: GPDMA1 channel 6 global interrupt
  value: 33
- name: GPDMA1_CH7
  description: GPDMA1 channel 7 global interrupt
  value: 34
addressBlocks:
- offset: 0
  size: 4096
  usage: registers
