# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../signal_generator_vivado.srcs/sources_1/ip/ram_12x16/sim/ram_12x16.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
