device top_level:

inputs [("__in0",1)]
outputs [("__out0",1)]
states []

$Pure.dispatch :: W4 -> W1 -> W5
$Pure.dispatch $0 $1 = 5'case {1'$1, 4'$0} of
    {1'_, 3'h1, 1'_} -> 5'h4
    _ -> 5'case {1'$1, 4'$0} of
      {1'_, 3'h2, 1'_} -> 5'h8
      _ -> 5'case {1'$1, 4'$0} of
        {1'_, 3'h3, 1'_} -> 5'h2
        _ -> 5'case {1'$1, 4'$0} of
          {1'_, 3'h4, 1'_} -> 5'h0
          _ -> 5'case {1'$1, 4'$0} of
            {1'@, 3'h0, 1'@} -> $LL.Pure.dispatch2

$Pure.start :: W5
$Pure.start  = 5'h6

$LL.Main.loop4 :: W1 -> W1 -> W5
$LL.Main.loop4 $0 $1 = 5'case 1'case 1'$0 of
      {1'@} -> ReWire.Prelude.&&1 of
    {1'@} -> Main.loop3

$LL.Pure.dispatch3 :: W1 -> W1 -> W5
$LL.Pure.dispatch3 $0 $1 = 5'case {1'$1, 1'$0} of
    {1'@, 1'@} -> $LL.Main.loop4

Main.loop3 :: W1 -> W5
Main.loop3 $0 = {1'$0, 3'h0, 1'$0}

$LL.Pure.dispatch2 :: W1 -> W1 -> W5
$LL.Pure.dispatch2 $0 $1 = 5'case {1'$0, 1'$1} of
    {1'@, 1'@} -> $LL.Pure.dispatch3

ReWire.Prelude.&&1 :: W1 -> W1
ReWire.Prelude.&&1 $0 = 1'case {1'$0, 1'h1} of
    {1'h1, 1'@} -> Id
    _ -> 1'case {1'$0, 1'h1} of
      {1'h0, 1'_} -> 1'h0