#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_0000018a6c925060 .scope module, "tb_fsm_mascota" "tb_fsm_mascota" 2 3;
 .timescale -9 -12;
v0000018a6c97a7a0_0 .var "A", 0 0;
v0000018a6c97ab60_0 .var "B", 0 0;
v0000018a6c979bc0_0 .var "C", 0 0;
v0000018a6c97ae80_0 .var "clk", 0 0;
v0000018a6c979b20_0 .net "output1", 7 0, v0000018a6c979440_0;  1 drivers
v0000018a6c979760_0 .net "output2", 3 0, v0000018a6c97a2a0_0;  1 drivers
v0000018a6c979c60_0 .var "reset", 0 0;
v0000018a6c97ad40_0 .var "time_control", 1 0;
S_0000018a6c91c4b0 .scope begin, "TEST_CASE" "TEST_CASE" 2 84, 2 84 0, S_0000018a6c925060;
 .timescale -9 -12;
S_0000018a6c91c640 .scope module, "uut" "fsm_mascota" 2 16, 3 1 0, S_0000018a6c925060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "C";
    .port_info 5 /INPUT 2 "time_control";
    .port_info 6 /OUTPUT 8 "output1";
    .port_info 7 /OUTPUT 4 "output2";
P_0000018a6c8d2550 .param/l "BASE_INTERVAL" 0 3 25, +C4<00000000000000000000000000001010>;
P_0000018a6c8d2588 .param/l "S0" 0 3 12, +C4<00000000000000000000000000000000>;
P_0000018a6c8d25c0 .param/l "S1" 0 3 13, +C4<00000000000000000000000000000001>;
P_0000018a6c8d25f8 .param/l "S2" 0 3 14, +C4<00000000000000000000000000000010>;
P_0000018a6c8d2630 .param/l "S3" 0 3 15, +C4<00000000000000000000000000000011>;
P_0000018a6c8d2668 .param/l "S4" 0 3 16, +C4<00000000000000000000000000000100>;
P_0000018a6c8d26a0 .param/l "S5" 0 3 17, +C4<00000000000000000000000000000101>;
v0000018a6c924c80_0 .net "A", 0 0, v0000018a6c97a7a0_0;  1 drivers
v0000018a6c9245a0_0 .net "B", 0 0, v0000018a6c97ab60_0;  1 drivers
v0000018a6c924820_0 .net "C", 0 0, v0000018a6c979bc0_0;  1 drivers
v0000018a6c924320_0 .net *"_ivl_0", 31 0, L_0000018a6c97af20;  1 drivers
v0000018a6c9248c0_0 .net *"_ivl_10", 31 0, L_0000018a6c97ade0;  1 drivers
L_0000018a6c9c0118 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018a6c9241e0_0 .net *"_ivl_13", 28 0, L_0000018a6c9c0118;  1 drivers
v0000018a6c924500_0 .net *"_ivl_14", 31 0, L_0000018a6c97a0c0;  1 drivers
v0000018a6c924280_0 .net *"_ivl_16", 31 0, L_0000018a6c97a520;  1 drivers
L_0000018a6c9c0160 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018a6c924be0_0 .net *"_ivl_19", 28 0, L_0000018a6c9c0160;  1 drivers
v0000018a6c924dc0_0 .net *"_ivl_20", 31 0, L_0000018a6c979e40;  1 drivers
v0000018a6c924640_0 .net *"_ivl_22", 31 0, L_0000018a6c979da0;  1 drivers
L_0000018a6c9c01a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018a6c9243c0_0 .net *"_ivl_25", 28 0, L_0000018a6c9c01a8;  1 drivers
v0000018a6c924d20_0 .net *"_ivl_26", 31 0, L_0000018a6c97a020;  1 drivers
L_0000018a6c9c01f0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0000018a6c9246e0_0 .net/2u *"_ivl_28", 31 0, L_0000018a6c9c01f0;  1 drivers
L_0000018a6c9c0088 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018a6c924e60_0 .net *"_ivl_3", 28 0, L_0000018a6c9c0088;  1 drivers
v0000018a6c924f00_0 .net *"_ivl_30", 31 0, L_0000018a6c97a5c0;  1 drivers
v0000018a6c924460_0 .net *"_ivl_4", 31 0, L_0000018a6c979580;  1 drivers
L_0000018a6c9c00d0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018a6c924140_0 .net *"_ivl_7", 28 0, L_0000018a6c9c00d0;  1 drivers
v0000018a6c924780_0 .net *"_ivl_8", 31 0, L_0000018a6c979d00;  1 drivers
v0000018a6c924fa0_0 .net "average", 3 0, L_0000018a6c97a160;  1 drivers
v0000018a6c924960_0 .net "clk", 0 0, v0000018a6c97ae80_0;  1 drivers
v0000018a6c924b40_0 .var "current_state", 2 0;
v0000018a6c924a00_0 .var "decrement_amount_S0", 3 0;
v0000018a6c924aa0_0 .var "decrement_amount_S1", 3 0;
v0000018a6c9240a0_0 .var "decrement_amount_S2", 3 0;
v0000018a6c979620_0 .var "decrement_amount_S3", 3 0;
v0000018a6c9798a0_0 .var "decrement_amount_S4", 3 0;
v0000018a6c979080_0 .var "decrement_interval", 31 0;
v0000018a6c97a8e0_0 .var "next_state", 2 0;
v0000018a6c979440_0 .var "output1", 7 0;
v0000018a6c97a2a0_0 .var "output2", 3 0;
v0000018a6c97a340_0 .net "reset", 0 0, v0000018a6c979c60_0;  1 drivers
v0000018a6c9796c0_0 .net "time_control", 1 0, v0000018a6c97ad40_0;  1 drivers
v0000018a6c979940_0 .var "timer", 31 0;
v0000018a6c97aac0_0 .var "var_S0", 2 0;
v0000018a6c979a80_0 .var "var_S1", 2 0;
v0000018a6c97a980_0 .var "var_S2", 2 0;
v0000018a6c97a700_0 .var "var_S3", 2 0;
v0000018a6c9799e0_0 .var "var_S4", 2 0;
E_0000018a6c8fc720/0 .event anyedge, v0000018a6c924b40_0, v0000018a6c97aac0_0, v0000018a6c979a80_0, v0000018a6c97a980_0;
E_0000018a6c8fc720/1 .event anyedge, v0000018a6c97a700_0, v0000018a6c9799e0_0;
E_0000018a6c8fc720 .event/or E_0000018a6c8fc720/0, E_0000018a6c8fc720/1;
E_0000018a6c8fd320 .event posedge, v0000018a6c97a340_0, v0000018a6c924960_0;
E_0000018a6c8fc6a0 .event posedge, v0000018a6c924960_0;
E_0000018a6c8fc7e0 .event anyedge, v0000018a6c9796c0_0;
L_0000018a6c97af20 .concat [ 3 29 0 0], v0000018a6c97aac0_0, L_0000018a6c9c0088;
L_0000018a6c979580 .concat [ 3 29 0 0], v0000018a6c979a80_0, L_0000018a6c9c00d0;
L_0000018a6c979d00 .arith/sum 32, L_0000018a6c97af20, L_0000018a6c979580;
L_0000018a6c97ade0 .concat [ 3 29 0 0], v0000018a6c97a980_0, L_0000018a6c9c0118;
L_0000018a6c97a0c0 .arith/sum 32, L_0000018a6c979d00, L_0000018a6c97ade0;
L_0000018a6c97a520 .concat [ 3 29 0 0], v0000018a6c97a700_0, L_0000018a6c9c0160;
L_0000018a6c979e40 .arith/sum 32, L_0000018a6c97a0c0, L_0000018a6c97a520;
L_0000018a6c979da0 .concat [ 3 29 0 0], v0000018a6c9799e0_0, L_0000018a6c9c01a8;
L_0000018a6c97a020 .arith/sum 32, L_0000018a6c979e40, L_0000018a6c979da0;
L_0000018a6c97a5c0 .arith/div 32, L_0000018a6c97a020, L_0000018a6c9c01f0;
L_0000018a6c97a160 .part L_0000018a6c97a5c0, 0, 4;
    .scope S_0000018a6c91c640;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018a6c979940_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000018a6c924a00_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000018a6c924aa0_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000018a6c9240a0_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000018a6c979620_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000018a6c9798a0_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_0000018a6c91c640;
T_1 ;
    %wait E_0000018a6c8fc7e0;
    %load/vec4 v0000018a6c9796c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000018a6c979080_0, 0, 32;
    %jmp T_1.4;
T_1.1 ;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000018a6c979080_0, 0, 32;
    %jmp T_1.4;
T_1.2 ;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0000018a6c979080_0, 0, 32;
    %jmp T_1.4;
T_1.3 ;
    %pushi/vec4 40, 0, 32;
    %store/vec4 v0000018a6c979080_0, 0, 32;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000018a6c91c640;
T_2 ;
    %wait E_0000018a6c8fd320;
    %load/vec4 v0000018a6c97a340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000018a6c924b40_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000018a6c97a8e0_0;
    %assign/vec4 v0000018a6c924b40_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000018a6c91c640;
T_3 ;
    %wait E_0000018a6c8fc6a0;
    %load/vec4 v0000018a6c924b40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000018a6c97a8e0_0, 0, 3;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0000018a6c924fa0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %load/vec4 v0000018a6c924c80_0;
    %flag_set/vec4 9;
    %jmp/0 T_3.10, 9;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.11, 9;
T_3.10 ; End of true expr.
    %load/vec4 v0000018a6c924820_0;
    %flag_set/vec4 10;
    %jmp/0 T_3.12, 10;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_3.13, 10;
T_3.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.13, 10;
 ; End of false expr.
    %blend;
T_3.13;
    %jmp/0 T_3.11, 9;
 ; End of false expr.
    %blend;
T_3.11;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %pad/s 3;
    %store/vec4 v0000018a6c97a8e0_0, 0, 3;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0000018a6c924fa0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_3.14, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %load/vec4 v0000018a6c924c80_0;
    %flag_set/vec4 9;
    %jmp/0 T_3.16, 9;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_3.17, 9;
T_3.16 ; End of true expr.
    %load/vec4 v0000018a6c924820_0;
    %flag_set/vec4 10;
    %jmp/0 T_3.18, 10;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.19, 10;
T_3.18 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_3.19, 10;
 ; End of false expr.
    %blend;
T_3.19;
    %jmp/0 T_3.17, 9;
 ; End of false expr.
    %blend;
T_3.17;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %pad/s 3;
    %store/vec4 v0000018a6c97a8e0_0, 0, 3;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0000018a6c924fa0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_3.20, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_3.21, 8;
T_3.20 ; End of true expr.
    %load/vec4 v0000018a6c924c80_0;
    %flag_set/vec4 9;
    %jmp/0 T_3.22, 9;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.23, 9;
T_3.22 ; End of true expr.
    %load/vec4 v0000018a6c924820_0;
    %flag_set/vec4 10;
    %jmp/0 T_3.24, 10;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.25, 10;
T_3.24 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.25, 10;
 ; End of false expr.
    %blend;
T_3.25;
    %jmp/0 T_3.23, 9;
 ; End of false expr.
    %blend;
T_3.23;
    %jmp/0 T_3.21, 8;
 ; End of false expr.
    %blend;
T_3.21;
    %pad/s 3;
    %store/vec4 v0000018a6c97a8e0_0, 0, 3;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0000018a6c924fa0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_3.26, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_3.27, 8;
T_3.26 ; End of true expr.
    %load/vec4 v0000018a6c924c80_0;
    %flag_set/vec4 9;
    %jmp/0 T_3.28, 9;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_3.29, 9;
T_3.28 ; End of true expr.
    %load/vec4 v0000018a6c924820_0;
    %flag_set/vec4 10;
    %jmp/0 T_3.30, 10;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_3.31, 10;
T_3.30 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_3.31, 10;
 ; End of false expr.
    %blend;
T_3.31;
    %jmp/0 T_3.29, 9;
 ; End of false expr.
    %blend;
T_3.29;
    %jmp/0 T_3.27, 8;
 ; End of false expr.
    %blend;
T_3.27;
    %pad/s 3;
    %store/vec4 v0000018a6c97a8e0_0, 0, 3;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0000018a6c924fa0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_3.32, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_3.33, 8;
T_3.32 ; End of true expr.
    %load/vec4 v0000018a6c924c80_0;
    %flag_set/vec4 9;
    %jmp/0 T_3.34, 9;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.35, 9;
T_3.34 ; End of true expr.
    %load/vec4 v0000018a6c924820_0;
    %flag_set/vec4 10;
    %jmp/0 T_3.36, 10;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.37, 10;
T_3.36 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_3.37, 10;
 ; End of false expr.
    %blend;
T_3.37;
    %jmp/0 T_3.35, 9;
 ; End of false expr.
    %blend;
T_3.35;
    %jmp/0 T_3.33, 8;
 ; End of false expr.
    %blend;
T_3.33;
    %pad/s 3;
    %store/vec4 v0000018a6c97a8e0_0, 0, 3;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0000018a6c97a340_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.38, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.39, 8;
T_3.38 ; End of true expr.
    %pushi/vec4 5, 0, 32;
    %jmp/0 T_3.39, 8;
 ; End of false expr.
    %blend;
T_3.39;
    %pad/s 3;
    %store/vec4 v0000018a6c97a8e0_0, 0, 3;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000018a6c91c640;
T_4 ;
    %wait E_0000018a6c8fd320;
    %load/vec4 v0000018a6c97a340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000018a6c97aac0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000018a6c979a80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000018a6c97a980_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000018a6c97a700_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000018a6c9799e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018a6c979940_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000018a6c979940_0;
    %load/vec4 v0000018a6c979080_0;
    %cmp/u;
    %jmp/0xz  T_4.2, 5;
    %load/vec4 v0000018a6c979940_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000018a6c979940_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018a6c979940_0, 0;
    %load/vec4 v0000018a6c97aac0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.4, 5;
    %load/vec4 v0000018a6c97aac0_0;
    %pad/u 4;
    %load/vec4 v0000018a6c924a00_0;
    %sub;
    %pad/u 3;
    %assign/vec4 v0000018a6c97aac0_0, 0;
T_4.4 ;
    %load/vec4 v0000018a6c979a80_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.6, 5;
    %load/vec4 v0000018a6c979a80_0;
    %pad/u 4;
    %load/vec4 v0000018a6c924a00_0;
    %sub;
    %pad/u 3;
    %assign/vec4 v0000018a6c979a80_0, 0;
T_4.6 ;
    %load/vec4 v0000018a6c97a980_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.8, 5;
    %load/vec4 v0000018a6c97a980_0;
    %pad/u 4;
    %load/vec4 v0000018a6c924a00_0;
    %sub;
    %pad/u 3;
    %assign/vec4 v0000018a6c97a980_0, 0;
T_4.8 ;
    %load/vec4 v0000018a6c97a700_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.10, 5;
    %load/vec4 v0000018a6c97a700_0;
    %pad/u 4;
    %load/vec4 v0000018a6c924a00_0;
    %sub;
    %pad/u 3;
    %assign/vec4 v0000018a6c97a700_0, 0;
T_4.10 ;
    %load/vec4 v0000018a6c9799e0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.12, 5;
    %load/vec4 v0000018a6c9799e0_0;
    %pad/u 4;
    %load/vec4 v0000018a6c924a00_0;
    %sub;
    %pad/u 3;
    %assign/vec4 v0000018a6c9799e0_0, 0;
T_4.12 ;
T_4.3 ;
    %load/vec4 v0000018a6c9245a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %load/vec4 v0000018a6c924b40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %jmp T_4.21;
T_4.16 ;
    %load/vec4 v0000018a6c97aac0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000018a6c97aac0_0, 0;
    %jmp T_4.21;
T_4.17 ;
    %load/vec4 v0000018a6c979a80_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000018a6c979a80_0, 0;
    %jmp T_4.21;
T_4.18 ;
    %load/vec4 v0000018a6c97a980_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000018a6c97a980_0, 0;
    %jmp T_4.21;
T_4.19 ;
    %load/vec4 v0000018a6c97a700_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000018a6c97a700_0, 0;
    %jmp T_4.21;
T_4.20 ;
    %load/vec4 v0000018a6c9799e0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000018a6c9799e0_0, 0;
    %jmp T_4.21;
T_4.21 ;
    %pop/vec4 1;
T_4.14 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000018a6c91c640;
T_5 ;
    %wait E_0000018a6c8fc720;
    %load/vec4 v0000018a6c924b40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v0000018a6c97aac0_0;
    %pad/u 8;
    %store/vec4 v0000018a6c979440_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000018a6c97a2a0_0, 0, 4;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v0000018a6c979a80_0;
    %pad/u 8;
    %store/vec4 v0000018a6c979440_0, 0, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000018a6c97a2a0_0, 0, 4;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0000018a6c97a980_0;
    %pad/u 8;
    %store/vec4 v0000018a6c979440_0, 0, 8;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000018a6c97a2a0_0, 0, 4;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0000018a6c97a700_0;
    %pad/u 8;
    %store/vec4 v0000018a6c979440_0, 0, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000018a6c97a2a0_0, 0, 4;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0000018a6c9799e0_0;
    %pad/u 8;
    %store/vec4 v0000018a6c979440_0, 0, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000018a6c97a2a0_0, 0, 4;
    %jmp T_5.6;
T_5.5 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018a6c979440_0, 0, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000018a6c97a2a0_0, 0, 4;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000018a6c925060;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a6c97ae80_0, 0, 1;
T_6.0 ;
    %delay 5000, 0;
    %load/vec4 v0000018a6c97ae80_0;
    %inv;
    %store/vec4 v0000018a6c97ae80_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0000018a6c925060;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a6c979c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a6c97a7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a6c97ab60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a6c979bc0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000018a6c97ad40_0, 0, 2;
    %delay 15000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a6c979c60_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000018a6c97aac0_0, 0, 3;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000018a6c979a80_0, 0, 3;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000018a6c97a980_0, 0, 3;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000018a6c97a700_0, 0, 3;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000018a6c9799e0_0, 0, 3;
    %delay 1000000, 0;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018a6c979c60_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a6c979c60_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000018a6c97ad40_0, 0, 2;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000018a6c97aac0_0, 0, 3;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000018a6c979a80_0, 0, 3;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000018a6c97a980_0, 0, 3;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000018a6c97a700_0, 0, 3;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000018a6c9799e0_0, 0, 3;
    %delay 500000, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000018a6c97ad40_0, 0, 2;
    %delay 1000000, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000018a6c97aac0_0, 0, 3;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000018a6c979a80_0, 0, 3;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000018a6c97a980_0, 0, 3;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000018a6c97a700_0, 0, 3;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000018a6c9799e0_0, 0, 3;
    %vpi_call 2 76 "$stop" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0000018a6c925060;
T_8 ;
    %vpi_call 2 81 "$monitor", "Time: %0d, State: %0d, Output1: %0h, Output2: %0d, Var_S0: %0h, Var_S1: %0h, Var_S2: %0h, Var_S3: %0h, Var_S4: %0h", $time, v0000018a6c924b40_0, v0000018a6c979b20_0, v0000018a6c979760_0, v0000018a6c97aac0_0, v0000018a6c979a80_0, v0000018a6c97a980_0, v0000018a6c97a700_0, v0000018a6c9799e0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000018a6c925060;
T_9 ;
    %fork t_1, S_0000018a6c91c4b0;
    %jmp t_0;
    .scope S_0000018a6c91c4b0;
t_1 ;
    %vpi_call 2 85 "$dumpfile", "fsm_mascota_tb.vcd" {0 0 0};
    %vpi_call 2 86 "$dumpvars", 32'sb11111111111111111111111111111111, S_0000018a6c91c640 {0 0 0};
    %delay 180000000, 0;
    %vpi_call 2 87 "$finish" {0 0 0};
    %end;
    .scope S_0000018a6c925060;
t_0 %join;
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_fsm_mascota.v";
    "./fsm_mascota.v";
