Initializing gui preferences from file  /home/AS20233757/.synopsys_dc_gui/preferences.tcl
Current time:       Tue Jun 11 23:05:44 2024
Hostname:           cpu
CPU Model:          AMD EPYC 9654 96-Core Processor
CPU Details:        Cores = 1 : Sockets = 1 : Cache Size = 1024 KB : Freq = 2.40 GHz
OS:                 Linux 3.10.0-1160.el7.x86_64
RAM:                1511 GB (Free  41 GB)
Swap:               127 GB (Free 127 GB)
Work Filesystem:    /home mounted to 20.20.20.20:/linux_home
Tmp Filesystem:     / mounted to /dev/nvme0n1p2
Work Disk:          35840 GB (Free 30334 GB)
Tmp Disk:           1658 GB (Free 1558 GB)

CPU Load: 1822%, Ram Free: 41 GB, Swap Free: 127 GB, Work Disk Free: 30334 GB, Tmp Disk Free: 1558 GB
#!/bin/bash
################################################################################
## AS501
## Final Project
## DC Synthesis Script
################################################################################
## Copyright (c) 2024 by Smart Energy-Efficient Design Lab. (SEED), KAIST
## All rights reserved.
##
##                            Written by Hyungjoon Bae (jo_on@kaist.ac.kr)
##                            Supervised by Wanyeong Jung (wanyeong@kaist.ac.kr)
################################################################################
################################################################################
## Don't touch
##
# Setup number of cores
set_host_options -max_cores 8
1
# Setup library
set_app_var search_path "$LIB_DIR $search_path"
/technology/SAED32/lib . /tools/Synopsys/dc/V-2023.12-SP1/libraries/syn /tools/Synopsys/dc/V-2023.12-SP1/dw/syn_ver /tools/Synopsys/dc/V-2023.12-SP1/dw/sim_ver
set_app_var target_library "$TARGET_DB_FILES $TARGET_MEM_DB_FILES"
/technology/SAED32/lib/stdcell_rvt/db_nldm/saed32rvt_tt1p05v25c.db /technology/SAED32/lib/sram/db_nldm/saed32sram_tt1p05v25c.db
set_app_var synthetic_library dw_foundation.sldb
dw_foundation.sldb
set_app_var link_library "* $target_library $synthetic_library"
* /technology/SAED32/lib/stdcell_rvt/db_nldm/saed32rvt_tt1p05v25c.db /technology/SAED32/lib/sram/db_nldm/saed32sram_tt1p05v25c.db dw_foundation.sldb
# Enable inference of multibit registers from the buses
set_app_var hdlin_infer_multibit default_all
default_all
# Remove new variable info messages from the end of the log file
set_app_var sh_new_variable_message false
false
# Define the verification setup file for Formality
set_svf $OUT_DIR/$TOP_NAME.mapped.svf
1
# Make work directory which contains *.pvl, *.syn, *.mr
define_design_lib work -path $OUT_DIR/work
1
# Read RTL source files
analyze -format sverilog -define $DEFINE_LIST $RTL_LIST
Running PRESTO HDLC
Compiling source file /home/AS20233757/AS501_assignment/syn/../rtl/soc_top/soc_top.sv
Compiling source file /home/AS20233757/AS501_assignment/syn/../rtl/bus/bus_top.sv
Compiling source file /home/AS20233757/AS501_assignment/syn/../rtl/cpu_top/cpu_top.sv
Compiling source file /home/AS20233757/AS501_assignment/syn/../rtl/npu_top/npu_top.sv
Compiling source file /home/AS20233757/AS501_assignment/syn/../rtl/npu_top/npu.sv
Warning:  /home/AS20233757/AS501_assignment/syn/../rtl/npu_top/npu.sv:102: the undeclared symbol 'cliff_8_on' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/AS20233757/AS501_assignment/syn/../rtl/common/memory_map.sv
Compiling source file /home/AS20233757/AS501_assignment/syn/../rtl/common/bus_package.sv
Compiling source file /home/AS20233757/AS501_assignment/syn/../rtl/common/core_package.sv
Compiling source file /home/AS20233757/AS501_assignment/syn/../rtl/common/d_flip_flop.sv
Compiling source file /home/AS20233757/AS501_assignment/syn/../rtl/common/mux2to1.sv
Compiling source file /home/AS20233757/AS501_assignment/syn/../rtl/common/mux3to1.sv
Compiling source file /home/AS20233757/AS501_assignment/syn/../rtl/common/mux4to1.sv
Compiling source file /home/AS20233757/AS501_assignment/syn/../rtl/common/mux5to1.sv
Compiling source file /home/AS20233757/AS501_assignment/syn/../rtl/common/counter.sv
Compiling source file /home/AS20233757/AS501_assignment/syn/../rtl/scalar_core_modified/cache/submodule/cache_sram.sv
Compiling source file /home/AS20233757/AS501_assignment/syn/../rtl/scalar_core_modified/cache/instr_cache.sv
Compiling source file /home/AS20233757/AS501_assignment/syn/../rtl/scalar_core_modified/core/submodule/alu.sv
Opening include file /tools/Synopsys/dc/V-2023.12-SP1/dw/syn_ver/DW_dp_mult_comb_function.inc
Compiling source file /home/AS20233757/AS501_assignment/syn/../rtl/scalar_core_modified/core/submodule/csr.sv
Compiling source file /home/AS20233757/AS501_assignment/syn/../rtl/scalar_core_modified/core/submodule/decoder.sv
Compiling source file /home/AS20233757/AS501_assignment/syn/../rtl/scalar_core_modified/core/submodule/regfile.sv
Compiling source file /home/AS20233757/AS501_assignment/syn/../rtl/scalar_core_modified/core/scalar_core.sv
Compiling source file /home/AS20233757/AS501_assignment/syn/../rtl/npu_top/interface/npu_interface.sv
Compiling source file /home/AS20233757/AS501_assignment/syn/../rtl/memory/memory_top.sv
Error:  /home/AS20233757/AS501_assignment/syn/../rtl/npu_top/interface/npu_interface.sv:63: Variable 'rdata_i_reg' is the target of both blocking and nonblocking assignments in the same always block. (VER-134)
Error:  Cannot recover from previous errors. (VER-518)
*** Presto compilation terminated with 2 errors. ***
Loading db file '/technology/SAED32/lib/stdcell_rvt/db_nldm/saed32rvt_tt1p05v25c.db'
Loading db file '/technology/SAED32/lib/sram/db_nldm/saed32sram_tt1p05v25c.db'
Loading db file '/tools/Synopsys/dc/V-2023.12-SP1/libraries/syn/dw_foundation.sldb'
0
# Elaborate & Link
elaborate $TOP_NAME
Loading db file '/tools/Synopsys/dc/V-2023.12-SP1/libraries/syn/gtech.db'
Loading db file '/tools/Synopsys/dc/V-2023.12-SP1/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_tt1p05v25c'
  Loading link library 'saed32sram_tt1p05v25c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully. (SOC_TOP)
Elaborated 1 design.
Current design is now 'SOC_TOP'.
Information: Building the design 'CPU_TOP' instantiated from design 'SOC_TOP' with
        the parameters "DWidth=32". (HDL-193)
Presto compilation completed successfully. (CPU_TOP_DWidth32)
Information: Building the design 'BUS_TOP' instantiated from design 'SOC_TOP' with
        the parameters "DWidth=32,NumofSlave=2". (HDL-193)
Error:  /home/AS20233757/AS501_assignment/syn/../rtl/bus/bus_top.sv:55: Illegal use of unpacked type as an integer or bit-vector operand. (ELAB-929)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'NPU_TOP' instantiated from design 'SOC_TOP' with
        the parameters "DWidth=32". (HDL-193)
Presto compilation completed successfully. (NPU_TOP_DWidth32)
Information: Building the design 'INSTR_CACHE' instantiated from design 'CPU_TOP_DWidth32' with
        the parameters "DWidth=32". (HDL-193)

Statistics for case statements in always block at line 81 in file
        '/home/AS20233757/AS501_assignment/syn/../rtl/scalar_core_modified/cache/instr_cache.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            82            |    user/user     |
===============================================
Presto compilation completed successfully. (INSTR_CACHE_DWidth32)
Information: Building the design 'SCALAR_CORE' instantiated from design 'CPU_TOP_DWidth32' with
        the parameters "DWidth=32". (HDL-193)
Presto compilation completed successfully. (SCALAR_CORE_DWidth32)
Information: Building the design 'NPU_IF' instantiated from design 'NPU_TOP_DWidth32' with
        the parameters "DWidth=32". (HDL-193)
Warning: Cannot find the design 'NPU_IF' in the library 'WORK'. (LBR-1)
Information: Building the design 'NPU' instantiated from design 'NPU_TOP_DWidth32' with
        the parameters "DWidth=32". (HDL-193)
Presto compilation completed successfully. (NPU_DWidth32)
Information: Building the design 'D_FF' instantiated from design 'INSTR_CACHE_DWidth32' with
        the parameters "DWidth=32,RValue=1'h0". (HDL-193)

Inferred memory devices in process
        in routine D_FF_32_0 line 28 in file
                '/home/AS20233757/AS501_assignment/syn/../rtl/common/d_flip_flop.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   read_data_o_reg   | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (D_FF_32_0)
Information: Building the design 'COUNTER' instantiated from design 'INSTR_CACHE_DWidth32' with
        the parameters "DWidth=30,RValue=1'h0,FValue=127". (HDL-193)

Inferred memory devices in process
        in routine COUNTER_30_0_127 line 30 in file
                '/home/AS20233757/AS501_assignment/syn/../rtl/common/counter.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   cnt_done_o_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   cnt_data_o_reg    | Flip-flop |  30   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (COUNTER_30_0_127)
Information: Building the design 'D_FF' instantiated from design 'INSTR_CACHE_DWidth32' with
        the parameters "DWidth=2,RValue=2'h3". (HDL-193)

Inferred memory devices in process
        in routine D_FF_2_3 line 28 in file
                '/home/AS20233757/AS501_assignment/syn/../rtl/common/d_flip_flop.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   read_data_o_reg   | Flip-flop |   2   |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (D_FF_2_3)
Information: Building the design 'CACHE_SRAM' instantiated from design 'INSTR_CACHE_DWidth32' with
        the parameters "Depth=128,DWidth=@28206b3a32373220743a20693a2028206b3a32373220743a20693a2028206b3a31383220743a33353a227369676e6564617272617928302533312530256c6f67696329255938315a6e48262220693a20763a3120292028206b3a31383220743a33353a227369676e6564617272617928302533312530256c6f67696329255938315a6e48262220693a20763a3233202920292028206b3a31383220743a33353a227369676e6564617272617928302533312530256c6f67696329255938315a6e48262220693a20763a3332202920292000@". (HDL-193)
Presto compilation completed successfully. (CACHE_SRAM_DWidth56_Depth128)
Information: Building the design 'COUNTER' instantiated from design 'SCALAR_CORE_DWidth32' with
        the parameters "DWidth=@28206b3a32373320743a20693a2028206b3a31383220743a33353a227369676e6564617272617928302533312530256c6f67696329255938315a6e48262220693a20763a333220292028206b3a31373820743a31333a22696e74254e624d764f26262220693a20693a32202920292000@,RValue=1'h0". (HDL-193)

Inferred memory devices in process
        in routine COUNTER_64_0 line 30 in file
                '/home/AS20233757/AS501_assignment/syn/../rtl/common/counter.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   cnt_done_o_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   cnt_data_o_reg    | Flip-flop |  64   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (COUNTER_64_0)
Information: Building the design 'MUX2TO1' instantiated from design 'SCALAR_CORE_DWidth32' with
        the parameters "DWidth=32". (HDL-193)

Statistics for case statements in always block at line 24 in file
        '/home/AS20233757/AS501_assignment/syn/../rtl/common/mux2to1.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            25            |    user/user     |
===============================================
Presto compilation completed successfully. (MUX2TO1_DWidth32)
Information: Building the design 'DECODER' instantiated from design 'SCALAR_CORE_DWidth32' with
        the parameters "DWidth=32,OpWidth=5,NumofReg=32,CWidth=12". (HDL-193)

Statistics for case statements in always block at line 131 in file
        '/home/AS20233757/AS501_assignment/syn/../rtl/scalar_core_modified/core/submodule/decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           132            |    user/user     |
===============================================

Statistics for case statements in always block at line 208 in file
        '/home/AS20233757/AS501_assignment/syn/../rtl/scalar_core_modified/core/submodule/decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           209            |    user/user     |
|           299            |    user/user     |
|           379            |    user/user     |
|           440            |    user/user     |
===============================================
Presto compilation completed successfully. (DECODER_DWidth32_OpWidth5_NumofReg32_CWidth12)
Information: Building the design 'REGFILE' instantiated from design 'SCALAR_CORE_DWidth32' with
        the parameters "DWidth=32,NumofReg=32". (HDL-193)
Statistics for MUX_OPs
====================================================================
|        block name/line         | Inputs | Outputs | # sel inputs |
====================================================================
| REGFILE_DWidth32_NumofReg32/39 |   32   |   32    |      5       |
| REGFILE_DWidth32_NumofReg32/40 |   32   |   32    |      5       |
====================================================================
Presto compilation completed successfully. (REGFILE_DWidth32_NumofReg32)
Information: Building the design 'CSR' instantiated from design 'SCALAR_CORE_DWidth32' with
        the parameters "DWidth=32,AWidth=12". (HDL-193)

Statistics for case statements in always block at line 71 in file
        '/home/AS20233757/AS501_assignment/syn/../rtl/scalar_core_modified/core/submodule/csr.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            72            |    user/user     |
===============================================
Presto compilation completed successfully. (CSR_DWidth32_AWidth12)
Information: Building the design 'MUX4TO1' instantiated from design 'SCALAR_CORE_DWidth32' with
        the parameters "DWidth=32". (HDL-193)

Statistics for case statements in always block at line 26 in file
        '/home/AS20233757/AS501_assignment/syn/../rtl/common/mux4to1.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            27            |    user/user     |
===============================================
Presto compilation completed successfully. (MUX4TO1_DWidth32)
Information: Building the design 'ALU' instantiated from design 'SCALAR_CORE_DWidth32' with
        the parameters "DWidth=32,OpWidth=5". (HDL-193)

Statistics for case statements in always block at line 57 in file
        '/home/AS20233757/AS501_assignment/syn/../rtl/scalar_core_modified/core/submodule/alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            58            |    user/user     |
===============================================
Presto compilation completed successfully. (ALU_DWidth32_OpWidth5)
Information: Building the design 'MUX5TO1' instantiated from design 'SCALAR_CORE_DWidth32' with
        the parameters "DWidth=32". (HDL-193)

Statistics for case statements in always block at line 27 in file
        '/home/AS20233757/AS501_assignment/syn/../rtl/common/mux5to1.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            28            |    user/user     |
===============================================
Presto compilation completed successfully. (MUX5TO1_DWidth32)
Information: Building the design 'MUX3TO1' instantiated from design 'SCALAR_CORE_DWidth32' with
        the parameters "DWidth=32". (HDL-193)

Statistics for case statements in always block at line 25 in file
        '/home/AS20233757/AS501_assignment/syn/../rtl/common/mux3to1.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            26            |    user/user     |
===============================================
Presto compilation completed successfully. (MUX3TO1_DWidth32)
Information: Building the design 'npu_controller' instantiated from design 'NPU_DWidth32' with
        the parameters "DWidth=32,ADDR_WIDTH=32,ARRAY_N=16,PE_OUT_WIDTH=32". (HDL-193)
Warning: Cannot find the design 'npu_controller' in the library 'WORK'. (LBR-1)
Information: Building the design 'systolic_system_adv' instantiated from design 'NPU_DWidth32' with
        the parameters "ARRAY_N=16,ARRAY_M=16,ACT_WIDTH=8,WGT_WIDTH=8,PE_OUT_WIDTH=32,RAM_SIZE=1024,DATA_WIDTH=32". (HDL-193)
Warning: Cannot find the design 'systolic_system_adv' in the library 'WORK'. (LBR-1)
Information: Building the design 'D_FF' instantiated from design 'DECODER_DWidth32_OpWidth5_NumofReg32_CWidth12' with
        the parameters "DWidth=2,RValue=2'h0". (HDL-193)

Inferred memory devices in process
        in routine D_FF_2_0 line 28 in file
                '/home/AS20233757/AS501_assignment/syn/../rtl/common/d_flip_flop.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   read_data_o_reg   | Flip-flop |   2   |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (D_FF_2_0)
Information: Building the design 'D_FF' instantiated from design 'CSR_DWidth32_AWidth12' with
        the parameters "DWidth=@28206b3a32373320743a20693a2028206b3a31383220743a33353a227369676e6564617272617928302533312530256c6f67696329255938315a6e48262220693a20763a333220292028206b3a31373820743a31333a22696e74254e624d764f26262220693a20693a32202920292000@,RValue=1'h0". (HDL-193)

Inferred memory devices in process
        in routine D_FF_64_0 line 28 in file
                '/home/AS20233757/AS501_assignment/syn/../rtl/common/d_flip_flop.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   read_data_o_reg   | Flip-flop |  64   |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (D_FF_64_0)
Warning: Design 'SOC_TOP' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
link

  Linking design 'SOC_TOP'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (21 designs)              /home/AS20233757/AS501_assignment/syn/SOC_TOP.db, etc
  saed32rvt_tt1p05v25c (library) /technology/SAED32/lib/stdcell_rvt/db_nldm/saed32rvt_tt1p05v25c.db
  saed32sram_tt1p05v25c (library) /technology/SAED32/lib/sram/db_nldm/saed32sram_tt1p05v25c.db
  dw_foundation.sldb (library) /tools/Synopsys/dc/V-2023.12-SP1/libraries/syn/dw_foundation.sldb

Information: Building the design 'BUS_TOP' instantiated from design 'SOC_TOP' with
        the parameters "DWidth=32,NumofSlave=2". (HDL-193)
Error:  /home/AS20233757/AS501_assignment/syn/../rtl/bus/bus_top.sv:55: Illegal use of unpacked type as an integer or bit-vector operand. (ELAB-929)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'NPU_IF' instantiated from design 'NPU_TOP_DWidth32' with
        the parameters "DWidth=32". (HDL-193)
Warning: Cannot find the design 'NPU_IF' in the library 'WORK'. (LBR-1)
Information: Building the design 'npu_controller' instantiated from design 'NPU_DWidth32' with
        the parameters "DWidth=32,ADDR_WIDTH=32,ARRAY_N=16,PE_OUT_WIDTH=32". (HDL-193)
Warning: Cannot find the design 'npu_controller' in the library 'WORK'. (LBR-1)
Information: Building the design 'systolic_system_adv' instantiated from design 'NPU_DWidth32' with
        the parameters "ARRAY_N=16,ARRAY_M=16,ACT_WIDTH=8,WGT_WIDTH=8,PE_OUT_WIDTH=32,RAM_SIZE=1024,DATA_WIDTH=32". (HDL-193)
Warning: Cannot find the design 'systolic_system_adv' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'BUS_TOP' in 'SOC_TOP'. (LINK-5)
Warning: Unable to resolve reference 'NPU_IF' in 'NPU_TOP_DWidth32'. (LINK-5)
Warning: Unable to resolve reference 'npu_controller' in 'NPU_DWidth32'. (LINK-5)
Warning: Unable to resolve reference 'systolic_system_adv' in 'NPU_DWidth32'. (LINK-5)
0
# Set wire names to lower case
define_name_rules LOWER_CASE -type net -allowed "a-z 0-9_*"
1
change_names -rules verilog -hierarchy
Warning: Design 'SOC_TOP' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
Warning: In the design INSTR_CACHE_DWidth32, net 'imem_addr_o[31]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'imem_addr_o[30]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'imem_addr_o[29]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'imem_addr_o[28]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'imem_addr_o[27]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'imem_addr_o[26]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'imem_addr_o[25]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'imem_addr_o[24]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'imem_addr_o[23]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'imem_addr_o[22]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'imem_addr_o[21]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'imem_addr_o[20]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'imem_addr_o[19]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'imem_addr_o[18]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'imem_addr_o[17]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'imem_addr_o[16]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'imem_addr_o[15]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'imem_addr_o[14]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'imem_addr_o[13]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'imem_addr_o[12]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'imem_addr_o[11]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'imem_addr_o[10]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'imem_addr_o[9]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'imem_addr_o[8]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'imem_addr_o[7]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'imem_addr_o[6]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'imem_addr_o[5]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'imem_addr_o[4]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'imem_addr_o[3]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'imem_addr_o[2]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'imem_addr_o[1]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'imem_addr_o[0]' is connecting multiple ports. (UCN-1)
Warning: In the design DECODER_DWidth32_OpWidth5_NumofReg32_CWidth12, net 'csr_read_addr_o[11]' is connecting multiple ports. (UCN-1)
Warning: In the design DECODER_DWidth32_OpWidth5_NumofReg32_CWidth12, net 'csr_read_addr_o[10]' is connecting multiple ports. (UCN-1)
Warning: In the design DECODER_DWidth32_OpWidth5_NumofReg32_CWidth12, net 'csr_read_addr_o[9]' is connecting multiple ports. (UCN-1)
Warning: In the design DECODER_DWidth32_OpWidth5_NumofReg32_CWidth12, net 'csr_read_addr_o[8]' is connecting multiple ports. (UCN-1)
Warning: In the design DECODER_DWidth32_OpWidth5_NumofReg32_CWidth12, net 'csr_read_addr_o[7]' is connecting multiple ports. (UCN-1)
Warning: In the design DECODER_DWidth32_OpWidth5_NumofReg32_CWidth12, net 'csr_read_addr_o[6]' is connecting multiple ports. (UCN-1)
Warning: In the design DECODER_DWidth32_OpWidth5_NumofReg32_CWidth12, net 'csr_read_addr_o[5]' is connecting multiple ports. (UCN-1)
Warning: In the design DECODER_DWidth32_OpWidth5_NumofReg32_CWidth12, net 'csr_read_addr_o[4]' is connecting multiple ports. (UCN-1)
Warning: In the design DECODER_DWidth32_OpWidth5_NumofReg32_CWidth12, net 'csr_read_addr_o[3]' is connecting multiple ports. (UCN-1)
Warning: In the design DECODER_DWidth32_OpWidth5_NumofReg32_CWidth12, net 'csr_read_addr_o[2]' is connecting multiple ports. (UCN-1)
Warning: In the design DECODER_DWidth32_OpWidth5_NumofReg32_CWidth12, net 'csr_read_addr_o[1]' is connecting multiple ports. (UCN-1)
Warning: In the design DECODER_DWidth32_OpWidth5_NumofReg32_CWidth12, net 'csr_read_addr_o[0]' is connecting multiple ports. (UCN-1)
1
change_names -rules LOWER_CASE -hierarchy
Warning: Design 'SOC_TOP' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: In the design INSTR_CACHE_DWidth32, net 'addr_i[31]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'addr_i[30]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'addr_i[29]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'addr_i[28]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'addr_i[27]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'addr_i[26]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'addr_i[25]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'addr_i[24]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'addr_i[23]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'addr_i[22]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'addr_i[21]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'addr_i[20]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'addr_i[19]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'addr_i[18]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'addr_i[17]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'addr_i[16]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'addr_i[15]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'addr_i[14]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'addr_i[13]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'addr_i[12]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'addr_i[11]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'addr_i[10]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'addr_i[9]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'addr_i[8]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'addr_i[7]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'addr_i[6]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'addr_i[5]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'addr_i[4]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'addr_i[3]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'addr_i[2]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'addr_i[1]' is connecting multiple ports. (UCN-1)
Warning: In the design INSTR_CACHE_DWidth32, net 'addr_i[0]' is connecting multiple ports. (UCN-1)
Warning: In the design DECODER_DWidth32_OpWidth5_NumofReg32_CWidth12, net 'csr_read_addr_o[11]' is connecting multiple ports. (UCN-1)
Warning: In the design DECODER_DWidth32_OpWidth5_NumofReg32_CWidth12, net 'csr_read_addr_o[10]' is connecting multiple ports. (UCN-1)
Warning: In the design DECODER_DWidth32_OpWidth5_NumofReg32_CWidth12, net 'csr_read_addr_o[9]' is connecting multiple ports. (UCN-1)
Warning: In the design DECODER_DWidth32_OpWidth5_NumofReg32_CWidth12, net 'csr_read_addr_o[8]' is connecting multiple ports. (UCN-1)
Warning: In the design DECODER_DWidth32_OpWidth5_NumofReg32_CWidth12, net 'csr_read_addr_o[7]' is connecting multiple ports. (UCN-1)
Warning: In the design DECODER_DWidth32_OpWidth5_NumofReg32_CWidth12, net 'csr_read_addr_o[6]' is connecting multiple ports. (UCN-1)
Warning: In the design DECODER_DWidth32_OpWidth5_NumofReg32_CWidth12, net 'csr_read_addr_o[5]' is connecting multiple ports. (UCN-1)
Warning: In the design DECODER_DWidth32_OpWidth5_NumofReg32_CWidth12, net 'csr_read_addr_o[4]' is connecting multiple ports. (UCN-1)
Warning: In the design DECODER_DWidth32_OpWidth5_NumofReg32_CWidth12, net 'csr_read_addr_o[3]' is connecting multiple ports. (UCN-1)
Warning: In the design DECODER_DWidth32_OpWidth5_NumofReg32_CWidth12, net 'csr_read_addr_o[2]' is connecting multiple ports. (UCN-1)
Warning: In the design DECODER_DWidth32_OpWidth5_NumofReg32_CWidth12, net 'csr_read_addr_o[1]' is connecting multiple ports. (UCN-1)
Warning: In the design DECODER_DWidth32_OpWidth5_NumofReg32_CWidth12, net 'csr_read_addr_o[0]' is connecting multiple ports. (UCN-1)
1
# Prevent assignment statements in the Verilog netlist
set_fix_multiple_port_nets -all -buffer_constants
1
# Check the current design for consistency
redirect -tee -file $RPT_DIR/1_check_design.rpt {check_design}
Warning: Design 'SOC_TOP' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     V-2023.12-SP1
Date:        Tue Jun 11 23:05:45 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    262
    Multiply driven inputs (LINT-6)                               173
    Unconnected ports (LINT-28)                                    45
    Feedthrough (LINT-29)                                          32
    Shorted outputs (LINT-31)                                      12

Cells                                                              94
    Cells do not drive (LINT-1)                                     9
    Connected to power or ground (LINT-32)                         50
    Nets connected to multiple pins on same cell (LINT-33)         35

Nets                                                              197
    Unloaded nets (LINT-2)                                        196
    Multiply driven net with constant driver (LINT-54)              1

Tristate                                                           68
    A tristate bus has a non tri-state driver (LINT-34)            68
--------------------------------------------------------------------------------

Warning: In design 'COUNTER_30_0_127', cell 'C187' does not drive any nets. (LINT-1)
Warning: In design 'COUNTER_64_0', cell 'C382' does not drive any nets. (LINT-1)
Warning: In design 'ALU_DWidth32_OpWidth5', cell 'B_13' does not drive any nets. (LINT-1)
Warning: In design 'ALU_DWidth32_OpWidth5', cell 'B_14' does not drive any nets. (LINT-1)
Warning: In design 'ALU_DWidth32_OpWidth5', cell 'B_15' does not drive any nets. (LINT-1)
Warning: In design 'ALU_DWidth32_OpWidth5', cell 'B_16' does not drive any nets. (LINT-1)
Warning: In design 'ALU_DWidth32_OpWidth5', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'ALU_DWidth32_OpWidth5', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'ALU_DWidth32_OpWidth5', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_196' driven by pin 'NPU/NPU/debug_output[0]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_195' driven by pin 'NPU/NPU/debug_output[1]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_194' driven by pin 'NPU/NPU/debug_output[2]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_193' driven by pin 'NPU/NPU/debug_output[3]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_192' driven by pin 'NPU/NPU/debug_output[4]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_191' driven by pin 'NPU/NPU/debug_output[5]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_190' driven by pin 'NPU/NPU/debug_output[6]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_189' driven by pin 'NPU/NPU/debug_output[7]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_188' driven by pin 'NPU/NPU/debug_output[8]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_187' driven by pin 'NPU/NPU/debug_output[9]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_186' driven by pin 'NPU/NPU/debug_output[10]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_185' driven by pin 'NPU/NPU/debug_output[11]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_184' driven by pin 'NPU/NPU/debug_output[12]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_183' driven by pin 'NPU/NPU/debug_output[13]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_182' driven by pin 'NPU/NPU/debug_output[14]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_181' driven by pin 'NPU/NPU/debug_output[15]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_180' driven by pin 'NPU/NPU/debug_output[16]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_179' driven by pin 'NPU/NPU/debug_output[17]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_178' driven by pin 'NPU/NPU/debug_output[18]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_177' driven by pin 'NPU/NPU/debug_output[19]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_176' driven by pin 'NPU/NPU/debug_output[20]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_175' driven by pin 'NPU/NPU/debug_output[21]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_174' driven by pin 'NPU/NPU/debug_output[22]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_173' driven by pin 'NPU/NPU/debug_output[23]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_172' driven by pin 'NPU/NPU/debug_output[24]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_171' driven by pin 'NPU/NPU/debug_output[25]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_170' driven by pin 'NPU/NPU/debug_output[26]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_169' driven by pin 'NPU/NPU/debug_output[27]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_168' driven by pin 'NPU/NPU/debug_output[28]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_167' driven by pin 'NPU/NPU/debug_output[29]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_166' driven by pin 'NPU/NPU/debug_output[30]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_165' driven by pin 'NPU/NPU/debug_output[31]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_164' driven by pin 'NPU/NPU/debug_output[32]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_163' driven by pin 'NPU/NPU/debug_output[33]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_162' driven by pin 'NPU/NPU/debug_output[34]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_161' driven by pin 'NPU/NPU/debug_output[35]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_160' driven by pin 'NPU/NPU/debug_output[36]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_159' driven by pin 'NPU/NPU/debug_output[37]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_158' driven by pin 'NPU/NPU/debug_output[38]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_157' driven by pin 'NPU/NPU/debug_output[39]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_156' driven by pin 'NPU/NPU/debug_output[40]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_155' driven by pin 'NPU/NPU/debug_output[41]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_154' driven by pin 'NPU/NPU/debug_output[42]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_153' driven by pin 'NPU/NPU/debug_output[43]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_152' driven by pin 'NPU/NPU/debug_output[44]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_151' driven by pin 'NPU/NPU/debug_output[45]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_150' driven by pin 'NPU/NPU/debug_output[46]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_149' driven by pin 'NPU/NPU/debug_output[47]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_148' driven by pin 'NPU/NPU/debug_output[48]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_147' driven by pin 'NPU/NPU/debug_output[49]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_146' driven by pin 'NPU/NPU/debug_output[50]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_145' driven by pin 'NPU/NPU/debug_output[51]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_144' driven by pin 'NPU/NPU/debug_output[52]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_143' driven by pin 'NPU/NPU/debug_output[53]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_142' driven by pin 'NPU/NPU/debug_output[54]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_141' driven by pin 'NPU/NPU/debug_output[55]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_140' driven by pin 'NPU/NPU/debug_output[56]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_139' driven by pin 'NPU/NPU/debug_output[57]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_138' driven by pin 'NPU/NPU/debug_output[58]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_137' driven by pin 'NPU/NPU/debug_output[59]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_136' driven by pin 'NPU/NPU/debug_output[60]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_135' driven by pin 'NPU/NPU/debug_output[61]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_134' driven by pin 'NPU/NPU/debug_output[62]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_133' driven by pin 'NPU/NPU/debug_output[63]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_132' driven by pin 'NPU/NPU/debug_output[64]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_131' driven by pin 'NPU/NPU/debug_output[65]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_130' driven by pin 'NPU/NPU/debug_output[66]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_129' driven by pin 'NPU/NPU/debug_output[67]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_128' driven by pin 'NPU/NPU/debug_output[68]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_127' driven by pin 'NPU/NPU/debug_output[69]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_126' driven by pin 'NPU/NPU/debug_output[70]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_125' driven by pin 'NPU/NPU/debug_output[71]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_124' driven by pin 'NPU/NPU/debug_output[72]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_123' driven by pin 'NPU/NPU/debug_output[73]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_122' driven by pin 'NPU/NPU/debug_output[74]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_121' driven by pin 'NPU/NPU/debug_output[75]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_120' driven by pin 'NPU/NPU/debug_output[76]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_119' driven by pin 'NPU/NPU/debug_output[77]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_118' driven by pin 'NPU/NPU/debug_output[78]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_117' driven by pin 'NPU/NPU/debug_output[79]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_116' driven by pin 'NPU/NPU/debug_output[80]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_115' driven by pin 'NPU/NPU/debug_output[81]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_114' driven by pin 'NPU/NPU/debug_output[82]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_113' driven by pin 'NPU/NPU/debug_output[83]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_112' driven by pin 'NPU/NPU/debug_output[84]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_111' driven by pin 'NPU/NPU/debug_output[85]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_110' driven by pin 'NPU/NPU/debug_output[86]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_109' driven by pin 'NPU/NPU/debug_output[87]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_108' driven by pin 'NPU/NPU/debug_output[88]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_107' driven by pin 'NPU/NPU/debug_output[89]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_106' driven by pin 'NPU/NPU/debug_output[90]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_105' driven by pin 'NPU/NPU/debug_output[91]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_104' driven by pin 'NPU/NPU/debug_output[92]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_103' driven by pin 'NPU/NPU/debug_output[93]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_102' driven by pin 'NPU/NPU/debug_output[94]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_101' driven by pin 'NPU/NPU/debug_output[95]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_100' driven by pin 'NPU/NPU/debug_output[96]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_99' driven by pin 'NPU/NPU/debug_output[97]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_98' driven by pin 'NPU/NPU/debug_output[98]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_97' driven by pin 'NPU/NPU/debug_output[99]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_96' driven by pin 'NPU/NPU/debug_output[100]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_95' driven by pin 'NPU/NPU/debug_output[101]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_94' driven by pin 'NPU/NPU/debug_output[102]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_93' driven by pin 'NPU/NPU/debug_output[103]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_92' driven by pin 'NPU/NPU/debug_output[104]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_91' driven by pin 'NPU/NPU/debug_output[105]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_90' driven by pin 'NPU/NPU/debug_output[106]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_89' driven by pin 'NPU/NPU/debug_output[107]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_88' driven by pin 'NPU/NPU/debug_output[108]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_87' driven by pin 'NPU/NPU/debug_output[109]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_86' driven by pin 'NPU/NPU/debug_output[110]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_85' driven by pin 'NPU/NPU/debug_output[111]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_84' driven by pin 'NPU/NPU/debug_output[112]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_83' driven by pin 'NPU/NPU/debug_output[113]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_82' driven by pin 'NPU/NPU/debug_output[114]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_81' driven by pin 'NPU/NPU/debug_output[115]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_80' driven by pin 'NPU/NPU/debug_output[116]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_79' driven by pin 'NPU/NPU/debug_output[117]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_78' driven by pin 'NPU/NPU/debug_output[118]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_77' driven by pin 'NPU/NPU/debug_output[119]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_76' driven by pin 'NPU/NPU/debug_output[120]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_75' driven by pin 'NPU/NPU/debug_output[121]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_74' driven by pin 'NPU/NPU/debug_output[122]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_73' driven by pin 'NPU/NPU/debug_output[123]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_72' driven by pin 'NPU/NPU/debug_output[124]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_71' driven by pin 'NPU/NPU/debug_output[125]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_70' driven by pin 'NPU/NPU/debug_output[126]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_69' driven by pin 'NPU/NPU/debug_output[127]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_68' driven by pin 'NPU/NPU/debug3_o[0]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_67' driven by pin 'NPU/NPU/debug3_o[1]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_66' driven by pin 'NPU/NPU/debug3_o[2]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_65' driven by pin 'NPU/NPU/debug3_o[3]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_64' driven by pin 'NPU/NPU/debug2_o[0]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_63' driven by pin 'NPU/NPU/debug2_o[1]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_62' driven by pin 'NPU/NPU/debug2_o[2]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_61' driven by pin 'NPU/NPU/debug2_o[3]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_60' driven by pin 'NPU/NPU/debug2_o[4]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_59' driven by pin 'NPU/NPU/debug2_o[5]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_58' driven by pin 'NPU/NPU/debug2_o[6]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_57' driven by pin 'NPU/NPU/debug2_o[7]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_56' driven by pin 'NPU/NPU/debug2_o[8]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_55' driven by pin 'NPU/NPU/debug2_o[9]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_54' driven by pin 'NPU/NPU/debug2_o[10]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_53' driven by pin 'NPU/NPU/debug2_o[11]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_52' driven by pin 'NPU/NPU/debug2_o[12]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_51' driven by pin 'NPU/NPU/debug2_o[13]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_50' driven by pin 'NPU/NPU/debug2_o[14]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_49' driven by pin 'NPU/NPU/debug2_o[15]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_48' driven by pin 'NPU/NPU/debug2_o[16]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_47' driven by pin 'NPU/NPU/debug2_o[17]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_46' driven by pin 'NPU/NPU/debug2_o[18]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_45' driven by pin 'NPU/NPU/debug2_o[19]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_44' driven by pin 'NPU/NPU/debug2_o[20]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_43' driven by pin 'NPU/NPU/debug2_o[21]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_42' driven by pin 'NPU/NPU/debug2_o[22]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_41' driven by pin 'NPU/NPU/debug2_o[23]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_40' driven by pin 'NPU/NPU/debug2_o[24]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_39' driven by pin 'NPU/NPU/debug2_o[25]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_38' driven by pin 'NPU/NPU/debug2_o[26]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_37' driven by pin 'NPU/NPU/debug2_o[27]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_36' driven by pin 'NPU/NPU/debug2_o[28]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_35' driven by pin 'NPU/NPU/debug2_o[29]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_34' driven by pin 'NPU/NPU/debug2_o[30]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_33' driven by pin 'NPU/NPU/debug2_o[31]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_32' driven by pin 'NPU/NPU/debug1_o[0]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_31' driven by pin 'NPU/NPU/debug1_o[1]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_30' driven by pin 'NPU/NPU/debug1_o[2]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_29' driven by pin 'NPU/NPU/debug1_o[3]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_28' driven by pin 'NPU/NPU/debug1_o[4]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_27' driven by pin 'NPU/NPU/debug1_o[5]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_26' driven by pin 'NPU/NPU/debug1_o[6]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_25' driven by pin 'NPU/NPU/debug1_o[7]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_24' driven by pin 'NPU/NPU/debug1_o[8]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_23' driven by pin 'NPU/NPU/debug1_o[9]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_22' driven by pin 'NPU/NPU/debug1_o[10]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_21' driven by pin 'NPU/NPU/debug1_o[11]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_20' driven by pin 'NPU/NPU/debug1_o[12]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_19' driven by pin 'NPU/NPU/debug1_o[13]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_18' driven by pin 'NPU/NPU/debug1_o[14]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_17' driven by pin 'NPU/NPU/debug1_o[15]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_16' driven by pin 'NPU/NPU/debug1_o[16]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_15' driven by pin 'NPU/NPU/debug1_o[17]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_14' driven by pin 'NPU/NPU/debug1_o[18]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_13' driven by pin 'NPU/NPU/debug1_o[19]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_12' driven by pin 'NPU/NPU/debug1_o[20]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_11' driven by pin 'NPU/NPU/debug1_o[21]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_10' driven by pin 'NPU/NPU/debug1_o[22]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_9' driven by pin 'NPU/NPU/debug1_o[23]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_8' driven by pin 'NPU/NPU/debug1_o[24]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_7' driven by pin 'NPU/NPU/debug1_o[25]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_6' driven by pin 'NPU/NPU/debug1_o[26]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_5' driven by pin 'NPU/NPU/debug1_o[27]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_4' driven by pin 'NPU/NPU/debug1_o[28]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_3' driven by pin 'NPU/NPU/debug1_o[29]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_2' driven by pin 'NPU/NPU/debug1_o[30]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', net 'NPU/synopsys_unconnected_1' driven by pin 'NPU/NPU/debug1_o[31]' has no loads. (LINT-2)
Warning: In design 'SOC_TOP', input port 'clk_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SOC_TOP', input port 'rst_ni' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SOC_TOP', input port 'dmem_ready_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SOC_TOP', input port 'dmem_rdata_i[31]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SOC_TOP', input port 'dmem_rdata_i[30]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SOC_TOP', input port 'dmem_rdata_i[29]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SOC_TOP', input port 'dmem_rdata_i[28]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SOC_TOP', input port 'dmem_rdata_i[27]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SOC_TOP', input port 'dmem_rdata_i[26]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SOC_TOP', input port 'dmem_rdata_i[25]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SOC_TOP', input port 'dmem_rdata_i[24]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SOC_TOP', input port 'dmem_rdata_i[23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SOC_TOP', input port 'dmem_rdata_i[22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SOC_TOP', input port 'dmem_rdata_i[21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SOC_TOP', input port 'dmem_rdata_i[20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SOC_TOP', input port 'dmem_rdata_i[19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SOC_TOP', input port 'dmem_rdata_i[18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SOC_TOP', input port 'dmem_rdata_i[17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SOC_TOP', input port 'dmem_rdata_i[16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SOC_TOP', input port 'dmem_rdata_i[15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SOC_TOP', input port 'dmem_rdata_i[14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SOC_TOP', input port 'dmem_rdata_i[13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SOC_TOP', input port 'dmem_rdata_i[12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SOC_TOP', input port 'dmem_rdata_i[11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SOC_TOP', input port 'dmem_rdata_i[10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SOC_TOP', input port 'dmem_rdata_i[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SOC_TOP', input port 'dmem_rdata_i[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SOC_TOP', input port 'dmem_rdata_i[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SOC_TOP', input port 'dmem_rdata_i[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SOC_TOP', input port 'dmem_rdata_i[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SOC_TOP', input port 'dmem_rdata_i[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SOC_TOP', input port 'dmem_rdata_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SOC_TOP', input port 'dmem_rdata_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SOC_TOP', input port 'dmem_rdata_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SOC_TOP', input port 'dmem_rdata_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'clk_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'rst_ni' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'sel_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'trans_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'ready_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'write_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'addr_i[31]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'addr_i[30]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'addr_i[29]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'addr_i[28]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'addr_i[27]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'addr_i[26]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'addr_i[25]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'addr_i[24]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'addr_i[23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'addr_i[22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'addr_i[21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'addr_i[20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'addr_i[19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'addr_i[18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'addr_i[17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'addr_i[16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'addr_i[15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'addr_i[14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'addr_i[13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'addr_i[12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'addr_i[11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'addr_i[10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'addr_i[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'addr_i[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'addr_i[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'addr_i[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'addr_i[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'addr_i[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'addr_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'addr_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'addr_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'addr_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'wdata_i[31]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'wdata_i[30]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'wdata_i[29]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'wdata_i[28]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'wdata_i[27]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'wdata_i[26]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'wdata_i[25]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'wdata_i[24]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'wdata_i[23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'wdata_i[22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'wdata_i[21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'wdata_i[20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'wdata_i[19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'wdata_i[18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'wdata_i[17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'wdata_i[16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'wdata_i[15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'wdata_i[14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'wdata_i[13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'wdata_i[12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'wdata_i[11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'wdata_i[10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'wdata_i[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'wdata_i[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'wdata_i[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'wdata_i[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'wdata_i[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'wdata_i[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'wdata_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'wdata_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'wdata_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_TOP_DWidth32', input port 'wdata_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'clk_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'rst_ni' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'cen_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'wen_i' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'addr_i[31]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'addr_i[30]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'addr_i[29]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'addr_i[28]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'addr_i[27]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'addr_i[26]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'addr_i[25]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'addr_i[24]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'addr_i[23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'addr_i[22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'addr_i[21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'addr_i[20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'addr_i[19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'addr_i[18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'addr_i[17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'addr_i[16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'addr_i[15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'addr_i[14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'addr_i[13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'addr_i[12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'addr_i[11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'addr_i[10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'addr_i[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'addr_i[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'addr_i[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'addr_i[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'addr_i[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'addr_i[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'addr_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'addr_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'addr_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'addr_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'wdata_i[31]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'wdata_i[30]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'wdata_i[29]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'wdata_i[28]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'wdata_i[27]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'wdata_i[26]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'wdata_i[25]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'wdata_i[24]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'wdata_i[23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'wdata_i[22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'wdata_i[21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'wdata_i[20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'wdata_i[19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'wdata_i[18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'wdata_i[17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'wdata_i[16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'wdata_i[15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'wdata_i[14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'wdata_i[13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'wdata_i[12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'wdata_i[11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'wdata_i[10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'wdata_i[9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'wdata_i[8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'wdata_i[7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'wdata_i[6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'wdata_i[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'wdata_i[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'wdata_i[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'wdata_i[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'wdata_i[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'NPU_DWidth32', input port 'wdata_i[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'CSR_DWidth32_AWidth12', port 'write_addr_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'CSR_DWidth32_AWidth12', port 'write_addr_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'CSR_DWidth32_AWidth12', port 'write_addr_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'CSR_DWidth32_AWidth12', port 'write_addr_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'CSR_DWidth32_AWidth12', port 'write_addr_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'CSR_DWidth32_AWidth12', port 'write_addr_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'CSR_DWidth32_AWidth12', port 'write_addr_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'CSR_DWidth32_AWidth12', port 'write_addr_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'CSR_DWidth32_AWidth12', port 'write_addr_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'CSR_DWidth32_AWidth12', port 'write_addr_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'CSR_DWidth32_AWidth12', port 'write_addr_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'CSR_DWidth32_AWidth12', port 'write_addr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'CSR_DWidth32_AWidth12', port 'write_data_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'CSR_DWidth32_AWidth12', port 'write_data_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'CSR_DWidth32_AWidth12', port 'write_data_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'CSR_DWidth32_AWidth12', port 'write_data_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'CSR_DWidth32_AWidth12', port 'write_data_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'CSR_DWidth32_AWidth12', port 'write_data_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'CSR_DWidth32_AWidth12', port 'write_data_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'CSR_DWidth32_AWidth12', port 'write_data_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'CSR_DWidth32_AWidth12', port 'write_data_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'CSR_DWidth32_AWidth12', port 'write_data_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'CSR_DWidth32_AWidth12', port 'write_data_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'CSR_DWidth32_AWidth12', port 'write_data_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'CSR_DWidth32_AWidth12', port 'write_data_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'CSR_DWidth32_AWidth12', port 'write_data_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'CSR_DWidth32_AWidth12', port 'write_data_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'CSR_DWidth32_AWidth12', port 'write_data_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'CSR_DWidth32_AWidth12', port 'write_data_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'CSR_DWidth32_AWidth12', port 'write_data_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'CSR_DWidth32_AWidth12', port 'write_data_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'CSR_DWidth32_AWidth12', port 'write_data_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'CSR_DWidth32_AWidth12', port 'write_data_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'CSR_DWidth32_AWidth12', port 'write_data_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'CSR_DWidth32_AWidth12', port 'write_data_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'CSR_DWidth32_AWidth12', port 'write_data_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'CSR_DWidth32_AWidth12', port 'write_data_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'CSR_DWidth32_AWidth12', port 'write_data_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'CSR_DWidth32_AWidth12', port 'write_data_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'CSR_DWidth32_AWidth12', port 'write_data_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'CSR_DWidth32_AWidth12', port 'write_data_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'CSR_DWidth32_AWidth12', port 'write_data_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'CSR_DWidth32_AWidth12', port 'write_data_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'CSR_DWidth32_AWidth12', port 'write_data_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'CSR_DWidth32_AWidth12', port 'write_en_i' is not connected to any nets. (LINT-28)
Warning: In design 'INSTR_CACHE_DWidth32', input port 'addr_i[31]' is connected directly to output port 'imem_addr_o[31]'. (LINT-29)
Warning: In design 'INSTR_CACHE_DWidth32', input port 'addr_i[30]' is connected directly to output port 'imem_addr_o[30]'. (LINT-29)
Warning: In design 'INSTR_CACHE_DWidth32', input port 'addr_i[29]' is connected directly to output port 'imem_addr_o[29]'. (LINT-29)
Warning: In design 'INSTR_CACHE_DWidth32', input port 'addr_i[28]' is connected directly to output port 'imem_addr_o[28]'. (LINT-29)
Warning: In design 'INSTR_CACHE_DWidth32', input port 'addr_i[27]' is connected directly to output port 'imem_addr_o[27]'. (LINT-29)
Warning: In design 'INSTR_CACHE_DWidth32', input port 'addr_i[26]' is connected directly to output port 'imem_addr_o[26]'. (LINT-29)
Warning: In design 'INSTR_CACHE_DWidth32', input port 'addr_i[25]' is connected directly to output port 'imem_addr_o[25]'. (LINT-29)
Warning: In design 'INSTR_CACHE_DWidth32', input port 'addr_i[24]' is connected directly to output port 'imem_addr_o[24]'. (LINT-29)
Warning: In design 'INSTR_CACHE_DWidth32', input port 'addr_i[23]' is connected directly to output port 'imem_addr_o[23]'. (LINT-29)
Warning: In design 'INSTR_CACHE_DWidth32', input port 'addr_i[22]' is connected directly to output port 'imem_addr_o[22]'. (LINT-29)
Warning: In design 'INSTR_CACHE_DWidth32', input port 'addr_i[21]' is connected directly to output port 'imem_addr_o[21]'. (LINT-29)
Warning: In design 'INSTR_CACHE_DWidth32', input port 'addr_i[20]' is connected directly to output port 'imem_addr_o[20]'. (LINT-29)
Warning: In design 'INSTR_CACHE_DWidth32', input port 'addr_i[19]' is connected directly to output port 'imem_addr_o[19]'. (LINT-29)
Warning: In design 'INSTR_CACHE_DWidth32', input port 'addr_i[18]' is connected directly to output port 'imem_addr_o[18]'. (LINT-29)
Warning: In design 'INSTR_CACHE_DWidth32', input port 'addr_i[17]' is connected directly to output port 'imem_addr_o[17]'. (LINT-29)
Warning: In design 'INSTR_CACHE_DWidth32', input port 'addr_i[16]' is connected directly to output port 'imem_addr_o[16]'. (LINT-29)
Warning: In design 'INSTR_CACHE_DWidth32', input port 'addr_i[15]' is connected directly to output port 'imem_addr_o[15]'. (LINT-29)
Warning: In design 'INSTR_CACHE_DWidth32', input port 'addr_i[14]' is connected directly to output port 'imem_addr_o[14]'. (LINT-29)
Warning: In design 'INSTR_CACHE_DWidth32', input port 'addr_i[13]' is connected directly to output port 'imem_addr_o[13]'. (LINT-29)
Warning: In design 'INSTR_CACHE_DWidth32', input port 'addr_i[12]' is connected directly to output port 'imem_addr_o[12]'. (LINT-29)
Warning: In design 'INSTR_CACHE_DWidth32', input port 'addr_i[11]' is connected directly to output port 'imem_addr_o[11]'. (LINT-29)
Warning: In design 'INSTR_CACHE_DWidth32', input port 'addr_i[10]' is connected directly to output port 'imem_addr_o[10]'. (LINT-29)
Warning: In design 'INSTR_CACHE_DWidth32', input port 'addr_i[9]' is connected directly to output port 'imem_addr_o[9]'. (LINT-29)
Warning: In design 'INSTR_CACHE_DWidth32', input port 'addr_i[8]' is connected directly to output port 'imem_addr_o[8]'. (LINT-29)
Warning: In design 'INSTR_CACHE_DWidth32', input port 'addr_i[7]' is connected directly to output port 'imem_addr_o[7]'. (LINT-29)
Warning: In design 'INSTR_CACHE_DWidth32', input port 'addr_i[6]' is connected directly to output port 'imem_addr_o[6]'. (LINT-29)
Warning: In design 'INSTR_CACHE_DWidth32', input port 'addr_i[5]' is connected directly to output port 'imem_addr_o[5]'. (LINT-29)
Warning: In design 'INSTR_CACHE_DWidth32', input port 'addr_i[4]' is connected directly to output port 'imem_addr_o[4]'. (LINT-29)
Warning: In design 'INSTR_CACHE_DWidth32', input port 'addr_i[3]' is connected directly to output port 'imem_addr_o[3]'. (LINT-29)
Warning: In design 'INSTR_CACHE_DWidth32', input port 'addr_i[2]' is connected directly to output port 'imem_addr_o[2]'. (LINT-29)
Warning: In design 'INSTR_CACHE_DWidth32', input port 'addr_i[1]' is connected directly to output port 'imem_addr_o[1]'. (LINT-29)
Warning: In design 'INSTR_CACHE_DWidth32', input port 'addr_i[0]' is connected directly to output port 'imem_addr_o[0]'. (LINT-29)
Warning: In design 'DECODER_DWidth32_OpWidth5_NumofReg32_CWidth12', output port 'csr_read_addr_o[11]' is connected directly to output port 'csr_write_addr_o[11]'. (LINT-31)
Warning: In design 'DECODER_DWidth32_OpWidth5_NumofReg32_CWidth12', output port 'csr_read_addr_o[10]' is connected directly to output port 'csr_write_addr_o[10]'. (LINT-31)
Warning: In design 'DECODER_DWidth32_OpWidth5_NumofReg32_CWidth12', output port 'csr_read_addr_o[9]' is connected directly to output port 'csr_write_addr_o[9]'. (LINT-31)
Warning: In design 'DECODER_DWidth32_OpWidth5_NumofReg32_CWidth12', output port 'csr_read_addr_o[8]' is connected directly to output port 'csr_write_addr_o[8]'. (LINT-31)
Warning: In design 'DECODER_DWidth32_OpWidth5_NumofReg32_CWidth12', output port 'csr_read_addr_o[7]' is connected directly to output port 'csr_write_addr_o[7]'. (LINT-31)
Warning: In design 'DECODER_DWidth32_OpWidth5_NumofReg32_CWidth12', output port 'csr_read_addr_o[6]' is connected directly to output port 'csr_write_addr_o[6]'. (LINT-31)
Warning: In design 'DECODER_DWidth32_OpWidth5_NumofReg32_CWidth12', output port 'csr_read_addr_o[5]' is connected directly to output port 'csr_write_addr_o[5]'. (LINT-31)
Warning: In design 'DECODER_DWidth32_OpWidth5_NumofReg32_CWidth12', output port 'csr_read_addr_o[4]' is connected directly to output port 'csr_write_addr_o[4]'. (LINT-31)
Warning: In design 'DECODER_DWidth32_OpWidth5_NumofReg32_CWidth12', output port 'csr_read_addr_o[3]' is connected directly to output port 'csr_write_addr_o[3]'. (LINT-31)
Warning: In design 'DECODER_DWidth32_OpWidth5_NumofReg32_CWidth12', output port 'csr_read_addr_o[2]' is connected directly to output port 'csr_write_addr_o[2]'. (LINT-31)
Warning: In design 'DECODER_DWidth32_OpWidth5_NumofReg32_CWidth12', output port 'csr_read_addr_o[1]' is connected directly to output port 'csr_write_addr_o[1]'. (LINT-31)
Warning: In design 'DECODER_DWidth32_OpWidth5_NumofReg32_CWidth12', output port 'csr_read_addr_o[0]' is connected directly to output port 'csr_write_addr_o[0]'. (LINT-31)
Warning: In design 'INSTR_CACHE_DWidth32', a pin on submodule 'FF_CACHE_STATE' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_en_i' is connected to logic 1. 
Warning: In design 'SCALAR_CORE_DWidth32', a pin on submodule 'COUNTER_CYCLE' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'cnt_en_i' is connected to logic 1. 
Warning: In design 'SCALAR_CORE_DWidth32', a pin on submodule 'MUX_PC' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data0_i[1]' is connected to logic 0. 
Warning: In design 'SCALAR_CORE_DWidth32', a pin on submodule 'MUX_PC' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data0_i[0]' is connected to logic 0. 
Warning: In design 'SCALAR_CORE_DWidth32', a pin on submodule 'MUX_LD' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data3_i[31]' is connected to logic 0. 
Warning: In design 'SCALAR_CORE_DWidth32', a pin on submodule 'MUX_LD' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data3_i[30]' is connected to logic 0. 
Warning: In design 'SCALAR_CORE_DWidth32', a pin on submodule 'MUX_LD' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data3_i[29]' is connected to logic 0. 
Warning: In design 'SCALAR_CORE_DWidth32', a pin on submodule 'MUX_LD' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data3_i[28]' is connected to logic 0. 
Warning: In design 'SCALAR_CORE_DWidth32', a pin on submodule 'MUX_LD' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data3_i[27]' is connected to logic 0. 
Warning: In design 'SCALAR_CORE_DWidth32', a pin on submodule 'MUX_LD' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data3_i[26]' is connected to logic 0. 
Warning: In design 'SCALAR_CORE_DWidth32', a pin on submodule 'MUX_LD' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data3_i[25]' is connected to logic 0. 
Warning: In design 'SCALAR_CORE_DWidth32', a pin on submodule 'MUX_LD' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data3_i[24]' is connected to logic 0. 
Warning: In design 'SCALAR_CORE_DWidth32', a pin on submodule 'MUX_LD' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data3_i[23]' is connected to logic 0. 
Warning: In design 'SCALAR_CORE_DWidth32', a pin on submodule 'MUX_LD' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data3_i[22]' is connected to logic 0. 
Warning: In design 'SCALAR_CORE_DWidth32', a pin on submodule 'MUX_LD' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data3_i[21]' is connected to logic 0. 
Warning: In design 'SCALAR_CORE_DWidth32', a pin on submodule 'MUX_LD' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data3_i[20]' is connected to logic 0. 
Warning: In design 'SCALAR_CORE_DWidth32', a pin on submodule 'MUX_LD' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data3_i[19]' is connected to logic 0. 
Warning: In design 'SCALAR_CORE_DWidth32', a pin on submodule 'MUX_LD' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data3_i[18]' is connected to logic 0. 
Warning: In design 'SCALAR_CORE_DWidth32', a pin on submodule 'MUX_LD' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data3_i[17]' is connected to logic 0. 
Warning: In design 'SCALAR_CORE_DWidth32', a pin on submodule 'MUX_LD' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data3_i[16]' is connected to logic 0. 
Warning: In design 'SCALAR_CORE_DWidth32', a pin on submodule 'MUX_LD' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data3_i[15]' is connected to logic 0. 
Warning: In design 'SCALAR_CORE_DWidth32', a pin on submodule 'MUX_LD' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data3_i[14]' is connected to logic 0. 
Warning: In design 'SCALAR_CORE_DWidth32', a pin on submodule 'MUX_LD' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data3_i[13]' is connected to logic 0. 
Warning: In design 'SCALAR_CORE_DWidth32', a pin on submodule 'MUX_LD' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data3_i[12]' is connected to logic 0. 
Warning: In design 'SCALAR_CORE_DWidth32', a pin on submodule 'MUX_LD' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data3_i[11]' is connected to logic 0. 
Warning: In design 'SCALAR_CORE_DWidth32', a pin on submodule 'MUX_LD' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data3_i[10]' is connected to logic 0. 
Warning: In design 'SCALAR_CORE_DWidth32', a pin on submodule 'MUX_LD' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data3_i[9]' is connected to logic 0. 
Warning: In design 'SCALAR_CORE_DWidth32', a pin on submodule 'MUX_LD' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data3_i[8]' is connected to logic 0. 
Warning: In design 'SCALAR_CORE_DWidth32', a pin on submodule 'MUX_LD' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data4_i[31]' is connected to logic 0. 
Warning: In design 'SCALAR_CORE_DWidth32', a pin on submodule 'MUX_LD' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data4_i[30]' is connected to logic 0. 
Warning: In design 'SCALAR_CORE_DWidth32', a pin on submodule 'MUX_LD' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data4_i[29]' is connected to logic 0. 
Warning: In design 'SCALAR_CORE_DWidth32', a pin on submodule 'MUX_LD' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data4_i[28]' is connected to logic 0. 
Warning: In design 'SCALAR_CORE_DWidth32', a pin on submodule 'MUX_LD' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data4_i[27]' is connected to logic 0. 
Warning: In design 'SCALAR_CORE_DWidth32', a pin on submodule 'MUX_LD' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data4_i[26]' is connected to logic 0. 
Warning: In design 'SCALAR_CORE_DWidth32', a pin on submodule 'MUX_LD' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data4_i[25]' is connected to logic 0. 
Warning: In design 'SCALAR_CORE_DWidth32', a pin on submodule 'MUX_LD' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data4_i[24]' is connected to logic 0. 
Warning: In design 'SCALAR_CORE_DWidth32', a pin on submodule 'MUX_LD' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data4_i[23]' is connected to logic 0. 
Warning: In design 'SCALAR_CORE_DWidth32', a pin on submodule 'MUX_LD' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data4_i[22]' is connected to logic 0. 
Warning: In design 'SCALAR_CORE_DWidth32', a pin on submodule 'MUX_LD' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data4_i[21]' is connected to logic 0. 
Warning: In design 'SCALAR_CORE_DWidth32', a pin on submodule 'MUX_LD' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data4_i[20]' is connected to logic 0. 
Warning: In design 'SCALAR_CORE_DWidth32', a pin on submodule 'MUX_LD' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data4_i[19]' is connected to logic 0. 
Warning: In design 'SCALAR_CORE_DWidth32', a pin on submodule 'MUX_LD' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data4_i[18]' is connected to logic 0. 
Warning: In design 'SCALAR_CORE_DWidth32', a pin on submodule 'MUX_LD' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data4_i[17]' is connected to logic 0. 
Warning: In design 'SCALAR_CORE_DWidth32', a pin on submodule 'MUX_LD' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data4_i[16]' is connected to logic 0. 
Warning: In design 'SCALAR_CORE_DWidth32', a pin on submodule 'MUX_WB' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data2_i[1]' is connected to logic 0. 
Warning: In design 'SCALAR_CORE_DWidth32', a pin on submodule 'MUX_WB' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data2_i[0]' is connected to logic 0. 
Warning: In design 'DECODER_DWidth32_OpWidth5_NumofReg32_CWidth12', a pin on submodule 'FF_DEC_STATE' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_en_i' is connected to logic 1. 
Warning: In design 'CSR_DWidth32_AWidth12', a pin on submodule 'FF_RDATA' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_en_i' is connected to logic 1. 
Warning: In design 'CSR_DWidth32_AWidth12', a pin on submodule 'FF_MCYCLE' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_en_i' is connected to logic 1. 
Warning: In design 'CSR_DWidth32_AWidth12', a pin on submodule 'FF_MINSTRET' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'write_en_i' is connected to logic 1. 
Warning: In design 'SCALAR_CORE_DWidth32', the same net is connected to more than one pin on submodule 'MUX_PC'. (LINT-33)
   Net 'n_logic0_' is connected to pins 'data0_i[1]', 'data0_i[0]''.
Warning: In design 'SCALAR_CORE_DWidth32', the same net is connected to more than one pin on submodule 'MUX_LD'. (LINT-33)
   Net 'rf_read2_data[7]' is connected to pins 'data0_i[31]', 'data0_i[30]'', 'data0_i[29]', 'data0_i[28]', 'data0_i[27]', 'data0_i[26]', 'data0_i[25]', 'data0_i[24]', 'data0_i[23]', 'data0_i[22]', 'data0_i[21]', 'data0_i[20]', 'data0_i[19]', 'data0_i[18]', 'data0_i[17]', 'data0_i[16]', 'data0_i[15]', 'data0_i[14]', 'data0_i[13]', 'data0_i[12]', 'data0_i[11]', 'data0_i[10]', 'data0_i[9]', 'data0_i[8]', 'data0_i[7]', 'data1_i[7]', 'data2_i[7]', 'data3_i[7]', 'data4_i[7]'.
Warning: In design 'SCALAR_CORE_DWidth32', the same net is connected to more than one pin on submodule 'MUX_LD'. (LINT-33)
   Net 'rf_read2_data[6]' is connected to pins 'data0_i[6]', 'data1_i[6]'', 'data2_i[6]', 'data3_i[6]', 'data4_i[6]'.
Warning: In design 'SCALAR_CORE_DWidth32', the same net is connected to more than one pin on submodule 'MUX_LD'. (LINT-33)
   Net 'rf_read2_data[5]' is connected to pins 'data0_i[5]', 'data1_i[5]'', 'data2_i[5]', 'data3_i[5]', 'data4_i[5]'.
Warning: In design 'SCALAR_CORE_DWidth32', the same net is connected to more than one pin on submodule 'MUX_LD'. (LINT-33)
   Net 'rf_read2_data[4]' is connected to pins 'data0_i[4]', 'data1_i[4]'', 'data2_i[4]', 'data3_i[4]', 'data4_i[4]'.
Warning: In design 'SCALAR_CORE_DWidth32', the same net is connected to more than one pin on submodule 'MUX_LD'. (LINT-33)
   Net 'rf_read2_data[3]' is connected to pins 'data0_i[3]', 'data1_i[3]'', 'data2_i[3]', 'data3_i[3]', 'data4_i[3]'.
Warning: In design 'SCALAR_CORE_DWidth32', the same net is connected to more than one pin on submodule 'MUX_LD'. (LINT-33)
   Net 'rf_read2_data[2]' is connected to pins 'data0_i[2]', 'data1_i[2]'', 'data2_i[2]', 'data3_i[2]', 'data4_i[2]'.
Warning: In design 'SCALAR_CORE_DWidth32', the same net is connected to more than one pin on submodule 'MUX_LD'. (LINT-33)
   Net 'rf_read2_data[1]' is connected to pins 'data0_i[1]', 'data1_i[1]'', 'data2_i[1]', 'data3_i[1]', 'data4_i[1]'.
Warning: In design 'SCALAR_CORE_DWidth32', the same net is connected to more than one pin on submodule 'MUX_LD'. (LINT-33)
   Net 'rf_read2_data[0]' is connected to pins 'data0_i[0]', 'data1_i[0]'', 'data2_i[0]', 'data3_i[0]', 'data4_i[0]'.
Warning: In design 'SCALAR_CORE_DWidth32', the same net is connected to more than one pin on submodule 'MUX_LD'. (LINT-33)
   Net 'rf_read2_data[15]' is connected to pins 'data1_i[31]', 'data1_i[30]'', 'data1_i[29]', 'data1_i[28]', 'data1_i[27]', 'data1_i[26]', 'data1_i[25]', 'data1_i[24]', 'data1_i[23]', 'data1_i[22]', 'data1_i[21]', 'data1_i[20]', 'data1_i[19]', 'data1_i[18]', 'data1_i[17]', 'data1_i[16]', 'data1_i[15]', 'data2_i[15]', 'data4_i[15]'.
Warning: In design 'SCALAR_CORE_DWidth32', the same net is connected to more than one pin on submodule 'MUX_LD'. (LINT-33)
   Net 'rf_read2_data[14]' is connected to pins 'data1_i[14]', 'data2_i[14]'', 'data4_i[14]'.
Warning: In design 'SCALAR_CORE_DWidth32', the same net is connected to more than one pin on submodule 'MUX_LD'. (LINT-33)
   Net 'rf_read2_data[13]' is connected to pins 'data1_i[13]', 'data2_i[13]'', 'data4_i[13]'.
Warning: In design 'SCALAR_CORE_DWidth32', the same net is connected to more than one pin on submodule 'MUX_LD'. (LINT-33)
   Net 'rf_read2_data[12]' is connected to pins 'data1_i[12]', 'data2_i[12]'', 'data4_i[12]'.
Warning: In design 'SCALAR_CORE_DWidth32', the same net is connected to more than one pin on submodule 'MUX_LD'. (LINT-33)
   Net 'rf_read2_data[11]' is connected to pins 'data1_i[11]', 'data2_i[11]'', 'data4_i[11]'.
Warning: In design 'SCALAR_CORE_DWidth32', the same net is connected to more than one pin on submodule 'MUX_LD'. (LINT-33)
   Net 'rf_read2_data[10]' is connected to pins 'data1_i[10]', 'data2_i[10]'', 'data4_i[10]'.
Warning: In design 'SCALAR_CORE_DWidth32', the same net is connected to more than one pin on submodule 'MUX_LD'. (LINT-33)
   Net 'rf_read2_data[9]' is connected to pins 'data1_i[9]', 'data2_i[9]'', 'data4_i[9]'.
Warning: In design 'SCALAR_CORE_DWidth32', the same net is connected to more than one pin on submodule 'MUX_LD'. (LINT-33)
   Net 'rf_read2_data[8]' is connected to pins 'data1_i[8]', 'data2_i[8]'', 'data4_i[8]'.
Warning: In design 'SCALAR_CORE_DWidth32', the same net is connected to more than one pin on submodule 'MUX_LD'. (LINT-33)
   Net 'n_logic0_' is connected to pins 'data3_i[31]', 'data3_i[30]'', 'data3_i[29]', 'data3_i[28]', 'data3_i[27]', 'data3_i[26]', 'data3_i[25]', 'data3_i[24]', 'data3_i[23]', 'data3_i[22]', 'data3_i[21]', 'data3_i[20]', 'data3_i[19]', 'data3_i[18]', 'data3_i[17]', 'data3_i[16]', 'data3_i[15]', 'data3_i[14]', 'data3_i[13]', 'data3_i[12]', 'data3_i[11]', 'data3_i[10]', 'data3_i[9]', 'data3_i[8]', 'data4_i[31]', 'data4_i[30]', 'data4_i[29]', 'data4_i[28]', 'data4_i[27]', 'data4_i[26]', 'data4_i[25]', 'data4_i[24]', 'data4_i[23]', 'data4_i[22]', 'data4_i[21]', 'data4_i[20]', 'data4_i[19]', 'data4_i[18]', 'data4_i[17]', 'data4_i[16]'.
Warning: In design 'SCALAR_CORE_DWidth32', the same net is connected to more than one pin on submodule 'MUX_ST'. (LINT-33)
   Net 'dmem_rdata_i[7]' is connected to pins 'data0_i[31]', 'data0_i[30]'', 'data0_i[29]', 'data0_i[28]', 'data0_i[27]', 'data0_i[26]', 'data0_i[25]', 'data0_i[24]', 'data0_i[23]', 'data0_i[22]', 'data0_i[21]', 'data0_i[20]', 'data0_i[19]', 'data0_i[18]', 'data0_i[17]', 'data0_i[16]', 'data0_i[15]', 'data0_i[14]', 'data0_i[13]', 'data0_i[12]', 'data0_i[11]', 'data0_i[10]', 'data0_i[9]', 'data0_i[8]', 'data0_i[7]', 'data1_i[7]', 'data2_i[7]'.
Warning: In design 'SCALAR_CORE_DWidth32', the same net is connected to more than one pin on submodule 'MUX_ST'. (LINT-33)
   Net 'dmem_rdata_i[6]' is connected to pins 'data0_i[6]', 'data1_i[6]'', 'data2_i[6]'.
Warning: In design 'SCALAR_CORE_DWidth32', the same net is connected to more than one pin on submodule 'MUX_ST'. (LINT-33)
   Net 'dmem_rdata_i[5]' is connected to pins 'data0_i[5]', 'data1_i[5]'', 'data2_i[5]'.
Warning: In design 'SCALAR_CORE_DWidth32', the same net is connected to more than one pin on submodule 'MUX_ST'. (LINT-33)
   Net 'dmem_rdata_i[4]' is connected to pins 'data0_i[4]', 'data1_i[4]'', 'data2_i[4]'.
Warning: In design 'SCALAR_CORE_DWidth32', the same net is connected to more than one pin on submodule 'MUX_ST'. (LINT-33)
   Net 'dmem_rdata_i[3]' is connected to pins 'data0_i[3]', 'data1_i[3]'', 'data2_i[3]'.
Warning: In design 'SCALAR_CORE_DWidth32', the same net is connected to more than one pin on submodule 'MUX_ST'. (LINT-33)
   Net 'dmem_rdata_i[2]' is connected to pins 'data0_i[2]', 'data1_i[2]'', 'data2_i[2]'.
Warning: In design 'SCALAR_CORE_DWidth32', the same net is connected to more than one pin on submodule 'MUX_ST'. (LINT-33)
   Net 'dmem_rdata_i[1]' is connected to pins 'data0_i[1]', 'data1_i[1]'', 'data2_i[1]'.
Warning: In design 'SCALAR_CORE_DWidth32', the same net is connected to more than one pin on submodule 'MUX_ST'. (LINT-33)
   Net 'dmem_rdata_i[0]' is connected to pins 'data0_i[0]', 'data1_i[0]'', 'data2_i[0]'.
Warning: In design 'SCALAR_CORE_DWidth32', the same net is connected to more than one pin on submodule 'MUX_ST'. (LINT-33)
   Net 'dmem_rdata_i[15]' is connected to pins 'data1_i[31]', 'data1_i[30]'', 'data1_i[29]', 'data1_i[28]', 'data1_i[27]', 'data1_i[26]', 'data1_i[25]', 'data1_i[24]', 'data1_i[23]', 'data1_i[22]', 'data1_i[21]', 'data1_i[20]', 'data1_i[19]', 'data1_i[18]', 'data1_i[17]', 'data1_i[16]', 'data1_i[15]', 'data2_i[15]'.
Warning: In design 'SCALAR_CORE_DWidth32', the same net is connected to more than one pin on submodule 'MUX_ST'. (LINT-33)
   Net 'dmem_rdata_i[14]' is connected to pins 'data1_i[14]', 'data2_i[14]''.
Warning: In design 'SCALAR_CORE_DWidth32', the same net is connected to more than one pin on submodule 'MUX_ST'. (LINT-33)
   Net 'dmem_rdata_i[13]' is connected to pins 'data1_i[13]', 'data2_i[13]''.
Warning: In design 'SCALAR_CORE_DWidth32', the same net is connected to more than one pin on submodule 'MUX_ST'. (LINT-33)
   Net 'dmem_rdata_i[12]' is connected to pins 'data1_i[12]', 'data2_i[12]''.
Warning: In design 'SCALAR_CORE_DWidth32', the same net is connected to more than one pin on submodule 'MUX_ST'. (LINT-33)
   Net 'dmem_rdata_i[11]' is connected to pins 'data1_i[11]', 'data2_i[11]''.
Warning: In design 'SCALAR_CORE_DWidth32', the same net is connected to more than one pin on submodule 'MUX_ST'. (LINT-33)
   Net 'dmem_rdata_i[10]' is connected to pins 'data1_i[10]', 'data2_i[10]''.
Warning: In design 'SCALAR_CORE_DWidth32', the same net is connected to more than one pin on submodule 'MUX_ST'. (LINT-33)
   Net 'dmem_rdata_i[9]' is connected to pins 'data1_i[9]', 'data2_i[9]''.
Warning: In design 'SCALAR_CORE_DWidth32', the same net is connected to more than one pin on submodule 'MUX_ST'. (LINT-33)
   Net 'dmem_rdata_i[8]' is connected to pins 'data1_i[8]', 'data2_i[8]''.
Warning: In design 'SCALAR_CORE_DWidth32', the same net is connected to more than one pin on submodule 'MUX_WB'. (LINT-33)
   Net 'n_logic0_' is connected to pins 'data2_i[1]', 'data2_i[0]''.
Warning: In design 'SOC_TOP', three-state bus 'm2s_write' has non three-state driver 'CPU/SCORE/DECODER/C686/Z_0'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'm2s_trans' has non three-state driver 'CPU/SCORE/DECODER/C679/Z_0'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_addr_o[0]' has non three-state driver 'CPU/SCORE/ALU/C272/Z_0'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_addr_o[1]' has non three-state driver 'CPU/SCORE/ALU/C272/Z_1'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_addr_o[2]' has non three-state driver 'CPU/SCORE/ALU/C272/Z_2'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_addr_o[3]' has non three-state driver 'CPU/SCORE/ALU/C272/Z_3'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_addr_o[4]' has non three-state driver 'CPU/SCORE/ALU/C272/Z_4'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_addr_o[5]' has non three-state driver 'CPU/SCORE/ALU/C272/Z_5'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_addr_o[6]' has non three-state driver 'CPU/SCORE/ALU/C272/Z_6'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_addr_o[7]' has non three-state driver 'CPU/SCORE/ALU/C272/Z_7'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_addr_o[8]' has non three-state driver 'CPU/SCORE/ALU/C272/Z_8'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_addr_o[9]' has non three-state driver 'CPU/SCORE/ALU/C272/Z_9'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_addr_o[10]' has non three-state driver 'CPU/SCORE/ALU/C272/Z_10'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_addr_o[11]' has non three-state driver 'CPU/SCORE/ALU/C272/Z_11'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_addr_o[12]' has non three-state driver 'CPU/SCORE/ALU/C272/Z_12'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_addr_o[13]' has non three-state driver 'CPU/SCORE/ALU/C272/Z_13'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_addr_o[14]' has non three-state driver 'CPU/SCORE/ALU/C272/Z_14'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_addr_o[15]' has non three-state driver 'CPU/SCORE/ALU/C272/Z_15'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_addr_o[16]' has non three-state driver 'CPU/SCORE/ALU/C272/Z_16'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_addr_o[17]' has non three-state driver 'CPU/SCORE/ALU/C272/Z_17'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_addr_o[18]' has non three-state driver 'CPU/SCORE/ALU/C272/Z_18'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_addr_o[19]' has non three-state driver 'CPU/SCORE/ALU/C272/Z_19'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_addr_o[20]' has non three-state driver 'CPU/SCORE/ALU/C272/Z_20'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_addr_o[21]' has non three-state driver 'CPU/SCORE/ALU/C272/Z_21'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_addr_o[22]' has non three-state driver 'CPU/SCORE/ALU/C272/Z_22'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_addr_o[23]' has non three-state driver 'CPU/SCORE/ALU/C272/Z_23'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_addr_o[24]' has non three-state driver 'CPU/SCORE/ALU/C272/Z_24'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_addr_o[25]' has non three-state driver 'CPU/SCORE/ALU/C272/Z_25'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_addr_o[26]' has non three-state driver 'CPU/SCORE/ALU/C272/Z_26'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_addr_o[27]' has non three-state driver 'CPU/SCORE/ALU/C272/Z_27'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_addr_o[28]' has non three-state driver 'CPU/SCORE/ALU/C272/Z_28'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_addr_o[29]' has non three-state driver 'CPU/SCORE/ALU/C272/Z_29'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_addr_o[30]' has non three-state driver 'CPU/SCORE/ALU/C272/Z_30'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_addr_o[31]' has non three-state driver 'CPU/SCORE/ALU/C272/Z_31'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_wdata_o[0]' has non three-state driver 'CPU/SCORE/MUX_LD/C74/Z_0'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_wdata_o[1]' has non three-state driver 'CPU/SCORE/MUX_LD/C74/Z_1'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_wdata_o[2]' has non three-state driver 'CPU/SCORE/MUX_LD/C74/Z_2'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_wdata_o[3]' has non three-state driver 'CPU/SCORE/MUX_LD/C74/Z_3'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_wdata_o[4]' has non three-state driver 'CPU/SCORE/MUX_LD/C74/Z_4'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_wdata_o[5]' has non three-state driver 'CPU/SCORE/MUX_LD/C74/Z_5'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_wdata_o[6]' has non three-state driver 'CPU/SCORE/MUX_LD/C74/Z_6'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_wdata_o[7]' has non three-state driver 'CPU/SCORE/MUX_LD/C74/Z_7'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_wdata_o[8]' has non three-state driver 'CPU/SCORE/MUX_LD/C74/Z_8'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_wdata_o[9]' has non three-state driver 'CPU/SCORE/MUX_LD/C74/Z_9'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_wdata_o[10]' has non three-state driver 'CPU/SCORE/MUX_LD/C74/Z_10'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_wdata_o[11]' has non three-state driver 'CPU/SCORE/MUX_LD/C74/Z_11'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_wdata_o[12]' has non three-state driver 'CPU/SCORE/MUX_LD/C74/Z_12'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_wdata_o[13]' has non three-state driver 'CPU/SCORE/MUX_LD/C74/Z_13'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_wdata_o[14]' has non three-state driver 'CPU/SCORE/MUX_LD/C74/Z_14'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_wdata_o[15]' has non three-state driver 'CPU/SCORE/MUX_LD/C74/Z_15'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_wdata_o[16]' has non three-state driver 'CPU/SCORE/MUX_LD/C74/Z_16'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_wdata_o[17]' has non three-state driver 'CPU/SCORE/MUX_LD/C74/Z_17'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_wdata_o[18]' has non three-state driver 'CPU/SCORE/MUX_LD/C74/Z_18'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_wdata_o[19]' has non three-state driver 'CPU/SCORE/MUX_LD/C74/Z_19'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_wdata_o[20]' has non three-state driver 'CPU/SCORE/MUX_LD/C74/Z_20'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_wdata_o[21]' has non three-state driver 'CPU/SCORE/MUX_LD/C74/Z_21'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_wdata_o[22]' has non three-state driver 'CPU/SCORE/MUX_LD/C74/Z_22'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_wdata_o[23]' has non three-state driver 'CPU/SCORE/MUX_LD/C74/Z_23'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_wdata_o[24]' has non three-state driver 'CPU/SCORE/MUX_LD/C74/Z_24'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_wdata_o[25]' has non three-state driver 'CPU/SCORE/MUX_LD/C74/Z_25'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_wdata_o[26]' has non three-state driver 'CPU/SCORE/MUX_LD/C74/Z_26'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_wdata_o[27]' has non three-state driver 'CPU/SCORE/MUX_LD/C74/Z_27'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_wdata_o[28]' has non three-state driver 'CPU/SCORE/MUX_LD/C74/Z_28'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_wdata_o[29]' has non three-state driver 'CPU/SCORE/MUX_LD/C74/Z_29'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_wdata_o[30]' has non three-state driver 'CPU/SCORE/MUX_LD/C74/Z_30'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'dmem_wdata_o[31]' has non three-state driver 'CPU/SCORE/MUX_LD/C74/Z_31'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'n_logic0_' has non three-state driver 'U1/**logic_0**'. (LINT-34)
Warning: In design 'SOC_TOP', three-state bus 'NPU/NPU/n_0_net_' has non three-state driver 'NPU/NPU/I_0/Z'. (LINT-34)
Warning: In design 'SOC_TOP', multiply-driven net 'n_logic0_' is driven by constant 0. (LINT-54)
1
# In/out port constraints
# Remove all user-defined attributes from the current design
reset_design
Warning: Design 'SOC_TOP' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
# Set operating condition
set_operating_conditions tt1p05v25c
Using operating conditions 'tt1p05v25c' found in library 'saed32rvt_tt1p05v25c'.
1
# Create clock
create_clock -period $CLOCK_PERIOD [get_ports $TOP_CLK]
Warning: Design 'SOC_TOP' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
# Set clock skew + jitter + setup margin
set_clock_uncertainty -setup [expr 0.07 * $CLOCK_PERIOD] [get_clocks $TOP_CLK]
Warning: Design 'SOC_TOP' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'SOC_TOP' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
# Set clock transition (How long it takes to be recognized as 0 to 1)
set_clock_transition [expr 0.016 * $CLOCK_PERIOD] [get_clocks $TOP_CLK]
Warning: Design 'SOC_TOP' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'SOC_TOP' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
# Assume the core is connected to SRAM
# Set input delay (Assume ta = 0.6)
set INPUTS_EX_GLOBAL [remove_from_collection [all_inputs] [get_ports "$TOP_CLK $TOP_RST"]]
{imem_ready_i imem_rdata_i[31] imem_rdata_i[30] imem_rdata_i[29] imem_rdata_i[28] imem_rdata_i[27] imem_rdata_i[26] imem_rdata_i[25] imem_rdata_i[24] imem_rdata_i[23] imem_rdata_i[22] imem_rdata_i[21] imem_rdata_i[20] imem_rdata_i[19] imem_rdata_i[18] imem_rdata_i[17] imem_rdata_i[16] imem_rdata_i[15] imem_rdata_i[14] imem_rdata_i[13] imem_rdata_i[12] imem_rdata_i[11] imem_rdata_i[10] imem_rdata_i[9] imem_rdata_i[8] imem_rdata_i[7] imem_rdata_i[6] imem_rdata_i[5] imem_rdata_i[4] imem_rdata_i[3] imem_rdata_i[2] imem_rdata_i[1] imem_rdata_i[0] dmem_ready_i dmem_rdata_i[31] dmem_rdata_i[30] dmem_rdata_i[29] dmem_rdata_i[28] dmem_rdata_i[27] dmem_rdata_i[26] dmem_rdata_i[25] dmem_rdata_i[24] dmem_rdata_i[23] dmem_rdata_i[22] dmem_rdata_i[21] dmem_rdata_i[20] dmem_rdata_i[19] dmem_rdata_i[18] dmem_rdata_i[17] dmem_rdata_i[16] dmem_rdata_i[15] dmem_rdata_i[14] dmem_rdata_i[13] dmem_rdata_i[12] dmem_rdata_i[11] dmem_rdata_i[10] dmem_rdata_i[9] dmem_rdata_i[8] dmem_rdata_i[7] dmem_rdata_i[6] dmem_rdata_i[5] dmem_rdata_i[4] dmem_rdata_i[3] dmem_rdata_i[2] dmem_rdata_i[1] dmem_rdata_i[0]}
set_input_delay -max 0.6 -clock $TOP_CLK $INPUTS_EX_GLOBAL
Warning: Design 'SOC_TOP' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
# Set output delay (Assume tas, tcss, twes, tds = 1.0)
set_output_delay -max 1.0 -clock $TOP_CLK [all_outputs]
Warning: Design 'SOC_TOP' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
# Report clock
redirect -tee -file $RPT_DIR/2_check_clock.rpt {report_clock}
Warning: Design 'SOC_TOP' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Changed wire load model for 'NPU_DWidth32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'NPU_TOP_DWidth32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'MUX2TO1_DWidth32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'MUX4TO1_DWidth32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'MUX3TO1_DWidth32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'MUX5TO1_DWidth32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'MUX2TO1_DWidth32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'ALU_DWidth32_OpWidth5' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'MUX4TO1_DWidth32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'MUX4TO1_DWidth32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'D_FF_64_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'D_FF_64_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'D_FF_32_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'CSR_DWidth32_AWidth12' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'D_FF_32_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'D_FF_32_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'D_FF_32_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'D_FF_32_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'D_FF_32_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'D_FF_32_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'D_FF_32_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'D_FF_32_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'D_FF_32_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'D_FF_32_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'D_FF_32_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'D_FF_32_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'D_FF_32_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'D_FF_32_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'D_FF_32_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'D_FF_32_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'D_FF_32_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'D_FF_32_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'D_FF_32_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'D_FF_32_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'D_FF_32_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'D_FF_32_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'D_FF_32_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'D_FF_32_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'D_FF_32_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'D_FF_32_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'D_FF_32_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'D_FF_32_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'D_FF_32_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'D_FF_32_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'D_FF_32_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'REGFILE_DWidth32_NumofReg32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'COUNTER_64_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'D_FF_2_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DECODER_DWidth32_OpWidth5_NumofReg32_CWidth12' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'D_FF_32_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'D_FF_32_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'MUX2TO1_DWidth32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'COUNTER_64_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'SCALAR_CORE_DWidth32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'CACHE_SRAM_DWidth56_Depth128' from '(none)' to '35000'. (OPT-170)
Information: Changed wire load model for 'D_FF_2_3' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'COUNTER_30_0_127' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'D_FF_32_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'INSTR_CACHE_DWidth32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'CPU_TOP_DWidth32' from '(none)' to 'ForQA'. (OPT-170)
#line 522
