# ğŸ§  Week 2 Task â€“ BabySoC Fundamentals & Functional Modelling  

## ğŸ¯ Objective  
To build a solid understanding of **System-on-Chip (SoC)** fundamentals and perform **functional modelling** of the BabySoC using simulation tools â€” **Icarus Verilog (iverilog)** and **GTKWave**.

---

## ğŸ§© Part 1 â€“ Theory (Conceptual Understanding)

### ğŸ”¹ What is a System-on-Chip (SoC)?  
A **System-on-Chip (SoC)** integrates all essential components of a complete computing system onto a single silicon chip.  
It combines the **processor**, **memory**, **peripherals**, and **interconnect** in one compact, power-efficient design.  
SoCs are used in smartphones, IoT devices, embedded systems, and consumer electronics.

---

### ğŸ”¹ Components of a Typical SoC  
- **CPU (Processor Core):** Executes instructions and performs computation.  
- **Memory:** Includes on-chip RAM (for temporary storage) and ROM (for program/boot code).  
- **Peripherals:** Interfaces such as **UART**, **SPI**, **IÂ²C**, **GPIO**, **Timers**, etc.  
- **Interconnect (Bus):** Connects CPU, memory, and peripherals (e.g., AMBA or Wishbone).  

---

### ğŸ”¹ Why BabySoC?  
**BabySoC** is a simplified learning model that demonstrates the structure and functionality of a real SoC without unnecessary complexity.  
It helps beginners visualize:  
- CPUâ€“Memory interaction  
- Dataflow via bus/interconnect  
- Peripheral integration  
By experimenting with BabySoC, learners can understand fundamental SoC behavior before moving on to advanced RTL and physical design.

---

### ğŸ”¹ Role of Functional Modelling  
Functional modelling verifies **behavioral correctness** of the design before RTL and physical design stages.  
It ensures that all modules communicate and respond correctly using simulation tools.  
**Advantages:**  
- Detects functional/logic errors early.  
- Saves time before hardware implementation.  
- Provides visibility into signal timing and dataflow.  

**Tools Used:**  
- **Icarus Verilog** â†’ Compiles & simulates Verilog code.  
- **GTKWave** â†’ Displays .vcd waveform files for analysis.

---

## âš™ï¸ Part 2 â€“ Labs (Hands-on Functional Modelling)

### ğŸ› ï¸ Tools Required  
- **Icarus Verilog (iverilog)**  
- **GTKWave**

---

### ğŸ§¾ Steps Performed  

#### 1ï¸âƒ£ Clone the BabySoC Repository  
```bash
git clone https://github.com/hemanthkumardm/SFAL-VSD-SoCJourney.git
cd SFAL-VSD-SoCJourney/12. VSDBabySoC Project

```
#### 2ï¸âƒ£ Compile Verilog Modules
```bash

iverilog -o baby_soc_tb.out baby_soc_tb.v
```

#### 3ï¸âƒ£ Run Simulation and Generate Waveform
```bash
./baby_soc_tb.out
```
#### 4ï¸âƒ£ View Waveform in GTKWave
```bash
gtkwave dump.vcd
```
#### 5ï¸âƒ£ Analyze Key Operations
âœ… Reset Operation: Check all signals initialize properly.

âœ… Clocking: Ensure the clock toggles and drives all sequential logic.

âœ… Dataflow: Observe signal transfer between CPU, memory, and peripherals.
