---
layout: default
title: ğŸ“¡ 0.18Âµm RFCMOS Capacitor Formationï¼ˆå®Ÿç¾å‹ãƒ•ãƒ­ãƒ¼ï¼‰
---

---

# ğŸ“¡ 0.18Âµm RFCMOS Capacitor Formation â€” å®Ÿç¾å‹ãƒ•ãƒ­ãƒ¼  
*0.18Âµm RFCMOS Capacitor Formation â€” Realization-oriented Flow*

[![Hybrid License](https://img.shields.io/badge/license-Hybrid-blueviolet)](../../../#-ãƒ©ã‚¤ã‚»ãƒ³ã‚¹--license)

---

## ğŸ§­ æ¦‚è¦ / Overview  

æœ¬è³‡æ–™ã¯ **0.18Âµm FeRAMãƒ—ãƒ­ã‚»ã‚¹**ã‚’ãƒ™ãƒ¼ã‚¹ã«ã€  
å®Ÿéš›ã®RF CMOSãƒ—ãƒ­ã‚»ã‚¹ã¨ã®æ•´åˆæ€§ã‚’è€ƒæ…®ã—ã¦ã€Œã‚­ãƒ£ãƒ‘ã‚·ã‚¿å½¢æˆå·¥ç¨‹ã€ã‚’å†è¨­è¨ˆã—ãŸã‚‚ã®ã§ã™ã€‚  

*This document reconstructs the **capacitor formation flow** based on the 0.18Âµm FeRAM process, optimized for compatibility with actual RFCMOS technology.*  

- PZTç³»ã§ã¯ãªã **HfZrOâ‚‚ (HZO) å¼·èª˜é›»è†œ** ã‚’æ¡ç”¨  
- **æ°´ç´ ã‚·ãƒ³ã‚¿ãƒ¼è€æ€§**ãŒã‚ã‚‹ãŸã‚ã€CMOSæ¨™æº–BEOLã¨æ•´åˆ  
- **å†æ§‹æˆå¯èƒ½RFãƒ‡ãƒã‚¤ã‚¹ (FeVar, FeFET-Switch)** ã¸ã®å®Ÿè£…ã‚’è¦–é‡ã«å…¥ã‚ŒãŸæµã‚Œ  

---

## ğŸ”½ RFCMOSã‚­ãƒ£ãƒ‘ã‚·ã‚¿å½¢æˆå·¥ç¨‹ï¼ˆå®Ÿç¾å‹ï¼‰ / *RFCMOS Capacitor Formation Steps (Realization-oriented)*  

| å·¥ç¨‹ / Step | å‡¦ç†å†…å®¹ / Description |
|-------------|--------------------|
| **TI1-SPï¼ˆä¸‹éƒ¨é›»æ¥µï¼‰** | TiNã‚¹ãƒ‘ãƒƒã‚¿ä¸‹éƒ¨é›»æ¥µï¼ˆãƒãƒªã‚¢ï¼‹å°é›»æ€§ï¼‰ã€‚<br>*Bottom TiN electrode (barrier + conductive).* |
| **HZO-ALD** | HfZrOâ‚‚è–„è†œã‚’ALDå †ç©ï¼ˆåšã•5â€“10nmï¼‰ã€‚<br>*HfZrOâ‚‚ layer by ALD, 5â€“10nm.* |
| **HZO-ANL** | RTA 400â€“450â„ƒ Oâ‚‚ / Nâ‚‚é›°å›²æ°—ã§çµæ™¶åŒ–ï¼ˆæ­£æ–¹æ™¶/æ–œæ–¹æ™¶ï¼‰ã€‚<br>*RTA at 400â€“450â„ƒ in Oâ‚‚/Nâ‚‚ for crystallization (tetragonal/orthorhombic).* |
| **CAP-TUN** | TiN/TiAlNã‚­ãƒ£ãƒƒãƒ—å±¤ã«ã‚ˆã‚‹ç•Œé¢åˆ¶å¾¡ã€‚<br>*TiN/TiAlN cap layer for interface control.* |
| **TI2-SPï¼ˆä¸Šéƒ¨é›»æ¥µï¼‰** | TiNã¾ãŸã¯TaNä¸Šéƒ¨é›»æ¥µã€‚é…ç·šæ¥ç¶šã®ãƒãƒƒãƒ•ã‚¡æ©Ÿèƒ½ã€‚<br>*Top electrode (TiN/TaN), acts as wiring buffer.* |
| **RFCAP-PH/ET** | ã‚­ãƒ£ãƒ‘ã‚·ã‚¿ãƒ‘ã‚¿ãƒ¼ãƒ³å½¢æˆï¼ˆAr RIE/IBEï¼‰ã€‚<br>*Patterning by Ar-RIE or IBE.* |

ğŸ“˜ **è§£èª¬ / Explanation**  
- **HfZrOâ‚‚ã¯CMOSæ¨™æº–ã®420â„ƒæ°´ç´ ã‚·ãƒ³ã‚¿ãƒ¼ã«è€æ€§** â†’ BEOLã¨å®Œå…¨æ•´åˆã€‚  
- **ã‚­ãƒ£ãƒƒãƒ—å±¤ (TiN/TiAlN)** ã‚’ç”¨ã„ã¦çµæ™¶ç›¸å®‰å®šåŒ–ã¨ç•Œé¢ãƒªãƒ¼ã‚¯ä½æ¸›ã‚’å®Ÿç¾ã€‚  
- å®Ÿè£…ã‚¿ãƒ¼ã‚²ãƒƒãƒˆã¯ **ä¸æ®ç™ºVaractor (FeVar)** ã‚„ **FeFET-Switch**ã€‚  

---

## âš–ï¸ å¾“æ¥PZTã¨ã®æ¯”è¼ƒ / *Comparison with Conventional PZT*  

| é …ç›® / Item | PZT FeRAM | HfZrOâ‚‚ RFCMOS |
|-------------|-----------|---------------|
| CMOSäº’æ›æ€§ | ä½ï¼ˆHâ‚‚è€æ€§ãªã—ã€å°‚ç”¨å·¥ç¨‹å¿…è¦ï¼‰ | é«˜ï¼ˆæ¨™æº–BEOLå¯¾å¿œï¼‰ |
| çµæ™¶åŒ–æ¸©åº¦ | é«˜æ¸©ï¼ˆ600â€“700â„ƒï¼‰ | ä½æ¸©ï¼ˆ400â€“450â„ƒï¼‰ |
| ä¿è­·è†œ | å¿…é ˆï¼ˆAlOxäºŒé‡å±¤ãªã©ï¼‰ | åŸå‰‡ä¸è¦ |
| å¿œç”¨æ€§ | ãƒ¡ãƒ¢ãƒªã‚­ãƒ£ãƒ‘ã‚·ã‚¿é™å®š | RFå¯å¤‰ç´ å­ / FeFET / ä¸æ®ç™ºVaractor |

---

## ğŸ—“ï¸ å®Ÿç¾ãƒ­ãƒ¼ãƒ‰ãƒãƒƒãƒ— / *Realization Roadmap*  

```mermaid
gantt
    title RFCMOS Ferroelectric Capacitor Roadmap
    dateFormat  YYYY-MM-DD
    section Device & Process
    Material Screening (HZO)     :done,    des1, 2025-01-01, 60d
    Integration Flow Design      :active,  des2, 2025-03-01, 120d
    Test Structures (MIM cap)    :         des3, 2025-07-01, 120d
    section Circuit Applications
    FeVar Prototype              :         cir1, 2025-10-01, 120d
    FeFET-Switch Test            :         cir2, 2026-02-01, 150d
    RF Front-end Demonstrator    :         cir3, 2026-07-01, 180d
```

---

## ğŸ”— é–¢é€£ãƒªãƒ³ã‚¯ / *Related Links*  

| ãƒªãƒ³ã‚¯ / Link | å†…å®¹ / Description |
|---|---|
| ğŸ“˜ [0.18Âµm FeRAM Process Flowï¼ˆå®Œå…¨ç‰ˆï¼‰](https://samizo-aitl.github.io/Edusemi-v4x/d_chapter1_memory_technologies/doc_FeRAM/feram_full_process_table) | FeRAMãƒ—ãƒ­ã‚»ã‚¹ãƒ•ãƒ­ãƒ¼å®Œå…¨ç‰ˆ<br>*Full FeRAM process flow* |
| ğŸ“˜ [Proposal CMOSæ··è¼‰å‹RFãƒ‡ãƒã‚¤ã‚¹](./proposal.md) | CMOSæ··è¼‰å‹RFãƒ‡ãƒã‚¤ã‚¹ææ¡ˆ<br>*Proposal of CMOS-integrated RF devices* |
| ğŸ“˜ [0.18Âµm RFCMOS Process Flow](./018um_rfcapacitor_extracted.md) | RFCMOSã‚­ãƒ£ãƒ‘ã‚·ã‚¿æ´¾ç”Ÿç‰ˆãƒ—ãƒ­ã‚»ã‚¹<br>*RFCMOS-derived capacitor flow* |
| ğŸ”¬ [0.18Âµm CMOSãƒ­ã‚¸ãƒƒã‚¯ãƒ—ãƒ­ã‚»ã‚¹](https://samizo-aitl.github.io/Edusemi-v4x/chapter3_process_evolution/docs/0.18um_Logic_ProcessFlow) | CMOSãƒ­ã‚¸ãƒƒã‚¯ãƒ—ãƒ­ã‚»ã‚¹æ•™æ<br>*CMOS logic process educational model* |

---

## ğŸ‘¤ Author & License  

| é …ç›® / Item | è©³ç´° / Details |
|---|---|
| **è‘—è€… / Author** | ä¸‰æº çœŸä¸€ï¼ˆShinichi Samizoï¼‰ |
| **Email** | [![Email](https://img.shields.io/badge/Email-shin3t72%40gmail.com-red?style=for-the-badge&logo=gmail)](mailto:shin3t72@gmail.com) |
| **X** | [![X](https://img.shields.io/badge/X-@shin3t72-black?style=for-the-badge&logo=x)](https://x.com/shin3t72) |
| **GitHub** | [![GitHub](https://img.shields.io/badge/GitHub-Samizo--AITL-blue?style=for-the-badge&logo=github)](https://github.com/Samizo-AITL) |
| **ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ / License** | [![Hybrid License](https://img.shields.io/badge/license-Hybrid-blueviolet?style=for-the-badge)](../../../#-ãƒ©ã‚¤ã‚»ãƒ³ã‚¹--license) <br> å†é…å¸ƒãƒ»æ”¹å¤‰è‡ªç”± / *Free to use, modify, redistribute (non-commercial)* |
