INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/surya/Synchronous-16x8-FIFO-Design-and-Verification/Synchronous-16x8-FIFO-Design-and-Verification.srcs/sources_1/new/fifo_16x8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_16x8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/surya/Synchronous-16x8-FIFO-Design-and-Verification/Synchronous-16x8-FIFO-Design-and-Verification.srcs/sim_1/new/fifo_16x8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_16x8_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/surya/Synchronous-16x8-FIFO-Design-and-Verification/Synchronous-16x8-FIFO-Design-and-Verification.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
