<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module Instance :: config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_10_</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.colResizable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  westLayout = $('div.ui-layout-west').layout({
    north__paneSelector: ".ui-layout-west-inner-north",
    center__paneSelector: ".ui-layout-west-inner-center", 
    north__size: 100,
    spacing_open: 4,
    spacing_closed: 4
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
  $("table").colResizable({    liveDrag:true,
    fixed:false,
    draggingClass:"dragging"
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>
</div>
<div class="ui-layout-west">
<div class="ui-layout-west-inner-center">
<div name='inst_tag_193542'>
<a name="inst_tag_193542"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_193542" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_10_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2208_1.html#inst_tag_193542_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2208_1.html#inst_tag_193542_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2208_1.html#inst_tag_193542_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2208_1.html#inst_tag_193542_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.99</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.99</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2642.html#inst_tag_233404" >Xdsm_div</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_193543'>
<a name="inst_tag_193543"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_193543" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_9_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2208_1.html#inst_tag_193543_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2208_1.html#inst_tag_193543_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2208_1.html#inst_tag_193543_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2208_1.html#inst_tag_193543_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.99</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.99</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2642.html#inst_tag_233404" >Xdsm_div</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_193544'>
<a name="inst_tag_193544"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_193544" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_8_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2208_1.html#inst_tag_193544_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2208_1.html#inst_tag_193544_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2208_1.html#inst_tag_193544_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2208_1.html#inst_tag_193544_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.99</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.99</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2642.html#inst_tag_233404" >Xdsm_div</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_193545'>
<a name="inst_tag_193545"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_193545" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_7_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2208_1.html#inst_tag_193545_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2208_1.html#inst_tag_193545_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2208_1.html#inst_tag_193545_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2208_1.html#inst_tag_193545_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.99</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.99</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2642.html#inst_tag_233404" >Xdsm_div</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_193546'>
<a name="inst_tag_193546"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_193546" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_6_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2208_1.html#inst_tag_193546_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2208_1.html#inst_tag_193546_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2208_1.html#inst_tag_193546_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2208_1.html#inst_tag_193546_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.99</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.99</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2642.html#inst_tag_233404" >Xdsm_div</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_193547'>
<a name="inst_tag_193547"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_193547" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_5_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2208_1.html#inst_tag_193547_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2208_1.html#inst_tag_193547_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2208_1.html#inst_tag_193547_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2208_1.html#inst_tag_193547_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.99</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.99</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2642.html#inst_tag_233404" >Xdsm_div</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_193548'>
<a name="inst_tag_193548"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_193548" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_4_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2208_1.html#inst_tag_193548_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2208_1.html#inst_tag_193548_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2208_1.html#inst_tag_193548_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2208_1.html#inst_tag_193548_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.99</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.99</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2642.html#inst_tag_233404" >Xdsm_div</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_193549'>
<a name="inst_tag_193549"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_193549" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_3_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2208_1.html#inst_tag_193549_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2208_1.html#inst_tag_193549_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2208_1.html#inst_tag_193549_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2208_1.html#inst_tag_193549_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.99</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.99</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2642.html#inst_tag_233404" >Xdsm_div</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_193550'>
<a name="inst_tag_193550"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_193550" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_2_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2208_1.html#inst_tag_193550_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2208_1.html#inst_tag_193550_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2208_1.html#inst_tag_193550_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2208_1.html#inst_tag_193550_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.99</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.99</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2642.html#inst_tag_233404" >Xdsm_div</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_193551'>
<a name="inst_tag_193551"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_193551" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_1_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2208_1.html#inst_tag_193551_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2208_1.html#inst_tag_193551_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2208_1.html#inst_tag_193551_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2208_1.html#inst_tag_193551_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.99</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.99</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2642.html#inst_tag_233404" >Xdsm_div</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_193552'>
<a name="inst_tag_193552"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_193552" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_0_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2208_1.html#inst_tag_193552_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2208_1.html#inst_tag_193552_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2208_1.html#inst_tag_193552_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2208_1.html#inst_tag_193552_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.99</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.99</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2642.html#inst_tag_233404" >Xdsm_div</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_193553'>
<a name="inst_tag_193553"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_193553" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_35_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2208_1.html#inst_tag_193553_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2208_1.html#inst_tag_193553_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2208_1.html#inst_tag_193553_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2208_1.html#inst_tag_193553_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod983.html#inst_tag_69745" >Xint1</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_193554'>
<a name="inst_tag_193554"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_193554" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_34_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2208_1.html#inst_tag_193554_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2208_1.html#inst_tag_193554_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2208_1.html#inst_tag_193554_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2208_1.html#inst_tag_193554_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod983.html#inst_tag_69745" >Xint1</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_193555'>
<a name="inst_tag_193555"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_193555" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_33_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2208_1.html#inst_tag_193555_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2208_1.html#inst_tag_193555_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2208_1.html#inst_tag_193555_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2208_1.html#inst_tag_193555_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod983.html#inst_tag_69745" >Xint1</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_193556'>
<a name="inst_tag_193556"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_193556" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_32_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2208_1.html#inst_tag_193556_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2208_1.html#inst_tag_193556_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2208_1.html#inst_tag_193556_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2208_1.html#inst_tag_193556_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod983.html#inst_tag_69745" >Xint1</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_193557'>
<a name="inst_tag_193557"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_193557" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_31_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2208_1.html#inst_tag_193557_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2208_1.html#inst_tag_193557_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2208_1.html#inst_tag_193557_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2208_1.html#inst_tag_193557_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod983.html#inst_tag_69745" >Xint1</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_193558'>
<a name="inst_tag_193558"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_193558" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_30_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 32.54</td>
<td class="s6 cl rt"><a href="mod2208_1.html#inst_tag_193558_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2208_1.html#inst_tag_193558_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2208_1.html#inst_tag_193558_Toggle" >  8.33</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2208_1.html#inst_tag_193558_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 32.54</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  8.33</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod983.html#inst_tag_69745" >Xint1</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_193559'>
<a name="inst_tag_193559"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_193559" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_29_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2208_1.html#inst_tag_193559_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2208_1.html#inst_tag_193559_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2208_1.html#inst_tag_193559_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2208_1.html#inst_tag_193559_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod983.html#inst_tag_69745" >Xint1</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_193560'>
<a name="inst_tag_193560"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_193560" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_28_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 32.54</td>
<td class="s6 cl rt"><a href="mod2208_1.html#inst_tag_193560_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2208_1.html#inst_tag_193560_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2208_1.html#inst_tag_193560_Toggle" >  8.33</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2208_1.html#inst_tag_193560_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 32.54</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  8.33</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod983.html#inst_tag_69745" >Xint1</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_193561'>
<a name="inst_tag_193561"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_193561" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_27_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2208_1.html#inst_tag_193561_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2208_1.html#inst_tag_193561_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2208_1.html#inst_tag_193561_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2208_1.html#inst_tag_193561_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod983.html#inst_tag_69745" >Xint1</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_193562'>
<a name="inst_tag_193562"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_193562" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_26_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2208_1.html#inst_tag_193562_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2208_1.html#inst_tag_193562_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2208_1.html#inst_tag_193562_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2208_1.html#inst_tag_193562_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod983.html#inst_tag_69745" >Xint1</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_193563'>
<a name="inst_tag_193563"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_193563" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_25_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2208_1.html#inst_tag_193563_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2208_1.html#inst_tag_193563_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2208_1.html#inst_tag_193563_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2208_1.html#inst_tag_193563_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod983.html#inst_tag_69745" >Xint1</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_193564'>
<a name="inst_tag_193564"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_193564" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_24_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2208_1.html#inst_tag_193564_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2208_1.html#inst_tag_193564_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2208_1.html#inst_tag_193564_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2208_1.html#inst_tag_193564_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod983.html#inst_tag_69745" >Xint1</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_193565'>
<a name="inst_tag_193565"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_193565" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_23_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2208_1.html#inst_tag_193565_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2208_1.html#inst_tag_193565_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2208_1.html#inst_tag_193565_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2208_1.html#inst_tag_193565_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod983.html#inst_tag_69745" >Xint1</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_193566'>
<a name="inst_tag_193566"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_193566" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_22_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2208_1.html#inst_tag_193566_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2208_1.html#inst_tag_193566_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2208_1.html#inst_tag_193566_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2208_1.html#inst_tag_193566_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod983.html#inst_tag_69745" >Xint1</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_193567'>
<a name="inst_tag_193567"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_193567" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_21_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2208_1.html#inst_tag_193567_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2208_1.html#inst_tag_193567_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2208_1.html#inst_tag_193567_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2208_1.html#inst_tag_193567_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod983.html#inst_tag_69745" >Xint1</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_193568'>
<a name="inst_tag_193568"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_193568" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_20_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2208_1.html#inst_tag_193568_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2208_1.html#inst_tag_193568_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2208_1.html#inst_tag_193568_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2208_1.html#inst_tag_193568_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod983.html#inst_tag_69745" >Xint1</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_193569'>
<a name="inst_tag_193569"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_193569" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_19_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2208_1.html#inst_tag_193569_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2208_1.html#inst_tag_193569_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2208_1.html#inst_tag_193569_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2208_1.html#inst_tag_193569_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod983.html#inst_tag_69745" >Xint1</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_193570'>
<a name="inst_tag_193570"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_193570" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_18_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2208_1.html#inst_tag_193570_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2208_1.html#inst_tag_193570_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2208_1.html#inst_tag_193570_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2208_1.html#inst_tag_193570_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod983.html#inst_tag_69745" >Xint1</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_193571'>
<a name="inst_tag_193571"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_193571" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_17_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2208_1.html#inst_tag_193571_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2208_1.html#inst_tag_193571_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2208_1.html#inst_tag_193571_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2208_1.html#inst_tag_193571_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod983.html#inst_tag_69745" >Xint1</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_193572'>
<a name="inst_tag_193572"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_193572" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_16_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2208_1.html#inst_tag_193572_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2208_1.html#inst_tag_193572_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2208_1.html#inst_tag_193572_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2208_1.html#inst_tag_193572_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod983.html#inst_tag_69745" >Xint1</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_193573'>
<a name="inst_tag_193573"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_193573" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_15_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2208_1.html#inst_tag_193573_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2208_1.html#inst_tag_193573_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2208_1.html#inst_tag_193573_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2208_1.html#inst_tag_193573_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod983.html#inst_tag_69745" >Xint1</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_193574'>
<a name="inst_tag_193574"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_193574" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_14_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2208_1.html#inst_tag_193574_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2208_1.html#inst_tag_193574_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2208_1.html#inst_tag_193574_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2208_1.html#inst_tag_193574_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod983.html#inst_tag_69745" >Xint1</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_193575'>
<a name="inst_tag_193575"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_193575" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_13_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2208_1.html#inst_tag_193575_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2208_1.html#inst_tag_193575_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2208_1.html#inst_tag_193575_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2208_1.html#inst_tag_193575_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod983.html#inst_tag_69745" >Xint1</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_193576'>
<a name="inst_tag_193576"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_193576" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_12_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2208_1.html#inst_tag_193576_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2208_1.html#inst_tag_193576_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2208_1.html#inst_tag_193576_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2208_1.html#inst_tag_193576_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod983.html#inst_tag_69745" >Xint1</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_193577'>
<a name="inst_tag_193577"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_193577" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_11_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2208_1.html#inst_tag_193577_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2208_1.html#inst_tag_193577_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2208_1.html#inst_tag_193577_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2208_1.html#inst_tag_193577_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod983.html#inst_tag_69745" >Xint1</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_193578'>
<a name="inst_tag_193578"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_193578" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_10_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2208_1.html#inst_tag_193578_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2208_1.html#inst_tag_193578_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2208_1.html#inst_tag_193578_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2208_1.html#inst_tag_193578_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod983.html#inst_tag_69745" >Xint1</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_193579'>
<a name="inst_tag_193579"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_193579" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_9_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2208_1.html#inst_tag_193579_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2208_1.html#inst_tag_193579_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2208_1.html#inst_tag_193579_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2208_1.html#inst_tag_193579_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod983.html#inst_tag_69745" >Xint1</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_193580'>
<a name="inst_tag_193580"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_193580" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_8_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2208_1.html#inst_tag_193580_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2208_1.html#inst_tag_193580_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2208_1.html#inst_tag_193580_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2208_1.html#inst_tag_193580_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod983.html#inst_tag_69745" >Xint1</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_193581'>
<a name="inst_tag_193581"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_193581" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_7_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2208_1.html#inst_tag_193581_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2208_1.html#inst_tag_193581_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2208_1.html#inst_tag_193581_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2208_1.html#inst_tag_193581_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod983.html#inst_tag_69745" >Xint1</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_193582'>
<a name="inst_tag_193582"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_193582" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_6_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2208_1.html#inst_tag_193582_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2208_1.html#inst_tag_193582_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2208_1.html#inst_tag_193582_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2208_1.html#inst_tag_193582_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod983.html#inst_tag_69745" >Xint1</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_193583'>
<a name="inst_tag_193583"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_193583" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_5_</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"><a href="mod2208_1.html#inst_tag_193583_Line" > 63.64</a></td>
<td class="s1 cl rt"><a href="mod2208_1.html#inst_tag_193583_Cond" > 18.18</a></td>
<td class="s0 cl rt"><a href="mod2208_1.html#inst_tag_193583_Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2208_1.html#inst_tag_193583_Branch" > 40.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.45</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s1 cl rt"> 18.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod983.html#inst_tag_69745" >Xint1</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-west-inner-north">
<a href="mod2208.html" >Go back</a><br clear=all>
<span class=titlename>Module Instances:</span>
<br clear=all>
<a href="#inst_tag_193542"  onclick="showContent('inst_tag_193542')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_10_</a><br>
<a href="#inst_tag_193543"  onclick="showContent('inst_tag_193543')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_9_</a><br>
<a href="#inst_tag_193544"  onclick="showContent('inst_tag_193544')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_8_</a><br>
<a href="#inst_tag_193545"  onclick="showContent('inst_tag_193545')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_7_</a><br>
<a href="#inst_tag_193546"  onclick="showContent('inst_tag_193546')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_6_</a><br>
<a href="#inst_tag_193547"  onclick="showContent('inst_tag_193547')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_5_</a><br>
<a href="#inst_tag_193548"  onclick="showContent('inst_tag_193548')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_4_</a><br>
<a href="#inst_tag_193549"  onclick="showContent('inst_tag_193549')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_3_</a><br>
<a href="#inst_tag_193550"  onclick="showContent('inst_tag_193550')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_2_</a><br>
<a href="#inst_tag_193551"  onclick="showContent('inst_tag_193551')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_1_</a><br>
<a href="#inst_tag_193552"  onclick="showContent('inst_tag_193552')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_0_</a><br>
<a href="#inst_tag_193553"  onclick="showContent('inst_tag_193553')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_35_</a><br>
<a href="#inst_tag_193554"  onclick="showContent('inst_tag_193554')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_34_</a><br>
<a href="#inst_tag_193555"  onclick="showContent('inst_tag_193555')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_33_</a><br>
<a href="#inst_tag_193556"  onclick="showContent('inst_tag_193556')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_32_</a><br>
<a href="#inst_tag_193557"  onclick="showContent('inst_tag_193557')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_31_</a><br>
<a href="#inst_tag_193558"  onclick="showContent('inst_tag_193558')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_30_</a><br>
<a href="#inst_tag_193559"  onclick="showContent('inst_tag_193559')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_29_</a><br>
<a href="#inst_tag_193560"  onclick="showContent('inst_tag_193560')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_28_</a><br>
<a href="#inst_tag_193561"  onclick="showContent('inst_tag_193561')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_27_</a><br>
<a href="#inst_tag_193562"  onclick="showContent('inst_tag_193562')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_26_</a><br>
<a href="#inst_tag_193563"  onclick="showContent('inst_tag_193563')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_25_</a><br>
<a href="#inst_tag_193564"  onclick="showContent('inst_tag_193564')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_24_</a><br>
<a href="#inst_tag_193565"  onclick="showContent('inst_tag_193565')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_23_</a><br>
<a href="#inst_tag_193566"  onclick="showContent('inst_tag_193566')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_22_</a><br>
<a href="#inst_tag_193567"  onclick="showContent('inst_tag_193567')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_21_</a><br>
<a href="#inst_tag_193568"  onclick="showContent('inst_tag_193568')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_20_</a><br>
<a href="#inst_tag_193569"  onclick="showContent('inst_tag_193569')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_19_</a><br>
<a href="#inst_tag_193570"  onclick="showContent('inst_tag_193570')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_18_</a><br>
<a href="#inst_tag_193571"  onclick="showContent('inst_tag_193571')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_17_</a><br>
<a href="#inst_tag_193572"  onclick="showContent('inst_tag_193572')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_16_</a><br>
<a href="#inst_tag_193573"  onclick="showContent('inst_tag_193573')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_15_</a><br>
<a href="#inst_tag_193574"  onclick="showContent('inst_tag_193574')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_14_</a><br>
<a href="#inst_tag_193575"  onclick="showContent('inst_tag_193575')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_13_</a><br>
<a href="#inst_tag_193576"  onclick="showContent('inst_tag_193576')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_12_</a><br>
<a href="#inst_tag_193577"  onclick="showContent('inst_tag_193577')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_11_</a><br>
<a href="#inst_tag_193578"  onclick="showContent('inst_tag_193578')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_10_</a><br>
<a href="#inst_tag_193579"  onclick="showContent('inst_tag_193579')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_9_</a><br>
<a href="#inst_tag_193580"  onclick="showContent('inst_tag_193580')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_8_</a><br>
<a href="#inst_tag_193581"  onclick="showContent('inst_tag_193581')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_7_</a><br>
<a href="#inst_tag_193582"  onclick="showContent('inst_tag_193582')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_6_</a><br>
<a href="#inst_tag_193583"  onclick="showContent('inst_tag_193583')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_5_</a><br>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='inst_tag_193542'>
<a name="inst_tag_193542_Line"></a>
<b>Line Coverage for Instance : <a href="mod2208_1.html#inst_tag_193542" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_10_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_193542_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2208_1.html#inst_tag_193542" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_10_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_193542_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2208_1.html#inst_tag_193542" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_10_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_193542_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2208_1.html#inst_tag_193542" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_10_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_193543'>
<a name="inst_tag_193543_Line"></a>
<b>Line Coverage for Instance : <a href="mod2208_1.html#inst_tag_193543" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_9_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_193543_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2208_1.html#inst_tag_193543" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_9_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_193543_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2208_1.html#inst_tag_193543" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_9_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_193543_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2208_1.html#inst_tag_193543" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_9_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_193544'>
<a name="inst_tag_193544_Line"></a>
<b>Line Coverage for Instance : <a href="mod2208_1.html#inst_tag_193544" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_8_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_193544_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2208_1.html#inst_tag_193544" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_8_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_193544_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2208_1.html#inst_tag_193544" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_8_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_193544_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2208_1.html#inst_tag_193544" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_8_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_193545'>
<a name="inst_tag_193545_Line"></a>
<b>Line Coverage for Instance : <a href="mod2208_1.html#inst_tag_193545" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_7_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_193545_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2208_1.html#inst_tag_193545" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_7_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_193545_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2208_1.html#inst_tag_193545" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_7_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_193545_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2208_1.html#inst_tag_193545" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_7_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_193546'>
<a name="inst_tag_193546_Line"></a>
<b>Line Coverage for Instance : <a href="mod2208_1.html#inst_tag_193546" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_6_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_193546_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2208_1.html#inst_tag_193546" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_6_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_193546_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2208_1.html#inst_tag_193546" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_6_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_193546_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2208_1.html#inst_tag_193546" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_6_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_193547'>
<a name="inst_tag_193547_Line"></a>
<b>Line Coverage for Instance : <a href="mod2208_1.html#inst_tag_193547" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_5_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_193547_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2208_1.html#inst_tag_193547" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_5_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_193547_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2208_1.html#inst_tag_193547" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_5_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_193547_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2208_1.html#inst_tag_193547" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_5_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_193548'>
<a name="inst_tag_193548_Line"></a>
<b>Line Coverage for Instance : <a href="mod2208_1.html#inst_tag_193548" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_4_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_193548_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2208_1.html#inst_tag_193548" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_4_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_193548_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2208_1.html#inst_tag_193548" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_4_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_193548_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2208_1.html#inst_tag_193548" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_4_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_193549'>
<a name="inst_tag_193549_Line"></a>
<b>Line Coverage for Instance : <a href="mod2208_1.html#inst_tag_193549" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_3_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_193549_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2208_1.html#inst_tag_193549" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_3_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_193549_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2208_1.html#inst_tag_193549" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_3_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_193549_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2208_1.html#inst_tag_193549" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_3_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_193550'>
<a name="inst_tag_193550_Line"></a>
<b>Line Coverage for Instance : <a href="mod2208_1.html#inst_tag_193550" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_2_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_193550_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2208_1.html#inst_tag_193550" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_2_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_193550_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2208_1.html#inst_tag_193550" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_2_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_193550_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2208_1.html#inst_tag_193550" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_2_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_193551'>
<a name="inst_tag_193551_Line"></a>
<b>Line Coverage for Instance : <a href="mod2208_1.html#inst_tag_193551" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_1_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_193551_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2208_1.html#inst_tag_193551" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_1_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_193551_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2208_1.html#inst_tag_193551" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_1_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_193551_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2208_1.html#inst_tag_193551" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_1_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_193552'>
<a name="inst_tag_193552_Line"></a>
<b>Line Coverage for Instance : <a href="mod2208_1.html#inst_tag_193552" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_0_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_193552_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2208_1.html#inst_tag_193552" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_0_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_193552_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2208_1.html#inst_tag_193552" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_0_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_193552_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2208_1.html#inst_tag_193552" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xffdel1_0_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_193553'>
<a name="inst_tag_193553_Line"></a>
<b>Line Coverage for Instance : <a href="mod2208_1.html#inst_tag_193553" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_35_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_193553_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2208_1.html#inst_tag_193553" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_35_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_193553_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2208_1.html#inst_tag_193553" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_35_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_193553_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2208_1.html#inst_tag_193553" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_35_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_193554'>
<a name="inst_tag_193554_Line"></a>
<b>Line Coverage for Instance : <a href="mod2208_1.html#inst_tag_193554" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_34_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_193554_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2208_1.html#inst_tag_193554" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_34_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_193554_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2208_1.html#inst_tag_193554" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_34_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_193554_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2208_1.html#inst_tag_193554" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_34_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_193555'>
<a name="inst_tag_193555_Line"></a>
<b>Line Coverage for Instance : <a href="mod2208_1.html#inst_tag_193555" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_33_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_193555_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2208_1.html#inst_tag_193555" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_33_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_193555_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2208_1.html#inst_tag_193555" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_33_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_193555_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2208_1.html#inst_tag_193555" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_33_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_193556'>
<a name="inst_tag_193556_Line"></a>
<b>Line Coverage for Instance : <a href="mod2208_1.html#inst_tag_193556" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_32_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_193556_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2208_1.html#inst_tag_193556" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_32_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_193556_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2208_1.html#inst_tag_193556" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_32_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_193556_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2208_1.html#inst_tag_193556" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_32_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_193557'>
<a name="inst_tag_193557_Line"></a>
<b>Line Coverage for Instance : <a href="mod2208_1.html#inst_tag_193557" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_31_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_193557_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2208_1.html#inst_tag_193557" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_31_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_193557_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2208_1.html#inst_tag_193557" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_31_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_193557_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2208_1.html#inst_tag_193557" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_31_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_193558'>
<a name="inst_tag_193558_Line"></a>
<b>Line Coverage for Instance : <a href="mod2208_1.html#inst_tag_193558" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_30_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_193558_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2208_1.html#inst_tag_193558" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_30_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_193558_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2208_1.html#inst_tag_193558" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_30_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">1</td>
<td class="rt">8.33  </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">1</td>
<td class="rt">8.33  </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_193558_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2208_1.html#inst_tag_193558" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_30_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_193559'>
<a name="inst_tag_193559_Line"></a>
<b>Line Coverage for Instance : <a href="mod2208_1.html#inst_tag_193559" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_29_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_193559_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2208_1.html#inst_tag_193559" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_29_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_193559_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2208_1.html#inst_tag_193559" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_29_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_193559_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2208_1.html#inst_tag_193559" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_29_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_193560'>
<a name="inst_tag_193560_Line"></a>
<b>Line Coverage for Instance : <a href="mod2208_1.html#inst_tag_193560" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_28_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_193560_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2208_1.html#inst_tag_193560" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_28_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_193560_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2208_1.html#inst_tag_193560" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_28_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">1</td>
<td class="rt">8.33  </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">1</td>
<td class="rt">8.33  </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_193560_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2208_1.html#inst_tag_193560" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_28_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_193561'>
<a name="inst_tag_193561_Line"></a>
<b>Line Coverage for Instance : <a href="mod2208_1.html#inst_tag_193561" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_27_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_193561_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2208_1.html#inst_tag_193561" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_27_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_193561_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2208_1.html#inst_tag_193561" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_27_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_193561_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2208_1.html#inst_tag_193561" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_27_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_193562'>
<a name="inst_tag_193562_Line"></a>
<b>Line Coverage for Instance : <a href="mod2208_1.html#inst_tag_193562" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_26_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_193562_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2208_1.html#inst_tag_193562" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_26_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_193562_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2208_1.html#inst_tag_193562" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_26_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_193562_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2208_1.html#inst_tag_193562" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_26_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_193563'>
<a name="inst_tag_193563_Line"></a>
<b>Line Coverage for Instance : <a href="mod2208_1.html#inst_tag_193563" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_25_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_193563_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2208_1.html#inst_tag_193563" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_25_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_193563_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2208_1.html#inst_tag_193563" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_25_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_193563_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2208_1.html#inst_tag_193563" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_25_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_193564'>
<a name="inst_tag_193564_Line"></a>
<b>Line Coverage for Instance : <a href="mod2208_1.html#inst_tag_193564" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_24_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_193564_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2208_1.html#inst_tag_193564" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_24_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_193564_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2208_1.html#inst_tag_193564" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_24_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_193564_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2208_1.html#inst_tag_193564" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_24_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_193565'>
<a name="inst_tag_193565_Line"></a>
<b>Line Coverage for Instance : <a href="mod2208_1.html#inst_tag_193565" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_23_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_193565_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2208_1.html#inst_tag_193565" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_23_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_193565_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2208_1.html#inst_tag_193565" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_23_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_193565_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2208_1.html#inst_tag_193565" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_23_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_193566'>
<a name="inst_tag_193566_Line"></a>
<b>Line Coverage for Instance : <a href="mod2208_1.html#inst_tag_193566" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_22_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_193566_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2208_1.html#inst_tag_193566" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_22_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_193566_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2208_1.html#inst_tag_193566" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_22_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_193566_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2208_1.html#inst_tag_193566" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_22_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_193567'>
<a name="inst_tag_193567_Line"></a>
<b>Line Coverage for Instance : <a href="mod2208_1.html#inst_tag_193567" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_21_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_193567_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2208_1.html#inst_tag_193567" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_21_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_193567_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2208_1.html#inst_tag_193567" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_21_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_193567_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2208_1.html#inst_tag_193567" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_21_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_193568'>
<a name="inst_tag_193568_Line"></a>
<b>Line Coverage for Instance : <a href="mod2208_1.html#inst_tag_193568" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_20_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_193568_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2208_1.html#inst_tag_193568" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_20_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_193568_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2208_1.html#inst_tag_193568" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_20_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_193568_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2208_1.html#inst_tag_193568" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_20_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_193569'>
<a name="inst_tag_193569_Line"></a>
<b>Line Coverage for Instance : <a href="mod2208_1.html#inst_tag_193569" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_19_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_193569_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2208_1.html#inst_tag_193569" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_19_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_193569_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2208_1.html#inst_tag_193569" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_19_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_193569_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2208_1.html#inst_tag_193569" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_19_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_193570'>
<a name="inst_tag_193570_Line"></a>
<b>Line Coverage for Instance : <a href="mod2208_1.html#inst_tag_193570" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_18_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_193570_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2208_1.html#inst_tag_193570" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_18_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_193570_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2208_1.html#inst_tag_193570" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_18_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_193570_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2208_1.html#inst_tag_193570" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_18_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_193571'>
<a name="inst_tag_193571_Line"></a>
<b>Line Coverage for Instance : <a href="mod2208_1.html#inst_tag_193571" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_17_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_193571_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2208_1.html#inst_tag_193571" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_17_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_193571_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2208_1.html#inst_tag_193571" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_17_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_193571_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2208_1.html#inst_tag_193571" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_17_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_193572'>
<a name="inst_tag_193572_Line"></a>
<b>Line Coverage for Instance : <a href="mod2208_1.html#inst_tag_193572" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_16_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_193572_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2208_1.html#inst_tag_193572" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_16_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_193572_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2208_1.html#inst_tag_193572" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_16_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_193572_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2208_1.html#inst_tag_193572" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_16_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_193573'>
<a name="inst_tag_193573_Line"></a>
<b>Line Coverage for Instance : <a href="mod2208_1.html#inst_tag_193573" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_15_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_193573_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2208_1.html#inst_tag_193573" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_15_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_193573_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2208_1.html#inst_tag_193573" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_15_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_193573_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2208_1.html#inst_tag_193573" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_15_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_193574'>
<a name="inst_tag_193574_Line"></a>
<b>Line Coverage for Instance : <a href="mod2208_1.html#inst_tag_193574" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_14_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_193574_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2208_1.html#inst_tag_193574" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_14_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_193574_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2208_1.html#inst_tag_193574" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_14_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_193574_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2208_1.html#inst_tag_193574" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_14_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_193575'>
<a name="inst_tag_193575_Line"></a>
<b>Line Coverage for Instance : <a href="mod2208_1.html#inst_tag_193575" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_13_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_193575_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2208_1.html#inst_tag_193575" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_13_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_193575_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2208_1.html#inst_tag_193575" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_13_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_193575_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2208_1.html#inst_tag_193575" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_13_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_193576'>
<a name="inst_tag_193576_Line"></a>
<b>Line Coverage for Instance : <a href="mod2208_1.html#inst_tag_193576" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_12_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_193576_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2208_1.html#inst_tag_193576" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_12_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_193576_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2208_1.html#inst_tag_193576" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_12_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_193576_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2208_1.html#inst_tag_193576" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_12_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_193577'>
<a name="inst_tag_193577_Line"></a>
<b>Line Coverage for Instance : <a href="mod2208_1.html#inst_tag_193577" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_11_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_193577_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2208_1.html#inst_tag_193577" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_11_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_193577_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2208_1.html#inst_tag_193577" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_11_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_193577_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2208_1.html#inst_tag_193577" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_11_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_193578'>
<a name="inst_tag_193578_Line"></a>
<b>Line Coverage for Instance : <a href="mod2208_1.html#inst_tag_193578" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_10_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_193578_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2208_1.html#inst_tag_193578" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_10_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_193578_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2208_1.html#inst_tag_193578" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_10_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_193578_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2208_1.html#inst_tag_193578" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_10_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_193579'>
<a name="inst_tag_193579_Line"></a>
<b>Line Coverage for Instance : <a href="mod2208_1.html#inst_tag_193579" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_9_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_193579_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2208_1.html#inst_tag_193579" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_9_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_193579_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2208_1.html#inst_tag_193579" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_9_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_193579_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2208_1.html#inst_tag_193579" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_9_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_193580'>
<a name="inst_tag_193580_Line"></a>
<b>Line Coverage for Instance : <a href="mod2208_1.html#inst_tag_193580" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_8_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_193580_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2208_1.html#inst_tag_193580" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_8_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_193580_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2208_1.html#inst_tag_193580" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_8_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_193580_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2208_1.html#inst_tag_193580" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_8_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_193581'>
<a name="inst_tag_193581_Line"></a>
<b>Line Coverage for Instance : <a href="mod2208_1.html#inst_tag_193581" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_7_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_193581_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2208_1.html#inst_tag_193581" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_7_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_193581_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2208_1.html#inst_tag_193581" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_7_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_193581_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2208_1.html#inst_tag_193581" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_7_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_193582'>
<a name="inst_tag_193582_Line"></a>
<b>Line Coverage for Instance : <a href="mod2208_1.html#inst_tag_193582" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_6_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_193582_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2208_1.html#inst_tag_193582" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_6_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_193582_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2208_1.html#inst_tag_193582" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_6_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_193582_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2208_1.html#inst_tag_193582" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_6_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_193583'>
<a name="inst_tag_193583_Line"></a>
<b>Line Coverage for Instance : <a href="mod2208_1.html#inst_tag_193583" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_5_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s6"><td class="lf">INITIAL</td><td>5141</td><td>11</td><td>7</td><td>63.64</td></tr>
</table>
<pre class="code"><br clear=all>
5140                        `else
5141       1/1                  q_int = 1'b0;
5142                        `endif
5143       2/2              wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;
5144       2/2              forever @(posedge CLK or VNEG or VPOS or SUB) begin
5145       1/1                  if (~VNEG &amp;&amp; VPOS &amp;&amp; ~SUB)
5146       1/1                      q_int &lt;= (D === 1'b1) ? 1'b1 : 1'b0;
5147       <font color = "red">0/1     ==>          else if (VNEG || ~VPOS || SUB) begin</font>
5148       <font color = "red">0/2     ==>             wait(~VNEG &amp;&amp; ~SUB &amp;&amp; VPOS) ;</font>
5149                                `ifdef SICR_SV_ENABLE
5150                                    q_int &lt;= $urandom();
5151                                `else
5152       <font color = "red">0/1     ==>                  q_int &lt;= 1'b0;</font>
5153                                `endif
5154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_193583_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2208_1.html#inst_tag_193583" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_5_</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>22</td><td>4</td><td>18.18</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5143
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5145
 EXPRESSION (((~VNEG)) &amp;&amp; VPOS &amp;&amp; ((~SUB)))
             ----1----    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5147
 EXPRESSION (VNEG || ((~VPOS)) || SUB)
             --1-    ----2----    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5148
 EXPRESSION (((~VNEG)) &amp;&amp; ((~SUB)) &amp;&amp; VPOS)
             ----1----    ----2---    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 EXPRESSION ((VNEG || SUB || ((~VPOS))) ? 1'bx : q_int)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       5157
 SUB-EXPRESSION (VNEG || SUB || ((~VPOS)))
                 --1-    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_193583_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2208_1.html#inst_tag_193583" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_5_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPOS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VNEG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SUB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>D</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_193583_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2208_1.html#inst_tag_193583" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.X5.Xdsm_div.Xstage1.Xint1.Xint1_5_</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">5157</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">5145</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5157       assign Q = (VNEG || SUB || ~VPOS) ? 1'bx : q_int;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
5145               if (~VNEG && VPOS && ~SUB)
                   <font color = "red">-1-</font>  
5146                   q_int <= (D === 1'b1) ? 1'b1 : 1'b0;
           <font color = "green">            ==></font>
5147               else if (VNEG || ~VPOS || SUB) begin
                        <font color = "red">-2-</font>  
5148                  wait(~VNEG && ~SUB && VPOS) ;
           <font color = "red">           ==></font>
5149                   `ifdef SICR_SV_ENABLE
5150                       q_int <= $urandom();
5151                   `else
5152                       q_int <= 1'b0;
5153                   `endif
5154               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_193542">
    <li>
      <a href="#inst_tag_193542_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_193542_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_193542_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_193542_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_193543">
    <li>
      <a href="#inst_tag_193543_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_193543_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_193543_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_193543_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_193544">
    <li>
      <a href="#inst_tag_193544_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_193544_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_193544_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_193544_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_193545">
    <li>
      <a href="#inst_tag_193545_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_193545_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_193545_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_193545_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_193546">
    <li>
      <a href="#inst_tag_193546_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_193546_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_193546_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_193546_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_193547">
    <li>
      <a href="#inst_tag_193547_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_193547_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_193547_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_193547_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_193548">
    <li>
      <a href="#inst_tag_193548_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_193548_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_193548_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_193548_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_193549">
    <li>
      <a href="#inst_tag_193549_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_193549_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_193549_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_193549_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_193550">
    <li>
      <a href="#inst_tag_193550_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_193550_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_193550_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_193550_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_193551">
    <li>
      <a href="#inst_tag_193551_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_193551_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_193551_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_193551_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_193552">
    <li>
      <a href="#inst_tag_193552_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_193552_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_193552_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_193552_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_193553">
    <li>
      <a href="#inst_tag_193553_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_193553_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_193553_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_193553_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_193554">
    <li>
      <a href="#inst_tag_193554_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_193554_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_193554_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_193554_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_193555">
    <li>
      <a href="#inst_tag_193555_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_193555_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_193555_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_193555_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_193556">
    <li>
      <a href="#inst_tag_193556_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_193556_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_193556_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_193556_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_193557">
    <li>
      <a href="#inst_tag_193557_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_193557_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_193557_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_193557_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_193558">
    <li>
      <a href="#inst_tag_193558_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_193558_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_193558_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_193558_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_193559">
    <li>
      <a href="#inst_tag_193559_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_193559_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_193559_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_193559_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_193560">
    <li>
      <a href="#inst_tag_193560_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_193560_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_193560_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_193560_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_193561">
    <li>
      <a href="#inst_tag_193561_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_193561_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_193561_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_193561_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_193562">
    <li>
      <a href="#inst_tag_193562_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_193562_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_193562_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_193562_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_193563">
    <li>
      <a href="#inst_tag_193563_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_193563_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_193563_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_193563_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_193564">
    <li>
      <a href="#inst_tag_193564_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_193564_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_193564_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_193564_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_193565">
    <li>
      <a href="#inst_tag_193565_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_193565_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_193565_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_193565_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_193566">
    <li>
      <a href="#inst_tag_193566_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_193566_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_193566_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_193566_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_193567">
    <li>
      <a href="#inst_tag_193567_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_193567_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_193567_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_193567_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_193568">
    <li>
      <a href="#inst_tag_193568_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_193568_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_193568_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_193568_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_193569">
    <li>
      <a href="#inst_tag_193569_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_193569_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_193569_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_193569_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_193570">
    <li>
      <a href="#inst_tag_193570_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_193570_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_193570_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_193570_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_193571">
    <li>
      <a href="#inst_tag_193571_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_193571_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_193571_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_193571_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_193572">
    <li>
      <a href="#inst_tag_193572_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_193572_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_193572_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_193572_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_193573">
    <li>
      <a href="#inst_tag_193573_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_193573_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_193573_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_193573_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_193574">
    <li>
      <a href="#inst_tag_193574_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_193574_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_193574_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_193574_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_193575">
    <li>
      <a href="#inst_tag_193575_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_193575_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_193575_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_193575_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_193576">
    <li>
      <a href="#inst_tag_193576_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_193576_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_193576_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_193576_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_193577">
    <li>
      <a href="#inst_tag_193577_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_193577_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_193577_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_193577_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_193578">
    <li>
      <a href="#inst_tag_193578_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_193578_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_193578_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_193578_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_193579">
    <li>
      <a href="#inst_tag_193579_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_193579_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_193579_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_193579_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_193580">
    <li>
      <a href="#inst_tag_193580_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_193580_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_193580_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_193580_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_193581">
    <li>
      <a href="#inst_tag_193581_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_193581_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_193581_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_193581_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_193582">
    <li>
      <a href="#inst_tag_193582_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_193582_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_193582_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_193582_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_193583">
    <li>
      <a href="#inst_tag_193583_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_193583_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_193583_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_193583_Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
