 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : wb_dma_top
Version: M-2016.12-SP1
Date   : Tue Apr 15 10:39:25 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: u1/u1/state_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u2/adr1_cnt_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  wb_dma_top         70000                 saed32rvt_ss0p95v25c
  wb_dma_ch_sel_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
                     70000                 saed32rvt_ss0p95v25c
  wb_dma_de          8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u1/u1/state_reg[4]/CLK (DFFARX1_RVT)                    0.00       0.00 r
  u1/u1/state_reg[4]/Q (DFFARX1_RVT)                      0.18       0.18 f
  u1/u1/gnt[4] (wb_dma_ch_arb_7)                          0.00       0.18 f
  u1/U102/Y (AO22X1_RVT)                                  5.60       5.78 f
  u1/U799/Y (AO22X1_RVT)                                  0.45       6.23 f
  u1/U798/Y (INVX0_RVT)                                   0.45       6.68 r
  u1/U800/Y (AND2X1_RVT)                                  0.54       7.22 r
  u1/U805/Y (AND2X1_RVT)                                  0.54       7.76 r
  u1/U803/Y (NBUFFX2_RVT)                                 0.53       8.29 r
  u1/U806/Y (NBUFFX2_RVT)                                 0.49       8.78 r
  u1/U814/Y (AND2X1_RVT)                                  0.53       9.31 r
  u1/U811/Y (NBUFFX2_RVT)                                 0.54       9.84 r
  u1/U166/Y (IBUFFX2_RVT)                                 0.51      10.36 f
  u1/U357/Y (INVX0_RVT)                                   0.52      10.88 r
  u1/U845/Y (AOI222X1_RVT)                                4.03      14.91 f
  u1/U833/Y (AND4X1_RVT)                                  0.17      15.08 f
  u1/U817/Y (NAND2X0_RVT)                                 0.13      15.20 r
  u1/csr[1] (wb_dma_ch_sel_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)
                                                          0.00      15.20 r
  u2/csr[1] (wb_dma_de)                                   0.00      15.20 r
  u2/U150/Y (NBUFFX2_RVT)                                 0.16      15.36 r
  u2/U149/Y (NBUFFX2_RVT)                                 0.10      15.46 r
  u2/U151/Y (AO22X1_RVT)                                  0.13      15.59 r
  u2/U153/Y (NAND4X0_RVT)                                 0.12      15.71 f
  u2/U154/Y (INVX0_RVT)                                   0.10      15.81 r
  u2/U158/Y (INVX0_RVT)                                   0.10      15.91 f
  u2/U69/Y (IBUFFX2_RVT)                                  0.48      16.39 r
  u2/U163/Y (NAND2X0_RVT)                                 0.46      16.85 f
  u2/U161/Y (NAND2X0_RVT)                                 0.05      16.90 r
  u2/U160/Y (MUX21X1_RVT)                                 0.09      16.99 r
  u2/adr1_cnt_reg[25]/D (DFFX1_RVT)                       0.01      17.00 r
  data arrival time                                                 17.00

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  u2/adr1_cnt_reg[25]/CLK (DFFX1_RVT)                     0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                -17.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.26


  Startpoint: u1/u1/state_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u2/adr1_cnt_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  wb_dma_top         70000                 saed32rvt_ss0p95v25c
  wb_dma_ch_sel_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
                     70000                 saed32rvt_ss0p95v25c
  wb_dma_de          8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u1/u1/state_reg[4]/CLK (DFFARX1_RVT)                    0.00       0.00 r
  u1/u1/state_reg[4]/Q (DFFARX1_RVT)                      0.18       0.18 f
  u1/u1/gnt[4] (wb_dma_ch_arb_7)                          0.00       0.18 f
  u1/U102/Y (AO22X1_RVT)                                  5.60       5.78 f
  u1/U799/Y (AO22X1_RVT)                                  0.45       6.23 f
  u1/U798/Y (INVX0_RVT)                                   0.45       6.68 r
  u1/U800/Y (AND2X1_RVT)                                  0.54       7.22 r
  u1/U805/Y (AND2X1_RVT)                                  0.54       7.76 r
  u1/U803/Y (NBUFFX2_RVT)                                 0.53       8.29 r
  u1/U806/Y (NBUFFX2_RVT)                                 0.49       8.78 r
  u1/U814/Y (AND2X1_RVT)                                  0.53       9.31 r
  u1/U811/Y (NBUFFX2_RVT)                                 0.54       9.84 r
  u1/U166/Y (IBUFFX2_RVT)                                 0.51      10.36 f
  u1/U357/Y (INVX0_RVT)                                   0.52      10.88 r
  u1/U845/Y (AOI222X1_RVT)                                4.03      14.91 f
  u1/U833/Y (AND4X1_RVT)                                  0.17      15.08 f
  u1/U817/Y (NAND2X0_RVT)                                 0.13      15.20 r
  u1/csr[1] (wb_dma_ch_sel_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)
                                                          0.00      15.20 r
  u2/csr[1] (wb_dma_de)                                   0.00      15.20 r
  u2/U150/Y (NBUFFX2_RVT)                                 0.16      15.36 r
  u2/U149/Y (NBUFFX2_RVT)                                 0.10      15.46 r
  u2/U151/Y (AO22X1_RVT)                                  0.13      15.59 r
  u2/U153/Y (NAND4X0_RVT)                                 0.12      15.71 f
  u2/U154/Y (INVX0_RVT)                                   0.10      15.81 r
  u2/U158/Y (INVX0_RVT)                                   0.10      15.91 f
  u2/U70/Y (IBUFFX2_RVT)                                  0.48      16.39 r
  u2/U243/Y (NAND2X0_RVT)                                 0.46      16.85 f
  u2/U244/Y (NAND2X0_RVT)                                 0.05      16.89 r
  u2/U245/Y (MUX21X1_RVT)                                 0.09      16.99 r
  u2/adr1_cnt_reg[10]/D (DFFX1_RVT)                       0.01      17.00 r
  data arrival time                                                 17.00

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  u2/adr1_cnt_reg[10]/CLK (DFFX1_RVT)                     0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                -17.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.26


  Startpoint: u1/u1/state_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u2/adr1_cnt_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  wb_dma_top         70000                 saed32rvt_ss0p95v25c
  wb_dma_ch_sel_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
                     70000                 saed32rvt_ss0p95v25c
  wb_dma_de          8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u1/u1/state_reg[4]/CLK (DFFARX1_RVT)                    0.00       0.00 r
  u1/u1/state_reg[4]/Q (DFFARX1_RVT)                      0.18       0.18 f
  u1/u1/gnt[4] (wb_dma_ch_arb_7)                          0.00       0.18 f
  u1/U102/Y (AO22X1_RVT)                                  5.60       5.78 f
  u1/U799/Y (AO22X1_RVT)                                  0.45       6.23 f
  u1/U798/Y (INVX0_RVT)                                   0.45       6.68 r
  u1/U800/Y (AND2X1_RVT)                                  0.54       7.22 r
  u1/U805/Y (AND2X1_RVT)                                  0.54       7.76 r
  u1/U803/Y (NBUFFX2_RVT)                                 0.53       8.29 r
  u1/U806/Y (NBUFFX2_RVT)                                 0.49       8.78 r
  u1/U814/Y (AND2X1_RVT)                                  0.53       9.31 r
  u1/U811/Y (NBUFFX2_RVT)                                 0.54       9.84 r
  u1/U166/Y (IBUFFX2_RVT)                                 0.51      10.36 f
  u1/U357/Y (INVX0_RVT)                                   0.52      10.88 r
  u1/U845/Y (AOI222X1_RVT)                                4.03      14.91 f
  u1/U833/Y (AND4X1_RVT)                                  0.17      15.08 f
  u1/U817/Y (NAND2X0_RVT)                                 0.13      15.20 r
  u1/csr[1] (wb_dma_ch_sel_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)
                                                          0.00      15.20 r
  u2/csr[1] (wb_dma_de)                                   0.00      15.20 r
  u2/U150/Y (NBUFFX2_RVT)                                 0.16      15.36 r
  u2/U149/Y (NBUFFX2_RVT)                                 0.10      15.46 r
  u2/U151/Y (AO22X1_RVT)                                  0.13      15.59 r
  u2/U153/Y (NAND4X0_RVT)                                 0.12      15.71 f
  u2/U154/Y (INVX0_RVT)                                   0.10      15.81 r
  u2/U158/Y (INVX0_RVT)                                   0.10      15.91 f
  u2/U71/Y (IBUFFX2_RVT)                                  0.48      16.39 r
  u2/U454/Y (AO22X1_RVT)                                  0.51      16.90 r
  u2/U247/Y (MUX21X1_RVT)                                 0.09      16.99 r
  u2/adr1_cnt_reg[4]/D (DFFX1_RVT)                        0.01      17.00 r
  data arrival time                                                 17.00

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  u2/adr1_cnt_reg[4]/CLK (DFFX1_RVT)                      0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                -17.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.26


  Startpoint: u1/u1/state_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u2/adr1_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  wb_dma_top         70000                 saed32rvt_ss0p95v25c
  wb_dma_ch_sel_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
                     70000                 saed32rvt_ss0p95v25c
  wb_dma_de          8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u1/u1/state_reg[4]/CLK (DFFARX1_RVT)                    0.00       0.00 r
  u1/u1/state_reg[4]/Q (DFFARX1_RVT)                      0.18       0.18 f
  u1/u1/gnt[4] (wb_dma_ch_arb_7)                          0.00       0.18 f
  u1/U102/Y (AO22X1_RVT)                                  5.60       5.78 f
  u1/U799/Y (AO22X1_RVT)                                  0.45       6.23 f
  u1/U798/Y (INVX0_RVT)                                   0.45       6.68 r
  u1/U800/Y (AND2X1_RVT)                                  0.54       7.22 r
  u1/U805/Y (AND2X1_RVT)                                  0.54       7.76 r
  u1/U803/Y (NBUFFX2_RVT)                                 0.53       8.29 r
  u1/U806/Y (NBUFFX2_RVT)                                 0.49       8.78 r
  u1/U814/Y (AND2X1_RVT)                                  0.53       9.31 r
  u1/U811/Y (NBUFFX2_RVT)                                 0.54       9.84 r
  u1/U166/Y (IBUFFX2_RVT)                                 0.51      10.36 f
  u1/U357/Y (INVX0_RVT)                                   0.52      10.88 r
  u1/U845/Y (AOI222X1_RVT)                                4.03      14.91 f
  u1/U833/Y (AND4X1_RVT)                                  0.17      15.08 f
  u1/U817/Y (NAND2X0_RVT)                                 0.13      15.20 r
  u1/csr[1] (wb_dma_ch_sel_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)
                                                          0.00      15.20 r
  u2/csr[1] (wb_dma_de)                                   0.00      15.20 r
  u2/U150/Y (NBUFFX2_RVT)                                 0.16      15.36 r
  u2/U149/Y (NBUFFX2_RVT)                                 0.10      15.46 r
  u2/U151/Y (AO22X1_RVT)                                  0.13      15.59 r
  u2/U153/Y (NAND4X0_RVT)                                 0.12      15.71 f
  u2/U154/Y (INVX0_RVT)                                   0.10      15.81 r
  u2/U158/Y (INVX0_RVT)                                   0.10      15.91 f
  u2/U72/Y (IBUFFX2_RVT)                                  0.48      16.39 r
  u2/U453/Y (AO22X1_RVT)                                  0.50      16.89 r
  u2/U246/Y (MUX21X1_RVT)                                 0.09      16.99 r
  u2/adr1_cnt_reg[3]/D (DFFX1_RVT)                        0.01      17.00 r
  data arrival time                                                 17.00

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  u2/adr1_cnt_reg[3]/CLK (DFFX1_RVT)                      0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                -17.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.26


  Startpoint: u1/u1/state_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u2/adr1_cnt_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  wb_dma_top         70000                 saed32rvt_ss0p95v25c
  wb_dma_ch_sel_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
                     70000                 saed32rvt_ss0p95v25c
  wb_dma_de          8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u1/u1/state_reg[4]/CLK (DFFARX1_RVT)                    0.00       0.00 r
  u1/u1/state_reg[4]/Q (DFFARX1_RVT)                      0.18       0.18 f
  u1/u1/gnt[4] (wb_dma_ch_arb_7)                          0.00       0.18 f
  u1/U102/Y (AO22X1_RVT)                                  5.60       5.78 f
  u1/U799/Y (AO22X1_RVT)                                  0.45       6.23 f
  u1/U798/Y (INVX0_RVT)                                   0.45       6.68 r
  u1/U800/Y (AND2X1_RVT)                                  0.54       7.22 r
  u1/U805/Y (AND2X1_RVT)                                  0.54       7.76 r
  u1/U803/Y (NBUFFX2_RVT)                                 0.53       8.29 r
  u1/U806/Y (NBUFFX2_RVT)                                 0.49       8.78 r
  u1/U814/Y (AND2X1_RVT)                                  0.53       9.31 r
  u1/U811/Y (NBUFFX2_RVT)                                 0.54       9.84 r
  u1/U166/Y (IBUFFX2_RVT)                                 0.51      10.36 f
  u1/U357/Y (INVX0_RVT)                                   0.52      10.88 r
  u1/U845/Y (AOI222X1_RVT)                                4.03      14.91 f
  u1/U833/Y (AND4X1_RVT)                                  0.17      15.08 f
  u1/U817/Y (NAND2X0_RVT)                                 0.13      15.20 r
  u1/csr[1] (wb_dma_ch_sel_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)
                                                          0.00      15.20 r
  u2/csr[1] (wb_dma_de)                                   0.00      15.20 r
  u2/U150/Y (NBUFFX2_RVT)                                 0.16      15.36 r
  u2/U149/Y (NBUFFX2_RVT)                                 0.10      15.46 r
  u2/U151/Y (AO22X1_RVT)                                  0.13      15.59 r
  u2/U153/Y (NAND4X0_RVT)                                 0.12      15.71 f
  u2/U154/Y (INVX0_RVT)                                   0.10      15.81 r
  u2/U159/Y (NBUFFX2_RVT)                                 0.11      15.92 r
  u2/U735/Y (NBUFFX2_RVT)                                 0.10      16.02 r
  u2/U264/Y (INVX0_RVT)                                   0.08      16.10 f
  u2/U763/Y (AND2X1_RVT)                                  0.06      16.17 f
  u2/U824/Y (INVX0_RVT)                                   0.09      16.25 r
  u2/U818/Y (INVX0_RVT)                                   0.08      16.34 f
  u2/U265/Y (INVX0_RVT)                                   0.09      16.42 r
  u2/U823/Y (INVX1_RVT)                                   0.10      16.52 f
  u2/U465/Y (AO21X1_RVT)                                  0.29      16.81 f
  u2/U341/Y (INVX0_RVT)                                   0.08      16.89 r
  u2/U843/Y (AO22X1_RVT)                                  0.09      16.98 r
  u2/adr1_cnt_reg[27]/D (DFFX1_RVT)                       0.01      16.99 r
  data arrival time                                                 16.99

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  u2/adr1_cnt_reg[27]/CLK (DFFX1_RVT)                     0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                -16.99
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.25


  Startpoint: u1/u1/state_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u2/adr1_cnt_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  wb_dma_top         70000                 saed32rvt_ss0p95v25c
  wb_dma_ch_sel_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
                     70000                 saed32rvt_ss0p95v25c
  wb_dma_de          8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u1/u1/state_reg[4]/CLK (DFFARX1_RVT)                    0.00       0.00 r
  u1/u1/state_reg[4]/Q (DFFARX1_RVT)                      0.18       0.18 f
  u1/u1/gnt[4] (wb_dma_ch_arb_7)                          0.00       0.18 f
  u1/U102/Y (AO22X1_RVT)                                  5.60       5.78 f
  u1/U799/Y (AO22X1_RVT)                                  0.45       6.23 f
  u1/U798/Y (INVX0_RVT)                                   0.45       6.68 r
  u1/U800/Y (AND2X1_RVT)                                  0.54       7.22 r
  u1/U805/Y (AND2X1_RVT)                                  0.54       7.76 r
  u1/U803/Y (NBUFFX2_RVT)                                 0.53       8.29 r
  u1/U806/Y (NBUFFX2_RVT)                                 0.49       8.78 r
  u1/U814/Y (AND2X1_RVT)                                  0.53       9.31 r
  u1/U811/Y (NBUFFX2_RVT)                                 0.54       9.84 r
  u1/U166/Y (IBUFFX2_RVT)                                 0.51      10.36 f
  u1/U357/Y (INVX0_RVT)                                   0.52      10.88 r
  u1/U845/Y (AOI222X1_RVT)                                4.03      14.91 f
  u1/U833/Y (AND4X1_RVT)                                  0.17      15.08 f
  u1/U817/Y (NAND2X0_RVT)                                 0.13      15.20 r
  u1/csr[1] (wb_dma_ch_sel_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)
                                                          0.00      15.20 r
  u2/csr[1] (wb_dma_de)                                   0.00      15.20 r
  u2/U150/Y (NBUFFX2_RVT)                                 0.16      15.36 r
  u2/U149/Y (NBUFFX2_RVT)                                 0.10      15.46 r
  u2/U151/Y (AO22X1_RVT)                                  0.13      15.59 r
  u2/U153/Y (NAND4X0_RVT)                                 0.12      15.71 f
  u2/U154/Y (INVX0_RVT)                                   0.10      15.81 r
  u2/U159/Y (NBUFFX2_RVT)                                 0.11      15.92 r
  u2/U735/Y (NBUFFX2_RVT)                                 0.10      16.02 r
  u2/U264/Y (INVX0_RVT)                                   0.08      16.10 f
  u2/U763/Y (AND2X1_RVT)                                  0.06      16.17 f
  u2/U824/Y (INVX0_RVT)                                   0.09      16.25 r
  u2/U818/Y (INVX0_RVT)                                   0.08      16.34 f
  u2/U265/Y (INVX0_RVT)                                   0.09      16.42 r
  u2/U823/Y (INVX1_RVT)                                   0.10      16.52 f
  u2/U753/Y (AO21X1_RVT)                                  0.29      16.81 f
  u2/U344/Y (INVX0_RVT)                                   0.08      16.89 r
  u2/U455/Y (AO22X1_RVT)                                  0.09      16.98 r
  u2/adr1_cnt_reg[5]/D (DFFX1_RVT)                        0.01      16.99 r
  data arrival time                                                 16.99

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  u2/adr1_cnt_reg[5]/CLK (DFFX1_RVT)                      0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                -16.99
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.25


  Startpoint: u1/u1/state_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u2/adr1_cnt_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  wb_dma_top         70000                 saed32rvt_ss0p95v25c
  wb_dma_ch_sel_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
                     70000                 saed32rvt_ss0p95v25c
  wb_dma_de          8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u1/u1/state_reg[4]/CLK (DFFARX1_RVT)                    0.00       0.00 r
  u1/u1/state_reg[4]/Q (DFFARX1_RVT)                      0.18       0.18 f
  u1/u1/gnt[4] (wb_dma_ch_arb_7)                          0.00       0.18 f
  u1/U102/Y (AO22X1_RVT)                                  5.60       5.78 f
  u1/U799/Y (AO22X1_RVT)                                  0.45       6.23 f
  u1/U798/Y (INVX0_RVT)                                   0.45       6.68 r
  u1/U800/Y (AND2X1_RVT)                                  0.54       7.22 r
  u1/U805/Y (AND2X1_RVT)                                  0.54       7.76 r
  u1/U803/Y (NBUFFX2_RVT)                                 0.53       8.29 r
  u1/U806/Y (NBUFFX2_RVT)                                 0.49       8.78 r
  u1/U814/Y (AND2X1_RVT)                                  0.53       9.31 r
  u1/U811/Y (NBUFFX2_RVT)                                 0.54       9.84 r
  u1/U166/Y (IBUFFX2_RVT)                                 0.51      10.36 f
  u1/U357/Y (INVX0_RVT)                                   0.52      10.88 r
  u1/U845/Y (AOI222X1_RVT)                                4.03      14.91 f
  u1/U833/Y (AND4X1_RVT)                                  0.17      15.08 f
  u1/U817/Y (NAND2X0_RVT)                                 0.13      15.20 r
  u1/csr[1] (wb_dma_ch_sel_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)
                                                          0.00      15.20 r
  u2/csr[1] (wb_dma_de)                                   0.00      15.20 r
  u2/U150/Y (NBUFFX2_RVT)                                 0.16      15.36 r
  u2/U149/Y (NBUFFX2_RVT)                                 0.10      15.46 r
  u2/U151/Y (AO22X1_RVT)                                  0.13      15.59 r
  u2/U153/Y (NAND4X0_RVT)                                 0.12      15.71 f
  u2/U154/Y (INVX0_RVT)                                   0.10      15.81 r
  u2/U159/Y (NBUFFX2_RVT)                                 0.11      15.92 r
  u2/U735/Y (NBUFFX2_RVT)                                 0.10      16.02 r
  u2/U264/Y (INVX0_RVT)                                   0.08      16.10 f
  u2/U763/Y (AND2X1_RVT)                                  0.06      16.17 f
  u2/U824/Y (INVX0_RVT)                                   0.09      16.25 r
  u2/U818/Y (INVX0_RVT)                                   0.08      16.34 f
  u2/U265/Y (INVX0_RVT)                                   0.09      16.42 r
  u2/U823/Y (INVX1_RVT)                                   0.10      16.52 f
  u2/U514/Y (AO21X1_RVT)                                  0.29      16.81 f
  u2/U326/Y (INVX0_RVT)                                   0.08      16.89 r
  u2/U751/Y (AO22X1_RVT)                                  0.09      16.98 r
  u2/adr1_cnt_reg[8]/D (DFFX1_RVT)                        0.01      16.99 r
  data arrival time                                                 16.99

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  u2/adr1_cnt_reg[8]/CLK (DFFX1_RVT)                      0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                -16.99
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.25


  Startpoint: u1/u1/state_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u2/adr1_cnt_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  wb_dma_top         70000                 saed32rvt_ss0p95v25c
  wb_dma_ch_sel_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
                     70000                 saed32rvt_ss0p95v25c
  wb_dma_de          8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u1/u1/state_reg[4]/CLK (DFFARX1_RVT)                    0.00       0.00 r
  u1/u1/state_reg[4]/Q (DFFARX1_RVT)                      0.18       0.18 f
  u1/u1/gnt[4] (wb_dma_ch_arb_7)                          0.00       0.18 f
  u1/U102/Y (AO22X1_RVT)                                  5.60       5.78 f
  u1/U799/Y (AO22X1_RVT)                                  0.45       6.23 f
  u1/U798/Y (INVX0_RVT)                                   0.45       6.68 r
  u1/U800/Y (AND2X1_RVT)                                  0.54       7.22 r
  u1/U805/Y (AND2X1_RVT)                                  0.54       7.76 r
  u1/U803/Y (NBUFFX2_RVT)                                 0.53       8.29 r
  u1/U806/Y (NBUFFX2_RVT)                                 0.49       8.78 r
  u1/U814/Y (AND2X1_RVT)                                  0.53       9.31 r
  u1/U811/Y (NBUFFX2_RVT)                                 0.54       9.84 r
  u1/U166/Y (IBUFFX2_RVT)                                 0.51      10.36 f
  u1/U357/Y (INVX0_RVT)                                   0.52      10.88 r
  u1/U845/Y (AOI222X1_RVT)                                4.03      14.91 f
  u1/U833/Y (AND4X1_RVT)                                  0.17      15.08 f
  u1/U817/Y (NAND2X0_RVT)                                 0.13      15.20 r
  u1/csr[1] (wb_dma_ch_sel_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)
                                                          0.00      15.20 r
  u2/csr[1] (wb_dma_de)                                   0.00      15.20 r
  u2/U150/Y (NBUFFX2_RVT)                                 0.16      15.36 r
  u2/U149/Y (NBUFFX2_RVT)                                 0.10      15.46 r
  u2/U151/Y (AO22X1_RVT)                                  0.13      15.59 r
  u2/U153/Y (NAND4X0_RVT)                                 0.12      15.71 f
  u2/U154/Y (INVX0_RVT)                                   0.10      15.81 r
  u2/U158/Y (INVX0_RVT)                                   0.10      15.91 f
  u2/U71/Y (IBUFFX2_RVT)                                  0.48      16.39 r
  u2/U504/Y (AO22X1_RVT)                                  0.51      16.90 r
  u2/U733/Y (AO22X1_RVT)                                  0.08      16.97 r
  u2/adr1_cnt_reg[6]/D (DFFX1_RVT)                        0.01      16.98 r
  data arrival time                                                 16.98

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  u2/adr1_cnt_reg[6]/CLK (DFFX1_RVT)                      0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                -16.98
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.24


  Startpoint: u1/u1/state_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u2/adr1_cnt_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  wb_dma_top         70000                 saed32rvt_ss0p95v25c
  wb_dma_ch_sel_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
                     70000                 saed32rvt_ss0p95v25c
  wb_dma_de          8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u1/u1/state_reg[4]/CLK (DFFARX1_RVT)                    0.00       0.00 r
  u1/u1/state_reg[4]/Q (DFFARX1_RVT)                      0.18       0.18 f
  u1/u1/gnt[4] (wb_dma_ch_arb_7)                          0.00       0.18 f
  u1/U102/Y (AO22X1_RVT)                                  5.60       5.78 f
  u1/U799/Y (AO22X1_RVT)                                  0.45       6.23 f
  u1/U798/Y (INVX0_RVT)                                   0.45       6.68 r
  u1/U800/Y (AND2X1_RVT)                                  0.54       7.22 r
  u1/U805/Y (AND2X1_RVT)                                  0.54       7.76 r
  u1/U803/Y (NBUFFX2_RVT)                                 0.53       8.29 r
  u1/U806/Y (NBUFFX2_RVT)                                 0.49       8.78 r
  u1/U814/Y (AND2X1_RVT)                                  0.53       9.31 r
  u1/U811/Y (NBUFFX2_RVT)                                 0.54       9.84 r
  u1/U166/Y (IBUFFX2_RVT)                                 0.51      10.36 f
  u1/U357/Y (INVX0_RVT)                                   0.52      10.88 r
  u1/U845/Y (AOI222X1_RVT)                                4.03      14.91 f
  u1/U833/Y (AND4X1_RVT)                                  0.17      15.08 f
  u1/U817/Y (NAND2X0_RVT)                                 0.13      15.20 r
  u1/csr[1] (wb_dma_ch_sel_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)
                                                          0.00      15.20 r
  u2/csr[1] (wb_dma_de)                                   0.00      15.20 r
  u2/U150/Y (NBUFFX2_RVT)                                 0.16      15.36 r
  u2/U149/Y (NBUFFX2_RVT)                                 0.10      15.46 r
  u2/U151/Y (AO22X1_RVT)                                  0.13      15.59 r
  u2/U153/Y (NAND4X0_RVT)                                 0.12      15.71 f
  u2/U154/Y (INVX0_RVT)                                   0.10      15.81 r
  u2/U158/Y (INVX0_RVT)                                   0.10      15.91 f
  u2/U71/Y (IBUFFX2_RVT)                                  0.48      16.39 r
  u2/U475/Y (AO22X1_RVT)                                  0.51      16.90 r
  u2/U825/Y (AO22X1_RVT)                                  0.08      16.97 r
  u2/adr1_cnt_reg[17]/D (DFFX1_RVT)                       0.01      16.98 r
  data arrival time                                                 16.98

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  u2/adr1_cnt_reg[17]/CLK (DFFX1_RVT)                     0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                -16.98
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.24


  Startpoint: u1/u1/state_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u2/adr1_cnt_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  wb_dma_top         70000                 saed32rvt_ss0p95v25c
  wb_dma_ch_sel_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
                     70000                 saed32rvt_ss0p95v25c
  wb_dma_de          8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u1/u1/state_reg[4]/CLK (DFFARX1_RVT)                    0.00       0.00 r
  u1/u1/state_reg[4]/Q (DFFARX1_RVT)                      0.18       0.18 f
  u1/u1/gnt[4] (wb_dma_ch_arb_7)                          0.00       0.18 f
  u1/U102/Y (AO22X1_RVT)                                  5.60       5.78 f
  u1/U799/Y (AO22X1_RVT)                                  0.45       6.23 f
  u1/U798/Y (INVX0_RVT)                                   0.45       6.68 r
  u1/U800/Y (AND2X1_RVT)                                  0.54       7.22 r
  u1/U805/Y (AND2X1_RVT)                                  0.54       7.76 r
  u1/U803/Y (NBUFFX2_RVT)                                 0.53       8.29 r
  u1/U806/Y (NBUFFX2_RVT)                                 0.49       8.78 r
  u1/U814/Y (AND2X1_RVT)                                  0.53       9.31 r
  u1/U811/Y (NBUFFX2_RVT)                                 0.54       9.84 r
  u1/U166/Y (IBUFFX2_RVT)                                 0.51      10.36 f
  u1/U357/Y (INVX0_RVT)                                   0.52      10.88 r
  u1/U845/Y (AOI222X1_RVT)                                4.03      14.91 f
  u1/U833/Y (AND4X1_RVT)                                  0.17      15.08 f
  u1/U817/Y (NAND2X0_RVT)                                 0.13      15.20 r
  u1/csr[1] (wb_dma_ch_sel_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0)
                                                          0.00      15.20 r
  u2/csr[1] (wb_dma_de)                                   0.00      15.20 r
  u2/U150/Y (NBUFFX2_RVT)                                 0.16      15.36 r
  u2/U149/Y (NBUFFX2_RVT)                                 0.10      15.46 r
  u2/U151/Y (AO22X1_RVT)                                  0.13      15.59 r
  u2/U153/Y (NAND4X0_RVT)                                 0.12      15.71 f
  u2/U154/Y (INVX0_RVT)                                   0.10      15.81 r
  u2/U158/Y (INVX0_RVT)                                   0.10      15.91 f
  u2/U71/Y (IBUFFX2_RVT)                                  0.48      16.39 r
  u2/U744/Y (AO22X1_RVT)                                  0.51      16.90 r
  u2/U378/Y (AO22X1_RVT)                                  0.08      16.97 r
  u2/adr1_cnt_reg[12]/D (DFFX1_RVT)                       0.01      16.98 r
  data arrival time                                                 16.98

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  u2/adr1_cnt_reg[12]/CLK (DFFX1_RVT)                     0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                -16.98
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.24


1
