
*** Running vivado
    with args -log hdmi_text_controller_v2_5.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source hdmi_text_controller_v2_5.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source hdmi_text_controller_v2_5.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 371.961 ; gain = 62.133
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jacka/ip_repo/hdmi_text_controller_2_5'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jacka/ip_repo/hdmi_text_controller_2_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jacka/ip_repo/hdmi_text_controller_1_5'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jacka/ece385/ip_repo/hdmi_text_controller_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jacka/ece385/hdmi_tx_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/jacka/ip_repo/hdmi_text_controller_2_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jacka/ip_repo/hdmi_text_controller_2_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: synth_design -top hdmi_text_controller_v2_5 -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 118652
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'drawX', assumed default net type 'wire' [C:/Users/jacka/ip_repo/hdmi_text_controller_2_5/src/hdmi_text_controller_v2_5.sv:62]
INFO: [Synth 8-11241] undeclared symbol 'drawY', assumed default net type 'wire' [C:/Users/jacka/ip_repo/hdmi_text_controller_2_5/src/hdmi_text_controller_v2_5.sv:63]
INFO: [Synth 8-11241] undeclared symbol 'red', assumed default net type 'wire' [C:/Users/jacka/ip_repo/hdmi_text_controller_2_5/src/hdmi_text_controller_v2_5.sv:64]
INFO: [Synth 8-11241] undeclared symbol 'green', assumed default net type 'wire' [C:/Users/jacka/ip_repo/hdmi_text_controller_2_5/src/hdmi_text_controller_v2_5.sv:65]
INFO: [Synth 8-11241] undeclared symbol 'blue', assumed default net type 'wire' [C:/Users/jacka/ip_repo/hdmi_text_controller_2_5/src/hdmi_text_controller_v2_5.sv:66]
WARNING: [Synth 8-8895] 'drawX' is already implicitly declared on line 62 [C:/Users/jacka/ip_repo/hdmi_text_controller_2_5/src/hdmi_text_controller_v2_5.sv:100]
WARNING: [Synth 8-8895] 'drawY' is already implicitly declared on line 63 [C:/Users/jacka/ip_repo/hdmi_text_controller_2_5/src/hdmi_text_controller_v2_5.sv:101]
WARNING: [Synth 8-8895] 'red' is already implicitly declared on line 64 [C:/Users/jacka/ip_repo/hdmi_text_controller_2_5/src/hdmi_text_controller_v2_5.sv:102]
WARNING: [Synth 8-8895] 'blue' is already implicitly declared on line 66 [C:/Users/jacka/ip_repo/hdmi_text_controller_2_5/src/hdmi_text_controller_v2_5.sv:102]
WARNING: [Synth 8-8895] 'green' is already implicitly declared on line 65 [C:/Users/jacka/ip_repo/hdmi_text_controller_2_5/src/hdmi_text_controller_v2_5.sv:102]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1189.020 ; gain = 408.031
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hdmi_text_controller_v2_5' [C:/Users/jacka/ip_repo/hdmi_text_controller_2_5/src/hdmi_text_controller_v2_5.sv:10]
INFO: [Synth 8-6157] synthesizing module 'hdmi_text_controller_v2_5_AXI' [C:/Users/jacka/ip_repo/hdmi_text_controller_2_5/src/hdmi_text_controller_v2_5_AXI.sv:28]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'color_mapper' [c:/Users/jacka/ip_repo/hdmi_text_controller_2_5/src/Color_Mapper.sv:17]
INFO: [Synth 8-6157] synthesizing module 'font_rom' [c:/Users/jacka/ip_repo/hdmi_text_controller_2_5/src/font_rom.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'font_rom' (0#1) [c:/Users/jacka/ip_repo/hdmi_text_controller_2_5/src/font_rom.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'color_mapper' (0#1) [c:/Users/jacka/ip_repo/hdmi_text_controller_2_5/src/Color_Mapper.sv:17]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [c:/Users/jacka/ip_repo/edit_hdmi_text_controller_v2_5.runs/synth_1/.Xil/Vivado-92400-jasper/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [c:/Users/jacka/ip_repo/edit_hdmi_text_controller_v2_5.runs/synth_1/.Xil/Vivado-92400-jasper/realtime/blk_mem_gen_0_stub.v:5]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (11) of module 'blk_mem_gen_0' [C:/Users/jacka/ip_repo/hdmi_text_controller_2_5/src/hdmi_text_controller_v2_5_AXI.sv:593]
WARNING: [Synth 8-689] width (16) of port connection 'addrb' does not match port width (11) of module 'blk_mem_gen_0' [C:/Users/jacka/ip_repo/hdmi_text_controller_2_5/src/hdmi_text_controller_v2_5_AXI.sv:600]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_text_controller_v2_5_AXI' (0#1) [C:/Users/jacka/ip_repo/hdmi_text_controller_2_5/src/hdmi_text_controller_v2_5_AXI.sv:28]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [c:/Users/jacka/ip_repo/hdmi_text_controller_2_5/src/VGA_controller.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [c:/Users/jacka/ip_repo/hdmi_text_controller_2_5/src/VGA_controller.sv:26]
WARNING: [Synth 8-7071] port 'sync' of module 'vga_controller' is unconnected for instance 'vga' [C:/Users/jacka/ip_repo/hdmi_text_controller_2_5/src/hdmi_text_controller_v2_5.sv:106]
WARNING: [Synth 8-7023] instance 'vga' of module 'vga_controller' has 8 connections declared, but only 7 given [C:/Users/jacka/ip_repo/hdmi_text_controller_2_5/src/hdmi_text_controller_v2_5.sv:106]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [c:/Users/jacka/ip_repo/edit_hdmi_text_controller_v2_5.runs/synth_1/.Xil/Vivado-92400-jasper/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [c:/Users/jacka/ip_repo/edit_hdmi_text_controller_v2_5.runs/synth_1/.Xil/Vivado-92400-jasper/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_0' [c:/Users/jacka/ip_repo/edit_hdmi_text_controller_v2_5.runs/synth_1/.Xil/Vivado-92400-jasper/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_0' (0#1) [c:/Users/jacka/ip_repo/edit_hdmi_text_controller_v2_5.runs/synth_1/.Xil/Vivado-92400-jasper/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_text_controller_v2_5' (0#1) [C:/Users/jacka/ip_repo/hdmi_text_controller_2_5/src/hdmi_text_controller_v2_5.sv:10]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module hdmi_text_controller_v2_5_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module hdmi_text_controller_v2_5_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module hdmi_text_controller_v2_5_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module hdmi_text_controller_v2_5_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module hdmi_text_controller_v2_5_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module hdmi_text_controller_v2_5_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1298.047 ; gain = 517.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1298.047 ; gain = 517.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1298.047 ; gain = 517.059
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1298.047 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/jacka/ip_repo/hdmi_text_controller_2_5/src/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Finished Parsing XDC File [c:/Users/jacka/ip_repo/hdmi_text_controller_2_5/src/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Parsing XDC File [c:/Users/jacka/ip_repo/hdmi_text_controller_2_5/src/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'vga_to_hdmi'
Finished Parsing XDC File [c:/Users/jacka/ip_repo/hdmi_text_controller_2_5/src/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'vga_to_hdmi'
Parsing XDC File [c:/Users/jacka/ip_repo/hdmi_text_controller_2_5/src/blk_mem_gen_0_2/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'hdmi_text_controller_v2_5_AXI_inst/bram0'
Finished Parsing XDC File [c:/Users/jacka/ip_repo/hdmi_text_controller_2_5/src/blk_mem_gen_0_2/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'hdmi_text_controller_v2_5_AXI_inst/bram0'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1355.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1355.676 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1355.676 ; gain = 574.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1355.676 ; gain = 574.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_clk_n. (constraint file  c:/Users/jacka/ip_repo/hdmi_text_controller_2_5/src/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_clk_n. (constraint file  c:/Users/jacka/ip_repo/hdmi_text_controller_2_5/src/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_clk_p. (constraint file  c:/Users/jacka/ip_repo/hdmi_text_controller_2_5/src/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_clk_p. (constraint file  c:/Users/jacka/ip_repo/hdmi_text_controller_2_5/src/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[0]. (constraint file  c:/Users/jacka/ip_repo/hdmi_text_controller_2_5/src/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[0]. (constraint file  c:/Users/jacka/ip_repo/hdmi_text_controller_2_5/src/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[1]. (constraint file  c:/Users/jacka/ip_repo/hdmi_text_controller_2_5/src/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[1]. (constraint file  c:/Users/jacka/ip_repo/hdmi_text_controller_2_5/src/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[2]. (constraint file  c:/Users/jacka/ip_repo/hdmi_text_controller_2_5/src/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[2]. (constraint file  c:/Users/jacka/ip_repo/hdmi_text_controller_2_5/src/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[0]. (constraint file  c:/Users/jacka/ip_repo/hdmi_text_controller_2_5/src/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[0]. (constraint file  c:/Users/jacka/ip_repo/hdmi_text_controller_2_5/src/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[1]. (constraint file  c:/Users/jacka/ip_repo/hdmi_text_controller_2_5/src/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[1]. (constraint file  c:/Users/jacka/ip_repo/hdmi_text_controller_2_5/src/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[2]. (constraint file  c:/Users/jacka/ip_repo/hdmi_text_controller_2_5/src/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[2]. (constraint file  c:/Users/jacka/ip_repo/hdmi_text_controller_2_5/src/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 16).
Applied set_property KEEP_HIERARCHY = SOFT for clk_wiz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vga_to_hdmi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for hdmi_text_controller_v2_5_AXI_inst/bram0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1355.676 ; gain = 574.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1355.676 ; gain = 574.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port axi_awprot[2] in module hdmi_text_controller_v2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_awprot[1] in module hdmi_text_controller_v2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_awprot[0] in module hdmi_text_controller_v2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_arprot[2] in module hdmi_text_controller_v2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_arprot[1] in module hdmi_text_controller_v2_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_arprot[0] in module hdmi_text_controller_v2_5 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1355.676 ; gain = 574.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+--------------------------+---------------------------------------------------------------------+---------------+----------------+
|Module Name               | RTL Object                                                          | Depth x Width | Implemented As | 
+--------------------------+---------------------------------------------------------------------+---------------+----------------+
|font_rom                  | ROM                                                                 | 2048x8        | LUT            | 
|hdmi_text_controller_v2_5 | hdmi_text_controller_v2_5_AXI_inst/color_instance/font_instance/ROM | 2048x8        | LUT            | 
+--------------------------+---------------------------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1355.676 ; gain = 574.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1355.676 ; gain = 574.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1355.676 ; gain = 574.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 1355.676 ; gain = 574.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 1355.676 ; gain = 574.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 1355.676 ; gain = 574.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 1355.676 ; gain = 574.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 1355.676 ; gain = 574.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 1355.676 ; gain = 574.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |hdmi_tx_0     |         1|
|3     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |blk_mem_gen |     1|
|2     |clk_wiz     |     1|
|3     |hdmi_tx     |     1|
|4     |BUFG        |     1|
|5     |CARRY4      |     5|
|6     |LUT1        |     3|
|7     |LUT2        |    12|
|8     |LUT3        |     7|
|9     |LUT4        |     9|
|10    |LUT5        |    34|
|11    |LUT6        |   283|
|12    |MUXF7       |    98|
|13    |MUXF8       |    33|
|14    |FDCE        |    27|
|15    |FDRE        |   132|
|16    |FDSE        |     1|
|17    |IBUF        |    63|
|18    |OBUF        |    41|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 1355.676 ; gain = 574.688
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 1355.676 ; gain = 517.059
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 1355.676 ; gain = 574.688
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1355.676 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 136 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1355.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: de42ff5b
INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:01:15 . Memory (MB): peak = 1355.676 ; gain = 950.738
INFO: [Common 17-1381] The checkpoint 'c:/Users/jacka/ip_repo/edit_hdmi_text_controller_v2_5.runs/synth_1/hdmi_text_controller_v2_5.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hdmi_text_controller_v2_5_utilization_synth.rpt -pb hdmi_text_controller_v2_5_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 10 15:22:48 2025...
