GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.11_x64\IDE\bin\Documents\DSP_DAC_UDA1334\src\driver.v'
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.11_x64\IDE\bin\Documents\DSP_DAC_UDA1334\src\gowin_rpll\gowin_rpll.v'
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.11_x64\IDE\bin\Documents\DSP_DAC_UDA1334\src\top.v'
Compiling module 'top'("C:\Gowin\Gowin_V1.9.11_x64\IDE\bin\Documents\DSP_DAC_UDA1334\src\top.v":1)
WARN  (EX3073) : Port 'clkout' remains unconnected for this instance("C:\Gowin\Gowin_V1.9.11_x64\IDE\bin\Documents\DSP_DAC_UDA1334\src\driver.v":21)
Compiling module 'driver'("C:\Gowin\Gowin_V1.9.11_x64\IDE\bin\Documents\DSP_DAC_UDA1334\src\driver.v":1)
Extracting RAM for identifier 'sine_rom'("C:\Gowin\Gowin_V1.9.11_x64\IDE\bin\Documents\DSP_DAC_UDA1334\src\driver.v":25)
Compiling module 'Gowin_rPLL'("C:\Gowin\Gowin_V1.9.11_x64\IDE\bin\Documents\DSP_DAC_UDA1334\src\gowin_rpll\gowin_rpll.v":10)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("C:\Gowin\Gowin_V1.9.11_x64\IDE\bin\Documents\DSP_DAC_UDA1334\src\driver.v":41)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("C:\Gowin\Gowin_V1.9.11_x64\IDE\bin\Documents\DSP_DAC_UDA1334\src\driver.v":57)
NOTE  (EX0101) : Current top module is "top"
WARN  (EX0211) : The output port "mute" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Gowin\Gowin_V1.9.11_x64\IDE\bin\Documents\DSP_DAC_UDA1334\src\top.v":7)
[5%] Running netlist conversion ...
WARN  (CV0016) : Input btn1 is unused("C:\Gowin\Gowin_V1.9.11_x64\IDE\bin\Documents\DSP_DAC_UDA1334\src\top.v":4)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Gowin\Gowin_V1.9.11_x64\IDE\bin\Documents\DSP_DAC_UDA1334\impl\gwsynthesis\DSP_DAC_UDA1334.vg" completed
[100%] Generate report file "C:\Gowin\Gowin_V1.9.11_x64\IDE\bin\Documents\DSP_DAC_UDA1334\impl\gwsynthesis\DSP_DAC_UDA1334_syn.rpt.html" completed
GowinSynthesis finish
