\hypertarget{struct_g_p_i_o___type}{}\section{G\+P\+I\+O\+\_\+\+Type Struct Reference}
\label{struct_g_p_i_o___type}\index{GPIO\_Type@{GPIO\_Type}}


{\ttfamily \#include $<$K32\+L2\+B31\+A.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_aef77a53fb6962f329978c788b3c1e637}{P\+D\+OR}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_a3aa2323e3b596f8c9f191acb2ad7f75d}{P\+S\+OR}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_ac53cb29f8a090565bec5e94b6b808572}{P\+C\+OR}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_a1c26bce9144a9606d3f8a60dc750b063}{P\+T\+OR}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_a1013b95ac09a1205ba0528ad32ad1edc}{P\+D\+IR}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_a441a96d3febd01d841b24561b4d036a3}{P\+D\+DR}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
G\+P\+IO -\/ Register Layout Typedef 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_g_p_i_o___type_ac53cb29f8a090565bec5e94b6b808572}\label{struct_g_p_i_o___type_ac53cb29f8a090565bec5e94b6b808572}} 
\index{GPIO\_Type@{GPIO\_Type}!PCOR@{PCOR}}
\index{PCOR@{PCOR}!GPIO\_Type@{GPIO\_Type}}
\subsubsection{\texorpdfstring{PCOR}{PCOR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t P\+C\+OR}

Port Clear Output Register, offset\+: 0x8 \mbox{\Hypertarget{struct_g_p_i_o___type_a441a96d3febd01d841b24561b4d036a3}\label{struct_g_p_i_o___type_a441a96d3febd01d841b24561b4d036a3}} 
\index{GPIO\_Type@{GPIO\_Type}!PDDR@{PDDR}}
\index{PDDR@{PDDR}!GPIO\_Type@{GPIO\_Type}}
\subsubsection{\texorpdfstring{PDDR}{PDDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+D\+DR}

Port Data Direction Register, offset\+: 0x14 \mbox{\Hypertarget{struct_g_p_i_o___type_a1013b95ac09a1205ba0528ad32ad1edc}\label{struct_g_p_i_o___type_a1013b95ac09a1205ba0528ad32ad1edc}} 
\index{GPIO\_Type@{GPIO\_Type}!PDIR@{PDIR}}
\index{PDIR@{PDIR}!GPIO\_Type@{GPIO\_Type}}
\subsubsection{\texorpdfstring{PDIR}{PDIR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t P\+D\+IR}

Port Data Input Register, offset\+: 0x10 \mbox{\Hypertarget{struct_g_p_i_o___type_aef77a53fb6962f329978c788b3c1e637}\label{struct_g_p_i_o___type_aef77a53fb6962f329978c788b3c1e637}} 
\index{GPIO\_Type@{GPIO\_Type}!PDOR@{PDOR}}
\index{PDOR@{PDOR}!GPIO\_Type@{GPIO\_Type}}
\subsubsection{\texorpdfstring{PDOR}{PDOR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+D\+OR}

Port Data Output Register, offset\+: 0x0 \mbox{\Hypertarget{struct_g_p_i_o___type_a3aa2323e3b596f8c9f191acb2ad7f75d}\label{struct_g_p_i_o___type_a3aa2323e3b596f8c9f191acb2ad7f75d}} 
\index{GPIO\_Type@{GPIO\_Type}!PSOR@{PSOR}}
\index{PSOR@{PSOR}!GPIO\_Type@{GPIO\_Type}}
\subsubsection{\texorpdfstring{PSOR}{PSOR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t P\+S\+OR}

Port Set Output Register, offset\+: 0x4 \mbox{\Hypertarget{struct_g_p_i_o___type_a1c26bce9144a9606d3f8a60dc750b063}\label{struct_g_p_i_o___type_a1c26bce9144a9606d3f8a60dc750b063}} 
\index{GPIO\_Type@{GPIO\_Type}!PTOR@{PTOR}}
\index{PTOR@{PTOR}!GPIO\_Type@{GPIO\_Type}}
\subsubsection{\texorpdfstring{PTOR}{PTOR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t P\+T\+OR}

Port Toggle Output Register, offset\+: 0xC 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
device/\mbox{\hyperlink{_k32_l2_b31_a_8h}{K32\+L2\+B31\+A.\+h}}\end{DoxyCompactItemize}
