module test_signal1:
type a;
type b;
type c;
input a;
output b;
inputoutput c;
input d : a;
output e : a;
inputoutput f : c;

nothing

end module
