multiline_comment|/*&n; * arch/ppc/platforms/mcpn765.c&n; *&n; * Board setup routines for the Motorola MCG MCPN765 cPCI Board.&n; *&n; * Author: Mark A. Greer&n; *         mgreer@mvista.com&n; *&n; * Modified by Randy Vinson (rvinson@mvista.com)&n; *&n; * 2001-2002 (c) MontaVista, Software, Inc.  This file is licensed under&n; * the terms of the GNU General Public License version 2.  This program&n; * is licensed &quot;as is&quot; without any warranty of any kind, whether express&n; * or implied.&n; */
multiline_comment|/*&n; * This file adds support for the Motorola MCG MCPN765.&n; */
macro_line|#include &lt;linux/config.h&gt;
macro_line|#include &lt;linux/stddef.h&gt;
macro_line|#include &lt;linux/kernel.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;linux/errno.h&gt;
macro_line|#include &lt;linux/reboot.h&gt;
macro_line|#include &lt;linux/pci.h&gt;
macro_line|#include &lt;linux/kdev_t.h&gt;
macro_line|#include &lt;linux/major.h&gt;
macro_line|#include &lt;linux/initrd.h&gt;
macro_line|#include &lt;linux/console.h&gt;
macro_line|#include &lt;linux/delay.h&gt;
macro_line|#include &lt;linux/irq.h&gt;
macro_line|#include &lt;linux/seq_file.h&gt;
macro_line|#include &lt;linux/root_dev.h&gt;
macro_line|#include &lt;linux/serial.h&gt;
macro_line|#include &lt;linux/tty.h&gt;&t;/* for linux/serial_core.h */
macro_line|#include &lt;linux/serial_core.h&gt;
macro_line|#include &lt;linux/slab.h&gt;
macro_line|#include &lt;asm/system.h&gt;
macro_line|#include &lt;asm/pgtable.h&gt;
macro_line|#include &lt;asm/page.h&gt;
macro_line|#include &lt;asm/time.h&gt;
macro_line|#include &lt;asm/dma.h&gt;
macro_line|#include &lt;asm/byteorder.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &lt;asm/machdep.h&gt;
macro_line|#include &lt;asm/prom.h&gt;
macro_line|#include &lt;asm/smp.h&gt;
macro_line|#include &lt;asm/open_pic.h&gt;
macro_line|#include &lt;asm/i8259.h&gt;
macro_line|#include &lt;asm/todc.h&gt;
macro_line|#include &lt;asm/pci-bridge.h&gt;
macro_line|#include &lt;asm/irq.h&gt;
macro_line|#include &lt;asm/uaccess.h&gt;
macro_line|#include &lt;asm/bootinfo.h&gt;
macro_line|#include &lt;asm/hawk.h&gt;
macro_line|#include &lt;asm/kgdb.h&gt;
macro_line|#include &quot;mcpn765.h&quot;
DECL|variable|__initdata
r_static
id|u_char
id|mcpn765_openpic_initsenses
(braket
)braket
id|__initdata
op_assign
(brace
(paren
id|IRQ_SENSE_EDGE
op_or
id|IRQ_POLARITY_POSITIVE
)paren
comma
multiline_comment|/* 16: i8259 cascade */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_NEGATIVE
)paren
comma
multiline_comment|/* 17: COM1,2,3,4 */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_NEGATIVE
)paren
comma
multiline_comment|/* 18: Enet 1 (front) */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_NEGATIVE
)paren
comma
multiline_comment|/* 19: HAWK WDT XXXX */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_NEGATIVE
)paren
comma
multiline_comment|/* 20: 21554 bridge */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_NEGATIVE
)paren
comma
multiline_comment|/* 21: cPCI INTA# */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_NEGATIVE
)paren
comma
multiline_comment|/* 22: cPCI INTB# */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_NEGATIVE
)paren
comma
multiline_comment|/* 23: cPCI INTC# */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_NEGATIVE
)paren
comma
multiline_comment|/* 24: cPCI INTD# */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_NEGATIVE
)paren
comma
multiline_comment|/* 25: PMC1 INTA#,PMC2 INTB#*/
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_NEGATIVE
)paren
comma
multiline_comment|/* 26: PMC1 INTB#,PMC2 INTC#*/
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_NEGATIVE
)paren
comma
multiline_comment|/* 27: PMC1 INTC#,PMC2 INTD#*/
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_NEGATIVE
)paren
comma
multiline_comment|/* 28: PMC1 INTD#,PMC2 INTA#*/
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_NEGATIVE
)paren
comma
multiline_comment|/* 29: Enet 2 (J3) */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_NEGATIVE
)paren
comma
multiline_comment|/* 30: Abort Switch */
(paren
id|IRQ_SENSE_LEVEL
op_or
id|IRQ_POLARITY_NEGATIVE
)paren
comma
multiline_comment|/* 31: RTC Alarm */
)brace
suffix:semicolon
r_extern
r_void
id|mcpn765_set_VIA_IDE_native
c_func
(paren
r_void
)paren
suffix:semicolon
r_extern
id|u_int
id|openpic_irq
c_func
(paren
r_void
)paren
suffix:semicolon
r_extern
r_char
id|cmd_line
(braket
)braket
suffix:semicolon
r_extern
r_void
id|gen550_progress
c_func
(paren
r_char
op_star
comma
r_int
r_int
)paren
suffix:semicolon
r_extern
r_void
id|gen550_init
c_func
(paren
r_int
comma
r_struct
id|uart_port
op_star
)paren
suffix:semicolon
DECL|variable|use_of_interrupt_tree
r_int
id|use_of_interrupt_tree
op_assign
l_int|0
suffix:semicolon
r_static
r_void
id|mcpn765_halt
c_func
(paren
r_void
)paren
suffix:semicolon
id|TODC_ALLOC
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/*&n; * Motorola MCG MCPN765 interrupt routing.&n; */
r_static
r_inline
r_int
DECL|function|mcpn765_map_irq
id|mcpn765_map_irq
c_func
(paren
r_struct
id|pci_dev
op_star
id|dev
comma
r_int
r_char
id|idsel
comma
r_int
r_char
id|pin
)paren
(brace
r_static
r_char
id|pci_irq_table
(braket
)braket
(braket
l_int|4
)braket
op_assign
multiline_comment|/*&n;&t; *&t;PCI IDSEL/INTPIN-&gt;INTLINE&n;&t; * &t;   A   B   C   D&n;&t; */
(brace
(brace
l_int|14
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
multiline_comment|/* IDSEL 11 - have to manually set */
(brace
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
multiline_comment|/* IDSEL 12 - unused */
(brace
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
multiline_comment|/* IDSEL 13 - unused */
(brace
l_int|18
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
multiline_comment|/* IDSEL 14 - Enet 0 */
(brace
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
multiline_comment|/* IDSEL 15 - unused */
(brace
l_int|25
comma
l_int|26
comma
l_int|27
comma
l_int|28
)brace
comma
multiline_comment|/* IDSEL 16 - PMC Slot 1 */
(brace
l_int|28
comma
l_int|25
comma
l_int|26
comma
l_int|27
)brace
comma
multiline_comment|/* IDSEL 17 - PMC Slot 2 */
(brace
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
multiline_comment|/* IDSEL 18 - PMC 2B Connector XXXX */
(brace
l_int|29
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
multiline_comment|/* IDSEL 19 - Enet 1 */
(brace
l_int|20
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
multiline_comment|/* IDSEL 20 - 21554 cPCI bridge */
)brace
suffix:semicolon
r_const
r_int
id|min_idsel
op_assign
l_int|11
comma
id|max_idsel
op_assign
l_int|20
comma
id|irqs_per_slot
op_assign
l_int|4
suffix:semicolon
r_return
id|PCI_IRQ_TABLE_LOOKUP
suffix:semicolon
)brace
r_void
id|__init
DECL|function|mcpn765_set_VIA_IDE_legacy
id|mcpn765_set_VIA_IDE_legacy
c_func
(paren
r_void
)paren
(brace
r_int
r_int
id|vend
comma
id|dev
suffix:semicolon
id|early_read_config_word
c_func
(paren
l_int|0
comma
l_int|0
comma
id|PCI_DEVFN
c_func
(paren
l_int|0xb
comma
l_int|1
)paren
comma
id|PCI_VENDOR_ID
comma
op_amp
id|vend
)paren
suffix:semicolon
id|early_read_config_word
c_func
(paren
l_int|0
comma
l_int|0
comma
id|PCI_DEVFN
c_func
(paren
l_int|0xb
comma
l_int|1
)paren
comma
id|PCI_DEVICE_ID
comma
op_amp
id|dev
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|vend
op_eq
id|PCI_VENDOR_ID_VIA
)paren
op_logical_and
(paren
id|dev
op_eq
id|PCI_DEVICE_ID_VIA_82C586_1
)paren
)paren
(brace
r_int
r_char
id|temp
suffix:semicolon
multiline_comment|/* put back original &quot;standard&quot; port base addresses */
id|early_write_config_dword
c_func
(paren
l_int|0
comma
l_int|0
comma
id|PCI_DEVFN
c_func
(paren
l_int|0xb
comma
l_int|1
)paren
comma
id|PCI_BASE_ADDRESS_0
comma
l_int|0x1f1
)paren
suffix:semicolon
id|early_write_config_dword
c_func
(paren
l_int|0
comma
l_int|0
comma
id|PCI_DEVFN
c_func
(paren
l_int|0xb
comma
l_int|1
)paren
comma
id|PCI_BASE_ADDRESS_1
comma
l_int|0x3f5
)paren
suffix:semicolon
id|early_write_config_dword
c_func
(paren
l_int|0
comma
l_int|0
comma
id|PCI_DEVFN
c_func
(paren
l_int|0xb
comma
l_int|1
)paren
comma
id|PCI_BASE_ADDRESS_2
comma
l_int|0x171
)paren
suffix:semicolon
id|early_write_config_dword
c_func
(paren
l_int|0
comma
l_int|0
comma
id|PCI_DEVFN
c_func
(paren
l_int|0xb
comma
l_int|1
)paren
comma
id|PCI_BASE_ADDRESS_3
comma
l_int|0x375
)paren
suffix:semicolon
id|early_write_config_dword
c_func
(paren
l_int|0
comma
l_int|0
comma
id|PCI_DEVFN
c_func
(paren
l_int|0xb
comma
l_int|1
)paren
comma
id|PCI_BASE_ADDRESS_4
comma
l_int|0xcc01
)paren
suffix:semicolon
multiline_comment|/* put into legacy mode */
id|early_read_config_byte
c_func
(paren
l_int|0
comma
l_int|0
comma
id|PCI_DEVFN
c_func
(paren
l_int|0xb
comma
l_int|1
)paren
comma
id|PCI_CLASS_PROG
comma
op_amp
id|temp
)paren
suffix:semicolon
id|temp
op_and_assign
op_complement
l_int|0x05
suffix:semicolon
id|early_write_config_byte
c_func
(paren
l_int|0
comma
l_int|0
comma
id|PCI_DEVFN
c_func
(paren
l_int|0xb
comma
l_int|1
)paren
comma
id|PCI_CLASS_PROG
comma
id|temp
)paren
suffix:semicolon
)brace
)brace
r_void
DECL|function|mcpn765_set_VIA_IDE_native
id|mcpn765_set_VIA_IDE_native
c_func
(paren
r_void
)paren
(brace
r_int
r_int
id|vend
comma
id|dev
suffix:semicolon
id|early_read_config_word
c_func
(paren
l_int|0
comma
l_int|0
comma
id|PCI_DEVFN
c_func
(paren
l_int|0xb
comma
l_int|1
)paren
comma
id|PCI_VENDOR_ID
comma
op_amp
id|vend
)paren
suffix:semicolon
id|early_read_config_word
c_func
(paren
l_int|0
comma
l_int|0
comma
id|PCI_DEVFN
c_func
(paren
l_int|0xb
comma
l_int|1
)paren
comma
id|PCI_DEVICE_ID
comma
op_amp
id|dev
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|vend
op_eq
id|PCI_VENDOR_ID_VIA
)paren
op_logical_and
(paren
id|dev
op_eq
id|PCI_DEVICE_ID_VIA_82C586_1
)paren
)paren
(brace
r_int
r_char
id|temp
suffix:semicolon
multiline_comment|/* put into native mode */
id|early_read_config_byte
c_func
(paren
l_int|0
comma
l_int|0
comma
id|PCI_DEVFN
c_func
(paren
l_int|0xb
comma
l_int|1
)paren
comma
id|PCI_CLASS_PROG
comma
op_amp
id|temp
)paren
suffix:semicolon
id|temp
op_or_assign
l_int|0x05
suffix:semicolon
id|early_write_config_byte
c_func
(paren
l_int|0
comma
l_int|0
comma
id|PCI_DEVFN
c_func
(paren
l_int|0xb
comma
l_int|1
)paren
comma
id|PCI_CLASS_PROG
comma
id|temp
)paren
suffix:semicolon
)brace
)brace
multiline_comment|/*&n; * Initialize the VIA 82c586b.&n; */
r_static
r_void
id|__init
DECL|function|mcpn765_setup_via_82c586b
id|mcpn765_setup_via_82c586b
c_func
(paren
r_void
)paren
(brace
r_struct
id|pci_dev
op_star
id|dev
suffix:semicolon
id|u_char
id|c
suffix:semicolon
r_if
c_cond
(paren
(paren
id|dev
op_assign
id|pci_find_device
c_func
(paren
id|PCI_VENDOR_ID_VIA
comma
id|PCI_DEVICE_ID_VIA_82C586_0
comma
l_int|NULL
)paren
)paren
op_eq
l_int|NULL
)paren
(brace
id|printk
c_func
(paren
l_string|&quot;No VIA ISA bridge found&bslash;n&quot;
)paren
suffix:semicolon
id|mcpn765_halt
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* NOTREACHED */
)brace
multiline_comment|/*&n;&t; * If the firmware left the EISA 4d0/4d1 ports enabled, make sure&n;&t; * IRQ 14 is set for edge.&n;&t; */
id|pci_read_config_byte
c_func
(paren
id|dev
comma
l_int|0x47
comma
op_amp
id|c
)paren
suffix:semicolon
r_if
c_cond
(paren
id|c
op_amp
(paren
l_int|1
op_lshift
l_int|5
)paren
)paren
(brace
id|c
op_assign
id|inb
c_func
(paren
l_int|0x4d1
)paren
suffix:semicolon
id|c
op_and_assign
op_complement
(paren
l_int|1
op_lshift
l_int|6
)paren
suffix:semicolon
id|outb
c_func
(paren
id|c
comma
l_int|0x4d1
)paren
suffix:semicolon
)brace
multiline_comment|/* Disable PNP IRQ routing since we use the Hawk&squot;s MPIC */
id|pci_write_config_dword
c_func
(paren
id|dev
comma
l_int|0x54
comma
l_int|0
)paren
suffix:semicolon
id|pci_write_config_byte
c_func
(paren
id|dev
comma
l_int|0x58
comma
l_int|0
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|dev
op_assign
id|pci_find_device
c_func
(paren
id|PCI_VENDOR_ID_VIA
comma
id|PCI_DEVICE_ID_VIA_82C586_1
comma
l_int|NULL
)paren
)paren
op_eq
l_int|NULL
)paren
(brace
id|printk
c_func
(paren
l_string|&quot;No VIA ISA bridge found&bslash;n&quot;
)paren
suffix:semicolon
id|mcpn765_halt
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* NOTREACHED */
)brace
multiline_comment|/*&n;&t; * PPCBug doesn&squot;t set the enable bits for the IDE device.&n;&t; * Turn them on now.&n;&t; */
id|pci_read_config_byte
c_func
(paren
id|dev
comma
l_int|0x40
comma
op_amp
id|c
)paren
suffix:semicolon
id|c
op_or_assign
l_int|0x03
suffix:semicolon
id|pci_write_config_byte
c_func
(paren
id|dev
comma
l_int|0x40
comma
id|c
)paren
suffix:semicolon
r_return
suffix:semicolon
)brace
r_void
id|__init
DECL|function|mcpn765_pcibios_fixup
id|mcpn765_pcibios_fixup
c_func
(paren
r_void
)paren
(brace
multiline_comment|/* Do MCPN765 board specific initialization.  */
id|mcpn765_setup_via_82c586b
c_func
(paren
)paren
suffix:semicolon
)brace
r_void
id|__init
DECL|function|mcpn765_find_bridges
id|mcpn765_find_bridges
c_func
(paren
r_void
)paren
(brace
r_struct
id|pci_controller
op_star
id|hose
suffix:semicolon
id|hose
op_assign
id|pcibios_alloc_controller
c_func
(paren
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|hose
)paren
r_return
suffix:semicolon
id|hose-&gt;first_busno
op_assign
l_int|0
suffix:semicolon
id|hose-&gt;last_busno
op_assign
l_int|0xff
suffix:semicolon
id|hose-&gt;pci_mem_offset
op_assign
id|MCPN765_PCI_PHY_MEM_OFFSET
suffix:semicolon
id|pci_init_resource
c_func
(paren
op_amp
id|hose-&gt;io_resource
comma
id|MCPN765_PCI_IO_START
comma
id|MCPN765_PCI_IO_END
comma
id|IORESOURCE_IO
comma
l_string|&quot;PCI host bridge&quot;
)paren
suffix:semicolon
id|pci_init_resource
c_func
(paren
op_amp
id|hose-&gt;mem_resources
(braket
l_int|0
)braket
comma
id|MCPN765_PCI_MEM_START
comma
id|MCPN765_PCI_MEM_END
comma
id|IORESOURCE_MEM
comma
l_string|&quot;PCI host bridge&quot;
)paren
suffix:semicolon
id|hose-&gt;io_space.start
op_assign
id|MCPN765_PCI_IO_START
suffix:semicolon
id|hose-&gt;io_space.end
op_assign
id|MCPN765_PCI_IO_END
suffix:semicolon
id|hose-&gt;mem_space.start
op_assign
id|MCPN765_PCI_MEM_START
suffix:semicolon
id|hose-&gt;mem_space.end
op_assign
id|MCPN765_PCI_MEM_END
op_minus
id|HAWK_MPIC_SIZE
suffix:semicolon
r_if
c_cond
(paren
id|hawk_init
c_func
(paren
id|hose
comma
id|MCPN765_HAWK_PPC_REG_BASE
comma
id|MCPN765_PROC_PCI_MEM_START
comma
id|MCPN765_PROC_PCI_MEM_END
op_minus
id|HAWK_MPIC_SIZE
comma
id|MCPN765_PROC_PCI_IO_START
comma
id|MCPN765_PROC_PCI_IO_END
comma
id|MCPN765_PCI_MEM_END
op_minus
id|HAWK_MPIC_SIZE
op_plus
l_int|1
)paren
op_ne
l_int|0
)paren
(brace
id|printk
c_func
(paren
l_string|&quot;Could not initialize HAWK bridge&bslash;n&quot;
)paren
suffix:semicolon
)brace
multiline_comment|/* VIA IDE BAR decoders are only 16-bits wide. PCI Auto Config&n;&t; * will reassign the bars outside of 16-bit I/O space, which will &n;&t; * &quot;break&quot; things. To prevent this, we&squot;ll set the IDE chip into&n;&t; * legacy mode and seed the bars with their legacy addresses (in 16-bit&n;&t; * I/O space). The Auto Config code will skip the IDE contoller in &n;&t; * legacy mode, so our bar values will stick.&n;&t; */
id|mcpn765_set_VIA_IDE_legacy
c_func
(paren
)paren
suffix:semicolon
id|hose-&gt;last_busno
op_assign
id|pciauto_bus_scan
c_func
(paren
id|hose
comma
id|hose-&gt;first_busno
)paren
suffix:semicolon
multiline_comment|/* Now that we&squot;ve got 16-bit addresses in the bars, we can switch the&n;&t; * IDE controller back into native mode so we can do &quot;modern&quot; resource&n;&t; * and interrupt management.&n;&t; */
id|mcpn765_set_VIA_IDE_native
c_func
(paren
)paren
suffix:semicolon
id|ppc_md.pcibios_fixup
op_assign
id|mcpn765_pcibios_fixup
suffix:semicolon
id|ppc_md.pcibios_fixup_bus
op_assign
l_int|NULL
suffix:semicolon
id|ppc_md.pci_swizzle
op_assign
id|common_swizzle
suffix:semicolon
id|ppc_md.pci_map_irq
op_assign
id|mcpn765_map_irq
suffix:semicolon
r_return
suffix:semicolon
)brace
r_static
r_void
id|__init
DECL|function|mcpn765_setup_arch
id|mcpn765_setup_arch
c_func
(paren
r_void
)paren
(brace
r_struct
id|pci_controller
op_star
id|hose
suffix:semicolon
r_if
c_cond
(paren
id|ppc_md.progress
)paren
id|ppc_md
dot
id|progress
c_func
(paren
l_string|&quot;mcpn765_setup_arch: enter&quot;
comma
l_int|0
)paren
suffix:semicolon
id|loops_per_jiffy
op_assign
l_int|50000000
op_div
id|HZ
suffix:semicolon
macro_line|#ifdef CONFIG_BLK_DEV_INITRD
r_if
c_cond
(paren
id|initrd_start
)paren
id|ROOT_DEV
op_assign
id|Root_RAM0
suffix:semicolon
r_else
macro_line|#endif
macro_line|#ifdef&t;CONFIG_ROOT_NFS
id|ROOT_DEV
op_assign
id|Root_NFS
suffix:semicolon
macro_line|#else
id|ROOT_DEV
op_assign
id|Root_SDA2
suffix:semicolon
macro_line|#endif
macro_line|#ifdef CONFIG_DUMMY_CONSOLE
id|conswitchp
op_assign
op_amp
id|dummy_con
suffix:semicolon
macro_line|#endif
r_if
c_cond
(paren
id|ppc_md.progress
)paren
id|ppc_md
dot
id|progress
c_func
(paren
l_string|&quot;mcpn765_setup_arch: find_bridges&quot;
comma
l_int|0
)paren
suffix:semicolon
multiline_comment|/* Lookup PCI host bridges */
id|mcpn765_find_bridges
c_func
(paren
)paren
suffix:semicolon
id|hose
op_assign
id|pci_bus_to_hose
c_func
(paren
l_int|0
)paren
suffix:semicolon
id|isa_io_base
op_assign
(paren
id|ulong
)paren
id|hose-&gt;io_base_virt
suffix:semicolon
id|TODC_INIT
c_func
(paren
id|TODC_TYPE_MK48T37
comma
(paren
id|MCPN765_PHYS_NVRAM_AS0
op_minus
id|isa_io_base
)paren
comma
(paren
id|MCPN765_PHYS_NVRAM_AS1
op_minus
id|isa_io_base
)paren
comma
(paren
id|MCPN765_PHYS_NVRAM_DATA
op_minus
id|isa_io_base
)paren
comma
l_int|8
)paren
suffix:semicolon
id|OpenPIC_InitSenses
op_assign
id|mcpn765_openpic_initsenses
suffix:semicolon
id|OpenPIC_NumInitSenses
op_assign
r_sizeof
(paren
id|mcpn765_openpic_initsenses
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;Motorola MCG MCPN765 cPCI Non-System Board&bslash;n&quot;
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;MCPN765 port (MontaVista Software, Inc. (source@mvista.com))&bslash;n&quot;
)paren
suffix:semicolon
r_if
c_cond
(paren
id|ppc_md.progress
)paren
id|ppc_md
dot
id|progress
c_func
(paren
l_string|&quot;mcpn765_setup_arch: exit&quot;
comma
l_int|0
)paren
suffix:semicolon
r_return
suffix:semicolon
)brace
r_static
r_void
id|__init
DECL|function|mcpn765_init2
id|mcpn765_init2
c_func
(paren
r_void
)paren
(brace
id|request_region
c_func
(paren
l_int|0x00
comma
l_int|0x20
comma
l_string|&quot;dma1&quot;
)paren
suffix:semicolon
id|request_region
c_func
(paren
l_int|0x20
comma
l_int|0x20
comma
l_string|&quot;pic1&quot;
)paren
suffix:semicolon
id|request_region
c_func
(paren
l_int|0x40
comma
l_int|0x20
comma
l_string|&quot;timer&quot;
)paren
suffix:semicolon
id|request_region
c_func
(paren
l_int|0x80
comma
l_int|0x10
comma
l_string|&quot;dma page reg&quot;
)paren
suffix:semicolon
id|request_region
c_func
(paren
l_int|0xa0
comma
l_int|0x20
comma
l_string|&quot;pic2&quot;
)paren
suffix:semicolon
id|request_region
c_func
(paren
l_int|0xc0
comma
l_int|0x20
comma
l_string|&quot;dma2&quot;
)paren
suffix:semicolon
r_return
suffix:semicolon
)brace
multiline_comment|/*&n; * Interrupt setup and service.&n; * Have MPIC on HAWK and cascaded 8259s on VIA 82586 cascaded to MPIC.&n; */
r_static
r_void
id|__init
DECL|function|mcpn765_init_IRQ
id|mcpn765_init_IRQ
c_func
(paren
r_void
)paren
(brace
r_int
id|i
suffix:semicolon
r_if
c_cond
(paren
id|ppc_md.progress
)paren
id|ppc_md
dot
id|progress
c_func
(paren
l_string|&quot;init_irq: enter&quot;
comma
l_int|0
)paren
suffix:semicolon
id|openpic_init
c_func
(paren
id|NUM_8259_INTERRUPTS
)paren
suffix:semicolon
id|openpic_hookup_cascade
c_func
(paren
id|NUM_8259_INTERRUPTS
comma
l_string|&quot;82c59 cascade&quot;
comma
id|i8259_irq
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|NUM_8259_INTERRUPTS
suffix:semicolon
id|i
op_increment
)paren
(brace
id|irq_desc
(braket
id|i
)braket
dot
id|handler
op_assign
op_amp
id|i8259_pic
suffix:semicolon
)brace
id|i8259_init
c_func
(paren
l_int|0
)paren
suffix:semicolon
r_if
c_cond
(paren
id|ppc_md.progress
)paren
id|ppc_md
dot
id|progress
c_func
(paren
l_string|&quot;init_irq: exit&quot;
comma
l_int|0
)paren
suffix:semicolon
r_return
suffix:semicolon
)brace
r_static
id|u32
DECL|function|mcpn765_irq_canonicalize
id|mcpn765_irq_canonicalize
c_func
(paren
id|u32
id|irq
)paren
(brace
r_if
c_cond
(paren
id|irq
op_eq
l_int|2
)paren
r_return
l_int|9
suffix:semicolon
r_else
r_return
id|irq
suffix:semicolon
)brace
r_static
r_int
r_int
id|__init
DECL|function|mcpn765_find_end_of_memory
id|mcpn765_find_end_of_memory
c_func
(paren
r_void
)paren
(brace
r_return
id|hawk_get_mem_size
c_func
(paren
id|MCPN765_HAWK_SMC_BASE
)paren
suffix:semicolon
)brace
r_static
r_void
id|__init
DECL|function|mcpn765_map_io
id|mcpn765_map_io
c_func
(paren
r_void
)paren
(brace
id|io_block_mapping
c_func
(paren
l_int|0xfe800000
comma
l_int|0xfe800000
comma
l_int|0x00800000
comma
id|_PAGE_IO
)paren
suffix:semicolon
)brace
r_static
r_void
DECL|function|mcpn765_reset_board
id|mcpn765_reset_board
c_func
(paren
r_void
)paren
(brace
id|local_irq_disable
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* set VIA IDE controller into native mode */
id|mcpn765_set_VIA_IDE_native
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* Set exception prefix high - to the firmware */
id|_nmask_and_or_msr
c_func
(paren
l_int|0
comma
id|MSR_IP
)paren
suffix:semicolon
id|out_8
c_func
(paren
(paren
id|u_char
op_star
)paren
id|MCPN765_BOARD_MODRST_REG
comma
l_int|0x01
)paren
suffix:semicolon
r_return
suffix:semicolon
)brace
r_static
r_void
DECL|function|mcpn765_restart
id|mcpn765_restart
c_func
(paren
r_char
op_star
id|cmd
)paren
(brace
r_volatile
id|ulong
id|i
op_assign
l_int|10000000
suffix:semicolon
id|mcpn765_reset_board
c_func
(paren
)paren
suffix:semicolon
r_while
c_loop
(paren
id|i
op_decrement
OG
l_int|0
)paren
suffix:semicolon
id|panic
c_func
(paren
l_string|&quot;restart failed&bslash;n&quot;
)paren
suffix:semicolon
)brace
r_static
r_void
DECL|function|mcpn765_power_off
id|mcpn765_power_off
c_func
(paren
r_void
)paren
(brace
id|mcpn765_halt
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* NOTREACHED */
)brace
r_static
r_void
DECL|function|mcpn765_halt
id|mcpn765_halt
c_func
(paren
r_void
)paren
(brace
id|local_irq_disable
c_func
(paren
)paren
suffix:semicolon
r_while
c_loop
(paren
l_int|1
)paren
suffix:semicolon
multiline_comment|/* NOTREACHED */
)brace
r_static
r_int
DECL|function|mcpn765_show_cpuinfo
id|mcpn765_show_cpuinfo
c_func
(paren
r_struct
id|seq_file
op_star
id|m
)paren
(brace
id|seq_printf
c_func
(paren
id|m
comma
l_string|&quot;vendor&bslash;t&bslash;t: Motorola MCG&bslash;n&quot;
)paren
suffix:semicolon
id|seq_printf
c_func
(paren
id|m
comma
l_string|&quot;machine&bslash;t&bslash;t: MCPN765&bslash;n&quot;
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
multiline_comment|/*&n; * Set BAT 3 to map 0xf0000000 to end of physical memory space.&n; */
r_static
id|__inline__
r_void
DECL|function|mcpn765_set_bat
id|mcpn765_set_bat
c_func
(paren
r_void
)paren
(brace
id|mb
c_func
(paren
)paren
suffix:semicolon
id|mtspr
c_func
(paren
id|DBAT1U
comma
l_int|0xfe8000fe
)paren
suffix:semicolon
id|mtspr
c_func
(paren
id|DBAT1L
comma
l_int|0xfe80002a
)paren
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
)brace
r_void
id|__init
DECL|function|platform_init
id|platform_init
c_func
(paren
r_int
r_int
id|r3
comma
r_int
r_int
id|r4
comma
r_int
r_int
id|r5
comma
r_int
r_int
id|r6
comma
r_int
r_int
id|r7
)paren
(brace
id|parse_bootinfo
c_func
(paren
id|find_bootinfo
c_func
(paren
)paren
)paren
suffix:semicolon
multiline_comment|/* Map in board regs, etc. */
id|mcpn765_set_bat
c_func
(paren
)paren
suffix:semicolon
id|isa_mem_base
op_assign
id|MCPN765_ISA_MEM_BASE
suffix:semicolon
id|pci_dram_offset
op_assign
id|MCPN765_PCI_DRAM_OFFSET
suffix:semicolon
id|ISA_DMA_THRESHOLD
op_assign
l_int|0x00ffffff
suffix:semicolon
id|DMA_MODE_READ
op_assign
l_int|0x44
suffix:semicolon
id|DMA_MODE_WRITE
op_assign
l_int|0x48
suffix:semicolon
id|ppc_md.setup_arch
op_assign
id|mcpn765_setup_arch
suffix:semicolon
id|ppc_md.show_cpuinfo
op_assign
id|mcpn765_show_cpuinfo
suffix:semicolon
id|ppc_md.irq_canonicalize
op_assign
id|mcpn765_irq_canonicalize
suffix:semicolon
id|ppc_md.init_IRQ
op_assign
id|mcpn765_init_IRQ
suffix:semicolon
id|ppc_md.get_irq
op_assign
id|openpic_get_irq
suffix:semicolon
id|ppc_md.init
op_assign
id|mcpn765_init2
suffix:semicolon
id|ppc_md.restart
op_assign
id|mcpn765_restart
suffix:semicolon
id|ppc_md.power_off
op_assign
id|mcpn765_power_off
suffix:semicolon
id|ppc_md.halt
op_assign
id|mcpn765_halt
suffix:semicolon
id|ppc_md.find_end_of_memory
op_assign
id|mcpn765_find_end_of_memory
suffix:semicolon
id|ppc_md.setup_io_mappings
op_assign
id|mcpn765_map_io
suffix:semicolon
id|ppc_md.time_init
op_assign
id|todc_time_init
suffix:semicolon
id|ppc_md.set_rtc_time
op_assign
id|todc_set_rtc_time
suffix:semicolon
id|ppc_md.get_rtc_time
op_assign
id|todc_get_rtc_time
suffix:semicolon
id|ppc_md.calibrate_decr
op_assign
id|todc_calibrate_decr
suffix:semicolon
id|ppc_md.nvram_read_val
op_assign
id|todc_m48txx_read_val
suffix:semicolon
id|ppc_md.nvram_write_val
op_assign
id|todc_m48txx_write_val
suffix:semicolon
id|ppc_md.heartbeat
op_assign
l_int|NULL
suffix:semicolon
id|ppc_md.heartbeat_reset
op_assign
l_int|0
suffix:semicolon
id|ppc_md.heartbeat_count
op_assign
l_int|0
suffix:semicolon
macro_line|#ifdef CONFIG_SERIAL_TEXT_DEBUG
id|ppc_md.progress
op_assign
id|gen550_progress
suffix:semicolon
macro_line|#endif
macro_line|#ifdef CONFIG_KGDB
id|ppc_md.kgdb_map_scc
op_assign
id|gen550_kgdb_map_scc
suffix:semicolon
macro_line|#endif
r_return
suffix:semicolon
)brace
eof
