# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3 \
    name re_sample_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_0 \
    op interface \
    ports { re_sample_0_address0 { O 3 vector } re_sample_0_ce0 { O 1 bit } re_sample_0_we0 { O 1 bit } re_sample_0_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4 \
    name re_sample_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_1 \
    op interface \
    ports { re_sample_1_address0 { O 3 vector } re_sample_1_ce0 { O 1 bit } re_sample_1_we0 { O 1 bit } re_sample_1_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5 \
    name re_sample_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_2 \
    op interface \
    ports { re_sample_2_address0 { O 3 vector } re_sample_2_ce0 { O 1 bit } re_sample_2_we0 { O 1 bit } re_sample_2_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6 \
    name re_sample_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_3 \
    op interface \
    ports { re_sample_3_address0 { O 3 vector } re_sample_3_ce0 { O 1 bit } re_sample_3_we0 { O 1 bit } re_sample_3_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7 \
    name re_sample_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_4 \
    op interface \
    ports { re_sample_4_address0 { O 3 vector } re_sample_4_ce0 { O 1 bit } re_sample_4_we0 { O 1 bit } re_sample_4_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 8 \
    name re_sample_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_5 \
    op interface \
    ports { re_sample_5_address0 { O 3 vector } re_sample_5_ce0 { O 1 bit } re_sample_5_we0 { O 1 bit } re_sample_5_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 9 \
    name re_sample_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_6 \
    op interface \
    ports { re_sample_6_address0 { O 3 vector } re_sample_6_ce0 { O 1 bit } re_sample_6_we0 { O 1 bit } re_sample_6_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10 \
    name re_sample_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_7 \
    op interface \
    ports { re_sample_7_address0 { O 3 vector } re_sample_7_ce0 { O 1 bit } re_sample_7_we0 { O 1 bit } re_sample_7_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 11 \
    name re_sample_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_8 \
    op interface \
    ports { re_sample_8_address0 { O 3 vector } re_sample_8_ce0 { O 1 bit } re_sample_8_we0 { O 1 bit } re_sample_8_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 12 \
    name re_sample_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_9 \
    op interface \
    ports { re_sample_9_address0 { O 3 vector } re_sample_9_ce0 { O 1 bit } re_sample_9_we0 { O 1 bit } re_sample_9_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 13 \
    name re_sample_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_10 \
    op interface \
    ports { re_sample_10_address0 { O 3 vector } re_sample_10_ce0 { O 1 bit } re_sample_10_we0 { O 1 bit } re_sample_10_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 14 \
    name re_sample_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_11 \
    op interface \
    ports { re_sample_11_address0 { O 3 vector } re_sample_11_ce0 { O 1 bit } re_sample_11_we0 { O 1 bit } re_sample_11_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 15 \
    name re_sample_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_12 \
    op interface \
    ports { re_sample_12_address0 { O 3 vector } re_sample_12_ce0 { O 1 bit } re_sample_12_we0 { O 1 bit } re_sample_12_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 16 \
    name re_sample_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_13 \
    op interface \
    ports { re_sample_13_address0 { O 3 vector } re_sample_13_ce0 { O 1 bit } re_sample_13_we0 { O 1 bit } re_sample_13_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 17 \
    name re_sample_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_14 \
    op interface \
    ports { re_sample_14_address0 { O 3 vector } re_sample_14_ce0 { O 1 bit } re_sample_14_we0 { O 1 bit } re_sample_14_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 18 \
    name re_sample_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_15 \
    op interface \
    ports { re_sample_15_address0 { O 3 vector } re_sample_15_ce0 { O 1 bit } re_sample_15_we0 { O 1 bit } re_sample_15_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 19 \
    name re_sample_16 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_16 \
    op interface \
    ports { re_sample_16_address0 { O 3 vector } re_sample_16_ce0 { O 1 bit } re_sample_16_we0 { O 1 bit } re_sample_16_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 20 \
    name re_sample_17 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_17 \
    op interface \
    ports { re_sample_17_address0 { O 3 vector } re_sample_17_ce0 { O 1 bit } re_sample_17_we0 { O 1 bit } re_sample_17_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 21 \
    name re_sample_18 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_18 \
    op interface \
    ports { re_sample_18_address0 { O 3 vector } re_sample_18_ce0 { O 1 bit } re_sample_18_we0 { O 1 bit } re_sample_18_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 22 \
    name re_sample_19 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_19 \
    op interface \
    ports { re_sample_19_address0 { O 3 vector } re_sample_19_ce0 { O 1 bit } re_sample_19_we0 { O 1 bit } re_sample_19_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 23 \
    name re_sample_20 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_20 \
    op interface \
    ports { re_sample_20_address0 { O 3 vector } re_sample_20_ce0 { O 1 bit } re_sample_20_we0 { O 1 bit } re_sample_20_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 24 \
    name re_sample_21 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_21 \
    op interface \
    ports { re_sample_21_address0 { O 3 vector } re_sample_21_ce0 { O 1 bit } re_sample_21_we0 { O 1 bit } re_sample_21_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 25 \
    name re_sample_22 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_22 \
    op interface \
    ports { re_sample_22_address0 { O 3 vector } re_sample_22_ce0 { O 1 bit } re_sample_22_we0 { O 1 bit } re_sample_22_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 26 \
    name re_sample_23 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_23 \
    op interface \
    ports { re_sample_23_address0 { O 3 vector } re_sample_23_ce0 { O 1 bit } re_sample_23_we0 { O 1 bit } re_sample_23_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 27 \
    name re_sample_24 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_24 \
    op interface \
    ports { re_sample_24_address0 { O 3 vector } re_sample_24_ce0 { O 1 bit } re_sample_24_we0 { O 1 bit } re_sample_24_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 28 \
    name re_sample_25 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_25 \
    op interface \
    ports { re_sample_25_address0 { O 3 vector } re_sample_25_ce0 { O 1 bit } re_sample_25_we0 { O 1 bit } re_sample_25_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 29 \
    name re_sample_26 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_26 \
    op interface \
    ports { re_sample_26_address0 { O 3 vector } re_sample_26_ce0 { O 1 bit } re_sample_26_we0 { O 1 bit } re_sample_26_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 30 \
    name re_sample_27 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_27 \
    op interface \
    ports { re_sample_27_address0 { O 3 vector } re_sample_27_ce0 { O 1 bit } re_sample_27_we0 { O 1 bit } re_sample_27_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_27'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 31 \
    name re_sample_28 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_28 \
    op interface \
    ports { re_sample_28_address0 { O 3 vector } re_sample_28_ce0 { O 1 bit } re_sample_28_we0 { O 1 bit } re_sample_28_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_28'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 32 \
    name re_sample_29 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_29 \
    op interface \
    ports { re_sample_29_address0 { O 3 vector } re_sample_29_ce0 { O 1 bit } re_sample_29_we0 { O 1 bit } re_sample_29_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_29'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 33 \
    name re_sample_30 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_30 \
    op interface \
    ports { re_sample_30_address0 { O 3 vector } re_sample_30_ce0 { O 1 bit } re_sample_30_we0 { O 1 bit } re_sample_30_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_30'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 34 \
    name re_sample_31 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_31 \
    op interface \
    ports { re_sample_31_address0 { O 3 vector } re_sample_31_ce0 { O 1 bit } re_sample_31_we0 { O 1 bit } re_sample_31_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_31'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 35 \
    name re_sample_32 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_32 \
    op interface \
    ports { re_sample_32_address0 { O 3 vector } re_sample_32_ce0 { O 1 bit } re_sample_32_we0 { O 1 bit } re_sample_32_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_32'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 36 \
    name re_sample_33 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_33 \
    op interface \
    ports { re_sample_33_address0 { O 3 vector } re_sample_33_ce0 { O 1 bit } re_sample_33_we0 { O 1 bit } re_sample_33_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_33'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 37 \
    name re_sample_34 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_34 \
    op interface \
    ports { re_sample_34_address0 { O 3 vector } re_sample_34_ce0 { O 1 bit } re_sample_34_we0 { O 1 bit } re_sample_34_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_34'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 38 \
    name re_sample_35 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_35 \
    op interface \
    ports { re_sample_35_address0 { O 3 vector } re_sample_35_ce0 { O 1 bit } re_sample_35_we0 { O 1 bit } re_sample_35_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_35'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 39 \
    name re_sample_36 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_36 \
    op interface \
    ports { re_sample_36_address0 { O 3 vector } re_sample_36_ce0 { O 1 bit } re_sample_36_we0 { O 1 bit } re_sample_36_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_36'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 40 \
    name re_sample_37 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_37 \
    op interface \
    ports { re_sample_37_address0 { O 3 vector } re_sample_37_ce0 { O 1 bit } re_sample_37_we0 { O 1 bit } re_sample_37_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_37'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 41 \
    name re_sample_38 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_38 \
    op interface \
    ports { re_sample_38_address0 { O 3 vector } re_sample_38_ce0 { O 1 bit } re_sample_38_we0 { O 1 bit } re_sample_38_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_38'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 42 \
    name re_sample_39 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_39 \
    op interface \
    ports { re_sample_39_address0 { O 3 vector } re_sample_39_ce0 { O 1 bit } re_sample_39_we0 { O 1 bit } re_sample_39_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_39'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 43 \
    name re_sample_40 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_40 \
    op interface \
    ports { re_sample_40_address0 { O 3 vector } re_sample_40_ce0 { O 1 bit } re_sample_40_we0 { O 1 bit } re_sample_40_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_40'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 44 \
    name re_sample_41 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_41 \
    op interface \
    ports { re_sample_41_address0 { O 3 vector } re_sample_41_ce0 { O 1 bit } re_sample_41_we0 { O 1 bit } re_sample_41_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_41'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 45 \
    name re_sample_42 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_42 \
    op interface \
    ports { re_sample_42_address0 { O 3 vector } re_sample_42_ce0 { O 1 bit } re_sample_42_we0 { O 1 bit } re_sample_42_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_42'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 46 \
    name re_sample_43 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_43 \
    op interface \
    ports { re_sample_43_address0 { O 3 vector } re_sample_43_ce0 { O 1 bit } re_sample_43_we0 { O 1 bit } re_sample_43_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_43'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 47 \
    name re_sample_44 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_44 \
    op interface \
    ports { re_sample_44_address0 { O 3 vector } re_sample_44_ce0 { O 1 bit } re_sample_44_we0 { O 1 bit } re_sample_44_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_44'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 48 \
    name re_sample_45 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_45 \
    op interface \
    ports { re_sample_45_address0 { O 3 vector } re_sample_45_ce0 { O 1 bit } re_sample_45_we0 { O 1 bit } re_sample_45_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_45'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 49 \
    name re_sample_46 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_46 \
    op interface \
    ports { re_sample_46_address0 { O 3 vector } re_sample_46_ce0 { O 1 bit } re_sample_46_we0 { O 1 bit } re_sample_46_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_46'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 50 \
    name re_sample_47 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_47 \
    op interface \
    ports { re_sample_47_address0 { O 3 vector } re_sample_47_ce0 { O 1 bit } re_sample_47_we0 { O 1 bit } re_sample_47_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_47'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 51 \
    name re_sample_48 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_48 \
    op interface \
    ports { re_sample_48_address0 { O 3 vector } re_sample_48_ce0 { O 1 bit } re_sample_48_we0 { O 1 bit } re_sample_48_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_48'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 52 \
    name re_sample_49 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_49 \
    op interface \
    ports { re_sample_49_address0 { O 3 vector } re_sample_49_ce0 { O 1 bit } re_sample_49_we0 { O 1 bit } re_sample_49_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_49'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 53 \
    name re_sample_50 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_50 \
    op interface \
    ports { re_sample_50_address0 { O 3 vector } re_sample_50_ce0 { O 1 bit } re_sample_50_we0 { O 1 bit } re_sample_50_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_50'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 54 \
    name re_sample_51 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_51 \
    op interface \
    ports { re_sample_51_address0 { O 3 vector } re_sample_51_ce0 { O 1 bit } re_sample_51_we0 { O 1 bit } re_sample_51_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_51'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 55 \
    name re_sample_52 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_52 \
    op interface \
    ports { re_sample_52_address0 { O 3 vector } re_sample_52_ce0 { O 1 bit } re_sample_52_we0 { O 1 bit } re_sample_52_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_52'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 56 \
    name re_sample_53 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_53 \
    op interface \
    ports { re_sample_53_address0 { O 3 vector } re_sample_53_ce0 { O 1 bit } re_sample_53_we0 { O 1 bit } re_sample_53_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_53'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 57 \
    name re_sample_54 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_54 \
    op interface \
    ports { re_sample_54_address0 { O 3 vector } re_sample_54_ce0 { O 1 bit } re_sample_54_we0 { O 1 bit } re_sample_54_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_54'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 58 \
    name re_sample_55 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_55 \
    op interface \
    ports { re_sample_55_address0 { O 3 vector } re_sample_55_ce0 { O 1 bit } re_sample_55_we0 { O 1 bit } re_sample_55_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_55'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 59 \
    name re_sample_56 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_56 \
    op interface \
    ports { re_sample_56_address0 { O 3 vector } re_sample_56_ce0 { O 1 bit } re_sample_56_we0 { O 1 bit } re_sample_56_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_56'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 60 \
    name re_sample_57 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_57 \
    op interface \
    ports { re_sample_57_address0 { O 3 vector } re_sample_57_ce0 { O 1 bit } re_sample_57_we0 { O 1 bit } re_sample_57_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_57'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 61 \
    name re_sample_58 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_58 \
    op interface \
    ports { re_sample_58_address0 { O 3 vector } re_sample_58_ce0 { O 1 bit } re_sample_58_we0 { O 1 bit } re_sample_58_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_58'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 62 \
    name re_sample_59 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_59 \
    op interface \
    ports { re_sample_59_address0 { O 3 vector } re_sample_59_ce0 { O 1 bit } re_sample_59_we0 { O 1 bit } re_sample_59_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_59'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 63 \
    name re_sample_60 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_60 \
    op interface \
    ports { re_sample_60_address0 { O 3 vector } re_sample_60_ce0 { O 1 bit } re_sample_60_we0 { O 1 bit } re_sample_60_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_60'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 64 \
    name re_sample_61 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_61 \
    op interface \
    ports { re_sample_61_address0 { O 3 vector } re_sample_61_ce0 { O 1 bit } re_sample_61_we0 { O 1 bit } re_sample_61_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_61'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 65 \
    name re_sample_62 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_62 \
    op interface \
    ports { re_sample_62_address0 { O 3 vector } re_sample_62_ce0 { O 1 bit } re_sample_62_we0 { O 1 bit } re_sample_62_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_62'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 66 \
    name re_sample_63 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_63 \
    op interface \
    ports { re_sample_63_address0 { O 3 vector } re_sample_63_ce0 { O 1 bit } re_sample_63_we0 { O 1 bit } re_sample_63_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_63'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 67 \
    name re_sample_64 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_64 \
    op interface \
    ports { re_sample_64_address0 { O 3 vector } re_sample_64_ce0 { O 1 bit } re_sample_64_we0 { O 1 bit } re_sample_64_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_64'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 68 \
    name re_sample_65 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_65 \
    op interface \
    ports { re_sample_65_address0 { O 3 vector } re_sample_65_ce0 { O 1 bit } re_sample_65_we0 { O 1 bit } re_sample_65_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_65'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 69 \
    name re_sample_66 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_66 \
    op interface \
    ports { re_sample_66_address0 { O 3 vector } re_sample_66_ce0 { O 1 bit } re_sample_66_we0 { O 1 bit } re_sample_66_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_66'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 70 \
    name re_sample_67 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_67 \
    op interface \
    ports { re_sample_67_address0 { O 3 vector } re_sample_67_ce0 { O 1 bit } re_sample_67_we0 { O 1 bit } re_sample_67_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_67'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 71 \
    name re_sample_68 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_68 \
    op interface \
    ports { re_sample_68_address0 { O 3 vector } re_sample_68_ce0 { O 1 bit } re_sample_68_we0 { O 1 bit } re_sample_68_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_68'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 72 \
    name re_sample_69 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_69 \
    op interface \
    ports { re_sample_69_address0 { O 3 vector } re_sample_69_ce0 { O 1 bit } re_sample_69_we0 { O 1 bit } re_sample_69_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_69'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 73 \
    name re_sample_70 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_70 \
    op interface \
    ports { re_sample_70_address0 { O 3 vector } re_sample_70_ce0 { O 1 bit } re_sample_70_we0 { O 1 bit } re_sample_70_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_70'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 74 \
    name re_sample_71 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_71 \
    op interface \
    ports { re_sample_71_address0 { O 3 vector } re_sample_71_ce0 { O 1 bit } re_sample_71_we0 { O 1 bit } re_sample_71_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_71'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 75 \
    name re_sample_72 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_72 \
    op interface \
    ports { re_sample_72_address0 { O 3 vector } re_sample_72_ce0 { O 1 bit } re_sample_72_we0 { O 1 bit } re_sample_72_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_72'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 76 \
    name re_sample_73 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_73 \
    op interface \
    ports { re_sample_73_address0 { O 3 vector } re_sample_73_ce0 { O 1 bit } re_sample_73_we0 { O 1 bit } re_sample_73_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_73'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 77 \
    name re_sample_74 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_74 \
    op interface \
    ports { re_sample_74_address0 { O 3 vector } re_sample_74_ce0 { O 1 bit } re_sample_74_we0 { O 1 bit } re_sample_74_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_74'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 78 \
    name re_sample_75 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_75 \
    op interface \
    ports { re_sample_75_address0 { O 3 vector } re_sample_75_ce0 { O 1 bit } re_sample_75_we0 { O 1 bit } re_sample_75_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_75'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 79 \
    name re_sample_76 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_76 \
    op interface \
    ports { re_sample_76_address0 { O 3 vector } re_sample_76_ce0 { O 1 bit } re_sample_76_we0 { O 1 bit } re_sample_76_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_76'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 80 \
    name re_sample_77 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_77 \
    op interface \
    ports { re_sample_77_address0 { O 3 vector } re_sample_77_ce0 { O 1 bit } re_sample_77_we0 { O 1 bit } re_sample_77_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_77'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 81 \
    name re_sample_78 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_78 \
    op interface \
    ports { re_sample_78_address0 { O 3 vector } re_sample_78_ce0 { O 1 bit } re_sample_78_we0 { O 1 bit } re_sample_78_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_78'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 82 \
    name re_sample_79 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_79 \
    op interface \
    ports { re_sample_79_address0 { O 3 vector } re_sample_79_ce0 { O 1 bit } re_sample_79_we0 { O 1 bit } re_sample_79_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_79'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 83 \
    name re_sample_80 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_80 \
    op interface \
    ports { re_sample_80_address0 { O 3 vector } re_sample_80_ce0 { O 1 bit } re_sample_80_we0 { O 1 bit } re_sample_80_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_80'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 84 \
    name re_sample_81 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_81 \
    op interface \
    ports { re_sample_81_address0 { O 3 vector } re_sample_81_ce0 { O 1 bit } re_sample_81_we0 { O 1 bit } re_sample_81_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_81'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 85 \
    name re_sample_82 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_82 \
    op interface \
    ports { re_sample_82_address0 { O 3 vector } re_sample_82_ce0 { O 1 bit } re_sample_82_we0 { O 1 bit } re_sample_82_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_82'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 86 \
    name re_sample_83 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_83 \
    op interface \
    ports { re_sample_83_address0 { O 3 vector } re_sample_83_ce0 { O 1 bit } re_sample_83_we0 { O 1 bit } re_sample_83_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_83'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 87 \
    name re_sample_84 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_84 \
    op interface \
    ports { re_sample_84_address0 { O 3 vector } re_sample_84_ce0 { O 1 bit } re_sample_84_we0 { O 1 bit } re_sample_84_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_84'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 88 \
    name re_sample_85 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_85 \
    op interface \
    ports { re_sample_85_address0 { O 3 vector } re_sample_85_ce0 { O 1 bit } re_sample_85_we0 { O 1 bit } re_sample_85_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_85'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 89 \
    name re_sample_86 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_86 \
    op interface \
    ports { re_sample_86_address0 { O 3 vector } re_sample_86_ce0 { O 1 bit } re_sample_86_we0 { O 1 bit } re_sample_86_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_86'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 90 \
    name re_sample_87 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_87 \
    op interface \
    ports { re_sample_87_address0 { O 3 vector } re_sample_87_ce0 { O 1 bit } re_sample_87_we0 { O 1 bit } re_sample_87_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_87'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 91 \
    name re_sample_88 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_88 \
    op interface \
    ports { re_sample_88_address0 { O 3 vector } re_sample_88_ce0 { O 1 bit } re_sample_88_we0 { O 1 bit } re_sample_88_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_88'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 92 \
    name re_sample_89 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_89 \
    op interface \
    ports { re_sample_89_address0 { O 3 vector } re_sample_89_ce0 { O 1 bit } re_sample_89_we0 { O 1 bit } re_sample_89_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_89'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 93 \
    name re_sample_90 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_90 \
    op interface \
    ports { re_sample_90_address0 { O 3 vector } re_sample_90_ce0 { O 1 bit } re_sample_90_we0 { O 1 bit } re_sample_90_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_90'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 94 \
    name re_sample_91 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_91 \
    op interface \
    ports { re_sample_91_address0 { O 3 vector } re_sample_91_ce0 { O 1 bit } re_sample_91_we0 { O 1 bit } re_sample_91_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_91'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 95 \
    name re_sample_92 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_92 \
    op interface \
    ports { re_sample_92_address0 { O 3 vector } re_sample_92_ce0 { O 1 bit } re_sample_92_we0 { O 1 bit } re_sample_92_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_92'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 96 \
    name re_sample_93 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_93 \
    op interface \
    ports { re_sample_93_address0 { O 3 vector } re_sample_93_ce0 { O 1 bit } re_sample_93_we0 { O 1 bit } re_sample_93_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_93'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 97 \
    name re_sample_94 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_94 \
    op interface \
    ports { re_sample_94_address0 { O 3 vector } re_sample_94_ce0 { O 1 bit } re_sample_94_we0 { O 1 bit } re_sample_94_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_94'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 98 \
    name re_sample_95 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_95 \
    op interface \
    ports { re_sample_95_address0 { O 3 vector } re_sample_95_ce0 { O 1 bit } re_sample_95_we0 { O 1 bit } re_sample_95_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_95'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 99 \
    name re_sample_96 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_96 \
    op interface \
    ports { re_sample_96_address0 { O 3 vector } re_sample_96_ce0 { O 1 bit } re_sample_96_we0 { O 1 bit } re_sample_96_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_96'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 100 \
    name re_sample_97 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_97 \
    op interface \
    ports { re_sample_97_address0 { O 3 vector } re_sample_97_ce0 { O 1 bit } re_sample_97_we0 { O 1 bit } re_sample_97_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_97'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 101 \
    name re_sample_98 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_98 \
    op interface \
    ports { re_sample_98_address0 { O 3 vector } re_sample_98_ce0 { O 1 bit } re_sample_98_we0 { O 1 bit } re_sample_98_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_98'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 102 \
    name re_sample_99 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_99 \
    op interface \
    ports { re_sample_99_address0 { O 3 vector } re_sample_99_ce0 { O 1 bit } re_sample_99_we0 { O 1 bit } re_sample_99_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_99'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 103 \
    name re_sample_100 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_100 \
    op interface \
    ports { re_sample_100_address0 { O 3 vector } re_sample_100_ce0 { O 1 bit } re_sample_100_we0 { O 1 bit } re_sample_100_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_100'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 104 \
    name re_sample_101 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_101 \
    op interface \
    ports { re_sample_101_address0 { O 3 vector } re_sample_101_ce0 { O 1 bit } re_sample_101_we0 { O 1 bit } re_sample_101_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_101'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 105 \
    name re_sample_102 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_102 \
    op interface \
    ports { re_sample_102_address0 { O 3 vector } re_sample_102_ce0 { O 1 bit } re_sample_102_we0 { O 1 bit } re_sample_102_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_102'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 106 \
    name re_sample_103 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_103 \
    op interface \
    ports { re_sample_103_address0 { O 3 vector } re_sample_103_ce0 { O 1 bit } re_sample_103_we0 { O 1 bit } re_sample_103_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_103'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 107 \
    name re_sample_104 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_104 \
    op interface \
    ports { re_sample_104_address0 { O 3 vector } re_sample_104_ce0 { O 1 bit } re_sample_104_we0 { O 1 bit } re_sample_104_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_104'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 108 \
    name re_sample_105 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_105 \
    op interface \
    ports { re_sample_105_address0 { O 3 vector } re_sample_105_ce0 { O 1 bit } re_sample_105_we0 { O 1 bit } re_sample_105_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_105'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 109 \
    name re_sample_106 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_106 \
    op interface \
    ports { re_sample_106_address0 { O 3 vector } re_sample_106_ce0 { O 1 bit } re_sample_106_we0 { O 1 bit } re_sample_106_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_106'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 110 \
    name re_sample_107 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_107 \
    op interface \
    ports { re_sample_107_address0 { O 3 vector } re_sample_107_ce0 { O 1 bit } re_sample_107_we0 { O 1 bit } re_sample_107_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_107'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 111 \
    name re_sample_108 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_108 \
    op interface \
    ports { re_sample_108_address0 { O 3 vector } re_sample_108_ce0 { O 1 bit } re_sample_108_we0 { O 1 bit } re_sample_108_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_108'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 112 \
    name re_sample_109 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_109 \
    op interface \
    ports { re_sample_109_address0 { O 3 vector } re_sample_109_ce0 { O 1 bit } re_sample_109_we0 { O 1 bit } re_sample_109_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_109'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 113 \
    name re_sample_110 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_110 \
    op interface \
    ports { re_sample_110_address0 { O 3 vector } re_sample_110_ce0 { O 1 bit } re_sample_110_we0 { O 1 bit } re_sample_110_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_110'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 114 \
    name re_sample_111 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_111 \
    op interface \
    ports { re_sample_111_address0 { O 3 vector } re_sample_111_ce0 { O 1 bit } re_sample_111_we0 { O 1 bit } re_sample_111_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_111'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 115 \
    name re_sample_112 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_112 \
    op interface \
    ports { re_sample_112_address0 { O 3 vector } re_sample_112_ce0 { O 1 bit } re_sample_112_we0 { O 1 bit } re_sample_112_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_112'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 116 \
    name re_sample_113 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_113 \
    op interface \
    ports { re_sample_113_address0 { O 3 vector } re_sample_113_ce0 { O 1 bit } re_sample_113_we0 { O 1 bit } re_sample_113_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_113'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 117 \
    name re_sample_114 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_114 \
    op interface \
    ports { re_sample_114_address0 { O 3 vector } re_sample_114_ce0 { O 1 bit } re_sample_114_we0 { O 1 bit } re_sample_114_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_114'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 118 \
    name re_sample_115 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_115 \
    op interface \
    ports { re_sample_115_address0 { O 3 vector } re_sample_115_ce0 { O 1 bit } re_sample_115_we0 { O 1 bit } re_sample_115_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_115'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 119 \
    name re_sample_116 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_116 \
    op interface \
    ports { re_sample_116_address0 { O 3 vector } re_sample_116_ce0 { O 1 bit } re_sample_116_we0 { O 1 bit } re_sample_116_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_116'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 120 \
    name re_sample_117 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_117 \
    op interface \
    ports { re_sample_117_address0 { O 3 vector } re_sample_117_ce0 { O 1 bit } re_sample_117_we0 { O 1 bit } re_sample_117_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_117'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 121 \
    name re_sample_118 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_118 \
    op interface \
    ports { re_sample_118_address0 { O 3 vector } re_sample_118_ce0 { O 1 bit } re_sample_118_we0 { O 1 bit } re_sample_118_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_118'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 122 \
    name re_sample_119 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_119 \
    op interface \
    ports { re_sample_119_address0 { O 3 vector } re_sample_119_ce0 { O 1 bit } re_sample_119_we0 { O 1 bit } re_sample_119_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_119'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 123 \
    name re_sample_120 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_120 \
    op interface \
    ports { re_sample_120_address0 { O 3 vector } re_sample_120_ce0 { O 1 bit } re_sample_120_we0 { O 1 bit } re_sample_120_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_120'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 124 \
    name re_sample_121 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_121 \
    op interface \
    ports { re_sample_121_address0 { O 3 vector } re_sample_121_ce0 { O 1 bit } re_sample_121_we0 { O 1 bit } re_sample_121_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_121'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 125 \
    name re_sample_122 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_122 \
    op interface \
    ports { re_sample_122_address0 { O 3 vector } re_sample_122_ce0 { O 1 bit } re_sample_122_we0 { O 1 bit } re_sample_122_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_122'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 126 \
    name re_sample_123 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_123 \
    op interface \
    ports { re_sample_123_address0 { O 3 vector } re_sample_123_ce0 { O 1 bit } re_sample_123_we0 { O 1 bit } re_sample_123_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_123'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 127 \
    name re_sample_124 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_124 \
    op interface \
    ports { re_sample_124_address0 { O 3 vector } re_sample_124_ce0 { O 1 bit } re_sample_124_we0 { O 1 bit } re_sample_124_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_124'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 128 \
    name re_sample_125 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_125 \
    op interface \
    ports { re_sample_125_address0 { O 3 vector } re_sample_125_ce0 { O 1 bit } re_sample_125_we0 { O 1 bit } re_sample_125_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_125'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 129 \
    name re_sample_126 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_126 \
    op interface \
    ports { re_sample_126_address0 { O 3 vector } re_sample_126_ce0 { O 1 bit } re_sample_126_we0 { O 1 bit } re_sample_126_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_126'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 130 \
    name re_sample_127 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename re_sample_127 \
    op interface \
    ports { re_sample_127_address0 { O 3 vector } re_sample_127_ce0 { O 1 bit } re_sample_127_we0 { O 1 bit } re_sample_127_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 're_sample_127'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1 \
    name input_re_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_re_r \
    op interface \
    ports { m_axi_input_re_r_AWVALID { O 1 bit } m_axi_input_re_r_AWREADY { I 1 bit } m_axi_input_re_r_AWADDR { O 64 vector } m_axi_input_re_r_AWID { O 1 vector } m_axi_input_re_r_AWLEN { O 32 vector } m_axi_input_re_r_AWSIZE { O 3 vector } m_axi_input_re_r_AWBURST { O 2 vector } m_axi_input_re_r_AWLOCK { O 2 vector } m_axi_input_re_r_AWCACHE { O 4 vector } m_axi_input_re_r_AWPROT { O 3 vector } m_axi_input_re_r_AWQOS { O 4 vector } m_axi_input_re_r_AWREGION { O 4 vector } m_axi_input_re_r_AWUSER { O 1 vector } m_axi_input_re_r_WVALID { O 1 bit } m_axi_input_re_r_WREADY { I 1 bit } m_axi_input_re_r_WDATA { O 32 vector } m_axi_input_re_r_WSTRB { O 4 vector } m_axi_input_re_r_WLAST { O 1 bit } m_axi_input_re_r_WID { O 1 vector } m_axi_input_re_r_WUSER { O 1 vector } m_axi_input_re_r_ARVALID { O 1 bit } m_axi_input_re_r_ARREADY { I 1 bit } m_axi_input_re_r_ARADDR { O 64 vector } m_axi_input_re_r_ARID { O 1 vector } m_axi_input_re_r_ARLEN { O 32 vector } m_axi_input_re_r_ARSIZE { O 3 vector } m_axi_input_re_r_ARBURST { O 2 vector } m_axi_input_re_r_ARLOCK { O 2 vector } m_axi_input_re_r_ARCACHE { O 4 vector } m_axi_input_re_r_ARPROT { O 3 vector } m_axi_input_re_r_ARQOS { O 4 vector } m_axi_input_re_r_ARREGION { O 4 vector } m_axi_input_re_r_ARUSER { O 1 vector } m_axi_input_re_r_RVALID { I 1 bit } m_axi_input_re_r_RREADY { O 1 bit } m_axi_input_re_r_RDATA { I 32 vector } m_axi_input_re_r_RLAST { I 1 bit } m_axi_input_re_r_RID { I 1 vector } m_axi_input_re_r_RUSER { I 1 vector } m_axi_input_re_r_RRESP { I 2 vector } m_axi_input_re_r_BVALID { I 1 bit } m_axi_input_re_r_BREADY { O 1 bit } m_axi_input_re_r_BRESP { I 2 vector } m_axi_input_re_r_BID { I 1 vector } m_axi_input_re_r_BUSER { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2 \
    name sext_ln35 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sext_ln35 \
    op interface \
    ports { sext_ln35 { I 62 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName dft_flow_control_loop_pipe_sequential_init_U
set CompName dft_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix dft_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


