Total verification running time: 00:01:06
Result: Proved

[P4 + P4LTL->Boogie]:
P4LTL parsing result: ([]((AP((meta.local_metadata.is_completed == 0)) ==> (([](AP((meta.local_metadata.is_completed == 0)))) || (AP((meta.local_metadata.is_completed == 0)) U AP((meta.local_metadata.out_port == meta.local_metadata.pkt_par)))))))

P4LTL parsing result: ([](AP((valid(hdr.dfsTag) && ((meta.local_metadata.out_port != 0) || (meta.local_metadata.pkt_par != 0))))))

//#LTLProperty:
 ([]((AP((_p4ltl_1 == true)) ==> (([](AP((_p4ltl_1 == true)))) || (AP((_p4ltl_1 == true)) U AP((_p4ltl_0 == true)))))))
//#LTLFairness:
 ([](AP((hdr.dfsTag.valid == true && ((_p4ltl_3 == true) || (_p4ltl_2 == true))))))
backend cpu time 0.004982 s
program cpu time 0.370974 s

[Boogie Line Num]
964 /home/p4ltl/Desktop/UP4LTL-linux/p4ltl_boogie.bpl

[Boogie->Verified Result]:
This is Ultimate 0.2.2-P4LTL-348d754-m
[2023-01-16 02:43:00,718 INFO  L177        SettingsManager]: Resetting all preferences to default values...
[2023-01-16 02:43:00,719 INFO  L181        SettingsManager]: Resetting UltimateCore preferences to default values
[2023-01-16 02:43:00,744 INFO  L184        SettingsManager]: Ultimate Commandline Interface provides no preferences, ignoring...
[2023-01-16 02:43:00,744 INFO  L181        SettingsManager]: Resetting Boogie Preprocessor preferences to default values
[2023-01-16 02:43:00,745 INFO  L181        SettingsManager]: Resetting Boogie Procedure Inliner preferences to default values
[2023-01-16 02:43:00,746 INFO  L181        SettingsManager]: Resetting Abstract Interpretation preferences to default values
[2023-01-16 02:43:00,747 INFO  L181        SettingsManager]: Resetting LassoRanker preferences to default values
[2023-01-16 02:43:00,749 INFO  L181        SettingsManager]: Resetting Reaching Definitions preferences to default values
[2023-01-16 02:43:00,749 INFO  L181        SettingsManager]: Resetting SyntaxChecker preferences to default values
[2023-01-16 02:43:00,750 INFO  L181        SettingsManager]: Resetting Sifa preferences to default values
[2023-01-16 02:43:00,751 INFO  L184        SettingsManager]: Büchi Program Product provides no preferences, ignoring...
[2023-01-16 02:43:00,751 INFO  L181        SettingsManager]: Resetting LTL2Aut preferences to default values
[2023-01-16 02:43:00,752 INFO  L181        SettingsManager]: Resetting PEA to Boogie preferences to default values
[2023-01-16 02:43:00,752 INFO  L181        SettingsManager]: Resetting BlockEncodingV2 preferences to default values
[2023-01-16 02:43:00,753 INFO  L181        SettingsManager]: Resetting ChcToBoogie preferences to default values
[2023-01-16 02:43:00,754 INFO  L181        SettingsManager]: Resetting AutomataScriptInterpreter preferences to default values
[2023-01-16 02:43:00,755 INFO  L181        SettingsManager]: Resetting BuchiAutomizer preferences to default values
[2023-01-16 02:43:00,756 INFO  L181        SettingsManager]: Resetting CACSL2BoogieTranslator preferences to default values
[2023-01-16 02:43:00,757 INFO  L181        SettingsManager]: Resetting CodeCheck preferences to default values
[2023-01-16 02:43:00,758 INFO  L181        SettingsManager]: Resetting InvariantSynthesis preferences to default values
[2023-01-16 02:43:00,759 INFO  L181        SettingsManager]: Resetting RCFGBuilder preferences to default values
[2023-01-16 02:43:00,760 INFO  L181        SettingsManager]: Resetting Referee preferences to default values
[2023-01-16 02:43:00,760 INFO  L181        SettingsManager]: Resetting TraceAbstraction preferences to default values
[2023-01-16 02:43:00,762 INFO  L184        SettingsManager]: TraceAbstractionConcurrent provides no preferences, ignoring...
[2023-01-16 02:43:00,762 INFO  L184        SettingsManager]: TraceAbstractionWithAFAs provides no preferences, ignoring...
[2023-01-16 02:43:00,762 INFO  L181        SettingsManager]: Resetting TreeAutomizer preferences to default values
[2023-01-16 02:43:00,763 INFO  L181        SettingsManager]: Resetting IcfgToChc preferences to default values
[2023-01-16 02:43:00,763 INFO  L181        SettingsManager]: Resetting IcfgTransformer preferences to default values
[2023-01-16 02:43:00,769 INFO  L184        SettingsManager]: ReqToTest provides no preferences, ignoring...
[2023-01-16 02:43:00,769 INFO  L181        SettingsManager]: Resetting ThufvLTL2Aut preferences to default values
[2023-01-16 02:43:00,770 INFO  L181        SettingsManager]: Resetting ThufvSpecLang preferences to default values
[2023-01-16 02:43:00,771 INFO  L181        SettingsManager]: Resetting Boogie Printer preferences to default values
[2023-01-16 02:43:00,772 INFO  L181        SettingsManager]: Resetting ChcSmtPrinter preferences to default values
[2023-01-16 02:43:00,772 INFO  L181        SettingsManager]: Resetting ReqPrinter preferences to default values
[2023-01-16 02:43:00,773 INFO  L181        SettingsManager]: Resetting Witness Printer preferences to default values
[2023-01-16 02:43:00,774 INFO  L184        SettingsManager]: Boogie PL CUP Parser provides no preferences, ignoring...
[2023-01-16 02:43:00,774 INFO  L181        SettingsManager]: Resetting CDTParser preferences to default values
[2023-01-16 02:43:00,774 INFO  L184        SettingsManager]: AutomataScriptParser provides no preferences, ignoring...
[2023-01-16 02:43:00,775 INFO  L184        SettingsManager]: ReqParser provides no preferences, ignoring...
[2023-01-16 02:43:00,775 INFO  L181        SettingsManager]: Resetting SmtParser preferences to default values
[2023-01-16 02:43:00,776 INFO  L181        SettingsManager]: Resetting Witness Parser preferences to default values
[2023-01-16 02:43:00,776 INFO  L188        SettingsManager]: Finished resetting all preferences to default values...
[2023-01-16 02:43:00,777 INFO  L101        SettingsManager]: Beginning loading settings from /home/p4ltl/Desktop/UP4LTL-linux/config/P4LTL.epf
[2023-01-16 02:43:00,784 INFO  L113        SettingsManager]: Loading preferences was successful
[2023-01-16 02:43:00,785 INFO  L115        SettingsManager]: Preferences different from defaults after loading the file:
[2023-01-16 02:43:00,785 INFO  L136        SettingsManager]: Preferences of LTL2Aut differ from their defaults:
[2023-01-16 02:43:00,786 INFO  L138        SettingsManager]:  * Read property from file=true
[2023-01-16 02:43:00,786 INFO  L136        SettingsManager]: Preferences of BlockEncodingV2 differ from their defaults:
[2023-01-16 02:43:00,786 INFO  L138        SettingsManager]:  * Minimize states using LBE with the strategy=NONE
[2023-01-16 02:43:00,786 INFO  L136        SettingsManager]: Preferences of BuchiAutomizer differ from their defaults:
[2023-01-16 02:43:00,786 INFO  L138        SettingsManager]:  * Compute Interpolants along a Counterexample=Craig_TreeInterpolation
[2023-01-16 02:43:00,786 INFO  L138        SettingsManager]:  * Use old map elimination=false
[2023-01-16 02:43:00,786 INFO  L138        SettingsManager]:  * Try twofold refinement=false
[2023-01-16 02:43:00,786 INFO  L136        SettingsManager]: Preferences of CACSL2BoogieTranslator differ from their defaults:
[2023-01-16 02:43:00,786 INFO  L138        SettingsManager]:  * Overapproximate operations on floating types=true
[2023-01-16 02:43:00,786 INFO  L138        SettingsManager]:  * Check division by zero=IGNORE
[2023-01-16 02:43:00,786 INFO  L138        SettingsManager]:  * Pointer to allocated memory at dereference=IGNORE
[2023-01-16 02:43:00,786 INFO  L138        SettingsManager]:  * If two pointers are subtracted or compared they have the same base address=IGNORE
[2023-01-16 02:43:00,787 INFO  L138        SettingsManager]:  * Check array bounds for arrays that are off heap=IGNORE
[2023-01-16 02:43:00,787 INFO  L138        SettingsManager]:  * Check if freed pointer was valid=false
[2023-01-16 02:43:00,787 INFO  L138        SettingsManager]:  * Pointer base address is valid at dereference=IGNORE
[2023-01-16 02:43:00,787 INFO  L136        SettingsManager]: Preferences of RCFGBuilder differ from their defaults:
[2023-01-16 02:43:00,787 INFO  L138        SettingsManager]:  * Size of a code block=SingleStatement
[2023-01-16 02:43:00,787 INFO  L138        SettingsManager]:  * SMT solver=Internal_SMTInterpol
[2023-01-16 02:43:00,787 INFO  L138        SettingsManager]:  * Remove assume true statements=false
[2023-01-16 02:43:00,787 INFO  L136        SettingsManager]: Preferences of TraceAbstraction differ from their defaults:
[2023-01-16 02:43:00,787 INFO  L138        SettingsManager]:  * Compute Interpolants along a Counterexample=FPandBP
[2023-01-16 02:43:00,787 INFO  L138        SettingsManager]:  * Trace refinement strategy=CAMEL
[2023-01-16 02:43:00,787 INFO  L138        SettingsManager]:  * Command for external solver=z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in
[2023-01-16 02:43:00,787 INFO  L138        SettingsManager]:  * SMT solver=External_ModelsAndUnsatCoreMode
[2023-01-16 02:43:00,788 INFO  L136        SettingsManager]: Preferences of Boogie Printer differ from their defaults:
[2023-01-16 02:43:00,788 INFO  L138        SettingsManager]:  * Dump path:=C:\Users\Greenie\Desktop\Project\P4LTL\trunk\examples\P4LTL
WARNING: An illegal reflective access operation has occurred
WARNING: Illegal reflective access by com.sun.xml.bind.v2.runtime.reflect.opt.Injector$1 (file:/home/p4ltl/Desktop/UP4LTL-linux/plugins/com.sun.xml.bind_2.2.0.v201505121915.jar) to method java.lang.ClassLoader.defineClass(java.lang.String,byte[],int,int)
WARNING: Please consider reporting this to the maintainers of com.sun.xml.bind.v2.runtime.reflect.opt.Injector$1
WARNING: Use --illegal-access=warn to enable warnings of further illegal reflective access operations
WARNING: All illegal access operations will be denied in a future release
[2023-01-16 02:43:00,964 INFO  L75    nceAwareModelManager]: Repository-Root is: /tmp
[2023-01-16 02:43:00,980 INFO  L261   ainManager$Toolchain]: [Toolchain 1]: Applicable parser(s) successfully (re)initialized
[2023-01-16 02:43:00,982 INFO  L217   ainManager$Toolchain]: [Toolchain 1]: Toolchain selected.
[2023-01-16 02:43:00,982 INFO  L271        PluginConnector]: Initializing Boogie PL CUP Parser...
[2023-01-16 02:43:00,984 INFO  L275        PluginConnector]: Boogie PL CUP Parser initialized
[2023-01-16 02:43:00,984 INFO  L432   ainManager$Toolchain]: [Toolchain 1]: Parsing single file: /home/p4ltl/Desktop/UP4LTL-linux/p4ltl_boogie.bpl
[2023-01-16 02:43:00,985 INFO  L110           BoogieParser]: Parsing: '/home/p4ltl/Desktop/UP4LTL-linux/p4ltl_boogie.bpl'
[2023-01-16 02:43:01,019 INFO  L299   ainManager$Toolchain]: ####################### [Toolchain 1] #######################
[2023-01-16 02:43:01,020 INFO  L131        ToolchainWalker]: Walking toolchain with 7 elements.
[2023-01-16 02:43:01,021 INFO  L113        PluginConnector]: ------------------------Boogie Preprocessor----------------------------
[2023-01-16 02:43:01,021 INFO  L271        PluginConnector]: Initializing Boogie Preprocessor...
[2023-01-16 02:43:01,021 INFO  L275        PluginConnector]: Boogie Preprocessor initialized
[2023-01-16 02:43:01,037 INFO  L185        PluginConnector]: Executing the observer EnsureBoogieModelObserver from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 02:43:01" (1/1) ...
[2023-01-16 02:43:01,038 INFO  L185        PluginConnector]: Executing the observer TypeChecker from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 02:43:01" (1/1) ...
[2023-01-16 02:43:01,050 INFO  L185        PluginConnector]: Executing the observer ConstExpander from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 02:43:01" (1/1) ...
[2023-01-16 02:43:01,051 INFO  L185        PluginConnector]: Executing the observer StructExpander from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 02:43:01" (1/1) ...
[2023-01-16 02:43:01,060 INFO  L185        PluginConnector]: Executing the observer UnstructureCode from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 02:43:01" (1/1) ...
[2023-01-16 02:43:01,063 INFO  L185        PluginConnector]: Executing the observer FunctionInliner from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 02:43:01" (1/1) ...
[2023-01-16 02:43:01,069 INFO  L185        PluginConnector]: Executing the observer BoogieSymbolTableConstructor from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 02:43:01" (1/1) ...
[2023-01-16 02:43:01,071 INFO  L132        PluginConnector]: ------------------------ END Boogie Preprocessor----------------------------
[2023-01-16 02:43:01,072 INFO  L113        PluginConnector]: ------------------------ThufvSpecLang----------------------------
[2023-01-16 02:43:01,072 INFO  L271        PluginConnector]: Initializing ThufvSpecLang...
[2023-01-16 02:43:01,074 INFO  L275        PluginConnector]: ThufvSpecLang initialized
[2023-01-16 02:43:01,078 INFO  L185        PluginConnector]: Executing the observer ThufvSpecLangObserver from plugin ThufvSpecLang for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 02:43:01" (1/1) ...
[2023-01-16 02:43:01,082 INFO  L184   hufvSpecLangObserver]: P4LTL Spec is: ([]((AP((_p4ltl_1 == true)) ==> (([](AP((_p4ltl_1 == true)))) || (AP((_p4ltl_1 == true)) U AP((_p4ltl_0 == true)))))))
[2023-01-16 02:43:01,082 INFO  L312   hufvSpecLangObserver]: translating P4LTL formula: ([]((AP((_p4ltl_1 == true)) ==> (([](AP((_p4ltl_1 == true)))) || (AP((_p4ltl_1 == true)) U AP((_p4ltl_0 == true)))))))
[2023-01-16 02:43:01,082 INFO  L331   hufvSpecLangObserver]: Starting to parse P4LTL Formula to AstNode: ([]((AP((_p4ltl_1 == true)) ==> (([](AP((_p4ltl_1 == true)))) || (AP((_p4ltl_1 == true)) U AP((_p4ltl_0 == true)))))))
Token: (
Token: []
Token: (
Token: (
Token: AP
Token: (
Token: (
Token: _p4ltl_1
Token: ==
Token: true
Token: )
Token: )
Token: ==>
Token: (
Token: (
Token: []
Token: (
Token: AP
Token: (
Token: (
Token: _p4ltl_1
Token: ==
Token: true
Token: )
Token: )
Token: )
Token: )
Token: ||
Token: (
Token: AP
Token: (
Token: (
Token: _p4ltl_1
Token: ==
Token: true
Token: )
Token: )
Token: U
Token: AP
Token: (
Token: (
Token: _p4ltl_0
Token: ==
Token: true
Token: )
Token: )
Token: )
Token: )
Token: )
Token: )
Token: )
Token: 
Token: 
[2023-01-16 02:43:01,090 INFO  L336   hufvSpecLangObserver]: Successfully lexed and parsed: ([]((AP((_p4ltl_1 == true)) ==> (([](AP((_p4ltl_1 == true)))) || (AP((_p4ltl_1 == true)) U AP((_p4ltl_0 == true)))))))
[2023-01-16 02:43:01,090 INFO  L316   hufvSpecLangObserver]: translated to regular LTL formula: ( [](( AP(_p4ltl_1==true) ==> ( ( [](AP(_p4ltl_1==true)) ) || ( AP(_p4ltl_1==true) U AP(_p4ltl_0==true) ) ) )) )
==== class: class ast.UnaryTemporalOperator
==== class: class ast.BinaryTemporalOperator
==== class: class ast.P4LTLAtomicProposition
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.BinaryTemporalOperator
==== class: class ast.UnaryTemporalOperator
==== class: class ast.P4LTLAtomicProposition
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.BinaryTemporalOperator
==== class: class ast.P4LTLAtomicProposition
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.P4LTLAtomicProposition
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
[2023-01-16 02:43:01,093 INFO  L218   hufvSpecLangObserver]: P4LTL Fairness Spec is: ([](AP((hdr.dfsTag.valid == true && ((_p4ltl_3 == true) || (_p4ltl_2 == true))))))
[2023-01-16 02:43:01,093 INFO  L312   hufvSpecLangObserver]: translating P4LTL formula: ([](AP((hdr.dfsTag.valid == true && ((_p4ltl_3 == true) || (_p4ltl_2 == true))))))
[2023-01-16 02:43:01,093 INFO  L331   hufvSpecLangObserver]: Starting to parse P4LTL Formula to AstNode: ([](AP((hdr.dfsTag.valid == true && ((_p4ltl_3 == true) || (_p4ltl_2 == true))))))
Token: (
Token: []
Token: (
Token: AP
Token: (
Token: (
Token: hdr.dfsTag.valid
Token: ==
Token: true
Token: &&
Token: (
Token: (
Token: _p4ltl_3
Token: ==
Token: true
Token: )
Token: ||
Token: (
Token: _p4ltl_2
Token: ==
Token: true
Token: )
Token: )
Token: )
Token: )
Token: )
Token: )
Token: 
Token: 
[2023-01-16 02:43:01,094 INFO  L336   hufvSpecLangObserver]: Successfully lexed and parsed: ([](AP((hdr.dfsTag.valid == true && ((_p4ltl_3 == true) || (_p4ltl_2 == true))))))
[2023-01-16 02:43:01,094 INFO  L316   hufvSpecLangObserver]: translated to regular LTL formula: ( [](AP(( hdr.dfsTag.valid==true && ( _p4ltl_3==true || _p4ltl_2==true ) ))) )
==== class: class ast.UnaryTemporalOperator
==== class: class ast.P4LTLAtomicProposition
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
[2023-01-16 02:43:01,096 INFO  L288   hufvSpecLangObserver]: File already exists and will be overwritten: /home/p4ltl/Desktop/UP4LTL-linux/__p4ltl_ast.json
[2023-01-16 02:43:01,096 INFO  L291   hufvSpecLangObserver]: Writing to file /home/p4ltl/Desktop/UP4LTL-linux/__p4ltl_ast.json
[2023-01-16 02:43:01,167 INFO  L202        PluginConnector]: Adding new model Hardcoded edu.tsinghua.ss.thufv.specLang AST 16.01 02:43:01 PropertyContainer
[2023-01-16 02:43:01,167 INFO  L132        PluginConnector]: ------------------------ END ThufvSpecLang----------------------------
[2023-01-16 02:43:01,169 INFO  L113        PluginConnector]: ------------------------RCFGBuilder----------------------------
[2023-01-16 02:43:01,169 INFO  L271        PluginConnector]: Initializing RCFGBuilder...
[2023-01-16 02:43:01,170 INFO  L275        PluginConnector]: RCFGBuilder initialized
[2023-01-16 02:43:01,176 INFO  L185        PluginConnector]: Executing the observer RCFGBuilderObserver from plugin RCFGBuilder for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 02:43:01" (1/2) ...
[2023-01-16 02:43:01,186 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 02:43:01,269 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_0 given in one single declaration
[2023-01-16 02:43:01,269 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_0
[2023-01-16 02:43:01,269 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_0
[2023-01-16 02:43:01,270 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_18 given in one single declaration
[2023-01-16 02:43:01,270 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_18
[2023-01-16 02:43:01,270 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_18
[2023-01-16 02:43:01,270 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_19 given in one single declaration
[2023-01-16 02:43:01,270 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_19
[2023-01-16 02:43:01,270 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_19
[2023-01-16 02:43:01,270 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_20 given in one single declaration
[2023-01-16 02:43:01,270 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_20
[2023-01-16 02:43:01,270 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_20
[2023-01-16 02:43:01,271 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_21 given in one single declaration
[2023-01-16 02:43:01,271 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_21
[2023-01-16 02:43:01,271 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_21
[2023-01-16 02:43:01,271 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_22 given in one single declaration
[2023-01-16 02:43:01,271 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_22
[2023-01-16 02:43:01,271 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_22
[2023-01-16 02:43:01,271 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_23 given in one single declaration
[2023-01-16 02:43:01,271 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_23
[2023-01-16 02:43:01,271 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_23
[2023-01-16 02:43:01,271 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_24 given in one single declaration
[2023-01-16 02:43:01,271 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_24
[2023-01-16 02:43:01,271 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_24
[2023-01-16 02:43:01,271 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_25 given in one single declaration
[2023-01-16 02:43:01,271 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_25
[2023-01-16 02:43:01,272 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_25
[2023-01-16 02:43:01,272 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_26 given in one single declaration
[2023-01-16 02:43:01,272 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_26
[2023-01-16 02:43:01,272 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_26
[2023-01-16 02:43:01,272 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_27 given in one single declaration
[2023-01-16 02:43:01,272 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_27
[2023-01-16 02:43:01,272 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_27
[2023-01-16 02:43:01,272 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_28 given in one single declaration
[2023-01-16 02:43:01,272 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_28
[2023-01-16 02:43:01,272 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_28
[2023-01-16 02:43:01,272 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_29 given in one single declaration
[2023-01-16 02:43:01,272 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_29
[2023-01-16 02:43:01,272 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_29
[2023-01-16 02:43:01,272 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_30 given in one single declaration
[2023-01-16 02:43:01,272 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_30
[2023-01-16 02:43:01,272 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_30
[2023-01-16 02:43:01,273 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_31 given in one single declaration
[2023-01-16 02:43:01,273 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_31
[2023-01-16 02:43:01,273 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_31
[2023-01-16 02:43:01,273 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_32 given in one single declaration
[2023-01-16 02:43:01,273 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_32
[2023-01-16 02:43:01,273 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_32
[2023-01-16 02:43:01,273 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_33 given in one single declaration
[2023-01-16 02:43:01,273 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_33
[2023-01-16 02:43:01,273 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_33
[2023-01-16 02:43:01,273 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure ULTIMATE.start given in one single declaration
[2023-01-16 02:43:01,273 INFO  L130     BoogieDeclarations]: Found specification of procedure ULTIMATE.start
[2023-01-16 02:43:01,273 INFO  L138     BoogieDeclarations]: Found implementation of procedure ULTIMATE.start
[2023-01-16 02:43:01,273 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _check_out_failed.apply given in one single declaration
[2023-01-16 02:43:01,273 INFO  L130     BoogieDeclarations]: Found specification of procedure _check_out_failed.apply
[2023-01-16 02:43:01,273 INFO  L138     BoogieDeclarations]: Found implementation of procedure _check_out_failed.apply
[2023-01-16 02:43:01,274 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _check_outport_status.apply given in one single declaration
[2023-01-16 02:43:01,274 INFO  L130     BoogieDeclarations]: Found specification of procedure _check_outport_status.apply
[2023-01-16 02:43:01,274 INFO  L138     BoogieDeclarations]: Found implementation of procedure _check_outport_status.apply
[2023-01-16 02:43:01,274 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _curr_eq_ingress.apply given in one single declaration
[2023-01-16 02:43:01,274 INFO  L130     BoogieDeclarations]: Found specification of procedure _curr_eq_ingress.apply
[2023-01-16 02:43:01,274 INFO  L138     BoogieDeclarations]: Found implementation of procedure _curr_eq_ingress.apply
[2023-01-16 02:43:01,274 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _curr_eq_zero.apply given in one single declaration
[2023-01-16 02:43:01,274 INFO  L130     BoogieDeclarations]: Found specification of procedure _curr_eq_zero.apply
[2023-01-16 02:43:01,274 INFO  L138     BoogieDeclarations]: Found implementation of procedure _curr_eq_zero.apply
[2023-01-16 02:43:01,274 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _hit_depth.apply given in one single declaration
[2023-01-16 02:43:01,274 INFO  L130     BoogieDeclarations]: Found specification of procedure _hit_depth.apply
[2023-01-16 02:43:01,274 INFO  L138     BoogieDeclarations]: Found implementation of procedure _hit_depth.apply
[2023-01-16 02:43:01,274 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _if_status.apply given in one single declaration
[2023-01-16 02:43:01,274 INFO  L130     BoogieDeclarations]: Found specification of procedure _if_status.apply
[2023-01-16 02:43:01,274 INFO  L138     BoogieDeclarations]: Found implementation of procedure _if_status.apply
[2023-01-16 02:43:01,275 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _jump_to_next.apply given in one single declaration
[2023-01-16 02:43:01,275 INFO  L130     BoogieDeclarations]: Found specification of procedure _jump_to_next.apply
[2023-01-16 02:43:01,275 INFO  L138     BoogieDeclarations]: Found implementation of procedure _jump_to_next.apply
[2023-01-16 02:43:01,275 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _next_outport_0 given in one single declaration
[2023-01-16 02:43:01,275 INFO  L130     BoogieDeclarations]: Found specification of procedure _next_outport_0
[2023-01-16 02:43:01,275 INFO  L138     BoogieDeclarations]: Found implementation of procedure _next_outport_0
[2023-01-16 02:43:01,275 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _out_eq_zero.apply given in one single declaration
[2023-01-16 02:43:01,275 INFO  L130     BoogieDeclarations]: Found specification of procedure _out_eq_zero.apply
[2023-01-16 02:43:01,275 INFO  L138     BoogieDeclarations]: Found implementation of procedure _out_eq_zero.apply
[2023-01-16 02:43:01,275 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _outport_to_parent_0 given in one single declaration
[2023-01-16 02:43:01,275 INFO  L130     BoogieDeclarations]: Found specification of procedure _outport_to_parent_0
[2023-01-16 02:43:01,275 INFO  L138     BoogieDeclarations]: Found implementation of procedure _outport_to_parent_0
[2023-01-16 02:43:01,276 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _parser_ParserImpl given in one single declaration
[2023-01-16 02:43:01,276 INFO  L130     BoogieDeclarations]: Found specification of procedure _parser_ParserImpl
[2023-01-16 02:43:01,276 INFO  L138     BoogieDeclarations]: Found implementation of procedure _parser_ParserImpl
[2023-01-16 02:43:01,276 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _send_on_parent_0 given in one single declaration
[2023-01-16 02:43:01,276 INFO  L130     BoogieDeclarations]: Found specification of procedure _send_on_parent_0
[2023-01-16 02:43:01,276 INFO  L138     BoogieDeclarations]: Found implementation of procedure _send_on_parent_0
[2023-01-16 02:43:01,276 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _send_to_parent_0 given in one single declaration
[2023-01-16 02:43:01,276 INFO  L130     BoogieDeclarations]: Found specification of procedure _send_to_parent_0
[2023-01-16 02:43:01,276 INFO  L138     BoogieDeclarations]: Found implementation of procedure _send_to_parent_0
[2023-01-16 02:43:01,276 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _set_egress_port.apply given in one single declaration
[2023-01-16 02:43:01,276 INFO  L130     BoogieDeclarations]: Found specification of procedure _set_egress_port.apply
[2023-01-16 02:43:01,276 INFO  L138     BoogieDeclarations]: Found implementation of procedure _set_egress_port.apply
[2023-01-16 02:43:01,276 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _set_if_status_0 given in one single declaration
[2023-01-16 02:43:01,276 INFO  L130     BoogieDeclarations]: Found specification of procedure _set_if_status_0
[2023-01-16 02:43:01,276 INFO  L138     BoogieDeclarations]: Found implementation of procedure _set_if_status_0
[2023-01-16 02:43:01,276 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _set_next_port_0 given in one single declaration
[2023-01-16 02:43:01,277 INFO  L130     BoogieDeclarations]: Found specification of procedure _set_next_port_0
[2023-01-16 02:43:01,277 INFO  L138     BoogieDeclarations]: Found implementation of procedure _set_next_port_0
[2023-01-16 02:43:01,277 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _set_parent_0 given in one single declaration
[2023-01-16 02:43:01,277 INFO  L130     BoogieDeclarations]: Found specification of procedure _set_parent_0
[2023-01-16 02:43:01,277 INFO  L138     BoogieDeclarations]: Found implementation of procedure _set_parent_0
[2023-01-16 02:43:01,277 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _set_parent_out.apply given in one single declaration
[2023-01-16 02:43:01,277 INFO  L130     BoogieDeclarations]: Found specification of procedure _set_parent_out.apply
[2023-01-16 02:43:01,277 INFO  L138     BoogieDeclarations]: Found implementation of procedure _set_parent_out.apply
[2023-01-16 02:43:01,277 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _skip_failures_0 given in one single declaration
[2023-01-16 02:43:01,277 INFO  L130     BoogieDeclarations]: Found specification of procedure _skip_failures_0
[2023-01-16 02:43:01,277 INFO  L138     BoogieDeclarations]: Found implementation of procedure _skip_failures_0
[2023-01-16 02:43:01,277 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _skip_parent_0 given in one single declaration
[2023-01-16 02:43:01,277 INFO  L130     BoogieDeclarations]: Found specification of procedure _skip_parent_0
[2023-01-16 02:43:01,277 INFO  L138     BoogieDeclarations]: Found implementation of procedure _skip_parent_0
[2023-01-16 02:43:01,277 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _start_from_one_0 given in one single declaration
[2023-01-16 02:43:01,277 INFO  L130     BoogieDeclarations]: Found specification of procedure _start_from_one_0
[2023-01-16 02:43:01,277 INFO  L138     BoogieDeclarations]: Found implementation of procedure _start_from_one_0
[2023-01-16 02:43:01,278 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _starting_port_meta_0 given in one single declaration
[2023-01-16 02:43:01,278 INFO  L130     BoogieDeclarations]: Found specification of procedure _starting_port_meta_0
[2023-01-16 02:43:01,278 INFO  L138     BoogieDeclarations]: Found implementation of procedure _starting_port_meta_0
[2023-01-16 02:43:01,278 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _to_parent.apply given in one single declaration
[2023-01-16 02:43:01,278 INFO  L130     BoogieDeclarations]: Found specification of procedure _to_parent.apply
[2023-01-16 02:43:01,278 INFO  L138     BoogieDeclarations]: Found implementation of procedure _to_parent.apply
[2023-01-16 02:43:01,278 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _try_next.apply given in one single declaration
[2023-01-16 02:43:01,278 INFO  L130     BoogieDeclarations]: Found specification of procedure _try_next.apply
[2023-01-16 02:43:01,278 INFO  L138     BoogieDeclarations]: Found implementation of procedure _try_next.apply
[2023-01-16 02:43:01,278 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _xor_outport_0 given in one single declaration
[2023-01-16 02:43:01,278 INFO  L130     BoogieDeclarations]: Found specification of procedure _xor_outport_0
[2023-01-16 02:43:01,278 INFO  L138     BoogieDeclarations]: Found implementation of procedure _xor_outport_0
[2023-01-16 02:43:01,278 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure accept given in one single declaration
[2023-01-16 02:43:01,278 INFO  L130     BoogieDeclarations]: Found specification of procedure accept
[2023-01-16 02:43:01,278 INFO  L138     BoogieDeclarations]: Found implementation of procedure accept
[2023-01-16 02:43:01,278 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure all_ports_status.write given in one single declaration
[2023-01-16 02:43:01,278 INFO  L130     BoogieDeclarations]: Found specification of procedure all_ports_status.write
[2023-01-16 02:43:01,279 INFO  L138     BoogieDeclarations]: Found implementation of procedure all_ports_status.write
[2023-01-16 02:43:01,279 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure computeChecksum given in one single declaration
[2023-01-16 02:43:01,279 INFO  L130     BoogieDeclarations]: Found specification of procedure computeChecksum
[2023-01-16 02:43:01,279 INFO  L138     BoogieDeclarations]: Found implementation of procedure computeChecksum
[2023-01-16 02:43:01,279 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure default_route_0.apply given in one single declaration
[2023-01-16 02:43:01,279 INFO  L130     BoogieDeclarations]: Found specification of procedure default_route_0.apply
[2023-01-16 02:43:01,279 INFO  L138     BoogieDeclarations]: Found implementation of procedure default_route_0.apply
[2023-01-16 02:43:01,279 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure egress given in one single declaration
[2023-01-16 02:43:01,279 INFO  L130     BoogieDeclarations]: Found specification of procedure egress
[2023-01-16 02:43:01,279 INFO  L138     BoogieDeclarations]: Found implementation of procedure egress
[2023-01-16 02:43:01,279 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure fwd given in one single declaration
[2023-01-16 02:43:01,279 INFO  L130     BoogieDeclarations]: Found specification of procedure fwd
[2023-01-16 02:43:01,279 INFO  L138     BoogieDeclarations]: Found implementation of procedure fwd
[2023-01-16 02:43:01,280 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure fwd_parent_0.apply given in one single declaration
[2023-01-16 02:43:01,280 INFO  L130     BoogieDeclarations]: Found specification of procedure fwd_parent_0.apply
[2023-01-16 02:43:01,280 INFO  L138     BoogieDeclarations]: Found implementation of procedure fwd_parent_0.apply
[2023-01-16 02:43:01,280 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure fwd_pkt_0.apply given in one single declaration
[2023-01-16 02:43:01,280 INFO  L130     BoogieDeclarations]: Found specification of procedure fwd_pkt_0.apply
[2023-01-16 02:43:01,280 INFO  L138     BoogieDeclarations]: Found implementation of procedure fwd_pkt_0.apply
[2023-01-16 02:43:01,280 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure havocProcedure given in one single declaration
[2023-01-16 02:43:01,280 INFO  L130     BoogieDeclarations]: Found specification of procedure havocProcedure
[2023-01-16 02:43:01,280 INFO  L138     BoogieDeclarations]: Found implementation of procedure havocProcedure
[2023-01-16 02:43:01,280 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure ingress given in one single declaration
[2023-01-16 02:43:01,280 INFO  L130     BoogieDeclarations]: Found specification of procedure ingress
[2023-01-16 02:43:01,280 INFO  L138     BoogieDeclarations]: Found implementation of procedure ingress
[2023-01-16 02:43:01,280 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure main given in one single declaration
[2023-01-16 02:43:01,280 INFO  L130     BoogieDeclarations]: Found specification of procedure main
[2023-01-16 02:43:01,280 INFO  L138     BoogieDeclarations]: Found implementation of procedure main
[2023-01-16 02:43:01,280 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure mainProcedure given in one single declaration
[2023-01-16 02:43:01,280 INFO  L130     BoogieDeclarations]: Found specification of procedure mainProcedure
[2023-01-16 02:43:01,280 INFO  L138     BoogieDeclarations]: Found implementation of procedure mainProcedure
[2023-01-16 02:43:01,281 INFO  L130     BoogieDeclarations]: Found specification of procedure mark_to_drop
[2023-01-16 02:43:01,281 INFO  L130     BoogieDeclarations]: Found specification of procedure reject
[2023-01-16 02:43:01,281 INFO  L130     BoogieDeclarations]: Found specification of procedure setInvalid
[2023-01-16 02:43:01,281 INFO  L130     BoogieDeclarations]: Found specification of procedure setValid
[2023-01-16 02:43:01,281 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure set_default_route given in one single declaration
[2023-01-16 02:43:01,281 INFO  L130     BoogieDeclarations]: Found specification of procedure set_default_route
[2023-01-16 02:43:01,281 INFO  L138     BoogieDeclarations]: Found implementation of procedure set_default_route
[2023-01-16 02:43:01,281 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure set_dfs_tags given in one single declaration
[2023-01-16 02:43:01,281 INFO  L130     BoogieDeclarations]: Found specification of procedure set_dfs_tags
[2023-01-16 02:43:01,281 INFO  L138     BoogieDeclarations]: Found implementation of procedure set_dfs_tags
[2023-01-16 02:43:01,281 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure set_out_meta given in one single declaration
[2023-01-16 02:43:01,281 INFO  L130     BoogieDeclarations]: Found specification of procedure set_out_meta
[2023-01-16 02:43:01,281 INFO  L138     BoogieDeclarations]: Found implementation of procedure set_out_meta
[2023-01-16 02:43:01,281 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure set_out_port_0.apply given in one single declaration
[2023-01-16 02:43:01,281 INFO  L130     BoogieDeclarations]: Found specification of procedure set_out_port_0.apply
[2023-01-16 02:43:01,281 INFO  L138     BoogieDeclarations]: Found implementation of procedure set_out_port_0.apply
[2023-01-16 02:43:01,281 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure start given in one single declaration
[2023-01-16 02:43:01,281 INFO  L130     BoogieDeclarations]: Found specification of procedure start
[2023-01-16 02:43:01,282 INFO  L138     BoogieDeclarations]: Found implementation of procedure start
[2023-01-16 02:43:01,282 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure start_dfs_0.apply given in one single declaration
[2023-01-16 02:43:01,282 INFO  L130     BoogieDeclarations]: Found specification of procedure start_dfs_0.apply
[2023-01-16 02:43:01,282 INFO  L138     BoogieDeclarations]: Found implementation of procedure start_dfs_0.apply
[2023-01-16 02:43:01,282 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure towards_parent given in one single declaration
[2023-01-16 02:43:01,282 INFO  L130     BoogieDeclarations]: Found specification of procedure towards_parent
[2023-01-16 02:43:01,282 INFO  L138     BoogieDeclarations]: Found implementation of procedure towards_parent
[2023-01-16 02:43:01,282 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure verifyChecksum given in one single declaration
[2023-01-16 02:43:01,282 INFO  L130     BoogieDeclarations]: Found specification of procedure verifyChecksum
[2023-01-16 02:43:01,282 INFO  L138     BoogieDeclarations]: Found implementation of procedure verifyChecksum
[2023-01-16 02:43:01,327 INFO  L234             CfgBuilder]: Building ICFG
[2023-01-16 02:43:01,329 INFO  L260             CfgBuilder]: Building CFG for each procedure with an implementation
[2023-01-16 02:43:01,599 INFO  L275             CfgBuilder]: Performing block encoding
[2023-01-16 02:43:01,613 INFO  L294             CfgBuilder]: Using the 1 location(s) as analysis (start of procedure ULTIMATE.start)
[2023-01-16 02:43:01,614 INFO  L299             CfgBuilder]: Removed 0 assume(true) statements.
[2023-01-16 02:43:01,616 INFO  L202        PluginConnector]: Adding new model p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 16.01 02:43:01 BoogieIcfgContainer
[2023-01-16 02:43:01,616 INFO  L185        PluginConnector]: Executing the observer RCFGBuilderObserver from plugin RCFGBuilder for "Hardcoded edu.tsinghua.ss.thufv.specLang AST 16.01 02:43:01" (2/2) ...
[2023-01-16 02:43:01,616 INFO  L82     RCFGBuilderObserver]: No WrapperNode. Let Ultimate process with next node
[2023-01-16 02:43:01,616 INFO  L205        PluginConnector]: Invalid model from RCFGBuilder for observer de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder.RCFGBuilderObserver@2b2dfaca and model type Hardcoded de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 16.01 02:43:01, skipping insertion in model container
[2023-01-16 02:43:01,616 INFO  L132        PluginConnector]: ------------------------ END RCFGBuilder----------------------------
[2023-01-16 02:43:01,617 INFO  L113        PluginConnector]: ------------------------ThufvLTL2Aut----------------------------
[2023-01-16 02:43:01,617 INFO  L271        PluginConnector]: Initializing ThufvLTL2Aut...
[2023-01-16 02:43:01,617 INFO  L275        PluginConnector]: ThufvLTL2Aut initialized
[2023-01-16 02:43:01,618 INFO  L185        PluginConnector]: Executing the observer ThufvLTL2AutObserver from plugin ThufvLTL2Aut for "Hardcoded edu.tsinghua.ss.thufv.specLang AST 16.01 02:43:01" (2/3) ...
[2023-01-16 02:43:01,618 INFO  L119   ThufvLTL2AutObserver]: Checking fairness + property: !(( [](AP(( hdr.dfsTag.valid==true && ( _p4ltl_3==true || _p4ltl_2==true ) ))) )) || ( ( [](( AP(_p4ltl_1==true) ==> ( ( [](AP(_p4ltl_1==true)) ) || ( AP(_p4ltl_1==true) U AP(_p4ltl_0==true) ) ) )) ))
[2023-01-16 02:43:01,624 INFO  L189       MonitoredProcess]: No working directory specified, using /home/p4ltl/Desktop/UP4LTL-linux/ltl2ba
[2023-01-16 02:43:01,638 INFO  L229       MonitoredProcess]: Starting monitored process 1 with /home/p4ltl/Desktop/UP4LTL-linux/ltl2ba -f ! ( ! ( ( [] ( a ) ) ) || ( ( [] ( ( b -> ( ( [] ( b ) ) || ( b U c ) ) ) ) ) ) )  (exit command is null, workingDir is null)
[2023-01-16 02:43:01,640 INFO  L552       MonitoredProcess]: [MP /home/p4ltl/Desktop/UP4LTL-linux/ltl2ba -f ! ( ! ( ( [] ( a ) ) ) || ( ( [] ( ( b -> ( ( [] ( b ) ) || ( b U c ) ) ) ) ) ) )  (1)] Ended with exit code 0
[2023-01-16 02:43:01,654 INFO  L133   ThufvLTL2AutObserver]: LTL Property is: !(( []((hdr.dfsTag.valid == true && (_p4ltl_3 == true || _p4ltl_2 == true))) )) || ( ( [](( (_p4ltl_1 == true) ==> ( ( []((_p4ltl_1 == true)) ) || ( (_p4ltl_1 == true) U (_p4ltl_0 == true) ) ) )) ))
[2023-01-16 02:43:01,654 INFO  L202        PluginConnector]: Adding new model Hardcoded edu.tsinghua.ss.thufv.ltl2aut AST 16.01 02:43:01 NWAContainer
[2023-01-16 02:43:01,654 INFO  L132        PluginConnector]: ------------------------ END ThufvLTL2Aut----------------------------
[2023-01-16 02:43:01,655 INFO  L113        PluginConnector]: ------------------------Büchi Program Product----------------------------
[2023-01-16 02:43:01,655 INFO  L271        PluginConnector]: Initializing Büchi Program Product...
[2023-01-16 02:43:01,656 INFO  L275        PluginConnector]: Büchi Program Product initialized
[2023-01-16 02:43:01,656 INFO  L185        PluginConnector]: Executing the observer BuchiProductObserver from plugin Büchi Program Product for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 16.01 02:43:01" (3/4) ...
[2023-01-16 02:43:01,657 INFO  L205        PluginConnector]: Invalid model from Büchi Program Product for observer de.uni_freiburg.informatik.ultimate.buchiprogramproduct.BuchiProductObserver@5881b711 and model type LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 16.01 02:43:01, skipping insertion in model container
[2023-01-16 02:43:01,657 INFO  L185        PluginConnector]: Executing the observer BuchiProductObserver from plugin Büchi Program Product for "Hardcoded edu.tsinghua.ss.thufv.ltl2aut AST 16.01 02:43:01" (4/4) ...
[2023-01-16 02:43:01,659 INFO  L104   BuchiProductObserver]: Initial property automaton 3 locations, 5 edges
[2023-01-16 02:43:01,661 INFO  L110   BuchiProductObserver]: Initial RCFG 358 locations, 468 edges
[2023-01-16 02:43:01,661 INFO  L93    BuchiProductObserver]: Beginning generation of product automaton
[2023-01-16 02:43:01,663 INFO  L170       ProductGenerator]: ----- Annotating TransactionInfo ...
[2023-01-16 02:43:01,663 INFO  L189       ProductGenerator]: +++++ Call method name: mainProcedure
[2023-01-16 02:43:01,663 INFO  L189       ProductGenerator]: +++++ Call method name: main
[2023-01-16 02:43:01,663 INFO  L192       ProductGenerator]: ----- Handling transaction edge from mainEXIT to L876-1
[2023-01-16 02:43:01,663 INFO  L189       ProductGenerator]: +++++ Call method name: _start_from_one_0
[2023-01-16 02:43:01,664 INFO  L189       ProductGenerator]: +++++ Call method name: set_out_port_0.apply
[2023-01-16 02:43:01,664 INFO  L189       ProductGenerator]: +++++ Call method name: fwd_pkt_0.apply
[2023-01-16 02:43:01,664 INFO  L189       ProductGenerator]: +++++ Call method name: _set_next_port_0
[2023-01-16 02:43:01,664 INFO  L189       ProductGenerator]: +++++ Call method name: _skip_failures_0
[2023-01-16 02:43:01,664 INFO  L189       ProductGenerator]: +++++ Call method name: _check_out_failed.apply
[2023-01-16 02:43:01,664 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_18
[2023-01-16 02:43:01,664 INFO  L189       ProductGenerator]: +++++ Call method name: _to_parent.apply
[2023-01-16 02:43:01,664 INFO  L189       ProductGenerator]: +++++ Call method name: default_route_0.apply
[2023-01-16 02:43:01,664 INFO  L189       ProductGenerator]: +++++ Call method name: _out_eq_zero.apply
[2023-01-16 02:43:01,664 INFO  L189       ProductGenerator]: +++++ Call method name: _set_parent_0
[2023-01-16 02:43:01,664 INFO  L189       ProductGenerator]: +++++ Call method name: _curr_eq_ingress.apply
[2023-01-16 02:43:01,664 INFO  L189       ProductGenerator]: +++++ Call method name: _jump_to_next.apply
[2023-01-16 02:43:01,664 INFO  L189       ProductGenerator]: +++++ Call method name: accept
[2023-01-16 02:43:01,664 INFO  L189       ProductGenerator]: +++++ Call method name: _curr_eq_zero.apply
[2023-01-16 02:43:01,664 INFO  L189       ProductGenerator]: +++++ Call method name: ingress
[2023-01-16 02:43:01,664 INFO  L189       ProductGenerator]: +++++ Call method name: _parser_ParserImpl
[2023-01-16 02:43:01,664 INFO  L189       ProductGenerator]: +++++ Call method name: fwd
[2023-01-16 02:43:01,664 INFO  L189       ProductGenerator]: +++++ Call method name: _send_to_parent_0
[2023-01-16 02:43:01,664 INFO  L189       ProductGenerator]: +++++ Call method name: set_dfs_tags
[2023-01-16 02:43:01,665 INFO  L189       ProductGenerator]: +++++ Call method name: _check_outport_status.apply
[2023-01-16 02:43:01,665 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_19
[2023-01-16 02:43:01,665 INFO  L189       ProductGenerator]: +++++ Call method name: verifyChecksum
[2023-01-16 02:43:01,665 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_24
[2023-01-16 02:43:01,665 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_25
[2023-01-16 02:43:01,665 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_22
[2023-01-16 02:43:01,665 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_23
[2023-01-16 02:43:01,665 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_28
[2023-01-16 02:43:01,665 INFO  L189       ProductGenerator]: +++++ Call method name: _try_next.apply
[2023-01-16 02:43:01,665 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_29
[2023-01-16 02:43:01,665 INFO  L189       ProductGenerator]: +++++ Call method name: _set_egress_port.apply
[2023-01-16 02:43:01,665 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_26
[2023-01-16 02:43:01,665 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_0
[2023-01-16 02:43:01,665 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_27
[2023-01-16 02:43:01,665 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_20
[2023-01-16 02:43:01,665 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_21
[2023-01-16 02:43:01,665 INFO  L189       ProductGenerator]: +++++ Call method name: egress
[2023-01-16 02:43:01,665 INFO  L189       ProductGenerator]: +++++ Call method name: towards_parent
[2023-01-16 02:43:01,666 INFO  L189       ProductGenerator]: +++++ Call method name: _send_on_parent_0
[2023-01-16 02:43:01,666 INFO  L189       ProductGenerator]: +++++ Call method name: set_default_route
[2023-01-16 02:43:01,666 INFO  L189       ProductGenerator]: +++++ Call method name: computeChecksum
[2023-01-16 02:43:01,666 INFO  L189       ProductGenerator]: +++++ Call method name: _skip_parent_0
[2023-01-16 02:43:01,666 INFO  L189       ProductGenerator]: +++++ Call method name: _if_status.apply
[2023-01-16 02:43:01,666 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_33
[2023-01-16 02:43:01,666 INFO  L189       ProductGenerator]: +++++ Call method name: _set_if_status_0
[2023-01-16 02:43:01,666 INFO  L189       ProductGenerator]: +++++ Call method name: start
[2023-01-16 02:43:01,666 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_31
[2023-01-16 02:43:01,666 INFO  L189       ProductGenerator]: +++++ Call method name: _xor_outport_0
[2023-01-16 02:43:01,666 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_32
[2023-01-16 02:43:01,666 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_30
[2023-01-16 02:43:01,666 INFO  L189       ProductGenerator]: +++++ Call method name: _starting_port_meta_0
[2023-01-16 02:43:01,666 INFO  L189       ProductGenerator]: +++++ Call method name: _outport_to_parent_0
[2023-01-16 02:43:01,666 INFO  L189       ProductGenerator]: +++++ Call method name: fwd_parent_0.apply
[2023-01-16 02:43:01,667 INFO  L189       ProductGenerator]: +++++ Call method name: start_dfs_0.apply
[2023-01-16 02:43:01,667 INFO  L189       ProductGenerator]: +++++ Call method name: _set_parent_out.apply
[2023-01-16 02:43:01,667 INFO  L189       ProductGenerator]: +++++ Call method name: _next_outport_0
[2023-01-16 02:43:01,667 INFO  L189       ProductGenerator]: +++++ Call method name: _hit_depth.apply
[2023-01-16 02:43:01,667 INFO  L189       ProductGenerator]: +++++ Call method name: set_out_meta
[2023-01-16 02:43:01,667 INFO  L189       ProductGenerator]: +++++ Call method name: havocProcedure
[2023-01-16 02:43:01,670 INFO  L244       ProductGenerator]: Creating Product States...
[2023-01-16 02:43:01,671 INFO  L277       ProductGenerator]: ==== location: L547
[2023-01-16 02:43:01,671 INFO  L277       ProductGenerator]: ==== location: _to_parent.applyEXIT
[2023-01-16 02:43:01,671 INFO  L277       ProductGenerator]: ==== location: _set_next_port_0FINAL
[2023-01-16 02:43:01,671 INFO  L277       ProductGenerator]: ==== location: _out_eq_zero.applyEXIT
[2023-01-16 02:43:01,671 INFO  L277       ProductGenerator]: ==== location: L824-1
[2023-01-16 02:43:01,671 INFO  L277       ProductGenerator]: ==== location: L698
[2023-01-16 02:43:01,671 INFO  L277       ProductGenerator]: ==== location: towards_parentEXIT
[2023-01-16 02:43:01,671 INFO  L277       ProductGenerator]: ==== location: L737
[2023-01-16 02:43:01,671 INFO  L277       ProductGenerator]: ==== location: _set_egress_port.applyENTRY
[2023-01-16 02:43:01,671 INFO  L277       ProductGenerator]: ==== location: L841
[2023-01-16 02:43:01,671 INFO  L277       ProductGenerator]: ==== location: havocProcedureEXIT
[2023-01-16 02:43:01,671 INFO  L277       ProductGenerator]: ==== location: _set_if_status_0EXIT
[2023-01-16 02:43:01,671 INFO  L277       ProductGenerator]: ==== location: NoAction_20EXIT
[2023-01-16 02:43:01,672 INFO  L277       ProductGenerator]: ==== location: L712-1
[2023-01-16 02:43:01,672 INFO  L277       ProductGenerator]: ==== location: L834-1
[2023-01-16 02:43:01,672 INFO  L277       ProductGenerator]: ==== location: _try_next.applyEXIT
[2023-01-16 02:43:01,672 INFO  L277       ProductGenerator]: ==== location: NoAction_29FINAL
[2023-01-16 02:43:01,672 INFO  L277       ProductGenerator]: ==== location: set_default_routeENTRY
[2023-01-16 02:43:01,672 INFO  L277       ProductGenerator]: ==== location: L712
[2023-01-16 02:43:01,672 INFO  L277       ProductGenerator]: ==== location: L725
[2023-01-16 02:43:01,672 INFO  L277       ProductGenerator]: ==== location: _skip_failures_0ENTRY
[2023-01-16 02:43:01,672 INFO  L277       ProductGenerator]: ==== location: _next_outport_0FINAL
[2023-01-16 02:43:01,672 INFO  L277       ProductGenerator]: ==== location: _send_to_parent_0EXIT
[2023-01-16 02:43:01,672 INFO  L277       ProductGenerator]: ==== location: L781
[2023-01-16 02:43:01,672 INFO  L277       ProductGenerator]: ==== location: L730
[2023-01-16 02:43:01,672 INFO  L277       ProductGenerator]: ==== location: egressFINAL
[2023-01-16 02:43:01,672 INFO  L277       ProductGenerator]: ==== location: L615
[2023-01-16 02:43:01,672 INFO  L277       ProductGenerator]: ==== location: L825
[2023-01-16 02:43:01,672 INFO  L277       ProductGenerator]: ==== location: _starting_port_meta_0EXIT
[2023-01-16 02:43:01,672 INFO  L277       ProductGenerator]: ==== location: _set_if_status_0ENTRY
[2023-01-16 02:43:01,672 INFO  L277       ProductGenerator]: ==== location: L920
[2023-01-16 02:43:01,673 INFO  L277       ProductGenerator]: ==== location: L473
[2023-01-16 02:43:01,673 INFO  L277       ProductGenerator]: ==== location: L749
[2023-01-16 02:43:01,673 INFO  L277       ProductGenerator]: ==== location: L829
[2023-01-16 02:43:01,673 INFO  L277       ProductGenerator]: ==== location: mainProcedureFINAL
[2023-01-16 02:43:01,673 INFO  L277       ProductGenerator]: ==== location: L713
[2023-01-16 02:43:01,673 INFO  L277       ProductGenerator]: ==== location: L747
[2023-01-16 02:43:01,673 INFO  L277       ProductGenerator]: ==== location: L473-1
[2023-01-16 02:43:01,673 INFO  L277       ProductGenerator]: ==== location: mainProcedureEXIT
[2023-01-16 02:43:01,673 INFO  L277       ProductGenerator]: ==== location: NoAction_29EXIT
[2023-01-16 02:43:01,673 INFO  L277       ProductGenerator]: ==== location: L741
[2023-01-16 02:43:01,673 INFO  L277       ProductGenerator]: ==== location: L672
[2023-01-16 02:43:01,673 INFO  L277       ProductGenerator]: ==== location: computeChecksumEXIT
[2023-01-16 02:43:01,673 INFO  L277       ProductGenerator]: ==== location: L811-1
[2023-01-16 02:43:01,673 INFO  L277       ProductGenerator]: ==== location: _to_parent.applyENTRY
[2023-01-16 02:43:01,673 INFO  L277       ProductGenerator]: ==== location: L635
[2023-01-16 02:43:01,673 INFO  L277       ProductGenerator]: ==== location: L736
[2023-01-16 02:43:01,673 INFO  L277       ProductGenerator]: ==== location: _skip_parent_0ENTRY
[2023-01-16 02:43:01,673 INFO  L277       ProductGenerator]: ==== location: towards_parentFINAL
[2023-01-16 02:43:01,673 INFO  L277       ProductGenerator]: ==== location: _out_eq_zero.applyENTRY
[2023-01-16 02:43:01,674 INFO  L277       ProductGenerator]: ==== location: L413
[2023-01-16 02:43:01,674 INFO  L277       ProductGenerator]: ==== location: NoAction_33FINAL
[2023-01-16 02:43:01,674 INFO  L277       ProductGenerator]: ==== location: L861
[2023-01-16 02:43:01,674 INFO  L277       ProductGenerator]: ==== location: start_dfs_0.applyENTRY
[2023-01-16 02:43:01,674 INFO  L277       ProductGenerator]: ==== location: L623
[2023-01-16 02:43:01,674 INFO  L277       ProductGenerator]: ==== location: L461
[2023-01-16 02:43:01,674 INFO  L277       ProductGenerator]: ==== location: _start_from_one_0EXIT
[2023-01-16 02:43:01,674 INFO  L277       ProductGenerator]: ==== location: L537
[2023-01-16 02:43:01,674 INFO  L277       ProductGenerator]: ==== location: _set_parent_out.applyEXIT
[2023-01-16 02:43:01,674 INFO  L277       ProductGenerator]: ==== location: L673
[2023-01-16 02:43:01,674 INFO  L277       ProductGenerator]: ==== location: L425-1
[2023-01-16 02:43:01,674 INFO  L277       ProductGenerator]: ==== location: start_dfs_0.applyEXIT
[2023-01-16 02:43:01,674 INFO  L277       ProductGenerator]: ==== location: L762
[2023-01-16 02:43:01,674 INFO  L277       ProductGenerator]: ==== location: L923
[2023-01-16 02:43:01,674 INFO  L277       ProductGenerator]: ==== location: L784
[2023-01-16 02:43:01,674 INFO  L277       ProductGenerator]: ==== location: L850-1
[2023-01-16 02:43:01,674 INFO  L277       ProductGenerator]: ==== location: L933
[2023-01-16 02:43:01,674 INFO  L277       ProductGenerator]: ==== location: L956
[2023-01-16 02:43:01,675 INFO  L277       ProductGenerator]: ==== location: NoAction_18EXIT
[2023-01-16 02:43:01,675 INFO  L277       ProductGenerator]: ==== location: L958
[2023-01-16 02:43:01,675 INFO  L277       ProductGenerator]: ==== location: _check_outport_status.applyEXIT
[2023-01-16 02:43:01,675 INFO  L277       ProductGenerator]: ==== location: _skip_failures_0FINAL
[2023-01-16 02:43:01,675 INFO  L277       ProductGenerator]: ==== location: _outport_to_parent_0ENTRY
[2023-01-16 02:43:01,675 INFO  L277       ProductGenerator]: ==== location: L710
[2023-01-16 02:43:01,675 INFO  L277       ProductGenerator]: ==== location: set_dfs_tagsEXIT
[2023-01-16 02:43:01,675 INFO  L277       ProductGenerator]: ==== location: L787
[2023-01-16 02:43:01,675 INFO  L277       ProductGenerator]: ==== location: NoAction_26EXIT
[2023-01-16 02:43:01,675 INFO  L277       ProductGenerator]: ==== location: L746
[2023-01-16 02:43:01,675 INFO  L277       ProductGenerator]: ==== location: L772
[2023-01-16 02:43:01,675 INFO  L277       ProductGenerator]: ==== location: startEXIT
[2023-01-16 02:43:01,675 INFO  L277       ProductGenerator]: ==== location: NoAction_30EXIT
[2023-01-16 02:43:01,675 INFO  L277       ProductGenerator]: ==== location: L723
[2023-01-16 02:43:01,675 INFO  L277       ProductGenerator]: ==== location: L922
[2023-01-16 02:43:01,675 INFO  L277       ProductGenerator]: ==== location: _hit_depth.applyEXIT
[2023-01-16 02:43:01,675 INFO  L277       ProductGenerator]: ==== location: NoAction_0FINAL
[2023-01-16 02:43:01,675 INFO  L277       ProductGenerator]: ==== location: _send_on_parent_0EXIT
[2023-01-16 02:43:01,675 INFO  L277       ProductGenerator]: ==== location: L782
[2023-01-16 02:43:01,676 INFO  L277       ProductGenerator]: ==== location: L865
[2023-01-16 02:43:01,676 INFO  L277       ProductGenerator]: ==== location: NoAction_22EXIT
[2023-01-16 02:43:01,676 INFO  L277       ProductGenerator]: ==== location: all_ports_status.writeENTRY
[2023-01-16 02:43:01,676 INFO  L277       ProductGenerator]: ==== location: fwdENTRY
[2023-01-16 02:43:01,676 INFO  L277       ProductGenerator]: ==== location: L447
[2023-01-16 02:43:01,676 INFO  L277       ProductGenerator]: ==== location: _check_out_failed.applyEXIT
[2023-01-16 02:43:01,676 INFO  L277       ProductGenerator]: ==== location: default_route_0.applyEXIT
[2023-01-16 02:43:01,676 INFO  L277       ProductGenerator]: ==== location: L794
[2023-01-16 02:43:01,676 INFO  L277       ProductGenerator]: ==== location: L796
[2023-01-16 02:43:01,676 INFO  L277       ProductGenerator]: ==== location: _set_parent_0ENTRY
[2023-01-16 02:43:01,676 INFO  L277       ProductGenerator]: ==== location: all_ports_status.writeEXIT
[2023-01-16 02:43:01,676 INFO  L277       ProductGenerator]: ==== location: _xor_outport_0FINAL
[2023-01-16 02:43:01,676 INFO  L277       ProductGenerator]: ==== location: L606
[2023-01-16 02:43:01,676 INFO  L277       ProductGenerator]: ==== location: _skip_parent_0FINAL
[2023-01-16 02:43:01,676 INFO  L277       ProductGenerator]: ==== location: L700
[2023-01-16 02:43:01,676 INFO  L277       ProductGenerator]: ==== location: L735
[2023-01-16 02:43:01,676 INFO  L277       ProductGenerator]: ==== location: NoAction_30FINAL
[2023-01-16 02:43:01,676 INFO  L277       ProductGenerator]: ==== location: L803
[2023-01-16 02:43:01,676 INFO  L277       ProductGenerator]: ==== location: L483
[2023-01-16 02:43:01,677 INFO  L277       ProductGenerator]: ==== location: L957
[2023-01-16 02:43:01,677 INFO  L277       ProductGenerator]: ==== location: L935
[2023-01-16 02:43:01,677 INFO  L277       ProductGenerator]: ==== location: _skip_parent_0EXIT
[2023-01-16 02:43:01,677 INFO  L277       ProductGenerator]: ==== location: NoAction_33EXIT
[2023-01-16 02:43:01,677 INFO  L277       ProductGenerator]: ==== location: _send_to_parent_0FINAL
[2023-01-16 02:43:01,677 INFO  L277       ProductGenerator]: ==== location: NoAction_0EXIT
[2023-01-16 02:43:01,677 INFO  L277       ProductGenerator]: ==== location: L805
[2023-01-16 02:43:01,677 INFO  L277       ProductGenerator]: ==== location: L438
[2023-01-16 02:43:01,677 INFO  L277       ProductGenerator]: ==== location: L733
[2023-01-16 02:43:01,677 INFO  L277       ProductGenerator]: ==== location: L724
[2023-01-16 02:43:01,677 INFO  L277       ProductGenerator]: ==== location: L758
[2023-01-16 02:43:01,677 INFO  L277       ProductGenerator]: ==== location: L505
[2023-01-16 02:43:01,677 INFO  L277       ProductGenerator]: ==== location: L726
[2023-01-16 02:43:01,677 INFO  L277       ProductGenerator]: ==== location: havocProcedureFINAL
[2023-01-16 02:43:01,677 INFO  L277       ProductGenerator]: ==== location: L858
[2023-01-16 02:43:01,677 INFO  L277       ProductGenerator]: ==== location: L807
[2023-01-16 02:43:01,677 INFO  L277       ProductGenerator]: ==== location: _jump_to_next.applyENTRY
[2023-01-16 02:43:01,678 INFO  L277       ProductGenerator]: ==== location: L728
[2023-01-16 02:43:01,678 INFO  L277       ProductGenerator]: ==== location: L793
[2023-01-16 02:43:01,678 INFO  L277       ProductGenerator]: ==== location: L732
[2023-01-16 02:43:01,678 INFO  L277       ProductGenerator]: ==== location: NoAction_31EXIT
[2023-01-16 02:43:01,678 INFO  L277       ProductGenerator]: ==== location: startENTRY
[2023-01-16 02:43:01,678 INFO  L277       ProductGenerator]: ==== location: _next_outport_0ENTRY
[2023-01-16 02:43:01,678 INFO  L277       ProductGenerator]: ==== location: L423
[2023-01-16 02:43:01,678 INFO  L277       ProductGenerator]: ==== location: L572
[2023-01-16 02:43:01,678 INFO  L277       ProductGenerator]: ==== location: L413-1
[2023-01-16 02:43:01,678 INFO  L277       ProductGenerator]: ==== location: L791
[2023-01-16 02:43:01,678 INFO  L277       ProductGenerator]: ==== location: mainEXIT
[2023-01-16 02:43:01,678 INFO  L310       ProductGenerator]: ####final State Node: L876-1
[2023-01-16 02:43:01,678 INFO  L310       ProductGenerator]: ####final State Node: L876
[2023-01-16 02:43:01,680 INFO  L263       ProductGenerator]: ------- Adding ACCEPTING State: L876_accept_S5
[2023-01-16 02:43:01,681 INFO  L263       ProductGenerator]: ------- Adding ACCEPTING State: L876-1_accept_S5
[2023-01-16 02:43:01,681 INFO  L479       ProductGenerator]: L547_T0_S2 --> L547_T0_S2
[2023-01-16 02:43:01,682 INFO  L479       ProductGenerator]: L547_T1_init --> L547_T1_init
[2023-01-16 02:43:01,682 INFO  L479       ProductGenerator]: L547_accept_S5 --> L547_accept_S5
[2023-01-16 02:43:01,682 INFO  L479       ProductGenerator]: L547_T0_S2 --> L547_T0_S2
[2023-01-16 02:43:01,682 INFO  L479       ProductGenerator]: L547_T1_init --> L547_T1_init
[2023-01-16 02:43:01,682 INFO  L479       ProductGenerator]: L547_accept_S5 --> L547_accept_S5
[2023-01-16 02:43:01,682 INFO  L479       ProductGenerator]: _set_next_port_0FINAL_T0_S2 --> _set_next_port_0FINAL_T0_S2
[2023-01-16 02:43:01,682 INFO  L479       ProductGenerator]: _set_next_port_0FINAL_T1_init --> _set_next_port_0FINAL_T1_init
[2023-01-16 02:43:01,682 INFO  L479       ProductGenerator]: _set_next_port_0FINAL_accept_S5 --> _set_next_port_0FINAL_accept_S5
[2023-01-16 02:43:01,682 INFO  L483       ProductGenerator]: Handling product edge call: call _if_status.apply();
[2023-01-16 02:43:01,682 INFO  L483       ProductGenerator]: Handling product edge call: call _if_status.apply();
[2023-01-16 02:43:01,682 INFO  L483       ProductGenerator]: Handling product edge call: call _if_status.apply();
[2023-01-16 02:43:01,682 INFO  L483       ProductGenerator]: Handling product edge call: call towards_parent();
[2023-01-16 02:43:01,683 INFO  L483       ProductGenerator]: Handling product edge call: call towards_parent();
[2023-01-16 02:43:01,683 INFO  L483       ProductGenerator]: Handling product edge call: call towards_parent();
[2023-01-16 02:43:01,683 INFO  L479       ProductGenerator]: L737_T0_S2 --> L737_T0_S2
[2023-01-16 02:43:01,683 INFO  L479       ProductGenerator]: L737_T1_init --> L737_T1_init
[2023-01-16 02:43:01,683 INFO  L479       ProductGenerator]: L737_accept_S5 --> L737_accept_S5
[2023-01-16 02:43:01,683 INFO  L479       ProductGenerator]: _set_egress_port.applyENTRY_T0_S2 --> _set_egress_port.applyENTRY_T0_S2
[2023-01-16 02:43:01,683 INFO  L479       ProductGenerator]: _set_egress_port.applyENTRY_T1_init --> _set_egress_port.applyENTRY_T1_init
[2023-01-16 02:43:01,683 INFO  L479       ProductGenerator]: _set_egress_port.applyENTRY_accept_S5 --> _set_egress_port.applyENTRY_accept_S5
[2023-01-16 02:43:01,683 INFO  L479       ProductGenerator]: _set_egress_port.applyENTRY_T0_S2 --> _set_egress_port.applyENTRY_T0_S2
[2023-01-16 02:43:01,683 INFO  L479       ProductGenerator]: _set_egress_port.applyENTRY_T1_init --> _set_egress_port.applyENTRY_T1_init
[2023-01-16 02:43:01,683 INFO  L479       ProductGenerator]: _set_egress_port.applyENTRY_accept_S5 --> _set_egress_port.applyENTRY_accept_S5
[2023-01-16 02:43:01,683 INFO  L479       ProductGenerator]: L841_T0_S2 --> L841_T0_S2
[2023-01-16 02:43:01,683 INFO  L479       ProductGenerator]: L841_T1_init --> L841_T1_init
[2023-01-16 02:43:01,683 INFO  L479       ProductGenerator]: L841_accept_S5 --> L841_accept_S5
[2023-01-16 02:43:01,683 INFO  L479       ProductGenerator]: L841_T0_S2 --> L841_T0_S2
[2023-01-16 02:43:01,683 INFO  L479       ProductGenerator]: L841_T1_init --> L841_T1_init
[2023-01-16 02:43:01,683 INFO  L479       ProductGenerator]: L841_accept_S5 --> L841_accept_S5
[2023-01-16 02:43:01,683 INFO  L479       ProductGenerator]: L712-1_T0_S2 --> L712-1_T0_S2
[2023-01-16 02:43:01,683 INFO  L479       ProductGenerator]: L712-1_T1_init --> L712-1_T1_init
[2023-01-16 02:43:01,684 INFO  L479       ProductGenerator]: L712-1_accept_S5 --> L712-1_accept_S5
[2023-01-16 02:43:01,684 INFO  L479       ProductGenerator]: L834-1_T0_S2 --> L834-1_T0_S2
[2023-01-16 02:43:01,684 INFO  L479       ProductGenerator]: L834-1_T1_init --> L834-1_T1_init
[2023-01-16 02:43:01,684 INFO  L479       ProductGenerator]: L834-1_accept_S5 --> L834-1_accept_S5
[2023-01-16 02:43:01,684 INFO  L479       ProductGenerator]: L834-1_T0_S2 --> L834-1_T0_S2
[2023-01-16 02:43:01,684 INFO  L479       ProductGenerator]: L834-1_T1_init --> L834-1_T1_init
[2023-01-16 02:43:01,684 INFO  L479       ProductGenerator]: L834-1_accept_S5 --> L834-1_accept_S5
[2023-01-16 02:43:01,684 INFO  L479       ProductGenerator]: NoAction_29FINAL_T0_S2 --> NoAction_29FINAL_T0_S2
[2023-01-16 02:43:01,684 INFO  L479       ProductGenerator]: NoAction_29FINAL_T1_init --> NoAction_29FINAL_T1_init
[2023-01-16 02:43:01,684 INFO  L479       ProductGenerator]: NoAction_29FINAL_accept_S5 --> NoAction_29FINAL_accept_S5
[2023-01-16 02:43:01,684 INFO  L479       ProductGenerator]: set_default_routeENTRY_T0_S2 --> set_default_routeENTRY_T0_S2
[2023-01-16 02:43:01,684 INFO  L479       ProductGenerator]: set_default_routeENTRY_T1_init --> set_default_routeENTRY_T1_init
[2023-01-16 02:43:01,684 INFO  L479       ProductGenerator]: set_default_routeENTRY_accept_S5 --> set_default_routeENTRY_accept_S5
[2023-01-16 02:43:01,684 INFO  L479       ProductGenerator]: L712_T0_S2 --> L712_T0_S2
[2023-01-16 02:43:01,684 INFO  L479       ProductGenerator]: L712_T1_init --> L712_T1_init
[2023-01-16 02:43:01,684 INFO  L479       ProductGenerator]: L712_accept_S5 --> L712_accept_S5
[2023-01-16 02:43:01,684 INFO  L479       ProductGenerator]: L712_T0_S2 --> L712_T0_S2
[2023-01-16 02:43:01,685 INFO  L479       ProductGenerator]: L712_T1_init --> L712_T1_init
[2023-01-16 02:43:01,685 INFO  L479       ProductGenerator]: L712_accept_S5 --> L712_accept_S5
[2023-01-16 02:43:01,685 INFO  L479       ProductGenerator]: L725_T0_S2 --> L725_T0_S2
[2023-01-16 02:43:01,685 INFO  L479       ProductGenerator]: L725_T1_init --> L725_T1_init
[2023-01-16 02:43:01,685 INFO  L479       ProductGenerator]: L725_accept_S5 --> L725_accept_S5
[2023-01-16 02:43:01,685 INFO  L479       ProductGenerator]: _skip_failures_0ENTRY_T0_S2 --> _skip_failures_0ENTRY_T0_S2
[2023-01-16 02:43:01,685 INFO  L479       ProductGenerator]: _skip_failures_0ENTRY_T1_init --> _skip_failures_0ENTRY_T1_init
[2023-01-16 02:43:01,685 INFO  L479       ProductGenerator]: _skip_failures_0ENTRY_accept_S5 --> _skip_failures_0ENTRY_accept_S5
[2023-01-16 02:43:01,685 INFO  L479       ProductGenerator]: _next_outport_0FINAL_T0_S2 --> _next_outport_0FINAL_T0_S2
[2023-01-16 02:43:01,685 INFO  L479       ProductGenerator]: _next_outport_0FINAL_T1_init --> _next_outport_0FINAL_T1_init
[2023-01-16 02:43:01,685 INFO  L479       ProductGenerator]: _next_outport_0FINAL_accept_S5 --> _next_outport_0FINAL_accept_S5
[2023-01-16 02:43:01,685 INFO  L479       ProductGenerator]: L781_T0_S2 --> L781_T0_S2
[2023-01-16 02:43:01,685 INFO  L479       ProductGenerator]: L781_T1_init --> L781_T1_init
[2023-01-16 02:43:01,685 INFO  L479       ProductGenerator]: L781_accept_S5 --> L781_accept_S5
[2023-01-16 02:43:01,685 INFO  L479       ProductGenerator]: L730_T0_S2 --> L730_T0_S2
[2023-01-16 02:43:01,685 INFO  L479       ProductGenerator]: L730_T1_init --> L730_T1_init
[2023-01-16 02:43:01,685 INFO  L479       ProductGenerator]: L730_accept_S5 --> L730_accept_S5
[2023-01-16 02:43:01,686 INFO  L479       ProductGenerator]: egressFINAL_T0_S2 --> egressFINAL_T0_S2
[2023-01-16 02:43:01,686 INFO  L479       ProductGenerator]: egressFINAL_T1_init --> egressFINAL_T1_init
[2023-01-16 02:43:01,686 INFO  L479       ProductGenerator]: egressFINAL_accept_S5 --> egressFINAL_accept_S5
[2023-01-16 02:43:01,686 INFO  L479       ProductGenerator]: L615_T0_S2 --> L615_T0_S2
[2023-01-16 02:43:01,686 INFO  L479       ProductGenerator]: L615_T1_init --> L615_T1_init
[2023-01-16 02:43:01,686 INFO  L479       ProductGenerator]: L615_accept_S5 --> L615_accept_S5
[2023-01-16 02:43:01,686 INFO  L479       ProductGenerator]: L825_T0_S2 --> L825_T0_S2
[2023-01-16 02:43:01,686 INFO  L479       ProductGenerator]: L825_T1_init --> L825_T1_init
[2023-01-16 02:43:01,686 INFO  L479       ProductGenerator]: L825_accept_S5 --> L825_accept_S5
[2023-01-16 02:43:01,686 INFO  L479       ProductGenerator]: L825_T0_S2 --> L825_T0_S2
[2023-01-16 02:43:01,686 INFO  L479       ProductGenerator]: L825_T1_init --> L825_T1_init
[2023-01-16 02:43:01,686 INFO  L479       ProductGenerator]: L825_accept_S5 --> L825_accept_S5
[2023-01-16 02:43:01,686 INFO  L479       ProductGenerator]: _set_if_status_0ENTRY_T0_S2 --> _set_if_status_0ENTRY_T0_S2
[2023-01-16 02:43:01,686 INFO  L479       ProductGenerator]: _set_if_status_0ENTRY_T1_init --> _set_if_status_0ENTRY_T1_init
[2023-01-16 02:43:01,686 INFO  L479       ProductGenerator]: _set_if_status_0ENTRY_accept_S5 --> _set_if_status_0ENTRY_accept_S5
[2023-01-16 02:43:01,686 INFO  L483       ProductGenerator]: Handling product edge call: call set_out_meta(set_out_port_0.set_out_meta.meta_state);
[2023-01-16 02:43:01,686 INFO  L483       ProductGenerator]: Handling product edge call: call set_out_meta(set_out_port_0.set_out_meta.meta_state);
[2023-01-16 02:43:01,687 INFO  L483       ProductGenerator]: Handling product edge call: call set_out_meta(set_out_port_0.set_out_meta.meta_state);
[2023-01-16 02:43:01,687 INFO  L479       ProductGenerator]: L473_T0_S2 --> L473_T0_S2
[2023-01-16 02:43:01,687 INFO  L479       ProductGenerator]: L473_T1_init --> L473_T1_init
[2023-01-16 02:43:01,687 INFO  L479       ProductGenerator]: L473_accept_S5 --> L473_accept_S5
[2023-01-16 02:43:01,687 INFO  L479       ProductGenerator]: L473_T0_S2 --> L473_T0_S2
[2023-01-16 02:43:01,687 INFO  L479       ProductGenerator]: L473_T1_init --> L473_T1_init
[2023-01-16 02:43:01,687 INFO  L479       ProductGenerator]: L473_accept_S5 --> L473_accept_S5
[2023-01-16 02:43:01,687 INFO  L479       ProductGenerator]: L749_T0_S2 --> L749_T0_S2
[2023-01-16 02:43:01,687 INFO  L479       ProductGenerator]: L749_T1_init --> L749_T1_init
[2023-01-16 02:43:01,687 INFO  L479       ProductGenerator]: L749_accept_S5 --> L749_accept_S5
[2023-01-16 02:43:01,687 INFO  L483       ProductGenerator]: Handling product edge call: call _to_parent.apply();
[2023-01-16 02:43:01,687 INFO  L483       ProductGenerator]: Handling product edge call: call _to_parent.apply();
[2023-01-16 02:43:01,687 INFO  L483       ProductGenerator]: Handling product edge call: call _to_parent.apply();
[2023-01-16 02:43:01,687 INFO  L479       ProductGenerator]: mainProcedureFINAL_T0_S2 --> mainProcedureFINAL_T0_S2
[2023-01-16 02:43:01,687 INFO  L479       ProductGenerator]: mainProcedureFINAL_T1_init --> mainProcedureFINAL_T1_init
[2023-01-16 02:43:01,687 INFO  L479       ProductGenerator]: mainProcedureFINAL_accept_S5 --> mainProcedureFINAL_accept_S5
[2023-01-16 02:43:01,687 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_19();
[2023-01-16 02:43:01,688 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_19();
[2023-01-16 02:43:01,688 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_19();
[2023-01-16 02:43:01,688 INFO  L479       ProductGenerator]: L747_T0_S2 --> L747_T0_S2
[2023-01-16 02:43:01,688 INFO  L479       ProductGenerator]: L747_T1_init --> L747_T1_init
[2023-01-16 02:43:01,688 INFO  L479       ProductGenerator]: L747_accept_S5 --> L747_accept_S5
[2023-01-16 02:43:01,688 INFO  L479       ProductGenerator]: L473-1_T0_S2 --> L473-1_T0_S2
[2023-01-16 02:43:01,688 INFO  L479       ProductGenerator]: L473-1_T1_init --> L473-1_T1_init
[2023-01-16 02:43:01,688 INFO  L479       ProductGenerator]: L473-1_accept_S5 --> L473-1_accept_S5
[2023-01-16 02:43:01,688 INFO  L479       ProductGenerator]: mainProcedureEXIT_T0_S2 --> mainProcedureEXIT_T0_S2
[2023-01-16 02:43:01,688 INFO  L479       ProductGenerator]: mainProcedureEXIT_T1_init --> mainProcedureEXIT_T1_init
[2023-01-16 02:43:01,688 INFO  L479       ProductGenerator]: mainProcedureEXIT_accept_S5 --> mainProcedureEXIT_accept_S5
[2023-01-16 02:43:01,688 INFO  L479       ProductGenerator]: L741_T0_S2 --> L741_T0_S2
[2023-01-16 02:43:01,688 INFO  L479       ProductGenerator]: L741_T1_init --> L741_T1_init
[2023-01-16 02:43:01,688 INFO  L479       ProductGenerator]: L741_accept_S5 --> L741_accept_S5
[2023-01-16 02:43:01,688 INFO  L479       ProductGenerator]: L672_T0_S2 --> L672_T0_S2
[2023-01-16 02:43:01,688 INFO  L479       ProductGenerator]: L672_T1_init --> L672_T1_init
[2023-01-16 02:43:01,688 INFO  L479       ProductGenerator]: L672_accept_S5 --> L672_accept_S5
[2023-01-16 02:43:01,688 INFO  L479       ProductGenerator]: L672_T0_S2 --> L672_T0_S2
[2023-01-16 02:43:01,688 INFO  L479       ProductGenerator]: L672_T1_init --> L672_T1_init
[2023-01-16 02:43:01,689 INFO  L479       ProductGenerator]: L672_accept_S5 --> L672_accept_S5
[2023-01-16 02:43:01,689 INFO  L483       ProductGenerator]: Handling product edge call: call _curr_eq_ingress.apply();
[2023-01-16 02:43:01,689 INFO  L483       ProductGenerator]: Handling product edge call: call _curr_eq_ingress.apply();
[2023-01-16 02:43:01,689 INFO  L483       ProductGenerator]: Handling product edge call: call _curr_eq_ingress.apply();
[2023-01-16 02:43:01,689 INFO  L479       ProductGenerator]: _to_parent.applyENTRY_T0_S2 --> _to_parent.applyENTRY_T0_S2
[2023-01-16 02:43:01,689 INFO  L479       ProductGenerator]: _to_parent.applyENTRY_T1_init --> _to_parent.applyENTRY_T1_init
[2023-01-16 02:43:01,689 INFO  L479       ProductGenerator]: _to_parent.applyENTRY_accept_S5 --> _to_parent.applyENTRY_accept_S5
[2023-01-16 02:43:01,689 INFO  L479       ProductGenerator]: _to_parent.applyENTRY_T0_S2 --> _to_parent.applyENTRY_T0_S2
[2023-01-16 02:43:01,689 INFO  L479       ProductGenerator]: _to_parent.applyENTRY_T1_init --> _to_parent.applyENTRY_T1_init
[2023-01-16 02:43:01,689 INFO  L479       ProductGenerator]: _to_parent.applyENTRY_accept_S5 --> _to_parent.applyENTRY_accept_S5
[2023-01-16 02:43:01,689 INFO  L483       ProductGenerator]: Handling product edge call: call _next_outport_0();
[2023-01-16 02:43:01,689 INFO  L483       ProductGenerator]: Handling product edge call: call _next_outport_0();
[2023-01-16 02:43:01,689 INFO  L483       ProductGenerator]: Handling product edge call: call _next_outport_0();
[2023-01-16 02:43:01,689 INFO  L479       ProductGenerator]: L736_T0_S2 --> L736_T0_S2
[2023-01-16 02:43:01,689 INFO  L479       ProductGenerator]: L736_T1_init --> L736_T1_init
[2023-01-16 02:43:01,689 INFO  L479       ProductGenerator]: L736_accept_S5 --> L736_accept_S5
[2023-01-16 02:43:01,689 INFO  L479       ProductGenerator]: _skip_parent_0ENTRY_T0_S2 --> _skip_parent_0ENTRY_T0_S2
[2023-01-16 02:43:01,689 INFO  L479       ProductGenerator]: _skip_parent_0ENTRY_T1_init --> _skip_parent_0ENTRY_T1_init
[2023-01-16 02:43:01,689 INFO  L479       ProductGenerator]: _skip_parent_0ENTRY_accept_S5 --> _skip_parent_0ENTRY_accept_S5
[2023-01-16 02:43:01,690 INFO  L479       ProductGenerator]: towards_parentFINAL_T0_S2 --> towards_parentFINAL_T0_S2
[2023-01-16 02:43:01,690 INFO  L479       ProductGenerator]: towards_parentFINAL_T1_init --> towards_parentFINAL_T1_init
[2023-01-16 02:43:01,690 INFO  L479       ProductGenerator]: towards_parentFINAL_accept_S5 --> towards_parentFINAL_accept_S5
[2023-01-16 02:43:01,690 INFO  L479       ProductGenerator]: _out_eq_zero.applyENTRY_T0_S2 --> _out_eq_zero.applyENTRY_T0_S2
[2023-01-16 02:43:01,690 INFO  L479       ProductGenerator]: _out_eq_zero.applyENTRY_T1_init --> _out_eq_zero.applyENTRY_T1_init
[2023-01-16 02:43:01,690 INFO  L479       ProductGenerator]: _out_eq_zero.applyENTRY_accept_S5 --> _out_eq_zero.applyENTRY_accept_S5
[2023-01-16 02:43:01,690 INFO  L479       ProductGenerator]: _out_eq_zero.applyENTRY_T0_S2 --> _out_eq_zero.applyENTRY_T0_S2
[2023-01-16 02:43:01,690 INFO  L479       ProductGenerator]: _out_eq_zero.applyENTRY_T1_init --> _out_eq_zero.applyENTRY_T1_init
[2023-01-16 02:43:01,690 INFO  L479       ProductGenerator]: _out_eq_zero.applyENTRY_accept_S5 --> _out_eq_zero.applyENTRY_accept_S5
[2023-01-16 02:43:01,690 INFO  L479       ProductGenerator]: L413_T0_S2 --> L413_T0_S2
[2023-01-16 02:43:01,690 INFO  L479       ProductGenerator]: L413_T1_init --> L413_T1_init
[2023-01-16 02:43:01,690 INFO  L479       ProductGenerator]: L413_accept_S5 --> L413_accept_S5
[2023-01-16 02:43:01,690 INFO  L479       ProductGenerator]: L413_T0_S2 --> L413_T0_S2
[2023-01-16 02:43:01,690 INFO  L479       ProductGenerator]: L413_T1_init --> L413_T1_init
[2023-01-16 02:43:01,690 INFO  L479       ProductGenerator]: L413_accept_S5 --> L413_accept_S5
[2023-01-16 02:43:01,690 INFO  L479       ProductGenerator]: NoAction_33FINAL_T0_S2 --> NoAction_33FINAL_T0_S2
[2023-01-16 02:43:01,690 INFO  L479       ProductGenerator]: NoAction_33FINAL_T1_init --> NoAction_33FINAL_T1_init
[2023-01-16 02:43:01,690 INFO  L479       ProductGenerator]: NoAction_33FINAL_accept_S5 --> NoAction_33FINAL_accept_S5
[2023-01-16 02:43:01,690 INFO  L483       ProductGenerator]: Handling product edge call: call egress();
[2023-01-16 02:43:01,690 INFO  L483       ProductGenerator]: Handling product edge call: call egress();
[2023-01-16 02:43:01,691 INFO  L483       ProductGenerator]: Handling product edge call: call egress();
[2023-01-16 02:43:01,691 INFO  L479       ProductGenerator]: start_dfs_0.applyENTRY_T0_S2 --> start_dfs_0.applyENTRY_T0_S2
[2023-01-16 02:43:01,691 INFO  L479       ProductGenerator]: start_dfs_0.applyENTRY_T1_init --> start_dfs_0.applyENTRY_T1_init
[2023-01-16 02:43:01,691 INFO  L479       ProductGenerator]: start_dfs_0.applyENTRY_accept_S5 --> start_dfs_0.applyENTRY_accept_S5
[2023-01-16 02:43:01,691 INFO  L479       ProductGenerator]: start_dfs_0.applyENTRY_T0_S2 --> start_dfs_0.applyENTRY_T0_S2
[2023-01-16 02:43:01,691 INFO  L479       ProductGenerator]: start_dfs_0.applyENTRY_T1_init --> start_dfs_0.applyENTRY_T1_init
[2023-01-16 02:43:01,691 INFO  L479       ProductGenerator]: start_dfs_0.applyENTRY_accept_S5 --> start_dfs_0.applyENTRY_accept_S5
[2023-01-16 02:43:01,691 INFO  L483       ProductGenerator]: Handling product edge call: call _outport_to_parent_0();
[2023-01-16 02:43:01,691 INFO  L483       ProductGenerator]: Handling product edge call: call _outport_to_parent_0();
[2023-01-16 02:43:01,691 INFO  L483       ProductGenerator]: Handling product edge call: call _outport_to_parent_0();
[2023-01-16 02:43:01,691 INFO  L479       ProductGenerator]: L461_T0_S2 --> L461_T0_S2
[2023-01-16 02:43:01,691 INFO  L479       ProductGenerator]: L461_T1_init --> L461_T1_init
[2023-01-16 02:43:01,691 INFO  L479       ProductGenerator]: L461_accept_S5 --> L461_accept_S5
[2023-01-16 02:43:01,691 INFO  L479       ProductGenerator]: L461_T0_S2 --> L461_T0_S2
[2023-01-16 02:43:01,691 INFO  L479       ProductGenerator]: L461_T1_init --> L461_T1_init
[2023-01-16 02:43:01,691 INFO  L479       ProductGenerator]: L461_accept_S5 --> L461_accept_S5
[2023-01-16 02:43:01,691 INFO  L479       ProductGenerator]: L537_T0_S2 --> L537_T0_S2
[2023-01-16 02:43:01,691 INFO  L479       ProductGenerator]: L537_T1_init --> L537_T1_init
[2023-01-16 02:43:01,691 INFO  L479       ProductGenerator]: L537_accept_S5 --> L537_accept_S5
[2023-01-16 02:43:01,691 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_0();
[2023-01-16 02:43:01,692 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_0();
[2023-01-16 02:43:01,692 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_0();
[2023-01-16 02:43:01,692 INFO  L479       ProductGenerator]: L425-1_T0_S2 --> L425-1_T0_S2
[2023-01-16 02:43:01,692 INFO  L479       ProductGenerator]: L425-1_T1_init --> L425-1_T1_init
[2023-01-16 02:43:01,692 INFO  L479       ProductGenerator]: L425-1_accept_S5 --> L425-1_accept_S5
[2023-01-16 02:43:01,692 INFO  L479       ProductGenerator]: L762_T0_S2 --> L762_T0_S2
[2023-01-16 02:43:01,692 INFO  L479       ProductGenerator]: L762_T1_init --> L762_T1_init
[2023-01-16 02:43:01,692 INFO  L479       ProductGenerator]: L762_accept_S5 --> L762_accept_S5
[2023-01-16 02:43:01,692 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_20();
[2023-01-16 02:43:01,692 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_20();
[2023-01-16 02:43:01,692 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_20();
[2023-01-16 02:43:01,692 INFO  L479       ProductGenerator]: L784_T0_S2 --> L784_T0_S2
[2023-01-16 02:43:01,692 INFO  L479       ProductGenerator]: L784_T1_init --> L784_T1_init
[2023-01-16 02:43:01,692 INFO  L479       ProductGenerator]: L784_accept_S5 --> L784_accept_S5
[2023-01-16 02:43:01,692 INFO  L483       ProductGenerator]: Handling product edge call: call fwd_pkt_0.apply();
[2023-01-16 02:43:01,692 INFO  L483       ProductGenerator]: Handling product edge call: call fwd_pkt_0.apply();
[2023-01-16 02:43:01,692 INFO  L483       ProductGenerator]: Handling product edge call: call fwd_pkt_0.apply();
[2023-01-16 02:43:01,692 INFO  L479       ProductGenerator]: L933_T0_S2 --> L933_T0_S2
[2023-01-16 02:43:01,692 INFO  L479       ProductGenerator]: L933_T1_init --> L933_T1_init
[2023-01-16 02:43:01,692 INFO  L479       ProductGenerator]: L933_accept_S5 --> L933_accept_S5
[2023-01-16 02:43:01,692 INFO  L479       ProductGenerator]: L956_T0_S2 --> L956_T0_S2
[2023-01-16 02:43:01,692 INFO  L479       ProductGenerator]: L956_T1_init --> L956_T1_init
[2023-01-16 02:43:01,692 INFO  L479       ProductGenerator]: L956_accept_S5 --> L956_accept_S5
[2023-01-16 02:43:01,692 INFO  L479       ProductGenerator]: L958_T0_S2 --> L958_T0_S2
[2023-01-16 02:43:01,693 INFO  L479       ProductGenerator]: L958_T1_init --> L958_T1_init
[2023-01-16 02:43:01,693 INFO  L479       ProductGenerator]: L958_accept_S5 --> L958_accept_S5
[2023-01-16 02:43:01,693 INFO  L479       ProductGenerator]: _skip_failures_0FINAL_T0_S2 --> _skip_failures_0FINAL_T0_S2
[2023-01-16 02:43:01,693 INFO  L479       ProductGenerator]: _skip_failures_0FINAL_T1_init --> _skip_failures_0FINAL_T1_init
[2023-01-16 02:43:01,693 INFO  L479       ProductGenerator]: _skip_failures_0FINAL_accept_S5 --> _skip_failures_0FINAL_accept_S5
[2023-01-16 02:43:01,693 INFO  L479       ProductGenerator]: _outport_to_parent_0ENTRY_T0_S2 --> _outport_to_parent_0ENTRY_T0_S2
[2023-01-16 02:43:01,693 INFO  L479       ProductGenerator]: _outport_to_parent_0ENTRY_T1_init --> _outport_to_parent_0ENTRY_T1_init
[2023-01-16 02:43:01,693 INFO  L479       ProductGenerator]: _outport_to_parent_0ENTRY_accept_S5 --> _outport_to_parent_0ENTRY_accept_S5
[2023-01-16 02:43:01,693 INFO  L483       ProductGenerator]: Handling product edge call: call fwd(fwd_pkt_0.fwd._port);
[2023-01-16 02:43:01,693 INFO  L483       ProductGenerator]: Handling product edge call: call fwd(fwd_pkt_0.fwd._port);
[2023-01-16 02:43:01,693 INFO  L483       ProductGenerator]: Handling product edge call: call fwd(fwd_pkt_0.fwd._port);
[2023-01-16 02:43:01,693 INFO  L479       ProductGenerator]: L787_T0_S2 --> L787_T0_S2
[2023-01-16 02:43:01,693 INFO  L479       ProductGenerator]: L787_T1_init --> L787_T1_init
[2023-01-16 02:43:01,693 INFO  L479       ProductGenerator]: L787_accept_S5 --> L787_accept_S5
[2023-01-16 02:43:01,693 INFO  L479       ProductGenerator]: L746_T0_S2 --> L746_T0_S2
[2023-01-16 02:43:01,693 INFO  L479       ProductGenerator]: L746_T1_init --> L746_T1_init
[2023-01-16 02:43:01,693 INFO  L479       ProductGenerator]: L746_accept_S5 --> L746_accept_S5
[2023-01-16 02:43:01,693 INFO  L479       ProductGenerator]: L772_T0_S2 --> L772_T0_S2
[2023-01-16 02:43:01,693 INFO  L479       ProductGenerator]: L772_T1_init --> L772_T1_init
[2023-01-16 02:43:01,693 INFO  L479       ProductGenerator]: L772_accept_S5 --> L772_accept_S5
[2023-01-16 02:43:01,693 INFO  L479       ProductGenerator]: L723_T0_S2 --> L723_T0_S2
[2023-01-16 02:43:01,693 INFO  L479       ProductGenerator]: L723_T1_init --> L723_T1_init
[2023-01-16 02:43:01,693 INFO  L479       ProductGenerator]: L723_accept_S5 --> L723_accept_S5
[2023-01-16 02:43:01,693 INFO  L479       ProductGenerator]: L922_T0_S2 --> L922_T0_S2
[2023-01-16 02:43:01,693 INFO  L479       ProductGenerator]: L922_T1_init --> L922_T1_init
[2023-01-16 02:43:01,693 INFO  L479       ProductGenerator]: L922_accept_S5 --> L922_accept_S5
[2023-01-16 02:43:01,694 INFO  L479       ProductGenerator]: L922_T0_S2 --> L922_T0_S2
[2023-01-16 02:43:01,694 INFO  L479       ProductGenerator]: L922_T1_init --> L922_T1_init
[2023-01-16 02:43:01,694 INFO  L479       ProductGenerator]: L922_accept_S5 --> L922_accept_S5
[2023-01-16 02:43:01,694 INFO  L479       ProductGenerator]: NoAction_0FINAL_T0_S2 --> NoAction_0FINAL_T0_S2
[2023-01-16 02:43:01,694 INFO  L479       ProductGenerator]: NoAction_0FINAL_T1_init --> NoAction_0FINAL_T1_init
[2023-01-16 02:43:01,694 INFO  L479       ProductGenerator]: NoAction_0FINAL_accept_S5 --> NoAction_0FINAL_accept_S5
[2023-01-16 02:43:01,694 INFO  L479       ProductGenerator]: L782_T0_S2 --> L782_T0_S2
[2023-01-16 02:43:01,694 INFO  L479       ProductGenerator]: L782_T1_init --> L782_T1_init
[2023-01-16 02:43:01,694 INFO  L479       ProductGenerator]: L782_accept_S5 --> L782_accept_S5
[2023-01-16 02:43:01,694 INFO  L479       ProductGenerator]: L865_T0_S2 --> L865_T0_S2
[2023-01-16 02:43:01,694 INFO  L479       ProductGenerator]: L865_T1_init --> L865_T1_init
[2023-01-16 02:43:01,694 INFO  L479       ProductGenerator]: L865_accept_S5 --> L865_accept_S5
[2023-01-16 02:43:01,694 INFO  L479       ProductGenerator]: all_ports_status.writeENTRY_T0_S2 --> all_ports_status.writeENTRY_T0_S2
[2023-01-16 02:43:01,694 INFO  L479       ProductGenerator]: all_ports_status.writeENTRY_T1_init --> all_ports_status.writeENTRY_T1_init
[2023-01-16 02:43:01,694 INFO  L479       ProductGenerator]: all_ports_status.writeENTRY_accept_S5 --> all_ports_status.writeENTRY_accept_S5
[2023-01-16 02:43:01,694 INFO  L479       ProductGenerator]: fwdENTRY_T0_S2 --> fwdENTRY_T0_S2
[2023-01-16 02:43:01,694 INFO  L479       ProductGenerator]: fwdENTRY_T1_init --> fwdENTRY_T1_init
[2023-01-16 02:43:01,694 INFO  L479       ProductGenerator]: fwdENTRY_accept_S5 --> fwdENTRY_accept_S5
[2023-01-16 02:43:01,694 INFO  L483       ProductGenerator]: Handling product edge call: call _set_parent_0();
[2023-01-16 02:43:01,694 INFO  L483       ProductGenerator]: Handling product edge call: call _set_parent_0();
[2023-01-16 02:43:01,694 INFO  L483       ProductGenerator]: Handling product edge call: call _set_parent_0();
[2023-01-16 02:43:01,695 INFO  L479       ProductGenerator]: L794_T0_S2 --> L794_T0_S2
[2023-01-16 02:43:01,695 INFO  L479       ProductGenerator]: L794_T1_init --> L794_T1_init
[2023-01-16 02:43:01,695 INFO  L479       ProductGenerator]: L794_accept_S5 --> L794_accept_S5
[2023-01-16 02:43:01,695 INFO  L479       ProductGenerator]: L796_T0_S2 --> L796_T0_S2
[2023-01-16 02:43:01,695 INFO  L479       ProductGenerator]: L796_T1_init --> L796_T1_init
[2023-01-16 02:43:01,695 INFO  L479       ProductGenerator]: L796_accept_S5 --> L796_accept_S5
[2023-01-16 02:43:01,695 INFO  L479       ProductGenerator]: _set_parent_0ENTRY_T0_S2 --> _set_parent_0ENTRY_T0_S2
[2023-01-16 02:43:01,695 INFO  L479       ProductGenerator]: _set_parent_0ENTRY_T1_init --> _set_parent_0ENTRY_T1_init
[2023-01-16 02:43:01,695 INFO  L479       ProductGenerator]: _set_parent_0ENTRY_accept_S5 --> _set_parent_0ENTRY_accept_S5
[2023-01-16 02:43:01,695 INFO  L479       ProductGenerator]: all_ports_status.writeEXIT_T0_S2 --> all_ports_status.writeEXIT_T0_S2
[2023-01-16 02:43:01,695 INFO  L479       ProductGenerator]: all_ports_status.writeEXIT_T1_init --> all_ports_status.writeEXIT_T1_init
[2023-01-16 02:43:01,695 INFO  L479       ProductGenerator]: all_ports_status.writeEXIT_accept_S5 --> all_ports_status.writeEXIT_accept_S5
[2023-01-16 02:43:01,695 INFO  L479       ProductGenerator]: _xor_outport_0FINAL_T0_S2 --> _xor_outport_0FINAL_T0_S2
[2023-01-16 02:43:01,695 INFO  L479       ProductGenerator]: _xor_outport_0FINAL_T1_init --> _xor_outport_0FINAL_T1_init
[2023-01-16 02:43:01,695 INFO  L479       ProductGenerator]: _xor_outport_0FINAL_accept_S5 --> _xor_outport_0FINAL_accept_S5
[2023-01-16 02:43:01,695 INFO  L479       ProductGenerator]: L606_T0_S2 --> L606_T0_S2
[2023-01-16 02:43:01,696 INFO  L479       ProductGenerator]: L606_T1_init --> L606_T1_init
[2023-01-16 02:43:01,696 INFO  L479       ProductGenerator]: L606_accept_S5 --> L606_accept_S5
[2023-01-16 02:43:01,696 INFO  L479       ProductGenerator]: _skip_parent_0FINAL_T0_S2 --> _skip_parent_0FINAL_T0_S2
[2023-01-16 02:43:01,696 INFO  L479       ProductGenerator]: _skip_parent_0FINAL_T1_init --> _skip_parent_0FINAL_T1_init
[2023-01-16 02:43:01,696 INFO  L479       ProductGenerator]: _skip_parent_0FINAL_accept_S5 --> _skip_parent_0FINAL_accept_S5
[2023-01-16 02:43:01,696 INFO  L479       ProductGenerator]: L700_T0_S2 --> L700_T0_S2
[2023-01-16 02:43:01,696 INFO  L479       ProductGenerator]: L700_T1_init --> L700_T1_init
[2023-01-16 02:43:01,696 INFO  L479       ProductGenerator]: L700_accept_S5 --> L700_accept_S5
[2023-01-16 02:43:01,696 INFO  L479       ProductGenerator]: L700_T0_S2 --> L700_T0_S2
[2023-01-16 02:43:01,696 INFO  L479       ProductGenerator]: L700_T1_init --> L700_T1_init
[2023-01-16 02:43:01,696 INFO  L479       ProductGenerator]: L700_accept_S5 --> L700_accept_S5
[2023-01-16 02:43:01,696 INFO  L479       ProductGenerator]: L735_T0_S2 --> L735_T0_S2
[2023-01-16 02:43:01,696 INFO  L479       ProductGenerator]: L735_T1_init --> L735_T1_init
[2023-01-16 02:43:01,696 INFO  L479       ProductGenerator]: L735_accept_S5 --> L735_accept_S5
[2023-01-16 02:43:01,696 INFO  L479       ProductGenerator]: NoAction_30FINAL_T0_S2 --> NoAction_30FINAL_T0_S2
[2023-01-16 02:43:01,696 INFO  L479       ProductGenerator]: NoAction_30FINAL_T1_init --> NoAction_30FINAL_T1_init
[2023-01-16 02:43:01,696 INFO  L479       ProductGenerator]: NoAction_30FINAL_accept_S5 --> NoAction_30FINAL_accept_S5
[2023-01-16 02:43:01,696 INFO  L479       ProductGenerator]: L803_T0_S2 --> L803_T0_S2
[2023-01-16 02:43:01,697 INFO  L479       ProductGenerator]: L803_T1_init --> L803_T1_init
[2023-01-16 02:43:01,697 INFO  L479       ProductGenerator]: L803_accept_S5 --> L803_accept_S5
[2023-01-16 02:43:01,697 INFO  L483       ProductGenerator]: Handling product edge call: call _skip_parent_0();
[2023-01-16 02:43:01,697 INFO  L483       ProductGenerator]: Handling product edge call: call _skip_parent_0();
[2023-01-16 02:43:01,697 INFO  L483       ProductGenerator]: Handling product edge call: call _skip_parent_0();
[2023-01-16 02:43:01,697 INFO  L479       ProductGenerator]: L957_T0_S2 --> L957_T0_S2
[2023-01-16 02:43:01,697 INFO  L479       ProductGenerator]: L957_T1_init --> L957_T1_init
[2023-01-16 02:43:01,697 INFO  L479       ProductGenerator]: L957_accept_S5 --> L957_accept_S5
[2023-01-16 02:43:01,697 INFO  L479       ProductGenerator]: L935_T0_S2 --> L935_T0_S2
[2023-01-16 02:43:01,697 INFO  L479       ProductGenerator]: L935_T1_init --> L935_T1_init
[2023-01-16 02:43:01,697 INFO  L479       ProductGenerator]: L935_accept_S5 --> L935_accept_S5
[2023-01-16 02:43:01,697 INFO  L479       ProductGenerator]: _send_to_parent_0FINAL_T0_S2 --> _send_to_parent_0FINAL_T0_S2
[2023-01-16 02:43:01,697 INFO  L479       ProductGenerator]: _send_to_parent_0FINAL_T1_init --> _send_to_parent_0FINAL_T1_init
[2023-01-16 02:43:01,697 INFO  L479       ProductGenerator]: _send_to_parent_0FINAL_accept_S5 --> _send_to_parent_0FINAL_accept_S5
[2023-01-16 02:43:01,698 INFO  L483       ProductGenerator]: Handling product edge call: call default_route_0.apply();
[2023-01-16 02:43:01,698 INFO  L483       ProductGenerator]: Handling product edge call: call default_route_0.apply();
[2023-01-16 02:43:01,698 INFO  L483       ProductGenerator]: Handling product edge call: call default_route_0.apply();
[2023-01-16 02:43:01,698 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_24();
[2023-01-16 02:43:01,698 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_24();
[2023-01-16 02:43:01,698 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_24();
[2023-01-16 02:43:01,698 INFO  L479       ProductGenerator]: L733_T0_S2 --> L733_T0_S2
[2023-01-16 02:43:01,698 INFO  L479       ProductGenerator]: L733_T1_init --> L733_T1_init
[2023-01-16 02:43:01,698 INFO  L479       ProductGenerator]: L733_accept_S5 --> L733_accept_S5
[2023-01-16 02:43:01,698 INFO  L479       ProductGenerator]: L724_T0_S2 --> L724_T0_S2
[2023-01-16 02:43:01,698 INFO  L479       ProductGenerator]: L724_T1_init --> L724_T1_init
[2023-01-16 02:43:01,698 INFO  L479       ProductGenerator]: L724_accept_S5 --> L724_accept_S5
[2023-01-16 02:43:01,698 INFO  L479       ProductGenerator]: L758_T0_S2 --> L758_T0_S2
[2023-01-16 02:43:01,698 INFO  L479       ProductGenerator]: L758_T1_init --> L758_T1_init
[2023-01-16 02:43:01,698 INFO  L479       ProductGenerator]: L758_accept_S5 --> L758_accept_S5
[2023-01-16 02:43:01,699 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_29();
[2023-01-16 02:43:01,699 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_29();
[2023-01-16 02:43:01,699 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_29();
[2023-01-16 02:43:01,699 INFO  L479       ProductGenerator]: L726_T0_S2 --> L726_T0_S2
[2023-01-16 02:43:01,699 INFO  L479       ProductGenerator]: L726_T1_init --> L726_T1_init
[2023-01-16 02:43:01,699 INFO  L479       ProductGenerator]: L726_accept_S5 --> L726_accept_S5
[2023-01-16 02:43:01,699 INFO  L479       ProductGenerator]: havocProcedureFINAL_T0_S2 --> havocProcedureFINAL_T0_S2
[2023-01-16 02:43:01,699 INFO  L479       ProductGenerator]: havocProcedureFINAL_T1_init --> havocProcedureFINAL_T1_init
[2023-01-16 02:43:01,699 INFO  L479       ProductGenerator]: havocProcedureFINAL_accept_S5 --> havocProcedureFINAL_accept_S5
[2023-01-16 02:43:01,699 INFO  L483       ProductGenerator]: Handling product edge call: call _parser_ParserImpl();
[2023-01-16 02:43:01,699 INFO  L483       ProductGenerator]: Handling product edge call: call _parser_ParserImpl();
[2023-01-16 02:43:01,699 INFO  L483       ProductGenerator]: Handling product edge call: call _parser_ParserImpl();
[2023-01-16 02:43:01,699 INFO  L483       ProductGenerator]: Handling product edge call: call start_dfs_0.apply();
[2023-01-16 02:43:01,700 INFO  L483       ProductGenerator]: Handling product edge call: call start_dfs_0.apply();
[2023-01-16 02:43:01,700 INFO  L483       ProductGenerator]: Handling product edge call: call start_dfs_0.apply();
[2023-01-16 02:43:01,700 INFO  L479       ProductGenerator]: _jump_to_next.applyENTRY_T0_S2 --> _jump_to_next.applyENTRY_T0_S2
[2023-01-16 02:43:01,700 INFO  L479       ProductGenerator]: _jump_to_next.applyENTRY_T1_init --> _jump_to_next.applyENTRY_T1_init
[2023-01-16 02:43:01,700 INFO  L479       ProductGenerator]: _jump_to_next.applyENTRY_accept_S5 --> _jump_to_next.applyENTRY_accept_S5
[2023-01-16 02:43:01,700 INFO  L479       ProductGenerator]: _jump_to_next.applyENTRY_T0_S2 --> _jump_to_next.applyENTRY_T0_S2
[2023-01-16 02:43:01,700 INFO  L479       ProductGenerator]: _jump_to_next.applyENTRY_T1_init --> _jump_to_next.applyENTRY_T1_init
[2023-01-16 02:43:01,700 INFO  L479       ProductGenerator]: _jump_to_next.applyENTRY_accept_S5 --> _jump_to_next.applyENTRY_accept_S5
[2023-01-16 02:43:01,700 INFO  L479       ProductGenerator]: L728_T0_S2 --> L728_T0_S2
[2023-01-16 02:43:01,700 INFO  L479       ProductGenerator]: L728_T1_init --> L728_T1_init
[2023-01-16 02:43:01,700 INFO  L479       ProductGenerator]: L728_accept_S5 --> L728_accept_S5
[2023-01-16 02:43:01,700 INFO  L479       ProductGenerator]: L793_T0_S2 --> L793_T0_S2
[2023-01-16 02:43:01,700 INFO  L479       ProductGenerator]: L793_T1_init --> L793_T1_init
[2023-01-16 02:43:01,700 INFO  L479       ProductGenerator]: L793_accept_S5 --> L793_accept_S5
[2023-01-16 02:43:01,700 INFO  L479       ProductGenerator]: L732_T0_S2 --> L732_T0_S2
[2023-01-16 02:43:01,700 INFO  L479       ProductGenerator]: L732_T1_init --> L732_T1_init
[2023-01-16 02:43:01,701 INFO  L479       ProductGenerator]: L732_accept_S5 --> L732_accept_S5
[2023-01-16 02:43:01,701 INFO  L479       ProductGenerator]: startENTRY_T0_S2 --> startENTRY_T0_S2
[2023-01-16 02:43:01,701 INFO  L479       ProductGenerator]: startENTRY_T1_init --> startENTRY_T1_init
[2023-01-16 02:43:01,701 INFO  L479       ProductGenerator]: startENTRY_accept_S5 --> startENTRY_accept_S5
[2023-01-16 02:43:01,701 INFO  L479       ProductGenerator]: _next_outport_0ENTRY_T0_S2 --> _next_outport_0ENTRY_T0_S2
[2023-01-16 02:43:01,701 INFO  L479       ProductGenerator]: _next_outport_0ENTRY_T1_init --> _next_outport_0ENTRY_T1_init
[2023-01-16 02:43:01,701 INFO  L479       ProductGenerator]: _next_outport_0ENTRY_accept_S5 --> _next_outport_0ENTRY_accept_S5
[2023-01-16 02:43:01,701 INFO  L483       ProductGenerator]: Handling product edge call: call _xor_outport_0(_check_outport_status._xor_outport_0._all_ports);
[2023-01-16 02:43:01,701 INFO  L483       ProductGenerator]: Handling product edge call: call _xor_outport_0(_check_outport_status._xor_outport_0._all_ports);
[2023-01-16 02:43:01,701 INFO  L483       ProductGenerator]: Handling product edge call: call _xor_outport_0(_check_outport_status._xor_outport_0._all_ports);
[2023-01-16 02:43:01,701 INFO  L479       ProductGenerator]: L572_T0_S2 --> L572_T0_S2
[2023-01-16 02:43:01,701 INFO  L479       ProductGenerator]: L572_T1_init --> L572_T1_init
[2023-01-16 02:43:01,701 INFO  L479       ProductGenerator]: L572_accept_S5 --> L572_accept_S5
[2023-01-16 02:43:01,701 INFO  L479       ProductGenerator]: L413-1_T0_S2 --> L413-1_T0_S2
[2023-01-16 02:43:01,701 INFO  L479       ProductGenerator]: L413-1_T1_init --> L413-1_T1_init
[2023-01-16 02:43:01,701 INFO  L479       ProductGenerator]: L413-1_accept_S5 --> L413-1_accept_S5
[2023-01-16 02:43:01,701 INFO  L479       ProductGenerator]: L791_T0_S2 --> L791_T0_S2
[2023-01-16 02:43:01,701 INFO  L479       ProductGenerator]: L791_T1_init --> L791_T1_init
[2023-01-16 02:43:01,702 INFO  L479       ProductGenerator]: L791_accept_S5 --> L791_accept_S5
[2023-01-16 02:43:01,702 INFO  L479       ProductGenerator]: L748_T0_S2 --> L748_T0_S2
[2023-01-16 02:43:01,702 INFO  L479       ProductGenerator]: L748_T1_init --> L748_T1_init
[2023-01-16 02:43:01,702 INFO  L479       ProductGenerator]: L748_accept_S5 --> L748_accept_S5
[2023-01-16 02:43:01,702 INFO  L479       ProductGenerator]: L625_T0_S2 --> L625_T0_S2
[2023-01-16 02:43:01,702 INFO  L479       ProductGenerator]: L625_T1_init --> L625_T1_init
[2023-01-16 02:43:01,702 INFO  L479       ProductGenerator]: L625_accept_S5 --> L625_accept_S5
[2023-01-16 02:43:01,702 INFO  L479       ProductGenerator]: L625_T0_S2 --> L625_T0_S2
[2023-01-16 02:43:01,702 INFO  L479       ProductGenerator]: L625_T1_init --> L625_T1_init
[2023-01-16 02:43:01,702 INFO  L479       ProductGenerator]: L625_accept_S5 --> L625_accept_S5
[2023-01-16 02:43:01,702 INFO  L479       ProductGenerator]: _starting_port_meta_0ENTRY_T0_S2 --> _starting_port_meta_0ENTRY_T0_S2
[2023-01-16 02:43:01,702 INFO  L479       ProductGenerator]: _starting_port_meta_0ENTRY_T1_init --> _starting_port_meta_0ENTRY_T1_init
[2023-01-16 02:43:01,702 INFO  L479       ProductGenerator]: _starting_port_meta_0ENTRY_accept_S5 --> _starting_port_meta_0ENTRY_accept_S5
[2023-01-16 02:43:01,702 INFO  L479       ProductGenerator]: L778_T0_S2 --> L778_T0_S2
[2023-01-16 02:43:01,702 INFO  L479       ProductGenerator]: L778_T1_init --> L778_T1_init
[2023-01-16 02:43:01,702 INFO  L479       ProductGenerator]: L778_accept_S5 --> L778_accept_S5
[2023-01-16 02:43:01,702 INFO  L479       ProductGenerator]: L777_T0_S2 --> L777_T0_S2
[2023-01-16 02:43:01,703 INFO  L479       ProductGenerator]: L777_T1_init --> L777_T1_init
[2023-01-16 02:43:01,703 INFO  L479       ProductGenerator]: L777_accept_S5 --> L777_accept_S5
[2023-01-16 02:43:01,703 INFO  L479       ProductGenerator]: L815_T0_S2 --> L815_T0_S2
[2023-01-16 02:43:01,703 INFO  L479       ProductGenerator]: L815_T1_init --> L815_T1_init
[2023-01-16 02:43:01,703 INFO  L479       ProductGenerator]: L815_accept_S5 --> L815_accept_S5
[2023-01-16 02:43:01,703 INFO  L479       ProductGenerator]: L815_T0_S2 --> L815_T0_S2
[2023-01-16 02:43:01,703 INFO  L479       ProductGenerator]: L815_T1_init --> L815_T1_init
[2023-01-16 02:43:01,703 INFO  L479       ProductGenerator]: L815_accept_S5 --> L815_accept_S5
[2023-01-16 02:43:01,703 INFO  L479       ProductGenerator]: L765_T0_S2 --> L765_T0_S2
[2023-01-16 02:43:01,703 INFO  L479       ProductGenerator]: L765_T1_init --> L765_T1_init
[2023-01-16 02:43:01,703 INFO  L479       ProductGenerator]: L765_accept_S5 --> L765_accept_S5
[2023-01-16 02:43:01,703 INFO  L479       ProductGenerator]: startFINAL_T0_S2 --> startFINAL_T0_S2
[2023-01-16 02:43:01,703 INFO  L479       ProductGenerator]: startFINAL_T1_init --> startFINAL_T1_init
[2023-01-16 02:43:01,703 INFO  L479       ProductGenerator]: startFINAL_accept_S5 --> startFINAL_accept_S5
[2023-01-16 02:43:01,703 INFO  L479       ProductGenerator]: L729_T0_S2 --> L729_T0_S2
[2023-01-16 02:43:01,703 INFO  L479       ProductGenerator]: L729_T1_init --> L729_T1_init
[2023-01-16 02:43:01,703 INFO  L479       ProductGenerator]: L729_accept_S5 --> L729_accept_S5
[2023-01-16 02:43:01,703 INFO  L479       ProductGenerator]: _outport_to_parent_0FINAL_T0_S2 --> _outport_to_parent_0FINAL_T0_S2
[2023-01-16 02:43:01,704 INFO  L479       ProductGenerator]: _outport_to_parent_0FINAL_T1_init --> _outport_to_parent_0FINAL_T1_init
[2023-01-16 02:43:01,704 INFO  L479       ProductGenerator]: _outport_to_parent_0FINAL_accept_S5 --> _outport_to_parent_0FINAL_accept_S5
[2023-01-16 02:43:01,704 INFO  L479       ProductGenerator]: L795_T0_S2 --> L795_T0_S2
[2023-01-16 02:43:01,704 INFO  L479       ProductGenerator]: L795_T1_init --> L795_T1_init
[2023-01-16 02:43:01,704 INFO  L479       ProductGenerator]: L795_accept_S5 --> L795_accept_S5
[2023-01-16 02:43:01,704 INFO  L479       ProductGenerator]: acceptFINAL_T0_S2 --> acceptFINAL_T0_S2
[2023-01-16 02:43:01,704 INFO  L479       ProductGenerator]: acceptFINAL_T1_init --> acceptFINAL_T1_init
[2023-01-16 02:43:01,704 INFO  L479       ProductGenerator]: acceptFINAL_accept_S5 --> acceptFINAL_accept_S5
[2023-01-16 02:43:01,704 INFO  L479       ProductGenerator]: _try_next.applyENTRY_T0_S2 --> _try_next.applyENTRY_T0_S2
[2023-01-16 02:43:01,704 INFO  L479       ProductGenerator]: _try_next.applyENTRY_T1_init --> _try_next.applyENTRY_T1_init
[2023-01-16 02:43:01,704 INFO  L479       ProductGenerator]: _try_next.applyENTRY_accept_S5 --> _try_next.applyENTRY_accept_S5
[2023-01-16 02:43:01,704 INFO  L479       ProductGenerator]: _try_next.applyENTRY_T0_S2 --> _try_next.applyENTRY_T0_S2
[2023-01-16 02:43:01,704 INFO  L479       ProductGenerator]: _try_next.applyENTRY_T1_init --> _try_next.applyENTRY_T1_init
[2023-01-16 02:43:01,704 INFO  L479       ProductGenerator]: _try_next.applyENTRY_accept_S5 --> _try_next.applyENTRY_accept_S5
[2023-01-16 02:43:01,704 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-01-16 02:43:01,705 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-01-16 02:43:01,705 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-01-16 02:43:01,705 INFO  L479       ProductGenerator]: NoAction_23FINAL_T0_S2 --> NoAction_23FINAL_T0_S2
[2023-01-16 02:43:01,705 INFO  L479       ProductGenerator]: NoAction_23FINAL_T1_init --> NoAction_23FINAL_T1_init
[2023-01-16 02:43:01,705 INFO  L479       ProductGenerator]: NoAction_23FINAL_accept_S5 --> NoAction_23FINAL_accept_S5
[2023-01-16 02:43:01,705 INFO  L479       ProductGenerator]: L721_T0_S2 --> L721_T0_S2
[2023-01-16 02:43:01,705 INFO  L479       ProductGenerator]: L721_T1_init --> L721_T1_init
[2023-01-16 02:43:01,705 INFO  L479       ProductGenerator]: L721_accept_S5 --> L721_accept_S5
[2023-01-16 02:43:01,705 INFO  L479       ProductGenerator]: L790_T0_S2 --> L790_T0_S2
[2023-01-16 02:43:01,705 INFO  L479       ProductGenerator]: L790_T1_init --> L790_T1_init
[2023-01-16 02:43:01,705 INFO  L479       ProductGenerator]: L790_accept_S5 --> L790_accept_S5
[2023-01-16 02:43:01,705 INFO  L479       ProductGenerator]: L792_T0_S2 --> L792_T0_S2
[2023-01-16 02:43:01,705 INFO  L479       ProductGenerator]: L792_T1_init --> L792_T1_init
[2023-01-16 02:43:01,705 INFO  L479       ProductGenerator]: L792_accept_S5 --> L792_accept_S5
[2023-01-16 02:43:01,705 INFO  L479       ProductGenerator]: set_out_metaENTRY_T0_S2 --> set_out_metaENTRY_T0_S2
[2023-01-16 02:43:01,705 INFO  L479       ProductGenerator]: set_out_metaENTRY_T1_init --> set_out_metaENTRY_T1_init
[2023-01-16 02:43:01,705 INFO  L479       ProductGenerator]: set_out_metaENTRY_accept_S5 --> set_out_metaENTRY_accept_S5
[2023-01-16 02:43:01,706 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_26();
[2023-01-16 02:43:01,706 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_26();
[2023-01-16 02:43:01,706 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_26();
[2023-01-16 02:43:01,706 INFO  L479       ProductGenerator]: havocProcedureENTRY_T0_S2 --> havocProcedureENTRY_T0_S2
[2023-01-16 02:43:01,706 INFO  L479       ProductGenerator]: havocProcedureENTRY_T1_init --> havocProcedureENTRY_T1_init
[2023-01-16 02:43:01,706 INFO  L479       ProductGenerator]: havocProcedureENTRY_accept_S5 --> havocProcedureENTRY_accept_S5
[2023-01-16 02:43:01,706 INFO  L479       ProductGenerator]: L840_T0_S2 --> L840_T0_S2
[2023-01-16 02:43:01,706 INFO  L479       ProductGenerator]: L840_T1_init --> L840_T1_init
[2023-01-16 02:43:01,706 INFO  L479       ProductGenerator]: L840_accept_S5 --> L840_accept_S5
[2023-01-16 02:43:01,706 INFO  L479       ProductGenerator]: L840_T0_S2 --> L840_T0_S2
[2023-01-16 02:43:01,706 INFO  L479       ProductGenerator]: L840_T1_init --> L840_T1_init
[2023-01-16 02:43:01,706 INFO  L479       ProductGenerator]: L840_accept_S5 --> L840_accept_S5
[2023-01-16 02:43:01,706 INFO  L479       ProductGenerator]: NoAction_24FINAL_T0_S2 --> NoAction_24FINAL_T0_S2
[2023-01-16 02:43:01,706 INFO  L479       ProductGenerator]: NoAction_24FINAL_T1_init --> NoAction_24FINAL_T1_init
[2023-01-16 02:43:01,706 INFO  L479       ProductGenerator]: NoAction_24FINAL_accept_S5 --> NoAction_24FINAL_accept_S5
[2023-01-16 02:43:01,706 INFO  L483       ProductGenerator]: Handling product edge call: call _jump_to_next.apply();
[2023-01-16 02:43:01,707 INFO  L483       ProductGenerator]: Handling product edge call: call _jump_to_next.apply();
[2023-01-16 02:43:01,707 INFO  L483       ProductGenerator]: Handling product edge call: call _jump_to_next.apply();
[2023-01-16 02:43:01,707 INFO  L479       ProductGenerator]: L932_T0_S2 --> L932_T0_S2
[2023-01-16 02:43:01,707 INFO  L479       ProductGenerator]: L932_T1_init --> L932_T1_init
[2023-01-16 02:43:01,707 INFO  L479       ProductGenerator]: L932_accept_S5 --> L932_accept_S5
[2023-01-16 02:43:01,707 INFO  L479       ProductGenerator]: L779_T0_S2 --> L779_T0_S2
[2023-01-16 02:43:01,707 INFO  L479       ProductGenerator]: L779_T1_init --> L779_T1_init
[2023-01-16 02:43:01,707 INFO  L479       ProductGenerator]: L779_accept_S5 --> L779_accept_S5
[2023-01-16 02:43:01,707 INFO  L479       ProductGenerator]: set_default_routeFINAL_T0_S2 --> set_default_routeFINAL_T0_S2
[2023-01-16 02:43:01,707 INFO  L479       ProductGenerator]: set_default_routeFINAL_T1_init --> set_default_routeFINAL_T1_init
[2023-01-16 02:43:01,707 INFO  L479       ProductGenerator]: set_default_routeFINAL_accept_S5 --> set_default_routeFINAL_accept_S5
[2023-01-16 02:43:01,707 INFO  L479       ProductGenerator]: fwd_pkt_0.applyENTRY_T0_S2 --> fwd_pkt_0.applyENTRY_T0_S2
[2023-01-16 02:43:01,707 INFO  L479       ProductGenerator]: fwd_pkt_0.applyENTRY_T1_init --> fwd_pkt_0.applyENTRY_T1_init
[2023-01-16 02:43:01,712 INFO  L479       ProductGenerator]: fwd_pkt_0.applyENTRY_accept_S5 --> fwd_pkt_0.applyENTRY_accept_S5
[2023-01-16 02:43:01,712 INFO  L479       ProductGenerator]: fwd_pkt_0.applyENTRY_T0_S2 --> fwd_pkt_0.applyENTRY_T0_S2
[2023-01-16 02:43:01,712 INFO  L479       ProductGenerator]: fwd_pkt_0.applyENTRY_T1_init --> fwd_pkt_0.applyENTRY_T1_init
[2023-01-16 02:43:01,712 INFO  L479       ProductGenerator]: fwd_pkt_0.applyENTRY_accept_S5 --> fwd_pkt_0.applyENTRY_accept_S5
[2023-01-16 02:43:01,712 INFO  L479       ProductGenerator]: NoAction_20FINAL_T0_S2 --> NoAction_20FINAL_T0_S2
[2023-01-16 02:43:01,712 INFO  L479       ProductGenerator]: NoAction_20FINAL_T1_init --> NoAction_20FINAL_T1_init
[2023-01-16 02:43:01,712 INFO  L479       ProductGenerator]: NoAction_20FINAL_accept_S5 --> NoAction_20FINAL_accept_S5
[2023-01-16 02:43:01,713 INFO  L479       ProductGenerator]: NoAction_31FINAL_T0_S2 --> NoAction_31FINAL_T0_S2
[2023-01-16 02:43:01,713 INFO  L479       ProductGenerator]: NoAction_31FINAL_T1_init --> NoAction_31FINAL_T1_init
[2023-01-16 02:43:01,713 INFO  L479       ProductGenerator]: NoAction_31FINAL_accept_S5 --> NoAction_31FINAL_accept_S5
[2023-01-16 02:43:01,713 INFO  L483       ProductGenerator]: Handling product edge call: call _set_if_status_0(_if_status._set_if_status_0._value);
[2023-01-16 02:43:01,713 INFO  L483       ProductGenerator]: Handling product edge call: call _set_if_status_0(_if_status._set_if_status_0._value);
[2023-01-16 02:43:01,713 INFO  L483       ProductGenerator]: Handling product edge call: call _set_if_status_0(_if_status._set_if_status_0._value);
[2023-01-16 02:43:01,713 INFO  L479       ProductGenerator]: _check_out_failed.applyENTRY_T0_S2 --> _check_out_failed.applyENTRY_T0_S2
[2023-01-16 02:43:01,713 INFO  L479       ProductGenerator]: _check_out_failed.applyENTRY_T1_init --> _check_out_failed.applyENTRY_T1_init
[2023-01-16 02:43:01,713 INFO  L479       ProductGenerator]: _check_out_failed.applyENTRY_accept_S5 --> _check_out_failed.applyENTRY_accept_S5
[2023-01-16 02:43:01,713 INFO  L479       ProductGenerator]: _check_out_failed.applyENTRY_T0_S2 --> _check_out_failed.applyENTRY_T0_S2
[2023-01-16 02:43:01,714 INFO  L479       ProductGenerator]: _check_out_failed.applyENTRY_T1_init --> _check_out_failed.applyENTRY_T1_init
[2023-01-16 02:43:01,714 INFO  L479       ProductGenerator]: _check_out_failed.applyENTRY_accept_S5 --> _check_out_failed.applyENTRY_accept_S5
[2023-01-16 02:43:01,714 INFO  L479       ProductGenerator]: _curr_eq_zero.applyENTRY_T0_S2 --> _curr_eq_zero.applyENTRY_T0_S2
[2023-01-16 02:43:01,714 INFO  L479       ProductGenerator]: _curr_eq_zero.applyENTRY_T1_init --> _curr_eq_zero.applyENTRY_T1_init
[2023-01-16 02:43:01,714 INFO  L479       ProductGenerator]: _curr_eq_zero.applyENTRY_accept_S5 --> _curr_eq_zero.applyENTRY_accept_S5
[2023-01-16 02:43:01,714 INFO  L479       ProductGenerator]: _curr_eq_zero.applyENTRY_T0_S2 --> _curr_eq_zero.applyENTRY_T0_S2
[2023-01-16 02:43:01,714 INFO  L479       ProductGenerator]: _curr_eq_zero.applyENTRY_T1_init --> _curr_eq_zero.applyENTRY_T1_init
[2023-01-16 02:43:01,714 INFO  L479       ProductGenerator]: _curr_eq_zero.applyENTRY_accept_S5 --> _curr_eq_zero.applyENTRY_accept_S5
[2023-01-16 02:43:01,714 INFO  L479       ProductGenerator]: _xor_outport_0ENTRY_T0_S2 --> _xor_outport_0ENTRY_T0_S2
[2023-01-16 02:43:01,714 INFO  L479       ProductGenerator]: _xor_outport_0ENTRY_T1_init --> _xor_outport_0ENTRY_T1_init
[2023-01-16 02:43:01,714 INFO  L479       ProductGenerator]: _xor_outport_0ENTRY_accept_S5 --> _xor_outport_0ENTRY_accept_S5
[2023-01-16 02:43:01,714 INFO  L479       ProductGenerator]: mainFINAL_T0_S2 --> mainFINAL_T0_S2
[2023-01-16 02:43:01,714 INFO  L479       ProductGenerator]: mainFINAL_T1_init --> mainFINAL_T1_init
[2023-01-16 02:43:01,714 INFO  L479       ProductGenerator]: mainFINAL_accept_S5 --> mainFINAL_accept_S5
[2023-01-16 02:43:01,715 INFO  L479       ProductGenerator]: L564_T0_S2 --> L564_T0_S2
[2023-01-16 02:43:01,715 INFO  L479       ProductGenerator]: L564_T1_init --> L564_T1_init
[2023-01-16 02:43:01,715 INFO  L479       ProductGenerator]: L564_accept_S5 --> L564_accept_S5
[2023-01-16 02:43:01,715 INFO  L483       ProductGenerator]: Handling product edge call: call _check_out_failed.apply();
[2023-01-16 02:43:01,715 INFO  L483       ProductGenerator]: Handling product edge call: call _check_out_failed.apply();
[2023-01-16 02:43:01,715 INFO  L483       ProductGenerator]: Handling product edge call: call _check_out_failed.apply();
[2023-01-16 02:43:01,715 INFO  L479       ProductGenerator]: L672-1_T0_S2 --> L672-1_T0_S2
[2023-01-16 02:43:01,715 INFO  L479       ProductGenerator]: L672-1_T1_init --> L672-1_T1_init
[2023-01-16 02:43:01,715 INFO  L479       ProductGenerator]: L672-1_accept_S5 --> L672-1_accept_S5
[2023-01-16 02:43:01,715 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_30();
[2023-01-16 02:43:01,715 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_30();
[2023-01-16 02:43:01,715 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_30();
[2023-01-16 02:43:01,715 INFO  L479       ProductGenerator]: L727_T0_S2 --> L727_T0_S2
[2023-01-16 02:43:01,715 INFO  L479       ProductGenerator]: L727_T1_init --> L727_T1_init
[2023-01-16 02:43:01,715 INFO  L479       ProductGenerator]: L727_accept_S5 --> L727_accept_S5
[2023-01-16 02:43:01,716 INFO  L483       ProductGenerator]: Handling product edge call: call fwd_parent_0.apply();
[2023-01-16 02:43:01,716 INFO  L483       ProductGenerator]: Handling product edge call: call fwd_parent_0.apply();
[2023-01-16 02:43:01,716 INFO  L483       ProductGenerator]: Handling product edge call: call fwd_parent_0.apply();
[2023-01-16 02:43:01,716 INFO  L479       ProductGenerator]: L739_T0_S2 --> L739_T0_S2
[2023-01-16 02:43:01,716 INFO  L479       ProductGenerator]: L739_T1_init --> L739_T1_init
[2023-01-16 02:43:01,716 INFO  L479       ProductGenerator]: L739_accept_S5 --> L739_accept_S5
[2023-01-16 02:43:01,716 INFO  L479       ProductGenerator]: L740_T0_S2 --> L740_T0_S2
[2023-01-16 02:43:01,716 INFO  L479       ProductGenerator]: L740_T1_init --> L740_T1_init
[2023-01-16 02:43:01,716 INFO  L479       ProductGenerator]: L740_accept_S5 --> L740_accept_S5
[2023-01-16 02:43:01,716 INFO  L483       ProductGenerator]: Handling product edge call: call _curr_eq_zero.apply();
[2023-01-16 02:43:01,716 INFO  L483       ProductGenerator]: Handling product edge call: call _curr_eq_zero.apply();
[2023-01-16 02:43:01,716 INFO  L483       ProductGenerator]: Handling product edge call: call _curr_eq_zero.apply();
[2023-01-16 02:43:01,716 INFO  L479       ProductGenerator]: _set_if_status_0FINAL_T0_S2 --> _set_if_status_0FINAL_T0_S2
[2023-01-16 02:43:01,716 INFO  L479       ProductGenerator]: _set_if_status_0FINAL_T1_init --> _set_if_status_0FINAL_T1_init
[2023-01-16 02:43:01,716 INFO  L479       ProductGenerator]: _set_if_status_0FINAL_accept_S5 --> _set_if_status_0FINAL_accept_S5
[2023-01-16 02:43:01,716 INFO  L479       ProductGenerator]: L690_T0_S2 --> L690_T0_S2
[2023-01-16 02:43:01,717 INFO  L479       ProductGenerator]: L690_T1_init --> L690_T1_init
[2023-01-16 02:43:01,717 INFO  L479       ProductGenerator]: L690_accept_S5 --> L690_accept_S5
[2023-01-16 02:43:01,717 INFO  L479       ProductGenerator]: L934_T0_S2 --> L934_T0_S2
[2023-01-16 02:43:01,717 INFO  L479       ProductGenerator]: L934_T1_init --> L934_T1_init
[2023-01-16 02:43:01,717 INFO  L479       ProductGenerator]: L934_accept_S5 --> L934_accept_S5
[2023-01-16 02:43:01,717 INFO  L479       ProductGenerator]: _set_parent_0FINAL_T0_S2 --> _set_parent_0FINAL_T0_S2
[2023-01-16 02:43:01,717 INFO  L479       ProductGenerator]: _set_parent_0FINAL_T1_init --> _set_parent_0FINAL_T1_init
[2023-01-16 02:43:01,717 INFO  L479       ProductGenerator]: _set_parent_0FINAL_accept_S5 --> _set_parent_0FINAL_accept_S5
[2023-01-16 02:43:01,717 INFO  L479       ProductGenerator]: L689_T0_S2 --> L689_T0_S2
[2023-01-16 02:43:01,717 INFO  L479       ProductGenerator]: L689_T1_init --> L689_T1_init
[2023-01-16 02:43:01,717 INFO  L479       ProductGenerator]: L689_accept_S5 --> L689_accept_S5
[2023-01-16 02:43:01,718 INFO  L479       ProductGenerator]: L504_T0_S2 --> L504_T0_S2
[2023-01-16 02:43:01,718 INFO  L479       ProductGenerator]: L504_T1_init --> L504_T1_init
[2023-01-16 02:43:01,718 INFO  L479       ProductGenerator]: L504_accept_S5 --> L504_accept_S5
[2023-01-16 02:43:01,718 INFO  L479       ProductGenerator]: L504_T0_S2 --> L504_T0_S2
[2023-01-16 02:43:01,718 INFO  L479       ProductGenerator]: L504_T1_init --> L504_T1_init
[2023-01-16 02:43:01,718 INFO  L479       ProductGenerator]: L504_accept_S5 --> L504_accept_S5
[2023-01-16 02:43:01,718 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_25();
[2023-01-16 02:43:01,718 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_25();
[2023-01-16 02:43:01,718 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_25();
[2023-01-16 02:43:01,718 INFO  L479       ProductGenerator]: NoAction_18FINAL_T0_S2 --> NoAction_18FINAL_T0_S2
[2023-01-16 02:43:01,718 INFO  L479       ProductGenerator]: NoAction_18FINAL_T1_init --> NoAction_18FINAL_T1_init
[2023-01-16 02:43:01,718 INFO  L479       ProductGenerator]: NoAction_18FINAL_accept_S5 --> NoAction_18FINAL_accept_S5
[2023-01-16 02:43:01,719 INFO  L479       ProductGenerator]: L768_T0_S2 --> L768_T0_S2
[2023-01-16 02:43:01,719 INFO  L479       ProductGenerator]: L768_T1_init --> L768_T1_init
[2023-01-16 02:43:01,719 INFO  L479       ProductGenerator]: L768_accept_S5 --> L768_accept_S5
[2023-01-16 02:43:01,719 INFO  L479       ProductGenerator]: L771_T0_S2 --> L771_T0_S2
[2023-01-16 02:43:01,719 INFO  L479       ProductGenerator]: L771_T1_init --> L771_T1_init
[2023-01-16 02:43:01,719 INFO  L479       ProductGenerator]: L771_accept_S5 --> L771_accept_S5
[2023-01-16 02:43:01,719 INFO  L483       ProductGenerator]: Handling product edge call: call start();
[2023-01-16 02:43:01,719 INFO  L483       ProductGenerator]: Handling product edge call: call start();
[2023-01-16 02:43:01,719 INFO  L483       ProductGenerator]: Handling product edge call: call start();
[2023-01-16 02:43:01,719 INFO  L479       ProductGenerator]: default_route_0.applyENTRY_T0_S2 --> default_route_0.applyENTRY_T0_S2
[2023-01-16 02:43:01,719 INFO  L479       ProductGenerator]: default_route_0.applyENTRY_T1_init --> default_route_0.applyENTRY_T1_init
[2023-01-16 02:43:01,720 INFO  L479       ProductGenerator]: default_route_0.applyENTRY_accept_S5 --> default_route_0.applyENTRY_accept_S5
[2023-01-16 02:43:01,720 INFO  L479       ProductGenerator]: default_route_0.applyENTRY_T0_S2 --> default_route_0.applyENTRY_T0_S2
[2023-01-16 02:43:01,720 INFO  L479       ProductGenerator]: default_route_0.applyENTRY_T1_init --> default_route_0.applyENTRY_T1_init
[2023-01-16 02:43:01,720 INFO  L479       ProductGenerator]: default_route_0.applyENTRY_accept_S5 --> default_route_0.applyENTRY_accept_S5
[2023-01-16 02:43:01,720 INFO  L479       ProductGenerator]: set_out_port_0.applyENTRY_T0_S2 --> set_out_port_0.applyENTRY_T0_S2
[2023-01-16 02:43:01,720 INFO  L479       ProductGenerator]: set_out_port_0.applyENTRY_T1_init --> set_out_port_0.applyENTRY_T1_init
[2023-01-16 02:43:01,720 INFO  L479       ProductGenerator]: set_out_port_0.applyENTRY_accept_S5 --> set_out_port_0.applyENTRY_accept_S5
[2023-01-16 02:43:01,720 INFO  L479       ProductGenerator]: set_out_port_0.applyENTRY_T0_S2 --> set_out_port_0.applyENTRY_T0_S2
[2023-01-16 02:43:01,720 INFO  L479       ProductGenerator]: set_out_port_0.applyENTRY_T1_init --> set_out_port_0.applyENTRY_T1_init
[2023-01-16 02:43:01,720 INFO  L479       ProductGenerator]: set_out_port_0.applyENTRY_accept_S5 --> set_out_port_0.applyENTRY_accept_S5
[2023-01-16 02:43:01,720 INFO  L479       ProductGenerator]: towards_parentENTRY_T0_S2 --> towards_parentENTRY_T0_S2
[2023-01-16 02:43:01,720 INFO  L479       ProductGenerator]: towards_parentENTRY_T1_init --> towards_parentENTRY_T1_init
[2023-01-16 02:43:01,720 INFO  L479       ProductGenerator]: towards_parentENTRY_accept_S5 --> towards_parentENTRY_accept_S5
[2023-01-16 02:43:01,720 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_32();
[2023-01-16 02:43:01,721 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_32();
[2023-01-16 02:43:01,721 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_32();
[2023-01-16 02:43:01,721 INFO  L479       ProductGenerator]: L759_T0_S2 --> L759_T0_S2
[2023-01-16 02:43:01,721 INFO  L479       ProductGenerator]: L759_T1_init --> L759_T1_init
[2023-01-16 02:43:01,721 INFO  L479       ProductGenerator]: L759_accept_S5 --> L759_accept_S5
[2023-01-16 02:43:01,721 INFO  L483       ProductGenerator]: Handling product edge call: call _out_eq_zero.apply();
[2023-01-16 02:43:01,721 INFO  L483       ProductGenerator]: Handling product edge call: call _out_eq_zero.apply();
[2023-01-16 02:43:01,721 INFO  L483       ProductGenerator]: Handling product edge call: call _out_eq_zero.apply();
[2023-01-16 02:43:01,721 INFO  L479       ProductGenerator]: L425_T0_S2 --> L425_T0_S2
[2023-01-16 02:43:01,721 INFO  L479       ProductGenerator]: L425_T1_init --> L425_T1_init
[2023-01-16 02:43:01,721 INFO  L479       ProductGenerator]: L425_accept_S5 --> L425_accept_S5
[2023-01-16 02:43:01,721 INFO  L479       ProductGenerator]: L425_T0_S2 --> L425_T0_S2
[2023-01-16 02:43:01,722 INFO  L479       ProductGenerator]: L425_T1_init --> L425_T1_init
[2023-01-16 02:43:01,722 INFO  L479       ProductGenerator]: L425_accept_S5 --> L425_accept_S5
[2023-01-16 02:43:01,722 INFO  L479       ProductGenerator]: L722_T0_S2 --> L722_T0_S2
[2023-01-16 02:43:01,722 INFO  L479       ProductGenerator]: L722_T1_init --> L722_T1_init
[2023-01-16 02:43:01,722 INFO  L479       ProductGenerator]: L722_accept_S5 --> L722_accept_S5
[2023-01-16 02:43:01,722 INFO  L479       ProductGenerator]: L903_T0_S2 --> L903_T0_S2
[2023-01-16 02:43:01,722 INFO  L479       ProductGenerator]: L903_T1_init --> L903_T1_init
[2023-01-16 02:43:01,722 INFO  L479       ProductGenerator]: L903_accept_S5 --> L903_accept_S5
[2023-01-16 02:43:01,722 INFO  L479       ProductGenerator]: _curr_eq_ingress.applyENTRY_T0_S2 --> _curr_eq_ingress.applyENTRY_T0_S2
[2023-01-16 02:43:01,722 INFO  L479       ProductGenerator]: _curr_eq_ingress.applyENTRY_T1_init --> _curr_eq_ingress.applyENTRY_T1_init
[2023-01-16 02:43:01,722 INFO  L479       ProductGenerator]: _curr_eq_ingress.applyENTRY_accept_S5 --> _curr_eq_ingress.applyENTRY_accept_S5
[2023-01-16 02:43:01,722 INFO  L479       ProductGenerator]: _curr_eq_ingress.applyENTRY_T0_S2 --> _curr_eq_ingress.applyENTRY_T0_S2
[2023-01-16 02:43:01,722 INFO  L479       ProductGenerator]: _curr_eq_ingress.applyENTRY_T1_init --> _curr_eq_ingress.applyENTRY_T1_init
[2023-01-16 02:43:01,723 INFO  L479       ProductGenerator]: _curr_eq_ingress.applyENTRY_accept_S5 --> _curr_eq_ingress.applyENTRY_accept_S5
[2023-01-16 02:43:01,723 INFO  L479       ProductGenerator]: NoAction_28FINAL_T0_S2 --> NoAction_28FINAL_T0_S2
[2023-01-16 02:43:01,723 INFO  L479       ProductGenerator]: NoAction_28FINAL_T1_init --> NoAction_28FINAL_T1_init
[2023-01-16 02:43:01,723 INFO  L479       ProductGenerator]: NoAction_28FINAL_accept_S5 --> NoAction_28FINAL_accept_S5
[2023-01-16 02:43:01,723 INFO  L479       ProductGenerator]: L827-1_T0_S2 --> L827-1_T0_S2
[2023-01-16 02:43:01,723 INFO  L479       ProductGenerator]: L827-1_T1_init --> L827-1_T1_init
[2023-01-16 02:43:01,723 INFO  L479       ProductGenerator]: L827-1_accept_S5 --> L827-1_accept_S5
[2023-01-16 02:43:01,723 INFO  L479       ProductGenerator]: L827-1_T0_S2 --> L827-1_T0_S2
[2023-01-16 02:43:01,723 INFO  L479       ProductGenerator]: L827-1_T1_init --> L827-1_T1_init
[2023-01-16 02:43:01,723 INFO  L479       ProductGenerator]: L827-1_accept_S5 --> L827-1_accept_S5
[2023-01-16 02:43:01,723 INFO  L479       ProductGenerator]: L863_T0_S2 --> L863_T0_S2
[2023-01-16 02:43:01,724 INFO  L479       ProductGenerator]: L863_T1_init --> L863_T1_init
[2023-01-16 02:43:01,724 INFO  L479       ProductGenerator]: L863_accept_S5 --> L863_accept_S5
[2023-01-16 02:43:01,724 INFO  L479       ProductGenerator]: L863_T0_S2 --> L863_T0_S2
[2023-01-16 02:43:01,724 INFO  L479       ProductGenerator]: L863_T1_init --> L863_T1_init
[2023-01-16 02:43:01,724 INFO  L479       ProductGenerator]: L863_accept_S5 --> L863_accept_S5
[2023-01-16 02:43:01,724 INFO  L483       ProductGenerator]: Handling product edge call: call havocProcedure();
[2023-01-16 02:43:01,724 INFO  L483       ProductGenerator]: Handling product edge call: call havocProcedure();
[2023-01-16 02:43:01,724 INFO  L483       ProductGenerator]: Handling product edge call: call havocProcedure();
[2023-01-16 02:43:01,724 INFO  L479       ProductGenerator]: fwd_parent_0.applyENTRY_T0_S2 --> fwd_parent_0.applyENTRY_T0_S2
[2023-01-16 02:43:01,724 INFO  L479       ProductGenerator]: fwd_parent_0.applyENTRY_T1_init --> fwd_parent_0.applyENTRY_T1_init
[2023-01-16 02:43:01,724 INFO  L479       ProductGenerator]: fwd_parent_0.applyENTRY_accept_S5 --> fwd_parent_0.applyENTRY_accept_S5
[2023-01-16 02:43:01,724 INFO  L479       ProductGenerator]: fwd_parent_0.applyENTRY_T0_S2 --> fwd_parent_0.applyENTRY_T0_S2
[2023-01-16 02:43:01,725 INFO  L479       ProductGenerator]: fwd_parent_0.applyENTRY_T1_init --> fwd_parent_0.applyENTRY_T1_init
[2023-01-16 02:43:01,725 INFO  L479       ProductGenerator]: fwd_parent_0.applyENTRY_accept_S5 --> fwd_parent_0.applyENTRY_accept_S5
[2023-01-16 02:43:01,725 INFO  L483       ProductGenerator]: Handling product edge call: call set_default_route(default_route_0.set_default_route.send_to);
[2023-01-16 02:43:01,725 INFO  L483       ProductGenerator]: Handling product edge call: call set_default_route(default_route_0.set_default_route.send_to);
[2023-01-16 02:43:01,725 INFO  L483       ProductGenerator]: Handling product edge call: call set_default_route(default_route_0.set_default_route.send_to);
[2023-01-16 02:43:01,725 INFO  L479       ProductGenerator]: NoAction_21FINAL_T0_S2 --> NoAction_21FINAL_T0_S2
[2023-01-16 02:43:01,725 INFO  L479       ProductGenerator]: NoAction_21FINAL_T1_init --> NoAction_21FINAL_T1_init
[2023-01-16 02:43:01,725 INFO  L479       ProductGenerator]: NoAction_21FINAL_accept_S5 --> NoAction_21FINAL_accept_S5
[2023-01-16 02:43:01,725 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_33();
[2023-01-16 02:43:01,725 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_33();
[2023-01-16 02:43:01,725 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_33();
[2023-01-16 02:43:01,725 INFO  L479       ProductGenerator]: _send_on_parent_0FINAL_T0_S2 --> _send_on_parent_0FINAL_T0_S2
[2023-01-16 02:43:01,726 INFO  L479       ProductGenerator]: _send_on_parent_0FINAL_T1_init --> _send_on_parent_0FINAL_T1_init
[2023-01-16 02:43:01,726 INFO  L479       ProductGenerator]: _send_on_parent_0FINAL_accept_S5 --> _send_on_parent_0FINAL_accept_S5
[2023-01-16 02:43:01,726 INFO  L479       ProductGenerator]: L753_T0_S2 --> L753_T0_S2
[2023-01-16 02:43:01,726 INFO  L479       ProductGenerator]: L753_T1_init --> L753_T1_init
[2023-01-16 02:43:01,726 INFO  L479       ProductGenerator]: L753_accept_S5 --> L753_accept_S5
[2023-01-16 02:43:01,726 INFO  L479       ProductGenerator]: L738_T0_S2 --> L738_T0_S2
[2023-01-16 02:43:01,726 INFO  L479       ProductGenerator]: L738_T1_init --> L738_T1_init
[2023-01-16 02:43:01,726 INFO  L479       ProductGenerator]: L738_accept_S5 --> L738_accept_S5
[2023-01-16 02:43:01,726 INFO  L479       ProductGenerator]: _set_next_port_0ENTRY_T0_S2 --> _set_next_port_0ENTRY_T0_S2
[2023-01-16 02:43:01,726 INFO  L479       ProductGenerator]: _set_next_port_0ENTRY_T1_init --> _set_next_port_0ENTRY_T1_init
[2023-01-16 02:43:01,726 INFO  L479       ProductGenerator]: _set_next_port_0ENTRY_accept_S5 --> _set_next_port_0ENTRY_accept_S5
[2023-01-16 02:43:01,726 INFO  L483       ProductGenerator]: Handling product edge call: call _set_egress_port.apply();
[2023-01-16 02:43:01,726 INFO  L483       ProductGenerator]: Handling product edge call: call _set_egress_port.apply();
[2023-01-16 02:43:01,726 INFO  L483       ProductGenerator]: Handling product edge call: call _set_egress_port.apply();
[2023-01-16 02:43:01,726 INFO  L479       ProductGenerator]: L449-1_T0_S2 --> L449-1_T0_S2
[2023-01-16 02:43:01,727 INFO  L479       ProductGenerator]: L449-1_T1_init --> L449-1_T1_init
[2023-01-16 02:43:01,727 INFO  L479       ProductGenerator]: L449-1_accept_S5 --> L449-1_accept_S5
[2023-01-16 02:43:01,727 INFO  L479       ProductGenerator]: L869_T0_S2 --> L869_T0_S2
[2023-01-16 02:43:01,727 INFO  L479       ProductGenerator]: L869_T1_init --> L869_T1_init
[2023-01-16 02:43:01,727 INFO  L479       ProductGenerator]: L869_accept_S5 --> L869_accept_S5
[2023-01-16 02:43:01,727 INFO  L479       ProductGenerator]: L769_T0_S2 --> L769_T0_S2
[2023-01-16 02:43:01,727 INFO  L479       ProductGenerator]: L769_T1_init --> L769_T1_init
[2023-01-16 02:43:01,727 INFO  L479       ProductGenerator]: L769_accept_S5 --> L769_accept_S5
[2023-01-16 02:43:01,727 INFO  L483       ProductGenerator]: Handling product edge call: call _check_outport_status.apply();
[2023-01-16 02:43:01,727 INFO  L483       ProductGenerator]: Handling product edge call: call _check_outport_status.apply();
[2023-01-16 02:43:01,727 INFO  L483       ProductGenerator]: Handling product edge call: call _check_outport_status.apply();
[2023-01-16 02:43:01,727 INFO  L479       ProductGenerator]: L763_T0_S2 --> L763_T0_S2
[2023-01-16 02:43:01,727 INFO  L479       ProductGenerator]: L763_T1_init --> L763_T1_init
[2023-01-16 02:43:01,728 INFO  L479       ProductGenerator]: L763_accept_S5 --> L763_accept_S5
[2023-01-16 02:43:01,728 INFO  L479       ProductGenerator]: L485_T0_S2 --> L485_T0_S2
[2023-01-16 02:43:01,728 INFO  L479       ProductGenerator]: L485_T1_init --> L485_T1_init
[2023-01-16 02:43:01,728 INFO  L479       ProductGenerator]: L485_accept_S5 --> L485_accept_S5
[2023-01-16 02:43:01,728 INFO  L479       ProductGenerator]: L485_T0_S2 --> L485_T0_S2
[2023-01-16 02:43:01,728 INFO  L479       ProductGenerator]: L485_T1_init --> L485_T1_init
[2023-01-16 02:43:01,728 INFO  L479       ProductGenerator]: L485_accept_S5 --> L485_accept_S5
[2023-01-16 02:43:01,728 INFO  L483       ProductGenerator]: Handling product edge call: call main();
[2023-01-16 02:43:01,728 INFO  L483       ProductGenerator]: Handling product edge call: call main();
[2023-01-16 02:43:01,728 INFO  L483       ProductGenerator]: Handling product edge call: call main();
[2023-01-16 02:43:01,728 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_18();
[2023-01-16 02:43:01,728 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_18();
[2023-01-16 02:43:01,728 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_18();
[2023-01-16 02:43:01,729 INFO  L479       ProductGenerator]: L783_T0_S2 --> L783_T0_S2
[2023-01-16 02:43:01,729 INFO  L479       ProductGenerator]: L783_T1_init --> L783_T1_init
[2023-01-16 02:43:01,729 INFO  L479       ProductGenerator]: L783_accept_S5 --> L783_accept_S5
[2023-01-16 02:43:01,729 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_21();
[2023-01-16 02:43:01,729 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_21();
[2023-01-16 02:43:01,729 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_21();
[2023-01-16 02:43:01,729 INFO  L479       ProductGenerator]: L547-1_T0_S2 --> L547-1_T0_S2
[2023-01-16 02:43:01,729 INFO  L479       ProductGenerator]: L547-1_T1_init --> L547-1_T1_init
[2023-01-16 02:43:01,729 INFO  L479       ProductGenerator]: L547-1_accept_S5 --> L547-1_accept_S5
[2023-01-16 02:43:01,729 INFO  L479       ProductGenerator]: L946_T0_S2 --> L946_T0_S2
[2023-01-16 02:43:01,729 INFO  L479       ProductGenerator]: L946_T1_init --> L946_T1_init
[2023-01-16 02:43:01,729 INFO  L479       ProductGenerator]: L946_accept_S5 --> L946_accept_S5
[2023-01-16 02:43:01,729 INFO  L479       ProductGenerator]: L946_T0_S2 --> L946_T0_S2
[2023-01-16 02:43:01,729 INFO  L479       ProductGenerator]: L946_T1_init --> L946_T1_init
[2023-01-16 02:43:01,730 INFO  L479       ProductGenerator]: L946_accept_S5 --> L946_accept_S5
[2023-01-16 02:43:01,730 INFO  L479       ProductGenerator]: L755_T0_S2 --> L755_T0_S2
[2023-01-16 02:43:01,730 INFO  L479       ProductGenerator]: L755_T1_init --> L755_T1_init
[2023-01-16 02:43:01,730 INFO  L479       ProductGenerator]: L755_accept_S5 --> L755_accept_S5
[2023-01-16 02:43:01,730 INFO  L479       ProductGenerator]: L625-1_T0_S2 --> L625-1_T0_S2
[2023-01-16 02:43:01,730 INFO  L479       ProductGenerator]: L625-1_T1_init --> L625-1_T1_init
[2023-01-16 02:43:01,730 INFO  L479       ProductGenerator]: L625-1_accept_S5 --> L625-1_accept_S5
[2023-01-16 02:43:01,730 INFO  L479       ProductGenerator]: _set_parent_out.applyENTRY_T0_S2 --> _set_parent_out.applyENTRY_T0_S2
[2023-01-16 02:43:01,730 INFO  L479       ProductGenerator]: _set_parent_out.applyENTRY_T1_init --> _set_parent_out.applyENTRY_T1_init
[2023-01-16 02:43:01,730 INFO  L479       ProductGenerator]: _set_parent_out.applyENTRY_accept_S5 --> _set_parent_out.applyENTRY_accept_S5
[2023-01-16 02:43:01,730 INFO  L479       ProductGenerator]: _set_parent_out.applyENTRY_T0_S2 --> _set_parent_out.applyENTRY_T0_S2
[2023-01-16 02:43:01,730 INFO  L479       ProductGenerator]: _set_parent_out.applyENTRY_T1_init --> _set_parent_out.applyENTRY_T1_init
[2023-01-16 02:43:01,730 INFO  L479       ProductGenerator]: _set_parent_out.applyENTRY_accept_S5 --> _set_parent_out.applyENTRY_accept_S5
[2023-01-16 02:43:01,731 INFO  L479       ProductGenerator]: L757_T0_S2 --> L757_T0_S2
[2023-01-16 02:43:01,731 INFO  L479       ProductGenerator]: L757_T1_init --> L757_T1_init
[2023-01-16 02:43:01,731 INFO  L479       ProductGenerator]: L757_accept_S5 --> L757_accept_S5
[2023-01-16 02:43:01,731 INFO  L479       ProductGenerator]: L750_T0_S2 --> L750_T0_S2
[2023-01-16 02:43:01,731 INFO  L479       ProductGenerator]: L750_T1_init --> L750_T1_init
[2023-01-16 02:43:01,731 INFO  L479       ProductGenerator]: L750_accept_S5 --> L750_accept_S5
[2023-01-16 02:43:01,731 INFO  L479       ProductGenerator]: NoAction_19FINAL_T0_S2 --> NoAction_19FINAL_T0_S2
[2023-01-16 02:43:01,731 INFO  L479       ProductGenerator]: NoAction_19FINAL_T1_init --> NoAction_19FINAL_T1_init
[2023-01-16 02:43:01,731 INFO  L479       ProductGenerator]: NoAction_19FINAL_accept_S5 --> NoAction_19FINAL_accept_S5
[2023-01-16 02:43:01,731 INFO  L479       ProductGenerator]: L818_T0_S2 --> L818_T0_S2
[2023-01-16 02:43:01,731 INFO  L479       ProductGenerator]: L818_T1_init --> L818_T1_init
[2023-01-16 02:43:01,731 INFO  L479       ProductGenerator]: L818_accept_S5 --> L818_accept_S5
[2023-01-16 02:43:01,731 INFO  L479       ProductGenerator]: L818_T0_S2 --> L818_T0_S2
[2023-01-16 02:43:01,731 INFO  L479       ProductGenerator]: L818_T1_init --> L818_T1_init
[2023-01-16 02:43:01,731 INFO  L479       ProductGenerator]: L818_accept_S5 --> L818_accept_S5
[2023-01-16 02:43:01,732 INFO  L479       ProductGenerator]: L774_T0_S2 --> L774_T0_S2
[2023-01-16 02:43:01,732 INFO  L479       ProductGenerator]: L774_T1_init --> L774_T1_init
[2023-01-16 02:43:01,732 INFO  L479       ProductGenerator]: L774_accept_S5 --> L774_accept_S5
[2023-01-16 02:43:01,732 INFO  L479       ProductGenerator]: NoAction_25FINAL_T0_S2 --> NoAction_25FINAL_T0_S2
[2023-01-16 02:43:01,732 INFO  L479       ProductGenerator]: NoAction_25FINAL_T1_init --> NoAction_25FINAL_T1_init
[2023-01-16 02:43:01,732 INFO  L479       ProductGenerator]: NoAction_25FINAL_accept_S5 --> NoAction_25FINAL_accept_S5
[2023-01-16 02:43:01,732 INFO  L479       ProductGenerator]: L637-1_T0_S2 --> L637-1_T0_S2
[2023-01-16 02:43:01,732 INFO  L479       ProductGenerator]: L637-1_T1_init --> L637-1_T1_init
[2023-01-16 02:43:01,732 INFO  L479       ProductGenerator]: L637-1_accept_S5 --> L637-1_accept_S5
[2023-01-16 02:43:01,732 INFO  L479       ProductGenerator]: NoAction_32FINAL_T0_S2 --> NoAction_32FINAL_T0_S2
[2023-01-16 02:43:01,732 INFO  L479       ProductGenerator]: NoAction_32FINAL_T1_init --> NoAction_32FINAL_T1_init
[2023-01-16 02:43:01,732 INFO  L479       ProductGenerator]: NoAction_32FINAL_accept_S5 --> NoAction_32FINAL_accept_S5
[2023-01-16 02:43:01,732 INFO  L479       ProductGenerator]: L814_T0_S2 --> L814_T0_S2
[2023-01-16 02:43:01,732 INFO  L479       ProductGenerator]: L814_T1_init --> L814_T1_init
[2023-01-16 02:43:01,732 INFO  L479       ProductGenerator]: L814_accept_S5 --> L814_accept_S5
[2023-01-16 02:43:01,733 INFO  L479       ProductGenerator]: L814_T0_S2 --> L814_T0_S2
[2023-01-16 02:43:01,733 INFO  L479       ProductGenerator]: L814_T1_init --> L814_T1_init
[2023-01-16 02:43:01,733 INFO  L479       ProductGenerator]: L814_accept_S5 --> L814_accept_S5
[2023-01-16 02:43:01,733 INFO  L483       ProductGenerator]: Handling product edge call: call set_out_port_0.apply();
[2023-01-16 02:43:01,733 INFO  L483       ProductGenerator]: Handling product edge call: call set_out_port_0.apply();
[2023-01-16 02:43:01,733 INFO  L483       ProductGenerator]: Handling product edge call: call set_out_port_0.apply();
[2023-01-16 02:43:01,733 INFO  L479       ProductGenerator]: L912_T0_S2 --> L912_T0_S2
[2023-01-16 02:43:01,733 INFO  L479       ProductGenerator]: L912_T1_init --> L912_T1_init
[2023-01-16 02:43:01,733 INFO  L479       ProductGenerator]: L912_accept_S5 --> L912_accept_S5
[2023-01-16 02:43:01,733 INFO  L479       ProductGenerator]: L788_T0_S2 --> L788_T0_S2
[2023-01-16 02:43:01,733 INFO  L479       ProductGenerator]: L788_T1_init --> L788_T1_init
[2023-01-16 02:43:01,733 INFO  L479       ProductGenerator]: L788_accept_S5 --> L788_accept_S5
[2023-01-16 02:43:01,733 INFO  L479       ProductGenerator]: L582-1_T0_S2 --> L582-1_T0_S2
[2023-01-16 02:43:01,733 INFO  L479       ProductGenerator]: L582-1_T1_init --> L582-1_T1_init
[2023-01-16 02:43:01,734 INFO  L479       ProductGenerator]: L582-1_accept_S5 --> L582-1_accept_S5
[2023-01-16 02:43:01,734 INFO  L479       ProductGenerator]: _start_from_one_0FINAL_T0_S2 --> _start_from_one_0FINAL_T0_S2
[2023-01-16 02:43:01,734 INFO  L479       ProductGenerator]: _start_from_one_0FINAL_T1_init --> _start_from_one_0FINAL_T1_init
[2023-01-16 02:43:01,734 INFO  L479       ProductGenerator]: _start_from_one_0FINAL_accept_S5 --> _start_from_one_0FINAL_accept_S5
[2023-01-16 02:43:01,734 INFO  L479       ProductGenerator]: L789_T0_S2 --> L789_T0_S2
[2023-01-16 02:43:01,734 INFO  L479       ProductGenerator]: L789_T1_init --> L789_T1_init
[2023-01-16 02:43:01,734 INFO  L479       ProductGenerator]: L789_accept_S5 --> L789_accept_S5
[2023-01-16 02:43:01,734 INFO  L479       ProductGenerator]: NoAction_27FINAL_T0_S2 --> NoAction_27FINAL_T0_S2
[2023-01-16 02:43:01,734 INFO  L479       ProductGenerator]: NoAction_27FINAL_T1_init --> NoAction_27FINAL_T1_init
[2023-01-16 02:43:01,734 INFO  L479       ProductGenerator]: NoAction_27FINAL_accept_S5 --> NoAction_27FINAL_accept_S5
[2023-01-16 02:43:01,734 INFO  L479       ProductGenerator]: verifyChecksumFINAL_T0_S2 --> verifyChecksumFINAL_T0_S2
[2023-01-16 02:43:01,734 INFO  L479       ProductGenerator]: verifyChecksumFINAL_T1_init --> verifyChecksumFINAL_T1_init
[2023-01-16 02:43:01,734 INFO  L479       ProductGenerator]: verifyChecksumFINAL_accept_S5 --> verifyChecksumFINAL_accept_S5
[2023-01-16 02:43:01,734 INFO  L479       ProductGenerator]: L742_T0_S2 --> L742_T0_S2
[2023-01-16 02:43:01,735 INFO  L479       ProductGenerator]: L742_T1_init --> L742_T1_init
[2023-01-16 02:43:01,735 INFO  L479       ProductGenerator]: L742_accept_S5 --> L742_accept_S5
[2023-01-16 02:43:01,735 INFO  L483       ProductGenerator]: Handling product edge call: call computeChecksum();
[2023-01-16 02:43:01,735 INFO  L483       ProductGenerator]: Handling product edge call: call computeChecksum();
[2023-01-16 02:43:01,735 INFO  L483       ProductGenerator]: Handling product edge call: call computeChecksum();
[2023-01-16 02:43:01,735 INFO  L479       ProductGenerator]: set_dfs_tagsFINAL_T0_S2 --> set_dfs_tagsFINAL_T0_S2
[2023-01-16 02:43:01,735 INFO  L479       ProductGenerator]: set_dfs_tagsFINAL_T1_init --> set_dfs_tagsFINAL_T1_init
[2023-01-16 02:43:01,735 INFO  L479       ProductGenerator]: set_dfs_tagsFINAL_accept_S5 --> set_dfs_tagsFINAL_accept_S5
[2023-01-16 02:43:01,735 INFO  L479       ProductGenerator]: L761_T0_S2 --> L761_T0_S2
[2023-01-16 02:43:01,735 INFO  L479       ProductGenerator]: L761_T1_init --> L761_T1_init
[2023-01-16 02:43:01,735 INFO  L479       ProductGenerator]: L761_accept_S5 --> L761_accept_S5
[2023-01-16 02:43:01,735 INFO  L483       ProductGenerator]: Handling product edge call: call verifyChecksum();
[2023-01-16 02:43:01,735 INFO  L483       ProductGenerator]: Handling product edge call: call verifyChecksum();
[2023-01-16 02:43:01,735 INFO  L483       ProductGenerator]: Handling product edge call: call verifyChecksum();
[2023-01-16 02:43:01,736 INFO  L479       ProductGenerator]: _if_status.applyENTRY_T0_S2 --> _if_status.applyENTRY_T0_S2
[2023-01-16 02:43:01,736 INFO  L479       ProductGenerator]: _if_status.applyENTRY_T1_init --> _if_status.applyENTRY_T1_init
[2023-01-16 02:43:01,736 INFO  L479       ProductGenerator]: _if_status.applyENTRY_accept_S5 --> _if_status.applyENTRY_accept_S5
[2023-01-16 02:43:01,736 INFO  L479       ProductGenerator]: _if_status.applyENTRY_T0_S2 --> _if_status.applyENTRY_T0_S2
[2023-01-16 02:43:01,736 INFO  L479       ProductGenerator]: _if_status.applyENTRY_T1_init --> _if_status.applyENTRY_T1_init
[2023-01-16 02:43:01,736 INFO  L479       ProductGenerator]: _if_status.applyENTRY_accept_S5 --> _if_status.applyENTRY_accept_S5
[2023-01-16 02:43:01,736 INFO  L479       ProductGenerator]: ingressENTRY_T0_S2 --> ingressENTRY_T0_S2
[2023-01-16 02:43:01,736 INFO  L479       ProductGenerator]: ingressENTRY_T1_init --> ingressENTRY_T1_init
[2023-01-16 02:43:01,736 INFO  L479       ProductGenerator]: ingressENTRY_accept_S5 --> ingressENTRY_accept_S5
[2023-01-16 02:43:01,736 INFO  L479       ProductGenerator]: ingressENTRY_T0_S2 --> ingressENTRY_T0_S2
[2023-01-16 02:43:01,736 INFO  L479       ProductGenerator]: ingressENTRY_T1_init --> ingressENTRY_T1_init
[2023-01-16 02:43:01,736 INFO  L479       ProductGenerator]: ingressENTRY_accept_S5 --> ingressENTRY_accept_S5
[2023-01-16 02:43:01,736 INFO  L479       ProductGenerator]: L752_T0_S2 --> L752_T0_S2
[2023-01-16 02:43:01,736 INFO  L479       ProductGenerator]: L752_T1_init --> L752_T1_init
[2023-01-16 02:43:01,737 INFO  L479       ProductGenerator]: L752_accept_S5 --> L752_accept_S5
[2023-01-16 02:43:01,737 INFO  L479       ProductGenerator]: L786_T0_S2 --> L786_T0_S2
[2023-01-16 02:43:01,737 INFO  L479       ProductGenerator]: L786_T1_init --> L786_T1_init
[2023-01-16 02:43:01,737 INFO  L479       ProductGenerator]: L786_accept_S5 --> L786_accept_S5
[2023-01-16 02:43:01,737 INFO  L479       ProductGenerator]: L731_T0_S2 --> L731_T0_S2
[2023-01-16 02:43:01,737 INFO  L479       ProductGenerator]: L731_T1_init --> L731_T1_init
[2023-01-16 02:43:01,737 INFO  L479       ProductGenerator]: L731_accept_S5 --> L731_accept_S5
[2023-01-16 02:43:01,737 INFO  L479       ProductGenerator]: L754_T0_S2 --> L754_T0_S2
[2023-01-16 02:43:01,737 INFO  L479       ProductGenerator]: L754_T1_init --> L754_T1_init
[2023-01-16 02:43:01,737 INFO  L479       ProductGenerator]: L754_accept_S5 --> L754_accept_S5
[2023-01-16 02:43:01,737 INFO  L479       ProductGenerator]: computeChecksumFINAL_T0_S2 --> computeChecksumFINAL_T0_S2
[2023-01-16 02:43:01,737 INFO  L479       ProductGenerator]: computeChecksumFINAL_T1_init --> computeChecksumFINAL_T1_init
[2023-01-16 02:43:01,737 INFO  L479       ProductGenerator]: computeChecksumFINAL_accept_S5 --> computeChecksumFINAL_accept_S5
[2023-01-16 02:43:01,737 INFO  L479       ProductGenerator]: L648_T0_S2 --> L648_T0_S2
[2023-01-16 02:43:01,738 INFO  L479       ProductGenerator]: L648_T1_init --> L648_T1_init
[2023-01-16 02:43:01,738 INFO  L479       ProductGenerator]: L648_accept_S5 --> L648_accept_S5
[2023-01-16 02:43:01,738 INFO  L479       ProductGenerator]: L751_T0_S2 --> L751_T0_S2
[2023-01-16 02:43:01,738 INFO  L479       ProductGenerator]: L751_T1_init --> L751_T1_init
[2023-01-16 02:43:01,738 INFO  L479       ProductGenerator]: L751_accept_S5 --> L751_accept_S5
[2023-01-16 02:43:01,738 INFO  L479       ProductGenerator]: L514_T0_S2 --> L514_T0_S2
[2023-01-16 02:43:01,738 INFO  L479       ProductGenerator]: L514_T1_init --> L514_T1_init
[2023-01-16 02:43:01,738 INFO  L479       ProductGenerator]: L514_accept_S5 --> L514_accept_S5
[2023-01-16 02:43:01,738 INFO  L479       ProductGenerator]: L756_T0_S2 --> L756_T0_S2
[2023-01-16 02:43:01,738 INFO  L479       ProductGenerator]: L756_T1_init --> L756_T1_init
[2023-01-16 02:43:01,739 INFO  L479       ProductGenerator]: L756_accept_S5 --> L756_accept_S5
[2023-01-16 02:43:01,739 INFO  L479       ProductGenerator]: _parser_ParserImplFINAL_T0_S2 --> _parser_ParserImplFINAL_T0_S2
[2023-01-16 02:43:01,739 INFO  L479       ProductGenerator]: _parser_ParserImplFINAL_T1_init --> _parser_ParserImplFINAL_T1_init
[2023-01-16 02:43:01,739 INFO  L479       ProductGenerator]: _parser_ParserImplFINAL_accept_S5 --> _parser_ParserImplFINAL_accept_S5
[2023-01-16 02:43:01,739 INFO  L479       ProductGenerator]: L449_T0_S2 --> L449_T0_S2
[2023-01-16 02:43:01,739 INFO  L479       ProductGenerator]: L449_T1_init --> L449_T1_init
[2023-01-16 02:43:01,739 INFO  L479       ProductGenerator]: L449_accept_S5 --> L449_accept_S5
[2023-01-16 02:43:01,739 INFO  L479       ProductGenerator]: L449_T0_S2 --> L449_T0_S2
[2023-01-16 02:43:01,739 INFO  L479       ProductGenerator]: L449_T1_init --> L449_T1_init
[2023-01-16 02:43:01,739 INFO  L479       ProductGenerator]: L449_accept_S5 --> L449_accept_S5
[2023-01-16 02:43:01,739 INFO  L479       ProductGenerator]: L946-1_T0_S2 --> L946-1_T0_S2
[2023-01-16 02:43:01,739 INFO  L479       ProductGenerator]: L946-1_T1_init --> L946-1_T1_init
[2023-01-16 02:43:01,739 INFO  L479       ProductGenerator]: L946-1_accept_S5 --> L946-1_accept_S5
[2023-01-16 02:43:01,739 INFO  L479       ProductGenerator]: _start_from_one_0ENTRY_T0_S2 --> _start_from_one_0ENTRY_T0_S2
[2023-01-16 02:43:01,740 INFO  L479       ProductGenerator]: _start_from_one_0ENTRY_T1_init --> _start_from_one_0ENTRY_T1_init
[2023-01-16 02:43:01,740 INFO  L479       ProductGenerator]: _start_from_one_0ENTRY_accept_S5 --> _start_from_one_0ENTRY_accept_S5
[2023-01-16 02:43:01,740 INFO  L483       ProductGenerator]: Handling product edge call: call _starting_port_meta_0(_set_egress_port._starting_port_meta_0.port_state);
[2023-01-16 02:43:01,740 INFO  L483       ProductGenerator]: Handling product edge call: call _starting_port_meta_0(_set_egress_port._starting_port_meta_0.port_state);
[2023-01-16 02:43:01,740 INFO  L483       ProductGenerator]: Handling product edge call: call _starting_port_meta_0(_set_egress_port._starting_port_meta_0.port_state);
[2023-01-16 02:43:01,740 INFO  L479       ProductGenerator]: L864-1_T0_S2 --> L864-1_T0_S2
[2023-01-16 02:43:01,740 INFO  L479       ProductGenerator]: L864-1_T1_init --> L864-1_T1_init
[2023-01-16 02:43:01,740 INFO  L479       ProductGenerator]: L864-1_accept_S5 --> L864-1_accept_S5
[2023-01-16 02:43:01,740 INFO  L479       ProductGenerator]: L870_T0_S2 --> L870_T0_S2
[2023-01-16 02:43:01,740 INFO  L479       ProductGenerator]: L870_T1_init --> L870_T1_init
[2023-01-16 02:43:01,740 INFO  L479       ProductGenerator]: L870_accept_S5 --> L870_accept_S5
[2023-01-16 02:43:01,740 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_28();
[2023-01-16 02:43:01,740 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_28();
[2023-01-16 02:43:01,741 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_28();
[2023-01-16 02:43:01,741 INFO  L479       ProductGenerator]: L720_T0_S2 --> L720_T0_S2
[2023-01-16 02:43:01,741 INFO  L479       ProductGenerator]: L720_T1_init --> L720_T1_init
[2023-01-16 02:43:01,741 INFO  L479       ProductGenerator]: L720_accept_S5 --> L720_accept_S5
[2023-01-16 02:43:01,741 INFO  L479       ProductGenerator]: L764_T0_S2 --> L764_T0_S2
[2023-01-16 02:43:01,741 INFO  L479       ProductGenerator]: L764_T1_init --> L764_T1_init
[2023-01-16 02:43:01,741 INFO  L479       ProductGenerator]: L764_accept_S5 --> L764_accept_S5
[2023-01-16 02:43:01,741 INFO  L479       ProductGenerator]: L785_T0_S2 --> L785_T0_S2
[2023-01-16 02:43:01,741 INFO  L479       ProductGenerator]: L785_T1_init --> L785_T1_init
[2023-01-16 02:43:01,741 INFO  L479       ProductGenerator]: L785_accept_S5 --> L785_accept_S5
[2023-01-16 02:43:01,741 INFO  L479       ProductGenerator]: L766_T0_S2 --> L766_T0_S2
[2023-01-16 02:43:01,741 INFO  L479       ProductGenerator]: L766_T1_init --> L766_T1_init
[2023-01-16 02:43:01,741 INFO  L479       ProductGenerator]: L766_accept_S5 --> L766_accept_S5
[2023-01-16 02:43:01,741 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_27();
[2023-01-16 02:43:01,742 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_27();
[2023-01-16 02:43:01,742 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_27();
[2023-01-16 02:43:01,742 INFO  L479       ProductGenerator]: NoAction_26FINAL_T0_S2 --> NoAction_26FINAL_T0_S2
[2023-01-16 02:43:01,742 INFO  L479       ProductGenerator]: NoAction_26FINAL_T1_init --> NoAction_26FINAL_T1_init
[2023-01-16 02:43:01,742 INFO  L479       ProductGenerator]: NoAction_26FINAL_accept_S5 --> NoAction_26FINAL_accept_S5
[2023-01-16 02:43:01,742 INFO  L479       ProductGenerator]: L922-1_T0_S2 --> L922-1_T0_S2
[2023-01-16 02:43:01,742 INFO  L479       ProductGenerator]: L922-1_T1_init --> L922-1_T1_init
[2023-01-16 02:43:01,742 INFO  L479       ProductGenerator]: L922-1_accept_S5 --> L922-1_accept_S5
[2023-01-16 02:43:01,742 INFO  L479       ProductGenerator]: L485-1_T0_S2 --> L485-1_T0_S2
[2023-01-16 02:43:01,742 INFO  L479       ProductGenerator]: L485-1_T1_init --> L485-1_T1_init
[2023-01-16 02:43:01,742 INFO  L479       ProductGenerator]: L485-1_accept_S5 --> L485-1_accept_S5
[2023-01-16 02:43:01,742 INFO  L479       ProductGenerator]: NoAction_22FINAL_T0_S2 --> NoAction_22FINAL_T0_S2
[2023-01-16 02:43:01,742 INFO  L479       ProductGenerator]: NoAction_22FINAL_T1_init --> NoAction_22FINAL_T1_init
[2023-01-16 02:43:01,742 INFO  L479       ProductGenerator]: NoAction_22FINAL_accept_S5 --> NoAction_22FINAL_accept_S5
[2023-01-16 02:43:01,742 INFO  L479       ProductGenerator]: L529_T0_S2 --> L529_T0_S2
[2023-01-16 02:43:01,742 INFO  L479       ProductGenerator]: L529_T1_init --> L529_T1_init
[2023-01-16 02:43:01,743 INFO  L479       ProductGenerator]: L529_accept_S5 --> L529_accept_S5
[2023-01-16 02:43:01,743 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_22();
[2023-01-16 02:43:01,743 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_22();
[2023-01-16 02:43:01,743 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_22();
[2023-01-16 02:43:01,743 INFO  L479       ProductGenerator]: L773_T0_S2 --> L773_T0_S2
[2023-01-16 02:43:01,743 INFO  L479       ProductGenerator]: L773_T1_init --> L773_T1_init
[2023-01-16 02:43:01,743 INFO  L479       ProductGenerator]: L773_accept_S5 --> L773_accept_S5
[2023-01-16 02:43:01,743 INFO  L483       ProductGenerator]: Handling product edge call: call set_dfs_tags();
[2023-01-16 02:43:01,743 INFO  L483       ProductGenerator]: Handling product edge call: call set_dfs_tags();
[2023-01-16 02:43:01,743 INFO  L483       ProductGenerator]: Handling product edge call: call set_dfs_tags();
[2023-01-16 02:43:01,743 INFO  L479       ProductGenerator]: L767_T0_S2 --> L767_T0_S2
[2023-01-16 02:43:01,743 INFO  L479       ProductGenerator]: L767_T1_init --> L767_T1_init
[2023-01-16 02:43:01,743 INFO  L479       ProductGenerator]: L767_accept_S5 --> L767_accept_S5
[2023-01-16 02:43:01,743 INFO  L483       ProductGenerator]: Handling product edge call: call _try_next.apply();
[2023-01-16 02:43:01,744 INFO  L483       ProductGenerator]: Handling product edge call: call _try_next.apply();
[2023-01-16 02:43:01,744 INFO  L483       ProductGenerator]: Handling product edge call: call _try_next.apply();
[2023-01-16 02:43:01,744 INFO  L479       ProductGenerator]: L775_T0_S2 --> L775_T0_S2
[2023-01-16 02:43:01,744 INFO  L479       ProductGenerator]: L775_T1_init --> L775_T1_init
[2023-01-16 02:43:01,744 INFO  L479       ProductGenerator]: L775_accept_S5 --> L775_accept_S5
[2023-01-16 02:43:01,744 INFO  L483       ProductGenerator]: Handling product edge call: call _set_next_port_0();
[2023-01-16 02:43:01,744 INFO  L483       ProductGenerator]: Handling product edge call: call _set_next_port_0();
[2023-01-16 02:43:01,744 INFO  L483       ProductGenerator]: Handling product edge call: call _set_next_port_0();
[2023-01-16 02:43:01,744 INFO  L479       ProductGenerator]: L743_T0_S2 --> L743_T0_S2
[2023-01-16 02:43:01,744 INFO  L479       ProductGenerator]: L743_T1_init --> L743_T1_init
[2023-01-16 02:43:01,744 INFO  L479       ProductGenerator]: L743_accept_S5 --> L743_accept_S5
[2023-01-16 02:43:01,744 INFO  L483       ProductGenerator]: Handling product edge call: call _start_from_one_0();
[2023-01-16 02:43:01,744 INFO  L483       ProductGenerator]: Handling product edge call: call _start_from_one_0();
[2023-01-16 02:43:01,744 INFO  L483       ProductGenerator]: Handling product edge call: call _start_from_one_0();
[2023-01-16 02:43:01,745 INFO  L479       ProductGenerator]: L637_T0_S2 --> L637_T0_S2
[2023-01-16 02:43:01,745 INFO  L479       ProductGenerator]: L637_T1_init --> L637_T1_init
[2023-01-16 02:43:01,745 INFO  L479       ProductGenerator]: L637_accept_S5 --> L637_accept_S5
[2023-01-16 02:43:01,745 INFO  L479       ProductGenerator]: L637_T0_S2 --> L637_T0_S2
[2023-01-16 02:43:01,745 INFO  L479       ProductGenerator]: L637_T1_init --> L637_T1_init
[2023-01-16 02:43:01,745 INFO  L479       ProductGenerator]: L637_accept_S5 --> L637_accept_S5
[2023-01-16 02:43:01,745 INFO  L479       ProductGenerator]: L770_T0_S2 --> L770_T0_S2
[2023-01-16 02:43:01,745 INFO  L479       ProductGenerator]: L770_T1_init --> L770_T1_init
[2023-01-16 02:43:01,745 INFO  L479       ProductGenerator]: L770_accept_S5 --> L770_accept_S5
[2023-01-16 02:43:01,745 INFO  L479       ProductGenerator]: set_dfs_tagsENTRY_T0_S2 --> set_dfs_tagsENTRY_T0_S2
[2023-01-16 02:43:01,745 INFO  L479       ProductGenerator]: set_dfs_tagsENTRY_T1_init --> set_dfs_tagsENTRY_T1_init
[2023-01-16 02:43:01,745 INFO  L479       ProductGenerator]: set_dfs_tagsENTRY_accept_S5 --> set_dfs_tagsENTRY_accept_S5
[2023-01-16 02:43:01,745 INFO  L479       ProductGenerator]: L876-1_T0_S2 --> L876-1_T0_S2
[2023-01-16 02:43:01,745 INFO  L479       ProductGenerator]: L876-1_T1_init --> L876-1_T1_init
[2023-01-16 02:43:01,745 INFO  L479       ProductGenerator]: L876-1_accept_S5 --> L876-1_accept_S5
[2023-01-16 02:43:01,745 INFO  L479       ProductGenerator]: L876-1_T0_S2 --> L876-1_T0_S2
[2023-01-16 02:43:01,746 INFO  L479       ProductGenerator]: L876-1_T1_init --> L876-1_T1_init
[2023-01-16 02:43:01,746 INFO  L479       ProductGenerator]: L876-1_accept_S5 --> L876-1_accept_S5
[2023-01-16 02:43:01,746 INFO  L479       ProductGenerator]: L461-1_T0_S2 --> L461-1_T0_S2
[2023-01-16 02:43:01,746 INFO  L479       ProductGenerator]: L461-1_T1_init --> L461-1_T1_init
[2023-01-16 02:43:01,746 INFO  L479       ProductGenerator]: L461-1_accept_S5 --> L461-1_accept_S5
[2023-01-16 02:43:01,746 INFO  L479       ProductGenerator]: L902_T0_S2 --> L902_T0_S2
[2023-01-16 02:43:01,746 INFO  L479       ProductGenerator]: L902_T1_init --> L902_T1_init
[2023-01-16 02:43:01,746 INFO  L479       ProductGenerator]: L902_accept_S5 --> L902_accept_S5
[2023-01-16 02:43:01,746 INFO  L479       ProductGenerator]: _check_outport_status.applyENTRY_T0_S2 --> _check_outport_status.applyENTRY_T0_S2
[2023-01-16 02:43:01,746 INFO  L479       ProductGenerator]: _check_outport_status.applyENTRY_T1_init --> _check_outport_status.applyENTRY_T1_init
[2023-01-16 02:43:01,746 INFO  L479       ProductGenerator]: _check_outport_status.applyENTRY_accept_S5 --> _check_outport_status.applyENTRY_accept_S5
[2023-01-16 02:43:01,746 INFO  L479       ProductGenerator]: _check_outport_status.applyENTRY_T0_S2 --> _check_outport_status.applyENTRY_T0_S2
[2023-01-16 02:43:01,746 INFO  L479       ProductGenerator]: _check_outport_status.applyENTRY_T1_init --> _check_outport_status.applyENTRY_T1_init
[2023-01-16 02:43:01,746 INFO  L479       ProductGenerator]: _check_outport_status.applyENTRY_accept_S5 --> _check_outport_status.applyENTRY_accept_S5
[2023-01-16 02:43:01,747 INFO  L479       ProductGenerator]: L582_T0_S2 --> L582_T0_S2
[2023-01-16 02:43:01,747 INFO  L479       ProductGenerator]: L582_T1_init --> L582_T1_init
[2023-01-16 02:43:01,747 INFO  L479       ProductGenerator]: L582_accept_S5 --> L582_accept_S5
[2023-01-16 02:43:01,747 INFO  L479       ProductGenerator]: L582_T0_S2 --> L582_T0_S2
[2023-01-16 02:43:01,747 INFO  L479       ProductGenerator]: L582_T1_init --> L582_T1_init
[2023-01-16 02:43:01,747 INFO  L479       ProductGenerator]: L582_accept_S5 --> L582_accept_S5
[2023-01-16 02:43:01,747 INFO  L479       ProductGenerator]: L734_T0_S2 --> L734_T0_S2
[2023-01-16 02:43:01,747 INFO  L479       ProductGenerator]: L734_T1_init --> L734_T1_init
[2023-01-16 02:43:01,747 INFO  L479       ProductGenerator]: L734_accept_S5 --> L734_accept_S5
[2023-01-16 02:43:01,747 INFO  L479       ProductGenerator]: L780_T0_S2 --> L780_T0_S2
[2023-01-16 02:43:01,747 INFO  L479       ProductGenerator]: L780_T1_init --> L780_T1_init
[2023-01-16 02:43:01,747 INFO  L479       ProductGenerator]: L780_accept_S5 --> L780_accept_S5
[2023-01-16 02:43:01,747 INFO  L483       ProductGenerator]: Handling product edge call: call _skip_failures_0(_check_out_failed._skip_failures_0._working);
[2023-01-16 02:43:01,747 INFO  L483       ProductGenerator]: Handling product edge call: call _skip_failures_0(_check_out_failed._skip_failures_0._working);
[2023-01-16 02:43:01,747 INFO  L483       ProductGenerator]: Handling product edge call: call _skip_failures_0(_check_out_failed._skip_failures_0._working);
[2023-01-16 02:43:01,748 INFO  L483       ProductGenerator]: Handling product edge call: call _set_parent_out.apply();
[2023-01-16 02:43:01,748 INFO  L483       ProductGenerator]: Handling product edge call: call _set_parent_out.apply();
[2023-01-16 02:43:01,748 INFO  L483       ProductGenerator]: Handling product edge call: call _set_parent_out.apply();
[2023-01-16 02:43:01,748 INFO  L479       ProductGenerator]: all_ports_status.writeFINAL_T0_S2 --> all_ports_status.writeFINAL_T0_S2
[2023-01-16 02:43:01,748 INFO  L479       ProductGenerator]: all_ports_status.writeFINAL_T1_init --> all_ports_status.writeFINAL_T1_init
[2023-01-16 02:43:01,748 INFO  L479       ProductGenerator]: all_ports_status.writeFINAL_accept_S5 --> all_ports_status.writeFINAL_accept_S5
[2023-01-16 02:43:01,748 INFO  L479       ProductGenerator]: L805-1_T0_S2 --> L805-1_T0_S2
[2023-01-16 02:43:01,748 INFO  L479       ProductGenerator]: L805-1_T1_init --> L805-1_T1_init
[2023-01-16 02:43:01,748 INFO  L479       ProductGenerator]: L805-1_accept_S5 --> L805-1_accept_S5
[2023-01-16 02:43:01,748 INFO  L479       ProductGenerator]: L805-1_T0_S2 --> L805-1_T0_S2
[2023-01-16 02:43:01,748 INFO  L479       ProductGenerator]: L805-1_T1_init --> L805-1_T1_init
[2023-01-16 02:43:01,748 INFO  L479       ProductGenerator]: L805-1_accept_S5 --> L805-1_accept_S5
[2023-01-16 02:43:01,748 INFO  L479       ProductGenerator]: L745_T0_S2 --> L745_T0_S2
[2023-01-16 02:43:01,748 INFO  L479       ProductGenerator]: L745_T1_init --> L745_T1_init
[2023-01-16 02:43:01,749 INFO  L479       ProductGenerator]: L745_accept_S5 --> L745_accept_S5
[2023-01-16 02:43:01,749 INFO  L479       ProductGenerator]: L826_T0_S2 --> L826_T0_S2
[2023-01-16 02:43:01,749 INFO  L479       ProductGenerator]: L826_T1_init --> L826_T1_init
[2023-01-16 02:43:01,749 INFO  L479       ProductGenerator]: L826_accept_S5 --> L826_accept_S5
[2023-01-16 02:43:01,749 INFO  L479       ProductGenerator]: L826_T0_S2 --> L826_T0_S2
[2023-01-16 02:43:01,749 INFO  L479       ProductGenerator]: L826_T1_init --> L826_T1_init
[2023-01-16 02:43:01,749 INFO  L479       ProductGenerator]: L826_accept_S5 --> L826_accept_S5
[2023-01-16 02:43:01,749 INFO  L479       ProductGenerator]: L760_T0_S2 --> L760_T0_S2
[2023-01-16 02:43:01,749 INFO  L479       ProductGenerator]: L760_T1_init --> L760_T1_init
[2023-01-16 02:43:01,749 INFO  L479       ProductGenerator]: L760_accept_S5 --> L760_accept_S5
[2023-01-16 02:43:01,749 INFO  L479       ProductGenerator]: set_out_metaFINAL_T0_S2 --> set_out_metaFINAL_T0_S2
[2023-01-16 02:43:01,749 INFO  L479       ProductGenerator]: set_out_metaFINAL_T1_init --> set_out_metaFINAL_T1_init
[2023-01-16 02:43:01,749 INFO  L479       ProductGenerator]: set_out_metaFINAL_accept_S5 --> set_out_metaFINAL_accept_S5
[2023-01-16 02:43:01,749 INFO  L479       ProductGenerator]: L700-1_T0_S2 --> L700-1_T0_S2
[2023-01-16 02:43:01,750 INFO  L479       ProductGenerator]: L700-1_T1_init --> L700-1_T1_init
[2023-01-16 02:43:01,750 INFO  L479       ProductGenerator]: L700-1_accept_S5 --> L700-1_accept_S5
[2023-01-16 02:43:01,750 INFO  L483       ProductGenerator]: Handling product edge call: call _hit_depth.apply();
[2023-01-16 02:43:01,750 INFO  L483       ProductGenerator]: Handling product edge call: call _hit_depth.apply();
[2023-01-16 02:43:01,750 INFO  L483       ProductGenerator]: Handling product edge call: call _hit_depth.apply();
[2023-01-16 02:43:01,750 INFO  L479       ProductGenerator]: _send_to_parent_0ENTRY_T0_S2 --> _send_to_parent_0ENTRY_T0_S2
[2023-01-16 02:43:01,750 INFO  L479       ProductGenerator]: _send_to_parent_0ENTRY_T1_init --> _send_to_parent_0ENTRY_T1_init
[2023-01-16 02:43:01,750 INFO  L479       ProductGenerator]: _send_to_parent_0ENTRY_accept_S5 --> _send_to_parent_0ENTRY_accept_S5
[2023-01-16 02:43:01,750 INFO  L479       ProductGenerator]: L687_T0_S2 --> L687_T0_S2
[2023-01-16 02:43:01,750 INFO  L479       ProductGenerator]: L687_T1_init --> L687_T1_init
[2023-01-16 02:43:01,750 INFO  L479       ProductGenerator]: L687_accept_S5 --> L687_accept_S5
[2023-01-16 02:43:01,750 INFO  L479       ProductGenerator]: L688_T0_S2 --> L688_T0_S2
[2023-01-16 02:43:01,750 INFO  L479       ProductGenerator]: L688_T1_init --> L688_T1_init
[2023-01-16 02:43:01,750 INFO  L479       ProductGenerator]: L688_accept_S5 --> L688_accept_S5
[2023-01-16 02:43:01,751 INFO  L479       ProductGenerator]: L437_T0_S2 --> L437_T0_S2
[2023-01-16 02:43:01,751 INFO  L479       ProductGenerator]: L437_T1_init --> L437_T1_init
[2023-01-16 02:43:01,751 INFO  L479       ProductGenerator]: L437_accept_S5 --> L437_accept_S5
[2023-01-16 02:43:01,751 INFO  L479       ProductGenerator]: L437_T0_S2 --> L437_T0_S2
[2023-01-16 02:43:01,751 INFO  L479       ProductGenerator]: L437_T1_init --> L437_T1_init
[2023-01-16 02:43:01,751 INFO  L479       ProductGenerator]: L437_accept_S5 --> L437_accept_S5
[2023-01-16 02:43:01,751 INFO  L479       ProductGenerator]: _hit_depth.applyENTRY_T0_S2 --> _hit_depth.applyENTRY_T0_S2
[2023-01-16 02:43:01,751 INFO  L479       ProductGenerator]: _hit_depth.applyENTRY_T1_init --> _hit_depth.applyENTRY_T1_init
[2023-01-16 02:43:01,751 INFO  L479       ProductGenerator]: _hit_depth.applyENTRY_accept_S5 --> _hit_depth.applyENTRY_accept_S5
[2023-01-16 02:43:01,751 INFO  L479       ProductGenerator]: _hit_depth.applyENTRY_T0_S2 --> _hit_depth.applyENTRY_T0_S2
[2023-01-16 02:43:01,751 INFO  L479       ProductGenerator]: _hit_depth.applyENTRY_T1_init --> _hit_depth.applyENTRY_T1_init
[2023-01-16 02:43:01,751 INFO  L479       ProductGenerator]: _hit_depth.applyENTRY_accept_S5 --> _hit_depth.applyENTRY_accept_S5
[2023-01-16 02:43:01,751 INFO  L479       ProductGenerator]: L811_T0_S2 --> L811_T0_S2
[2023-01-16 02:43:01,751 INFO  L479       ProductGenerator]: L811_T1_init --> L811_T1_init
[2023-01-16 02:43:01,751 INFO  L479       ProductGenerator]: L811_accept_S5 --> L811_accept_S5
[2023-01-16 02:43:01,752 INFO  L479       ProductGenerator]: L811_T0_S2 --> L811_T0_S2
[2023-01-16 02:43:01,752 INFO  L479       ProductGenerator]: L811_T1_init --> L811_T1_init
[2023-01-16 02:43:01,752 INFO  L479       ProductGenerator]: L811_accept_S5 --> L811_accept_S5
[2023-01-16 02:43:01,752 INFO  L479       ProductGenerator]: L504-1_T0_S2 --> L504-1_T0_S2
[2023-01-16 02:43:01,752 INFO  L479       ProductGenerator]: L504-1_T1_init --> L504-1_T1_init
[2023-01-16 02:43:01,752 INFO  L479       ProductGenerator]: L504-1_accept_S5 --> L504-1_accept_S5
[2023-01-16 02:43:01,752 INFO  L479       ProductGenerator]: fwdFINAL_T0_S2 --> fwdFINAL_T0_S2
[2023-01-16 02:43:01,752 INFO  L479       ProductGenerator]: fwdFINAL_T1_init --> fwdFINAL_T1_init
[2023-01-16 02:43:01,752 INFO  L479       ProductGenerator]: fwdFINAL_accept_S5 --> fwdFINAL_accept_S5
[2023-01-16 02:43:01,752 INFO  L479       ProductGenerator]: L776_T0_S2 --> L776_T0_S2
[2023-01-16 02:43:01,752 INFO  L479       ProductGenerator]: L776_T1_init --> L776_T1_init
[2023-01-16 02:43:01,752 INFO  L479       ProductGenerator]: L776_accept_S5 --> L776_accept_S5
[2023-01-16 02:43:01,752 INFO  L479       ProductGenerator]: L819-1_T0_S2 --> L819-1_T0_S2
[2023-01-16 02:43:01,752 INFO  L479       ProductGenerator]: L819-1_T1_init --> L819-1_T1_init
[2023-01-16 02:43:01,752 INFO  L479       ProductGenerator]: L819-1_accept_S5 --> L819-1_accept_S5
[2023-01-16 02:43:01,753 INFO  L479       ProductGenerator]: L819-1_T0_S2 --> L819-1_T0_S2
[2023-01-16 02:43:01,753 INFO  L479       ProductGenerator]: L819-1_T1_init --> L819-1_T1_init
[2023-01-16 02:43:01,753 INFO  L479       ProductGenerator]: L819-1_accept_S5 --> L819-1_accept_S5
[2023-01-16 02:43:01,753 INFO  L479       ProductGenerator]: L804_T0_S2 --> L804_T0_S2
[2023-01-16 02:43:01,753 INFO  L479       ProductGenerator]: L804_T1_init --> L804_T1_init
[2023-01-16 02:43:01,753 INFO  L479       ProductGenerator]: L804_accept_S5 --> L804_accept_S5
[2023-01-16 02:43:01,753 INFO  L479       ProductGenerator]: L804_T0_S2 --> L804_T0_S2
[2023-01-16 02:43:01,753 INFO  L479       ProductGenerator]: L804_T1_init --> L804_T1_init
[2023-01-16 02:43:01,753 INFO  L479       ProductGenerator]: L804_accept_S5 --> L804_accept_S5
[2023-01-16 02:43:01,753 INFO  L479       ProductGenerator]: _starting_port_meta_0FINAL_T0_S2 --> _starting_port_meta_0FINAL_T0_S2
[2023-01-16 02:43:01,753 INFO  L479       ProductGenerator]: _starting_port_meta_0FINAL_T1_init --> _starting_port_meta_0FINAL_T1_init
[2023-01-16 02:43:01,753 INFO  L479       ProductGenerator]: _starting_port_meta_0FINAL_accept_S5 --> _starting_port_meta_0FINAL_accept_S5
[2023-01-16 02:43:01,753 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_31();
[2023-01-16 02:43:01,753 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_31();
[2023-01-16 02:43:01,753 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_31();
[2023-01-16 02:43:01,754 INFO  L483       ProductGenerator]: Handling product edge call: call ingress();
[2023-01-16 02:43:01,754 INFO  L483       ProductGenerator]: Handling product edge call: call ingress();
[2023-01-16 02:43:01,754 INFO  L483       ProductGenerator]: Handling product edge call: call ingress();
[2023-01-16 02:43:01,754 INFO  L479       ProductGenerator]: L437-1_T0_S2 --> L437-1_T0_S2
[2023-01-16 02:43:01,754 INFO  L479       ProductGenerator]: L437-1_T1_init --> L437-1_T1_init
[2023-01-16 02:43:01,754 INFO  L479       ProductGenerator]: L437-1_accept_S5 --> L437-1_accept_S5
[2023-01-16 02:43:01,754 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_23();
[2023-01-16 02:43:01,754 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_23();
[2023-01-16 02:43:01,754 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_23();
[2023-01-16 02:43:01,754 INFO  L479       ProductGenerator]: L744_T0_S2 --> L744_T0_S2
[2023-01-16 02:43:01,754 INFO  L479       ProductGenerator]: L744_T1_init --> L744_T1_init
[2023-01-16 02:43:01,754 INFO  L479       ProductGenerator]: L744_accept_S5 --> L744_accept_S5
[2023-01-16 02:43:01,754 INFO  L483       ProductGenerator]: Handling product edge call: call _send_to_parent_0();
[2023-01-16 02:43:01,755 INFO  L483       ProductGenerator]: Handling product edge call: call _send_to_parent_0();
[2023-01-16 02:43:01,755 INFO  L483       ProductGenerator]: Handling product edge call: call _send_to_parent_0();
[2023-01-16 02:43:01,755 INFO  L479       ProductGenerator]: _send_on_parent_0ENTRY_T0_S2 --> _send_on_parent_0ENTRY_T0_S2
[2023-01-16 02:43:01,755 INFO  L479       ProductGenerator]: _send_on_parent_0ENTRY_T1_init --> _send_on_parent_0ENTRY_T1_init
[2023-01-16 02:43:01,755 INFO  L479       ProductGenerator]: _send_on_parent_0ENTRY_accept_S5 --> _send_on_parent_0ENTRY_accept_S5
[2023-01-16 02:43:01,755 INFO  L479       ProductGenerator]: L868_T0_S2 --> L868_T0_S2
[2023-01-16 02:43:01,755 INFO  L479       ProductGenerator]: L868_T1_init --> L868_T1_init
[2023-01-16 02:43:01,755 INFO  L479       ProductGenerator]: L868_accept_S5 --> L868_accept_S5
[2023-01-16 02:43:01,755 INFO  L483       ProductGenerator]: Handling product edge call: call _send_on_parent_0();
[2023-01-16 02:43:01,755 INFO  L483       ProductGenerator]: Handling product edge call: call _send_on_parent_0();
[2023-01-16 02:43:01,755 INFO  L483       ProductGenerator]: Handling product edge call: call _send_on_parent_0();
[2023-01-16 02:43:01,755 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _to_parent.applyEXIT to L826
[2023-01-16 02:43:01,756 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _out_eq_zero.applyEXIT to L840
[2023-01-16 02:43:01,756 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from towards_parentEXIT to L700-1
[2023-01-16 02:43:01,756 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from havocProcedureEXIT to L858
[2023-01-16 02:43:01,756 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _set_if_status_0EXIT to L473-1
[2023-01-16 02:43:01,756 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_20EXIT to L922-1
[2023-01-16 02:43:01,756 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _try_next.applyEXIT to L827-1
[2023-01-16 02:43:01,756 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _send_to_parent_0EXIT to L582-1
[2023-01-16 02:43:01,756 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _starting_port_meta_0EXIT to L547-1
[2023-01-16 02:43:01,756 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from mainProcedureEXIT to ULTIMATE.startFINAL
[2023-01-16 02:43:01,756 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_29EXIT to L504-1
[2023-01-16 02:43:01,757 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from computeChecksumEXIT to L863
[2023-01-16 02:43:01,757 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _start_from_one_0EXIT to L504-1
[2023-01-16 02:43:01,757 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _set_parent_out.applyEXIT to L818
[2023-01-16 02:43:01,757 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from start_dfs_0.applyEXIT to L840
[2023-01-16 02:43:01,757 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_18EXIT to L700-1
[2023-01-16 02:43:01,757 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _check_outport_status.applyEXIT to L824-1
[2023-01-16 02:43:01,757 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from set_dfs_tagsEXIT to L946-1
[2023-01-16 02:43:01,757 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_26EXIT to L461-1
[2023-01-16 02:43:01,757 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from startEXIT to _parser_ParserImplFINAL
[2023-01-16 02:43:01,757 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_30EXIT to L547-1
[2023-01-16 02:43:01,758 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _hit_depth.applyEXIT to L815
[2023-01-16 02:43:01,758 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _send_on_parent_0EXIT to L461-1
[2023-01-16 02:43:01,758 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_22EXIT to L413-1
[2023-01-16 02:43:01,758 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _check_out_failed.applyEXIT to L826
[2023-01-16 02:43:01,758 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from default_route_0.applyEXIT to L805-1
[2023-01-16 02:43:01,758 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _skip_parent_0EXIT to L485-1
[2023-01-16 02:43:01,758 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_33EXIT to L637-1
[2023-01-16 02:43:01,758 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_0EXIT to L672-1
[2023-01-16 02:43:01,758 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_31EXIT to L582-1
[2023-01-16 02:43:01,758 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from mainEXIT to L876-1
[2023-01-16 02:43:01,759 INFO  L749       ProductGenerator]: ==== Handling return program step: #529#return;
[2023-01-16 02:43:01,759 INFO  L749       ProductGenerator]: ==== Handling return program step: #529#return;
[2023-01-16 02:43:01,759 INFO  L749       ProductGenerator]: ==== Handling return program step: #529#return;
[2023-01-16 02:43:01,759 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _outport_to_parent_0EXIT to L625-1
[2023-01-16 02:43:01,759 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from fwd_pkt_0.applyEXIT to L803
[2023-01-16 02:43:01,759 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _xor_outport_0EXIT to L425-1
[2023-01-16 02:43:01,759 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _next_outport_0EXIT to L637-1
[2023-01-16 02:43:01,760 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_25EXIT to L449-1
[2023-01-16 02:43:01,760 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from ingressEXIT to L861
[2023-01-16 02:43:01,760 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_27EXIT to L473-1
[2023-01-16 02:43:01,760 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_32EXIT to L625-1
[2023-01-16 02:43:01,760 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _set_next_port_0EXIT to L437-1
[2023-01-16 02:43:01,760 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_23EXIT to L425-1
[2023-01-16 02:43:01,760 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _curr_eq_zero.applyEXIT to L811-1
[2023-01-16 02:43:01,760 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from fwdEXIT to L712-1
[2023-01-16 02:43:01,760 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _skip_failures_0EXIT to L413-1
[2023-01-16 02:43:01,760 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from verifyChecksumEXIT to L860
[2023-01-16 02:43:01,761 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _parser_ParserImplEXIT to L859
[2023-01-16 02:43:01,761 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from fwd_parent_0.applyEXIT to L803
[2023-01-16 02:43:01,761 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from acceptEXIT to startFINAL
[2023-01-16 02:43:01,761 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _curr_eq_ingress.applyEXIT to L814
[2023-01-16 02:43:01,761 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _set_egress_port.applyEXIT to L819-1
[2023-01-16 02:43:01,761 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _jump_to_next.applyEXIT to L834-1
[2023-01-16 02:43:01,761 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from set_out_metaEXIT to L922-1
[2023-01-16 02:43:01,761 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from egressEXIT to L862
[2023-01-16 02:43:01,761 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _set_parent_0EXIT to L449-1
[2023-01-16 02:43:01,761 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_21EXIT to L946-1
[2023-01-16 02:43:01,762 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from set_out_port_0.applyEXIT to L850-1
[2023-01-16 02:43:01,762 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_19EXIT to L712-1
[2023-01-16 02:43:01,762 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_24EXIT to L437-1
[2023-01-16 02:43:01,762 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_28EXIT to L485-1
[2023-01-16 02:43:01,762 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from set_default_routeEXIT to L672-1
[2023-01-16 02:43:01,762 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _if_status.applyEXIT to L825
[2023-01-16 02:43:01,993 INFO  L97    BuchiProductObserver]: Finished generation of product automaton successfully
[2023-01-16 02:43:01,994 INFO  L110   BuchiProductObserver]: BuchiProgram size 1431 locations, 1945 edges
[2023-01-16 02:43:01,995 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 16.01 02:43:01 BoogieIcfgContainer
[2023-01-16 02:43:01,995 INFO  L132        PluginConnector]: ------------------------ END Büchi Program Product----------------------------
[2023-01-16 02:43:01,995 INFO  L113        PluginConnector]: ------------------------BlockEncodingV2----------------------------
[2023-01-16 02:43:01,995 INFO  L271        PluginConnector]: Initializing BlockEncodingV2...
[2023-01-16 02:43:01,997 INFO  L275        PluginConnector]: BlockEncodingV2 initialized
[2023-01-16 02:43:01,998 INFO  L185        PluginConnector]: Executing the observer BlockEncodingObserver from plugin BlockEncodingV2 for "LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 16.01 02:43:01" (1/1) ...
[2023-01-16 02:43:02,045 INFO  L313           BlockEncoder]: Initial Icfg 1431 locations, 1945 edges
[2023-01-16 02:43:02,045 INFO  L258           BlockEncoder]: Using Remove infeasible edges
[2023-01-16 02:43:02,046 INFO  L263           BlockEncoder]: Using Maximize final states
[2023-01-16 02:43:02,046 INFO  L270           BlockEncoder]: Using Minimize states even if more edges are added than removed.=false
[2023-01-16 02:43:02,046 INFO  L296           BlockEncoder]: Using Remove sink states
[2023-01-16 02:43:02,047 INFO  L171           BlockEncoder]: Using Apply optimizations until nothing changes=true
[2023-01-16 02:43:02,052 INFO  L70    emoveInfeasibleEdges]: Removed 6 edges and 3 locations because of local infeasibility
[2023-01-16 02:43:02,137 INFO  L71     MaximizeFinalStates]: 471 new accepting states
[2023-01-16 02:43:02,140 INFO  L70        RemoveSinkStates]: Removed 0 edges and 0 locations by removing sink states
[2023-01-16 02:43:02,143 INFO  L70    emoveInfeasibleEdges]: Removed 0 edges and 0 locations because of local infeasibility
[2023-01-16 02:43:02,143 INFO  L71     MaximizeFinalStates]: 0 new accepting states
[2023-01-16 02:43:02,145 INFO  L70        RemoveSinkStates]: Removed 0 edges and 0 locations by removing sink states
[2023-01-16 02:43:02,146 INFO  L237           BlockEncoder]: Using Create parallel compositions if possible
[2023-01-16 02:43:02,146 INFO  L68        ParallelComposer]: Creating parallel compositions
[2023-01-16 02:43:02,147 INFO  L313           BlockEncoder]: Encoded RCFG 1420 locations, 1929 edges
[2023-01-16 02:43:02,147 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.blockencoding CFG 16.01 02:43:02 BasicIcfg
[2023-01-16 02:43:02,147 INFO  L132        PluginConnector]: ------------------------ END BlockEncodingV2----------------------------
[2023-01-16 02:43:02,148 INFO  L113        PluginConnector]: ------------------------BuchiAutomizer----------------------------
[2023-01-16 02:43:02,148 INFO  L271        PluginConnector]: Initializing BuchiAutomizer...
[2023-01-16 02:43:02,149 INFO  L275        PluginConnector]: BuchiAutomizer initialized
[2023-01-16 02:43:02,149 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-01-16 02:43:02,149 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 02:43:01" (1/6) ...
[2023-01-16 02:43:02,151 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@60e3e236 and model type p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 16.01 02:43:02, skipping insertion in model container
[2023-01-16 02:43:02,151 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-01-16 02:43:02,151 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "Hardcoded edu.tsinghua.ss.thufv.specLang AST 16.01 02:43:01" (2/6) ...
[2023-01-16 02:43:02,151 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@60e3e236 and model type Hardcoded de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 16.01 02:43:02, skipping insertion in model container
[2023-01-16 02:43:02,151 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-01-16 02:43:02,151 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 16.01 02:43:01" (3/6) ...
[2023-01-16 02:43:02,151 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@60e3e236 and model type p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer CFG 16.01 02:43:02, skipping insertion in model container
[2023-01-16 02:43:02,151 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-01-16 02:43:02,152 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "Hardcoded edu.tsinghua.ss.thufv.ltl2aut AST 16.01 02:43:01" (4/6) ...
[2023-01-16 02:43:02,152 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@60e3e236 and model type Hardcoded de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 16.01 02:43:02, skipping insertion in model container
[2023-01-16 02:43:02,152 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-01-16 02:43:02,152 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 16.01 02:43:01" (5/6) ...
[2023-01-16 02:43:02,152 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@60e3e236 and model type LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer OTHER 16.01 02:43:02, skipping insertion in model container
[2023-01-16 02:43:02,152 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-01-16 02:43:02,152 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.blockencoding CFG 16.01 02:43:02" (6/6) ...
[2023-01-16 02:43:02,153 INFO  L354   chiAutomizerObserver]: Analyzing ICFG p4ltl_boogie.bpl_BEv2
[2023-01-16 02:43:02,190 INFO  L255   stractBuchiCegarLoop]: Interprodecural is true
[2023-01-16 02:43:02,190 INFO  L256   stractBuchiCegarLoop]: Hoare is false
[2023-01-16 02:43:02,190 INFO  L257   stractBuchiCegarLoop]: Compute interpolants for Craig_TreeInterpolation
[2023-01-16 02:43:02,190 INFO  L258   stractBuchiCegarLoop]: Backedges is STRAIGHT_LINE
[2023-01-16 02:43:02,190 INFO  L259   stractBuchiCegarLoop]: Determinization is PREDICATE_ABSTRACTION
[2023-01-16 02:43:02,191 INFO  L260   stractBuchiCegarLoop]: Difference is false
[2023-01-16 02:43:02,191 INFO  L261   stractBuchiCegarLoop]: Minimize is MINIMIZE_SEVPA
[2023-01-16 02:43:02,191 INFO  L265   stractBuchiCegarLoop]: ======== Iteration 0 == of CEGAR loop == BuchiAutomatonCegarLoop ========
[2023-01-16 02:43:02,196 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand  has 1420 states, 1059 states have (on average 1.1406987724268178) internal successors, (1208), 1059 states have internal predecessors, (1208), 181 states have call successors, (181), 181 states have call predecessors, (181), 180 states have return successors, (540), 180 states have call predecessors, (540), 180 states have call successors, (540)
[2023-01-16 02:43:02,235 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 02:43:02,236 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 02:43:02,236 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 02:43:02,246 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 02:43:02,246 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 02:43:02,246 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 1 ============
[2023-01-16 02:43:02,248 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand  has 1420 states, 1059 states have (on average 1.1406987724268178) internal successors, (1208), 1059 states have internal predecessors, (1208), 181 states have call successors, (181), 181 states have call predecessors, (181), 180 states have return successors, (540), 180 states have call predecessors, (540), 180 states have call successors, (540)
[2023-01-16 02:43:02,260 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 02:43:02,260 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 02:43:02,260 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 02:43:02,263 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 02:43:02,263 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 02:43:02,274 INFO  L752   eck$LassoCheckResult]: Stem: 130#ULTIMATE.startENTRY_NONWAtrue [2739] ULTIMATE.startENTRY_NONWA-->L876-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 443#L876-1_T1_inittrue [3045] L876-1_T1_init-->L876_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 815#L876_T1_inittrue [3424] L876_T1_init-->L876_T1_init-D116: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 276#L876_T1_init-D116true [2882] L876_T1_init-D116-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1252#mainENTRY_T1_inittrue [3857] mainENTRY_T1_init-->mainENTRY_T1_init-D101: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 192#mainENTRY_T1_init-D101true [2798] mainENTRY_T1_init-D101-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 396#havocProcedureENTRY_T1_inittrue [2997] havocProcedureENTRY_T1_init-->L720_T1_init: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 605#L720_T1_inittrue [3210] L720_T1_init-->L721_T1_init: Formula: (not v_forward_26)  InVars {}  OutVars{forward=v_forward_26}  AuxVars[]  AssignedVars[forward] 811#L721_T1_inittrue [3422] L721_T1_init-->L722_T1_init: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 850#L722_T1_inittrue [3457] L722_T1_init-->L723_T1_init: Formula: (= v_standard_metadata.packet_length_10 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 1020#L723_T1_inittrue [3632] L723_T1_init-->L724_T1_init: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 449#L724_T1_inittrue [3053] L724_T1_init-->L725_T1_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 346#L725_T1_inittrue [2954] L725_T1_init-->L726_T1_init: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 865#L726_T1_inittrue [3472] L726_T1_init-->L727_T1_init: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 1269#L727_T1_inittrue [3874] L727_T1_init-->L728_T1_init: Formula: (= v_standard_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 184#L728_T1_inittrue [2790] L728_T1_init-->L729_T1_init: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 597#L729_T1_inittrue [3201] L729_T1_init-->L730_T1_init: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 573#L730_T1_inittrue [3179] L730_T1_init-->L731_T1_init: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 111#L731_T1_inittrue [2720] L731_T1_init-->L732_T1_init: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 334#L732_T1_inittrue [2944] L732_T1_init-->L733_T1_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 914#L733_T1_inittrue [3522] L733_T1_init-->L734_T1_init: Formula: (= v_meta.local_metadata.starting_port_22 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_22}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 489#L734_T1_inittrue [3091] L734_T1_init-->L735_T1_init: Formula: (= v_meta.local_metadata.all_ports_27 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_27}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 883#L735_T1_inittrue [3488] L735_T1_init-->L736_T1_init: Formula: (= v_meta.local_metadata.out_port_xor_16 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_16}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 272#L736_T1_inittrue [2878] L736_T1_init-->L737_T1_init: Formula: (= v_meta.local_metadata.pkt_curr_41 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_41}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 1326#L737_T1_inittrue [3927] L737_T1_init-->L738_T1_init: Formula: (= v_meta.local_metadata.pkt_par_35 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_35}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 781#L738_T1_inittrue [3393] L738_T1_init-->L739_T1_init: Formula: (= v_meta.local_metadata.out_port_140 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_140}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 982#L739_T1_inittrue [3594] L739_T1_init-->L740_T1_init: Formula: (= v_meta.local_metadata.if_out_failed_23 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_23}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 382#L740_T1_inittrue [2985] L740_T1_init-->L741_T1_init: Formula: (= v_meta.local_metadata.pkt_start_31 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_31}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 752#L741_T1_inittrue [3366] L741_T1_init-->L742_T1_init: Formula: (= v_meta.local_metadata.is_dest_8 0)  InVars {}  OutVars{meta.local_metadata.is_dest=v_meta.local_metadata.is_dest_8}  AuxVars[]  AssignedVars[meta.local_metadata.is_dest] 656#L742_T1_inittrue [3264] L742_T1_init-->L743_T1_init: Formula: (= v_meta.local_metadata.is_completed_64 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_64}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 445#L743_T1_inittrue [3050] L743_T1_init-->L744_T1_init: Formula: (not v_hdr.dfsTag.valid_23)  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_23}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 1117#L744_T1_inittrue [3723] L744_T1_init-->L745_T1_init: Formula: (= (store v_emit_14 v_hdr.dfsTag_3 false) v_emit_13)  InVars {emit=v_emit_14, hdr.dfsTag=v_hdr.dfsTag_3}  OutVars{emit=v_emit_13, hdr.dfsTag=v_hdr.dfsTag_3}  AuxVars[]  AssignedVars[emit] 616#L745_T1_inittrue [3221] L745_T1_init-->L746_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_20}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_curr] 509#L746_T1_inittrue [3109] L746_T1_init-->L747_T1_init: Formula: (and (<= v_hdr.dfsTag.pkt_v1_curr_19 256) (<= 0 v_hdr.dfsTag.pkt_v1_curr_19))  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_19}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_19}  AuxVars[]  AssignedVars[] 267#L747_T1_inittrue [2874] L747_T1_init-->L748_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_18}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_par] 1096#L748_T1_inittrue [3702] L748_T1_init-->L749_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_par_22) (<= v_hdr.dfsTag.pkt_v1_par_22 256))  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_22}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_22}  AuxVars[]  AssignedVars[] 1073#L749_T1_inittrue [3681] L749_T1_init-->L750_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_10}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_curr] 303#L750_T1_inittrue [2912] L750_T1_init-->L751_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_curr_12) (<= v_hdr.dfsTag.pkt_v2_curr_12 256))  InVars {hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_12}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_12}  AuxVars[]  AssignedVars[] 451#L751_T1_inittrue [3055] L751_T1_init-->L752_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_14}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_par] 953#L752_T1_inittrue [3563] L752_T1_init-->L753_T1_init: Formula: (and (<= v_hdr.dfsTag.pkt_v2_par_9 256) (<= 0 v_hdr.dfsTag.pkt_v2_par_9))  InVars {hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_9}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_9}  AuxVars[]  AssignedVars[] 1200#L753_T1_inittrue [3807] L753_T1_init-->L754_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_14}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_curr] 990#L754_T1_inittrue [3603] L754_T1_init-->L755_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v3_curr_13) (<= v_hdr.dfsTag.pkt_v3_curr_13 256))  InVars {hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_13}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_13}  AuxVars[]  AssignedVars[] 81#L755_T1_inittrue [2693] L755_T1_init-->L756_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_par] 754#L756_T1_inittrue [3367] L756_T1_init-->L757_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v3_par_11) (<= v_hdr.dfsTag.pkt_v3_par_11 256))  InVars {hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_11}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_11}  AuxVars[]  AssignedVars[] 890#L757_T1_inittrue [3497] L757_T1_init-->L758_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_curr] 950#L758_T1_inittrue [3560] L758_T1_init-->L759_T1_init: Formula: (and (<= v_hdr.dfsTag.pkt_v4_curr_11 256) (<= 0 v_hdr.dfsTag.pkt_v4_curr_11))  InVars {hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_11}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_11}  AuxVars[]  AssignedVars[] 64#L759_T1_inittrue [2679] L759_T1_init-->L760_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_par] 1142#L760_T1_inittrue [3745] L760_T1_init-->L761_T1_init: Formula: (and (<= v_hdr.dfsTag.pkt_v4_par_10 256) (<= 0 v_hdr.dfsTag.pkt_v4_par_10))  InVars {hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_10}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_10}  AuxVars[]  AssignedVars[] 584#L761_T1_inittrue [3189] L761_T1_init-->L762_T1_init: Formula: (not v_hdr.ff_tags.valid_14)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_14}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 732#L762_T1_inittrue [3345] L762_T1_init-->L763_T1_init: Formula: (= (store v_emit_18 v_hdr.ff_tags_3 false) v_emit_17)  InVars {hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_18}  OutVars{hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_17}  AuxVars[]  AssignedVars[emit] 809#L763_T1_inittrue [3420] L763_T1_init-->L764_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_12}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 579#L764_T1_inittrue [3185] L764_T1_init-->L765_T1_init: Formula: (and (<= v_hdr.ff_tags.preamble_14 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_14))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  AuxVars[]  AssignedVars[] 785#L765_T1_inittrue [3397] L765_T1_init-->L766_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_9}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 67#L766_T1_inittrue [2682] L766_T1_init-->L767_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_14) (<= v_hdr.ff_tags.shortest_path_14 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  AuxVars[]  AssignedVars[] 632#L767_T1_inittrue [3238] L767_T1_init-->L768_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_30}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 83#L768_T1_inittrue [2695] L768_T1_init-->L769_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.path_length_32) (<= v_hdr.ff_tags.path_length_32 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_32}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_32}  AuxVars[]  AssignedVars[] 1097#L769_T1_inittrue [3703] L769_T1_init-->L770_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_12}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 591#L770_T1_inittrue [3196] L770_T1_init-->L771_T1_init: Formula: (and (<= v_hdr.ff_tags.is_edge_14 2) (<= 0 v_hdr.ff_tags.is_edge_14))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  AuxVars[]  AssignedVars[] 265#L771_T1_inittrue [2871] L771_T1_init-->L772_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_19}  AuxVars[]  AssignedVars[hdr.ff_tags.dfs_start] 1286#L772_T1_inittrue [3889] L772_T1_init-->L773_T1_init: Formula: (and (<= v_hdr.ff_tags.dfs_start_18 2) (<= 0 v_hdr.ff_tags.dfs_start_18))  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_18}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_18}  AuxVars[]  AssignedVars[] 1083#L773_T1_inittrue [3691] L773_T1_init-->L774_T1_init: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_11}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 319#L774_T1_inittrue [2930] L774_T1_init-->L775_T1_init: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_14}  AuxVars[]  AssignedVars[default_route_0.action_run] 128#L775_T1_inittrue [2737] L775_T1_init-->L776_T1_init: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_24}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 264#L776_T1_inittrue [2870] L776_T1_init-->L777_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_10}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 154#L777_T1_inittrue [2763] L777_T1_init-->L778_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_14}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 607#L778_T1_inittrue [3213] L778_T1_init-->L779_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_12}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 1299#L779_T1_inittrue [3902] L779_T1_init-->L780_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_13}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 540#L780_T1_inittrue [3145] L780_T1_init-->L781_T1_init: Formula: true  InVars {}  OutVars{start_dfs_0.action_run=v_start_dfs_0.action_run_12}  AuxVars[]  AssignedVars[start_dfs_0.action_run] 928#L781_T1_inittrue [3539] L781_T1_init-->L782_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_12}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 458#L782_T1_inittrue [3061] L782_T1_init-->L783_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_14}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 232#L783_T1_inittrue [2834] L783_T1_init-->L784_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_11}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 911#L784_T1_inittrue [3520] L784_T1_init-->L785_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_12}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 665#L785_T1_inittrue [3272] L785_T1_init-->L786_T1_init: Formula: true  InVars {}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_13}  AuxVars[]  AssignedVars[_curr_eq_ingress.action_run] 149#L786_T1_inittrue [2759] L786_T1_init-->L787_T1_init: Formula: true  InVars {}  OutVars{_curr_eq_zero.action_run=v__curr_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_curr_eq_zero.action_run] 517#L787_T1_inittrue [3121] L787_T1_init-->L788_T1_init: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_13}  AuxVars[]  AssignedVars[_hit_depth.action_run] 642#L788_T1_inittrue [3249] L788_T1_init-->L789_T1_init: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_11}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 825#L789_T1_inittrue [3433] L789_T1_init-->L790_T1_init: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_12}  AuxVars[]  AssignedVars[_if_status.action_run] 418#L790_T1_inittrue [3020] L790_T1_init-->L791_T1_init: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_12}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 401#L791_T1_inittrue [3002] L791_T1_init-->L792_T1_init: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_24}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 1406#L792_T1_inittrue [4005] L792_T1_init-->L793_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_state=v__set_egress_port._starting_port_meta_0.port_state_11}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_state] 122#L793_T1_inittrue [2731] L793_T1_init-->L794_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_26}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 1210#L794_T1_inittrue [3817] L794_T1_init-->L795_T1_init: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_13}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 347#L795_T1_inittrue [2955] L795_T1_init-->L796_T1_init: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_25}  AuxVars[]  AssignedVars[_to_parent.action_run] 1059#L796_T1_inittrue [3668] L796_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_14}  AuxVars[]  AssignedVars[_try_next.action_run] 1393#havocProcedureFINAL_T1_inittrue [3990] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 73#havocProcedureEXIT_T1_inittrue >[4311] havocProcedureEXIT_T1_init-->L858-D191: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1312#L858-D191true [3915] L858-D191-->L858_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 557#L858_T1_inittrue [3163] L858_T1_init-->L858_T1_init-D56: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1122#L858_T1_init-D56true [3728] L858_T1_init-D56-->_parser_ParserImplENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 425#_parser_ParserImplENTRY_T1_inittrue [3025] _parser_ParserImplENTRY_T1_init-->_parser_ParserImplENTRY_T1_init-D92: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 55#_parser_ParserImplENTRY_T1_init-D92true [2673] _parser_ParserImplENTRY_T1_init-D92-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 793#startENTRY_T1_inittrue [3405] startENTRY_T1_init-->L932_T1_init: Formula: v_hdr.ff_tags.valid_16  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_16}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 305#L932_T1_inittrue [2913] L932_T1_init-->L933_T1_init: Formula: v_hdr.dfsTag.valid_29  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_29}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 263#L933_T1_inittrue [2869] L933_T1_init-->L934_T1_init: Formula: (= v_meta.local_metadata.pkt_curr_43 v_hdr.dfsTag.pkt_v1_curr_24)  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_24}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_43, hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 948#L934_T1_inittrue [3559] L934_T1_init-->L935_T1_init: Formula: (= v_meta.local_metadata.pkt_par_46 v_hdr.dfsTag.pkt_v1_par_23)  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_23}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_46, hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 121#L935_T1_inittrue [2730] L935_T1_init-->L936_T1_init: Formula: (= v_hdr.ff_tags.dfs_start_25 v_meta.local_metadata.pkt_start_34)  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_25}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_34, hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 13#L936_T1_inittrue [2628] L936_T1_init-->L936_T1_init-D65: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1274#L936_T1_init-D65true [3877] L936_T1_init-D65-->acceptFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 206#acceptFINAL_T1_inittrue [2812] acceptFINAL_T1_init-->acceptEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1114#acceptEXIT_T1_inittrue >[4236] acceptEXIT_T1_init-->startFINAL-D323: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1040#startFINAL-D323true [3651] startFINAL-D323-->startFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 894#startFINAL_T1_inittrue [3502] startFINAL_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 459#startEXIT_T1_inittrue >[4086] startEXIT_T1_init-->_parser_ParserImplFINAL-D239: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 126#_parser_ParserImplFINAL-D239true [2735] _parser_ParserImplFINAL-D239-->_parser_ParserImplFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 716#_parser_ParserImplFINAL_T1_inittrue [3327] _parser_ParserImplFINAL_T1_init-->_parser_ParserImplEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 432#_parser_ParserImplEXIT_T1_inittrue >[4482] _parser_ParserImplEXIT_T1_init-->L859-D317: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 880#L859-D317true [3487] L859-D317-->L859_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 717#L859_T1_inittrue [3328] L859_T1_init-->L859_T1_init-D131: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 905#L859_T1_init-D131true [3515] L859_T1_init-D131-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 342#verifyChecksumFINAL_T1_inittrue [2950] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1212#verifyChecksumEXIT_T1_inittrue >[4164] verifyChecksumEXIT_T1_init-->L860-D314: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 583#L860-D314true [3188] L860-D314-->L860_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1390#L860_T1_inittrue [3988] L860_T1_init-->L860_T1_init-D170: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 995#L860_T1_init-D170true [3607] L860_T1_init-D170-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 885#ingressENTRY_T1_inittrue [3493] ingressENTRY_T1_init-->L803_T1_init: Formula: (not v_hdr.dfsTag.valid_16)  InVars {hdr.dfsTag.valid=v_hdr.dfsTag.valid_16}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_16}  AuxVars[]  AssignedVars[] 1378#L803_T1_inittrue [3973] L803_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 741#ingressEXIT_T1_inittrue >[4468] ingressEXIT_T1_init-->L861-D290: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 127#L861-D290true [2736] L861-D290-->L861_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 878#L861_T1_inittrue [3484] L861_T1_init-->L861_T1_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 186#L861_T1_init-D23true [2792] L861_T1_init-D23-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 596#egressFINAL_T1_inittrue [3200] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1208#egressEXIT_T1_inittrue >[4562] egressEXIT_T1_init-->L862-D338: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 862#L862-D338true [3469] L862-D338-->L862_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 361#L862_T1_inittrue [2970] L862_T1_init-->L862_T1_init-D128: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1253#L862_T1_init-D128true [3859] L862_T1_init-D128-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1187#computeChecksumFINAL_T1_inittrue [3792] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1346#computeChecksumEXIT_T1_inittrue >[4476] computeChecksumEXIT_T1_init-->L863-D215: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 625#L863-D215true [3231] L863-D215-->L863_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 245#L863_T1_inittrue [2849] L863_T1_init-->L864-1_T1_init: Formula: v_forward_31  InVars {forward=v_forward_31}  OutVars{forward=v_forward_31}  AuxVars[]  AssignedVars[] 1154#L864-1_T1_inittrue [3759] L864-1_T1_init-->L868_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_165 v_meta.local_metadata.pkt_par_43))) (or (and v__p4ltl_0_10 .cse0) (and (not v__p4ltl_0_10) (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_43, meta.local_metadata.out_port=v_meta.local_metadata.out_port_165}  OutVars{_p4ltl_0=v__p4ltl_0_10, meta.local_metadata.out_port=v_meta.local_metadata.out_port_165, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_43}  AuxVars[]  AssignedVars[_p4ltl_0] 603#L868_T1_inittrue [3209] L868_T1_init-->L869_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_69 0))) (or (and (not .cse0) (not v__p4ltl_1_8)) (and v__p4ltl_1_8 .cse0)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_69}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_69, _p4ltl_1=v__p4ltl_1_8}  AuxVars[]  AssignedVars[_p4ltl_1] 508#L869_T1_inittrue [3108] L869_T1_init-->L870_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_44 0))) (or (and .cse0 (not v__p4ltl_2_13)) (and v__p4ltl_2_13 (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44}  OutVars{_p4ltl_2=v__p4ltl_2_13, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44}  AuxVars[]  AssignedVars[_p4ltl_2] 1060#L870_T1_inittrue [3669] L870_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_163 0))) (or (and .cse0 (not v__p4ltl_3_11)) (and v__p4ltl_3_11 (not .cse0))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_163}  OutVars{_p4ltl_3=v__p4ltl_3_11, meta.local_metadata.out_port=v_meta.local_metadata.out_port_163}  AuxVars[]  AssignedVars[_p4ltl_3] 1120#mainFINAL_T1_inittrue [3726] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1126#mainEXIT_T1_inittrue >[4338] mainEXIT_T1_init-->L876-1-D272: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 542#L876-1-D272true [3147] L876-1-D272-->L876-1_T0_S2: Formula: (and v__p4ltl_1_6 (not v__p4ltl_0_6) (or v__p4ltl_3_7 v__p4ltl_2_7) v_hdr.dfsTag.valid_25)  InVars {_p4ltl_2=v__p4ltl_2_7, hdr.dfsTag.valid=v_hdr.dfsTag.valid_25, _p4ltl_3=v__p4ltl_3_7, _p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6}  OutVars{_p4ltl_2=v__p4ltl_2_7, hdr.dfsTag.valid=v_hdr.dfsTag.valid_25, _p4ltl_3=v__p4ltl_3_7, _p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6}  AuxVars[]  AssignedVars[] 406#L876-1_T0_S2true [3007] L876-1_T0_S2-->L876_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1407#L876_T0_S2true [4004] L876_T0_S2-->L876_T0_S2-D115: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 653#L876_T0_S2-D115true [3261] L876_T0_S2-D115-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 133#mainENTRY_T0_S2true [2742] mainENTRY_T0_S2-->mainENTRY_T0_S2-D100: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1042#mainENTRY_T0_S2-D100true [3652] mainENTRY_T0_S2-D100-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 626#havocProcedureENTRY_T0_S2true [3230] havocProcedureENTRY_T0_S2-->L720_T0_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 301#L720_T0_S2true [2910] L720_T0_S2-->L721_T0_S2: Formula: (not v_forward_27)  InVars {}  OutVars{forward=v_forward_27}  AuxVars[]  AssignedVars[forward] 1027#L721_T0_S2true [3638] L721_T0_S2-->L722_T0_S2: Formula: (= v_standard_metadata.instance_type_10 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 769#L722_T0_S2true [3382] L722_T0_S2-->L723_T0_S2: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 384#L723_T0_S2true [2987] L723_T0_S2-->L724_T0_S2: Formula: (= v_standard_metadata.enq_timestamp_10 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 900#L724_T0_S2true [3510] L724_T0_S2-->L725_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 535#L725_T0_S2true [3140] L725_T0_S2-->L726_T0_S2: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 387#L726_T0_S2true [2989] L726_T0_S2-->L727_T0_S2: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 1094#L727_T0_S2true [3700] L727_T0_S2-->L728_T0_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 576#L728_T0_S2true [3182] L728_T0_S2-->L729_T0_S2: Formula: (= v_standard_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 770#L729_T0_S2true [3383] L729_T0_S2-->L730_T0_S2: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 1033#L730_T0_S2true [3643] L730_T0_S2-->L731_T0_S2: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 153#L731_T0_S2true [2762] L731_T0_S2-->L732_T0_S2: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 545#L732_T0_S2true [3151] L732_T0_S2-->L733_T0_S2: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 1055#L733_T0_S2true [3665] L733_T0_S2-->L734_T0_S2: Formula: (= v_meta.local_metadata.starting_port_20 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_20}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 495#L734_T0_S2true [3098] L734_T0_S2-->L735_T0_S2: Formula: (= v_meta.local_metadata.all_ports_26 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_26}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 113#L735_T0_S2true [2722] L735_T0_S2-->L736_T0_S2: Formula: (= v_meta.local_metadata.out_port_xor_17 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_17}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 1184#L736_T0_S2true [3789] L736_T0_S2-->L737_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_40 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_40}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 620#L737_T0_S2true [3226] L737_T0_S2-->L738_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_36 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_36}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 895#L738_T0_S2true [3503] L738_T0_S2-->L739_T0_S2: Formula: (= v_meta.local_metadata.out_port_141 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_141}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 689#L739_T0_S2true [3297] L739_T0_S2-->L740_T0_S2: Formula: (= v_meta.local_metadata.if_out_failed_25 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_25}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 908#L740_T0_S2true [3518] L740_T0_S2-->L741_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_30 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_30}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 218#L741_T0_S2true [2823] L741_T0_S2-->L742_T0_S2: Formula: (= v_meta.local_metadata.is_dest_10 0)  InVars {}  OutVars{meta.local_metadata.is_dest=v_meta.local_metadata.is_dest_10}  AuxVars[]  AssignedVars[meta.local_metadata.is_dest] 1195#L742_T0_S2true [3800] L742_T0_S2-->L743_T0_S2: Formula: (= v_meta.local_metadata.is_completed_65 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_65}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 1353#L743_T0_S2true [3949] L743_T0_S2-->L744_T0_S2: Formula: (not v_hdr.dfsTag.valid_21)  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_21}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 412#L744_T0_S2true [3013] L744_T0_S2-->L745_T0_S2: Formula: (= v_emit_19 (store v_emit_20 v_hdr.dfsTag_4 false))  InVars {emit=v_emit_20, hdr.dfsTag=v_hdr.dfsTag_4}  OutVars{emit=v_emit_19, hdr.dfsTag=v_hdr.dfsTag_4}  AuxVars[]  AssignedVars[emit] 1316#L745_T0_S2true [3918] L745_T0_S2-->L746_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_17}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_curr] 611#L746_T0_S2true [3217] L746_T0_S2-->L747_T0_S2: Formula: (and (<= v_hdr.dfsTag.pkt_v1_curr_21 256) (<= 0 v_hdr.dfsTag.pkt_v1_curr_21))  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_21}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_21}  AuxVars[]  AssignedVars[] 942#L747_T0_S2true [3551] L747_T0_S2-->L748_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_19}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_par] 332#L748_T0_S2true [2942] L748_T0_S2-->L749_T0_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_par_17) (<= v_hdr.dfsTag.pkt_v1_par_17 256))  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_17}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_17}  AuxVars[]  AssignedVars[] 1350#L749_T0_S2true [3946] L749_T0_S2-->L750_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_13}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_curr] 1224#L750_T0_S2true [3831] L750_T0_S2-->L751_T0_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_curr_14) (<= v_hdr.dfsTag.pkt_v2_curr_14 256))  InVars {hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_14}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_14}  AuxVars[]  AssignedVars[] 1050#L751_T0_S2true [3659] L751_T0_S2-->L752_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_par] 963#L752_T0_S2true [3573] L752_T0_S2-->L753_T0_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_par_12) (<= v_hdr.dfsTag.pkt_v2_par_12 256))  InVars {hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_12}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_12}  AuxVars[]  AssignedVars[] 981#L753_T0_S2true [3592] L753_T0_S2-->L754_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_curr] 326#L754_T0_S2true [2937] L754_T0_S2-->L755_T0_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v3_curr_9) (<= v_hdr.dfsTag.pkt_v3_curr_9 256))  InVars {hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_9}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_9}  AuxVars[]  AssignedVars[] 861#L755_T0_S2true [3468] L755_T0_S2-->L756_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_par] 663#L756_T0_S2true [3269] L756_T0_S2-->L757_T0_S2: Formula: (and (<= v_hdr.dfsTag.pkt_v3_par_10 256) (<= 0 v_hdr.dfsTag.pkt_v3_par_10))  InVars {hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_10}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_10}  AuxVars[]  AssignedVars[] 661#L757_T0_S2true [3268] L757_T0_S2-->L758_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_14}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_curr] 200#L758_T0_S2true [2806] L758_T0_S2-->L759_T0_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v4_curr_10) (<= v_hdr.dfsTag.pkt_v4_curr_10 256))  InVars {hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_10}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_10}  AuxVars[]  AssignedVars[] 423#L759_T0_S2true [3023] L759_T0_S2-->L760_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_14}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_par] 766#L760_T0_S2true [3378] L760_T0_S2-->L761_T0_S2: Formula: (and (<= v_hdr.dfsTag.pkt_v4_par_9 256) (<= 0 v_hdr.dfsTag.pkt_v4_par_9))  InVars {hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_9}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_9}  AuxVars[]  AssignedVars[] 100#L761_T0_S2true [2708] L761_T0_S2-->L762_T0_S2: Formula: (not v_hdr.ff_tags.valid_13)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_13}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 1394#L762_T0_S2true [3993] L762_T0_S2-->L763_T0_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ff_tags_2 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_16}  OutVars{hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_15}  AuxVars[]  AssignedVars[emit] 571#L763_T0_S2true [3177] L763_T0_S2-->L764_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_13}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 33#L764_T0_S2true [2646] L764_T0_S2-->L765_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.preamble_10) (<= v_hdr.ff_tags.preamble_10 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  AuxVars[]  AssignedVars[] 1272#L765_T0_S2true [3876] L765_T0_S2-->L766_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 1235#L766_T0_S2true [3840] L766_T0_S2-->L767_T0_S2: Formula: (and (<= v_hdr.ff_tags.shortest_path_12 256) (<= 0 v_hdr.ff_tags.shortest_path_12))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  AuxVars[]  AssignedVars[] 1047#L767_T0_S2true [3656] L767_T0_S2-->L768_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_29}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 756#L768_T0_S2true [3369] L768_T0_S2-->L769_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.path_length_33) (<= v_hdr.ff_tags.path_length_33 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_33}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_33}  AuxVars[]  AssignedVars[] 292#L769_T0_S2true [2899] L769_T0_S2-->L770_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_9}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 533#L770_T0_S2true [3136] L770_T0_S2-->L771_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.is_edge_10) (<= v_hdr.ff_tags.is_edge_10 2))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  AuxVars[]  AssignedVars[] 478#L771_T0_S2true [3083] L771_T0_S2-->L772_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_20}  AuxVars[]  AssignedVars[hdr.ff_tags.dfs_start] 1052#L772_T0_S2true [3661] L772_T0_S2-->L773_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.dfs_start_21) (<= v_hdr.ff_tags.dfs_start_21 2))  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_21}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_21}  AuxVars[]  AssignedVars[] 1086#L773_T0_S2true [3693] L773_T0_S2-->L774_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_10}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 824#L774_T0_S2true [3432] L774_T0_S2-->L775_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_13}  AuxVars[]  AssignedVars[default_route_0.action_run] 1387#L775_T0_S2true [3984] L775_T0_S2-->L776_T0_S2: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_26}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 1245#L776_T0_S2true [3851] L776_T0_S2-->L777_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_12}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 1138#L777_T0_S2true [3740] L777_T0_S2-->L778_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_12}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 71#L778_T0_S2true [2685] L778_T0_S2-->L779_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_10}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 339#L779_T0_S2true [2948] L779_T0_S2-->L780_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_12}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 566#L780_T0_S2true [3173] L780_T0_S2-->L781_T0_S2: Formula: true  InVars {}  OutVars{start_dfs_0.action_run=v_start_dfs_0.action_run_14}  AuxVars[]  AssignedVars[start_dfs_0.action_run] 324#L781_T0_S2true [2935] L781_T0_S2-->L782_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_10}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 1166#L782_T0_S2true [3772] L782_T0_S2-->L783_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_12}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 949#L783_T0_S2true [3558] L783_T0_S2-->L784_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_12}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 737#L784_T0_S2true [3349] L784_T0_S2-->L785_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_14}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 12#L785_T0_S2true [2626] L785_T0_S2-->L786_T0_S2: Formula: true  InVars {}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_12}  AuxVars[]  AssignedVars[_curr_eq_ingress.action_run] 1377#L786_T0_S2true [3971] L786_T0_S2-->L787_T0_S2: Formula: true  InVars {}  OutVars{_curr_eq_zero.action_run=v__curr_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_curr_eq_zero.action_run] 1329#L787_T0_S2true [3930] L787_T0_S2-->L788_T0_S2: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_14}  AuxVars[]  AssignedVars[_hit_depth.action_run] 1388#L788_T0_S2true [3985] L788_T0_S2-->L789_T0_S2: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_10}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 1185#L789_T0_S2true [3790] L789_T0_S2-->L790_T0_S2: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_13}  AuxVars[]  AssignedVars[_if_status.action_run] 74#L790_T0_S2true [2686] L790_T0_S2-->L791_T0_S2: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_14}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 1077#L791_T0_S2true [3685] L791_T0_S2-->L792_T0_S2: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_25}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 117#L792_T0_S2true [2726] L792_T0_S2-->L793_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_state=v__set_egress_port._starting_port_meta_0.port_state_12}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_state] 22#L793_T0_S2true [2636] L793_T0_S2-->L794_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_24}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 32#L794_T0_S2true [2644] L794_T0_S2-->L795_T0_S2: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_12}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 1104#L795_T0_S2true [3712] L795_T0_S2-->L796_T0_S2: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_26}  AuxVars[]  AssignedVars[_to_parent.action_run] 599#L796_T0_S2true [3204] L796_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_13}  AuxVars[]  AssignedVars[_try_next.action_run] 1372#havocProcedureFINAL_T0_S2true [3969] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1123#havocProcedureEXIT_T0_S2true >[4265] havocProcedureEXIT_T0_S2-->L858-D190: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 833#L858-D190true [3442] L858-D190-->L858_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 134#L858_T0_S2true [2744] L858_T0_S2-->L858_T0_S2-D55: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1270#L858_T0_S2-D55true [3875] L858_T0_S2-D55-->_parser_ParserImplENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 470#_parser_ParserImplENTRY_T0_S2true [3074] _parser_ParserImplENTRY_T0_S2-->_parser_ParserImplENTRY_T0_S2-D91: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 468#_parser_ParserImplENTRY_T0_S2-D91true [3072] _parser_ParserImplENTRY_T0_S2-D91-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 764#startENTRY_T0_S2true [3376] startENTRY_T0_S2-->L932_T0_S2: Formula: v_hdr.ff_tags.valid_17  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_17}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 1293#L932_T0_S2true [3895] L932_T0_S2-->L933_T0_S2: Formula: v_hdr.dfsTag.valid_30  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_30}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 373#L933_T0_S2true [2977] L933_T0_S2-->L934_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_42 v_hdr.dfsTag.pkt_v1_curr_23)  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_23}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_42, hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 1078#L934_T0_S2true [3687] L934_T0_S2-->L935_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_48 v_hdr.dfsTag.pkt_v1_par_25)  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_25}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_48, hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 1016#L935_T0_S2true [3629] L935_T0_S2-->L936_T0_S2: Formula: (= v_hdr.ff_tags.dfs_start_23 v_meta.local_metadata.pkt_start_32)  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_23}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_32, hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 1308#L936_T0_S2true [3913] L936_T0_S2-->L936_T0_S2-D64: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1092#L936_T0_S2-D64true [3698] L936_T0_S2-D64-->acceptFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 284#acceptFINAL_T0_S2true [2891] acceptFINAL_T0_S2-->acceptEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 98#acceptEXIT_T0_S2true >[4234] acceptEXIT_T0_S2-->startFINAL-D322: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 82#startFINAL-D322true [2694] startFINAL-D322-->startFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 796#startFINAL_T0_S2true [3408] startFINAL_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 604#startEXIT_T0_S2true >[4132] startEXIT_T0_S2-->_parser_ParserImplFINAL-D238: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1106#_parser_ParserImplFINAL-D238true [3713] _parser_ParserImplFINAL-D238-->_parser_ParserImplFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1205#_parser_ParserImplFINAL_T0_S2true [3813] _parser_ParserImplFINAL_T0_S2-->_parser_ParserImplEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1167#_parser_ParserImplEXIT_T0_S2true >[4257] _parser_ParserImplEXIT_T0_S2-->L859-D316: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 821#L859-D316true [3429] L859-D316-->L859_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 233#L859_T0_S2true [2835] L859_T0_S2-->L859_T0_S2-D130: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 23#L859_T0_S2-D130true [2637] L859_T0_S2-D130-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 994#verifyChecksumFINAL_T0_S2true [3606] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1262#verifyChecksumEXIT_T0_S2true >[4111] verifyChecksumEXIT_T0_S2-->L860-D313: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1189#L860-D313true [3794] L860-D313-->L860_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1006#L860_T0_S2true [3617] L860_T0_S2-->L860_T0_S2-D169: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 887#L860_T0_S2-D169true [3495] L860_T0_S2-D169-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 311#ingressENTRY_T0_S2true [2919] ingressENTRY_T0_S2-->L803_T0_S2: Formula: (not v_hdr.dfsTag.valid_20)  InVars {hdr.dfsTag.valid=v_hdr.dfsTag.valid_20}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_20}  AuxVars[]  AssignedVars[] 872#L803_T0_S2true [3477] L803_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 667#ingressEXIT_T0_S2true >[4513] ingressEXIT_T0_S2-->L861-D289: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 588#L861-D289true [3193] L861-D289-->L861_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 681#L861_T0_S2true [3287] L861_T0_S2-->L861_T0_S2-D22: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 997#L861_T0_S2-D22true [3611] L861_T0_S2-D22-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34#egressFINAL_T0_S2true [2647] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1002#egressEXIT_T0_S2true >[4162] egressEXIT_T0_S2-->L862-D337: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 967#L862-D337true [3578] L862-D337-->L862_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 645#L862_T0_S2true [3252] L862_T0_S2-->L862_T0_S2-D127: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1181#L862_T0_S2-D127true [3787] L862_T0_S2-D127-->computeChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 670#computeChecksumFINAL_T0_S2true [3273] computeChecksumFINAL_T0_S2-->computeChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 757#computeChecksumEXIT_T0_S2true >[4427] computeChecksumEXIT_T0_S2-->L863-D214: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 771#L863-D214true [3381] L863-D214-->L863_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 836#L863_T0_S2true [3446] L863_T0_S2-->L864-1_T0_S2: Formula: v_forward_33  InVars {forward=v_forward_33}  OutVars{forward=v_forward_33}  AuxVars[]  AssignedVars[] 138#L864-1_T0_S2true [2748] L864-1_T0_S2-->L868_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_164 v_meta.local_metadata.pkt_par_40))) (or (and v__p4ltl_0_9 .cse0) (and (not .cse0) (not v__p4ltl_0_9))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_40, meta.local_metadata.out_port=v_meta.local_metadata.out_port_164}  OutVars{_p4ltl_0=v__p4ltl_0_9, meta.local_metadata.out_port=v_meta.local_metadata.out_port_164, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_40}  AuxVars[]  AssignedVars[_p4ltl_0] 739#L868_T0_S2true [3352] L868_T0_S2-->L869_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_71 0))) (or (and (not .cse0) (not v__p4ltl_1_10)) (and v__p4ltl_1_10 .cse0)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_71}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_71, _p4ltl_1=v__p4ltl_1_10}  AuxVars[]  AssignedVars[_p4ltl_1] 939#L869_T0_S2true [3547] L869_T0_S2-->L870_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_41 0))) (or (and v__p4ltl_2_11 (not .cse0)) (and (not v__p4ltl_2_11) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_41}  OutVars{_p4ltl_2=v__p4ltl_2_11, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_41}  AuxVars[]  AssignedVars[_p4ltl_2] 1344#L870_T0_S2true [3943] L870_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_167 0))) (or (and v__p4ltl_3_12 (not .cse0)) (and (not v__p4ltl_3_12) .cse0)))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_167}  OutVars{_p4ltl_3=v__p4ltl_3_12, meta.local_metadata.out_port=v_meta.local_metadata.out_port_167}  AuxVars[]  AssignedVars[_p4ltl_3] 288#mainFINAL_T0_S2true [2895] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1385#mainEXIT_T0_S2true >[4491] mainEXIT_T0_S2-->L876-1-D271: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 490#L876-1-D271true [3090] L876-1-D271-->L876-1_accept_S5: Formula: (and (not v__p4ltl_1_7) v_hdr.dfsTag.valid_28 (not v__p4ltl_0_8) (or v__p4ltl_3_10 v__p4ltl_2_10))  InVars {_p4ltl_2=v__p4ltl_2_10, hdr.dfsTag.valid=v_hdr.dfsTag.valid_28, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_7}  OutVars{_p4ltl_2=v__p4ltl_2_10, hdr.dfsTag.valid=v_hdr.dfsTag.valid_28, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_7}  AuxVars[]  AssignedVars[] 446#L876-1_accept_S5true 
[2023-01-16 02:43:02,278 INFO  L754   eck$LassoCheckResult]: Loop: 446#L876-1_accept_S5true [3048] L876-1_accept_S5-->L876_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 103#L876_accept_S5true [2711] L876_accept_S5-->L876_accept_S5-D117: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 763#L876_accept_S5-D117true [3375] L876_accept_S5-D117-->mainENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 993#mainENTRY_accept_S5true [3605] mainENTRY_accept_S5-->mainENTRY_accept_S5-D102: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1278#mainENTRY_accept_S5-D102true [3881] mainENTRY_accept_S5-D102-->havocProcedureENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 375#havocProcedureENTRY_accept_S5true [2980] havocProcedureENTRY_accept_S5-->L720_accept_S5: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 609#L720_accept_S5true [3215] L720_accept_S5-->L721_accept_S5: Formula: (not v_forward_25)  InVars {}  OutVars{forward=v_forward_25}  AuxVars[]  AssignedVars[forward] 1183#L721_accept_S5true [3788] L721_accept_S5-->L722_accept_S5: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 465#L722_accept_S5true [3068] L722_accept_S5-->L723_accept_S5: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 525#L723_accept_S5true [3128] L723_accept_S5-->L724_accept_S5: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 1109#L724_accept_S5true [3716] L724_accept_S5-->L725_accept_S5: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 171#L725_accept_S5true [2777] L725_accept_S5-->L726_accept_S5: Formula: (= v_standard_metadata.deq_timedelta_10 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 174#L726_accept_S5true [2784] L726_accept_S5-->L727_accept_S5: Formula: (= v_standard_metadata.deq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 594#L727_accept_S5true [3198] L727_accept_S5-->L728_accept_S5: Formula: (= v_standard_metadata.ingress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 1243#L728_accept_S5true [3849] L728_accept_S5-->L729_accept_S5: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 795#L729_accept_S5true [3407] L729_accept_S5-->L730_accept_S5: Formula: (= v_standard_metadata.mcast_grp_10 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 341#L730_accept_S5true [2949] L730_accept_S5-->L731_accept_S5: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 238#L731_accept_S5true [2841] L731_accept_S5-->L732_accept_S5: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 1190#L732_accept_S5true [3795] L732_accept_S5-->L733_accept_S5: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 231#L733_accept_S5true [2833] L733_accept_S5-->L734_accept_S5: Formula: (= v_meta.local_metadata.starting_port_21 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_21}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 165#L734_accept_S5true [2771] L734_accept_S5-->L735_accept_S5: Formula: (= v_meta.local_metadata.all_ports_28 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_28}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 309#L735_accept_S5true [2917] L735_accept_S5-->L736_accept_S5: Formula: (= v_meta.local_metadata.out_port_xor_15 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_15}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 427#L736_accept_S5true [3026] L736_accept_S5-->L737_accept_S5: Formula: (= v_meta.local_metadata.pkt_curr_39 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_39}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 456#L737_accept_S5true [3058] L737_accept_S5-->L738_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_34 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_34}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 10#L738_accept_S5true [2625] L738_accept_S5-->L739_accept_S5: Formula: (= v_meta.local_metadata.out_port_139 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_139}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 827#L739_accept_S5true [3436] L739_accept_S5-->L740_accept_S5: Formula: (= v_meta.local_metadata.if_out_failed_24 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_24}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 395#L740_accept_S5true [2996] L740_accept_S5-->L741_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_29 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_29}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 482#L741_accept_S5true [3085] L741_accept_S5-->L742_accept_S5: Formula: (= v_meta.local_metadata.is_dest_9 0)  InVars {}  OutVars{meta.local_metadata.is_dest=v_meta.local_metadata.is_dest_9}  AuxVars[]  AssignedVars[meta.local_metadata.is_dest] 768#L742_accept_S5true [3380] L742_accept_S5-->L743_accept_S5: Formula: (= v_meta.local_metadata.is_completed_63 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_63}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 229#L743_accept_S5true [2831] L743_accept_S5-->L744_accept_S5: Formula: (not v_hdr.dfsTag.valid_22)  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_22}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 968#L744_accept_S5true [3579] L744_accept_S5-->L745_accept_S5: Formula: (= (store v_emit_12 v_hdr.dfsTag_2 false) v_emit_11)  InVars {emit=v_emit_12, hdr.dfsTag=v_hdr.dfsTag_2}  OutVars{emit=v_emit_11, hdr.dfsTag=v_hdr.dfsTag_2}  AuxVars[]  AssignedVars[emit] 475#L745_accept_S5true [3079] L745_accept_S5-->L746_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_22}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_curr] 964#L746_accept_S5true [3574] L746_accept_S5-->L747_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_curr_18) (<= v_hdr.dfsTag.pkt_v1_curr_18 256))  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_18}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_18}  AuxVars[]  AssignedVars[] 772#L747_accept_S5true [3384] L747_accept_S5-->L748_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_21}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_par] 1288#L748_accept_S5true [3890] L748_accept_S5-->L749_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_par_20) (<= v_hdr.dfsTag.pkt_v1_par_20 256))  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_20}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_20}  AuxVars[]  AssignedVars[] 1381#L749_accept_S5true [3977] L749_accept_S5-->L750_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_curr] 1238#L750_accept_S5true [3844] L750_accept_S5-->L751_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_curr_11) (<= v_hdr.dfsTag.pkt_v2_curr_11 256))  InVars {hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_11}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_11}  AuxVars[]  AssignedVars[] 221#L751_accept_S5true [2824] L751_accept_S5-->L752_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_13}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_par] 859#L752_accept_S5true [3465] L752_accept_S5-->L753_accept_S5: Formula: (and (<= v_hdr.dfsTag.pkt_v2_par_10 256) (<= 0 v_hdr.dfsTag.pkt_v2_par_10))  InVars {hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_10}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_10}  AuxVars[]  AssignedVars[] 1131#L753_accept_S5true [3734] L753_accept_S5-->L754_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_curr] 876#L754_accept_S5true [3482] L754_accept_S5-->L755_accept_S5: Formula: (and (<= v_hdr.dfsTag.pkt_v3_curr_10 256) (<= 0 v_hdr.dfsTag.pkt_v3_curr_10))  InVars {hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_10}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_10}  AuxVars[]  AssignedVars[] 723#L755_accept_S5true [3334] L755_accept_S5-->L756_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_14}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_par] 293#L756_accept_S5true [2900] L756_accept_S5-->L757_accept_S5: Formula: (and (<= v_hdr.dfsTag.pkt_v3_par_13 256) (<= 0 v_hdr.dfsTag.pkt_v3_par_13))  InVars {hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_13}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_13}  AuxVars[]  AssignedVars[] 124#L757_accept_S5true [2733] L757_accept_S5-->L758_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_curr] 1176#L758_accept_S5true [3782] L758_accept_S5-->L759_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v4_curr_13) (<= v_hdr.dfsTag.pkt_v4_curr_13 256))  InVars {hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_13}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_13}  AuxVars[]  AssignedVars[] 345#L759_accept_S5true [2953] L759_accept_S5-->L760_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_par] 57#L760_accept_S5true [2672] L760_accept_S5-->L761_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v4_par_13) (<= v_hdr.dfsTag.pkt_v4_par_13 256))  InVars {hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_13}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_13}  AuxVars[]  AssignedVars[] 1257#L761_accept_S5true [3862] L761_accept_S5-->L762_accept_S5: Formula: (not v_hdr.ff_tags.valid_15)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_15}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 36#L762_accept_S5true [2650] L762_accept_S5-->L763_accept_S5: Formula: (= v_emit_21 (store v_emit_22 v_hdr.ff_tags_4 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_22}  OutVars{hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_21}  AuxVars[]  AssignedVars[emit] 193#L763_accept_S5true [2799] L763_accept_S5-->L764_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_11}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 448#L764_accept_S5true [3052] L764_accept_S5-->L765_accept_S5: Formula: (and (<= v_hdr.ff_tags.preamble_9 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_9))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  AuxVars[]  AssignedVars[] 1113#L765_accept_S5true [3720] L765_accept_S5-->L766_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 554#L766_accept_S5true [3158] L766_accept_S5-->L767_accept_S5: Formula: (and (<= v_hdr.ff_tags.shortest_path_13 256) (<= 0 v_hdr.ff_tags.shortest_path_13))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_13}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_13}  AuxVars[]  AssignedVars[] 682#L767_accept_S5true [3288] L767_accept_S5-->L768_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_34}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 360#L768_accept_S5true [2968] L768_accept_S5-->L769_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.path_length_31) (<= v_hdr.ff_tags.path_length_31 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_31}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_31}  AuxVars[]  AssignedVars[] 1323#L769_accept_S5true [3923] L769_accept_S5-->L770_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 943#L770_accept_S5true [3552] L770_accept_S5-->L771_accept_S5: Formula: (and (<= v_hdr.ff_tags.is_edge_13 2) (<= 0 v_hdr.ff_tags.is_edge_13))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_13}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_13}  AuxVars[]  AssignedVars[] 1351#L771_accept_S5true [3947] L771_accept_S5-->L772_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_22}  AuxVars[]  AssignedVars[hdr.ff_tags.dfs_start] 203#L772_accept_S5true [2808] L772_accept_S5-->L773_accept_S5: Formula: (and (<= v_hdr.ff_tags.dfs_start_17 2) (<= 0 v_hdr.ff_tags.dfs_start_17))  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_17}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_17}  AuxVars[]  AssignedVars[] 683#L773_accept_S5true [3289] L773_accept_S5-->L774_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_12}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 650#L774_accept_S5true [3258] L774_accept_S5-->L775_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_12}  AuxVars[]  AssignedVars[default_route_0.action_run] 646#L775_accept_S5true [3254] L775_accept_S5-->L776_accept_S5: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_25}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 1074#L776_accept_S5true [3682] L776_accept_S5-->L777_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_11}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 889#L777_accept_S5true [3496] L777_accept_S5-->L778_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_13}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 1283#L778_accept_S5true [3886] L778_accept_S5-->L779_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_11}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 1149#L779_accept_S5true [3753] L779_accept_S5-->L780_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_14}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 54#L780_accept_S5true [2670] L780_accept_S5-->L781_accept_S5: Formula: true  InVars {}  OutVars{start_dfs_0.action_run=v_start_dfs_0.action_run_13}  AuxVars[]  AssignedVars[start_dfs_0.action_run] 800#L781_accept_S5true [3411] L781_accept_S5-->L782_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_11}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 818#L782_accept_S5true [3426] L782_accept_S5-->L783_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_13}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 846#L783_accept_S5true [3454] L783_accept_S5-->L784_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_10}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 300#L784_accept_S5true [2908] L784_accept_S5-->L785_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_13}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 405#L785_accept_S5true [3006] L785_accept_S5-->L786_accept_S5: Formula: true  InVars {}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_14}  AuxVars[]  AssignedVars[_curr_eq_ingress.action_run] 48#L786_accept_S5true [2666] L786_accept_S5-->L787_accept_S5: Formula: true  InVars {}  OutVars{_curr_eq_zero.action_run=v__curr_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_curr_eq_zero.action_run] 534#L787_accept_S5true [3137] L787_accept_S5-->L788_accept_S5: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_12}  AuxVars[]  AssignedVars[_hit_depth.action_run] 590#L788_accept_S5true [3195] L788_accept_S5-->L789_accept_S5: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_12}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 578#L789_accept_S5true [3184] L789_accept_S5-->L790_accept_S5: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_14}  AuxVars[]  AssignedVars[_if_status.action_run] 531#L790_accept_S5true [3134] L790_accept_S5-->L791_accept_S5: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_13}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 1198#L791_accept_S5true [3804] L791_accept_S5-->L792_accept_S5: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_26}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 1254#L792_accept_S5true [3858] L792_accept_S5-->L793_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_state=v__set_egress_port._starting_port_meta_0.port_state_10}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_state] 1290#L793_accept_S5true [3892] L793_accept_S5-->L794_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_25}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 208#L794_accept_S5true [2814] L794_accept_S5-->L795_accept_S5: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_14}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 765#L795_accept_S5true [3377] L795_accept_S5-->L796_accept_S5: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_24}  AuxVars[]  AssignedVars[_to_parent.action_run] 213#L796_accept_S5true [2818] L796_accept_S5-->havocProcedureFINAL_accept_S5: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_12}  AuxVars[]  AssignedVars[_try_next.action_run] 762#havocProcedureFINAL_accept_S5true [3374] havocProcedureFINAL_accept_S5-->havocProcedureEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 820#havocProcedureEXIT_accept_S5true >[4316] havocProcedureEXIT_accept_S5-->L858-D192: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 774#L858-D192true [3386] L858-D192-->L858_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1284#L858_accept_S5true [3887] L858_accept_S5-->L858_accept_S5-D57: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1421#L858_accept_S5-D57true [4020] L858_accept_S5-D57-->_parser_ParserImplENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1409#_parser_ParserImplENTRY_accept_S5true [4007] _parser_ParserImplENTRY_accept_S5-->_parser_ParserImplENTRY_accept_S5-D93: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 484#_parser_ParserImplENTRY_accept_S5-D93true [3086] _parser_ParserImplENTRY_accept_S5-D93-->startENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1039#startENTRY_accept_S5true [3648] startENTRY_accept_S5-->L932_accept_S5: Formula: v_hdr.ff_tags.valid_18  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_18}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 835#L932_accept_S5true [3444] L932_accept_S5-->L933_accept_S5: Formula: v_hdr.dfsTag.valid_31  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_31}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 691#L933_accept_S5true [3298] L933_accept_S5-->L934_accept_S5: Formula: (= v_meta.local_metadata.pkt_curr_44 v_hdr.dfsTag.pkt_v1_curr_25)  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_25}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_44, hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 1336#L934_accept_S5true [3937] L934_accept_S5-->L935_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_47 v_hdr.dfsTag.pkt_v1_par_24)  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_24}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_47, hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 999#L935_accept_S5true [3612] L935_accept_S5-->L936_accept_S5: Formula: (= v_hdr.ff_tags.dfs_start_24 v_meta.local_metadata.pkt_start_33)  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_24}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_33, hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 1188#L936_accept_S5true [3793] L936_accept_S5-->L936_accept_S5-D66: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1362#L936_accept_S5-D66true [3959] L936_accept_S5-D66-->acceptFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1180#acceptFINAL_accept_S5true [3786] acceptFINAL_accept_S5-->acceptEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 179#acceptEXIT_accept_S5true >[4119] acceptEXIT_accept_S5-->startFINAL-D324: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1049#startFINAL-D324true [3658] startFINAL-D324-->startFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 917#startFINAL_accept_S5true [3525] startFINAL_accept_S5-->startEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 285#startEXIT_accept_S5true >[4467] startEXIT_accept_S5-->_parser_ParserImplFINAL-D240: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1404#_parser_ParserImplFINAL-D240true [4001] _parser_ParserImplFINAL-D240-->_parser_ParserImplFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 559#_parser_ParserImplFINAL_accept_S5true [3164] _parser_ParserImplFINAL_accept_S5-->_parser_ParserImplEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1082#_parser_ParserImplEXIT_accept_S5true >[4561] _parser_ParserImplEXIT_accept_S5-->L859-D318: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 791#L859-D318true [3401] L859-D318-->L859_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 529#L859_accept_S5true [3132] L859_accept_S5-->L859_accept_S5-D132: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1199#L859_accept_S5-D132true [3805] L859_accept_S5-D132-->verifyChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1244#verifyChecksumFINAL_accept_S5true [3850] verifyChecksumFINAL_accept_S5-->verifyChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1306#verifyChecksumEXIT_accept_S5true >[4385] verifyChecksumEXIT_accept_S5-->L860-D315: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 873#L860-D315true [3479] L860-D315-->L860_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 602#L860_accept_S5true [3208] L860_accept_S5-->L860_accept_S5-D171: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1125#L860_accept_S5-D171true [3729] L860_accept_S5-D171-->ingressENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1357#ingressENTRY_accept_S5true [3954] ingressENTRY_accept_S5-->L803_accept_S5: Formula: (not v_hdr.dfsTag.valid_18)  InVars {hdr.dfsTag.valid=v_hdr.dfsTag.valid_18}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_18}  AuxVars[]  AssignedVars[] 109#L803_accept_S5true [2718] L803_accept_S5-->ingressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1209#ingressEXIT_accept_S5true >[4181] ingressEXIT_accept_S5-->L861-D291: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1054#L861-D291true [3663] L861-D291-->L861_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1405#L861_accept_S5true [4003] L861_accept_S5-->L861_accept_S5-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 522#L861_accept_S5-D24true [3125] L861_accept_S5-D24-->egressFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1248#egressFINAL_accept_S5true [3853] egressFINAL_accept_S5-->egressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 906#egressEXIT_accept_S5true >[4429] egressEXIT_accept_S5-->L862-D339: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 640#L862-D339true [3247] L862-D339-->L862_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 978#L862_accept_S5true [3589] L862_accept_S5-->L862_accept_S5-D129: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1015#L862_accept_S5-D129true [3628] L862_accept_S5-D129-->computeChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 308#computeChecksumFINAL_accept_S5true [2916] computeChecksumFINAL_accept_S5-->computeChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 938#computeChecksumEXIT_accept_S5true >[4061] computeChecksumEXIT_accept_S5-->L863-D216: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1191#L863-D216true [3796] L863-D216-->L863_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 749#L863_accept_S5true [3362] L863_accept_S5-->L864-1_accept_S5: Formula: v_forward_29  InVars {forward=v_forward_29}  OutVars{forward=v_forward_29}  AuxVars[]  AssignedVars[] 1364#L864-1_accept_S5true [3961] L864-1_accept_S5-->L868_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_166 v_meta.local_metadata.pkt_par_45))) (or (and v__p4ltl_0_11 .cse0) (and (not v__p4ltl_0_11) (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45, meta.local_metadata.out_port=v_meta.local_metadata.out_port_166}  OutVars{_p4ltl_0=v__p4ltl_0_11, meta.local_metadata.out_port=v_meta.local_metadata.out_port_166, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45}  AuxVars[]  AssignedVars[_p4ltl_0] 180#L868_accept_S5true [2786] L868_accept_S5-->L869_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_70 0))) (or (and (not v__p4ltl_1_9) (not .cse0)) (and .cse0 v__p4ltl_1_9)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_70}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_70, _p4ltl_1=v__p4ltl_1_9}  AuxVars[]  AssignedVars[_p4ltl_1] 37#L869_accept_S5true [2651] L869_accept_S5-->L870_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_42 0))) (or (and v__p4ltl_2_12 (not .cse0)) (and (not v__p4ltl_2_12) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_42}  OutVars{_p4ltl_2=v__p4ltl_2_12, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_42}  AuxVars[]  AssignedVars[_p4ltl_2] 1135#L870_accept_S5true [3739] L870_accept_S5-->mainFINAL_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_168 0))) (or (and .cse0 (not v__p4ltl_3_13)) (and v__p4ltl_3_13 (not .cse0))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_168}  OutVars{_p4ltl_3=v__p4ltl_3_13, meta.local_metadata.out_port=v_meta.local_metadata.out_port_168}  AuxVars[]  AssignedVars[_p4ltl_3] 155#mainFINAL_accept_S5true [2764] mainFINAL_accept_S5-->mainEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1081#mainEXIT_accept_S5true >[4374] mainEXIT_accept_S5-->L876-1-D273: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1266#L876-1-D273true [3870] L876-1-D273-->L876-1_accept_S5: Formula: (and (or v__p4ltl_3_6 v__p4ltl_2_6) v_hdr.dfsTag.valid_24)  InVars {_p4ltl_2=v__p4ltl_2_6, hdr.dfsTag.valid=v_hdr.dfsTag.valid_24, _p4ltl_3=v__p4ltl_3_6}  OutVars{_p4ltl_2=v__p4ltl_2_6, hdr.dfsTag.valid=v_hdr.dfsTag.valid_24, _p4ltl_3=v__p4ltl_3_6}  AuxVars[]  AssignedVars[] 446#L876-1_accept_S5true 
[2023-01-16 02:43:02,284 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 02:43:02,284 INFO  L85        PathProgramCache]: Analyzing trace with hash 1127439061, now seen corresponding path program 1 times
[2023-01-16 02:43:02,291 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 02:43:02,291 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [42680483]
[2023-01-16 02:43:02,291 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 02:43:02,292 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 02:43:02,353 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:02,489 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 02:43:02,498 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:02,556 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 02:43:02,560 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:02,579 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 84
[2023-01-16 02:43:02,582 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:02,591 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 02:43:02,593 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:02,595 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-01-16 02:43:02,596 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:02,597 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 104
[2023-01-16 02:43:02,599 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:02,612 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 109
[2023-01-16 02:43:02,631 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:02,642 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 115
[2023-01-16 02:43:02,644 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:02,645 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 120
[2023-01-16 02:43:02,646 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:02,649 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 137
[2023-01-16 02:43:02,660 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:02,687 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 02:43:02,692 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:02,706 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 84
[2023-01-16 02:43:02,707 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:02,709 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 02:43:02,710 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:02,711 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-01-16 02:43:02,712 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:02,713 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 104
[2023-01-16 02:43:02,713 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:02,715 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 109
[2023-01-16 02:43:02,718 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:02,720 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 115
[2023-01-16 02:43:02,721 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:02,722 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 120
[2023-01-16 02:43:02,723 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:02,725 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 02:43:02,725 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 02:43:02,725 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [42680483]
[2023-01-16 02:43:02,726 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [42680483] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 02:43:02,726 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 02:43:02,726 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [9] imperfect sequences [] total 9
[2023-01-16 02:43:02,727 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [547692594]
[2023-01-16 02:43:02,727 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 02:43:02,732 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 02:43:02,732 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 02:43:02,756 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 9 interpolants.
[2023-01-16 02:43:02,756 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=22, Invalid=50, Unknown=0, NotChecked=0, Total=72
[2023-01-16 02:43:02,758 INFO  L87              Difference]: Start difference. First operand  has 1420 states, 1059 states have (on average 1.1406987724268178) internal successors, (1208), 1059 states have internal predecessors, (1208), 181 states have call successors, (181), 181 states have call predecessors, (181), 180 states have return successors, (540), 180 states have call predecessors, (540), 180 states have call successors, (540) Second operand  has 9 states, 9 states have (on average 26.0) internal successors, (234), 4 states have internal predecessors, (234), 3 states have call successors, (19), 6 states have call predecessors, (19), 4 states have return successors, (18), 3 states have call predecessors, (18), 3 states have call successors, (18)
[2023-01-16 02:43:06,965 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 02:43:06,965 INFO  L93              Difference]: Finished difference Result 1798 states and 2168 transitions.
[2023-01-16 02:43:06,966 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 15 states. 
[2023-01-16 02:43:06,970 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 1798 states and 2168 transitions.
[2023-01-16 02:43:06,982 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 02:43:06,999 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 1798 states to 1798 states and 2168 transitions.
[2023-01-16 02:43:07,000 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 589
[2023-01-16 02:43:07,001 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 589
[2023-01-16 02:43:07,002 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 1798 states and 2168 transitions.
[2023-01-16 02:43:07,008 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 02:43:07,008 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 1798 states and 2168 transitions.
[2023-01-16 02:43:07,021 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 1798 states and 2168 transitions.
[2023-01-16 02:43:07,048 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 1798 to 1420.
[2023-01-16 02:43:07,049 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 1420 states, 1059 states have (on average 1.137865911237016) internal successors, (1205), 1059 states have internal predecessors, (1205), 181 states have call successors, (181), 181 states have call predecessors, (181), 180 states have return successors, (180), 180 states have call predecessors, (180), 180 states have call successors, (180)
[2023-01-16 02:43:07,051 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 1420 states to 1420 states and 1566 transitions.
[2023-01-16 02:43:07,052 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 1420 states and 1566 transitions.
[2023-01-16 02:43:07,052 INFO  L399   stractBuchiCegarLoop]: Abstraction has 1420 states and 1566 transitions.
[2023-01-16 02:43:07,052 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 2 ============
[2023-01-16 02:43:07,052 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 1420 states and 1566 transitions.
[2023-01-16 02:43:07,055 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 02:43:07,056 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 02:43:07,056 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 02:43:07,057 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 02:43:07,057 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 02:43:07,060 INFO  L752   eck$LassoCheckResult]: Stem: 4034#ULTIMATE.startENTRY_NONWA [2739] ULTIMATE.startENTRY_NONWA-->L876-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4089#L876-1_T1_init [3045] L876-1_T1_init-->L876_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4083#L876_T1_init [3424] L876_T1_init-->L876_T1_init-D116: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4354#L876_T1_init-D116 [2882] L876_T1_init-D116-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3943#mainENTRY_T1_init [3857] mainENTRY_T1_init-->mainENTRY_T1_init-D101: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4207#mainENTRY_T1_init-D101 [2798] mainENTRY_T1_init-D101-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4208#havocProcedureENTRY_T1_init [2997] havocProcedureENTRY_T1_init-->L720_T1_init: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 4537#L720_T1_init [3210] L720_T1_init-->L721_T1_init: Formula: (not v_forward_26)  InVars {}  OutVars{forward=v_forward_26}  AuxVars[]  AssignedVars[forward] 4787#L721_T1_init [3422] L721_T1_init-->L722_T1_init: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 4973#L722_T1_init [3457] L722_T1_init-->L723_T1_init: Formula: (= v_standard_metadata.packet_length_10 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 4997#L723_T1_init [3632] L723_T1_init-->L724_T1_init: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 4600#L724_T1_init [3053] L724_T1_init-->L725_T1_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 4469#L725_T1_init [2954] L725_T1_init-->L726_T1_init: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 4470#L726_T1_init [3472] L726_T1_init-->L727_T1_init: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 5005#L727_T1_init [3874] L727_T1_init-->L728_T1_init: Formula: (= v_standard_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 4195#L728_T1_init [2790] L728_T1_init-->L729_T1_init: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 4196#L729_T1_init [3201] L729_T1_init-->L730_T1_init: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 4752#L730_T1_init [3179] L730_T1_init-->L731_T1_init: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 4053#L731_T1_init [2720] L731_T1_init-->L732_T1_init: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 4054#L732_T1_init [2944] L732_T1_init-->L733_T1_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 4451#L733_T1_init [3522] L733_T1_init-->L734_T1_init: Formula: (= v_meta.local_metadata.starting_port_22 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_22}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 4652#L734_T1_init [3091] L734_T1_init-->L735_T1_init: Formula: (= v_meta.local_metadata.all_ports_27 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_27}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 4653#L735_T1_init [3488] L735_T1_init-->L736_T1_init: Formula: (= v_meta.local_metadata.out_port_xor_16 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_16}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 4348#L736_T1_init [2878] L736_T1_init-->L737_T1_init: Formula: (= v_meta.local_metadata.pkt_curr_41 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_41}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 4349#L737_T1_init [3927] L737_T1_init-->L738_T1_init: Formula: (= v_meta.local_metadata.pkt_par_35 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_35}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 4951#L738_T1_init [3393] L738_T1_init-->L739_T1_init: Formula: (= v_meta.local_metadata.out_port_140 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_140}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 4952#L739_T1_init [3594] L739_T1_init-->L740_T1_init: Formula: (= v_meta.local_metadata.if_out_failed_23 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_23}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 4521#L740_T1_init [2985] L740_T1_init-->L741_T1_init: Formula: (= v_meta.local_metadata.pkt_start_31 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_31}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 4522#L741_T1_init [3366] L741_T1_init-->L742_T1_init: Formula: (= v_meta.local_metadata.is_dest_8 0)  InVars {}  OutVars{meta.local_metadata.is_dest=v_meta.local_metadata.is_dest_8}  AuxVars[]  AssignedVars[meta.local_metadata.is_dest] 4841#L742_T1_init [3264] L742_T1_init-->L743_T1_init: Formula: (= v_meta.local_metadata.is_completed_64 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_64}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 4595#L743_T1_init [3050] L743_T1_init-->L744_T1_init: Formula: (not v_hdr.dfsTag.valid_23)  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_23}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 4596#L744_T1_init [3723] L744_T1_init-->L745_T1_init: Formula: (= (store v_emit_14 v_hdr.dfsTag_3 false) v_emit_13)  InVars {emit=v_emit_14, hdr.dfsTag=v_hdr.dfsTag_3}  OutVars{emit=v_emit_13, hdr.dfsTag=v_hdr.dfsTag_3}  AuxVars[]  AssignedVars[emit] 4799#L745_T1_init [3221] L745_T1_init-->L746_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_20}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_curr] 4681#L746_T1_init [3109] L746_T1_init-->L747_T1_init: Formula: (and (<= v_hdr.dfsTag.pkt_v1_curr_19 256) (<= 0 v_hdr.dfsTag.pkt_v1_curr_19))  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_19}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_19}  AuxVars[]  AssignedVars[] 4337#L747_T1_init [2874] L747_T1_init-->L748_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_18}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_par] 4338#L748_T1_init [3702] L748_T1_init-->L749_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_par_22) (<= v_hdr.dfsTag.pkt_v1_par_22 256))  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_22}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_22}  AuxVars[]  AssignedVars[] 5118#L749_T1_init [3681] L749_T1_init-->L750_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_10}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_curr] 4402#L750_T1_init [2912] L750_T1_init-->L751_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_curr_12) (<= v_hdr.dfsTag.pkt_v2_curr_12 256))  InVars {hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_12}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_12}  AuxVars[]  AssignedVars[] 4403#L751_T1_init [3055] L751_T1_init-->L752_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_14}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_par] 4602#L752_T1_init [3563] L752_T1_init-->L753_T1_init: Formula: (and (<= v_hdr.dfsTag.pkt_v2_par_9 256) (<= 0 v_hdr.dfsTag.pkt_v2_par_9))  InVars {hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_9}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_9}  AuxVars[]  AssignedVars[] 5060#L753_T1_init [3807] L753_T1_init-->L754_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_14}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_curr] 5076#L754_T1_init [3603] L754_T1_init-->L755_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v3_curr_13) (<= v_hdr.dfsTag.pkt_v3_curr_13 256))  InVars {hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_13}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_13}  AuxVars[]  AssignedVars[] 3987#L755_T1_init [2693] L755_T1_init-->L756_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_par] 3988#L756_T1_init [3367] L756_T1_init-->L757_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v3_par_11) (<= v_hdr.dfsTag.pkt_v3_par_11 256))  InVars {hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_11}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_11}  AuxVars[]  AssignedVars[] 4931#L757_T1_init [3497] L757_T1_init-->L758_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_curr] 5026#L758_T1_init [3560] L758_T1_init-->L759_T1_init: Formula: (and (<= v_hdr.dfsTag.pkt_v4_curr_11 256) (<= 0 v_hdr.dfsTag.pkt_v4_curr_11))  InVars {hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_11}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_11}  AuxVars[]  AssignedVars[] 3942#L759_T1_init [2679] L759_T1_init-->L760_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_par] 3944#L760_T1_init [3745] L760_T1_init-->L761_T1_init: Formula: (and (<= v_hdr.dfsTag.pkt_v4_par_10 256) (<= 0 v_hdr.dfsTag.pkt_v4_par_10))  InVars {hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_10}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_10}  AuxVars[]  AssignedVars[] 4765#L761_T1_init [3189] L761_T1_init-->L762_T1_init: Formula: (not v_hdr.ff_tags.valid_14)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_14}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 4766#L762_T1_init [3345] L762_T1_init-->L763_T1_init: Formula: (= (store v_emit_18 v_hdr.ff_tags_3 false) v_emit_17)  InVars {hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_18}  OutVars{hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_17}  AuxVars[]  AssignedVars[emit] 4904#L763_T1_init [3420] L763_T1_init-->L764_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_12}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 4758#L764_T1_init [3185] L764_T1_init-->L765_T1_init: Formula: (and (<= v_hdr.ff_tags.preamble_14 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_14))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  AuxVars[]  AssignedVars[] 4759#L765_T1_init [3397] L765_T1_init-->L766_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_9}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 3952#L766_T1_init [2682] L766_T1_init-->L767_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_14) (<= v_hdr.ff_tags.shortest_path_14 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  AuxVars[]  AssignedVars[] 3953#L767_T1_init [3238] L767_T1_init-->L768_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_30}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 3992#L768_T1_init [2695] L768_T1_init-->L769_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.path_length_32) (<= v_hdr.ff_tags.path_length_32 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_32}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_32}  AuxVars[]  AssignedVars[] 3993#L769_T1_init [3703] L769_T1_init-->L770_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_12}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 4772#L770_T1_init [3196] L770_T1_init-->L771_T1_init: Formula: (and (<= v_hdr.ff_tags.is_edge_14 2) (<= 0 v_hdr.ff_tags.is_edge_14))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  AuxVars[]  AssignedVars[] 4333#L771_T1_init [2871] L771_T1_init-->L772_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_19}  AuxVars[]  AssignedVars[hdr.ff_tags.dfs_start] 4334#L772_T1_init [3889] L772_T1_init-->L773_T1_init: Formula: (and (<= v_hdr.ff_tags.dfs_start_18 2) (<= 0 v_hdr.ff_tags.dfs_start_18))  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_18}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_18}  AuxVars[]  AssignedVars[] 5120#L773_T1_init [3691] L773_T1_init-->L774_T1_init: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_11}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 4429#L774_T1_init [2930] L774_T1_init-->L775_T1_init: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_14}  AuxVars[]  AssignedVars[default_route_0.action_run] 4085#L775_T1_init [2737] L775_T1_init-->L776_T1_init: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_24}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 4086#L776_T1_init [2870] L776_T1_init-->L777_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_10}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 4138#L777_T1_init [2763] L777_T1_init-->L778_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_14}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 4139#L778_T1_init [3213] L778_T1_init-->L779_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_12}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 4789#L779_T1_init [3902] L779_T1_init-->L780_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_13}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 4716#L780_T1_init [3145] L780_T1_init-->L781_T1_init: Formula: true  InVars {}  OutVars{start_dfs_0.action_run=v_start_dfs_0.action_run_12}  AuxVars[]  AssignedVars[start_dfs_0.action_run] 4717#L781_T1_init [3539] L781_T1_init-->L782_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_12}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 4611#L782_T1_init [3061] L782_T1_init-->L783_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_14}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 4285#L783_T1_init [2834] L783_T1_init-->L784_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_11}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 4286#L784_T1_init [3520] L784_T1_init-->L785_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_12}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 4851#L785_T1_init [3272] L785_T1_init-->L786_T1_init: Formula: true  InVars {}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_13}  AuxVars[]  AssignedVars[_curr_eq_ingress.action_run] 4127#L786_T1_init [2759] L786_T1_init-->L787_T1_init: Formula: true  InVars {}  OutVars{_curr_eq_zero.action_run=v__curr_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_curr_eq_zero.action_run] 4128#L787_T1_init [3121] L787_T1_init-->L788_T1_init: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_13}  AuxVars[]  AssignedVars[_hit_depth.action_run] 4689#L788_T1_init [3249] L788_T1_init-->L789_T1_init: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_11}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 4825#L789_T1_init [3433] L789_T1_init-->L790_T1_init: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_12}  AuxVars[]  AssignedVars[_if_status.action_run] 4565#L790_T1_init [3020] L790_T1_init-->L791_T1_init: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_12}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 4543#L791_T1_init [3002] L791_T1_init-->L792_T1_init: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_24}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 4544#L792_T1_init [4005] L792_T1_init-->L793_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_state=v__set_egress_port._starting_port_meta_0.port_state_11}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_state] 4071#L793_T1_init [2731] L793_T1_init-->L794_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_26}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 4072#L794_T1_init [3817] L794_T1_init-->L795_T1_init: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_13}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 4471#L795_T1_init [2955] L795_T1_init-->L796_T1_init: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_25}  AuxVars[]  AssignedVars[_to_parent.action_run] 4472#L796_T1_init [3668] L796_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_14}  AuxVars[]  AssignedVars[_try_next.action_run] 5111#havocProcedureFINAL_T1_init [3990] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3968#havocProcedureEXIT_T1_init >[4311] havocProcedureEXIT_T1_init-->L858-D191: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3969#L858-D191 [3915] L858-D191-->L858_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4080#L858_T1_init [3163] L858_T1_init-->L858_T1_init-D56: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4735#L858_T1_init-D56 [3728] L858_T1_init-D56-->_parser_ParserImplENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3808#_parser_ParserImplENTRY_T1_init [3025] _parser_ParserImplENTRY_T1_init-->_parser_ParserImplENTRY_T1_init-D92: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3918#_parser_ParserImplENTRY_T1_init-D92 [2673] _parser_ParserImplENTRY_T1_init-D92-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3919#startENTRY_T1_init [3405] startENTRY_T1_init-->L932_T1_init: Formula: v_hdr.ff_tags.valid_16  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_16}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 4405#L932_T1_init [2913] L932_T1_init-->L933_T1_init: Formula: v_hdr.dfsTag.valid_29  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_29}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 4331#L933_T1_init [2869] L933_T1_init-->L934_T1_init: Formula: (= v_meta.local_metadata.pkt_curr_43 v_hdr.dfsTag.pkt_v1_curr_24)  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_24}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_43, hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 4332#L934_T1_init [3559] L934_T1_init-->L935_T1_init: Formula: (= v_meta.local_metadata.pkt_par_46 v_hdr.dfsTag.pkt_v1_par_23)  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_23}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_46, hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 4070#L935_T1_init [2730] L935_T1_init-->L936_T1_init: Formula: (= v_hdr.ff_tags.dfs_start_25 v_meta.local_metadata.pkt_start_34)  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_25}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_34, hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 3807#L936_T1_init [2628] L936_T1_init-->L936_T1_init-D65: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3809#L936_T1_init-D65 [3877] L936_T1_init-D65-->acceptFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4232#acceptFINAL_T1_init [2812] acceptFINAL_T1_init-->acceptEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4233#acceptEXIT_T1_init >[4236] acceptEXIT_T1_init-->startFINAL-D323: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5101#startFINAL-D323 [3651] startFINAL-D323-->startFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5029#startFINAL_T1_init [3502] startFINAL_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4612#startEXIT_T1_init >[4086] startEXIT_T1_init-->_parser_ParserImplFINAL-D239: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4079#_parser_ParserImplFINAL-D239 [2735] _parser_ParserImplFINAL-D239-->_parser_ParserImplFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4081#_parser_ParserImplFINAL_T1_init [3327] _parser_ParserImplFINAL_T1_init-->_parser_ParserImplEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4580#_parser_ParserImplEXIT_T1_init >[4482] _parser_ParserImplEXIT_T1_init-->L859-D317: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4581#L859-D317 [3487] L859-D317-->L859_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4464#L859_T1_init [3328] L859_T1_init-->L859_T1_init-D131: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4895#L859_T1_init-D131 [3515] L859_T1_init-D131-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4463#verifyChecksumFINAL_T1_init [2950] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4465#verifyChecksumEXIT_T1_init >[4164] verifyChecksumEXIT_T1_init-->L860-D314: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4764#L860-D314 [3188] L860-D314-->L860_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3879#L860_T1_init [3988] L860_T1_init-->L860_T1_init-D170: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5082#L860_T1_init-D170 [3607] L860_T1_init-D170-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5021#ingressENTRY_T1_init [3492] ingressENTRY_T1_init-->L804_T1_init: Formula: v_hdr.dfsTag.valid_15  InVars {hdr.dfsTag.valid=v_hdr.dfsTag.valid_15}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_15}  AuxVars[]  AssignedVars[] 4960#L804_T1_init [3403] L804_T1_init-->L805_T1_init: Formula: (= v_meta.local_metadata.pkt_start_27 0)  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_27}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_27}  AuxVars[]  AssignedVars[] 4431#L805_T1_init [3005] L805_T1_init-->L805_T1_init-D47: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4430#L805_T1_init-D47 [2931] L805_T1_init-D47-->default_route_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4432#default_route_0.applyENTRY_T1_init [3251] default_route_0.applyENTRY_T1_init-->L672_T1_init: Formula: (not (= v_default_route_0.action_run_20 default_route_0.action.set_default_route))  InVars {default_route_0.action_run=v_default_route_0.action_run_20}  OutVars{default_route_0.action_run=v_default_route_0.action_run_20}  AuxVars[]  AssignedVars[] 4826#L672_T1_init [3308] L672_T1_init-->L672-1_T1_init: Formula: (not (= default_route_0.action.NoAction_0 v_default_route_0.action_run_26))  InVars {default_route_0.action_run=v_default_route_0.action_run_26}  OutVars{default_route_0.action_run=v_default_route_0.action_run_26}  AuxVars[]  AssignedVars[] 4800#L672-1_T1_init [4013] L672-1_T1_init-->default_route_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5068#default_route_0.applyEXIT_T1_init >[4335] default_route_0.applyEXIT_T1_init-->L805-1-D257: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3886#L805-1-D257 [2658] L805-1-D257-->L805-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3887#L805-1_T1_init [3067] L805-1_T1_init-->L840_T1_init: Formula: (not (= v_meta.local_metadata.out_port_100 0))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_100}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_100}  AuxVars[]  AssignedVars[] 3898#L840_T1_init [3205] L840_T1_init-->L847_T1_init: Formula: (= v_meta.local_metadata.is_completed_41 1)  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_41}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_41}  AuxVars[]  AssignedVars[] 4103#L847_T1_init [3425] L847_T1_init-->L847_T1_init-D83: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4976#L847_T1_init-D83 [3936] L847_T1_init-D83-->fwd_parent_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4592#fwd_parent_0.applyENTRY_T1_init [3042] fwd_parent_0.applyENTRY_T1_init-->L700_T1_init: Formula: (not (= fwd_parent_0.action.towards_parent v_fwd_parent_0.action_run_13))  InVars {fwd_parent_0.action_run=v_fwd_parent_0.action_run_13}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_13}  AuxVars[]  AssignedVars[] 4102#L700_T1_init [2747] L700_T1_init-->L700-1_T1_init: Formula: (not (= v_fwd_parent_0.action_run_17 fwd_parent_0.action.NoAction_18))  InVars {fwd_parent_0.action_run=v_fwd_parent_0.action_run_17}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_17}  AuxVars[]  AssignedVars[] 4105#L700-1_T1_init [3329] L700-1_T1_init-->fwd_parent_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4896#fwd_parent_0.applyEXIT_T1_init >[4022] fwd_parent_0.applyEXIT_T1_init-->L803-D320: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5126#L803-D320 [3900] L803-D320-->L803_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4512#L803_T1_init [3973] L803_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4915#ingressEXIT_T1_init >[4468] ingressEXIT_T1_init-->L861-D290: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4082#L861-D290 [2736] L861-D290-->L861_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4084#L861_T1_init [3484] L861_T1_init-->L861_T1_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4199#L861_T1_init-D23 [2792] L861_T1_init-D23-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4200#egressFINAL_T1_init [3200] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4776#egressEXIT_T1_init >[4562] egressEXIT_T1_init-->L862-D338: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5004#L862-D338 [3469] L862-D338-->L862_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4489#L862_T1_init [2970] L862_T1_init-->L862_T1_init-D128: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4490#L862_T1_init-D128 [3859] L862_T1_init-D128-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5164#computeChecksumFINAL_T1_init [3792] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5165#computeChecksumEXIT_T1_init >[4476] computeChecksumEXIT_T1_init-->L863-D215: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4812#L863-D215 [3231] L863-D215-->L863_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4306#L863_T1_init [2849] L863_T1_init-->L864-1_T1_init: Formula: v_forward_31  InVars {forward=v_forward_31}  OutVars{forward=v_forward_31}  AuxVars[]  AssignedVars[] 4308#L864-1_T1_init [3759] L864-1_T1_init-->L868_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_165 v_meta.local_metadata.pkt_par_43))) (or (and v__p4ltl_0_10 .cse0) (and (not v__p4ltl_0_10) (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_43, meta.local_metadata.out_port=v_meta.local_metadata.out_port_165}  OutVars{_p4ltl_0=v__p4ltl_0_10, meta.local_metadata.out_port=v_meta.local_metadata.out_port_165, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_43}  AuxVars[]  AssignedVars[_p4ltl_0] 4784#L868_T1_init [3209] L868_T1_init-->L869_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_69 0))) (or (and (not .cse0) (not v__p4ltl_1_8)) (and v__p4ltl_1_8 .cse0)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_69}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_69, _p4ltl_1=v__p4ltl_1_8}  AuxVars[]  AssignedVars[_p4ltl_1] 4679#L869_T1_init [3108] L869_T1_init-->L870_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_44 0))) (or (and .cse0 (not v__p4ltl_2_13)) (and v__p4ltl_2_13 (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44}  OutVars{_p4ltl_2=v__p4ltl_2_13, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44}  AuxVars[]  AssignedVars[_p4ltl_2] 4680#L870_T1_init [3669] L870_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_163 0))) (or (and .cse0 (not v__p4ltl_3_11)) (and v__p4ltl_3_11 (not .cse0))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_163}  OutVars{_p4ltl_3=v__p4ltl_3_11, meta.local_metadata.out_port=v_meta.local_metadata.out_port_163}  AuxVars[]  AssignedVars[_p4ltl_3] 5112#mainFINAL_T1_init [3726] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5135#mainEXIT_T1_init >[4338] mainEXIT_T1_init-->L876-1-D272: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4718#L876-1-D272 [3147] L876-1-D272-->L876-1_T0_S2: Formula: (and v__p4ltl_1_6 (not v__p4ltl_0_6) (or v__p4ltl_3_7 v__p4ltl_2_7) v_hdr.dfsTag.valid_25)  InVars {_p4ltl_2=v__p4ltl_2_7, hdr.dfsTag.valid=v_hdr.dfsTag.valid_25, _p4ltl_3=v__p4ltl_3_7, _p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6}  OutVars{_p4ltl_2=v__p4ltl_2_7, hdr.dfsTag.valid=v_hdr.dfsTag.valid_25, _p4ltl_3=v__p4ltl_3_7, _p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6}  AuxVars[]  AssignedVars[] 4548#L876-1_T0_S2 [3007] L876-1_T0_S2-->L876_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4094#L876_T0_S2 [4004] L876_T0_S2-->L876_T0_S2-D115: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4838#L876_T0_S2-D115 [3261] L876_T0_S2-D115-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3805#mainENTRY_T0_S2 [2742] mainENTRY_T0_S2-->mainENTRY_T0_S2-D100: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4095#mainENTRY_T0_S2-D100 [3652] mainENTRY_T0_S2-D100-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4813#havocProcedureENTRY_T0_S2 [3230] havocProcedureENTRY_T0_S2-->L720_T0_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 4399#L720_T0_S2 [2910] L720_T0_S2-->L721_T0_S2: Formula: (not v_forward_27)  InVars {}  OutVars{forward=v_forward_27}  AuxVars[]  AssignedVars[forward] 4400#L721_T0_S2 [3638] L721_T0_S2-->L722_T0_S2: Formula: (= v_standard_metadata.instance_type_10 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 4941#L722_T0_S2 [3382] L722_T0_S2-->L723_T0_S2: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 4525#L723_T0_S2 [2987] L723_T0_S2-->L724_T0_S2: Formula: (= v_standard_metadata.enq_timestamp_10 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 4526#L724_T0_S2 [3510] L724_T0_S2-->L725_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 4711#L725_T0_S2 [3140] L725_T0_S2-->L726_T0_S2: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 4527#L726_T0_S2 [2989] L726_T0_S2-->L727_T0_S2: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 4528#L727_T0_S2 [3700] L727_T0_S2-->L728_T0_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 4754#L728_T0_S2 [3182] L728_T0_S2-->L729_T0_S2: Formula: (= v_standard_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 4755#L729_T0_S2 [3383] L729_T0_S2-->L730_T0_S2: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 4942#L730_T0_S2 [3643] L730_T0_S2-->L731_T0_S2: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 4136#L731_T0_S2 [2762] L731_T0_S2-->L732_T0_S2: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 4137#L732_T0_S2 [3151] L732_T0_S2-->L733_T0_S2: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 4721#L733_T0_S2 [3665] L733_T0_S2-->L734_T0_S2: Formula: (= v_meta.local_metadata.starting_port_20 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_20}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 4661#L734_T0_S2 [3098] L734_T0_S2-->L735_T0_S2: Formula: (= v_meta.local_metadata.all_ports_26 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_26}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 4058#L735_T0_S2 [2722] L735_T0_S2-->L736_T0_S2: Formula: (= v_meta.local_metadata.out_port_xor_17 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_17}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 4059#L736_T0_S2 [3789] L736_T0_S2-->L737_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_40 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_40}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 4804#L737_T0_S2 [3226] L737_T0_S2-->L738_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_36 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_36}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 4805#L738_T0_S2 [3503] L738_T0_S2-->L739_T0_S2: Formula: (= v_meta.local_metadata.out_port_141 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_141}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 4873#L739_T0_S2 [3297] L739_T0_S2-->L740_T0_S2: Formula: (= v_meta.local_metadata.if_out_failed_25 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_25}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 4874#L740_T0_S2 [3518] L740_T0_S2-->L741_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_30 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_30}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 4258#L741_T0_S2 [2823] L741_T0_S2-->L742_T0_S2: Formula: (= v_meta.local_metadata.is_dest_10 0)  InVars {}  OutVars{meta.local_metadata.is_dest=v_meta.local_metadata.is_dest_10}  AuxVars[]  AssignedVars[meta.local_metadata.is_dest] 4259#L742_T0_S2 [3800] L742_T0_S2-->L743_T0_S2: Formula: (= v_meta.local_metadata.is_completed_65 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_65}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 5169#L743_T0_S2 [3949] L743_T0_S2-->L744_T0_S2: Formula: (not v_hdr.dfsTag.valid_21)  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_21}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 4558#L744_T0_S2 [3013] L744_T0_S2-->L745_T0_S2: Formula: (= v_emit_19 (store v_emit_20 v_hdr.dfsTag_4 false))  InVars {emit=v_emit_20, hdr.dfsTag=v_hdr.dfsTag_4}  OutVars{emit=v_emit_19, hdr.dfsTag=v_hdr.dfsTag_4}  AuxVars[]  AssignedVars[emit] 4559#L745_T0_S2 [3918] L745_T0_S2-->L746_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_17}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_curr] 4792#L746_T0_S2 [3217] L746_T0_S2-->L747_T0_S2: Formula: (and (<= v_hdr.dfsTag.pkt_v1_curr_21 256) (<= 0 v_hdr.dfsTag.pkt_v1_curr_21))  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_21}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_21}  AuxVars[]  AssignedVars[] 4793#L747_T0_S2 [3551] L747_T0_S2-->L748_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_19}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_par] 4447#L748_T0_S2 [2942] L748_T0_S2-->L749_T0_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_par_17) (<= v_hdr.dfsTag.pkt_v1_par_17 256))  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_17}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_17}  AuxVars[]  AssignedVars[] 4448#L749_T0_S2 [3946] L749_T0_S2-->L750_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_13}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_curr] 5176#L750_T0_S2 [3831] L750_T0_S2-->L751_T0_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_curr_14) (<= v_hdr.dfsTag.pkt_v2_curr_14 256))  InVars {hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_14}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_14}  AuxVars[]  AssignedVars[] 5106#L751_T0_S2 [3659] L751_T0_S2-->L752_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_par] 5064#L752_T0_S2 [3573] L752_T0_S2-->L753_T0_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_par_12) (<= v_hdr.dfsTag.pkt_v2_par_12 256))  InVars {hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_12}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_12}  AuxVars[]  AssignedVars[] 5065#L753_T0_S2 [3592] L753_T0_S2-->L754_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_curr] 4441#L754_T0_S2 [2937] L754_T0_S2-->L755_T0_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v3_curr_9) (<= v_hdr.dfsTag.pkt_v3_curr_9 256))  InVars {hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_9}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_9}  AuxVars[]  AssignedVars[] 4442#L755_T0_S2 [3468] L755_T0_S2-->L756_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_par] 4849#L756_T0_S2 [3269] L756_T0_S2-->L757_T0_S2: Formula: (and (<= v_hdr.dfsTag.pkt_v3_par_10 256) (<= 0 v_hdr.dfsTag.pkt_v3_par_10))  InVars {hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_10}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_10}  AuxVars[]  AssignedVars[] 4846#L757_T0_S2 [3268] L757_T0_S2-->L758_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_14}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_curr] 4221#L758_T0_S2 [2806] L758_T0_S2-->L759_T0_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v4_curr_10) (<= v_hdr.dfsTag.pkt_v4_curr_10 256))  InVars {hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_10}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_10}  AuxVars[]  AssignedVars[] 4222#L759_T0_S2 [3023] L759_T0_S2-->L760_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_14}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_par] 4569#L760_T0_S2 [3378] L760_T0_S2-->L761_T0_S2: Formula: (and (<= v_hdr.dfsTag.pkt_v4_par_9 256) (<= 0 v_hdr.dfsTag.pkt_v4_par_9))  InVars {hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_9}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_9}  AuxVars[]  AssignedVars[] 4027#L761_T0_S2 [2708] L761_T0_S2-->L762_T0_S2: Formula: (not v_hdr.ff_tags.valid_13)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_13}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 4028#L762_T0_S2 [3993] L762_T0_S2-->L763_T0_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ff_tags_2 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_16}  OutVars{hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_15}  AuxVars[]  AssignedVars[emit] 4750#L763_T0_S2 [3177] L763_T0_S2-->L764_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_13}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 3858#L764_T0_S2 [2646] L764_T0_S2-->L765_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.preamble_10) (<= v_hdr.ff_tags.preamble_10 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  AuxVars[]  AssignedVars[] 3859#L765_T0_S2 [3876] L765_T0_S2-->L766_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 5178#L766_T0_S2 [3840] L766_T0_S2-->L767_T0_S2: Formula: (and (<= v_hdr.ff_tags.shortest_path_12 256) (<= 0 v_hdr.ff_tags.shortest_path_12))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  AuxVars[]  AssignedVars[] 5105#L767_T0_S2 [3656] L767_T0_S2-->L768_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_29}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 4933#L768_T0_S2 [3369] L768_T0_S2-->L769_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.path_length_33) (<= v_hdr.ff_tags.path_length_33 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_33}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_33}  AuxVars[]  AssignedVars[] 4381#L769_T0_S2 [2899] L769_T0_S2-->L770_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_9}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 4382#L770_T0_S2 [3136] L770_T0_S2-->L771_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.is_edge_10) (<= v_hdr.ff_tags.is_edge_10 2))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  AuxVars[]  AssignedVars[] 4636#L771_T0_S2 [3083] L771_T0_S2-->L772_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_20}  AuxVars[]  AssignedVars[hdr.ff_tags.dfs_start] 4637#L772_T0_S2 [3661] L772_T0_S2-->L773_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.dfs_start_21) (<= v_hdr.ff_tags.dfs_start_21 2))  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_21}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_21}  AuxVars[]  AssignedVars[] 5107#L773_T0_S2 [3693] L773_T0_S2-->L774_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_10}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 4981#L774_T0_S2 [3432] L774_T0_S2-->L775_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_13}  AuxVars[]  AssignedVars[default_route_0.action_run] 4982#L775_T0_S2 [3984] L775_T0_S2-->L776_T0_S2: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_26}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 5182#L776_T0_S2 [3851] L776_T0_S2-->L777_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_12}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 5141#L777_T0_S2 [3740] L777_T0_S2-->L778_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_12}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 3963#L778_T0_S2 [2685] L778_T0_S2-->L779_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_10}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 3964#L779_T0_S2 [2948] L779_T0_S2-->L780_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_12}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 4460#L780_T0_S2 [3173] L780_T0_S2-->L781_T0_S2: Formula: true  InVars {}  OutVars{start_dfs_0.action_run=v_start_dfs_0.action_run_14}  AuxVars[]  AssignedVars[start_dfs_0.action_run] 4438#L781_T0_S2 [2935] L781_T0_S2-->L782_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_10}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 4439#L782_T0_S2 [3772] L782_T0_S2-->L783_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_12}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 5057#L783_T0_S2 [3558] L783_T0_S2-->L784_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_12}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 4910#L784_T0_S2 [3349] L784_T0_S2-->L785_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_14}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 3804#L785_T0_S2 [2626] L785_T0_S2-->L786_T0_S2: Formula: true  InVars {}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_12}  AuxVars[]  AssignedVars[_curr_eq_ingress.action_run] 3806#L786_T0_S2 [3971] L786_T0_S2-->L787_T0_S2: Formula: true  InVars {}  OutVars{_curr_eq_zero.action_run=v__curr_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_curr_eq_zero.action_run] 5190#L787_T0_S2 [3930] L787_T0_S2-->L788_T0_S2: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_14}  AuxVars[]  AssignedVars[_hit_depth.action_run] 5191#L788_T0_S2 [3985] L788_T0_S2-->L789_T0_S2: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_10}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 5162#L789_T0_S2 [3790] L789_T0_S2-->L790_T0_S2: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_13}  AuxVars[]  AssignedVars[_if_status.action_run] 3970#L790_T0_S2 [2686] L790_T0_S2-->L791_T0_S2: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_14}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 3971#L791_T0_S2 [3685] L791_T0_S2-->L792_T0_S2: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_25}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 4064#L792_T0_S2 [2726] L792_T0_S2-->L793_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_state=v__set_egress_port._starting_port_meta_0.port_state_12}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_state] 3831#L793_T0_S2 [2636] L793_T0_S2-->L794_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_24}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 3832#L794_T0_S2 [2644] L794_T0_S2-->L795_T0_S2: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_12}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 3857#L795_T0_S2 [3712] L795_T0_S2-->L796_T0_S2: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_26}  AuxVars[]  AssignedVars[_to_parent.action_run] 4779#L796_T0_S2 [3204] L796_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_13}  AuxVars[]  AssignedVars[_try_next.action_run] 4780#havocProcedureFINAL_T0_S2 [3969] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5137#havocProcedureEXIT_T0_S2 >[4265] havocProcedureEXIT_T0_S2-->L858-D190: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4987#L858-D190 [3442] L858-D190-->L858_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4096#L858_T0_S2 [2744] L858_T0_S2-->L858_T0_S2-D55: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4097#L858_T0_S2-D55 [3875] L858_T0_S2-D55-->_parser_ParserImplENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3990#_parser_ParserImplENTRY_T0_S2 [3074] _parser_ParserImplENTRY_T0_S2-->_parser_ParserImplENTRY_T0_S2-D91: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4622#_parser_ParserImplENTRY_T0_S2-D91 [3072] _parser_ParserImplENTRY_T0_S2-D91-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4623#startENTRY_T0_S2 [3376] startENTRY_T0_S2-->L932_T0_S2: Formula: v_hdr.ff_tags.valid_17  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_17}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 4939#L932_T0_S2 [3895] L932_T0_S2-->L933_T0_S2: Formula: v_hdr.dfsTag.valid_30  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_30}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 4509#L933_T0_S2 [2977] L933_T0_S2-->L934_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_42 v_hdr.dfsTag.pkt_v1_curr_23)  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_23}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_42, hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 4510#L934_T0_S2 [3687] L934_T0_S2-->L935_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_48 v_hdr.dfsTag.pkt_v1_par_25)  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_25}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_48, hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 5092#L935_T0_S2 [3629] L935_T0_S2-->L936_T0_S2: Formula: (= v_hdr.ff_tags.dfs_start_23 v_meta.local_metadata.pkt_start_32)  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_23}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_32, hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 4024#L936_T0_S2 [3913] L936_T0_S2-->L936_T0_S2-D64: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5125#L936_T0_S2-D64 [3698] L936_T0_S2-D64-->acceptFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4368#acceptFINAL_T0_S2 [2891] acceptFINAL_T0_S2-->acceptEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4023#acceptEXIT_T0_S2 >[4234] acceptEXIT_T0_S2-->startFINAL-D322: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3989#startFINAL-D322 [2694] startFINAL-D322-->startFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3991#startFINAL_T0_S2 [3408] startFINAL_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4785#startEXIT_T0_S2 >[4132] startEXIT_T0_S2-->_parser_ParserImplFINAL-D238: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4786#_parser_ParserImplFINAL-D238 [3713] _parser_ParserImplFINAL-D238-->_parser_ParserImplFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5130#_parser_ParserImplFINAL_T0_S2 [3813] _parser_ParserImplFINAL_T0_S2-->_parser_ParserImplEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5155#_parser_ParserImplEXIT_T0_S2 >[4257] _parser_ParserImplEXIT_T0_S2-->L859-D316: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4979#L859-D316 [3429] L859-D316-->L859_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3834#L859_T0_S2 [2835] L859_T0_S2-->L859_T0_S2-D130: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3833#L859_T0_S2-D130 [2637] L859_T0_S2-D130-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3835#verifyChecksumFINAL_T0_S2 [3606] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5081#verifyChecksumEXIT_T0_S2 >[4111] verifyChecksumEXIT_T0_S2-->L860-D313: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5167#L860-D313 [3794] L860-D313-->L860_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3788#L860_T0_S2 [3617] L860_T0_S2-->L860_T0_S2-D169: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5023#L860_T0_S2-D169 [3495] L860_T0_S2-D169-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4414#ingressENTRY_T0_S2 [2918] ingressENTRY_T0_S2-->L804_T0_S2: Formula: v_hdr.dfsTag.valid_19  InVars {hdr.dfsTag.valid=v_hdr.dfsTag.valid_19}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_19}  AuxVars[]  AssignedVars[] 4372#L804_T0_S2 [2892] L804_T0_S2-->L805_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_23 0)  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_23}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_23}  AuxVars[]  AssignedVars[] 3876#L805_T0_S2 [3471] L805_T0_S2-->L805_T0_S2-D46: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3875#L805_T0_S2-D46 [2653] L805_T0_S2-D46-->default_route_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3877#default_route_0.applyENTRY_T0_S2 [3626] default_route_0.applyENTRY_T0_S2-->L672_T0_S2: Formula: (not (= v_default_route_0.action_run_18 default_route_0.action.set_default_route))  InVars {default_route_0.action_run=v_default_route_0.action_run_18}  OutVars{default_route_0.action_run=v_default_route_0.action_run_18}  AuxVars[]  AssignedVars[] 4983#L672_T0_S2 [3435] L672_T0_S2-->L672-1_T0_S2: Formula: (not (= default_route_0.action.NoAction_0 v_default_route_0.action_run_22))  InVars {default_route_0.action_run=v_default_route_0.action_run_22}  OutVars{default_route_0.action_run=v_default_route_0.action_run_22}  AuxVars[]  AssignedVars[] 4193#L672-1_T0_S2 [3387] L672-1_T0_S2-->default_route_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4005#default_route_0.applyEXIT_T0_S2 >[4307] default_route_0.applyEXIT_T0_S2-->L805-1-D256: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4006#L805-1-D256 [3178] L805-1-D256-->L805-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4753#L805-1_T0_S2 [3509] L805-1_T0_S2-->L840_T0_S2: Formula: (not (= v_meta.local_metadata.out_port_130 0))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_130}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_130}  AuxVars[]  AssignedVars[] 4294#L840_T0_S2 [3033] L840_T0_S2-->L847_T0_S2: Formula: (= v_meta.local_metadata.is_completed_43 1)  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_43}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_43}  AuxVars[]  AssignedVars[] 3934#L847_T0_S2 [2677] L847_T0_S2-->L847_T0_S2-D82: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3935#L847_T0_S2-D82 [3534] L847_T0_S2-D82-->fwd_parent_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5027#fwd_parent_0.applyENTRY_T0_S2 [3501] fwd_parent_0.applyENTRY_T0_S2-->L700_T0_S2: Formula: (not (= fwd_parent_0.action.towards_parent v_fwd_parent_0.action_run_19))  InVars {fwd_parent_0.action_run=v_fwd_parent_0.action_run_19}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_19}  AuxVars[]  AssignedVars[] 5028#L700_T0_S2 [3812] L700_T0_S2-->L700-1_T0_S2: Formula: (not (= v_fwd_parent_0.action_run_23 fwd_parent_0.action.NoAction_18))  InVars {fwd_parent_0.action_run=v_fwd_parent_0.action_run_23}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_23}  AuxVars[]  AssignedVars[] 4253#L700-1_T0_S2 [3952] L700-1_T0_S2-->fwd_parent_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5034#fwd_parent_0.applyEXIT_T0_S2 >[4552] fwd_parent_0.applyEXIT_T0_S2-->L803-D319: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5035#L803-D319 [3996] L803-D319-->L803_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5012#L803_T0_S2 [3477] L803_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4854#ingressEXIT_T0_S2 >[4513] ingressEXIT_T0_S2-->L861-D289: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4771#L861-D289 [3193] L861-D289-->L861_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3861#L861_T0_S2 [3287] L861_T0_S2-->L861_T0_S2-D22: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4867#L861_T0_S2-D22 [3611] L861_T0_S2-D22-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3860#egressFINAL_T0_S2 [2647] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3862#egressEXIT_T0_S2 >[4162] egressEXIT_T0_S2-->L862-D337: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5066#L862-D337 [3578] L862-D337-->L862_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4827#L862_T0_S2 [3252] L862_T0_S2-->L862_T0_S2-D127: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4828#L862_T0_S2-D127 [3787] L862_T0_S2-D127-->computeChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4858#computeChecksumFINAL_T0_S2 [3273] computeChecksumFINAL_T0_S2-->computeChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4859#computeChecksumEXIT_T0_S2 >[4427] computeChecksumEXIT_T0_S2-->L863-D214: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4934#L863-D214 [3381] L863-D214-->L863_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4943#L863_T0_S2 [3446] L863_T0_S2-->L864-1_T0_S2: Formula: v_forward_33  InVars {forward=v_forward_33}  OutVars{forward=v_forward_33}  AuxVars[]  AssignedVars[] 4106#L864-1_T0_S2 [2748] L864-1_T0_S2-->L868_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_164 v_meta.local_metadata.pkt_par_40))) (or (and v__p4ltl_0_9 .cse0) (and (not .cse0) (not v__p4ltl_0_9))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_40, meta.local_metadata.out_port=v_meta.local_metadata.out_port_164}  OutVars{_p4ltl_0=v__p4ltl_0_9, meta.local_metadata.out_port=v_meta.local_metadata.out_port_164, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_40}  AuxVars[]  AssignedVars[_p4ltl_0] 4107#L868_T0_S2 [3352] L868_T0_S2-->L869_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_71 0))) (or (and (not .cse0) (not v__p4ltl_1_10)) (and v__p4ltl_1_10 .cse0)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_71}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_71, _p4ltl_1=v__p4ltl_1_10}  AuxVars[]  AssignedVars[_p4ltl_1] 4914#L869_T0_S2 [3547] L869_T0_S2-->L870_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_41 0))) (or (and v__p4ltl_2_11 (not .cse0)) (and (not v__p4ltl_2_11) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_41}  OutVars{_p4ltl_2=v__p4ltl_2_11, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_41}  AuxVars[]  AssignedVars[_p4ltl_2] 5052#L870_T0_S2 [3943] L870_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_167 0))) (or (and v__p4ltl_3_12 (not .cse0)) (and (not v__p4ltl_3_12) .cse0)))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_167}  OutVars{_p4ltl_3=v__p4ltl_3_12, meta.local_metadata.out_port=v_meta.local_metadata.out_port_167}  AuxVars[]  AssignedVars[_p4ltl_3] 4375#mainFINAL_T0_S2 [2895] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4376#mainEXIT_T0_S2 >[4491] mainEXIT_T0_S2-->L876-1-D271: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4654#L876-1-D271 [3090] L876-1-D271-->L876-1_accept_S5: Formula: (and (not v__p4ltl_1_7) v_hdr.dfsTag.valid_28 (not v__p4ltl_0_8) (or v__p4ltl_3_10 v__p4ltl_2_10))  InVars {_p4ltl_2=v__p4ltl_2_10, hdr.dfsTag.valid=v_hdr.dfsTag.valid_28, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_7}  OutVars{_p4ltl_2=v__p4ltl_2_10, hdr.dfsTag.valid=v_hdr.dfsTag.valid_28, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_7}  AuxVars[]  AssignedVars[] 4597#L876-1_accept_S5 
[2023-01-16 02:43:07,061 INFO  L754   eck$LassoCheckResult]: Loop: 4597#L876-1_accept_S5 [3048] L876-1_accept_S5-->L876_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3870#L876_accept_S5 [2711] L876_accept_S5-->L876_accept_S5-D117: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4035#L876_accept_S5-D117 [3375] L876_accept_S5-D117-->mainENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3799#mainENTRY_accept_S5 [3605] mainENTRY_accept_S5-->mainENTRY_accept_S5-D102: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5080#mainENTRY_accept_S5-D102 [3881] mainENTRY_accept_S5-D102-->havocProcedureENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4513#havocProcedureENTRY_accept_S5 [2980] havocProcedureENTRY_accept_S5-->L720_accept_S5: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 4514#L720_accept_S5 [3215] L720_accept_S5-->L721_accept_S5: Formula: (not v_forward_25)  InVars {}  OutVars{forward=v_forward_25}  AuxVars[]  AssignedVars[forward] 4791#L721_accept_S5 [3788] L721_accept_S5-->L722_accept_S5: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 4618#L722_accept_S5 [3068] L722_accept_S5-->L723_accept_S5: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 4619#L723_accept_S5 [3128] L723_accept_S5-->L724_accept_S5: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 4698#L724_accept_S5 [3716] L724_accept_S5-->L725_accept_S5: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 4172#L725_accept_S5 [2777] L725_accept_S5-->L726_accept_S5: Formula: (= v_standard_metadata.deq_timedelta_10 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 4173#L726_accept_S5 [2784] L726_accept_S5-->L727_accept_S5: Formula: (= v_standard_metadata.deq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 4179#L727_accept_S5 [3198] L727_accept_S5-->L728_accept_S5: Formula: (= v_standard_metadata.ingress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 4775#L728_accept_S5 [3849] L728_accept_S5-->L729_accept_S5: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 4961#L729_accept_S5 [3407] L729_accept_S5-->L730_accept_S5: Formula: (= v_standard_metadata.mcast_grp_10 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 4462#L730_accept_S5 [2949] L730_accept_S5-->L731_accept_S5: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 4295#L731_accept_S5 [2841] L731_accept_S5-->L732_accept_S5: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 4296#L732_accept_S5 [3795] L732_accept_S5-->L733_accept_S5: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 4284#L733_accept_S5 [2833] L733_accept_S5-->L734_accept_S5: Formula: (= v_meta.local_metadata.starting_port_21 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_21}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 4160#L734_accept_S5 [2771] L734_accept_S5-->L735_accept_S5: Formula: (= v_meta.local_metadata.all_ports_28 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_28}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 4161#L735_accept_S5 [2917] L735_accept_S5-->L736_accept_S5: Formula: (= v_meta.local_metadata.out_port_xor_15 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_15}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 4412#L736_accept_S5 [3026] L736_accept_S5-->L737_accept_S5: Formula: (= v_meta.local_metadata.pkt_curr_39 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_39}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 4573#L737_accept_S5 [3058] L737_accept_S5-->L738_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_34 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_34}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 3798#L738_accept_S5 [2625] L738_accept_S5-->L739_accept_S5: Formula: (= v_meta.local_metadata.out_port_139 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_139}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 3800#L739_accept_S5 [3436] L739_accept_S5-->L740_accept_S5: Formula: (= v_meta.local_metadata.if_out_failed_24 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_24}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 4535#L740_accept_S5 [2996] L740_accept_S5-->L741_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_29 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_29}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 4536#L741_accept_S5 [3085] L741_accept_S5-->L742_accept_S5: Formula: (= v_meta.local_metadata.is_dest_9 0)  InVars {}  OutVars{meta.local_metadata.is_dest=v_meta.local_metadata.is_dest_9}  AuxVars[]  AssignedVars[meta.local_metadata.is_dest] 4641#L742_accept_S5 [3380] L742_accept_S5-->L743_accept_S5: Formula: (= v_meta.local_metadata.is_completed_63 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_63}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 4279#L743_accept_S5 [2831] L743_accept_S5-->L744_accept_S5: Formula: (not v_hdr.dfsTag.valid_22)  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_22}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 4280#L744_accept_S5 [3579] L744_accept_S5-->L745_accept_S5: Formula: (= (store v_emit_12 v_hdr.dfsTag_2 false) v_emit_11)  InVars {emit=v_emit_12, hdr.dfsTag=v_hdr.dfsTag_2}  OutVars{emit=v_emit_11, hdr.dfsTag=v_hdr.dfsTag_2}  AuxVars[]  AssignedVars[emit] 4632#L745_accept_S5 [3079] L745_accept_S5-->L746_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_22}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_curr] 4633#L746_accept_S5 [3574] L746_accept_S5-->L747_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_curr_18) (<= v_hdr.dfsTag.pkt_v1_curr_18 256))  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_18}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_18}  AuxVars[]  AssignedVars[] 4944#L747_accept_S5 [3384] L747_accept_S5-->L748_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_21}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_par] 4945#L748_accept_S5 [3890] L748_accept_S5-->L749_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_par_20) (<= v_hdr.dfsTag.pkt_v1_par_20 256))  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_20}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_20}  AuxVars[]  AssignedVars[] 5185#L749_accept_S5 [3977] L749_accept_S5-->L750_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_curr] 5179#L750_accept_S5 [3844] L750_accept_S5-->L751_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_curr_11) (<= v_hdr.dfsTag.pkt_v2_curr_11 256))  InVars {hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_11}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_11}  AuxVars[]  AssignedVars[] 4262#L751_accept_S5 [2824] L751_accept_S5-->L752_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_13}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_par] 4263#L752_accept_S5 [3465] L752_accept_S5-->L753_accept_S5: Formula: (and (<= v_hdr.dfsTag.pkt_v2_par_10 256) (<= 0 v_hdr.dfsTag.pkt_v2_par_10))  InVars {hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_10}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_10}  AuxVars[]  AssignedVars[] 5003#L753_accept_S5 [3734] L753_accept_S5-->L754_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_curr] 5015#L754_accept_S5 [3482] L754_accept_S5-->L755_accept_S5: Formula: (and (<= v_hdr.dfsTag.pkt_v3_curr_10 256) (<= 0 v_hdr.dfsTag.pkt_v3_curr_10))  InVars {hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_10}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_10}  AuxVars[]  AssignedVars[] 4899#L755_accept_S5 [3334] L755_accept_S5-->L756_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_14}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_par] 4383#L756_accept_S5 [2900] L756_accept_S5-->L757_accept_S5: Formula: (and (<= v_hdr.dfsTag.pkt_v3_par_13 256) (<= 0 v_hdr.dfsTag.pkt_v3_par_13))  InVars {hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_13}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_13}  AuxVars[]  AssignedVars[] 4075#L757_accept_S5 [2733] L757_accept_S5-->L758_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_curr] 4076#L758_accept_S5 [3782] L758_accept_S5-->L759_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v4_curr_13) (<= v_hdr.dfsTag.pkt_v4_curr_13 256))  InVars {hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_13}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_13}  AuxVars[]  AssignedVars[] 4468#L759_accept_S5 [2953] L759_accept_S5-->L760_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_par] 3923#L760_accept_S5 [2672] L760_accept_S5-->L761_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v4_par_13) (<= v_hdr.dfsTag.pkt_v4_par_13 256))  InVars {hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_13}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_13}  AuxVars[]  AssignedVars[] 3924#L761_accept_S5 [3862] L761_accept_S5-->L762_accept_S5: Formula: (not v_hdr.ff_tags.valid_15)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_15}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 3867#L762_accept_S5 [2650] L762_accept_S5-->L763_accept_S5: Formula: (= v_emit_21 (store v_emit_22 v_hdr.ff_tags_4 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_22}  OutVars{hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_21}  AuxVars[]  AssignedVars[emit] 3868#L763_accept_S5 [2799] L763_accept_S5-->L764_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_11}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 4209#L764_accept_S5 [3052] L764_accept_S5-->L765_accept_S5: Formula: (and (<= v_hdr.ff_tags.preamble_9 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_9))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  AuxVars[]  AssignedVars[] 4599#L765_accept_S5 [3720] L765_accept_S5-->L766_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 4731#L766_accept_S5 [3158] L766_accept_S5-->L767_accept_S5: Formula: (and (<= v_hdr.ff_tags.shortest_path_13 256) (<= 0 v_hdr.ff_tags.shortest_path_13))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_13}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_13}  AuxVars[]  AssignedVars[] 4732#L767_accept_S5 [3288] L767_accept_S5-->L768_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_34}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 4486#L768_accept_S5 [2968] L768_accept_S5-->L769_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.path_length_31) (<= v_hdr.ff_tags.path_length_31 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_31}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_31}  AuxVars[]  AssignedVars[] 4487#L769_accept_S5 [3923] L769_accept_S5-->L770_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 5053#L770_accept_S5 [3552] L770_accept_S5-->L771_accept_S5: Formula: (and (<= v_hdr.ff_tags.is_edge_13 2) (<= 0 v_hdr.ff_tags.is_edge_13))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_13}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_13}  AuxVars[]  AssignedVars[] 5054#L771_accept_S5 [3947] L771_accept_S5-->L772_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_22}  AuxVars[]  AssignedVars[hdr.ff_tags.dfs_start] 4226#L772_accept_S5 [2808] L772_accept_S5-->L773_accept_S5: Formula: (and (<= v_hdr.ff_tags.dfs_start_17 2) (<= 0 v_hdr.ff_tags.dfs_start_17))  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_17}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_17}  AuxVars[]  AssignedVars[] 4227#L773_accept_S5 [3289] L773_accept_S5-->L774_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_12}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 4834#L774_accept_S5 [3258] L774_accept_S5-->L775_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_12}  AuxVars[]  AssignedVars[default_route_0.action_run] 4829#L775_accept_S5 [3254] L775_accept_S5-->L776_accept_S5: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_25}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 4830#L776_accept_S5 [3682] L776_accept_S5-->L777_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_11}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 5024#L777_accept_S5 [3496] L777_accept_S5-->L778_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_13}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 5025#L778_accept_S5 [3886] L778_accept_S5-->L779_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_11}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 5145#L779_accept_S5 [3753] L779_accept_S5-->L780_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_14}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 3916#L780_accept_S5 [2670] L780_accept_S5-->L781_accept_S5: Formula: true  InVars {}  OutVars{start_dfs_0.action_run=v_start_dfs_0.action_run_13}  AuxVars[]  AssignedVars[start_dfs_0.action_run] 3917#L781_accept_S5 [3411] L781_accept_S5-->L782_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_11}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 4966#L782_accept_S5 [3426] L782_accept_S5-->L783_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_13}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 4977#L783_accept_S5 [3454] L783_accept_S5-->L784_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_10}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 4397#L784_accept_S5 [2908] L784_accept_S5-->L785_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_13}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 4398#L785_accept_S5 [3006] L785_accept_S5-->L786_accept_S5: Formula: true  InVars {}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_14}  AuxVars[]  AssignedVars[_curr_eq_ingress.action_run] 3899#L786_accept_S5 [2666] L786_accept_S5-->L787_accept_S5: Formula: true  InVars {}  OutVars{_curr_eq_zero.action_run=v__curr_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_curr_eq_zero.action_run] 3900#L787_accept_S5 [3137] L787_accept_S5-->L788_accept_S5: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_12}  AuxVars[]  AssignedVars[_hit_depth.action_run] 4710#L788_accept_S5 [3195] L788_accept_S5-->L789_accept_S5: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_12}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 4757#L789_accept_S5 [3184] L789_accept_S5-->L790_accept_S5: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_14}  AuxVars[]  AssignedVars[_if_status.action_run] 4706#L790_accept_S5 [3134] L790_accept_S5-->L791_accept_S5: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_13}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 4707#L791_accept_S5 [3804] L791_accept_S5-->L792_accept_S5: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_26}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 5170#L792_accept_S5 [3858] L792_accept_S5-->L793_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_state=v__set_egress_port._starting_port_meta_0.port_state_10}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_state] 5183#L793_accept_S5 [3892] L793_accept_S5-->L794_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_25}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 4237#L794_accept_S5 [2814] L794_accept_S5-->L795_accept_S5: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_14}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 4238#L795_accept_S5 [3377] L795_accept_S5-->L796_accept_S5: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_24}  AuxVars[]  AssignedVars[_to_parent.action_run] 4249#L796_accept_S5 [2818] L796_accept_S5-->havocProcedureFINAL_accept_S5: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_12}  AuxVars[]  AssignedVars[_try_next.action_run] 4250#havocProcedureFINAL_accept_S5 [3374] havocProcedureFINAL_accept_S5-->havocProcedureEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4938#havocProcedureEXIT_accept_S5 >[4316] havocProcedureEXIT_accept_S5-->L858-D192: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4946#L858-D192 [3386] L858-D192-->L858_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4738#L858_accept_S5 [3887] L858_accept_S5-->L858_accept_S5-D57: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5184#L858_accept_S5-D57 [4020] L858_accept_S5-D57-->_parser_ParserImplENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4370#_parser_ParserImplENTRY_accept_S5 [4007] _parser_ParserImplENTRY_accept_S5-->_parser_ParserImplENTRY_accept_S5-D93: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4644#_parser_ParserImplENTRY_accept_S5-D93 [3086] _parser_ParserImplENTRY_accept_S5-D93-->startENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4645#startENTRY_accept_S5 [3648] startENTRY_accept_S5-->L932_accept_S5: Formula: v_hdr.ff_tags.valid_18  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_18}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 4990#L932_accept_S5 [3444] L932_accept_S5-->L933_accept_S5: Formula: v_hdr.dfsTag.valid_31  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_31}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 4875#L933_accept_S5 [3298] L933_accept_S5-->L934_accept_S5: Formula: (= v_meta.local_metadata.pkt_curr_44 v_hdr.dfsTag.pkt_v1_curr_25)  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_25}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_44, hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 4876#L934_accept_S5 [3937] L934_accept_S5-->L935_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_47 v_hdr.dfsTag.pkt_v1_par_24)  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_24}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_47, hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 5083#L935_accept_S5 [3612] L935_accept_S5-->L936_accept_S5: Formula: (= v_hdr.ff_tags.dfs_start_24 v_meta.local_metadata.pkt_start_33)  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_24}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_33, hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 4187#L936_accept_S5 [3793] L936_accept_S5-->L936_accept_S5-D66: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5166#L936_accept_S5-D66 [3959] L936_accept_S5-D66-->acceptFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5161#acceptFINAL_accept_S5 [3786] acceptFINAL_accept_S5-->acceptEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4186#acceptEXIT_accept_S5 >[4119] acceptEXIT_accept_S5-->startFINAL-D324: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4188#startFINAL-D324 [3658] startFINAL-D324-->startFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5036#startFINAL_accept_S5 [3525] startFINAL_accept_S5-->startEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4369#startEXIT_accept_S5 >[4467] startEXIT_accept_S5-->_parser_ParserImplFINAL-D240: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4371#_parser_ParserImplFINAL-D240 [4001] _parser_ParserImplFINAL-D240-->_parser_ParserImplFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4737#_parser_ParserImplFINAL_accept_S5 [3164] _parser_ParserImplFINAL_accept_S5-->_parser_ParserImplEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4739#_parser_ParserImplEXIT_accept_S5 >[4561] _parser_ParserImplEXIT_accept_S5-->L859-D318: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4959#L859-D318 [3401] L859-D318-->L859_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4703#L859_accept_S5 [3132] L859_accept_S5-->L859_accept_S5-D132: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4704#L859_accept_S5-D132 [3805] L859_accept_S5-D132-->verifyChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5171#verifyChecksumFINAL_accept_S5 [3850] verifyChecksumFINAL_accept_S5-->verifyChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5181#verifyChecksumEXIT_accept_S5 >[4385] verifyChecksumEXIT_accept_S5-->L860-D315: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5013#L860-D315 [3479] L860-D315-->L860_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3780#L860_accept_S5 [3208] L860_accept_S5-->L860_accept_S5-D171: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4783#L860_accept_S5-D171 [3729] L860_accept_S5-D171-->ingressENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5138#ingressENTRY_accept_S5 [3953] ingressENTRY_accept_S5-->L804_accept_S5: Formula: v_hdr.dfsTag.valid_17  InVars {hdr.dfsTag.valid=v_hdr.dfsTag.valid_17}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_17}  AuxVars[]  AssignedVars[] 4176#L804_accept_S5 [2781] L804_accept_S5-->L805_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_25 0)  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_25}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_25}  AuxVars[]  AssignedVars[] 3889#L805_accept_S5 [3122] L805_accept_S5-->L805_accept_S5-D48: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4690#L805_accept_S5-D48 [3342] L805_accept_S5-D48-->default_route_0.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4902#default_route_0.applyENTRY_accept_S5 [3819] default_route_0.applyENTRY_accept_S5-->L672_accept_S5: Formula: (not (= v_default_route_0.action_run_16 default_route_0.action.set_default_route))  InVars {default_route_0.action_run=v_default_route_0.action_run_16}  OutVars{default_route_0.action_run=v_default_route_0.action_run_16}  AuxVars[]  AssignedVars[] 3888#L672_accept_S5 [2660] L672_accept_S5-->L672-1_accept_S5: Formula: (not (= default_route_0.action.NoAction_0 v_default_route_0.action_run_24))  InVars {default_route_0.action_run=v_default_route_0.action_run_24}  OutVars{default_route_0.action_run=v_default_route_0.action_run_24}  AuxVars[]  AssignedVars[] 3890#L672-1_accept_S5 [3555] L672-1_accept_S5-->default_route_0.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5055#default_route_0.applyEXIT_accept_S5 >[4212] default_route_0.applyEXIT_accept_S5-->L805-1-D258: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5104#L805-1-D258 [3891] L805-1-D258-->L805-1_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4788#L805-1_accept_S5 [3212] L805-1_accept_S5-->L840_accept_S5: Formula: (not (= v_meta.local_metadata.out_port_124 0))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_124}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_124}  AuxVars[]  AssignedVars[] 4335#L840_accept_S5 [2872] L840_accept_S5-->L847_accept_S5: Formula: (= v_meta.local_metadata.is_completed_39 1)  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_39}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_39}  AuxVars[]  AssignedVars[] 4336#L847_accept_S5 [3940] L847_accept_S5-->L847_accept_S5-D84: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5046#L847_accept_S5-D84 [3541] L847_accept_S5-D84-->fwd_parent_0.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5047#fwd_parent_0.applyENTRY_accept_S5 [3765] fwd_parent_0.applyENTRY_accept_S5-->L700_accept_S5: Formula: (not (= fwd_parent_0.action.towards_parent v_fwd_parent_0.action_run_21))  InVars {fwd_parent_0.action_run=v_fwd_parent_0.action_run_21}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_21}  AuxVars[]  AssignedVars[] 4713#L700_accept_S5 [3142] L700_accept_S5-->L700-1_accept_S5: Formula: (not (= v_fwd_parent_0.action_run_15 fwd_parent_0.action.NoAction_18))  InVars {fwd_parent_0.action_run=v_fwd_parent_0.action_run_15}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_15}  AuxVars[]  AssignedVars[] 4406#L700-1_accept_S5 [2914] L700-1_accept_S5-->fwd_parent_0.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4407#fwd_parent_0.applyEXIT_accept_S5 >[4155] fwd_parent_0.applyEXIT_accept_S5-->L803-D321: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4297#L803-D321 [2842] L803-D321-->L803_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4048#L803_accept_S5 [2718] L803_accept_S5-->ingressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4049#ingressEXIT_accept_S5 >[4181] ingressEXIT_accept_S5-->L861-D291: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5109#L861-D291 [3663] L861-D291-->L861_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4694#L861_accept_S5 [4003] L861_accept_S5-->L861_accept_S5-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4693#L861_accept_S5-D24 [3125] L861_accept_S5-D24-->egressFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4695#egressFINAL_accept_S5 [3853] egressFINAL_accept_S5-->egressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5031#egressEXIT_accept_S5 >[4429] egressEXIT_accept_S5-->L862-D339: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4824#L862-D339 [3247] L862-D339-->L862_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4410#L862_accept_S5 [3589] L862_accept_S5-->L862_accept_S5-D129: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5073#L862_accept_S5-D129 [3628] L862_accept_S5-D129-->computeChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4409#computeChecksumFINAL_accept_S5 [2916] computeChecksumFINAL_accept_S5-->computeChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4411#computeChecksumEXIT_accept_S5 >[4061] computeChecksumEXIT_accept_S5-->L863-D216: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5051#L863-D216 [3796] L863-D216-->L863_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4923#L863_accept_S5 [3362] L863_accept_S5-->L864-1_accept_S5: Formula: v_forward_29  InVars {forward=v_forward_29}  OutVars{forward=v_forward_29}  AuxVars[]  AssignedVars[] 4925#L864-1_accept_S5 [3961] L864-1_accept_S5-->L868_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_166 v_meta.local_metadata.pkt_par_45))) (or (and v__p4ltl_0_11 .cse0) (and (not v__p4ltl_0_11) (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45, meta.local_metadata.out_port=v_meta.local_metadata.out_port_166}  OutVars{_p4ltl_0=v__p4ltl_0_11, meta.local_metadata.out_port=v_meta.local_metadata.out_port_166, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45}  AuxVars[]  AssignedVars[_p4ltl_0] 4189#L868_accept_S5 [2786] L868_accept_S5-->L869_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_70 0))) (or (and (not v__p4ltl_1_9) (not .cse0)) (and .cse0 v__p4ltl_1_9)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_70}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_70, _p4ltl_1=v__p4ltl_1_9}  AuxVars[]  AssignedVars[_p4ltl_1] 3869#L869_accept_S5 [2651] L869_accept_S5-->L870_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_42 0))) (or (and v__p4ltl_2_12 (not .cse0)) (and (not v__p4ltl_2_12) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_42}  OutVars{_p4ltl_2=v__p4ltl_2_12, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_42}  AuxVars[]  AssignedVars[_p4ltl_2] 3871#L870_accept_S5 [3739] L870_accept_S5-->mainFINAL_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_168 0))) (or (and .cse0 (not v__p4ltl_3_13)) (and v__p4ltl_3_13 (not .cse0))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_168}  OutVars{_p4ltl_3=v__p4ltl_3_13, meta.local_metadata.out_port=v_meta.local_metadata.out_port_168}  AuxVars[]  AssignedVars[_p4ltl_3] 4140#mainFINAL_accept_S5 [2764] mainFINAL_accept_S5-->mainEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4141#mainEXIT_accept_S5 >[4374] mainEXIT_accept_S5-->L876-1-D273: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5119#L876-1-D273 [3870] L876-1-D273-->L876-1_accept_S5: Formula: (and (or v__p4ltl_3_6 v__p4ltl_2_6) v_hdr.dfsTag.valid_24)  InVars {_p4ltl_2=v__p4ltl_2_6, hdr.dfsTag.valid=v_hdr.dfsTag.valid_24, _p4ltl_3=v__p4ltl_3_6}  OutVars{_p4ltl_2=v__p4ltl_2_6, hdr.dfsTag.valid=v_hdr.dfsTag.valid_24, _p4ltl_3=v__p4ltl_3_6}  AuxVars[]  AssignedVars[] 4597#L876-1_accept_S5 
[2023-01-16 02:43:07,062 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 02:43:07,062 INFO  L85        PathProgramCache]: Analyzing trace with hash 286134913, now seen corresponding path program 1 times
[2023-01-16 02:43:07,062 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 02:43:07,062 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [736225628]
[2023-01-16 02:43:07,063 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 02:43:07,063 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 02:43:07,086 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:07,164 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 02:43:07,175 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:07,230 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 02:43:07,240 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:07,256 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 84
[2023-01-16 02:43:07,261 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:07,268 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 02:43:07,269 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:07,271 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-01-16 02:43:07,272 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:07,273 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 104
[2023-01-16 02:43:07,273 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:07,281 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 109
[2023-01-16 02:43:07,283 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:07,297 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-01-16 02:43:07,298 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:07,303 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 12
[2023-01-16 02:43:07,304 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:07,305 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 132
[2023-01-16 02:43:07,306 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:07,306 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 137
[2023-01-16 02:43:07,307 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:07,309 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 154
[2023-01-16 02:43:07,318 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:07,327 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 02:43:07,330 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:07,336 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 84
[2023-01-16 02:43:07,337 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:07,338 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 02:43:07,339 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:07,340 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-01-16 02:43:07,340 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:07,341 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 104
[2023-01-16 02:43:07,342 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:07,343 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 109
[2023-01-16 02:43:07,344 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:07,346 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-01-16 02:43:07,346 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:07,347 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 12
[2023-01-16 02:43:07,348 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:07,348 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 132
[2023-01-16 02:43:07,349 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:07,350 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 137
[2023-01-16 02:43:07,350 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:07,352 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 02:43:07,352 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 02:43:07,352 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [736225628]
[2023-01-16 02:43:07,353 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [736225628] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 02:43:07,353 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 02:43:07,353 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [13] imperfect sequences [] total 13
[2023-01-16 02:43:07,353 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1211257376]
[2023-01-16 02:43:07,353 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 02:43:07,354 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 02:43:07,354 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 02:43:07,355 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 13 interpolants.
[2023-01-16 02:43:07,355 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=39, Invalid=117, Unknown=0, NotChecked=0, Total=156
[2023-01-16 02:43:07,355 INFO  L87              Difference]: Start difference. First operand 1420 states and 1566 transitions. cyclomatic complexity: 149 Second operand  has 13 states, 13 states have (on average 20.0) internal successors, (260), 6 states have internal predecessors, (260), 5 states have call successors, (23), 8 states have call predecessors, (23), 4 states have return successors, (22), 5 states have call predecessors, (22), 5 states have call successors, (22)
[2023-01-16 02:43:12,020 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 02:43:12,020 INFO  L93              Difference]: Finished difference Result 2688 states and 3375 transitions.
[2023-01-16 02:43:12,020 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 42 states. 
[2023-01-16 02:43:12,021 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 2688 states and 3375 transitions.
[2023-01-16 02:43:12,028 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 9
[2023-01-16 02:43:12,037 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 2688 states to 2688 states and 3375 transitions.
[2023-01-16 02:43:12,037 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 895
[2023-01-16 02:43:12,038 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 895
[2023-01-16 02:43:12,038 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 2688 states and 3375 transitions.
[2023-01-16 02:43:12,040 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 02:43:12,040 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 2688 states and 3375 transitions.
[2023-01-16 02:43:12,041 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 2688 states and 3375 transitions.
[2023-01-16 02:43:12,056 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 2688 to 1468.
[2023-01-16 02:43:12,057 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 1468 states, 1095 states have (on average 1.1388127853881278) internal successors, (1247), 1095 states have internal predecessors, (1247), 181 states have call successors, (181), 181 states have call predecessors, (181), 192 states have return successors, (192), 192 states have call predecessors, (192), 180 states have call successors, (192)
[2023-01-16 02:43:12,059 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 1468 states to 1468 states and 1620 transitions.
[2023-01-16 02:43:12,059 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 1468 states and 1620 transitions.
[2023-01-16 02:43:12,059 INFO  L399   stractBuchiCegarLoop]: Abstraction has 1468 states and 1620 transitions.
[2023-01-16 02:43:12,059 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 3 ============
[2023-01-16 02:43:12,059 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 1468 states and 1620 transitions.
[2023-01-16 02:43:12,063 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 02:43:12,063 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 02:43:12,063 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 02:43:12,064 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 02:43:12,065 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 02:43:12,067 INFO  L752   eck$LassoCheckResult]: Stem: 8858#ULTIMATE.startENTRY_NONWA [2739] ULTIMATE.startENTRY_NONWA-->L876-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8913#L876-1_T1_init [3045] L876-1_T1_init-->L876_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8907#L876_T1_init [3424] L876_T1_init-->L876_T1_init-D116: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9181#L876_T1_init-D116 [2882] L876_T1_init-D116-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8767#mainENTRY_T1_init [3857] mainENTRY_T1_init-->mainENTRY_T1_init-D101: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9032#mainENTRY_T1_init-D101 [2798] mainENTRY_T1_init-D101-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9033#havocProcedureENTRY_T1_init [2997] havocProcedureENTRY_T1_init-->L720_T1_init: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 9368#L720_T1_init [3210] L720_T1_init-->L721_T1_init: Formula: (not v_forward_26)  InVars {}  OutVars{forward=v_forward_26}  AuxVars[]  AssignedVars[forward] 9622#L721_T1_init [3422] L721_T1_init-->L722_T1_init: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 9810#L722_T1_init [3457] L722_T1_init-->L723_T1_init: Formula: (= v_standard_metadata.packet_length_10 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 9835#L723_T1_init [3632] L723_T1_init-->L724_T1_init: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 9432#L724_T1_init [3053] L724_T1_init-->L725_T1_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 9297#L725_T1_init [2954] L725_T1_init-->L726_T1_init: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 9298#L726_T1_init [3472] L726_T1_init-->L727_T1_init: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 9843#L727_T1_init [3874] L727_T1_init-->L728_T1_init: Formula: (= v_standard_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 9020#L728_T1_init [2790] L728_T1_init-->L729_T1_init: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 9021#L729_T1_init [3201] L729_T1_init-->L730_T1_init: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 9586#L730_T1_init [3179] L730_T1_init-->L731_T1_init: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 8877#L731_T1_init [2720] L731_T1_init-->L732_T1_init: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 8878#L732_T1_init [2944] L732_T1_init-->L733_T1_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 9279#L733_T1_init [3522] L733_T1_init-->L734_T1_init: Formula: (= v_meta.local_metadata.starting_port_22 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_22}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 9484#L734_T1_init [3091] L734_T1_init-->L735_T1_init: Formula: (= v_meta.local_metadata.all_ports_27 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_27}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 9485#L735_T1_init [3488] L735_T1_init-->L736_T1_init: Formula: (= v_meta.local_metadata.out_port_xor_16 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_16}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 9175#L736_T1_init [2878] L736_T1_init-->L737_T1_init: Formula: (= v_meta.local_metadata.pkt_curr_41 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_41}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 9176#L737_T1_init [3927] L737_T1_init-->L738_T1_init: Formula: (= v_meta.local_metadata.pkt_par_35 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_35}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 9788#L738_T1_init [3393] L738_T1_init-->L739_T1_init: Formula: (= v_meta.local_metadata.out_port_140 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_140}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 9789#L739_T1_init [3594] L739_T1_init-->L740_T1_init: Formula: (= v_meta.local_metadata.if_out_failed_23 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_23}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 9351#L740_T1_init [2985] L740_T1_init-->L741_T1_init: Formula: (= v_meta.local_metadata.pkt_start_31 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_31}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 9352#L741_T1_init [3366] L741_T1_init-->L742_T1_init: Formula: (= v_meta.local_metadata.is_dest_8 0)  InVars {}  OutVars{meta.local_metadata.is_dest=v_meta.local_metadata.is_dest_8}  AuxVars[]  AssignedVars[meta.local_metadata.is_dest] 9677#L742_T1_init [3264] L742_T1_init-->L743_T1_init: Formula: (= v_meta.local_metadata.is_completed_64 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_64}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 9427#L743_T1_init [3050] L743_T1_init-->L744_T1_init: Formula: (not v_hdr.dfsTag.valid_23)  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_23}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 9428#L744_T1_init [3723] L744_T1_init-->L745_T1_init: Formula: (= (store v_emit_14 v_hdr.dfsTag_3 false) v_emit_13)  InVars {emit=v_emit_14, hdr.dfsTag=v_hdr.dfsTag_3}  OutVars{emit=v_emit_13, hdr.dfsTag=v_hdr.dfsTag_3}  AuxVars[]  AssignedVars[emit] 9634#L745_T1_init [3221] L745_T1_init-->L746_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_20}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_curr] 9513#L746_T1_init [3109] L746_T1_init-->L747_T1_init: Formula: (and (<= v_hdr.dfsTag.pkt_v1_curr_19 256) (<= 0 v_hdr.dfsTag.pkt_v1_curr_19))  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_19}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_19}  AuxVars[]  AssignedVars[] 9164#L747_T1_init [2874] L747_T1_init-->L748_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_18}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_par] 9165#L748_T1_init [3702] L748_T1_init-->L749_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_par_22) (<= v_hdr.dfsTag.pkt_v1_par_22 256))  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_22}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_22}  AuxVars[]  AssignedVars[] 9964#L749_T1_init [3681] L749_T1_init-->L750_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_10}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_curr] 9229#L750_T1_init [2912] L750_T1_init-->L751_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_curr_12) (<= v_hdr.dfsTag.pkt_v2_curr_12 256))  InVars {hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_12}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_12}  AuxVars[]  AssignedVars[] 9230#L751_T1_init [3055] L751_T1_init-->L752_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_14}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_par] 9434#L752_T1_init [3563] L752_T1_init-->L753_T1_init: Formula: (and (<= v_hdr.dfsTag.pkt_v2_par_9 256) (<= 0 v_hdr.dfsTag.pkt_v2_par_9))  InVars {hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_9}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_9}  AuxVars[]  AssignedVars[] 9901#L753_T1_init [3807] L753_T1_init-->L754_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_14}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_curr] 9918#L754_T1_init [3603] L754_T1_init-->L755_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v3_curr_13) (<= v_hdr.dfsTag.pkt_v3_curr_13 256))  InVars {hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_13}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_13}  AuxVars[]  AssignedVars[] 8811#L755_T1_init [2693] L755_T1_init-->L756_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_par] 8812#L756_T1_init [3367] L756_T1_init-->L757_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v3_par_11) (<= v_hdr.dfsTag.pkt_v3_par_11 256))  InVars {hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_11}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_11}  AuxVars[]  AssignedVars[] 9768#L757_T1_init [3497] L757_T1_init-->L758_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_curr] 9864#L758_T1_init [3560] L758_T1_init-->L759_T1_init: Formula: (and (<= v_hdr.dfsTag.pkt_v4_curr_11 256) (<= 0 v_hdr.dfsTag.pkt_v4_curr_11))  InVars {hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_11}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_11}  AuxVars[]  AssignedVars[] 8766#L759_T1_init [2679] L759_T1_init-->L760_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_par] 8768#L760_T1_init [3745] L760_T1_init-->L761_T1_init: Formula: (and (<= v_hdr.dfsTag.pkt_v4_par_10 256) (<= 0 v_hdr.dfsTag.pkt_v4_par_10))  InVars {hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_10}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_10}  AuxVars[]  AssignedVars[] 9599#L761_T1_init [3189] L761_T1_init-->L762_T1_init: Formula: (not v_hdr.ff_tags.valid_14)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_14}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 9600#L762_T1_init [3345] L762_T1_init-->L763_T1_init: Formula: (= (store v_emit_18 v_hdr.ff_tags_3 false) v_emit_17)  InVars {hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_18}  OutVars{hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_17}  AuxVars[]  AssignedVars[emit] 9741#L763_T1_init [3420] L763_T1_init-->L764_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_12}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 9592#L764_T1_init [3185] L764_T1_init-->L765_T1_init: Formula: (and (<= v_hdr.ff_tags.preamble_14 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_14))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  AuxVars[]  AssignedVars[] 9593#L765_T1_init [3397] L765_T1_init-->L766_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_9}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 8776#L766_T1_init [2682] L766_T1_init-->L767_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_14) (<= v_hdr.ff_tags.shortest_path_14 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  AuxVars[]  AssignedVars[] 8777#L767_T1_init [3238] L767_T1_init-->L768_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_30}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 8818#L768_T1_init [2695] L768_T1_init-->L769_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.path_length_32) (<= v_hdr.ff_tags.path_length_32 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_32}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_32}  AuxVars[]  AssignedVars[] 8819#L769_T1_init [3703] L769_T1_init-->L770_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_12}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 9606#L770_T1_init [3196] L770_T1_init-->L771_T1_init: Formula: (and (<= v_hdr.ff_tags.is_edge_14 2) (<= 0 v_hdr.ff_tags.is_edge_14))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  AuxVars[]  AssignedVars[] 9161#L771_T1_init [2871] L771_T1_init-->L772_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_19}  AuxVars[]  AssignedVars[hdr.ff_tags.dfs_start] 9162#L772_T1_init [3889] L772_T1_init-->L773_T1_init: Formula: (and (<= v_hdr.ff_tags.dfs_start_18 2) (<= 0 v_hdr.ff_tags.dfs_start_18))  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_18}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_18}  AuxVars[]  AssignedVars[] 9966#L773_T1_init [3691] L773_T1_init-->L774_T1_init: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_11}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 9257#L774_T1_init [2930] L774_T1_init-->L775_T1_init: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_14}  AuxVars[]  AssignedVars[default_route_0.action_run] 8909#L775_T1_init [2737] L775_T1_init-->L776_T1_init: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_24}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 8910#L776_T1_init [2870] L776_T1_init-->L777_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_10}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 8962#L777_T1_init [2763] L777_T1_init-->L778_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_14}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 8963#L778_T1_init [3213] L778_T1_init-->L779_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_12}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 9624#L779_T1_init [3902] L779_T1_init-->L780_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_13}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 9550#L780_T1_init [3145] L780_T1_init-->L781_T1_init: Formula: true  InVars {}  OutVars{start_dfs_0.action_run=v_start_dfs_0.action_run_12}  AuxVars[]  AssignedVars[start_dfs_0.action_run] 9551#L781_T1_init [3539] L781_T1_init-->L782_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_12}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 9443#L782_T1_init [3061] L782_T1_init-->L783_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_14}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 9111#L783_T1_init [2834] L783_T1_init-->L784_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_11}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 9112#L784_T1_init [3520] L784_T1_init-->L785_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_12}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 9687#L785_T1_init [3272] L785_T1_init-->L786_T1_init: Formula: true  InVars {}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_13}  AuxVars[]  AssignedVars[_curr_eq_ingress.action_run] 8951#L786_T1_init [2759] L786_T1_init-->L787_T1_init: Formula: true  InVars {}  OutVars{_curr_eq_zero.action_run=v__curr_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_curr_eq_zero.action_run] 8952#L787_T1_init [3121] L787_T1_init-->L788_T1_init: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_13}  AuxVars[]  AssignedVars[_hit_depth.action_run] 9521#L788_T1_init [3249] L788_T1_init-->L789_T1_init: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_11}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 9660#L789_T1_init [3433] L789_T1_init-->L790_T1_init: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_12}  AuxVars[]  AssignedVars[_if_status.action_run] 9396#L790_T1_init [3020] L790_T1_init-->L791_T1_init: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_12}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 9374#L791_T1_init [3002] L791_T1_init-->L792_T1_init: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_24}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 9375#L792_T1_init [4005] L792_T1_init-->L793_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_state=v__set_egress_port._starting_port_meta_0.port_state_11}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_state] 8895#L793_T1_init [2731] L793_T1_init-->L794_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_26}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 8896#L794_T1_init [3817] L794_T1_init-->L795_T1_init: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_13}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 9299#L795_T1_init [2955] L795_T1_init-->L796_T1_init: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_25}  AuxVars[]  AssignedVars[_to_parent.action_run] 9300#L796_T1_init [3668] L796_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_14}  AuxVars[]  AssignedVars[_try_next.action_run] 9956#havocProcedureFINAL_T1_init [3990] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8792#havocProcedureEXIT_T1_init >[4311] havocProcedureEXIT_T1_init-->L858-D191: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8793#L858-D191 [3915] L858-D191-->L858_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8904#L858_T1_init [3163] L858_T1_init-->L858_T1_init-D56: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9569#L858_T1_init-D56 [3728] L858_T1_init-D56-->_parser_ParserImplENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8632#_parser_ParserImplENTRY_T1_init [3025] _parser_ParserImplENTRY_T1_init-->_parser_ParserImplENTRY_T1_init-D92: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8742#_parser_ParserImplENTRY_T1_init-D92 [2673] _parser_ParserImplENTRY_T1_init-D92-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8743#startENTRY_T1_init [3405] startENTRY_T1_init-->L932_T1_init: Formula: v_hdr.ff_tags.valid_16  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_16}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 9232#L932_T1_init [2913] L932_T1_init-->L933_T1_init: Formula: v_hdr.dfsTag.valid_29  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_29}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 9159#L933_T1_init [2869] L933_T1_init-->L934_T1_init: Formula: (= v_meta.local_metadata.pkt_curr_43 v_hdr.dfsTag.pkt_v1_curr_24)  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_24}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_43, hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 9160#L934_T1_init [3559] L934_T1_init-->L935_T1_init: Formula: (= v_meta.local_metadata.pkt_par_46 v_hdr.dfsTag.pkt_v1_par_23)  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_23}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_46, hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 8894#L935_T1_init [2730] L935_T1_init-->L936_T1_init: Formula: (= v_hdr.ff_tags.dfs_start_25 v_meta.local_metadata.pkt_start_34)  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_25}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_34, hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 8631#L936_T1_init [2628] L936_T1_init-->L936_T1_init-D65: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8633#L936_T1_init-D65 [3877] L936_T1_init-D65-->acceptFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9057#acceptFINAL_T1_init [2812] acceptFINAL_T1_init-->acceptEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9058#acceptEXIT_T1_init >[4236] acceptEXIT_T1_init-->startFINAL-D323: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9945#startFINAL-D323 [3651] startFINAL-D323-->startFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9867#startFINAL_T1_init [3502] startFINAL_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9444#startEXIT_T1_init >[4086] startEXIT_T1_init-->_parser_ParserImplFINAL-D239: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8903#_parser_ParserImplFINAL-D239 [2735] _parser_ParserImplFINAL-D239-->_parser_ParserImplFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8905#_parser_ParserImplFINAL_T1_init [3327] _parser_ParserImplFINAL_T1_init-->_parser_ParserImplEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9411#_parser_ParserImplEXIT_T1_init >[4482] _parser_ParserImplEXIT_T1_init-->L859-D317: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9412#L859-D317 [3487] L859-D317-->L859_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9292#L859_T1_init [3328] L859_T1_init-->L859_T1_init-D131: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9732#L859_T1_init-D131 [3515] L859_T1_init-D131-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9291#verifyChecksumFINAL_T1_init [2950] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9293#verifyChecksumEXIT_T1_init >[4164] verifyChecksumEXIT_T1_init-->L860-D314: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9598#L860-D314 [3188] L860-D314-->L860_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8703#L860_T1_init [3988] L860_T1_init-->L860_T1_init-D170: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9924#L860_T1_init-D170 [3607] L860_T1_init-D170-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9859#ingressENTRY_T1_init [3492] ingressENTRY_T1_init-->L804_T1_init: Formula: v_hdr.dfsTag.valid_15  InVars {hdr.dfsTag.valid=v_hdr.dfsTag.valid_15}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_15}  AuxVars[]  AssignedVars[] 9797#L804_T1_init [3403] L804_T1_init-->L805_T1_init: Formula: (= v_meta.local_metadata.pkt_start_27 0)  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_27}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_27}  AuxVars[]  AssignedVars[] 9259#L805_T1_init [3005] L805_T1_init-->L805_T1_init-D47: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9258#L805_T1_init-D47 [2931] L805_T1_init-D47-->default_route_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9260#default_route_0.applyENTRY_T1_init [3251] default_route_0.applyENTRY_T1_init-->L672_T1_init: Formula: (not (= v_default_route_0.action_run_20 default_route_0.action.set_default_route))  InVars {default_route_0.action_run=v_default_route_0.action_run_20}  OutVars{default_route_0.action_run=v_default_route_0.action_run_20}  AuxVars[]  AssignedVars[] 9661#L672_T1_init [3308] L672_T1_init-->L672-1_T1_init: Formula: (not (= default_route_0.action.NoAction_0 v_default_route_0.action_run_26))  InVars {default_route_0.action_run=v_default_route_0.action_run_26}  OutVars{default_route_0.action_run=v_default_route_0.action_run_26}  AuxVars[]  AssignedVars[] 9635#L672-1_T1_init [4013] L672-1_T1_init-->default_route_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9909#default_route_0.applyEXIT_T1_init >[4335] default_route_0.applyEXIT_T1_init-->L805-1-D257: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8710#L805-1-D257 [2658] L805-1-D257-->L805-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8711#L805-1_T1_init [3067] L805-1_T1_init-->L840_T1_init: Formula: (not (= v_meta.local_metadata.out_port_100 0))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_100}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_100}  AuxVars[]  AssignedVars[] 9317#L840_T1_init [3206] L840_T1_init-->L850_T1_init: Formula: (not (= v_meta.local_metadata.is_completed_42 1))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_42}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_42}  AuxVars[]  AssignedVars[] 8992#L850_T1_init [2862] L850_T1_init-->L850_T1_init-D125: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9148#L850_T1_init-D125 [2945] L850_T1_init-D125-->set_out_port_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9283#set_out_port_0.applyENTRY_T1_init [3809] set_out_port_0.applyENTRY_T1_init-->L922_T1_init: Formula: (not (= set_out_port_0.action.set_out_meta v_set_out_port_0.action_run_16))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_16}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_16}  AuxVars[]  AssignedVars[] 9519#L922_T1_init [3118] L922_T1_init-->L922-1_T1_init: Formula: (not (= v_set_out_port_0.action_run_22 set_out_port_0.action.NoAction_20))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_22}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_22}  AuxVars[]  AssignedVars[] 8993#L922-1_T1_init [3169] L922-1_T1_init-->set_out_port_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9580#set_out_port_0.applyEXIT_T1_init >[4229] set_out_port_0.applyEXIT_T1_init-->L850-1-D347: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9524#L850-1-D347 [3123] L850-1-D347-->L850-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8807#L850-1_T1_init [2794] L850-1_T1_init-->L850-1_T1_init-D35: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9029#L850-1_T1_init-D35 [3388] L850-1_T1_init-D35-->fwd_pkt_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9784#fwd_pkt_0.applyENTRY_T1_init [3599] fwd_pkt_0.applyENTRY_T1_init-->L712_T1_init: Formula: (not (= fwd_pkt_0.action.fwd v_fwd_pkt_0.action_run_20))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_20}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_20}  AuxVars[]  AssignedVars[] 9917#L712_T1_init [3835] L712_T1_init-->L712-1_T1_init: Formula: (not (= v_fwd_pkt_0.action_run_26 fwd_pkt_0.action.NoAction_19))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_26}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_26}  AuxVars[]  AssignedVars[] 8808#L712-1_T1_init [3003] L712-1_T1_init-->fwd_pkt_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9376#fwd_pkt_0.applyEXIT_T1_init >[4252] fwd_pkt_0.applyEXIT_T1_init-->L803-D278: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9340#L803-D278 [2979] L803-D278-->L803_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9341#L803_T1_init [3973] L803_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9752#ingressEXIT_T1_init >[4468] ingressEXIT_T1_init-->L861-D290: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8906#L861-D290 [2736] L861-D290-->L861_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8908#L861_T1_init [3484] L861_T1_init-->L861_T1_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9024#L861_T1_init-D23 [2792] L861_T1_init-D23-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9025#egressFINAL_T1_init [3200] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9611#egressEXIT_T1_init >[4562] egressEXIT_T1_init-->L862-D338: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9842#L862-D338 [3469] L862-D338-->L862_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9318#L862_T1_init [2970] L862_T1_init-->L862_T1_init-D128: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9319#L862_T1_init-D128 [3859] L862_T1_init-D128-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10011#computeChecksumFINAL_T1_init [3792] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10012#computeChecksumEXIT_T1_init >[4476] computeChecksumEXIT_T1_init-->L863-D215: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9647#L863-D215 [3231] L863-D215-->L863_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9132#L863_T1_init [2849] L863_T1_init-->L864-1_T1_init: Formula: v_forward_31  InVars {forward=v_forward_31}  OutVars{forward=v_forward_31}  AuxVars[]  AssignedVars[] 9134#L864-1_T1_init [3759] L864-1_T1_init-->L868_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_165 v_meta.local_metadata.pkt_par_43))) (or (and v__p4ltl_0_10 .cse0) (and (not v__p4ltl_0_10) (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_43, meta.local_metadata.out_port=v_meta.local_metadata.out_port_165}  OutVars{_p4ltl_0=v__p4ltl_0_10, meta.local_metadata.out_port=v_meta.local_metadata.out_port_165, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_43}  AuxVars[]  AssignedVars[_p4ltl_0] 9619#L868_T1_init [3209] L868_T1_init-->L869_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_69 0))) (or (and (not .cse0) (not v__p4ltl_1_8)) (and v__p4ltl_1_8 .cse0)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_69}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_69, _p4ltl_1=v__p4ltl_1_8}  AuxVars[]  AssignedVars[_p4ltl_1] 9511#L869_T1_init [3108] L869_T1_init-->L870_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_44 0))) (or (and .cse0 (not v__p4ltl_2_13)) (and v__p4ltl_2_13 (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44}  OutVars{_p4ltl_2=v__p4ltl_2_13, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44}  AuxVars[]  AssignedVars[_p4ltl_2] 9512#L870_T1_init [3669] L870_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_163 0))) (or (and .cse0 (not v__p4ltl_3_11)) (and v__p4ltl_3_11 (not .cse0))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_163}  OutVars{_p4ltl_3=v__p4ltl_3_11, meta.local_metadata.out_port=v_meta.local_metadata.out_port_163}  AuxVars[]  AssignedVars[_p4ltl_3] 9957#mainFINAL_T1_init [3726] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9981#mainEXIT_T1_init >[4338] mainEXIT_T1_init-->L876-1-D272: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9552#L876-1-D272 [3147] L876-1-D272-->L876-1_T0_S2: Formula: (and v__p4ltl_1_6 (not v__p4ltl_0_6) (or v__p4ltl_3_7 v__p4ltl_2_7) v_hdr.dfsTag.valid_25)  InVars {_p4ltl_2=v__p4ltl_2_7, hdr.dfsTag.valid=v_hdr.dfsTag.valid_25, _p4ltl_3=v__p4ltl_3_7, _p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6}  OutVars{_p4ltl_2=v__p4ltl_2_7, hdr.dfsTag.valid=v_hdr.dfsTag.valid_25, _p4ltl_3=v__p4ltl_3_7, _p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6}  AuxVars[]  AssignedVars[] 9379#L876-1_T0_S2 [3007] L876-1_T0_S2-->L876_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8918#L876_T0_S2 [4004] L876_T0_S2-->L876_T0_S2-D115: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9674#L876_T0_S2-D115 [3261] L876_T0_S2-D115-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8629#mainENTRY_T0_S2 [2742] mainENTRY_T0_S2-->mainENTRY_T0_S2-D100: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8919#mainENTRY_T0_S2-D100 [3652] mainENTRY_T0_S2-D100-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9648#havocProcedureENTRY_T0_S2 [3230] havocProcedureENTRY_T0_S2-->L720_T0_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 9226#L720_T0_S2 [2910] L720_T0_S2-->L721_T0_S2: Formula: (not v_forward_27)  InVars {}  OutVars{forward=v_forward_27}  AuxVars[]  AssignedVars[forward] 9227#L721_T0_S2 [3638] L721_T0_S2-->L722_T0_S2: Formula: (= v_standard_metadata.instance_type_10 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 9778#L722_T0_S2 [3382] L722_T0_S2-->L723_T0_S2: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 9355#L723_T0_S2 [2987] L723_T0_S2-->L724_T0_S2: Formula: (= v_standard_metadata.enq_timestamp_10 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 9356#L724_T0_S2 [3510] L724_T0_S2-->L725_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 9544#L725_T0_S2 [3140] L725_T0_S2-->L726_T0_S2: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 9357#L726_T0_S2 [2989] L726_T0_S2-->L727_T0_S2: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 9358#L727_T0_S2 [3700] L727_T0_S2-->L728_T0_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 9588#L728_T0_S2 [3182] L728_T0_S2-->L729_T0_S2: Formula: (= v_standard_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 9589#L729_T0_S2 [3383] L729_T0_S2-->L730_T0_S2: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 9779#L730_T0_S2 [3643] L730_T0_S2-->L731_T0_S2: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 8960#L731_T0_S2 [2762] L731_T0_S2-->L732_T0_S2: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 8961#L732_T0_S2 [3151] L732_T0_S2-->L733_T0_S2: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 9555#L733_T0_S2 [3665] L733_T0_S2-->L734_T0_S2: Formula: (= v_meta.local_metadata.starting_port_20 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_20}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 9493#L734_T0_S2 [3098] L734_T0_S2-->L735_T0_S2: Formula: (= v_meta.local_metadata.all_ports_26 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_26}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 8882#L735_T0_S2 [2722] L735_T0_S2-->L736_T0_S2: Formula: (= v_meta.local_metadata.out_port_xor_17 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_17}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 8883#L736_T0_S2 [3789] L736_T0_S2-->L737_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_40 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_40}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 9639#L737_T0_S2 [3226] L737_T0_S2-->L738_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_36 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_36}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 9640#L738_T0_S2 [3503] L738_T0_S2-->L739_T0_S2: Formula: (= v_meta.local_metadata.out_port_141 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_141}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 9710#L739_T0_S2 [3297] L739_T0_S2-->L740_T0_S2: Formula: (= v_meta.local_metadata.if_out_failed_25 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_25}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 9711#L740_T0_S2 [3518] L740_T0_S2-->L741_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_30 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_30}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 9084#L741_T0_S2 [2823] L741_T0_S2-->L742_T0_S2: Formula: (= v_meta.local_metadata.is_dest_10 0)  InVars {}  OutVars{meta.local_metadata.is_dest=v_meta.local_metadata.is_dest_10}  AuxVars[]  AssignedVars[meta.local_metadata.is_dest] 9085#L742_T0_S2 [3800] L742_T0_S2-->L743_T0_S2: Formula: (= v_meta.local_metadata.is_completed_65 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_65}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 10016#L743_T0_S2 [3949] L743_T0_S2-->L744_T0_S2: Formula: (not v_hdr.dfsTag.valid_21)  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_21}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 9389#L744_T0_S2 [3013] L744_T0_S2-->L745_T0_S2: Formula: (= v_emit_19 (store v_emit_20 v_hdr.dfsTag_4 false))  InVars {emit=v_emit_20, hdr.dfsTag=v_hdr.dfsTag_4}  OutVars{emit=v_emit_19, hdr.dfsTag=v_hdr.dfsTag_4}  AuxVars[]  AssignedVars[emit] 9390#L745_T0_S2 [3918] L745_T0_S2-->L746_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_17}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_curr] 9627#L746_T0_S2 [3217] L746_T0_S2-->L747_T0_S2: Formula: (and (<= v_hdr.dfsTag.pkt_v1_curr_21 256) (<= 0 v_hdr.dfsTag.pkt_v1_curr_21))  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_21}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_21}  AuxVars[]  AssignedVars[] 9628#L747_T0_S2 [3551] L747_T0_S2-->L748_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_19}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_par] 9275#L748_T0_S2 [2942] L748_T0_S2-->L749_T0_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_par_17) (<= v_hdr.dfsTag.pkt_v1_par_17 256))  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_17}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_17}  AuxVars[]  AssignedVars[] 9276#L749_T0_S2 [3946] L749_T0_S2-->L750_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_13}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_curr] 10023#L750_T0_S2 [3831] L750_T0_S2-->L751_T0_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_curr_14) (<= v_hdr.dfsTag.pkt_v2_curr_14 256))  InVars {hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_14}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_14}  AuxVars[]  AssignedVars[] 9950#L751_T0_S2 [3659] L751_T0_S2-->L752_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_par] 9905#L752_T0_S2 [3573] L752_T0_S2-->L753_T0_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_par_12) (<= v_hdr.dfsTag.pkt_v2_par_12 256))  InVars {hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_12}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_12}  AuxVars[]  AssignedVars[] 9906#L753_T0_S2 [3592] L753_T0_S2-->L754_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_curr] 9269#L754_T0_S2 [2937] L754_T0_S2-->L755_T0_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v3_curr_9) (<= v_hdr.dfsTag.pkt_v3_curr_9 256))  InVars {hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_9}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_9}  AuxVars[]  AssignedVars[] 9270#L755_T0_S2 [3468] L755_T0_S2-->L756_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_par] 9685#L756_T0_S2 [3269] L756_T0_S2-->L757_T0_S2: Formula: (and (<= v_hdr.dfsTag.pkt_v3_par_10 256) (<= 0 v_hdr.dfsTag.pkt_v3_par_10))  InVars {hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_10}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_10}  AuxVars[]  AssignedVars[] 9682#L757_T0_S2 [3268] L757_T0_S2-->L758_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_14}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_curr] 9046#L758_T0_S2 [2806] L758_T0_S2-->L759_T0_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v4_curr_10) (<= v_hdr.dfsTag.pkt_v4_curr_10 256))  InVars {hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_10}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_10}  AuxVars[]  AssignedVars[] 9047#L759_T0_S2 [3023] L759_T0_S2-->L760_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_14}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_par] 9400#L760_T0_S2 [3378] L760_T0_S2-->L761_T0_S2: Formula: (and (<= v_hdr.dfsTag.pkt_v4_par_9 256) (<= 0 v_hdr.dfsTag.pkt_v4_par_9))  InVars {hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_9}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_9}  AuxVars[]  AssignedVars[] 8851#L761_T0_S2 [2708] L761_T0_S2-->L762_T0_S2: Formula: (not v_hdr.ff_tags.valid_13)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_13}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 8852#L762_T0_S2 [3993] L762_T0_S2-->L763_T0_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ff_tags_2 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_16}  OutVars{hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_15}  AuxVars[]  AssignedVars[emit] 9584#L763_T0_S2 [3177] L763_T0_S2-->L764_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_13}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 8682#L764_T0_S2 [2646] L764_T0_S2-->L765_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.preamble_10) (<= v_hdr.ff_tags.preamble_10 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  AuxVars[]  AssignedVars[] 8683#L765_T0_S2 [3876] L765_T0_S2-->L766_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 10025#L766_T0_S2 [3840] L766_T0_S2-->L767_T0_S2: Formula: (and (<= v_hdr.ff_tags.shortest_path_12 256) (<= 0 v_hdr.ff_tags.shortest_path_12))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  AuxVars[]  AssignedVars[] 9949#L767_T0_S2 [3656] L767_T0_S2-->L768_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_29}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 9770#L768_T0_S2 [3369] L768_T0_S2-->L769_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.path_length_33) (<= v_hdr.ff_tags.path_length_33 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_33}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_33}  AuxVars[]  AssignedVars[] 9208#L769_T0_S2 [2899] L769_T0_S2-->L770_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_9}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 9209#L770_T0_S2 [3136] L770_T0_S2-->L771_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.is_edge_10) (<= v_hdr.ff_tags.is_edge_10 2))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  AuxVars[]  AssignedVars[] 9468#L771_T0_S2 [3083] L771_T0_S2-->L772_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_20}  AuxVars[]  AssignedVars[hdr.ff_tags.dfs_start] 9469#L772_T0_S2 [3661] L772_T0_S2-->L773_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.dfs_start_21) (<= v_hdr.ff_tags.dfs_start_21 2))  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_21}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_21}  AuxVars[]  AssignedVars[] 9952#L773_T0_S2 [3693] L773_T0_S2-->L774_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_10}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 9818#L774_T0_S2 [3432] L774_T0_S2-->L775_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_13}  AuxVars[]  AssignedVars[default_route_0.action_run] 9819#L775_T0_S2 [3984] L775_T0_S2-->L776_T0_S2: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_26}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 10029#L776_T0_S2 [3851] L776_T0_S2-->L777_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_12}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 9988#L777_T0_S2 [3740] L777_T0_S2-->L778_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_12}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 8787#L778_T0_S2 [2685] L778_T0_S2-->L779_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_10}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 8788#L779_T0_S2 [2948] L779_T0_S2-->L780_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_12}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 9288#L780_T0_S2 [3173] L780_T0_S2-->L781_T0_S2: Formula: true  InVars {}  OutVars{start_dfs_0.action_run=v_start_dfs_0.action_run_14}  AuxVars[]  AssignedVars[start_dfs_0.action_run] 9266#L781_T0_S2 [2935] L781_T0_S2-->L782_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_10}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 9267#L782_T0_S2 [3772] L782_T0_S2-->L783_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_12}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 9898#L783_T0_S2 [3558] L783_T0_S2-->L784_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_12}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 9747#L784_T0_S2 [3349] L784_T0_S2-->L785_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_14}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 8628#L785_T0_S2 [2626] L785_T0_S2-->L786_T0_S2: Formula: true  InVars {}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_12}  AuxVars[]  AssignedVars[_curr_eq_ingress.action_run] 8630#L786_T0_S2 [3971] L786_T0_S2-->L787_T0_S2: Formula: true  InVars {}  OutVars{_curr_eq_zero.action_run=v__curr_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_curr_eq_zero.action_run] 10038#L787_T0_S2 [3930] L787_T0_S2-->L788_T0_S2: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_14}  AuxVars[]  AssignedVars[_hit_depth.action_run] 10039#L788_T0_S2 [3985] L788_T0_S2-->L789_T0_S2: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_10}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 10009#L789_T0_S2 [3790] L789_T0_S2-->L790_T0_S2: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_13}  AuxVars[]  AssignedVars[_if_status.action_run] 8794#L790_T0_S2 [2686] L790_T0_S2-->L791_T0_S2: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_14}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 8795#L791_T0_S2 [3685] L791_T0_S2-->L792_T0_S2: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_25}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 8888#L792_T0_S2 [2726] L792_T0_S2-->L793_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_state=v__set_egress_port._starting_port_meta_0.port_state_12}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_state] 8655#L793_T0_S2 [2636] L793_T0_S2-->L794_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_24}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 8656#L794_T0_S2 [2644] L794_T0_S2-->L795_T0_S2: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_12}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 8681#L795_T0_S2 [3712] L795_T0_S2-->L796_T0_S2: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_26}  AuxVars[]  AssignedVars[_to_parent.action_run] 9614#L796_T0_S2 [3204] L796_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_13}  AuxVars[]  AssignedVars[_try_next.action_run] 9615#havocProcedureFINAL_T0_S2 [3969] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9983#havocProcedureEXIT_T0_S2 >[4265] havocProcedureEXIT_T0_S2-->L858-D190: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9824#L858-D190 [3442] L858-D190-->L858_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8920#L858_T0_S2 [2744] L858_T0_S2-->L858_T0_S2-D55: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8921#L858_T0_S2-D55 [3875] L858_T0_S2-D55-->_parser_ParserImplENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8814#_parser_ParserImplENTRY_T0_S2 [3074] _parser_ParserImplENTRY_T0_S2-->_parser_ParserImplENTRY_T0_S2-D91: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9454#_parser_ParserImplENTRY_T0_S2-D91 [3072] _parser_ParserImplENTRY_T0_S2-D91-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9455#startENTRY_T0_S2 [3376] startENTRY_T0_S2-->L932_T0_S2: Formula: v_hdr.ff_tags.valid_17  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_17}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 9776#L932_T0_S2 [3895] L932_T0_S2-->L933_T0_S2: Formula: v_hdr.dfsTag.valid_30  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_30}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 9338#L933_T0_S2 [2977] L933_T0_S2-->L934_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_42 v_hdr.dfsTag.pkt_v1_curr_23)  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_23}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_42, hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 9339#L934_T0_S2 [3687] L934_T0_S2-->L935_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_48 v_hdr.dfsTag.pkt_v1_par_25)  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_25}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_48, hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 9936#L935_T0_S2 [3629] L935_T0_S2-->L936_T0_S2: Formula: (= v_hdr.ff_tags.dfs_start_23 v_meta.local_metadata.pkt_start_32)  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_23}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_32, hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 8848#L936_T0_S2 [3913] L936_T0_S2-->L936_T0_S2-D64: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9971#L936_T0_S2-D64 [3698] L936_T0_S2-D64-->acceptFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9195#acceptFINAL_T0_S2 [2891] acceptFINAL_T0_S2-->acceptEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8847#acceptEXIT_T0_S2 >[4234] acceptEXIT_T0_S2-->startFINAL-D322: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8813#startFINAL-D322 [2694] startFINAL-D322-->startFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8815#startFINAL_T0_S2 [3408] startFINAL_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9620#startEXIT_T0_S2 >[4132] startEXIT_T0_S2-->_parser_ParserImplFINAL-D238: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9621#_parser_ParserImplFINAL-D238 [3713] _parser_ParserImplFINAL-D238-->_parser_ParserImplFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9976#_parser_ParserImplFINAL_T0_S2 [3813] _parser_ParserImplFINAL_T0_S2-->_parser_ParserImplEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10002#_parser_ParserImplEXIT_T0_S2 >[4257] _parser_ParserImplEXIT_T0_S2-->L859-D316: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9816#L859-D316 [3429] L859-D316-->L859_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8658#L859_T0_S2 [2835] L859_T0_S2-->L859_T0_S2-D130: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8657#L859_T0_S2-D130 [2637] L859_T0_S2-D130-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8659#verifyChecksumFINAL_T0_S2 [3606] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9923#verifyChecksumEXIT_T0_S2 >[4111] verifyChecksumEXIT_T0_S2-->L860-D313: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10014#L860-D313 [3794] L860-D313-->L860_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8612#L860_T0_S2 [3617] L860_T0_S2-->L860_T0_S2-D169: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9861#L860_T0_S2-D169 [3495] L860_T0_S2-D169-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9242#ingressENTRY_T0_S2 [2918] ingressENTRY_T0_S2-->L804_T0_S2: Formula: v_hdr.dfsTag.valid_19  InVars {hdr.dfsTag.valid=v_hdr.dfsTag.valid_19}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_19}  AuxVars[]  AssignedVars[] 9199#L804_T0_S2 [2892] L804_T0_S2-->L805_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_23 0)  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_23}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_23}  AuxVars[]  AssignedVars[] 8700#L805_T0_S2 [3471] L805_T0_S2-->L805_T0_S2-D46: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8699#L805_T0_S2-D46 [2653] L805_T0_S2-D46-->default_route_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8701#default_route_0.applyENTRY_T0_S2 [3626] default_route_0.applyENTRY_T0_S2-->L672_T0_S2: Formula: (not (= v_default_route_0.action_run_18 default_route_0.action.set_default_route))  InVars {default_route_0.action_run=v_default_route_0.action_run_18}  OutVars{default_route_0.action_run=v_default_route_0.action_run_18}  AuxVars[]  AssignedVars[] 9820#L672_T0_S2 [3435] L672_T0_S2-->L672-1_T0_S2: Formula: (not (= default_route_0.action.NoAction_0 v_default_route_0.action_run_22))  InVars {default_route_0.action_run=v_default_route_0.action_run_22}  OutVars{default_route_0.action_run=v_default_route_0.action_run_22}  AuxVars[]  AssignedVars[] 9018#L672-1_T0_S2 [3387] L672-1_T0_S2-->default_route_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8829#default_route_0.applyEXIT_T0_S2 >[4307] default_route_0.applyEXIT_T0_S2-->L805-1-D256: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8830#L805-1-D256 [3178] L805-1-D256-->L805-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9587#L805-1_T0_S2 [3509] L805-1_T0_S2-->L840_T0_S2: Formula: (not (= v_meta.local_metadata.out_port_130 0))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_130}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_130}  AuxVars[]  AssignedVars[] 9120#L840_T0_S2 [3034] L840_T0_S2-->L850_T0_S2: Formula: (not (= v_meta.local_metadata.is_completed_44 1))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_44}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_44}  AuxVars[]  AssignedVars[] 8969#L850_T0_S2 [3676] L850_T0_S2-->L850_T0_S2-D124: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9959#L850_T0_S2-D124 [3678] L850_T0_S2-D124-->set_out_port_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9960#set_out_port_0.applyENTRY_T0_S2 [3899] set_out_port_0.applyENTRY_T0_S2-->L922_T0_S2: Formula: (not (= set_out_port_0.action.set_out_meta v_set_out_port_0.action_run_24))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_24}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_24}  AuxVars[]  AssignedVars[] 9993#L922_T0_S2 [3758] L922_T0_S2-->L922-1_T0_S2: Formula: (not (= v_set_out_port_0.action_run_18 set_out_port_0.action.NoAction_20))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_18}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_18}  AuxVars[]  AssignedVars[] 8970#L922-1_T0_S2 [2877] L922-1_T0_S2-->set_out_port_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9177#set_out_port_0.applyEXIT_T0_S2 >[4341] set_out_port_0.applyEXIT_T0_S2-->L850-1-D346: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9301#L850-1-D346 [2956] L850-1-D346-->L850-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8688#L850-1_T0_S2 [3174] L850-1_T0_S2-->L850-1_T0_S2-D34: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9581#L850-1_T0_S2-D34 [3523] L850-1_T0_S2-D34-->fwd_pkt_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9860#fwd_pkt_0.applyENTRY_T0_S2 [3491] fwd_pkt_0.applyENTRY_T0_S2-->L712_T0_S2: Formula: (not (= fwd_pkt_0.action.fwd v_fwd_pkt_0.action_run_16))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_16}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_16}  AuxVars[]  AssignedVars[] 8687#L712_T0_S2 [2649] L712_T0_S2-->L712-1_T0_S2: Formula: (not (= v_fwd_pkt_0.action_run_22 fwd_pkt_0.action.NoAction_19))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_22}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_22}  AuxVars[]  AssignedVars[] 8690#L712-1_T0_S2 [3274] L712-1_T0_S2-->fwd_pkt_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9693#fwd_pkt_0.applyEXIT_T0_S2 >[4103] fwd_pkt_0.applyEXIT_T0_S2-->L803-D277: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9937#L803-D277 [3631] L803-D277-->L803_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9849#L803_T0_S2 [3477] L803_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9690#ingressEXIT_T0_S2 >[4513] ingressEXIT_T0_S2-->L861-D289: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9605#L861-D289 [3193] L861-D289-->L861_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8685#L861_T0_S2 [3287] L861_T0_S2-->L861_T0_S2-D22: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9703#L861_T0_S2-D22 [3611] L861_T0_S2-D22-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8684#egressFINAL_T0_S2 [2647] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8686#egressEXIT_T0_S2 >[4162] egressEXIT_T0_S2-->L862-D337: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9907#L862-D337 [3578] L862-D337-->L862_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9662#L862_T0_S2 [3252] L862_T0_S2-->L862_T0_S2-D127: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9663#L862_T0_S2-D127 [3787] L862_T0_S2-D127-->computeChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9694#computeChecksumFINAL_T0_S2 [3273] computeChecksumFINAL_T0_S2-->computeChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9695#computeChecksumEXIT_T0_S2 >[4427] computeChecksumEXIT_T0_S2-->L863-D214: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9771#L863-D214 [3381] L863-D214-->L863_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9780#L863_T0_S2 [3446] L863_T0_S2-->L864-1_T0_S2: Formula: v_forward_33  InVars {forward=v_forward_33}  OutVars{forward=v_forward_33}  AuxVars[]  AssignedVars[] 8930#L864-1_T0_S2 [2748] L864-1_T0_S2-->L868_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_164 v_meta.local_metadata.pkt_par_40))) (or (and v__p4ltl_0_9 .cse0) (and (not .cse0) (not v__p4ltl_0_9))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_40, meta.local_metadata.out_port=v_meta.local_metadata.out_port_164}  OutVars{_p4ltl_0=v__p4ltl_0_9, meta.local_metadata.out_port=v_meta.local_metadata.out_port_164, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_40}  AuxVars[]  AssignedVars[_p4ltl_0] 8931#L868_T0_S2 [3352] L868_T0_S2-->L869_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_71 0))) (or (and (not .cse0) (not v__p4ltl_1_10)) (and v__p4ltl_1_10 .cse0)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_71}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_71, _p4ltl_1=v__p4ltl_1_10}  AuxVars[]  AssignedVars[_p4ltl_1] 9751#L869_T0_S2 [3547] L869_T0_S2-->L870_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_41 0))) (or (and v__p4ltl_2_11 (not .cse0)) (and (not v__p4ltl_2_11) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_41}  OutVars{_p4ltl_2=v__p4ltl_2_11, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_41}  AuxVars[]  AssignedVars[_p4ltl_2] 9893#L870_T0_S2 [3943] L870_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_167 0))) (or (and v__p4ltl_3_12 (not .cse0)) (and (not v__p4ltl_3_12) .cse0)))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_167}  OutVars{_p4ltl_3=v__p4ltl_3_12, meta.local_metadata.out_port=v_meta.local_metadata.out_port_167}  AuxVars[]  AssignedVars[_p4ltl_3] 9202#mainFINAL_T0_S2 [2895] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9203#mainEXIT_T0_S2 >[4491] mainEXIT_T0_S2-->L876-1-D271: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9486#L876-1-D271 [3090] L876-1-D271-->L876-1_accept_S5: Formula: (and (not v__p4ltl_1_7) v_hdr.dfsTag.valid_28 (not v__p4ltl_0_8) (or v__p4ltl_3_10 v__p4ltl_2_10))  InVars {_p4ltl_2=v__p4ltl_2_10, hdr.dfsTag.valid=v_hdr.dfsTag.valid_28, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_7}  OutVars{_p4ltl_2=v__p4ltl_2_10, hdr.dfsTag.valid=v_hdr.dfsTag.valid_28, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_7}  AuxVars[]  AssignedVars[] 9429#L876-1_accept_S5 
[2023-01-16 02:43:12,068 INFO  L754   eck$LassoCheckResult]: Loop: 9429#L876-1_accept_S5 [3048] L876-1_accept_S5-->L876_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8694#L876_accept_S5 [2711] L876_accept_S5-->L876_accept_S5-D117: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8859#L876_accept_S5-D117 [3375] L876_accept_S5-D117-->mainENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8623#mainENTRY_accept_S5 [3605] mainENTRY_accept_S5-->mainENTRY_accept_S5-D102: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9922#mainENTRY_accept_S5-D102 [3881] mainENTRY_accept_S5-D102-->havocProcedureENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9342#havocProcedureENTRY_accept_S5 [2980] havocProcedureENTRY_accept_S5-->L720_accept_S5: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 9343#L720_accept_S5 [3215] L720_accept_S5-->L721_accept_S5: Formula: (not v_forward_25)  InVars {}  OutVars{forward=v_forward_25}  AuxVars[]  AssignedVars[forward] 9626#L721_accept_S5 [3788] L721_accept_S5-->L722_accept_S5: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 9450#L722_accept_S5 [3068] L722_accept_S5-->L723_accept_S5: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 9451#L723_accept_S5 [3128] L723_accept_S5-->L724_accept_S5: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 9530#L724_accept_S5 [3716] L724_accept_S5-->L725_accept_S5: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 8996#L725_accept_S5 [2777] L725_accept_S5-->L726_accept_S5: Formula: (= v_standard_metadata.deq_timedelta_10 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 8997#L726_accept_S5 [2784] L726_accept_S5-->L727_accept_S5: Formula: (= v_standard_metadata.deq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 9004#L727_accept_S5 [3198] L727_accept_S5-->L728_accept_S5: Formula: (= v_standard_metadata.ingress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 9609#L728_accept_S5 [3849] L728_accept_S5-->L729_accept_S5: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 9798#L729_accept_S5 [3407] L729_accept_S5-->L730_accept_S5: Formula: (= v_standard_metadata.mcast_grp_10 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 9290#L730_accept_S5 [2949] L730_accept_S5-->L731_accept_S5: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 9122#L731_accept_S5 [2841] L731_accept_S5-->L732_accept_S5: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 9123#L732_accept_S5 [3795] L732_accept_S5-->L733_accept_S5: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 9110#L733_accept_S5 [2833] L733_accept_S5-->L734_accept_S5: Formula: (= v_meta.local_metadata.starting_port_21 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_21}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 8984#L734_accept_S5 [2771] L734_accept_S5-->L735_accept_S5: Formula: (= v_meta.local_metadata.all_ports_28 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_28}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 8985#L735_accept_S5 [2917] L735_accept_S5-->L736_accept_S5: Formula: (= v_meta.local_metadata.out_port_xor_15 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_15}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 9240#L736_accept_S5 [3026] L736_accept_S5-->L737_accept_S5: Formula: (= v_meta.local_metadata.pkt_curr_39 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_39}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 9404#L737_accept_S5 [3058] L737_accept_S5-->L738_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_34 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_34}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 8622#L738_accept_S5 [2625] L738_accept_S5-->L739_accept_S5: Formula: (= v_meta.local_metadata.out_port_139 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_139}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 8624#L739_accept_S5 [3436] L739_accept_S5-->L740_accept_S5: Formula: (= v_meta.local_metadata.if_out_failed_24 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_24}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 9366#L740_accept_S5 [2996] L740_accept_S5-->L741_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_29 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_29}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 9367#L741_accept_S5 [3085] L741_accept_S5-->L742_accept_S5: Formula: (= v_meta.local_metadata.is_dest_9 0)  InVars {}  OutVars{meta.local_metadata.is_dest=v_meta.local_metadata.is_dest_9}  AuxVars[]  AssignedVars[meta.local_metadata.is_dest] 9473#L742_accept_S5 [3380] L742_accept_S5-->L743_accept_S5: Formula: (= v_meta.local_metadata.is_completed_63 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_63}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 9105#L743_accept_S5 [2831] L743_accept_S5-->L744_accept_S5: Formula: (not v_hdr.dfsTag.valid_22)  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_22}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 9106#L744_accept_S5 [3579] L744_accept_S5-->L745_accept_S5: Formula: (= (store v_emit_12 v_hdr.dfsTag_2 false) v_emit_11)  InVars {emit=v_emit_12, hdr.dfsTag=v_hdr.dfsTag_2}  OutVars{emit=v_emit_11, hdr.dfsTag=v_hdr.dfsTag_2}  AuxVars[]  AssignedVars[emit] 9464#L745_accept_S5 [3079] L745_accept_S5-->L746_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_22}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_curr] 9465#L746_accept_S5 [3574] L746_accept_S5-->L747_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_curr_18) (<= v_hdr.dfsTag.pkt_v1_curr_18 256))  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_18}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_18}  AuxVars[]  AssignedVars[] 9781#L747_accept_S5 [3384] L747_accept_S5-->L748_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_21}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_par] 9782#L748_accept_S5 [3890] L748_accept_S5-->L749_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_par_20) (<= v_hdr.dfsTag.pkt_v1_par_20 256))  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_20}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_20}  AuxVars[]  AssignedVars[] 10032#L749_accept_S5 [3977] L749_accept_S5-->L750_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_curr] 10026#L750_accept_S5 [3844] L750_accept_S5-->L751_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_curr_11) (<= v_hdr.dfsTag.pkt_v2_curr_11 256))  InVars {hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_11}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_11}  AuxVars[]  AssignedVars[] 9088#L751_accept_S5 [2824] L751_accept_S5-->L752_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_13}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_par] 9089#L752_accept_S5 [3465] L752_accept_S5-->L753_accept_S5: Formula: (and (<= v_hdr.dfsTag.pkt_v2_par_10 256) (<= 0 v_hdr.dfsTag.pkt_v2_par_10))  InVars {hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_10}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_10}  AuxVars[]  AssignedVars[] 9841#L753_accept_S5 [3734] L753_accept_S5-->L754_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_curr] 9853#L754_accept_S5 [3482] L754_accept_S5-->L755_accept_S5: Formula: (and (<= v_hdr.dfsTag.pkt_v3_curr_10 256) (<= 0 v_hdr.dfsTag.pkt_v3_curr_10))  InVars {hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_10}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_10}  AuxVars[]  AssignedVars[] 9736#L755_accept_S5 [3334] L755_accept_S5-->L756_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_14}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_par] 9210#L756_accept_S5 [2900] L756_accept_S5-->L757_accept_S5: Formula: (and (<= v_hdr.dfsTag.pkt_v3_par_13 256) (<= 0 v_hdr.dfsTag.pkt_v3_par_13))  InVars {hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_13}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_13}  AuxVars[]  AssignedVars[] 8899#L757_accept_S5 [2733] L757_accept_S5-->L758_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_curr] 8900#L758_accept_S5 [3782] L758_accept_S5-->L759_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v4_curr_13) (<= v_hdr.dfsTag.pkt_v4_curr_13 256))  InVars {hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_13}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_13}  AuxVars[]  AssignedVars[] 9296#L759_accept_S5 [2953] L759_accept_S5-->L760_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_par] 8747#L760_accept_S5 [2672] L760_accept_S5-->L761_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v4_par_13) (<= v_hdr.dfsTag.pkt_v4_par_13 256))  InVars {hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_13}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_13}  AuxVars[]  AssignedVars[] 8748#L761_accept_S5 [3862] L761_accept_S5-->L762_accept_S5: Formula: (not v_hdr.ff_tags.valid_15)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_15}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 8691#L762_accept_S5 [2650] L762_accept_S5-->L763_accept_S5: Formula: (= v_emit_21 (store v_emit_22 v_hdr.ff_tags_4 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_22}  OutVars{hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_21}  AuxVars[]  AssignedVars[emit] 8692#L763_accept_S5 [2799] L763_accept_S5-->L764_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_11}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 9034#L764_accept_S5 [3052] L764_accept_S5-->L765_accept_S5: Formula: (and (<= v_hdr.ff_tags.preamble_9 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_9))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  AuxVars[]  AssignedVars[] 9431#L765_accept_S5 [3720] L765_accept_S5-->L766_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 9565#L766_accept_S5 [3158] L766_accept_S5-->L767_accept_S5: Formula: (and (<= v_hdr.ff_tags.shortest_path_13 256) (<= 0 v_hdr.ff_tags.shortest_path_13))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_13}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_13}  AuxVars[]  AssignedVars[] 9566#L767_accept_S5 [3288] L767_accept_S5-->L768_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_34}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 9314#L768_accept_S5 [2968] L768_accept_S5-->L769_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.path_length_31) (<= v_hdr.ff_tags.path_length_31 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_31}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_31}  AuxVars[]  AssignedVars[] 9315#L769_accept_S5 [3923] L769_accept_S5-->L770_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 9894#L770_accept_S5 [3552] L770_accept_S5-->L771_accept_S5: Formula: (and (<= v_hdr.ff_tags.is_edge_13 2) (<= 0 v_hdr.ff_tags.is_edge_13))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_13}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_13}  AuxVars[]  AssignedVars[] 9895#L771_accept_S5 [3947] L771_accept_S5-->L772_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_22}  AuxVars[]  AssignedVars[hdr.ff_tags.dfs_start] 9051#L772_accept_S5 [2808] L772_accept_S5-->L773_accept_S5: Formula: (and (<= v_hdr.ff_tags.dfs_start_17 2) (<= 0 v_hdr.ff_tags.dfs_start_17))  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_17}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_17}  AuxVars[]  AssignedVars[] 9052#L773_accept_S5 [3289] L773_accept_S5-->L774_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_12}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 9670#L774_accept_S5 [3258] L774_accept_S5-->L775_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_12}  AuxVars[]  AssignedVars[default_route_0.action_run] 9664#L775_accept_S5 [3254] L775_accept_S5-->L776_accept_S5: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_25}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 9665#L776_accept_S5 [3682] L776_accept_S5-->L777_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_11}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 9862#L777_accept_S5 [3496] L777_accept_S5-->L778_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_13}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 9863#L778_accept_S5 [3886] L778_accept_S5-->L779_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_11}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 9992#L779_accept_S5 [3753] L779_accept_S5-->L780_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_14}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 8740#L780_accept_S5 [2670] L780_accept_S5-->L781_accept_S5: Formula: true  InVars {}  OutVars{start_dfs_0.action_run=v_start_dfs_0.action_run_13}  AuxVars[]  AssignedVars[start_dfs_0.action_run] 8741#L781_accept_S5 [3411] L781_accept_S5-->L782_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_11}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 9803#L782_accept_S5 [3426] L782_accept_S5-->L783_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_13}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 9814#L783_accept_S5 [3454] L783_accept_S5-->L784_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_10}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 9224#L784_accept_S5 [2908] L784_accept_S5-->L785_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_13}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 9225#L785_accept_S5 [3006] L785_accept_S5-->L786_accept_S5: Formula: true  InVars {}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_14}  AuxVars[]  AssignedVars[_curr_eq_ingress.action_run] 8723#L786_accept_S5 [2666] L786_accept_S5-->L787_accept_S5: Formula: true  InVars {}  OutVars{_curr_eq_zero.action_run=v__curr_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_curr_eq_zero.action_run] 8724#L787_accept_S5 [3137] L787_accept_S5-->L788_accept_S5: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_12}  AuxVars[]  AssignedVars[_hit_depth.action_run] 9543#L788_accept_S5 [3195] L788_accept_S5-->L789_accept_S5: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_12}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 9591#L789_accept_S5 [3184] L789_accept_S5-->L790_accept_S5: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_14}  AuxVars[]  AssignedVars[_if_status.action_run] 9539#L790_accept_S5 [3134] L790_accept_S5-->L791_accept_S5: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_13}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 9540#L791_accept_S5 [3804] L791_accept_S5-->L792_accept_S5: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_26}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 10017#L792_accept_S5 [3858] L792_accept_S5-->L793_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_state=v__set_egress_port._starting_port_meta_0.port_state_10}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_state] 10030#L793_accept_S5 [3892] L793_accept_S5-->L794_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_25}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 9062#L794_accept_S5 [2814] L794_accept_S5-->L795_accept_S5: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_14}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 9063#L795_accept_S5 [3377] L795_accept_S5-->L796_accept_S5: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_24}  AuxVars[]  AssignedVars[_to_parent.action_run] 9074#L796_accept_S5 [2818] L796_accept_S5-->havocProcedureFINAL_accept_S5: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_12}  AuxVars[]  AssignedVars[_try_next.action_run] 9075#havocProcedureFINAL_accept_S5 [3374] havocProcedureFINAL_accept_S5-->havocProcedureEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9775#havocProcedureEXIT_accept_S5 >[4316] havocProcedureEXIT_accept_S5-->L858-D192: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9783#L858-D192 [3386] L858-D192-->L858_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9572#L858_accept_S5 [3887] L858_accept_S5-->L858_accept_S5-D57: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10031#L858_accept_S5-D57 [4020] L858_accept_S5-D57-->_parser_ParserImplENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9197#_parser_ParserImplENTRY_accept_S5 [4007] _parser_ParserImplENTRY_accept_S5-->_parser_ParserImplENTRY_accept_S5-D93: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9476#_parser_ParserImplENTRY_accept_S5-D93 [3086] _parser_ParserImplENTRY_accept_S5-D93-->startENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9477#startENTRY_accept_S5 [3648] startENTRY_accept_S5-->L932_accept_S5: Formula: v_hdr.ff_tags.valid_18  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_18}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 9827#L932_accept_S5 [3444] L932_accept_S5-->L933_accept_S5: Formula: v_hdr.dfsTag.valid_31  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_31}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 9712#L933_accept_S5 [3298] L933_accept_S5-->L934_accept_S5: Formula: (= v_meta.local_metadata.pkt_curr_44 v_hdr.dfsTag.pkt_v1_curr_25)  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_25}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_44, hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 9713#L934_accept_S5 [3937] L934_accept_S5-->L935_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_47 v_hdr.dfsTag.pkt_v1_par_24)  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_24}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_47, hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 9925#L935_accept_S5 [3612] L935_accept_S5-->L936_accept_S5: Formula: (= v_hdr.ff_tags.dfs_start_24 v_meta.local_metadata.pkt_start_33)  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_24}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_33, hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 9012#L936_accept_S5 [3793] L936_accept_S5-->L936_accept_S5-D66: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10013#L936_accept_S5-D66 [3959] L936_accept_S5-D66-->acceptFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10008#acceptFINAL_accept_S5 [3786] acceptFINAL_accept_S5-->acceptEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9011#acceptEXIT_accept_S5 >[4119] acceptEXIT_accept_S5-->startFINAL-D324: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9013#startFINAL-D324 [3658] startFINAL-D324-->startFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9876#startFINAL_accept_S5 [3525] startFINAL_accept_S5-->startEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9196#startEXIT_accept_S5 >[4467] startEXIT_accept_S5-->_parser_ParserImplFINAL-D240: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9198#_parser_ParserImplFINAL-D240 [4001] _parser_ParserImplFINAL-D240-->_parser_ParserImplFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9571#_parser_ParserImplFINAL_accept_S5 [3164] _parser_ParserImplFINAL_accept_S5-->_parser_ParserImplEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9573#_parser_ParserImplEXIT_accept_S5 >[4561] _parser_ParserImplEXIT_accept_S5-->L859-D318: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9796#L859-D318 [3401] L859-D318-->L859_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9536#L859_accept_S5 [3132] L859_accept_S5-->L859_accept_S5-D132: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9537#L859_accept_S5-D132 [3805] L859_accept_S5-D132-->verifyChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10018#verifyChecksumFINAL_accept_S5 [3850] verifyChecksumFINAL_accept_S5-->verifyChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10028#verifyChecksumEXIT_accept_S5 >[4385] verifyChecksumEXIT_accept_S5-->L860-D315: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9851#L860-D315 [3479] L860-D315-->L860_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8604#L860_accept_S5 [3208] L860_accept_S5-->L860_accept_S5-D171: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9618#L860_accept_S5-D171 [3729] L860_accept_S5-D171-->ingressENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9985#ingressENTRY_accept_S5 [3953] ingressENTRY_accept_S5-->L804_accept_S5: Formula: v_hdr.dfsTag.valid_17  InVars {hdr.dfsTag.valid=v_hdr.dfsTag.valid_17}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_17}  AuxVars[]  AssignedVars[] 9000#L804_accept_S5 [2781] L804_accept_S5-->L805_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_25 0)  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_25}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_25}  AuxVars[]  AssignedVars[] 8713#L805_accept_S5 [3122] L805_accept_S5-->L805_accept_S5-D48: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9522#L805_accept_S5-D48 [3342] L805_accept_S5-D48-->default_route_0.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9739#default_route_0.applyENTRY_accept_S5 [3819] default_route_0.applyENTRY_accept_S5-->L672_accept_S5: Formula: (not (= v_default_route_0.action_run_16 default_route_0.action.set_default_route))  InVars {default_route_0.action_run=v_default_route_0.action_run_16}  OutVars{default_route_0.action_run=v_default_route_0.action_run_16}  AuxVars[]  AssignedVars[] 8712#L672_accept_S5 [2660] L672_accept_S5-->L672-1_accept_S5: Formula: (not (= default_route_0.action.NoAction_0 v_default_route_0.action_run_24))  InVars {default_route_0.action_run=v_default_route_0.action_run_24}  OutVars{default_route_0.action_run=v_default_route_0.action_run_24}  AuxVars[]  AssignedVars[] 8714#L672-1_accept_S5 [3555] L672-1_accept_S5-->default_route_0.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9896#default_route_0.applyEXIT_accept_S5 >[4212] default_route_0.applyEXIT_accept_S5-->L805-1-D258: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9948#L805-1-D258 [3891] L805-1-D258-->L805-1_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9623#L805-1_accept_S5 [3212] L805-1_accept_S5-->L840_accept_S5: Formula: (not (= v_meta.local_metadata.out_port_124 0))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_124}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_124}  AuxVars[]  AssignedVars[] 9163#L840_accept_S5 [2873] L840_accept_S5-->L850_accept_S5: Formula: (not (= v_meta.local_metadata.is_completed_40 1))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_40}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_40}  AuxVars[]  AssignedVars[] 8609#L850_accept_S5 [3323] L850_accept_S5-->L850_accept_S5-D126: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8608#L850_accept_S5-D126 [2619] L850_accept_S5-D126-->set_out_port_0.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8610#set_out_port_0.applyENTRY_accept_S5 [2635] set_out_port_0.applyENTRY_accept_S5-->L922_accept_S5: Formula: (not (= set_out_port_0.action.set_out_meta v_set_out_port_0.action_run_20))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_20}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_20}  AuxVars[]  AssignedVars[] 8651#L922_accept_S5 [3154] L922_accept_S5-->L922-1_accept_S5: Formula: (not (= v_set_out_port_0.action_run_26 set_out_port_0.action.NoAction_20))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_26}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_26}  AuxVars[]  AssignedVars[] 9492#L922-1_accept_S5 [3243] L922-1_accept_S5-->set_out_port_0.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9383#set_out_port_0.applyEXIT_accept_S5 >[4547] set_out_port_0.applyEXIT_accept_S5-->L850-1-D348: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9384#L850-1-D348 [3743] L850-1-D348-->L850-1_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8726#L850-1_accept_S5 [2795] L850-1_accept_S5-->L850-1_accept_S5-D36: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8725#L850-1_accept_S5-D36 [2667] L850-1_accept_S5-D36-->fwd_pkt_0.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8727#fwd_pkt_0.applyENTRY_accept_S5 [3911] fwd_pkt_0.applyENTRY_accept_S5-->L712_accept_S5: Formula: (not (= fwd_pkt_0.action.fwd v_fwd_pkt_0.action_run_18))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_18}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_18}  AuxVars[]  AssignedVars[] 9974#L712_accept_S5 [3710] L712_accept_S5-->L712-1_accept_S5: Formula: (not (= v_fwd_pkt_0.action_run_24 fwd_pkt_0.action.NoAction_19))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_24}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_24}  AuxVars[]  AssignedVars[] 8912#L712-1_accept_S5 [2876] L712-1_accept_S5-->fwd_pkt_0.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9169#fwd_pkt_0.applyEXIT_accept_S5 >[4407] fwd_pkt_0.applyEXIT_accept_S5-->L803-D279: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9261#L803-D279 [2933] L803-D279-->L803_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8870#L803_accept_S5 [2718] L803_accept_S5-->ingressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8871#ingressEXIT_accept_S5 >[4181] ingressEXIT_accept_S5-->L861-D291: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9954#L861-D291 [3663] L861-D291-->L861_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9526#L861_accept_S5 [4003] L861_accept_S5-->L861_accept_S5-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9525#L861_accept_S5-D24 [3125] L861_accept_S5-D24-->egressFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9527#egressFINAL_accept_S5 [3853] egressFINAL_accept_S5-->egressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9871#egressEXIT_accept_S5 >[4429] egressEXIT_accept_S5-->L862-D339: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9659#L862-D339 [3247] L862-D339-->L862_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9238#L862_accept_S5 [3589] L862_accept_S5-->L862_accept_S5-D129: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9914#L862_accept_S5-D129 [3628] L862_accept_S5-D129-->computeChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9237#computeChecksumFINAL_accept_S5 [2916] computeChecksumFINAL_accept_S5-->computeChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9239#computeChecksumEXIT_accept_S5 >[4061] computeChecksumEXIT_accept_S5-->L863-D216: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9892#L863-D216 [3796] L863-D216-->L863_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9760#L863_accept_S5 [3362] L863_accept_S5-->L864-1_accept_S5: Formula: v_forward_29  InVars {forward=v_forward_29}  OutVars{forward=v_forward_29}  AuxVars[]  AssignedVars[] 9762#L864-1_accept_S5 [3961] L864-1_accept_S5-->L868_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_166 v_meta.local_metadata.pkt_par_45))) (or (and v__p4ltl_0_11 .cse0) (and (not v__p4ltl_0_11) (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45, meta.local_metadata.out_port=v_meta.local_metadata.out_port_166}  OutVars{_p4ltl_0=v__p4ltl_0_11, meta.local_metadata.out_port=v_meta.local_metadata.out_port_166, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45}  AuxVars[]  AssignedVars[_p4ltl_0] 9014#L868_accept_S5 [2786] L868_accept_S5-->L869_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_70 0))) (or (and (not v__p4ltl_1_9) (not .cse0)) (and .cse0 v__p4ltl_1_9)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_70}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_70, _p4ltl_1=v__p4ltl_1_9}  AuxVars[]  AssignedVars[_p4ltl_1] 8693#L869_accept_S5 [2651] L869_accept_S5-->L870_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_42 0))) (or (and v__p4ltl_2_12 (not .cse0)) (and (not v__p4ltl_2_12) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_42}  OutVars{_p4ltl_2=v__p4ltl_2_12, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_42}  AuxVars[]  AssignedVars[_p4ltl_2] 8695#L870_accept_S5 [3739] L870_accept_S5-->mainFINAL_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_168 0))) (or (and .cse0 (not v__p4ltl_3_13)) (and v__p4ltl_3_13 (not .cse0))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_168}  OutVars{_p4ltl_3=v__p4ltl_3_13, meta.local_metadata.out_port=v_meta.local_metadata.out_port_168}  AuxVars[]  AssignedVars[_p4ltl_3] 8964#mainFINAL_accept_S5 [2764] mainFINAL_accept_S5-->mainEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8965#mainEXIT_accept_S5 >[4374] mainEXIT_accept_S5-->L876-1-D273: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9965#L876-1-D273 [3870] L876-1-D273-->L876-1_accept_S5: Formula: (and (or v__p4ltl_3_6 v__p4ltl_2_6) v_hdr.dfsTag.valid_24)  InVars {_p4ltl_2=v__p4ltl_2_6, hdr.dfsTag.valid=v_hdr.dfsTag.valid_24, _p4ltl_3=v__p4ltl_3_6}  OutVars{_p4ltl_2=v__p4ltl_2_6, hdr.dfsTag.valid=v_hdr.dfsTag.valid_24, _p4ltl_3=v__p4ltl_3_6}  AuxVars[]  AssignedVars[] 9429#L876-1_accept_S5 
[2023-01-16 02:43:12,068 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 02:43:12,068 INFO  L85        PathProgramCache]: Analyzing trace with hash -1898122113, now seen corresponding path program 1 times
[2023-01-16 02:43:12,068 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 02:43:12,068 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1165613509]
[2023-01-16 02:43:12,068 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 02:43:12,068 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 02:43:12,085 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:12,142 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 02:43:12,150 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:12,195 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 02:43:12,200 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:12,213 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 84
[2023-01-16 02:43:12,214 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:12,220 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 02:43:12,220 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:12,221 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-01-16 02:43:12,222 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:12,223 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 104
[2023-01-16 02:43:12,227 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:12,236 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 109
[2023-01-16 02:43:12,238 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:12,252 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-01-16 02:43:12,253 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:12,259 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 12
[2023-01-16 02:43:12,259 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:12,265 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 19
[2023-01-16 02:43:12,266 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:12,267 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 139
[2023-01-16 02:43:12,268 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:12,269 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 144
[2023-01-16 02:43:12,270 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:12,271 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 161
[2023-01-16 02:43:12,279 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:12,288 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 02:43:12,291 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:12,297 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 84
[2023-01-16 02:43:12,298 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:12,299 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 02:43:12,300 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:12,301 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-01-16 02:43:12,301 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:12,302 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 104
[2023-01-16 02:43:12,302 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:12,303 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 109
[2023-01-16 02:43:12,305 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:12,306 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-01-16 02:43:12,306 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:12,307 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 12
[2023-01-16 02:43:12,307 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:12,308 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 19
[2023-01-16 02:43:12,308 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:12,309 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 139
[2023-01-16 02:43:12,309 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:12,309 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 144
[2023-01-16 02:43:12,310 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:12,311 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 02:43:12,311 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 02:43:12,311 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1165613509]
[2023-01-16 02:43:12,311 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1165613509] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 02:43:12,311 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 02:43:12,312 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [12] imperfect sequences [] total 12
[2023-01-16 02:43:12,312 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1006396221]
[2023-01-16 02:43:12,312 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 02:43:12,312 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 02:43:12,312 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 02:43:12,312 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 12 interpolants.
[2023-01-16 02:43:12,312 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=41, Invalid=91, Unknown=0, NotChecked=0, Total=132
[2023-01-16 02:43:12,313 INFO  L87              Difference]: Start difference. First operand 1468 states and 1620 transitions. cyclomatic complexity: 155 Second operand  has 12 states, 12 states have (on average 22.5) internal successors, (270), 4 states have internal predecessors, (270), 4 states have call successors, (25), 9 states have call predecessors, (25), 4 states have return successors, (24), 4 states have call predecessors, (24), 4 states have call successors, (24)
[2023-01-16 02:43:16,767 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 02:43:16,767 INFO  L93              Difference]: Finished difference Result 2601 states and 3429 transitions.
[2023-01-16 02:43:16,767 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 28 states. 
[2023-01-16 02:43:16,768 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 2601 states and 3429 transitions.
[2023-01-16 02:43:16,779 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 6
[2023-01-16 02:43:16,790 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 2601 states to 2601 states and 3429 transitions.
[2023-01-16 02:43:16,790 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 866
[2023-01-16 02:43:16,791 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 866
[2023-01-16 02:43:16,791 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 2601 states and 3429 transitions.
[2023-01-16 02:43:16,795 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 02:43:16,795 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 2601 states and 3429 transitions.
[2023-01-16 02:43:16,796 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 2601 states and 3429 transitions.
[2023-01-16 02:43:16,813 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 2601 to 1528.
[2023-01-16 02:43:16,814 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 1528 states, 1134 states have (on average 1.1340388007054674) internal successors, (1286), 1134 states have internal predecessors, (1286), 187 states have call successors, (187), 187 states have call predecessors, (187), 207 states have return successors, (207), 207 states have call predecessors, (207), 186 states have call successors, (207)
[2023-01-16 02:43:16,816 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 1528 states to 1528 states and 1680 transitions.
[2023-01-16 02:43:16,816 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 1528 states and 1680 transitions.
[2023-01-16 02:43:16,816 INFO  L399   stractBuchiCegarLoop]: Abstraction has 1528 states and 1680 transitions.
[2023-01-16 02:43:16,816 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 4 ============
[2023-01-16 02:43:16,817 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 1528 states and 1680 transitions.
[2023-01-16 02:43:16,820 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 02:43:16,820 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 02:43:16,820 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 02:43:16,822 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 02:43:16,822 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 02:43:16,824 INFO  L752   eck$LassoCheckResult]: Stem: 13648#ULTIMATE.startENTRY_NONWA [2739] ULTIMATE.startENTRY_NONWA-->L876-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13703#L876-1_T1_init [3045] L876-1_T1_init-->L876_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13697#L876_T1_init [3424] L876_T1_init-->L876_T1_init-D116: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13970#L876_T1_init-D116 [2882] L876_T1_init-D116-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13561#mainENTRY_T1_init [3857] mainENTRY_T1_init-->mainENTRY_T1_init-D101: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13822#mainENTRY_T1_init-D101 [2798] mainENTRY_T1_init-D101-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13823#havocProcedureENTRY_T1_init [2997] havocProcedureENTRY_T1_init-->L720_T1_init: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 14159#L720_T1_init [3210] L720_T1_init-->L721_T1_init: Formula: (not v_forward_26)  InVars {}  OutVars{forward=v_forward_26}  AuxVars[]  AssignedVars[forward] 14419#L721_T1_init [3422] L721_T1_init-->L722_T1_init: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 14613#L722_T1_init [3457] L722_T1_init-->L723_T1_init: Formula: (= v_standard_metadata.packet_length_10 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 14639#L723_T1_init [3632] L723_T1_init-->L724_T1_init: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 14224#L724_T1_init [3053] L724_T1_init-->L725_T1_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 14087#L725_T1_init [2954] L725_T1_init-->L726_T1_init: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 14088#L726_T1_init [3472] L726_T1_init-->L727_T1_init: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 14647#L727_T1_init [3874] L727_T1_init-->L728_T1_init: Formula: (= v_standard_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 13810#L728_T1_init [2790] L728_T1_init-->L729_T1_init: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 13811#L729_T1_init [3201] L729_T1_init-->L730_T1_init: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 14382#L730_T1_init [3179] L730_T1_init-->L731_T1_init: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 13667#L731_T1_init [2720] L731_T1_init-->L732_T1_init: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 13668#L732_T1_init [2944] L732_T1_init-->L733_T1_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 14069#L733_T1_init [3522] L733_T1_init-->L734_T1_init: Formula: (= v_meta.local_metadata.starting_port_22 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_22}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 14276#L734_T1_init [3091] L734_T1_init-->L735_T1_init: Formula: (= v_meta.local_metadata.all_ports_27 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_27}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 14277#L735_T1_init [3488] L735_T1_init-->L736_T1_init: Formula: (= v_meta.local_metadata.out_port_xor_16 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_16}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 13964#L736_T1_init [2878] L736_T1_init-->L737_T1_init: Formula: (= v_meta.local_metadata.pkt_curr_41 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_41}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 13965#L737_T1_init [3927] L737_T1_init-->L738_T1_init: Formula: (= v_meta.local_metadata.pkt_par_35 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_35}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 14591#L738_T1_init [3393] L738_T1_init-->L739_T1_init: Formula: (= v_meta.local_metadata.out_port_140 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_140}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 14592#L739_T1_init [3594] L739_T1_init-->L740_T1_init: Formula: (= v_meta.local_metadata.if_out_failed_23 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_23}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 14142#L740_T1_init [2985] L740_T1_init-->L741_T1_init: Formula: (= v_meta.local_metadata.pkt_start_31 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_31}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 14143#L741_T1_init [3366] L741_T1_init-->L742_T1_init: Formula: (= v_meta.local_metadata.is_dest_8 0)  InVars {}  OutVars{meta.local_metadata.is_dest=v_meta.local_metadata.is_dest_8}  AuxVars[]  AssignedVars[meta.local_metadata.is_dest] 14475#L742_T1_init [3264] L742_T1_init-->L743_T1_init: Formula: (= v_meta.local_metadata.is_completed_64 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_64}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 14219#L743_T1_init [3050] L743_T1_init-->L744_T1_init: Formula: (not v_hdr.dfsTag.valid_23)  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_23}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 14220#L744_T1_init [3723] L744_T1_init-->L745_T1_init: Formula: (= (store v_emit_14 v_hdr.dfsTag_3 false) v_emit_13)  InVars {emit=v_emit_14, hdr.dfsTag=v_hdr.dfsTag_3}  OutVars{emit=v_emit_13, hdr.dfsTag=v_hdr.dfsTag_3}  AuxVars[]  AssignedVars[emit] 14431#L745_T1_init [3221] L745_T1_init-->L746_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_20}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_curr] 14305#L746_T1_init [3109] L746_T1_init-->L747_T1_init: Formula: (and (<= v_hdr.dfsTag.pkt_v1_curr_19 256) (<= 0 v_hdr.dfsTag.pkt_v1_curr_19))  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_19}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_19}  AuxVars[]  AssignedVars[] 13953#L747_T1_init [2874] L747_T1_init-->L748_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_18}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_par] 13954#L748_T1_init [3702] L748_T1_init-->L749_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_par_22) (<= v_hdr.dfsTag.pkt_v1_par_22 256))  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_22}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_22}  AuxVars[]  AssignedVars[] 14776#L749_T1_init [3681] L749_T1_init-->L750_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_10}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_curr] 14019#L750_T1_init [2912] L750_T1_init-->L751_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_curr_12) (<= v_hdr.dfsTag.pkt_v2_curr_12 256))  InVars {hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_12}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_12}  AuxVars[]  AssignedVars[] 14020#L751_T1_init [3055] L751_T1_init-->L752_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_14}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_par] 14226#L752_T1_init [3563] L752_T1_init-->L753_T1_init: Formula: (and (<= v_hdr.dfsTag.pkt_v2_par_9 256) (<= 0 v_hdr.dfsTag.pkt_v2_par_9))  InVars {hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_9}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_9}  AuxVars[]  AssignedVars[] 14708#L753_T1_init [3807] L753_T1_init-->L754_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_14}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_curr] 14725#L754_T1_init [3603] L754_T1_init-->L755_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v3_curr_13) (<= v_hdr.dfsTag.pkt_v3_curr_13 256))  InVars {hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_13}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_13}  AuxVars[]  AssignedVars[] 13601#L755_T1_init [2693] L755_T1_init-->L756_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_par] 13602#L756_T1_init [3367] L756_T1_init-->L757_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v3_par_11) (<= v_hdr.dfsTag.pkt_v3_par_11 256))  InVars {hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_11}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_11}  AuxVars[]  AssignedVars[] 14569#L757_T1_init [3497] L757_T1_init-->L758_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_curr] 14668#L758_T1_init [3560] L758_T1_init-->L759_T1_init: Formula: (and (<= v_hdr.dfsTag.pkt_v4_curr_11 256) (<= 0 v_hdr.dfsTag.pkt_v4_curr_11))  InVars {hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_11}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_11}  AuxVars[]  AssignedVars[] 13560#L759_T1_init [2679] L759_T1_init-->L760_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_par] 13562#L760_T1_init [3745] L760_T1_init-->L761_T1_init: Formula: (and (<= v_hdr.dfsTag.pkt_v4_par_10 256) (<= 0 v_hdr.dfsTag.pkt_v4_par_10))  InVars {hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_10}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_10}  AuxVars[]  AssignedVars[] 14395#L761_T1_init [3189] L761_T1_init-->L762_T1_init: Formula: (not v_hdr.ff_tags.valid_14)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_14}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 14396#L762_T1_init [3345] L762_T1_init-->L763_T1_init: Formula: (= (store v_emit_18 v_hdr.ff_tags_3 false) v_emit_17)  InVars {hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_18}  OutVars{hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_17}  AuxVars[]  AssignedVars[emit] 14542#L763_T1_init [3420] L763_T1_init-->L764_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_12}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 14388#L764_T1_init [3185] L764_T1_init-->L765_T1_init: Formula: (and (<= v_hdr.ff_tags.preamble_14 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_14))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  AuxVars[]  AssignedVars[] 14389#L765_T1_init [3397] L765_T1_init-->L766_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_9}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 13566#L766_T1_init [2682] L766_T1_init-->L767_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_14) (<= v_hdr.ff_tags.shortest_path_14 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  AuxVars[]  AssignedVars[] 13567#L767_T1_init [3238] L767_T1_init-->L768_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_30}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 13608#L768_T1_init [2695] L768_T1_init-->L769_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.path_length_32) (<= v_hdr.ff_tags.path_length_32 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_32}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_32}  AuxVars[]  AssignedVars[] 13609#L769_T1_init [3703] L769_T1_init-->L770_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_12}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 14403#L770_T1_init [3196] L770_T1_init-->L771_T1_init: Formula: (and (<= v_hdr.ff_tags.is_edge_14 2) (<= 0 v_hdr.ff_tags.is_edge_14))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  AuxVars[]  AssignedVars[] 13950#L771_T1_init [2871] L771_T1_init-->L772_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_19}  AuxVars[]  AssignedVars[hdr.ff_tags.dfs_start] 13951#L772_T1_init [3889] L772_T1_init-->L773_T1_init: Formula: (and (<= v_hdr.ff_tags.dfs_start_18 2) (<= 0 v_hdr.ff_tags.dfs_start_18))  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_18}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_18}  AuxVars[]  AssignedVars[] 14778#L773_T1_init [3691] L773_T1_init-->L774_T1_init: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_11}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 14046#L774_T1_init [2930] L774_T1_init-->L775_T1_init: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_14}  AuxVars[]  AssignedVars[default_route_0.action_run] 13701#L775_T1_init [2737] L775_T1_init-->L776_T1_init: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_24}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 13702#L776_T1_init [2870] L776_T1_init-->L777_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_10}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 13754#L777_T1_init [2763] L777_T1_init-->L778_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_14}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 13755#L778_T1_init [3213] L778_T1_init-->L779_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_12}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 14421#L779_T1_init [3902] L779_T1_init-->L780_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_13}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 14344#L780_T1_init [3145] L780_T1_init-->L781_T1_init: Formula: true  InVars {}  OutVars{start_dfs_0.action_run=v_start_dfs_0.action_run_12}  AuxVars[]  AssignedVars[start_dfs_0.action_run] 14345#L781_T1_init [3539] L781_T1_init-->L782_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_12}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 14235#L782_T1_init [3061] L782_T1_init-->L783_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_14}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 13901#L783_T1_init [2834] L783_T1_init-->L784_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_11}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 13902#L784_T1_init [3520] L784_T1_init-->L785_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_12}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 14485#L785_T1_init [3272] L785_T1_init-->L786_T1_init: Formula: true  InVars {}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_13}  AuxVars[]  AssignedVars[_curr_eq_ingress.action_run] 13741#L786_T1_init [2759] L786_T1_init-->L787_T1_init: Formula: true  InVars {}  OutVars{_curr_eq_zero.action_run=v__curr_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_curr_eq_zero.action_run] 13742#L787_T1_init [3121] L787_T1_init-->L788_T1_init: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_13}  AuxVars[]  AssignedVars[_hit_depth.action_run] 14314#L788_T1_init [3249] L788_T1_init-->L789_T1_init: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_11}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 14458#L789_T1_init [3433] L789_T1_init-->L790_T1_init: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_12}  AuxVars[]  AssignedVars[_if_status.action_run] 14187#L790_T1_init [3020] L790_T1_init-->L791_T1_init: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_12}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 14165#L791_T1_init [3002] L791_T1_init-->L792_T1_init: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_24}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 14166#L792_T1_init [4005] L792_T1_init-->L793_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_state=v__set_egress_port._starting_port_meta_0.port_state_11}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_state] 13685#L793_T1_init [2731] L793_T1_init-->L794_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_26}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 13686#L794_T1_init [3817] L794_T1_init-->L795_T1_init: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_13}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 14089#L795_T1_init [2955] L795_T1_init-->L796_T1_init: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_25}  AuxVars[]  AssignedVars[_to_parent.action_run] 14090#L796_T1_init [3668] L796_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_14}  AuxVars[]  AssignedVars[_try_next.action_run] 14768#havocProcedureFINAL_T1_init [3990] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13582#havocProcedureEXIT_T1_init >[4311] havocProcedureEXIT_T1_init-->L858-D191: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13583#L858-D191 [3915] L858-D191-->L858_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13694#L858_T1_init [3163] L858_T1_init-->L858_T1_init-D56: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14364#L858_T1_init-D56 [3728] L858_T1_init-D56-->_parser_ParserImplENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13422#_parser_ParserImplENTRY_T1_init [3025] _parser_ParserImplENTRY_T1_init-->_parser_ParserImplENTRY_T1_init-D92: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13532#_parser_ParserImplENTRY_T1_init-D92 [2673] _parser_ParserImplENTRY_T1_init-D92-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13533#startENTRY_T1_init [3405] startENTRY_T1_init-->L932_T1_init: Formula: v_hdr.ff_tags.valid_16  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_16}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 14024#L932_T1_init [2913] L932_T1_init-->L933_T1_init: Formula: v_hdr.dfsTag.valid_29  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_29}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 13948#L933_T1_init [2869] L933_T1_init-->L934_T1_init: Formula: (= v_meta.local_metadata.pkt_curr_43 v_hdr.dfsTag.pkt_v1_curr_24)  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_24}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_43, hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 13949#L934_T1_init [3559] L934_T1_init-->L935_T1_init: Formula: (= v_meta.local_metadata.pkt_par_46 v_hdr.dfsTag.pkt_v1_par_23)  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_23}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_46, hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 13684#L935_T1_init [2730] L935_T1_init-->L936_T1_init: Formula: (= v_hdr.ff_tags.dfs_start_25 v_meta.local_metadata.pkt_start_34)  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_25}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_34, hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 13421#L936_T1_init [2628] L936_T1_init-->L936_T1_init-D65: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13423#L936_T1_init-D65 [3877] L936_T1_init-D65-->acceptFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13847#acceptFINAL_T1_init [2812] acceptFINAL_T1_init-->acceptEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13848#acceptEXIT_T1_init >[4236] acceptEXIT_T1_init-->startFINAL-D323: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14756#startFINAL-D323 [3651] startFINAL-D323-->startFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14671#startFINAL_T1_init [3502] startFINAL_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14236#startEXIT_T1_init >[4086] startEXIT_T1_init-->_parser_ParserImplFINAL-D239: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13693#_parser_ParserImplFINAL-D239 [2735] _parser_ParserImplFINAL-D239-->_parser_ParserImplFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13695#_parser_ParserImplFINAL_T1_init [3327] _parser_ParserImplFINAL_T1_init-->_parser_ParserImplEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14203#_parser_ParserImplEXIT_T1_init >[4482] _parser_ParserImplEXIT_T1_init-->L859-D317: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14204#L859-D317 [3487] L859-D317-->L859_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14082#L859_T1_init [3328] L859_T1_init-->L859_T1_init-D131: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14533#L859_T1_init-D131 [3515] L859_T1_init-D131-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14081#verifyChecksumFINAL_T1_init [2950] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14083#verifyChecksumEXIT_T1_init >[4164] verifyChecksumEXIT_T1_init-->L860-D314: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14394#L860-D314 [3188] L860-D314-->L860_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13493#L860_T1_init [3988] L860_T1_init-->L860_T1_init-D170: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14731#L860_T1_init-D170 [3607] L860_T1_init-D170-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14663#ingressENTRY_T1_init [3492] ingressENTRY_T1_init-->L804_T1_init: Formula: v_hdr.dfsTag.valid_15  InVars {hdr.dfsTag.valid=v_hdr.dfsTag.valid_15}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_15}  AuxVars[]  AssignedVars[] 14600#L804_T1_init [3403] L804_T1_init-->L805_T1_init: Formula: (= v_meta.local_metadata.pkt_start_27 0)  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_27}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_27}  AuxVars[]  AssignedVars[] 14048#L805_T1_init [3005] L805_T1_init-->L805_T1_init-D47: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14047#L805_T1_init-D47 [2931] L805_T1_init-D47-->default_route_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14049#default_route_0.applyENTRY_T1_init [3251] default_route_0.applyENTRY_T1_init-->L672_T1_init: Formula: (not (= v_default_route_0.action_run_20 default_route_0.action.set_default_route))  InVars {default_route_0.action_run=v_default_route_0.action_run_20}  OutVars{default_route_0.action_run=v_default_route_0.action_run_20}  AuxVars[]  AssignedVars[] 14459#L672_T1_init [3308] L672_T1_init-->L672-1_T1_init: Formula: (not (= default_route_0.action.NoAction_0 v_default_route_0.action_run_26))  InVars {default_route_0.action_run=v_default_route_0.action_run_26}  OutVars{default_route_0.action_run=v_default_route_0.action_run_26}  AuxVars[]  AssignedVars[] 14432#L672-1_T1_init [4013] L672-1_T1_init-->default_route_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14716#default_route_0.applyEXIT_T1_init >[4335] default_route_0.applyEXIT_T1_init-->L805-1-D257: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13500#L805-1-D257 [2658] L805-1-D257-->L805-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13501#L805-1_T1_init [3067] L805-1_T1_init-->L840_T1_init: Formula: (not (= v_meta.local_metadata.out_port_100 0))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_100}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_100}  AuxVars[]  AssignedVars[] 14108#L840_T1_init [3206] L840_T1_init-->L850_T1_init: Formula: (not (= v_meta.local_metadata.is_completed_42 1))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_42}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_42}  AuxVars[]  AssignedVars[] 13782#L850_T1_init [2862] L850_T1_init-->L850_T1_init-D125: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13937#L850_T1_init-D125 [2945] L850_T1_init-D125-->set_out_port_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14073#set_out_port_0.applyENTRY_T1_init [3809] set_out_port_0.applyENTRY_T1_init-->L922_T1_init: Formula: (not (= set_out_port_0.action.set_out_meta v_set_out_port_0.action_run_16))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_16}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_16}  AuxVars[]  AssignedVars[] 14312#L922_T1_init [3118] L922_T1_init-->L922-1_T1_init: Formula: (not (= v_set_out_port_0.action_run_22 set_out_port_0.action.NoAction_20))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_22}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_22}  AuxVars[]  AssignedVars[] 13783#L922-1_T1_init [3169] L922-1_T1_init-->set_out_port_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14375#set_out_port_0.applyEXIT_T1_init >[4229] set_out_port_0.applyEXIT_T1_init-->L850-1-D347: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14317#L850-1-D347 [3123] L850-1-D347-->L850-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13597#L850-1_T1_init [2794] L850-1_T1_init-->L850-1_T1_init-D35: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13819#L850-1_T1_init-D35 [3388] L850-1_T1_init-D35-->fwd_pkt_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14587#fwd_pkt_0.applyENTRY_T1_init [3599] fwd_pkt_0.applyENTRY_T1_init-->L712_T1_init: Formula: (not (= fwd_pkt_0.action.fwd v_fwd_pkt_0.action_run_20))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_20}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_20}  AuxVars[]  AssignedVars[] 14724#L712_T1_init [3835] L712_T1_init-->L712-1_T1_init: Formula: (not (= v_fwd_pkt_0.action_run_26 fwd_pkt_0.action.NoAction_19))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_26}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_26}  AuxVars[]  AssignedVars[] 13598#L712-1_T1_init [3003] L712-1_T1_init-->fwd_pkt_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14377#fwd_pkt_0.applyEXIT_T1_init >[4252] fwd_pkt_0.applyEXIT_T1_init-->L803-D278: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14131#L803-D278 [2979] L803-D278-->L803_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14132#L803_T1_init [3973] L803_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14554#ingressEXIT_T1_init >[4468] ingressEXIT_T1_init-->L861-D290: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14555#L861-D290 [2736] L861-D290-->L861_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14878#L861_T1_init [3484] L861_T1_init-->L861_T1_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14879#L861_T1_init-D23 [2792] L861_T1_init-D23-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14880#egressFINAL_T1_init [3200] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14877#egressEXIT_T1_init >[4562] egressEXIT_T1_init-->L862-D338: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14876#L862-D338 [3469] L862-D338-->L862_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14826#L862_T1_init [2970] L862_T1_init-->L862_T1_init-D128: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14850#L862_T1_init-D128 [3859] L862_T1_init-D128-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14825#computeChecksumFINAL_T1_init [3792] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14827#computeChecksumEXIT_T1_init >[4476] computeChecksumEXIT_T1_init-->L863-D215: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14444#L863-D215 [3231] L863-D215-->L863_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13922#L863_T1_init [2848] L863_T1_init-->L865_T1_init: Formula: (not v_forward_30)  InVars {forward=v_forward_30}  OutVars{forward=v_forward_30}  AuxVars[]  AssignedVars[] 13923#L865_T1_init [3242] L865_T1_init-->L864-1_T1_init: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 14452#L864-1_T1_init [3759] L864-1_T1_init-->L868_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_165 v_meta.local_metadata.pkt_par_43))) (or (and v__p4ltl_0_10 .cse0) (and (not v__p4ltl_0_10) (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_43, meta.local_metadata.out_port=v_meta.local_metadata.out_port_165}  OutVars{_p4ltl_0=v__p4ltl_0_10, meta.local_metadata.out_port=v_meta.local_metadata.out_port_165, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_43}  AuxVars[]  AssignedVars[_p4ltl_0] 14416#L868_T1_init [3209] L868_T1_init-->L869_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_69 0))) (or (and (not .cse0) (not v__p4ltl_1_8)) (and v__p4ltl_1_8 .cse0)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_69}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_69, _p4ltl_1=v__p4ltl_1_8}  AuxVars[]  AssignedVars[_p4ltl_1] 14303#L869_T1_init [3108] L869_T1_init-->L870_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_44 0))) (or (and .cse0 (not v__p4ltl_2_13)) (and v__p4ltl_2_13 (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44}  OutVars{_p4ltl_2=v__p4ltl_2_13, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44}  AuxVars[]  AssignedVars[_p4ltl_2] 14304#L870_T1_init [3669] L870_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_163 0))) (or (and .cse0 (not v__p4ltl_3_11)) (and v__p4ltl_3_11 (not .cse0))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_163}  OutVars{_p4ltl_3=v__p4ltl_3_11, meta.local_metadata.out_port=v_meta.local_metadata.out_port_163}  AuxVars[]  AssignedVars[_p4ltl_3] 14769#mainFINAL_T1_init [3726] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14794#mainEXIT_T1_init >[4338] mainEXIT_T1_init-->L876-1-D272: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14346#L876-1-D272 [3147] L876-1-D272-->L876-1_T0_S2: Formula: (and v__p4ltl_1_6 (not v__p4ltl_0_6) (or v__p4ltl_3_7 v__p4ltl_2_7) v_hdr.dfsTag.valid_25)  InVars {_p4ltl_2=v__p4ltl_2_7, hdr.dfsTag.valid=v_hdr.dfsTag.valid_25, _p4ltl_3=v__p4ltl_3_7, _p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6}  OutVars{_p4ltl_2=v__p4ltl_2_7, hdr.dfsTag.valid=v_hdr.dfsTag.valid_25, _p4ltl_3=v__p4ltl_3_7, _p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6}  AuxVars[]  AssignedVars[] 14170#L876-1_T0_S2 [3007] L876-1_T0_S2-->L876_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13708#L876_T0_S2 [4004] L876_T0_S2-->L876_T0_S2-D115: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14472#L876_T0_S2-D115 [3261] L876_T0_S2-D115-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13419#mainENTRY_T0_S2 [2742] mainENTRY_T0_S2-->mainENTRY_T0_S2-D100: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13709#mainENTRY_T0_S2-D100 [3652] mainENTRY_T0_S2-D100-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14445#havocProcedureENTRY_T0_S2 [3230] havocProcedureENTRY_T0_S2-->L720_T0_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 14016#L720_T0_S2 [2910] L720_T0_S2-->L721_T0_S2: Formula: (not v_forward_27)  InVars {}  OutVars{forward=v_forward_27}  AuxVars[]  AssignedVars[forward] 14017#L721_T0_S2 [3638] L721_T0_S2-->L722_T0_S2: Formula: (= v_standard_metadata.instance_type_10 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 14580#L722_T0_S2 [3382] L722_T0_S2-->L723_T0_S2: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 14146#L723_T0_S2 [2987] L723_T0_S2-->L724_T0_S2: Formula: (= v_standard_metadata.enq_timestamp_10 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 14147#L724_T0_S2 [3510] L724_T0_S2-->L725_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 14337#L725_T0_S2 [3140] L725_T0_S2-->L726_T0_S2: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 14148#L726_T0_S2 [2989] L726_T0_S2-->L727_T0_S2: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 14149#L727_T0_S2 [3700] L727_T0_S2-->L728_T0_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 14384#L728_T0_S2 [3182] L728_T0_S2-->L729_T0_S2: Formula: (= v_standard_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 14385#L729_T0_S2 [3383] L729_T0_S2-->L730_T0_S2: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 14581#L730_T0_S2 [3643] L730_T0_S2-->L731_T0_S2: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 13750#L731_T0_S2 [2762] L731_T0_S2-->L732_T0_S2: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 13751#L732_T0_S2 [3151] L732_T0_S2-->L733_T0_S2: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 14349#L733_T0_S2 [3665] L733_T0_S2-->L734_T0_S2: Formula: (= v_meta.local_metadata.starting_port_20 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_20}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 14285#L734_T0_S2 [3098] L734_T0_S2-->L735_T0_S2: Formula: (= v_meta.local_metadata.all_ports_26 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_26}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 13672#L735_T0_S2 [2722] L735_T0_S2-->L736_T0_S2: Formula: (= v_meta.local_metadata.out_port_xor_17 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_17}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 13673#L736_T0_S2 [3789] L736_T0_S2-->L737_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_40 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_40}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 14436#L737_T0_S2 [3226] L737_T0_S2-->L738_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_36 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_36}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 14437#L738_T0_S2 [3503] L738_T0_S2-->L739_T0_S2: Formula: (= v_meta.local_metadata.out_port_141 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_141}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 14510#L739_T0_S2 [3297] L739_T0_S2-->L740_T0_S2: Formula: (= v_meta.local_metadata.if_out_failed_25 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_25}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 14511#L740_T0_S2 [3518] L740_T0_S2-->L741_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_30 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_30}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 13874#L741_T0_S2 [2823] L741_T0_S2-->L742_T0_S2: Formula: (= v_meta.local_metadata.is_dest_10 0)  InVars {}  OutVars{meta.local_metadata.is_dest=v_meta.local_metadata.is_dest_10}  AuxVars[]  AssignedVars[meta.local_metadata.is_dest] 13875#L742_T0_S2 [3800] L742_T0_S2-->L743_T0_S2: Formula: (= v_meta.local_metadata.is_completed_65 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_65}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 14833#L743_T0_S2 [3949] L743_T0_S2-->L744_T0_S2: Formula: (not v_hdr.dfsTag.valid_21)  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_21}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 14180#L744_T0_S2 [3013] L744_T0_S2-->L745_T0_S2: Formula: (= v_emit_19 (store v_emit_20 v_hdr.dfsTag_4 false))  InVars {emit=v_emit_20, hdr.dfsTag=v_hdr.dfsTag_4}  OutVars{emit=v_emit_19, hdr.dfsTag=v_hdr.dfsTag_4}  AuxVars[]  AssignedVars[emit] 14181#L745_T0_S2 [3918] L745_T0_S2-->L746_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_17}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_curr] 14424#L746_T0_S2 [3217] L746_T0_S2-->L747_T0_S2: Formula: (and (<= v_hdr.dfsTag.pkt_v1_curr_21 256) (<= 0 v_hdr.dfsTag.pkt_v1_curr_21))  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_21}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_21}  AuxVars[]  AssignedVars[] 14425#L747_T0_S2 [3551] L747_T0_S2-->L748_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_19}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_par] 14065#L748_T0_S2 [2942] L748_T0_S2-->L749_T0_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_par_17) (<= v_hdr.dfsTag.pkt_v1_par_17 256))  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_17}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_17}  AuxVars[]  AssignedVars[] 14066#L749_T0_S2 [3946] L749_T0_S2-->L750_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_13}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_curr] 14841#L750_T0_S2 [3831] L750_T0_S2-->L751_T0_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_curr_14) (<= v_hdr.dfsTag.pkt_v2_curr_14 256))  InVars {hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_14}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_14}  AuxVars[]  AssignedVars[] 14761#L751_T0_S2 [3659] L751_T0_S2-->L752_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_par] 14712#L752_T0_S2 [3573] L752_T0_S2-->L753_T0_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_par_12) (<= v_hdr.dfsTag.pkt_v2_par_12 256))  InVars {hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_12}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_12}  AuxVars[]  AssignedVars[] 14713#L753_T0_S2 [3592] L753_T0_S2-->L754_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_curr] 14058#L754_T0_S2 [2937] L754_T0_S2-->L755_T0_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v3_curr_9) (<= v_hdr.dfsTag.pkt_v3_curr_9 256))  InVars {hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_9}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_9}  AuxVars[]  AssignedVars[] 14059#L755_T0_S2 [3468] L755_T0_S2-->L756_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_par] 14483#L756_T0_S2 [3269] L756_T0_S2-->L757_T0_S2: Formula: (and (<= v_hdr.dfsTag.pkt_v3_par_10 256) (<= 0 v_hdr.dfsTag.pkt_v3_par_10))  InVars {hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_10}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_10}  AuxVars[]  AssignedVars[] 14480#L757_T0_S2 [3268] L757_T0_S2-->L758_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_14}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_curr] 13836#L758_T0_S2 [2806] L758_T0_S2-->L759_T0_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v4_curr_10) (<= v_hdr.dfsTag.pkt_v4_curr_10 256))  InVars {hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_10}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_10}  AuxVars[]  AssignedVars[] 13837#L759_T0_S2 [3023] L759_T0_S2-->L760_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_14}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_par] 14192#L760_T0_S2 [3378] L760_T0_S2-->L761_T0_S2: Formula: (and (<= v_hdr.dfsTag.pkt_v4_par_9 256) (<= 0 v_hdr.dfsTag.pkt_v4_par_9))  InVars {hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_9}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_9}  AuxVars[]  AssignedVars[] 13641#L761_T0_S2 [2708] L761_T0_S2-->L762_T0_S2: Formula: (not v_hdr.ff_tags.valid_13)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_13}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 13642#L762_T0_S2 [3993] L762_T0_S2-->L763_T0_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ff_tags_2 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_16}  OutVars{hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_15}  AuxVars[]  AssignedVars[emit] 14381#L763_T0_S2 [3177] L763_T0_S2-->L764_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_13}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 13472#L764_T0_S2 [2646] L764_T0_S2-->L765_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.preamble_10) (<= v_hdr.ff_tags.preamble_10 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  AuxVars[]  AssignedVars[] 13473#L765_T0_S2 [3876] L765_T0_S2-->L766_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 14843#L766_T0_S2 [3840] L766_T0_S2-->L767_T0_S2: Formula: (and (<= v_hdr.ff_tags.shortest_path_12 256) (<= 0 v_hdr.ff_tags.shortest_path_12))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  AuxVars[]  AssignedVars[] 14760#L767_T0_S2 [3656] L767_T0_S2-->L768_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_29}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 14571#L768_T0_S2 [3369] L768_T0_S2-->L769_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.path_length_33) (<= v_hdr.ff_tags.path_length_33 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_33}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_33}  AuxVars[]  AssignedVars[] 13997#L769_T0_S2 [2899] L769_T0_S2-->L770_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_9}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 13998#L770_T0_S2 [3136] L770_T0_S2-->L771_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.is_edge_10) (<= v_hdr.ff_tags.is_edge_10 2))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  AuxVars[]  AssignedVars[] 14260#L771_T0_S2 [3083] L771_T0_S2-->L772_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_20}  AuxVars[]  AssignedVars[hdr.ff_tags.dfs_start] 14261#L772_T0_S2 [3661] L772_T0_S2-->L773_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.dfs_start_21) (<= v_hdr.ff_tags.dfs_start_21 2))  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_21}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_21}  AuxVars[]  AssignedVars[] 14763#L773_T0_S2 [3693] L773_T0_S2-->L774_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_10}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 14621#L774_T0_S2 [3432] L774_T0_S2-->L775_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_13}  AuxVars[]  AssignedVars[default_route_0.action_run] 14622#L775_T0_S2 [3984] L775_T0_S2-->L776_T0_S2: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_26}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 14847#L776_T0_S2 [3851] L776_T0_S2-->L777_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_12}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 14801#L777_T0_S2 [3740] L777_T0_S2-->L778_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_12}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 13577#L778_T0_S2 [2685] L778_T0_S2-->L779_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_10}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 13578#L779_T0_S2 [2948] L779_T0_S2-->L780_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_12}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 14078#L780_T0_S2 [3173] L780_T0_S2-->L781_T0_S2: Formula: true  InVars {}  OutVars{start_dfs_0.action_run=v_start_dfs_0.action_run_14}  AuxVars[]  AssignedVars[start_dfs_0.action_run] 14055#L781_T0_S2 [2935] L781_T0_S2-->L782_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_10}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 14056#L782_T0_S2 [3772] L782_T0_S2-->L783_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_12}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 14705#L783_T0_S2 [3558] L783_T0_S2-->L784_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_12}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 14548#L784_T0_S2 [3349] L784_T0_S2-->L785_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_14}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 13418#L785_T0_S2 [2626] L785_T0_S2-->L786_T0_S2: Formula: true  InVars {}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_12}  AuxVars[]  AssignedVars[_curr_eq_ingress.action_run] 13420#L786_T0_S2 [3971] L786_T0_S2-->L787_T0_S2: Formula: true  InVars {}  OutVars{_curr_eq_zero.action_run=v__curr_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_curr_eq_zero.action_run] 14861#L787_T0_S2 [3930] L787_T0_S2-->L788_T0_S2: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_14}  AuxVars[]  AssignedVars[_hit_depth.action_run] 14862#L788_T0_S2 [3985] L788_T0_S2-->L789_T0_S2: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_10}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 14823#L789_T0_S2 [3790] L789_T0_S2-->L790_T0_S2: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_13}  AuxVars[]  AssignedVars[_if_status.action_run] 13584#L790_T0_S2 [2686] L790_T0_S2-->L791_T0_S2: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_14}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 13585#L791_T0_S2 [3685] L791_T0_S2-->L792_T0_S2: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_25}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 13678#L792_T0_S2 [2726] L792_T0_S2-->L793_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_state=v__set_egress_port._starting_port_meta_0.port_state_12}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_state] 13445#L793_T0_S2 [2636] L793_T0_S2-->L794_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_24}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 13446#L794_T0_S2 [2644] L794_T0_S2-->L795_T0_S2: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_12}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 13471#L795_T0_S2 [3712] L795_T0_S2-->L796_T0_S2: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_26}  AuxVars[]  AssignedVars[_to_parent.action_run] 14411#L796_T0_S2 [3204] L796_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_13}  AuxVars[]  AssignedVars[_try_next.action_run] 14412#havocProcedureFINAL_T0_S2 [3969] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14796#havocProcedureEXIT_T0_S2 >[4265] havocProcedureEXIT_T0_S2-->L858-D190: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14629#L858-D190 [3442] L858-D190-->L858_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13710#L858_T0_S2 [2744] L858_T0_S2-->L858_T0_S2-D55: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13711#L858_T0_S2-D55 [3875] L858_T0_S2-D55-->_parser_ParserImplENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13604#_parser_ParserImplENTRY_T0_S2 [3074] _parser_ParserImplENTRY_T0_S2-->_parser_ParserImplENTRY_T0_S2-D91: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14248#_parser_ParserImplENTRY_T0_S2-D91 [3072] _parser_ParserImplENTRY_T0_S2-D91-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14249#startENTRY_T0_S2 [3376] startENTRY_T0_S2-->L932_T0_S2: Formula: v_hdr.ff_tags.valid_17  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_17}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 14578#L932_T0_S2 [3895] L932_T0_S2-->L933_T0_S2: Formula: v_hdr.dfsTag.valid_30  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_30}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 14129#L933_T0_S2 [2977] L933_T0_S2-->L934_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_42 v_hdr.dfsTag.pkt_v1_curr_23)  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_23}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_42, hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 14130#L934_T0_S2 [3687] L934_T0_S2-->L935_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_48 v_hdr.dfsTag.pkt_v1_par_25)  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_25}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_48, hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 14747#L935_T0_S2 [3629] L935_T0_S2-->L936_T0_S2: Formula: (= v_hdr.ff_tags.dfs_start_23 v_meta.local_metadata.pkt_start_32)  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_23}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_32, hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 13638#L936_T0_S2 [3913] L936_T0_S2-->L936_T0_S2-D64: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14783#L936_T0_S2-D64 [3698] L936_T0_S2-D64-->acceptFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13984#acceptFINAL_T0_S2 [2891] acceptFINAL_T0_S2-->acceptEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13637#acceptEXIT_T0_S2 >[4234] acceptEXIT_T0_S2-->startFINAL-D322: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13603#startFINAL-D322 [2694] startFINAL-D322-->startFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13605#startFINAL_T0_S2 [3408] startFINAL_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14417#startEXIT_T0_S2 >[4132] startEXIT_T0_S2-->_parser_ParserImplFINAL-D238: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14418#_parser_ParserImplFINAL-D238 [3713] _parser_ParserImplFINAL-D238-->_parser_ParserImplFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14789#_parser_ParserImplFINAL_T0_S2 [3813] _parser_ParserImplFINAL_T0_S2-->_parser_ParserImplEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14815#_parser_ParserImplEXIT_T0_S2 >[4257] _parser_ParserImplEXIT_T0_S2-->L859-D316: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14619#L859-D316 [3429] L859-D316-->L859_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13448#L859_T0_S2 [2835] L859_T0_S2-->L859_T0_S2-D130: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13447#L859_T0_S2-D130 [2637] L859_T0_S2-D130-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13449#verifyChecksumFINAL_T0_S2 [3606] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14730#verifyChecksumEXIT_T0_S2 >[4111] verifyChecksumEXIT_T0_S2-->L860-D313: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14829#L860-D313 [3794] L860-D313-->L860_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13402#L860_T0_S2 [3617] L860_T0_S2-->L860_T0_S2-D169: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14665#L860_T0_S2-D169 [3495] L860_T0_S2-D169-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14033#ingressENTRY_T0_S2 [2918] ingressENTRY_T0_S2-->L804_T0_S2: Formula: v_hdr.dfsTag.valid_19  InVars {hdr.dfsTag.valid=v_hdr.dfsTag.valid_19}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_19}  AuxVars[]  AssignedVars[] 13988#L804_T0_S2 [2892] L804_T0_S2-->L805_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_23 0)  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_23}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_23}  AuxVars[]  AssignedVars[] 13490#L805_T0_S2 [3471] L805_T0_S2-->L805_T0_S2-D46: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13489#L805_T0_S2-D46 [2653] L805_T0_S2-D46-->default_route_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13491#default_route_0.applyENTRY_T0_S2 [3626] default_route_0.applyENTRY_T0_S2-->L672_T0_S2: Formula: (not (= v_default_route_0.action_run_18 default_route_0.action.set_default_route))  InVars {default_route_0.action_run=v_default_route_0.action_run_18}  OutVars{default_route_0.action_run=v_default_route_0.action_run_18}  AuxVars[]  AssignedVars[] 14623#L672_T0_S2 [3435] L672_T0_S2-->L672-1_T0_S2: Formula: (not (= default_route_0.action.NoAction_0 v_default_route_0.action_run_22))  InVars {default_route_0.action_run=v_default_route_0.action_run_22}  OutVars{default_route_0.action_run=v_default_route_0.action_run_22}  AuxVars[]  AssignedVars[] 13808#L672-1_T0_S2 [3387] L672-1_T0_S2-->default_route_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13619#default_route_0.applyEXIT_T0_S2 >[4307] default_route_0.applyEXIT_T0_S2-->L805-1-D256: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13620#L805-1-D256 [3178] L805-1-D256-->L805-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14383#L805-1_T0_S2 [3509] L805-1_T0_S2-->L840_T0_S2: Formula: (not (= v_meta.local_metadata.out_port_130 0))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_130}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_130}  AuxVars[]  AssignedVars[] 13911#L840_T0_S2 [3034] L840_T0_S2-->L850_T0_S2: Formula: (not (= v_meta.local_metadata.is_completed_44 1))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_44}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_44}  AuxVars[]  AssignedVars[] 13759#L850_T0_S2 [3676] L850_T0_S2-->L850_T0_S2-D124: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14771#L850_T0_S2-D124 [3678] L850_T0_S2-D124-->set_out_port_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14772#set_out_port_0.applyENTRY_T0_S2 [3899] set_out_port_0.applyENTRY_T0_S2-->L922_T0_S2: Formula: (not (= set_out_port_0.action.set_out_meta v_set_out_port_0.action_run_24))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_24}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_24}  AuxVars[]  AssignedVars[] 14806#L922_T0_S2 [3758] L922_T0_S2-->L922-1_T0_S2: Formula: (not (= v_set_out_port_0.action_run_18 set_out_port_0.action.NoAction_20))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_18}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_18}  AuxVars[]  AssignedVars[] 13760#L922-1_T0_S2 [2877] L922-1_T0_S2-->set_out_port_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13966#set_out_port_0.applyEXIT_T0_S2 >[4341] set_out_port_0.applyEXIT_T0_S2-->L850-1-D346: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14091#L850-1-D346 [2956] L850-1-D346-->L850-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13478#L850-1_T0_S2 [3174] L850-1_T0_S2-->L850-1_T0_S2-D34: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14376#L850-1_T0_S2-D34 [3523] L850-1_T0_S2-D34-->fwd_pkt_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14664#fwd_pkt_0.applyENTRY_T0_S2 [3491] fwd_pkt_0.applyENTRY_T0_S2-->L712_T0_S2: Formula: (not (= fwd_pkt_0.action.fwd v_fwd_pkt_0.action_run_16))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_16}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_16}  AuxVars[]  AssignedVars[] 13477#L712_T0_S2 [2649] L712_T0_S2-->L712-1_T0_S2: Formula: (not (= v_fwd_pkt_0.action_run_22 fwd_pkt_0.action.NoAction_19))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_22}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_22}  AuxVars[]  AssignedVars[] 13480#L712-1_T0_S2 [3274] L712-1_T0_S2-->fwd_pkt_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14871#fwd_pkt_0.applyEXIT_T0_S2 >[4103] fwd_pkt_0.applyEXIT_T0_S2-->L803-D277: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14748#L803-D277 [3631] L803-D277-->L803_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14653#L803_T0_S2 [3477] L803_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14488#ingressEXIT_T0_S2 >[4513] ingressEXIT_T0_S2-->L861-D289: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14401#L861-D289 [3193] L861-D289-->L861_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14402#L861_T0_S2 [3287] L861_T0_S2-->L861_T0_S2-D22: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14503#L861_T0_S2-D22 [3611] L861_T0_S2-D22-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14732#egressFINAL_T0_S2 [2647] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14737#egressEXIT_T0_S2 >[4162] egressEXIT_T0_S2-->L862-D337: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14738#L862-D337 [3578] L862-D337-->L862_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14460#L862_T0_S2 [3252] L862_T0_S2-->L862_T0_S2-D127: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14461#L862_T0_S2-D127 [3787] L862_T0_S2-D127-->computeChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14822#computeChecksumFINAL_T0_S2 [3273] computeChecksumFINAL_T0_S2-->computeChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14572#computeChecksumEXIT_T0_S2 >[4427] computeChecksumEXIT_T0_S2-->L863-D214: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14573#L863-D214 [3381] L863-D214-->L863_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14631#L863_T0_S2 [3445] L863_T0_S2-->L865_T0_S2: Formula: (not v_forward_32)  InVars {forward=v_forward_32}  OutVars{forward=v_forward_32}  AuxVars[]  AssignedVars[] 14632#L865_T0_S2 [3820] L865_T0_S2-->L864-1_T0_S2: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 13720#L864-1_T0_S2 [2748] L864-1_T0_S2-->L868_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_164 v_meta.local_metadata.pkt_par_40))) (or (and v__p4ltl_0_9 .cse0) (and (not .cse0) (not v__p4ltl_0_9))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_40, meta.local_metadata.out_port=v_meta.local_metadata.out_port_164}  OutVars{_p4ltl_0=v__p4ltl_0_9, meta.local_metadata.out_port=v_meta.local_metadata.out_port_164, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_40}  AuxVars[]  AssignedVars[_p4ltl_0] 13721#L868_T0_S2 [3352] L868_T0_S2-->L869_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_71 0))) (or (and (not .cse0) (not v__p4ltl_1_10)) (and v__p4ltl_1_10 .cse0)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_71}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_71, _p4ltl_1=v__p4ltl_1_10}  AuxVars[]  AssignedVars[_p4ltl_1] 14552#L869_T0_S2 [3547] L869_T0_S2-->L870_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_41 0))) (or (and v__p4ltl_2_11 (not .cse0)) (and (not v__p4ltl_2_11) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_41}  OutVars{_p4ltl_2=v__p4ltl_2_11, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_41}  AuxVars[]  AssignedVars[_p4ltl_2] 14700#L870_T0_S2 [3943] L870_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_167 0))) (or (and v__p4ltl_3_12 (not .cse0)) (and (not v__p4ltl_3_12) .cse0)))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_167}  OutVars{_p4ltl_3=v__p4ltl_3_12, meta.local_metadata.out_port=v_meta.local_metadata.out_port_167}  AuxVars[]  AssignedVars[_p4ltl_3] 13991#mainFINAL_T0_S2 [2895] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13992#mainEXIT_T0_S2 >[4491] mainEXIT_T0_S2-->L876-1-D271: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14278#L876-1-D271 [3090] L876-1-D271-->L876-1_accept_S5: Formula: (and (not v__p4ltl_1_7) v_hdr.dfsTag.valid_28 (not v__p4ltl_0_8) (or v__p4ltl_3_10 v__p4ltl_2_10))  InVars {_p4ltl_2=v__p4ltl_2_10, hdr.dfsTag.valid=v_hdr.dfsTag.valid_28, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_7}  OutVars{_p4ltl_2=v__p4ltl_2_10, hdr.dfsTag.valid=v_hdr.dfsTag.valid_28, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_7}  AuxVars[]  AssignedVars[] 14221#L876-1_accept_S5 
[2023-01-16 02:43:16,825 INFO  L754   eck$LassoCheckResult]: Loop: 14221#L876-1_accept_S5 [3048] L876-1_accept_S5-->L876_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13482#L876_accept_S5 [2711] L876_accept_S5-->L876_accept_S5-D117: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13649#L876_accept_S5-D117 [3375] L876_accept_S5-D117-->mainENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13413#mainENTRY_accept_S5 [3605] mainENTRY_accept_S5-->mainENTRY_accept_S5-D102: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14729#mainENTRY_accept_S5-D102 [3881] mainENTRY_accept_S5-D102-->havocProcedureENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14133#havocProcedureENTRY_accept_S5 [2980] havocProcedureENTRY_accept_S5-->L720_accept_S5: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 14134#L720_accept_S5 [3215] L720_accept_S5-->L721_accept_S5: Formula: (not v_forward_25)  InVars {}  OutVars{forward=v_forward_25}  AuxVars[]  AssignedVars[forward] 14423#L721_accept_S5 [3788] L721_accept_S5-->L722_accept_S5: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 14242#L722_accept_S5 [3068] L722_accept_S5-->L723_accept_S5: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 14243#L723_accept_S5 [3128] L723_accept_S5-->L724_accept_S5: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 14323#L724_accept_S5 [3716] L724_accept_S5-->L725_accept_S5: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 13786#L725_accept_S5 [2777] L725_accept_S5-->L726_accept_S5: Formula: (= v_standard_metadata.deq_timedelta_10 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 13787#L726_accept_S5 [2784] L726_accept_S5-->L727_accept_S5: Formula: (= v_standard_metadata.deq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 13794#L727_accept_S5 [3198] L727_accept_S5-->L728_accept_S5: Formula: (= v_standard_metadata.ingress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 14406#L728_accept_S5 [3849] L728_accept_S5-->L729_accept_S5: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 14601#L729_accept_S5 [3407] L729_accept_S5-->L730_accept_S5: Formula: (= v_standard_metadata.mcast_grp_10 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 14080#L730_accept_S5 [2949] L730_accept_S5-->L731_accept_S5: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 13912#L731_accept_S5 [2841] L731_accept_S5-->L732_accept_S5: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 13913#L732_accept_S5 [3795] L732_accept_S5-->L733_accept_S5: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 13900#L733_accept_S5 [2833] L733_accept_S5-->L734_accept_S5: Formula: (= v_meta.local_metadata.starting_port_21 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_21}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 13774#L734_accept_S5 [2771] L734_accept_S5-->L735_accept_S5: Formula: (= v_meta.local_metadata.all_ports_28 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_28}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 13775#L735_accept_S5 [2917] L735_accept_S5-->L736_accept_S5: Formula: (= v_meta.local_metadata.out_port_xor_15 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_15}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 14029#L736_accept_S5 [3026] L736_accept_S5-->L737_accept_S5: Formula: (= v_meta.local_metadata.pkt_curr_39 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_39}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 14196#L737_accept_S5 [3058] L737_accept_S5-->L738_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_34 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_34}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 13412#L738_accept_S5 [2625] L738_accept_S5-->L739_accept_S5: Formula: (= v_meta.local_metadata.out_port_139 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_139}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 13414#L739_accept_S5 [3436] L739_accept_S5-->L740_accept_S5: Formula: (= v_meta.local_metadata.if_out_failed_24 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_24}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 14157#L740_accept_S5 [2996] L740_accept_S5-->L741_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_29 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_29}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 14158#L741_accept_S5 [3085] L741_accept_S5-->L742_accept_S5: Formula: (= v_meta.local_metadata.is_dest_9 0)  InVars {}  OutVars{meta.local_metadata.is_dest=v_meta.local_metadata.is_dest_9}  AuxVars[]  AssignedVars[meta.local_metadata.is_dest] 14265#L742_accept_S5 [3380] L742_accept_S5-->L743_accept_S5: Formula: (= v_meta.local_metadata.is_completed_63 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_63}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 13898#L743_accept_S5 [2831] L743_accept_S5-->L744_accept_S5: Formula: (not v_hdr.dfsTag.valid_22)  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_22}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 13899#L744_accept_S5 [3579] L744_accept_S5-->L745_accept_S5: Formula: (= (store v_emit_12 v_hdr.dfsTag_2 false) v_emit_11)  InVars {emit=v_emit_12, hdr.dfsTag=v_hdr.dfsTag_2}  OutVars{emit=v_emit_11, hdr.dfsTag=v_hdr.dfsTag_2}  AuxVars[]  AssignedVars[emit] 14256#L745_accept_S5 [3079] L745_accept_S5-->L746_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_22}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_curr] 14257#L746_accept_S5 [3574] L746_accept_S5-->L747_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_curr_18) (<= v_hdr.dfsTag.pkt_v1_curr_18 256))  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_18}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_18}  AuxVars[]  AssignedVars[] 14584#L747_accept_S5 [3384] L747_accept_S5-->L748_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_21}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_par] 14585#L748_accept_S5 [3890] L748_accept_S5-->L749_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_par_20) (<= v_hdr.dfsTag.pkt_v1_par_20 256))  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_20}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_20}  AuxVars[]  AssignedVars[] 14854#L749_accept_S5 [3977] L749_accept_S5-->L750_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_curr] 14844#L750_accept_S5 [3844] L750_accept_S5-->L751_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_curr_11) (<= v_hdr.dfsTag.pkt_v2_curr_11 256))  InVars {hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_11}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_11}  AuxVars[]  AssignedVars[] 13878#L751_accept_S5 [2824] L751_accept_S5-->L752_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_13}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_par] 13879#L752_accept_S5 [3465] L752_accept_S5-->L753_accept_S5: Formula: (and (<= v_hdr.dfsTag.pkt_v2_par_10 256) (<= 0 v_hdr.dfsTag.pkt_v2_par_10))  InVars {hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_10}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_10}  AuxVars[]  AssignedVars[] 14645#L753_accept_S5 [3734] L753_accept_S5-->L754_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_curr] 14658#L754_accept_S5 [3482] L754_accept_S5-->L755_accept_S5: Formula: (and (<= v_hdr.dfsTag.pkt_v3_curr_10 256) (<= 0 v_hdr.dfsTag.pkt_v3_curr_10))  InVars {hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_10}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_10}  AuxVars[]  AssignedVars[] 14537#L755_accept_S5 [3334] L755_accept_S5-->L756_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_14}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_par] 13999#L756_accept_S5 [2900] L756_accept_S5-->L757_accept_S5: Formula: (and (<= v_hdr.dfsTag.pkt_v3_par_13 256) (<= 0 v_hdr.dfsTag.pkt_v3_par_13))  InVars {hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_13}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_13}  AuxVars[]  AssignedVars[] 13689#L757_accept_S5 [2733] L757_accept_S5-->L758_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_curr] 13690#L758_accept_S5 [3782] L758_accept_S5-->L759_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v4_curr_13) (<= v_hdr.dfsTag.pkt_v4_curr_13 256))  InVars {hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_13}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_13}  AuxVars[]  AssignedVars[] 14086#L759_accept_S5 [2953] L759_accept_S5-->L760_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_par] 13537#L760_accept_S5 [2672] L760_accept_S5-->L761_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v4_par_13) (<= v_hdr.dfsTag.pkt_v4_par_13 256))  InVars {hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_13}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_13}  AuxVars[]  AssignedVars[] 13538#L761_accept_S5 [3862] L761_accept_S5-->L762_accept_S5: Formula: (not v_hdr.ff_tags.valid_15)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_15}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 13484#L762_accept_S5 [2650] L762_accept_S5-->L763_accept_S5: Formula: (= v_emit_21 (store v_emit_22 v_hdr.ff_tags_4 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_22}  OutVars{hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_21}  AuxVars[]  AssignedVars[emit] 13485#L763_accept_S5 [2799] L763_accept_S5-->L764_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_11}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 13824#L764_accept_S5 [3052] L764_accept_S5-->L765_accept_S5: Formula: (and (<= v_hdr.ff_tags.preamble_9 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_9))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  AuxVars[]  AssignedVars[] 14223#L765_accept_S5 [3720] L765_accept_S5-->L766_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 14360#L766_accept_S5 [3158] L766_accept_S5-->L767_accept_S5: Formula: (and (<= v_hdr.ff_tags.shortest_path_13 256) (<= 0 v_hdr.ff_tags.shortest_path_13))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_13}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_13}  AuxVars[]  AssignedVars[] 14361#L767_accept_S5 [3288] L767_accept_S5-->L768_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_34}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 14105#L768_accept_S5 [2968] L768_accept_S5-->L769_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.path_length_31) (<= v_hdr.ff_tags.path_length_31 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_31}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_31}  AuxVars[]  AssignedVars[] 14106#L769_accept_S5 [3923] L769_accept_S5-->L770_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 14701#L770_accept_S5 [3552] L770_accept_S5-->L771_accept_S5: Formula: (and (<= v_hdr.ff_tags.is_edge_13 2) (<= 0 v_hdr.ff_tags.is_edge_13))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_13}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_13}  AuxVars[]  AssignedVars[] 14702#L771_accept_S5 [3947] L771_accept_S5-->L772_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_22}  AuxVars[]  AssignedVars[hdr.ff_tags.dfs_start] 13841#L772_accept_S5 [2808] L772_accept_S5-->L773_accept_S5: Formula: (and (<= v_hdr.ff_tags.dfs_start_17 2) (<= 0 v_hdr.ff_tags.dfs_start_17))  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_17}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_17}  AuxVars[]  AssignedVars[] 13842#L773_accept_S5 [3289] L773_accept_S5-->L774_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_12}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 14468#L774_accept_S5 [3258] L774_accept_S5-->L775_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_12}  AuxVars[]  AssignedVars[default_route_0.action_run] 14462#L775_accept_S5 [3254] L775_accept_S5-->L776_accept_S5: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_25}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 14463#L776_accept_S5 [3682] L776_accept_S5-->L777_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_11}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 14666#L777_accept_S5 [3496] L777_accept_S5-->L778_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_13}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 14667#L778_accept_S5 [3886] L778_accept_S5-->L779_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_11}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 14805#L779_accept_S5 [3753] L779_accept_S5-->L780_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_14}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 13530#L780_accept_S5 [2670] L780_accept_S5-->L781_accept_S5: Formula: true  InVars {}  OutVars{start_dfs_0.action_run=v_start_dfs_0.action_run_13}  AuxVars[]  AssignedVars[start_dfs_0.action_run] 13531#L781_accept_S5 [3411] L781_accept_S5-->L782_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_11}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 14606#L782_accept_S5 [3426] L782_accept_S5-->L783_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_13}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 14617#L783_accept_S5 [3454] L783_accept_S5-->L784_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_10}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 14013#L784_accept_S5 [2908] L784_accept_S5-->L785_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_13}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 14014#L785_accept_S5 [3006] L785_accept_S5-->L786_accept_S5: Formula: true  InVars {}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_14}  AuxVars[]  AssignedVars[_curr_eq_ingress.action_run] 13516#L786_accept_S5 [2666] L786_accept_S5-->L787_accept_S5: Formula: true  InVars {}  OutVars{_curr_eq_zero.action_run=v__curr_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_curr_eq_zero.action_run] 13517#L787_accept_S5 [3137] L787_accept_S5-->L788_accept_S5: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_12}  AuxVars[]  AssignedVars[_hit_depth.action_run] 14336#L788_accept_S5 [3195] L788_accept_S5-->L789_accept_S5: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_12}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 14387#L789_accept_S5 [3184] L789_accept_S5-->L790_accept_S5: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_14}  AuxVars[]  AssignedVars[_if_status.action_run] 14332#L790_accept_S5 [3134] L790_accept_S5-->L791_accept_S5: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_13}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 14333#L791_accept_S5 [3804] L791_accept_S5-->L792_accept_S5: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_26}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 14834#L792_accept_S5 [3858] L792_accept_S5-->L793_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_state=v__set_egress_port._starting_port_meta_0.port_state_10}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_state] 14851#L793_accept_S5 [3892] L793_accept_S5-->L794_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_25}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 13852#L794_accept_S5 [2814] L794_accept_S5-->L795_accept_S5: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_14}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 13853#L795_accept_S5 [3377] L795_accept_S5-->L796_accept_S5: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_24}  AuxVars[]  AssignedVars[_to_parent.action_run] 13864#L796_accept_S5 [2818] L796_accept_S5-->havocProcedureFINAL_accept_S5: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_12}  AuxVars[]  AssignedVars[_try_next.action_run] 13865#havocProcedureFINAL_accept_S5 [3374] havocProcedureFINAL_accept_S5-->havocProcedureEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14577#havocProcedureEXIT_accept_S5 >[4316] havocProcedureEXIT_accept_S5-->L858-D192: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14586#L858-D192 [3386] L858-D192-->L858_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14367#L858_accept_S5 [3887] L858_accept_S5-->L858_accept_S5-D57: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14853#L858_accept_S5-D57 [4020] L858_accept_S5-D57-->_parser_ParserImplENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13986#_parser_ParserImplENTRY_accept_S5 [4007] _parser_ParserImplENTRY_accept_S5-->_parser_ParserImplENTRY_accept_S5-D93: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14268#_parser_ParserImplENTRY_accept_S5-D93 [3086] _parser_ParserImplENTRY_accept_S5-D93-->startENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14269#startENTRY_accept_S5 [3648] startENTRY_accept_S5-->L932_accept_S5: Formula: v_hdr.ff_tags.valid_18  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_18}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 14630#L932_accept_S5 [3444] L932_accept_S5-->L933_accept_S5: Formula: v_hdr.dfsTag.valid_31  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_31}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 14512#L933_accept_S5 [3298] L933_accept_S5-->L934_accept_S5: Formula: (= v_meta.local_metadata.pkt_curr_44 v_hdr.dfsTag.pkt_v1_curr_25)  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_25}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_44, hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 14513#L934_accept_S5 [3937] L934_accept_S5-->L935_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_47 v_hdr.dfsTag.pkt_v1_par_24)  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_24}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_47, hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 14733#L935_accept_S5 [3612] L935_accept_S5-->L936_accept_S5: Formula: (= v_hdr.ff_tags.dfs_start_24 v_meta.local_metadata.pkt_start_33)  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_24}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_33, hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 13803#L936_accept_S5 [3793] L936_accept_S5-->L936_accept_S5-D66: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14828#L936_accept_S5-D66 [3959] L936_accept_S5-D66-->acceptFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14821#acceptFINAL_accept_S5 [3786] acceptFINAL_accept_S5-->acceptEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13802#acceptEXIT_accept_S5 >[4119] acceptEXIT_accept_S5-->startFINAL-D324: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13804#startFINAL-D324 [3658] startFINAL-D324-->startFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14681#startFINAL_accept_S5 [3525] startFINAL_accept_S5-->startEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13985#startEXIT_accept_S5 >[4467] startEXIT_accept_S5-->_parser_ParserImplFINAL-D240: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13987#_parser_ParserImplFINAL-D240 [4001] _parser_ParserImplFINAL-D240-->_parser_ParserImplFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14366#_parser_ParserImplFINAL_accept_S5 [3164] _parser_ParserImplFINAL_accept_S5-->_parser_ParserImplEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14368#_parser_ParserImplEXIT_accept_S5 >[4561] _parser_ParserImplEXIT_accept_S5-->L859-D318: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14599#L859-D318 [3401] L859-D318-->L859_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14329#L859_accept_S5 [3132] L859_accept_S5-->L859_accept_S5-D132: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14330#L859_accept_S5-D132 [3805] L859_accept_S5-D132-->verifyChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14835#verifyChecksumFINAL_accept_S5 [3850] verifyChecksumFINAL_accept_S5-->verifyChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14846#verifyChecksumEXIT_accept_S5 >[4385] verifyChecksumEXIT_accept_S5-->L860-D315: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14655#L860-D315 [3479] L860-D315-->L860_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13394#L860_accept_S5 [3208] L860_accept_S5-->L860_accept_S5-D171: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14415#L860_accept_S5-D171 [3729] L860_accept_S5-D171-->ingressENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14798#ingressENTRY_accept_S5 [3953] ingressENTRY_accept_S5-->L804_accept_S5: Formula: v_hdr.dfsTag.valid_17  InVars {hdr.dfsTag.valid=v_hdr.dfsTag.valid_17}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_17}  AuxVars[]  AssignedVars[] 13790#L804_accept_S5 [2781] L804_accept_S5-->L805_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_25 0)  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_25}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_25}  AuxVars[]  AssignedVars[] 13505#L805_accept_S5 [3122] L805_accept_S5-->L805_accept_S5-D48: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14315#L805_accept_S5-D48 [3342] L805_accept_S5-D48-->default_route_0.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14540#default_route_0.applyENTRY_accept_S5 [3819] default_route_0.applyENTRY_accept_S5-->L672_accept_S5: Formula: (not (= v_default_route_0.action_run_16 default_route_0.action.set_default_route))  InVars {default_route_0.action_run=v_default_route_0.action_run_16}  OutVars{default_route_0.action_run=v_default_route_0.action_run_16}  AuxVars[]  AssignedVars[] 13504#L672_accept_S5 [2660] L672_accept_S5-->L672-1_accept_S5: Formula: (not (= default_route_0.action.NoAction_0 v_default_route_0.action_run_24))  InVars {default_route_0.action_run=v_default_route_0.action_run_24}  OutVars{default_route_0.action_run=v_default_route_0.action_run_24}  AuxVars[]  AssignedVars[] 13506#L672-1_accept_S5 [3555] L672-1_accept_S5-->default_route_0.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14703#default_route_0.applyEXIT_accept_S5 >[4212] default_route_0.applyEXIT_accept_S5-->L805-1-D258: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14759#L805-1-D258 [3891] L805-1-D258-->L805-1_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14420#L805-1_accept_S5 [3212] L805-1_accept_S5-->L840_accept_S5: Formula: (not (= v_meta.local_metadata.out_port_124 0))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_124}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_124}  AuxVars[]  AssignedVars[] 13952#L840_accept_S5 [2873] L840_accept_S5-->L850_accept_S5: Formula: (not (= v_meta.local_metadata.is_completed_40 1))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_40}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_40}  AuxVars[]  AssignedVars[] 13399#L850_accept_S5 [3323] L850_accept_S5-->L850_accept_S5-D126: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13398#L850_accept_S5-D126 [2619] L850_accept_S5-D126-->set_out_port_0.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13400#set_out_port_0.applyENTRY_accept_S5 [2635] set_out_port_0.applyENTRY_accept_S5-->L922_accept_S5: Formula: (not (= set_out_port_0.action.set_out_meta v_set_out_port_0.action_run_20))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_20}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_20}  AuxVars[]  AssignedVars[] 13441#L922_accept_S5 [3154] L922_accept_S5-->L922-1_accept_S5: Formula: (not (= v_set_out_port_0.action_run_26 set_out_port_0.action.NoAction_20))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_26}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_26}  AuxVars[]  AssignedVars[] 14284#L922-1_accept_S5 [3243] L922-1_accept_S5-->set_out_port_0.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14174#set_out_port_0.applyEXIT_accept_S5 >[4547] set_out_port_0.applyEXIT_accept_S5-->L850-1-D348: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14175#L850-1-D348 [3743] L850-1-D348-->L850-1_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13514#L850-1_accept_S5 [2795] L850-1_accept_S5-->L850-1_accept_S5-D36: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 13513#L850-1_accept_S5-D36 [2667] L850-1_accept_S5-D36-->fwd_pkt_0.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13515#fwd_pkt_0.applyENTRY_accept_S5 [3911] fwd_pkt_0.applyENTRY_accept_S5-->L712_accept_S5: Formula: (not (= fwd_pkt_0.action.fwd v_fwd_pkt_0.action_run_18))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_18}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_18}  AuxVars[]  AssignedVars[] 14787#L712_accept_S5 [3710] L712_accept_S5-->L712-1_accept_S5: Formula: (not (= v_fwd_pkt_0.action_run_24 fwd_pkt_0.action.NoAction_19))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_24}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_24}  AuxVars[]  AssignedVars[] 14061#L712-1_accept_S5 [2876] L712-1_accept_S5-->fwd_pkt_0.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14189#fwd_pkt_0.applyEXIT_accept_S5 >[4407] fwd_pkt_0.applyEXIT_accept_S5-->L803-D279: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14050#L803-D279 [2933] L803-D279-->L803_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13660#L803_accept_S5 [2718] L803_accept_S5-->ingressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13661#ingressEXIT_accept_S5 >[4181] ingressEXIT_accept_S5-->L861-D291: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14837#L861-D291 [3663] L861-D291-->L861_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14319#L861_accept_S5 [4003] L861_accept_S5-->L861_accept_S5-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14318#L861_accept_S5-D24 [3125] L861_accept_S5-D24-->egressFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14320#egressFINAL_accept_S5 [3853] egressFINAL_accept_S5-->egressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14675#egressEXIT_accept_S5 >[4429] egressEXIT_accept_S5-->L862-D339: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14676#L862-D339 [3247] L862-D339-->L862_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14698#L862_accept_S5 [3589] L862_accept_S5-->L862_accept_S5-D129: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 14721#L862_accept_S5-D129 [3628] L862_accept_S5-D129-->computeChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14746#computeChecksumFINAL_accept_S5 [2916] computeChecksumFINAL_accept_S5-->computeChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14697#computeChecksumEXIT_accept_S5 >[4061] computeChecksumEXIT_accept_S5-->L863-D216: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14699#L863-D216 [3796] L863-D216-->L863_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14562#L863_accept_S5 [3361] L863_accept_S5-->L865_accept_S5: Formula: (not v_forward_28)  InVars {forward=v_forward_28}  OutVars{forward=v_forward_28}  AuxVars[]  AssignedVars[] 14563#L865_accept_S5 [3878] L865_accept_S5-->L864-1_accept_S5: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 14852#L864-1_accept_S5 [3961] L864-1_accept_S5-->L868_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_166 v_meta.local_metadata.pkt_par_45))) (or (and v__p4ltl_0_11 .cse0) (and (not v__p4ltl_0_11) (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45, meta.local_metadata.out_port=v_meta.local_metadata.out_port_166}  OutVars{_p4ltl_0=v__p4ltl_0_11, meta.local_metadata.out_port=v_meta.local_metadata.out_port_166, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45}  AuxVars[]  AssignedVars[_p4ltl_0] 13801#L868_accept_S5 [2786] L868_accept_S5-->L869_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_70 0))) (or (and (not v__p4ltl_1_9) (not .cse0)) (and .cse0 v__p4ltl_1_9)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_70}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_70, _p4ltl_1=v__p4ltl_1_9}  AuxVars[]  AssignedVars[_p4ltl_1] 13481#L869_accept_S5 [2651] L869_accept_S5-->L870_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_42 0))) (or (and v__p4ltl_2_12 (not .cse0)) (and (not v__p4ltl_2_12) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_42}  OutVars{_p4ltl_2=v__p4ltl_2_12, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_42}  AuxVars[]  AssignedVars[_p4ltl_2] 13483#L870_accept_S5 [3739] L870_accept_S5-->mainFINAL_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_168 0))) (or (and .cse0 (not v__p4ltl_3_13)) (and v__p4ltl_3_13 (not .cse0))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_168}  OutVars{_p4ltl_3=v__p4ltl_3_13, meta.local_metadata.out_port=v_meta.local_metadata.out_port_168}  AuxVars[]  AssignedVars[_p4ltl_3] 13752#mainFINAL_accept_S5 [2764] mainFINAL_accept_S5-->mainEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13753#mainEXIT_accept_S5 >[4374] mainEXIT_accept_S5-->L876-1-D273: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14777#L876-1-D273 [3870] L876-1-D273-->L876-1_accept_S5: Formula: (and (or v__p4ltl_3_6 v__p4ltl_2_6) v_hdr.dfsTag.valid_24)  InVars {_p4ltl_2=v__p4ltl_2_6, hdr.dfsTag.valid=v_hdr.dfsTag.valid_24, _p4ltl_3=v__p4ltl_3_6}  OutVars{_p4ltl_2=v__p4ltl_2_6, hdr.dfsTag.valid=v_hdr.dfsTag.valid_24, _p4ltl_3=v__p4ltl_3_6}  AuxVars[]  AssignedVars[] 14221#L876-1_accept_S5 
[2023-01-16 02:43:16,825 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 02:43:16,826 INFO  L85        PathProgramCache]: Analyzing trace with hash -804346371, now seen corresponding path program 1 times
[2023-01-16 02:43:16,826 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 02:43:16,826 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [874806820]
[2023-01-16 02:43:16,826 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 02:43:16,826 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 02:43:16,840 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:16,889 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 02:43:16,893 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:16,927 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 02:43:16,930 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:16,939 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 84
[2023-01-16 02:43:16,940 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:16,945 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 02:43:16,946 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:16,947 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-01-16 02:43:16,947 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:16,948 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 104
[2023-01-16 02:43:16,948 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:16,956 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 109
[2023-01-16 02:43:16,957 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:16,962 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-01-16 02:43:16,963 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:16,967 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 12
[2023-01-16 02:43:16,968 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:16,975 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 19
[2023-01-16 02:43:16,976 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:16,977 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 139
[2023-01-16 02:43:16,977 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:16,978 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 144
[2023-01-16 02:43:16,979 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:16,980 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 162
[2023-01-16 02:43:16,989 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:17,012 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 02:43:17,019 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:17,037 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 84
[2023-01-16 02:43:17,038 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:17,040 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 02:43:17,041 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:17,042 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-01-16 02:43:17,042 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:17,043 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 104
[2023-01-16 02:43:17,044 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:17,044 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 109
[2023-01-16 02:43:17,046 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:17,053 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-01-16 02:43:17,053 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:17,055 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 12
[2023-01-16 02:43:17,055 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:17,056 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 19
[2023-01-16 02:43:17,057 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:17,058 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 139
[2023-01-16 02:43:17,059 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:17,060 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 144
[2023-01-16 02:43:17,060 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:17,062 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 02:43:17,062 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 02:43:17,062 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [874806820]
[2023-01-16 02:43:17,062 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [874806820] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 02:43:17,062 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 02:43:17,062 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [14] imperfect sequences [] total 14
[2023-01-16 02:43:17,063 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1888992392]
[2023-01-16 02:43:17,063 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 02:43:17,063 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 02:43:17,063 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 02:43:17,063 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 14 interpolants.
[2023-01-16 02:43:17,064 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=42, Invalid=140, Unknown=0, NotChecked=0, Total=182
[2023-01-16 02:43:17,064 INFO  L87              Difference]: Start difference. First operand 1528 states and 1680 transitions. cyclomatic complexity: 155 Second operand  has 14 states, 14 states have (on average 19.428571428571427) internal successors, (272), 7 states have internal predecessors, (272), 6 states have call successors, (25), 9 states have call predecessors, (25), 5 states have return successors, (24), 6 states have call predecessors, (24), 6 states have call successors, (24)
[2023-01-16 02:43:25,509 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 02:43:25,509 INFO  L93              Difference]: Finished difference Result 4455 states and 5517 transitions.
[2023-01-16 02:43:25,509 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 75 states. 
[2023-01-16 02:43:25,509 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 4455 states and 5517 transitions.
[2023-01-16 02:43:25,520 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 12
[2023-01-16 02:43:25,536 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 4455 states to 4455 states and 5517 transitions.
[2023-01-16 02:43:25,537 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 1484
[2023-01-16 02:43:25,537 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 1484
[2023-01-16 02:43:25,538 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 4455 states and 5517 transitions.
[2023-01-16 02:43:25,544 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 02:43:25,544 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 4455 states and 5517 transitions.
[2023-01-16 02:43:25,546 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 4455 states and 5517 transitions.
[2023-01-16 02:43:25,581 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 4455 to 1798.
[2023-01-16 02:43:25,583 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 1798 states, 1323 states have (on average 1.1421012849584278) internal successors, (1511), 1329 states have internal predecessors, (1511), 220 states have call successors, (220), 220 states have call predecessors, (220), 255 states have return successors, (258), 249 states have call predecessors, (258), 219 states have call successors, (258)
[2023-01-16 02:43:25,585 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 1798 states to 1798 states and 1989 transitions.
[2023-01-16 02:43:25,586 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 1798 states and 1989 transitions.
[2023-01-16 02:43:25,586 INFO  L399   stractBuchiCegarLoop]: Abstraction has 1798 states and 1989 transitions.
[2023-01-16 02:43:25,586 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 5 ============
[2023-01-16 02:43:25,586 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 1798 states and 1989 transitions.
[2023-01-16 02:43:25,589 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 02:43:25,590 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 02:43:25,590 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 02:43:25,591 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 02:43:25,591 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 02:43:25,593 INFO  L752   eck$LassoCheckResult]: Stem: 20483#ULTIMATE.startENTRY_NONWA [2739] ULTIMATE.startENTRY_NONWA-->L876-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 20540#L876-1_T1_init [3045] L876-1_T1_init-->L876_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20534#L876_T1_init [3424] L876_T1_init-->L876_T1_init-D116: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 20825#L876_T1_init-D116 [2882] L876_T1_init-D116-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20390#mainENTRY_T1_init [3857] mainENTRY_T1_init-->mainENTRY_T1_init-D101: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 20666#mainENTRY_T1_init-D101 [2798] mainENTRY_T1_init-D101-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20667#havocProcedureENTRY_T1_init [2997] havocProcedureENTRY_T1_init-->L720_T1_init: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 21022#L720_T1_init [3210] L720_T1_init-->L721_T1_init: Formula: (not v_forward_26)  InVars {}  OutVars{forward=v_forward_26}  AuxVars[]  AssignedVars[forward] 21302#L721_T1_init [3422] L721_T1_init-->L722_T1_init: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 21515#L722_T1_init [3457] L722_T1_init-->L723_T1_init: Formula: (= v_standard_metadata.packet_length_10 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 21548#L723_T1_init [3632] L723_T1_init-->L724_T1_init: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 21095#L724_T1_init [3053] L724_T1_init-->L725_T1_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 20946#L725_T1_init [2954] L725_T1_init-->L726_T1_init: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 20947#L726_T1_init [3472] L726_T1_init-->L727_T1_init: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 21556#L727_T1_init [3874] L727_T1_init-->L728_T1_init: Formula: (= v_standard_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 20653#L728_T1_init [2790] L728_T1_init-->L729_T1_init: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 20654#L729_T1_init [3201] L729_T1_init-->L730_T1_init: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 21262#L730_T1_init [3179] L730_T1_init-->L731_T1_init: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 20503#L731_T1_init [2720] L731_T1_init-->L732_T1_init: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 20504#L732_T1_init [2944] L732_T1_init-->L733_T1_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 20931#L733_T1_init [3522] L733_T1_init-->L734_T1_init: Formula: (= v_meta.local_metadata.starting_port_22 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_22}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 21153#L734_T1_init [3091] L734_T1_init-->L735_T1_init: Formula: (= v_meta.local_metadata.all_ports_27 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_27}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 21154#L735_T1_init [3488] L735_T1_init-->L736_T1_init: Formula: (= v_meta.local_metadata.out_port_xor_16 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_16}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 20819#L736_T1_init [2878] L736_T1_init-->L737_T1_init: Formula: (= v_meta.local_metadata.pkt_curr_41 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_41}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 20820#L737_T1_init [3927] L737_T1_init-->L738_T1_init: Formula: (= v_meta.local_metadata.pkt_par_35 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_35}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 21485#L738_T1_init [3393] L738_T1_init-->L739_T1_init: Formula: (= v_meta.local_metadata.out_port_140 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_140}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 21486#L739_T1_init [3594] L739_T1_init-->L740_T1_init: Formula: (= v_meta.local_metadata.if_out_failed_23 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_23}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 21004#L740_T1_init [2985] L740_T1_init-->L741_T1_init: Formula: (= v_meta.local_metadata.pkt_start_31 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_31}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 21005#L741_T1_init [3366] L741_T1_init-->L742_T1_init: Formula: (= v_meta.local_metadata.is_dest_8 0)  InVars {}  OutVars{meta.local_metadata.is_dest=v_meta.local_metadata.is_dest_8}  AuxVars[]  AssignedVars[meta.local_metadata.is_dest] 21363#L742_T1_init [3264] L742_T1_init-->L743_T1_init: Formula: (= v_meta.local_metadata.is_completed_64 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_64}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 21090#L743_T1_init [3050] L743_T1_init-->L744_T1_init: Formula: (not v_hdr.dfsTag.valid_23)  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_23}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 21091#L744_T1_init [3723] L744_T1_init-->L745_T1_init: Formula: (= (store v_emit_14 v_hdr.dfsTag_3 false) v_emit_13)  InVars {emit=v_emit_14, hdr.dfsTag=v_hdr.dfsTag_3}  OutVars{emit=v_emit_13, hdr.dfsTag=v_hdr.dfsTag_3}  AuxVars[]  AssignedVars[emit] 21314#L745_T1_init [3221] L745_T1_init-->L746_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_20}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_curr] 21183#L746_T1_init [3109] L746_T1_init-->L747_T1_init: Formula: (and (<= v_hdr.dfsTag.pkt_v1_curr_19 256) (<= 0 v_hdr.dfsTag.pkt_v1_curr_19))  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_19}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_19}  AuxVars[]  AssignedVars[] 20807#L747_T1_init [2874] L747_T1_init-->L748_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_18}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_par] 20808#L748_T1_init [3702] L748_T1_init-->L749_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_par_22) (<= v_hdr.dfsTag.pkt_v1_par_22 256))  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_22}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_22}  AuxVars[]  AssignedVars[] 21716#L749_T1_init [3681] L749_T1_init-->L750_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_10}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_curr] 20875#L750_T1_init [2912] L750_T1_init-->L751_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_curr_12) (<= v_hdr.dfsTag.pkt_v2_curr_12 256))  InVars {hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_12}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_12}  AuxVars[]  AssignedVars[] 20876#L751_T1_init [3055] L751_T1_init-->L752_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_14}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_par] 21097#L752_T1_init [3563] L752_T1_init-->L753_T1_init: Formula: (and (<= v_hdr.dfsTag.pkt_v2_par_9 256) (<= 0 v_hdr.dfsTag.pkt_v2_par_9))  InVars {hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_9}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_9}  AuxVars[]  AssignedVars[] 21631#L753_T1_init [3807] L753_T1_init-->L754_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_14}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_curr] 21659#L754_T1_init [3603] L754_T1_init-->L755_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v3_curr_13) (<= v_hdr.dfsTag.pkt_v3_curr_13 256))  InVars {hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_13}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_13}  AuxVars[]  AssignedVars[] 20434#L755_T1_init [2693] L755_T1_init-->L756_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_par] 20435#L756_T1_init [3367] L756_T1_init-->L757_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v3_par_11) (<= v_hdr.dfsTag.pkt_v3_par_11 256))  InVars {hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_11}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_11}  AuxVars[]  AssignedVars[] 21462#L757_T1_init [3497] L757_T1_init-->L758_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_curr] 21580#L758_T1_init [3560] L758_T1_init-->L759_T1_init: Formula: (and (<= v_hdr.dfsTag.pkt_v4_curr_11 256) (<= 0 v_hdr.dfsTag.pkt_v4_curr_11))  InVars {hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_11}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_11}  AuxVars[]  AssignedVars[] 20389#L759_T1_init [2679] L759_T1_init-->L760_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_par] 20391#L760_T1_init [3745] L760_T1_init-->L761_T1_init: Formula: (and (<= v_hdr.dfsTag.pkt_v4_par_10 256) (<= 0 v_hdr.dfsTag.pkt_v4_par_10))  InVars {hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_10}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_10}  AuxVars[]  AssignedVars[] 21276#L761_T1_init [3189] L761_T1_init-->L762_T1_init: Formula: (not v_hdr.ff_tags.valid_14)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_14}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 21277#L762_T1_init [3345] L762_T1_init-->L763_T1_init: Formula: (= (store v_emit_18 v_hdr.ff_tags_3 false) v_emit_17)  InVars {hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_18}  OutVars{hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_17}  AuxVars[]  AssignedVars[emit] 21436#L763_T1_init [3420] L763_T1_init-->L764_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_12}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 21270#L764_T1_init [3185] L764_T1_init-->L765_T1_init: Formula: (and (<= v_hdr.ff_tags.preamble_14 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_14))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  AuxVars[]  AssignedVars[] 21271#L765_T1_init [3397] L765_T1_init-->L766_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_9}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 20399#L766_T1_init [2682] L766_T1_init-->L767_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_14) (<= v_hdr.ff_tags.shortest_path_14 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  AuxVars[]  AssignedVars[] 20400#L767_T1_init [3238] L767_T1_init-->L768_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_30}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 20439#L768_T1_init [2695] L768_T1_init-->L769_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.path_length_32) (<= v_hdr.ff_tags.path_length_32 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_32}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_32}  AuxVars[]  AssignedVars[] 20440#L769_T1_init [3703] L769_T1_init-->L770_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_12}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 21284#L770_T1_init [3196] L770_T1_init-->L771_T1_init: Formula: (and (<= v_hdr.ff_tags.is_edge_14 2) (<= 0 v_hdr.ff_tags.is_edge_14))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  AuxVars[]  AssignedVars[] 20804#L771_T1_init [2871] L771_T1_init-->L772_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_19}  AuxVars[]  AssignedVars[hdr.ff_tags.dfs_start] 20805#L772_T1_init [3889] L772_T1_init-->L773_T1_init: Formula: (and (<= v_hdr.ff_tags.dfs_start_18 2) (<= 0 v_hdr.ff_tags.dfs_start_18))  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_18}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_18}  AuxVars[]  AssignedVars[] 21719#L773_T1_init [3691] L773_T1_init-->L774_T1_init: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_11}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 20903#L774_T1_init [2930] L774_T1_init-->L775_T1_init: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_14}  AuxVars[]  AssignedVars[default_route_0.action_run] 20536#L775_T1_init [2737] L775_T1_init-->L776_T1_init: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_24}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 20537#L776_T1_init [2870] L776_T1_init-->L777_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_10}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 20593#L777_T1_init [2763] L777_T1_init-->L778_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_14}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 20594#L778_T1_init [3213] L778_T1_init-->L779_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_12}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 21304#L779_T1_init [3902] L779_T1_init-->L780_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_13}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 21223#L780_T1_init [3145] L780_T1_init-->L781_T1_init: Formula: true  InVars {}  OutVars{start_dfs_0.action_run=v_start_dfs_0.action_run_12}  AuxVars[]  AssignedVars[start_dfs_0.action_run] 21224#L781_T1_init [3539] L781_T1_init-->L782_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_12}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 21106#L782_T1_init [3061] L782_T1_init-->L783_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_14}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 20752#L783_T1_init [2834] L783_T1_init-->L784_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_11}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 20753#L784_T1_init [3520] L784_T1_init-->L785_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_12}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 21373#L785_T1_init [3272] L785_T1_init-->L786_T1_init: Formula: true  InVars {}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_13}  AuxVars[]  AssignedVars[_curr_eq_ingress.action_run] 20582#L786_T1_init [2759] L786_T1_init-->L787_T1_init: Formula: true  InVars {}  OutVars{_curr_eq_zero.action_run=v__curr_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_curr_eq_zero.action_run] 20583#L787_T1_init [3121] L787_T1_init-->L788_T1_init: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_13}  AuxVars[]  AssignedVars[_hit_depth.action_run] 21192#L788_T1_init [3249] L788_T1_init-->L789_T1_init: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_11}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 21345#L789_T1_init [3433] L789_T1_init-->L790_T1_init: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_12}  AuxVars[]  AssignedVars[_if_status.action_run] 21055#L790_T1_init [3020] L790_T1_init-->L791_T1_init: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_12}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 21031#L791_T1_init [3002] L791_T1_init-->L792_T1_init: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_24}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 21032#L792_T1_init [4005] L792_T1_init-->L793_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_state=v__set_egress_port._starting_port_meta_0.port_state_11}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_state] 20522#L793_T1_init [2731] L793_T1_init-->L794_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_26}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 20523#L794_T1_init [3817] L794_T1_init-->L795_T1_init: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_13}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 20948#L795_T1_init [2955] L795_T1_init-->L796_T1_init: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_25}  AuxVars[]  AssignedVars[_to_parent.action_run] 20949#L796_T1_init [3668] L796_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_14}  AuxVars[]  AssignedVars[_try_next.action_run] 21707#havocProcedureFINAL_T1_init [3990] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20417#havocProcedureEXIT_T1_init >[4311] havocProcedureEXIT_T1_init-->L858-D191: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20418#L858-D191 [3915] L858-D191-->L858_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20531#L858_T1_init [3163] L858_T1_init-->L858_T1_init-D56: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21242#L858_T1_init-D56 [3728] L858_T1_init-D56-->_parser_ParserImplENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20256#_parser_ParserImplENTRY_T1_init [3025] _parser_ParserImplENTRY_T1_init-->_parser_ParserImplENTRY_T1_init-D92: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 20367#_parser_ParserImplENTRY_T1_init-D92 [2673] _parser_ParserImplENTRY_T1_init-D92-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20368#startENTRY_T1_init [3405] startENTRY_T1_init-->L932_T1_init: Formula: v_hdr.ff_tags.valid_16  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_16}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 20881#L932_T1_init [2913] L932_T1_init-->L933_T1_init: Formula: v_hdr.dfsTag.valid_29  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_29}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 20802#L933_T1_init [2869] L933_T1_init-->L934_T1_init: Formula: (= v_meta.local_metadata.pkt_curr_43 v_hdr.dfsTag.pkt_v1_curr_24)  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_24}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_43, hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 20803#L934_T1_init [3559] L934_T1_init-->L935_T1_init: Formula: (= v_meta.local_metadata.pkt_par_46 v_hdr.dfsTag.pkt_v1_par_23)  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_23}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_46, hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 20521#L935_T1_init [2730] L935_T1_init-->L936_T1_init: Formula: (= v_hdr.ff_tags.dfs_start_25 v_meta.local_metadata.pkt_start_34)  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_25}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_34, hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 20255#L936_T1_init [2628] L936_T1_init-->L936_T1_init-D65: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 20257#L936_T1_init-D65 [3877] L936_T1_init-D65-->acceptFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20695#acceptFINAL_T1_init [2812] acceptFINAL_T1_init-->acceptEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20696#acceptEXIT_T1_init >[4236] acceptEXIT_T1_init-->startFINAL-D323: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21692#startFINAL-D323 [3651] startFINAL-D323-->startFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21584#startFINAL_T1_init [3502] startFINAL_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21107#startEXIT_T1_init >[4086] startEXIT_T1_init-->_parser_ParserImplFINAL-D239: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20530#_parser_ParserImplFINAL-D239 [2735] _parser_ParserImplFINAL-D239-->_parser_ParserImplFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20532#_parser_ParserImplFINAL_T1_init [3327] _parser_ParserImplFINAL_T1_init-->_parser_ParserImplEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21075#_parser_ParserImplEXIT_T1_init >[4482] _parser_ParserImplEXIT_T1_init-->L859-D317: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21076#L859-D317 [3487] L859-D317-->L859_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20941#L859_T1_init [3328] L859_T1_init-->L859_T1_init-D131: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21427#L859_T1_init-D131 [3515] L859_T1_init-D131-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20940#verifyChecksumFINAL_T1_init [2950] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20942#verifyChecksumEXIT_T1_init >[4164] verifyChecksumEXIT_T1_init-->L860-D314: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21275#L860-D314 [3188] L860-D314-->L860_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20327#L860_T1_init [3988] L860_T1_init-->L860_T1_init-D170: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21663#L860_T1_init-D170 [3607] L860_T1_init-D170-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21576#ingressENTRY_T1_init [3492] ingressENTRY_T1_init-->L804_T1_init: Formula: v_hdr.dfsTag.valid_15  InVars {hdr.dfsTag.valid=v_hdr.dfsTag.valid_15}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_15}  AuxVars[]  AssignedVars[] 21498#L804_T1_init [3404] L804_T1_init-->L811_T1_init: Formula: (not (= v_meta.local_metadata.pkt_start_28 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_28}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_28}  AuxVars[]  AssignedVars[] 21338#L811_T1_init [3240] L811_T1_init-->L811-1_T1_init: Formula: (not (= v_meta.local_metadata.pkt_curr_34 0))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_34}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_34}  AuxVars[]  AssignedVars[] 20670#L811-1_T1_init [3146] L811-1_T1_init-->L811-1_T1_init-D17: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 20716#L811-1_T1_init-D17 [2820] L811-1_T1_init-D17-->_curr_eq_ingress.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20717#_curr_eq_ingress.applyENTRY_T1_init [3513] _curr_eq_ingress.applyENTRY_T1_init-->L437_T1_init: Formula: (not (= _curr_eq_ingress.action._set_next_port_0 v__curr_eq_ingress.action_run_20))  InVars {_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_20}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_20}  AuxVars[]  AssignedVars[] 21396#L437_T1_init [3295] L437_T1_init-->L437-1_T1_init: Formula: (not (= v__curr_eq_ingress.action_run_24 _curr_eq_ingress.action.NoAction_24))  InVars {_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_24}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_24}  AuxVars[]  AssignedVars[] 21397#L437-1_T1_init [3934] L437-1_T1_init-->_curr_eq_ingress.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20669#_curr_eq_ingress.applyEXIT_T1_init >[4235] _curr_eq_ingress.applyEXIT_T1_init-->L814-D326: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20671#L814-D326 [3945] L814-D326-->L814_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21181#L814_T1_init [3107] L814_T1_init-->L815_T1_init: Formula: (not (= 5 v_meta.local_metadata.out_port_114))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_114}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_114}  AuxVars[]  AssignedVars[] 21182#L815_T1_init [3609] L815_T1_init-->L818_T1_init: Formula: (not (= v_meta.local_metadata.is_completed_52 0))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_52}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_52}  AuxVars[]  AssignedVars[] 20968#L818_T1_init [2972] L818_T1_init-->L840_T1_init: Formula: (not (= v_meta.local_metadata.is_completed_58 1))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_58}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_58}  AuxVars[]  AssignedVars[] 20969#L840_T1_init [3206] L840_T1_init-->L850_T1_init: Formula: (not (= v_meta.local_metadata.is_completed_42 1))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_42}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_42}  AuxVars[]  AssignedVars[] 20624#L850_T1_init [2862] L850_T1_init-->L850_T1_init-D125: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 20790#L850_T1_init-D125 [2945] L850_T1_init-D125-->set_out_port_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20933#set_out_port_0.applyENTRY_T1_init [3809] set_out_port_0.applyENTRY_T1_init-->L922_T1_init: Formula: (not (= set_out_port_0.action.set_out_meta v_set_out_port_0.action_run_16))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_16}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_16}  AuxVars[]  AssignedVars[] 21190#L922_T1_init [3118] L922_T1_init-->L922-1_T1_init: Formula: (not (= v_set_out_port_0.action_run_22 set_out_port_0.action.NoAction_20))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_22}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_22}  AuxVars[]  AssignedVars[] 20625#L922-1_T1_init [3169] L922-1_T1_init-->set_out_port_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21251#set_out_port_0.applyEXIT_T1_init >[4229] set_out_port_0.applyEXIT_T1_init-->L850-1-D347: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21195#L850-1-D347 [3123] L850-1-D347-->L850-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20430#L850-1_T1_init [2794] L850-1_T1_init-->L850-1_T1_init-D35: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 20663#L850-1_T1_init-D35 [3388] L850-1_T1_init-D35-->fwd_pkt_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21481#fwd_pkt_0.applyENTRY_T1_init [3599] fwd_pkt_0.applyENTRY_T1_init-->L712_T1_init: Formula: (not (= fwd_pkt_0.action.fwd v_fwd_pkt_0.action_run_20))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_20}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_20}  AuxVars[]  AssignedVars[] 21653#L712_T1_init [3835] L712_T1_init-->L712-1_T1_init: Formula: (not (= v_fwd_pkt_0.action_run_26 fwd_pkt_0.action.NoAction_19))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_26}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_26}  AuxVars[]  AssignedVars[] 20431#L712-1_T1_init [3003] L712-1_T1_init-->fwd_pkt_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21256#fwd_pkt_0.applyEXIT_T1_init >[4252] fwd_pkt_0.applyEXIT_T1_init-->L803-D278: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20993#L803-D278 [2979] L803-D278-->L803_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20994#L803_T1_init [3973] L803_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21447#ingressEXIT_T1_init >[4468] ingressEXIT_T1_init-->L861-D290: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20533#L861-D290 [2736] L861-D290-->L861_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20535#L861_T1_init [3484] L861_T1_init-->L861_T1_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21568#L861_T1_init-D23 [2792] L861_T1_init-D23-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21290#egressFINAL_T1_init [3200] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21291#egressEXIT_T1_init >[4562] egressEXIT_T1_init-->L862-D338: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21555#L862-D338 [3469] L862-D338-->L862_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20970#L862_T1_init [2970] L862_T1_init-->L862_T1_init-D128: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 20971#L862_T1_init-D128 [3859] L862_T1_init-D128-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21779#computeChecksumFINAL_T1_init [3792] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21780#computeChecksumEXIT_T1_init >[4476] computeChecksumEXIT_T1_init-->L863-D215: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21330#L863-D215 [3231] L863-D215-->L863_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20772#L863_T1_init [2848] L863_T1_init-->L865_T1_init: Formula: (not v_forward_30)  InVars {forward=v_forward_30}  OutVars{forward=v_forward_30}  AuxVars[]  AssignedVars[] 20773#L865_T1_init [3242] L865_T1_init-->L864-1_T1_init: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 21339#L864-1_T1_init [3759] L864-1_T1_init-->L868_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_165 v_meta.local_metadata.pkt_par_43))) (or (and v__p4ltl_0_10 .cse0) (and (not v__p4ltl_0_10) (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_43, meta.local_metadata.out_port=v_meta.local_metadata.out_port_165}  OutVars{_p4ltl_0=v__p4ltl_0_10, meta.local_metadata.out_port=v_meta.local_metadata.out_port_165, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_43}  AuxVars[]  AssignedVars[_p4ltl_0] 21299#L868_T1_init [3209] L868_T1_init-->L869_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_69 0))) (or (and (not .cse0) (not v__p4ltl_1_8)) (and v__p4ltl_1_8 .cse0)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_69}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_69, _p4ltl_1=v__p4ltl_1_8}  AuxVars[]  AssignedVars[_p4ltl_1] 21179#L869_T1_init [3108] L869_T1_init-->L870_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_44 0))) (or (and .cse0 (not v__p4ltl_2_13)) (and v__p4ltl_2_13 (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44}  OutVars{_p4ltl_2=v__p4ltl_2_13, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44}  AuxVars[]  AssignedVars[_p4ltl_2] 21180#L870_T1_init [3669] L870_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_163 0))) (or (and .cse0 (not v__p4ltl_3_11)) (and v__p4ltl_3_11 (not .cse0))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_163}  OutVars{_p4ltl_3=v__p4ltl_3_11, meta.local_metadata.out_port=v_meta.local_metadata.out_port_163}  AuxVars[]  AssignedVars[_p4ltl_3] 21708#mainFINAL_T1_init [3726] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21739#mainEXIT_T1_init >[4338] mainEXIT_T1_init-->L876-1-D272: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21222#L876-1-D272 [3147] L876-1-D272-->L876-1_T0_S2: Formula: (and v__p4ltl_1_6 (not v__p4ltl_0_6) (or v__p4ltl_3_7 v__p4ltl_2_7) v_hdr.dfsTag.valid_25)  InVars {_p4ltl_2=v__p4ltl_2_7, hdr.dfsTag.valid=v_hdr.dfsTag.valid_25, _p4ltl_3=v__p4ltl_3_7, _p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6}  OutVars{_p4ltl_2=v__p4ltl_2_7, hdr.dfsTag.valid=v_hdr.dfsTag.valid_25, _p4ltl_3=v__p4ltl_3_7, _p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6}  AuxVars[]  AssignedVars[] 21035#L876-1_T0_S2 [3007] L876-1_T0_S2-->L876_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20545#L876_T0_S2 [4004] L876_T0_S2-->L876_T0_S2-D115: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21360#L876_T0_S2-D115 [3261] L876_T0_S2-D115-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20250#mainENTRY_T0_S2 [2742] mainENTRY_T0_S2-->mainENTRY_T0_S2-D100: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 20546#mainENTRY_T0_S2-D100 [3652] mainENTRY_T0_S2-D100-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21331#havocProcedureENTRY_T0_S2 [3230] havocProcedureENTRY_T0_S2-->L720_T0_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 20872#L720_T0_S2 [2910] L720_T0_S2-->L721_T0_S2: Formula: (not v_forward_27)  InVars {}  OutVars{forward=v_forward_27}  AuxVars[]  AssignedVars[forward] 20873#L721_T0_S2 [3638] L721_T0_S2-->L722_T0_S2: Formula: (= v_standard_metadata.instance_type_10 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 21473#L722_T0_S2 [3382] L722_T0_S2-->L723_T0_S2: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 21006#L723_T0_S2 [2987] L723_T0_S2-->L724_T0_S2: Formula: (= v_standard_metadata.enq_timestamp_10 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 21007#L724_T0_S2 [3510] L724_T0_S2-->L725_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 21215#L725_T0_S2 [3140] L725_T0_S2-->L726_T0_S2: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 21011#L726_T0_S2 [2989] L726_T0_S2-->L727_T0_S2: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 21012#L727_T0_S2 [3700] L727_T0_S2-->L728_T0_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 21265#L728_T0_S2 [3182] L728_T0_S2-->L729_T0_S2: Formula: (= v_standard_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 21266#L729_T0_S2 [3383] L729_T0_S2-->L730_T0_S2: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 21474#L730_T0_S2 [3643] L730_T0_S2-->L731_T0_S2: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 20588#L731_T0_S2 [2762] L731_T0_S2-->L732_T0_S2: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 20589#L732_T0_S2 [3151] L732_T0_S2-->L733_T0_S2: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 21227#L733_T0_S2 [3665] L733_T0_S2-->L734_T0_S2: Formula: (= v_meta.local_metadata.starting_port_20 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_20}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 21162#L734_T0_S2 [3098] L734_T0_S2-->L735_T0_S2: Formula: (= v_meta.local_metadata.all_ports_26 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_26}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 20508#L735_T0_S2 [2722] L735_T0_S2-->L736_T0_S2: Formula: (= v_meta.local_metadata.out_port_xor_17 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_17}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 20509#L736_T0_S2 [3789] L736_T0_S2-->L737_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_40 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_40}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 21321#L737_T0_S2 [3226] L737_T0_S2-->L738_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_36 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_36}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 21322#L738_T0_S2 [3503] L738_T0_S2-->L739_T0_S2: Formula: (= v_meta.local_metadata.out_port_141 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_141}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 21398#L739_T0_S2 [3297] L739_T0_S2-->L740_T0_S2: Formula: (= v_meta.local_metadata.if_out_failed_25 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_25}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 21399#L740_T0_S2 [3518] L740_T0_S2-->L741_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_30 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_30}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 20723#L741_T0_S2 [2823] L741_T0_S2-->L742_T0_S2: Formula: (= v_meta.local_metadata.is_dest_10 0)  InVars {}  OutVars{meta.local_metadata.is_dest=v_meta.local_metadata.is_dest_10}  AuxVars[]  AssignedVars[meta.local_metadata.is_dest] 20724#L742_T0_S2 [3800] L742_T0_S2-->L743_T0_S2: Formula: (= v_meta.local_metadata.is_completed_65 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_65}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 21786#L743_T0_S2 [3949] L743_T0_S2-->L744_T0_S2: Formula: (not v_hdr.dfsTag.valid_21)  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_21}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 21046#L744_T0_S2 [3013] L744_T0_S2-->L745_T0_S2: Formula: (= v_emit_19 (store v_emit_20 v_hdr.dfsTag_4 false))  InVars {emit=v_emit_20, hdr.dfsTag=v_hdr.dfsTag_4}  OutVars{emit=v_emit_19, hdr.dfsTag=v_hdr.dfsTag_4}  AuxVars[]  AssignedVars[emit] 21047#L745_T0_S2 [3918] L745_T0_S2-->L746_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_17}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_curr] 21307#L746_T0_S2 [3217] L746_T0_S2-->L747_T0_S2: Formula: (and (<= v_hdr.dfsTag.pkt_v1_curr_21 256) (<= 0 v_hdr.dfsTag.pkt_v1_curr_21))  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_21}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_21}  AuxVars[]  AssignedVars[] 21308#L747_T0_S2 [3551] L747_T0_S2-->L748_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_19}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_par] 20924#L748_T0_S2 [2942] L748_T0_S2-->L749_T0_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_par_17) (<= v_hdr.dfsTag.pkt_v1_par_17 256))  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_17}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_17}  AuxVars[]  AssignedVars[] 20925#L749_T0_S2 [3946] L749_T0_S2-->L750_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_13}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_curr] 21797#L750_T0_S2 [3831] L750_T0_S2-->L751_T0_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_curr_14) (<= v_hdr.dfsTag.pkt_v2_curr_14 256))  InVars {hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_14}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_14}  AuxVars[]  AssignedVars[] 21701#L751_T0_S2 [3659] L751_T0_S2-->L752_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_par] 21635#L752_T0_S2 [3573] L752_T0_S2-->L753_T0_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_par_12) (<= v_hdr.dfsTag.pkt_v2_par_12 256))  InVars {hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_12}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_12}  AuxVars[]  AssignedVars[] 21636#L753_T0_S2 [3592] L753_T0_S2-->L754_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_curr] 20916#L754_T0_S2 [2937] L754_T0_S2-->L755_T0_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v3_curr_9) (<= v_hdr.dfsTag.pkt_v3_curr_9 256))  InVars {hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_9}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_9}  AuxVars[]  AssignedVars[] 20917#L755_T0_S2 [3468] L755_T0_S2-->L756_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_par] 21369#L756_T0_S2 [3269] L756_T0_S2-->L757_T0_S2: Formula: (and (<= v_hdr.dfsTag.pkt_v3_par_10 256) (<= 0 v_hdr.dfsTag.pkt_v3_par_10))  InVars {hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_10}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_10}  AuxVars[]  AssignedVars[] 21368#L757_T0_S2 [3268] L757_T0_S2-->L758_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_14}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_curr] 20680#L758_T0_S2 [2806] L758_T0_S2-->L759_T0_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v4_curr_10) (<= v_hdr.dfsTag.pkt_v4_curr_10 256))  InVars {hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_10}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_10}  AuxVars[]  AssignedVars[] 20681#L759_T0_S2 [3023] L759_T0_S2-->L760_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_14}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_par] 21062#L760_T0_S2 [3378] L760_T0_S2-->L761_T0_S2: Formula: (and (<= v_hdr.dfsTag.pkt_v4_par_9 256) (<= 0 v_hdr.dfsTag.pkt_v4_par_9))  InVars {hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_9}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_9}  AuxVars[]  AssignedVars[] 20476#L761_T0_S2 [2708] L761_T0_S2-->L762_T0_S2: Formula: (not v_hdr.ff_tags.valid_13)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_13}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 20477#L762_T0_S2 [3993] L762_T0_S2-->L763_T0_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ff_tags_2 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_16}  OutVars{hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_15}  AuxVars[]  AssignedVars[emit] 21260#L763_T0_S2 [3177] L763_T0_S2-->L764_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_13}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 20306#L764_T0_S2 [2646] L764_T0_S2-->L765_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.preamble_10) (<= v_hdr.ff_tags.preamble_10 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  AuxVars[]  AssignedVars[] 20307#L765_T0_S2 [3876] L765_T0_S2-->L766_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 21799#L766_T0_S2 [3840] L766_T0_S2-->L767_T0_S2: Formula: (and (<= v_hdr.ff_tags.shortest_path_12 256) (<= 0 v_hdr.ff_tags.shortest_path_12))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  AuxVars[]  AssignedVars[] 21700#L767_T0_S2 [3656] L767_T0_S2-->L768_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_29}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 21465#L768_T0_S2 [3369] L768_T0_S2-->L769_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.path_length_33) (<= v_hdr.ff_tags.path_length_33 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_33}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_33}  AuxVars[]  AssignedVars[] 20854#L769_T0_S2 [2899] L769_T0_S2-->L770_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_9}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 20855#L770_T0_S2 [3136] L770_T0_S2-->L771_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.is_edge_10) (<= v_hdr.ff_tags.is_edge_10 2))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  AuxVars[]  AssignedVars[] 21136#L771_T0_S2 [3083] L771_T0_S2-->L772_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_20}  AuxVars[]  AssignedVars[hdr.ff_tags.dfs_start] 21137#L772_T0_S2 [3661] L772_T0_S2-->L773_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.dfs_start_21) (<= v_hdr.ff_tags.dfs_start_21 2))  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_21}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_21}  AuxVars[]  AssignedVars[] 21703#L773_T0_S2 [3693] L773_T0_S2-->L774_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_10}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 21523#L774_T0_S2 [3432] L774_T0_S2-->L775_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_13}  AuxVars[]  AssignedVars[default_route_0.action_run] 21524#L775_T0_S2 [3984] L775_T0_S2-->L776_T0_S2: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_26}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 21804#L776_T0_S2 [3851] L776_T0_S2-->L777_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_12}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 21749#L777_T0_S2 [3740] L777_T0_S2-->L778_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_12}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 20407#L778_T0_S2 [2685] L778_T0_S2-->L779_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_10}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 20408#L779_T0_S2 [2948] L779_T0_S2-->L780_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_12}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 20937#L780_T0_S2 [3173] L780_T0_S2-->L781_T0_S2: Formula: true  InVars {}  OutVars{start_dfs_0.action_run=v_start_dfs_0.action_run_14}  AuxVars[]  AssignedVars[start_dfs_0.action_run] 20912#L781_T0_S2 [2935] L781_T0_S2-->L782_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_10}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 20913#L782_T0_S2 [3772] L782_T0_S2-->L783_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_12}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 21628#L783_T0_S2 [3558] L783_T0_S2-->L784_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_12}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 21442#L784_T0_S2 [3349] L784_T0_S2-->L785_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_14}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 20249#L785_T0_S2 [2626] L785_T0_S2-->L786_T0_S2: Formula: true  InVars {}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_12}  AuxVars[]  AssignedVars[_curr_eq_ingress.action_run] 20251#L786_T0_S2 [3971] L786_T0_S2-->L787_T0_S2: Formula: true  InVars {}  OutVars{_curr_eq_zero.action_run=v__curr_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_curr_eq_zero.action_run] 21834#L787_T0_S2 [3930] L787_T0_S2-->L788_T0_S2: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_14}  AuxVars[]  AssignedVars[_hit_depth.action_run] 21835#L788_T0_S2 [3985] L788_T0_S2-->L789_T0_S2: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_10}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 21777#L789_T0_S2 [3790] L789_T0_S2-->L790_T0_S2: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_13}  AuxVars[]  AssignedVars[_if_status.action_run] 20415#L790_T0_S2 [2686] L790_T0_S2-->L791_T0_S2: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_14}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 20416#L791_T0_S2 [3685] L791_T0_S2-->L792_T0_S2: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_25}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 20515#L792_T0_S2 [2726] L792_T0_S2-->L793_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_state=v__set_egress_port._starting_port_meta_0.port_state_12}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_state] 20279#L793_T0_S2 [2636] L793_T0_S2-->L794_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_24}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 20280#L794_T0_S2 [2644] L794_T0_S2-->L795_T0_S2: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_12}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 20302#L795_T0_S2 [3712] L795_T0_S2-->L796_T0_S2: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_26}  AuxVars[]  AssignedVars[_to_parent.action_run] 21294#L796_T0_S2 [3204] L796_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_13}  AuxVars[]  AssignedVars[_try_next.action_run] 21295#havocProcedureFINAL_T0_S2 [3969] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21741#havocProcedureEXIT_T0_S2 >[4265] havocProcedureEXIT_T0_S2-->L858-D190: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21530#L858-D190 [3442] L858-D190-->L858_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20547#L858_T0_S2 [2744] L858_T0_S2-->L858_T0_S2-D55: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 20548#L858_T0_S2-D55 [3875] L858_T0_S2-D55-->_parser_ParserImplENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20437#_parser_ParserImplENTRY_T0_S2 [3074] _parser_ParserImplENTRY_T0_S2-->_parser_ParserImplENTRY_T0_S2-D91: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21121#_parser_ParserImplENTRY_T0_S2-D91 [3072] _parser_ParserImplENTRY_T0_S2-D91-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21122#startENTRY_T0_S2 [3376] startENTRY_T0_S2-->L932_T0_S2: Formula: v_hdr.ff_tags.valid_17  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_17}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 21471#L932_T0_S2 [3895] L932_T0_S2-->L933_T0_S2: Formula: v_hdr.dfsTag.valid_30  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_30}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 20989#L933_T0_S2 [2977] L933_T0_S2-->L934_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_42 v_hdr.dfsTag.pkt_v1_curr_23)  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_23}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_42, hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 20990#L934_T0_S2 [3687] L934_T0_S2-->L935_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_48 v_hdr.dfsTag.pkt_v1_par_25)  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_25}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_48, hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 21678#L935_T0_S2 [3629] L935_T0_S2-->L936_T0_S2: Formula: (= v_hdr.ff_tags.dfs_start_23 v_meta.local_metadata.pkt_start_32)  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_23}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_32, hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 20473#L936_T0_S2 [3913] L936_T0_S2-->L936_T0_S2-D64: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21723#L936_T0_S2-D64 [3698] L936_T0_S2-D64-->acceptFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20841#acceptFINAL_T0_S2 [2891] acceptFINAL_T0_S2-->acceptEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20472#acceptEXIT_T0_S2 >[4234] acceptEXIT_T0_S2-->startFINAL-D322: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20436#startFINAL-D322 [2694] startFINAL-D322-->startFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20438#startFINAL_T0_S2 [3408] startFINAL_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21300#startEXIT_T0_S2 >[4132] startEXIT_T0_S2-->_parser_ParserImplFINAL-D238: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21301#_parser_ParserImplFINAL-D238 [3713] _parser_ParserImplFINAL-D238-->_parser_ParserImplFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21732#_parser_ParserImplFINAL_T0_S2 [3813] _parser_ParserImplFINAL_T0_S2-->_parser_ParserImplEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21767#_parser_ParserImplEXIT_T0_S2 >[4257] _parser_ParserImplEXIT_T0_S2-->L859-D316: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21521#L859-D316 [3429] L859-D316-->L859_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20282#L859_T0_S2 [2835] L859_T0_S2-->L859_T0_S2-D130: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 20281#L859_T0_S2-D130 [2637] L859_T0_S2-D130-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20283#verifyChecksumFINAL_T0_S2 [3606] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21662#verifyChecksumEXIT_T0_S2 >[4111] verifyChecksumEXIT_T0_S2-->L860-D313: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21782#L860-D313 [3794] L860-D313-->L860_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20236#L860_T0_S2 [3617] L860_T0_S2-->L860_T0_S2-D169: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21577#L860_T0_S2-D169 [3495] L860_T0_S2-D169-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20887#ingressENTRY_T0_S2 [2918] ingressENTRY_T0_S2-->L804_T0_S2: Formula: v_hdr.dfsTag.valid_19  InVars {hdr.dfsTag.valid=v_hdr.dfsTag.valid_19}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_19}  AuxVars[]  AssignedVars[] 20845#L804_T0_S2 [2893] L804_T0_S2-->L811_T0_S2: Formula: (not (= v_meta.local_metadata.pkt_start_24 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_24}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_24}  AuxVars[]  AssignedVars[] 20846#L811_T0_S2 [2962] L811_T0_S2-->L811-1_T0_S2: Formula: (not (= v_meta.local_metadata.pkt_curr_36 0))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_36}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_36}  AuxVars[]  AssignedVars[] 20333#L811-1_T0_S2 [3671] L811-1_T0_S2-->L811-1_T0_S2-D16: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 20577#L811-1_T0_S2-D16 [2757] L811-1_T0_S2-D16-->_curr_eq_ingress.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20578#_curr_eq_ingress.applyENTRY_T0_S2 [3983] _curr_eq_ingress.applyENTRY_T0_S2-->L437_T0_S2: Formula: (not (= _curr_eq_ingress.action._set_next_port_0 v__curr_eq_ingress.action_run_26))  InVars {_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_26}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_26}  AuxVars[]  AssignedVars[] 21856#L437_T0_S2 [3992] L437_T0_S2-->L437-1_T0_S2: Formula: (not (= v__curr_eq_ingress.action_run_22 _curr_eq_ingress.action.NoAction_24))  InVars {_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_22}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_22}  AuxVars[]  AssignedVars[] 21424#L437-1_T0_S2 [3326] L437-1_T0_S2-->_curr_eq_ingress.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20511#_curr_eq_ingress.applyEXIT_T0_S2 >[4221] _curr_eq_ingress.applyEXIT_T0_S2-->L814-D325: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20512#L814-D325 [3735] L814-D325-->L814_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21645#L814_T0_S2 [3586] L814_T0_S2-->L815_T0_S2: Formula: (not (= 5 v_meta.local_metadata.out_port_116))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_116}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_116}  AuxVars[]  AssignedVars[] 21431#L815_T0_S2 [3336] L815_T0_S2-->L818_T0_S2: Formula: (not (= v_meta.local_metadata.is_completed_50 0))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_50}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_50}  AuxVars[]  AssignedVars[] 20895#L818_T0_S2 [4019] L818_T0_S2-->L840_T0_S2: Formula: (not (= v_meta.local_metadata.is_completed_46 1))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_46}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_46}  AuxVars[]  AssignedVars[] 20761#L840_T0_S2 [3034] L840_T0_S2-->L850_T0_S2: Formula: (not (= v_meta.local_metadata.is_completed_44 1))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_44}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_44}  AuxVars[]  AssignedVars[] 20600#L850_T0_S2 [3676] L850_T0_S2-->L850_T0_S2-D124: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21710#L850_T0_S2-D124 [3678] L850_T0_S2-D124-->set_out_port_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21711#set_out_port_0.applyENTRY_T0_S2 [3899] set_out_port_0.applyENTRY_T0_S2-->L922_T0_S2: Formula: (not (= set_out_port_0.action.set_out_meta v_set_out_port_0.action_run_24))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_24}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_24}  AuxVars[]  AssignedVars[] 21758#L922_T0_S2 [3758] L922_T0_S2-->L922-1_T0_S2: Formula: (not (= v_set_out_port_0.action_run_18 set_out_port_0.action.NoAction_20))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_18}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_18}  AuxVars[]  AssignedVars[] 20601#L922-1_T0_S2 [2877] L922-1_T0_S2-->set_out_port_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20821#set_out_port_0.applyEXIT_T0_S2 >[4341] set_out_port_0.applyEXIT_T0_S2-->L850-1-D346: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20950#L850-1-D346 [2956] L850-1-D346-->L850-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20312#L850-1_T0_S2 [3174] L850-1_T0_S2-->L850-1_T0_S2-D34: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21255#L850-1_T0_S2-D34 [3523] L850-1_T0_S2-D34-->fwd_pkt_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21575#fwd_pkt_0.applyENTRY_T0_S2 [3491] fwd_pkt_0.applyENTRY_T0_S2-->L712_T0_S2: Formula: (not (= fwd_pkt_0.action.fwd v_fwd_pkt_0.action_run_16))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_16}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_16}  AuxVars[]  AssignedVars[] 20311#L712_T0_S2 [2649] L712_T0_S2-->L712-1_T0_S2: Formula: (not (= v_fwd_pkt_0.action_run_22 fwd_pkt_0.action.NoAction_19))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_22}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_22}  AuxVars[]  AssignedVars[] 20314#L712-1_T0_S2 [3274] L712-1_T0_S2-->fwd_pkt_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21378#fwd_pkt_0.applyEXIT_T0_S2 >[4103] fwd_pkt_0.applyEXIT_T0_S2-->L803-D277: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21679#L803-D277 [3631] L803-D277-->L803_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21562#L803_T0_S2 [3477] L803_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21376#ingressEXIT_T0_S2 >[4513] ingressEXIT_T0_S2-->L861-D289: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21283#L861-D289 [3193] L861-D289-->L861_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20309#L861_T0_S2 [3287] L861_T0_S2-->L861_T0_S2-D22: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21391#L861_T0_S2-D22 [3611] L861_T0_S2-D22-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20308#egressFINAL_T0_S2 [2647] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20310#egressEXIT_T0_S2 >[4162] egressEXIT_T0_S2-->L862-D337: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21639#L862-D337 [3578] L862-D337-->L862_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21347#L862_T0_S2 [3252] L862_T0_S2-->L862_T0_S2-D127: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21348#L862_T0_S2-D127 [3787] L862_T0_S2-D127-->computeChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21379#computeChecksumFINAL_T0_S2 [3273] computeChecksumFINAL_T0_S2-->computeChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21380#computeChecksumEXIT_T0_S2 >[4427] computeChecksumEXIT_T0_S2-->L863-D214: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21466#L863-D214 [3381] L863-D214-->L863_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21475#L863_T0_S2 [3445] L863_T0_S2-->L865_T0_S2: Formula: (not v_forward_32)  InVars {forward=v_forward_32}  OutVars{forward=v_forward_32}  AuxVars[]  AssignedVars[] 21534#L865_T0_S2 [3820] L865_T0_S2-->L864-1_T0_S2: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 20558#L864-1_T0_S2 [2748] L864-1_T0_S2-->L868_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_164 v_meta.local_metadata.pkt_par_40))) (or (and v__p4ltl_0_9 .cse0) (and (not .cse0) (not v__p4ltl_0_9))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_40, meta.local_metadata.out_port=v_meta.local_metadata.out_port_164}  OutVars{_p4ltl_0=v__p4ltl_0_9, meta.local_metadata.out_port=v_meta.local_metadata.out_port_164, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_40}  AuxVars[]  AssignedVars[_p4ltl_0] 20559#L868_T0_S2 [3352] L868_T0_S2-->L869_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_71 0))) (or (and (not .cse0) (not v__p4ltl_1_10)) (and v__p4ltl_1_10 .cse0)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_71}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_71, _p4ltl_1=v__p4ltl_1_10}  AuxVars[]  AssignedVars[_p4ltl_1] 21446#L869_T0_S2 [3547] L869_T0_S2-->L870_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_41 0))) (or (and v__p4ltl_2_11 (not .cse0)) (and (not v__p4ltl_2_11) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_41}  OutVars{_p4ltl_2=v__p4ltl_2_11, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_41}  AuxVars[]  AssignedVars[_p4ltl_2] 21622#L870_T0_S2 [3943] L870_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_167 0))) (or (and v__p4ltl_3_12 (not .cse0)) (and (not v__p4ltl_3_12) .cse0)))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_167}  OutVars{_p4ltl_3=v__p4ltl_3_12, meta.local_metadata.out_port=v_meta.local_metadata.out_port_167}  AuxVars[]  AssignedVars[_p4ltl_3] 20848#mainFINAL_T0_S2 [2895] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20849#mainEXIT_T0_S2 >[4491] mainEXIT_T0_S2-->L876-1-D271: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21155#L876-1-D271 [3090] L876-1-D271-->L876-1_accept_S5: Formula: (and (not v__p4ltl_1_7) v_hdr.dfsTag.valid_28 (not v__p4ltl_0_8) (or v__p4ltl_3_10 v__p4ltl_2_10))  InVars {_p4ltl_2=v__p4ltl_2_10, hdr.dfsTag.valid=v_hdr.dfsTag.valid_28, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_7}  OutVars{_p4ltl_2=v__p4ltl_2_10, hdr.dfsTag.valid=v_hdr.dfsTag.valid_28, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_7}  AuxVars[]  AssignedVars[] 21092#L876-1_accept_S5 
[2023-01-16 02:43:25,594 INFO  L754   eck$LassoCheckResult]: Loop: 21092#L876-1_accept_S5 [3048] L876-1_accept_S5-->L876_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20318#L876_accept_S5 [2711] L876_accept_S5-->L876_accept_S5-D117: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 20484#L876_accept_S5-D117 [3375] L876_accept_S5-D117-->mainENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20247#mainENTRY_accept_S5 [3605] mainENTRY_accept_S5-->mainENTRY_accept_S5-D102: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21661#mainENTRY_accept_S5-D102 [3881] mainENTRY_accept_S5-D102-->havocProcedureENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20995#havocProcedureENTRY_accept_S5 [2980] havocProcedureENTRY_accept_S5-->L720_accept_S5: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 20996#L720_accept_S5 [3215] L720_accept_S5-->L721_accept_S5: Formula: (not v_forward_25)  InVars {}  OutVars{forward=v_forward_25}  AuxVars[]  AssignedVars[forward] 21306#L721_accept_S5 [3788] L721_accept_S5-->L722_accept_S5: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 21117#L722_accept_S5 [3068] L722_accept_S5-->L723_accept_S5: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 21118#L723_accept_S5 [3128] L723_accept_S5-->L724_accept_S5: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 21201#L724_accept_S5 [3716] L724_accept_S5-->L725_accept_S5: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 20628#L725_accept_S5 [2777] L725_accept_S5-->L726_accept_S5: Formula: (= v_standard_metadata.deq_timedelta_10 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 20629#L726_accept_S5 [2784] L726_accept_S5-->L727_accept_S5: Formula: (= v_standard_metadata.deq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 20636#L727_accept_S5 [3198] L727_accept_S5-->L728_accept_S5: Formula: (= v_standard_metadata.ingress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 21287#L728_accept_S5 [3849] L728_accept_S5-->L729_accept_S5: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 21499#L729_accept_S5 [3407] L729_accept_S5-->L730_accept_S5: Formula: (= v_standard_metadata.mcast_grp_10 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 20939#L730_accept_S5 [2949] L730_accept_S5-->L731_accept_S5: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 20762#L731_accept_S5 [2841] L731_accept_S5-->L732_accept_S5: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 20763#L732_accept_S5 [3795] L732_accept_S5-->L733_accept_S5: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 20751#L733_accept_S5 [2833] L733_accept_S5-->L734_accept_S5: Formula: (= v_meta.local_metadata.starting_port_21 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_21}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 20616#L734_accept_S5 [2771] L734_accept_S5-->L735_accept_S5: Formula: (= v_meta.local_metadata.all_ports_28 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_28}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 20617#L735_accept_S5 [2917] L735_accept_S5-->L736_accept_S5: Formula: (= v_meta.local_metadata.out_port_xor_15 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_15}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 20886#L736_accept_S5 [3026] L736_accept_S5-->L737_accept_S5: Formula: (= v_meta.local_metadata.pkt_curr_39 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_39}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 21067#L737_accept_S5 [3058] L737_accept_S5-->L738_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_34 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_34}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 20246#L738_accept_S5 [2625] L738_accept_S5-->L739_accept_S5: Formula: (= v_meta.local_metadata.out_port_139 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_139}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 20248#L739_accept_S5 [3436] L739_accept_S5-->L740_accept_S5: Formula: (= v_meta.local_metadata.if_out_failed_24 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_24}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 21020#L740_accept_S5 [2996] L740_accept_S5-->L741_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_29 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_29}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 21021#L741_accept_S5 [3085] L741_accept_S5-->L742_accept_S5: Formula: (= v_meta.local_metadata.is_dest_9 0)  InVars {}  OutVars{meta.local_metadata.is_dest=v_meta.local_metadata.is_dest_9}  AuxVars[]  AssignedVars[meta.local_metadata.is_dest] 21142#L742_accept_S5 [3380] L742_accept_S5-->L743_accept_S5: Formula: (= v_meta.local_metadata.is_completed_63 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_63}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 20746#L743_accept_S5 [2831] L743_accept_S5-->L744_accept_S5: Formula: (not v_hdr.dfsTag.valid_22)  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_22}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 20747#L744_accept_S5 [3579] L744_accept_S5-->L745_accept_S5: Formula: (= (store v_emit_12 v_hdr.dfsTag_2 false) v_emit_11)  InVars {emit=v_emit_12, hdr.dfsTag=v_hdr.dfsTag_2}  OutVars{emit=v_emit_11, hdr.dfsTag=v_hdr.dfsTag_2}  AuxVars[]  AssignedVars[emit] 21132#L745_accept_S5 [3079] L745_accept_S5-->L746_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_22}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_curr] 21133#L746_accept_S5 [3574] L746_accept_S5-->L747_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_curr_18) (<= v_hdr.dfsTag.pkt_v1_curr_18 256))  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_18}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_18}  AuxVars[]  AssignedVars[] 21476#L747_accept_S5 [3384] L747_accept_S5-->L748_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_21}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_par] 21477#L748_accept_S5 [3890] L748_accept_S5-->L749_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_par_20) (<= v_hdr.dfsTag.pkt_v1_par_20 256))  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_20}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_20}  AuxVars[]  AssignedVars[] 21815#L749_accept_S5 [3977] L749_accept_S5-->L750_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_curr] 21801#L750_accept_S5 [3844] L750_accept_S5-->L751_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_curr_11) (<= v_hdr.dfsTag.pkt_v2_curr_11 256))  InVars {hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_11}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_11}  AuxVars[]  AssignedVars[] 20729#L751_accept_S5 [2824] L751_accept_S5-->L752_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_13}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_par] 20730#L752_accept_S5 [3465] L752_accept_S5-->L753_accept_S5: Formula: (and (<= v_hdr.dfsTag.pkt_v2_par_10 256) (<= 0 v_hdr.dfsTag.pkt_v2_par_10))  InVars {hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_10}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_10}  AuxVars[]  AssignedVars[] 21554#L753_accept_S5 [3734] L753_accept_S5-->L754_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_curr] 21566#L754_accept_S5 [3482] L754_accept_S5-->L755_accept_S5: Formula: (and (<= v_hdr.dfsTag.pkt_v3_curr_10 256) (<= 0 v_hdr.dfsTag.pkt_v3_curr_10))  InVars {hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_10}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_10}  AuxVars[]  AssignedVars[] 21430#L755_accept_S5 [3334] L755_accept_S5-->L756_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_14}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_par] 20856#L756_accept_S5 [2900] L756_accept_S5-->L757_accept_S5: Formula: (and (<= v_hdr.dfsTag.pkt_v3_par_13 256) (<= 0 v_hdr.dfsTag.pkt_v3_par_13))  InVars {hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_13}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_13}  AuxVars[]  AssignedVars[] 20526#L757_accept_S5 [2733] L757_accept_S5-->L758_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_curr] 20527#L758_accept_S5 [3782] L758_accept_S5-->L759_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v4_curr_13) (<= v_hdr.dfsTag.pkt_v4_curr_13 256))  InVars {hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_13}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_13}  AuxVars[]  AssignedVars[] 20945#L759_accept_S5 [2953] L759_accept_S5-->L760_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_par] 20365#L760_accept_S5 [2672] L760_accept_S5-->L761_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v4_par_13) (<= v_hdr.dfsTag.pkt_v4_par_13 256))  InVars {hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_13}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_13}  AuxVars[]  AssignedVars[] 20366#L761_accept_S5 [3862] L761_accept_S5-->L762_accept_S5: Formula: (not v_hdr.ff_tags.valid_15)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_15}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 20315#L762_accept_S5 [2650] L762_accept_S5-->L763_accept_S5: Formula: (= v_emit_21 (store v_emit_22 v_hdr.ff_tags_4 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_22}  OutVars{hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_21}  AuxVars[]  AssignedVars[emit] 20316#L763_accept_S5 [2799] L763_accept_S5-->L764_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_11}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 20668#L764_accept_S5 [3052] L764_accept_S5-->L765_accept_S5: Formula: (and (<= v_hdr.ff_tags.preamble_9 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_9))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  AuxVars[]  AssignedVars[] 21094#L765_accept_S5 [3720] L765_accept_S5-->L766_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 21238#L766_accept_S5 [3158] L766_accept_S5-->L767_accept_S5: Formula: (and (<= v_hdr.ff_tags.shortest_path_13 256) (<= 0 v_hdr.ff_tags.shortest_path_13))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_13}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_13}  AuxVars[]  AssignedVars[] 21239#L767_accept_S5 [3288] L767_accept_S5-->L768_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_34}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 20966#L768_accept_S5 [2968] L768_accept_S5-->L769_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.path_length_31) (<= v_hdr.ff_tags.path_length_31 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_31}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_31}  AuxVars[]  AssignedVars[] 20967#L769_accept_S5 [3923] L769_accept_S5-->L770_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 21623#L770_accept_S5 [3552] L770_accept_S5-->L771_accept_S5: Formula: (and (<= v_hdr.ff_tags.is_edge_13 2) (<= 0 v_hdr.ff_tags.is_edge_13))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_13}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_13}  AuxVars[]  AssignedVars[] 21624#L771_accept_S5 [3947] L771_accept_S5-->L772_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_22}  AuxVars[]  AssignedVars[hdr.ff_tags.dfs_start] 20687#L772_accept_S5 [2808] L772_accept_S5-->L773_accept_S5: Formula: (and (<= v_hdr.ff_tags.dfs_start_17 2) (<= 0 v_hdr.ff_tags.dfs_start_17))  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_17}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_17}  AuxVars[]  AssignedVars[] 20688#L773_accept_S5 [3289] L773_accept_S5-->L774_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_12}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 21356#L774_accept_S5 [3258] L774_accept_S5-->L775_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_12}  AuxVars[]  AssignedVars[default_route_0.action_run] 21349#L775_accept_S5 [3254] L775_accept_S5-->L776_accept_S5: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_25}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 21350#L776_accept_S5 [3682] L776_accept_S5-->L777_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_11}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 21578#L777_accept_S5 [3496] L777_accept_S5-->L778_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_13}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 21579#L778_accept_S5 [3886] L778_accept_S5-->L779_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_11}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 21755#L779_accept_S5 [3753] L779_accept_S5-->L780_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_14}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 20360#L780_accept_S5 [2670] L780_accept_S5-->L781_accept_S5: Formula: true  InVars {}  OutVars{start_dfs_0.action_run=v_start_dfs_0.action_run_13}  AuxVars[]  AssignedVars[start_dfs_0.action_run] 20361#L781_accept_S5 [3411] L781_accept_S5-->L782_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_11}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 21506#L782_accept_S5 [3426] L782_accept_S5-->L783_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_13}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 21519#L783_accept_S5 [3454] L783_accept_S5-->L784_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_10}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 20870#L784_accept_S5 [2908] L784_accept_S5-->L785_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_13}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 20871#L785_accept_S5 [3006] L785_accept_S5-->L786_accept_S5: Formula: true  InVars {}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_14}  AuxVars[]  AssignedVars[_curr_eq_ingress.action_run] 20346#L786_accept_S5 [2666] L786_accept_S5-->L787_accept_S5: Formula: true  InVars {}  OutVars{_curr_eq_zero.action_run=v__curr_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_curr_eq_zero.action_run] 20347#L787_accept_S5 [3137] L787_accept_S5-->L788_accept_S5: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_12}  AuxVars[]  AssignedVars[_hit_depth.action_run] 21214#L788_accept_S5 [3195] L788_accept_S5-->L789_accept_S5: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_12}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 21268#L789_accept_S5 [3184] L789_accept_S5-->L790_accept_S5: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_14}  AuxVars[]  AssignedVars[_if_status.action_run] 21210#L790_accept_S5 [3134] L790_accept_S5-->L791_accept_S5: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_13}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 21211#L791_accept_S5 [3804] L791_accept_S5-->L792_accept_S5: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_26}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 21787#L792_accept_S5 [3858] L792_accept_S5-->L793_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_state=v__set_egress_port._starting_port_meta_0.port_state_10}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_state] 21805#L793_accept_S5 [3892] L793_accept_S5-->L794_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_25}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 20700#L794_accept_S5 [2814] L794_accept_S5-->L795_accept_S5: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_14}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 20701#L795_accept_S5 [3377] L795_accept_S5-->L796_accept_S5: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_24}  AuxVars[]  AssignedVars[_to_parent.action_run] 20713#L796_accept_S5 [2818] L796_accept_S5-->havocProcedureFINAL_accept_S5: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_12}  AuxVars[]  AssignedVars[_try_next.action_run] 20714#havocProcedureFINAL_accept_S5 [3374] havocProcedureFINAL_accept_S5-->havocProcedureEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21470#havocProcedureEXIT_accept_S5 >[4316] havocProcedureEXIT_accept_S5-->L858-D192: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21478#L858-D192 [3386] L858-D192-->L858_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21245#L858_accept_S5 [3887] L858_accept_S5-->L858_accept_S5-D57: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21811#L858_accept_S5-D57 [4020] L858_accept_S5-D57-->_parser_ParserImplENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20843#_parser_ParserImplENTRY_accept_S5 [4007] _parser_ParserImplENTRY_accept_S5-->_parser_ParserImplENTRY_accept_S5-D93: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21143#_parser_ParserImplENTRY_accept_S5-D93 [3086] _parser_ParserImplENTRY_accept_S5-D93-->startENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21144#startENTRY_accept_S5 [3648] startENTRY_accept_S5-->L932_accept_S5: Formula: v_hdr.ff_tags.valid_18  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_18}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 21533#L932_accept_S5 [3444] L932_accept_S5-->L933_accept_S5: Formula: v_hdr.dfsTag.valid_31  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_31}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 21400#L933_accept_S5 [3298] L933_accept_S5-->L934_accept_S5: Formula: (= v_meta.local_metadata.pkt_curr_44 v_hdr.dfsTag.pkt_v1_curr_25)  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_25}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_44, hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 21401#L934_accept_S5 [3937] L934_accept_S5-->L935_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_47 v_hdr.dfsTag.pkt_v1_par_24)  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_24}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_47, hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 21667#L935_accept_S5 [3612] L935_accept_S5-->L936_accept_S5: Formula: (= v_hdr.ff_tags.dfs_start_24 v_meta.local_metadata.pkt_start_33)  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_24}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_33, hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 20645#L936_accept_S5 [3793] L936_accept_S5-->L936_accept_S5-D66: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21781#L936_accept_S5-D66 [3959] L936_accept_S5-D66-->acceptFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21776#acceptFINAL_accept_S5 [3786] acceptFINAL_accept_S5-->acceptEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20644#acceptEXIT_accept_S5 >[4119] acceptEXIT_accept_S5-->startFINAL-D324: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20646#startFINAL-D324 [3658] startFINAL-D324-->startFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21596#startFINAL_accept_S5 [3525] startFINAL_accept_S5-->startEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20842#startEXIT_accept_S5 >[4467] startEXIT_accept_S5-->_parser_ParserImplFINAL-D240: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20844#_parser_ParserImplFINAL-D240 [4001] _parser_ParserImplFINAL-D240-->_parser_ParserImplFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21244#_parser_ParserImplFINAL_accept_S5 [3164] _parser_ParserImplFINAL_accept_S5-->_parser_ParserImplEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21246#_parser_ParserImplEXIT_accept_S5 >[4561] _parser_ParserImplEXIT_accept_S5-->L859-D318: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21496#L859-D318 [3401] L859-D318-->L859_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21206#L859_accept_S5 [3132] L859_accept_S5-->L859_accept_S5-D132: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21207#L859_accept_S5-D132 [3805] L859_accept_S5-D132-->verifyChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21788#verifyChecksumFINAL_accept_S5 [3850] verifyChecksumFINAL_accept_S5-->verifyChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21803#verifyChecksumEXIT_accept_S5 >[4385] verifyChecksumEXIT_accept_S5-->L860-D315: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21564#L860-D315 [3479] L860-D315-->L860_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20228#L860_accept_S5 [3208] L860_accept_S5-->L860_accept_S5-D171: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21298#L860_accept_S5-D171 [3729] L860_accept_S5-D171-->ingressENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21744#ingressENTRY_accept_S5 [3953] ingressENTRY_accept_S5-->L804_accept_S5: Formula: v_hdr.dfsTag.valid_17  InVars {hdr.dfsTag.valid=v_hdr.dfsTag.valid_17}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_17}  AuxVars[]  AssignedVars[] 20632#L804_accept_S5 [2782] L804_accept_S5-->L811_accept_S5: Formula: (not (= v_meta.local_metadata.pkt_start_26 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_26}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_26}  AuxVars[]  AssignedVars[] 20633#L811_accept_S5 [3842] L811_accept_S5-->L811-1_accept_S5: Formula: (not (= v_meta.local_metadata.pkt_curr_38 0))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_38}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_38}  AuxVars[]  AssignedVars[] 20708#L811-1_accept_S5 [3630] L811-1_accept_S5-->L811-1_accept_S5-D18: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21428#L811-1_accept_S5-D18 [3333] L811-1_accept_S5-D18-->_curr_eq_ingress.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21429#_curr_eq_ingress.applyENTRY_accept_S5 [3620] _curr_eq_ingress.applyENTRY_accept_S5-->L437_accept_S5: Formula: (not (= _curr_eq_ingress.action._set_next_port_0 v__curr_eq_ingress.action_run_16))  InVars {_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_16}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_16}  AuxVars[]  AssignedVars[] 21672#L437_accept_S5 [3779] L437_accept_S5-->L437-1_accept_S5: Formula: (not (= v__curr_eq_ingress.action_run_18 _curr_eq_ingress.action.NoAction_24))  InVars {_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_18}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_18}  AuxVars[]  AssignedVars[] 20915#L437-1_accept_S5 [2999] L437-1_accept_S5-->_curr_eq_ingress.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21025#_curr_eq_ingress.applyEXIT_accept_S5 >[4532] _curr_eq_ingress.applyEXIT_accept_S5-->L814-D327: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20769#L814-D327 [2845] L814-D327-->L814_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20770#L814_accept_S5 [2967] L814_accept_S5-->L815_accept_S5: Formula: (not (= 5 v_meta.local_metadata.out_port_110))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_110}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_110}  AuxVars[]  AssignedVars[] 20965#L815_accept_S5 [3219] L815_accept_S5-->L818_accept_S5: Formula: (not (= v_meta.local_metadata.is_completed_54 0))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_54}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_54}  AuxVars[]  AssignedVars[] 21310#L818_accept_S5 [3956] L818_accept_S5-->L840_accept_S5: Formula: (not (= v_meta.local_metadata.is_completed_60 1))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_60}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_60}  AuxVars[]  AssignedVars[] 20806#L840_accept_S5 [2873] L840_accept_S5-->L850_accept_S5: Formula: (not (= v_meta.local_metadata.is_completed_40 1))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_40}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_40}  AuxVars[]  AssignedVars[] 20233#L850_accept_S5 [3323] L850_accept_S5-->L850_accept_S5-D126: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 20232#L850_accept_S5-D126 [2619] L850_accept_S5-D126-->set_out_port_0.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20234#set_out_port_0.applyENTRY_accept_S5 [2635] set_out_port_0.applyENTRY_accept_S5-->L922_accept_S5: Formula: (not (= set_out_port_0.action.set_out_meta v_set_out_port_0.action_run_20))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_20}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_20}  AuxVars[]  AssignedVars[] 20275#L922_accept_S5 [3154] L922_accept_S5-->L922-1_accept_S5: Formula: (not (= v_set_out_port_0.action_run_26 set_out_port_0.action.NoAction_20))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_26}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_26}  AuxVars[]  AssignedVars[] 21161#L922-1_accept_S5 [3243] L922-1_accept_S5-->set_out_port_0.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21040#set_out_port_0.applyEXIT_accept_S5 >[4547] set_out_port_0.applyEXIT_accept_S5-->L850-1-D348: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21041#L850-1-D348 [3743] L850-1-D348-->L850-1_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20349#L850-1_accept_S5 [2795] L850-1_accept_S5-->L850-1_accept_S5-D36: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 20348#L850-1_accept_S5-D36 [2667] L850-1_accept_S5-D36-->fwd_pkt_0.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20350#fwd_pkt_0.applyENTRY_accept_S5 [3911] fwd_pkt_0.applyENTRY_accept_S5-->L712_accept_S5: Formula: (not (= fwd_pkt_0.action.fwd v_fwd_pkt_0.action_run_18))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_18}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_18}  AuxVars[]  AssignedVars[] 21729#L712_accept_S5 [3710] L712_accept_S5-->L712-1_accept_S5: Formula: (not (= v_fwd_pkt_0.action_run_24 fwd_pkt_0.action.NoAction_19))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_24}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_24}  AuxVars[]  AssignedVars[] 20809#L712-1_accept_S5 [2876] L712-1_accept_S5-->fwd_pkt_0.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20810#fwd_pkt_0.applyEXIT_accept_S5 >[4407] fwd_pkt_0.applyEXIT_accept_S5-->L803-D279: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22020#L803-D279 [2933] L803-D279-->L803_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20498#L803_accept_S5 [2718] L803_accept_S5-->ingressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20499#ingressEXIT_accept_S5 >[4181] ingressEXIT_accept_S5-->L861-D291: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21929#L861-D291 [3663] L861-D291-->L861_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21927#L861_accept_S5 [4003] L861_accept_S5-->L861_accept_S5-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21928#L861_accept_S5-D24 [3125] L861_accept_S5-D24-->egressFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21930#egressFINAL_accept_S5 [3853] egressFINAL_accept_S5-->egressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21926#egressEXIT_accept_S5 >[4429] egressEXIT_accept_S5-->L862-D339: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21925#L862-D339 [3247] L862-D339-->L862_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21922#L862_accept_S5 [3589] L862_accept_S5-->L862_accept_S5-D129: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 21923#L862_accept_S5-D129 [3628] L862_accept_S5-D129-->computeChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21936#computeChecksumFINAL_accept_S5 [2916] computeChecksumFINAL_accept_S5-->computeChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21921#computeChecksumEXIT_accept_S5 >[4061] computeChecksumEXIT_accept_S5-->L863-D216: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21920#L863-D216 [3796] L863-D216-->L863_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21455#L863_accept_S5 [3361] L863_accept_S5-->L865_accept_S5: Formula: (not v_forward_28)  InVars {forward=v_forward_28}  OutVars{forward=v_forward_28}  AuxVars[]  AssignedVars[] 21456#L865_accept_S5 [3878] L865_accept_S5-->L864-1_accept_S5: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 21810#L864-1_accept_S5 [3961] L864-1_accept_S5-->L868_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_166 v_meta.local_metadata.pkt_par_45))) (or (and v__p4ltl_0_11 .cse0) (and (not v__p4ltl_0_11) (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45, meta.local_metadata.out_port=v_meta.local_metadata.out_port_166}  OutVars{_p4ltl_0=v__p4ltl_0_11, meta.local_metadata.out_port=v_meta.local_metadata.out_port_166, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45}  AuxVars[]  AssignedVars[_p4ltl_0] 20647#L868_accept_S5 [2786] L868_accept_S5-->L869_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_70 0))) (or (and (not v__p4ltl_1_9) (not .cse0)) (and .cse0 v__p4ltl_1_9)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_70}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_70, _p4ltl_1=v__p4ltl_1_9}  AuxVars[]  AssignedVars[_p4ltl_1] 20317#L869_accept_S5 [2651] L869_accept_S5-->L870_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_42 0))) (or (and v__p4ltl_2_12 (not .cse0)) (and (not v__p4ltl_2_12) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_42}  OutVars{_p4ltl_2=v__p4ltl_2_12, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_42}  AuxVars[]  AssignedVars[_p4ltl_2] 20319#L870_accept_S5 [3739] L870_accept_S5-->mainFINAL_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_168 0))) (or (and .cse0 (not v__p4ltl_3_13)) (and v__p4ltl_3_13 (not .cse0))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_168}  OutVars{_p4ltl_3=v__p4ltl_3_13, meta.local_metadata.out_port=v_meta.local_metadata.out_port_168}  AuxVars[]  AssignedVars[_p4ltl_3] 20595#mainFINAL_accept_S5 [2764] mainFINAL_accept_S5-->mainEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 20596#mainEXIT_accept_S5 >[4374] mainEXIT_accept_S5-->L876-1-D273: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21718#L876-1-D273 [3870] L876-1-D273-->L876-1_accept_S5: Formula: (and (or v__p4ltl_3_6 v__p4ltl_2_6) v_hdr.dfsTag.valid_24)  InVars {_p4ltl_2=v__p4ltl_2_6, hdr.dfsTag.valid=v_hdr.dfsTag.valid_24, _p4ltl_3=v__p4ltl_3_6}  OutVars{_p4ltl_2=v__p4ltl_2_6, hdr.dfsTag.valid=v_hdr.dfsTag.valid_24, _p4ltl_3=v__p4ltl_3_6}  AuxVars[]  AssignedVars[] 21092#L876-1_accept_S5 
[2023-01-16 02:43:25,595 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 02:43:25,595 INFO  L85        PathProgramCache]: Analyzing trace with hash 1195699597, now seen corresponding path program 1 times
[2023-01-16 02:43:25,595 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 02:43:25,595 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1075248390]
[2023-01-16 02:43:25,595 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 02:43:25,595 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 02:43:25,612 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:25,673 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 02:43:25,682 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:25,760 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 02:43:25,762 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:25,768 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 84
[2023-01-16 02:43:25,768 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:25,772 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 02:43:25,772 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:25,773 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-01-16 02:43:25,773 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:25,774 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 104
[2023-01-16 02:43:25,774 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:25,779 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 109
[2023-01-16 02:43:25,780 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:25,784 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 02:43:25,785 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:25,787 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 15
[2023-01-16 02:43:25,788 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:25,793 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 22
[2023-01-16 02:43:25,794 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:25,795 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 142
[2023-01-16 02:43:25,796 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:25,797 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 147
[2023-01-16 02:43:25,798 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:25,799 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 165
[2023-01-16 02:43:25,807 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:25,815 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 02:43:25,819 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:25,826 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 84
[2023-01-16 02:43:25,827 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:25,828 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 02:43:25,829 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:25,830 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-01-16 02:43:25,830 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:25,831 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 104
[2023-01-16 02:43:25,831 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:25,832 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 109
[2023-01-16 02:43:25,834 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:25,836 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 02:43:25,837 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:25,837 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 15
[2023-01-16 02:43:25,838 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:25,839 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 22
[2023-01-16 02:43:25,839 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:25,840 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 142
[2023-01-16 02:43:25,841 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:25,841 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 147
[2023-01-16 02:43:25,842 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:25,843 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 02:43:25,844 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 02:43:25,844 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1075248390]
[2023-01-16 02:43:25,844 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1075248390] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 02:43:25,844 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 02:43:25,844 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [12] imperfect sequences [] total 12
[2023-01-16 02:43:25,844 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1578343014]
[2023-01-16 02:43:25,844 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 02:43:25,845 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 02:43:25,845 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 02:43:25,845 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 12 interpolants.
[2023-01-16 02:43:25,845 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=36, Invalid=96, Unknown=0, NotChecked=0, Total=132
[2023-01-16 02:43:25,845 INFO  L87              Difference]: Start difference. First operand 1798 states and 1989 transitions. cyclomatic complexity: 194 Second operand  has 12 states, 12 states have (on average 23.166666666666668) internal successors, (278), 4 states have internal predecessors, (278), 3 states have call successors, (25), 9 states have call predecessors, (25), 3 states have return successors, (24), 4 states have call predecessors, (24), 3 states have call successors, (24)
[2023-01-16 02:43:36,901 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 02:43:36,902 INFO  L93              Difference]: Finished difference Result 5780 states and 7018 transitions.
[2023-01-16 02:43:36,902 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 82 states. 
[2023-01-16 02:43:36,902 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 5780 states and 7018 transitions.
[2023-01-16 02:43:36,920 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 6
[2023-01-16 02:43:36,941 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 5780 states to 5780 states and 7018 transitions.
[2023-01-16 02:43:36,941 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 1945
[2023-01-16 02:43:36,942 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 1945
[2023-01-16 02:43:36,942 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 5780 states and 7018 transitions.
[2023-01-16 02:43:36,948 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 02:43:36,948 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 5780 states and 7018 transitions.
[2023-01-16 02:43:36,950 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 5780 states and 7018 transitions.
[2023-01-16 02:43:36,984 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 5780 to 1880.
[2023-01-16 02:43:36,986 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 1880 states, 1381 states have (on average 1.1354091238233164) internal successors, (1568), 1387 states have internal predecessors, (1568), 230 states have call successors, (230), 230 states have call predecessors, (230), 269 states have return successors, (272), 263 states have call predecessors, (272), 229 states have call successors, (272)
[2023-01-16 02:43:36,988 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 1880 states to 1880 states and 2070 transitions.
[2023-01-16 02:43:36,988 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 1880 states and 2070 transitions.
[2023-01-16 02:43:36,988 INFO  L399   stractBuchiCegarLoop]: Abstraction has 1880 states and 2070 transitions.
[2023-01-16 02:43:36,988 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 6 ============
[2023-01-16 02:43:36,988 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 1880 states and 2070 transitions.
[2023-01-16 02:43:36,991 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 02:43:36,991 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 02:43:36,991 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 02:43:36,993 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 02:43:36,993 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 02:43:36,995 INFO  L752   eck$LassoCheckResult]: Stem: 28940#ULTIMATE.startENTRY_NONWA [2739] ULTIMATE.startENTRY_NONWA-->L876-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 28997#L876-1_T1_init [3045] L876-1_T1_init-->L876_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28991#L876_T1_init [3424] L876_T1_init-->L876_T1_init-D116: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 29284#L876_T1_init-D116 [2882] L876_T1_init-D116-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28851#mainENTRY_T1_init [3857] mainENTRY_T1_init-->mainENTRY_T1_init-D101: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 29124#mainENTRY_T1_init-D101 [2798] mainENTRY_T1_init-D101-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29125#havocProcedureENTRY_T1_init [2997] havocProcedureENTRY_T1_init-->L720_T1_init: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 29485#L720_T1_init [3210] L720_T1_init-->L721_T1_init: Formula: (not v_forward_26)  InVars {}  OutVars{forward=v_forward_26}  AuxVars[]  AssignedVars[forward] 29774#L721_T1_init [3422] L721_T1_init-->L722_T1_init: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 29992#L722_T1_init [3457] L722_T1_init-->L723_T1_init: Formula: (= v_standard_metadata.packet_length_10 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 30023#L723_T1_init [3632] L723_T1_init-->L724_T1_init: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 29559#L724_T1_init [3053] L724_T1_init-->L725_T1_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 29408#L725_T1_init [2954] L725_T1_init-->L726_T1_init: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 29409#L726_T1_init [3472] L726_T1_init-->L727_T1_init: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 30032#L727_T1_init [3874] L727_T1_init-->L728_T1_init: Formula: (= v_standard_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 29111#L728_T1_init [2790] L728_T1_init-->L729_T1_init: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 29112#L729_T1_init [3201] L729_T1_init-->L730_T1_init: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 29733#L730_T1_init [3179] L730_T1_init-->L731_T1_init: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 28960#L731_T1_init [2720] L731_T1_init-->L732_T1_init: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 28961#L732_T1_init [2944] L732_T1_init-->L733_T1_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 29392#L733_T1_init [3522] L733_T1_init-->L734_T1_init: Formula: (= v_meta.local_metadata.starting_port_22 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_22}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 29619#L734_T1_init [3091] L734_T1_init-->L735_T1_init: Formula: (= v_meta.local_metadata.all_ports_27 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_27}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 29620#L735_T1_init [3488] L735_T1_init-->L736_T1_init: Formula: (= v_meta.local_metadata.out_port_xor_16 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_16}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 29279#L736_T1_init [2878] L736_T1_init-->L737_T1_init: Formula: (= v_meta.local_metadata.pkt_curr_41 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_41}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 29280#L737_T1_init [3927] L737_T1_init-->L738_T1_init: Formula: (= v_meta.local_metadata.pkt_par_35 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_35}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 29962#L738_T1_init [3393] L738_T1_init-->L739_T1_init: Formula: (= v_meta.local_metadata.out_port_140 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_140}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 29963#L739_T1_init [3594] L739_T1_init-->L740_T1_init: Formula: (= v_meta.local_metadata.if_out_failed_23 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_23}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 29467#L740_T1_init [2985] L740_T1_init-->L741_T1_init: Formula: (= v_meta.local_metadata.pkt_start_31 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_31}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 29468#L741_T1_init [3366] L741_T1_init-->L742_T1_init: Formula: (= v_meta.local_metadata.is_dest_8 0)  InVars {}  OutVars{meta.local_metadata.is_dest=v_meta.local_metadata.is_dest_8}  AuxVars[]  AssignedVars[meta.local_metadata.is_dest] 29835#L742_T1_init [3264] L742_T1_init-->L743_T1_init: Formula: (= v_meta.local_metadata.is_completed_64 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_64}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 29555#L743_T1_init [3050] L743_T1_init-->L744_T1_init: Formula: (not v_hdr.dfsTag.valid_23)  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_23}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 29556#L744_T1_init [3723] L744_T1_init-->L745_T1_init: Formula: (= (store v_emit_14 v_hdr.dfsTag_3 false) v_emit_13)  InVars {emit=v_emit_14, hdr.dfsTag=v_hdr.dfsTag_3}  OutVars{emit=v_emit_13, hdr.dfsTag=v_hdr.dfsTag_3}  AuxVars[]  AssignedVars[emit] 29785#L745_T1_init [3221] L745_T1_init-->L746_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_20}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_curr] 29648#L746_T1_init [3109] L746_T1_init-->L747_T1_init: Formula: (and (<= v_hdr.dfsTag.pkt_v1_curr_19 256) (<= 0 v_hdr.dfsTag.pkt_v1_curr_19))  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_19}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_19}  AuxVars[]  AssignedVars[] 29267#L747_T1_init [2874] L747_T1_init-->L748_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_18}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_par] 29268#L748_T1_init [3702] L748_T1_init-->L749_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_par_22) (<= v_hdr.dfsTag.pkt_v1_par_22 256))  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_22}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_22}  AuxVars[]  AssignedVars[] 30196#L749_T1_init [3681] L749_T1_init-->L750_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_10}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_curr] 29334#L750_T1_init [2912] L750_T1_init-->L751_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_curr_12) (<= v_hdr.dfsTag.pkt_v2_curr_12 256))  InVars {hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_12}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_12}  AuxVars[]  AssignedVars[] 29335#L751_T1_init [3055] L751_T1_init-->L752_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_14}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_par] 29561#L752_T1_init [3563] L752_T1_init-->L753_T1_init: Formula: (and (<= v_hdr.dfsTag.pkt_v2_par_9 256) (<= 0 v_hdr.dfsTag.pkt_v2_par_9))  InVars {hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_9}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_9}  AuxVars[]  AssignedVars[] 30110#L753_T1_init [3807] L753_T1_init-->L754_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_14}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_curr] 30140#L754_T1_init [3603] L754_T1_init-->L755_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v3_curr_13) (<= v_hdr.dfsTag.pkt_v3_curr_13 256))  InVars {hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_13}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_13}  AuxVars[]  AssignedVars[] 28891#L755_T1_init [2693] L755_T1_init-->L756_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_par] 28892#L756_T1_init [3367] L756_T1_init-->L757_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v3_par_11) (<= v_hdr.dfsTag.pkt_v3_par_11 256))  InVars {hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_11}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_11}  AuxVars[]  AssignedVars[] 29938#L757_T1_init [3497] L757_T1_init-->L758_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_curr] 30059#L758_T1_init [3560] L758_T1_init-->L759_T1_init: Formula: (and (<= v_hdr.dfsTag.pkt_v4_curr_11 256) (<= 0 v_hdr.dfsTag.pkt_v4_curr_11))  InVars {hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_11}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_11}  AuxVars[]  AssignedVars[] 28850#L759_T1_init [2679] L759_T1_init-->L760_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_par] 28852#L760_T1_init [3745] L760_T1_init-->L761_T1_init: Formula: (and (<= v_hdr.dfsTag.pkt_v4_par_10 256) (<= 0 v_hdr.dfsTag.pkt_v4_par_10))  InVars {hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_10}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_10}  AuxVars[]  AssignedVars[] 29745#L761_T1_init [3189] L761_T1_init-->L762_T1_init: Formula: (not v_hdr.ff_tags.valid_14)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_14}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 29746#L762_T1_init [3345] L762_T1_init-->L763_T1_init: Formula: (= (store v_emit_18 v_hdr.ff_tags_3 false) v_emit_17)  InVars {hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_18}  OutVars{hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_17}  AuxVars[]  AssignedVars[emit] 29912#L763_T1_init [3420] L763_T1_init-->L764_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_12}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 29739#L764_T1_init [3185] L764_T1_init-->L765_T1_init: Formula: (and (<= v_hdr.ff_tags.preamble_14 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_14))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  AuxVars[]  AssignedVars[] 29740#L765_T1_init [3397] L765_T1_init-->L766_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_9}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 28856#L766_T1_init [2682] L766_T1_init-->L767_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_14) (<= v_hdr.ff_tags.shortest_path_14 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  AuxVars[]  AssignedVars[] 28857#L767_T1_init [3238] L767_T1_init-->L768_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_30}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 28898#L768_T1_init [2695] L768_T1_init-->L769_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.path_length_32) (<= v_hdr.ff_tags.path_length_32 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_32}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_32}  AuxVars[]  AssignedVars[] 28899#L769_T1_init [3703] L769_T1_init-->L770_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_12}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 29754#L770_T1_init [3196] L770_T1_init-->L771_T1_init: Formula: (and (<= v_hdr.ff_tags.is_edge_14 2) (<= 0 v_hdr.ff_tags.is_edge_14))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  AuxVars[]  AssignedVars[] 29264#L771_T1_init [2871] L771_T1_init-->L772_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_19}  AuxVars[]  AssignedVars[hdr.ff_tags.dfs_start] 29265#L772_T1_init [3889] L772_T1_init-->L773_T1_init: Formula: (and (<= v_hdr.ff_tags.dfs_start_18 2) (<= 0 v_hdr.ff_tags.dfs_start_18))  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_18}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_18}  AuxVars[]  AssignedVars[] 30200#L773_T1_init [3691] L773_T1_init-->L774_T1_init: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_11}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 29363#L774_T1_init [2930] L774_T1_init-->L775_T1_init: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_14}  AuxVars[]  AssignedVars[default_route_0.action_run] 28995#L775_T1_init [2737] L775_T1_init-->L776_T1_init: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_24}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 28996#L776_T1_init [2870] L776_T1_init-->L777_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_10}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 29052#L777_T1_init [2763] L777_T1_init-->L778_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_14}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 29053#L778_T1_init [3213] L778_T1_init-->L779_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_12}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 29775#L779_T1_init [3902] L779_T1_init-->L780_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_13}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 29688#L780_T1_init [3145] L780_T1_init-->L781_T1_init: Formula: true  InVars {}  OutVars{start_dfs_0.action_run=v_start_dfs_0.action_run_12}  AuxVars[]  AssignedVars[start_dfs_0.action_run] 29689#L781_T1_init [3539] L781_T1_init-->L782_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_12}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 29570#L782_T1_init [3061] L782_T1_init-->L783_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_14}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 29211#L783_T1_init [2834] L783_T1_init-->L784_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_11}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 29212#L784_T1_init [3520] L784_T1_init-->L785_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_12}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 29847#L785_T1_init [3272] L785_T1_init-->L786_T1_init: Formula: true  InVars {}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_13}  AuxVars[]  AssignedVars[_curr_eq_ingress.action_run] 29039#L786_T1_init [2759] L786_T1_init-->L787_T1_init: Formula: true  InVars {}  OutVars{_curr_eq_zero.action_run=v__curr_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_curr_eq_zero.action_run] 29040#L787_T1_init [3121] L787_T1_init-->L788_T1_init: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_13}  AuxVars[]  AssignedVars[_hit_depth.action_run] 29659#L788_T1_init [3249] L788_T1_init-->L789_T1_init: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_11}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 29817#L789_T1_init [3433] L789_T1_init-->L790_T1_init: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_12}  AuxVars[]  AssignedVars[_if_status.action_run] 29518#L790_T1_init [3020] L790_T1_init-->L791_T1_init: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_12}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 29493#L791_T1_init [3002] L791_T1_init-->L792_T1_init: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_24}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 29494#L792_T1_init [4005] L792_T1_init-->L793_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_state=v__set_egress_port._starting_port_meta_0.port_state_11}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_state] 28979#L793_T1_init [2731] L793_T1_init-->L794_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_26}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 28980#L794_T1_init [3817] L794_T1_init-->L795_T1_init: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_13}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 29410#L795_T1_init [2955] L795_T1_init-->L796_T1_init: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_25}  AuxVars[]  AssignedVars[_to_parent.action_run] 29411#L796_T1_init [3668] L796_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_14}  AuxVars[]  AssignedVars[_try_next.action_run] 30186#havocProcedureFINAL_T1_init [3990] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28874#havocProcedureEXIT_T1_init >[4311] havocProcedureEXIT_T1_init-->L858-D191: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28875#L858-D191 [3915] L858-D191-->L858_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28988#L858_T1_init [3163] L858_T1_init-->L858_T1_init-D56: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 29709#L858_T1_init-D56 [3728] L858_T1_init-D56-->_parser_ParserImplENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28712#_parser_ParserImplENTRY_T1_init [3025] _parser_ParserImplENTRY_T1_init-->_parser_ParserImplENTRY_T1_init-D92: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 28824#_parser_ParserImplENTRY_T1_init-D92 [2673] _parser_ParserImplENTRY_T1_init-D92-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28825#startENTRY_T1_init [3405] startENTRY_T1_init-->L932_T1_init: Formula: v_hdr.ff_tags.valid_16  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_16}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 29339#L932_T1_init [2913] L932_T1_init-->L933_T1_init: Formula: v_hdr.dfsTag.valid_29  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_29}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 29262#L933_T1_init [2869] L933_T1_init-->L934_T1_init: Formula: (= v_meta.local_metadata.pkt_curr_43 v_hdr.dfsTag.pkt_v1_curr_24)  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_24}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_43, hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 29263#L934_T1_init [3559] L934_T1_init-->L935_T1_init: Formula: (= v_meta.local_metadata.pkt_par_46 v_hdr.dfsTag.pkt_v1_par_23)  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_23}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_46, hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 28978#L935_T1_init [2730] L935_T1_init-->L936_T1_init: Formula: (= v_hdr.ff_tags.dfs_start_25 v_meta.local_metadata.pkt_start_34)  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_25}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_34, hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 28711#L936_T1_init [2628] L936_T1_init-->L936_T1_init-D65: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 28713#L936_T1_init-D65 [3877] L936_T1_init-D65-->acceptFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29154#acceptFINAL_T1_init [2812] acceptFINAL_T1_init-->acceptEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29155#acceptEXIT_T1_init >[4236] acceptEXIT_T1_init-->startFINAL-D323: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30174#startFINAL-D323 [3651] startFINAL-D323-->startFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30063#startFINAL_T1_init [3502] startFINAL_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29571#startEXIT_T1_init >[4086] startEXIT_T1_init-->_parser_ParserImplFINAL-D239: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28987#_parser_ParserImplFINAL-D239 [2735] _parser_ParserImplFINAL-D239-->_parser_ParserImplFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28989#_parser_ParserImplFINAL_T1_init [3327] _parser_ParserImplFINAL_T1_init-->_parser_ParserImplEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29539#_parser_ParserImplEXIT_T1_init >[4482] _parser_ParserImplEXIT_T1_init-->L859-D317: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29540#L859-D317 [3487] L859-D317-->L859_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29403#L859_T1_init [3328] L859_T1_init-->L859_T1_init-D131: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 29902#L859_T1_init-D131 [3515] L859_T1_init-D131-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29402#verifyChecksumFINAL_T1_init [2950] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29404#verifyChecksumEXIT_T1_init >[4164] verifyChecksumEXIT_T1_init-->L860-D314: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29744#L860-D314 [3188] L860-D314-->L860_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28783#L860_T1_init [3988] L860_T1_init-->L860_T1_init-D170: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 30144#L860_T1_init-D170 [3607] L860_T1_init-D170-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30055#ingressENTRY_T1_init [3492] ingressENTRY_T1_init-->L804_T1_init: Formula: v_hdr.dfsTag.valid_15  InVars {hdr.dfsTag.valid=v_hdr.dfsTag.valid_15}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_15}  AuxVars[]  AssignedVars[] 29975#L804_T1_init [3403] L804_T1_init-->L805_T1_init: Formula: (= v_meta.local_metadata.pkt_start_27 0)  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_27}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_27}  AuxVars[]  AssignedVars[] 29365#L805_T1_init [3005] L805_T1_init-->L805_T1_init-D47: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 29364#L805_T1_init-D47 [2931] L805_T1_init-D47-->default_route_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29366#default_route_0.applyENTRY_T1_init [3250] default_route_0.applyENTRY_T1_init-->L670_T1_init: Formula: (= v_default_route_0.action_run_19 default_route_0.action.set_default_route)  InVars {default_route_0.action_run=v_default_route_0.action_run_19}  OutVars{default_route_0.action_run=v_default_route_0.action_run_19}  AuxVars[]  AssignedVars[] 29048#L670_T1_init [3406] L670_T1_init-->L670_T1_init-D104: Formula: (= v_default_route_0.set_default_route.send_to_9 v_set_default_route_send_toInParam_1)  InVars {default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_9}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_9, set_default_route_send_to=v_set_default_route_send_toInParam_1}  AuxVars[]  AssignedVars[set_default_route_send_to]< 29696#L670_T1_init-D104 [3155] L670_T1_init-D104-->set_default_routeENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29697#set_default_routeENTRY_T1_init [3867] set_default_routeENTRY_T1_init-->set_default_routeFINAL_T1_init: Formula: (= v_meta.local_metadata.out_port_143 v_set_default_route_send_to_3)  InVars {set_default_route_send_to=v_set_default_route_send_to_3}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_143, set_default_route_send_to=v_set_default_route_send_to_3}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 30099#set_default_routeFINAL_T1_init [3546] set_default_routeFINAL_T1_init-->set_default_routeEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29047#set_default_routeEXIT_T1_init >[4169] set_default_routeEXIT_T1_init-->L672-1-D359: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (= v_default_route_0.set_default_route.send_to_9 v_set_default_route_send_toInParam_1)  InVars {default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_9}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_9, set_default_route_send_to=v_set_default_route_send_toInParam_1}  AuxVars[]  AssignedVars[set_default_route_send_to] 29049#L672-1-D359 [3222] L672-1-D359-->L672-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29786#L672-1_T1_init [4013] L672-1_T1_init-->default_route_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30361#default_route_0.applyEXIT_T1_init >[4335] default_route_0.applyEXIT_T1_init-->L805-1-D257: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28791#L805-1-D257 [2658] L805-1-D257-->L805-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28792#L805-1_T1_init [3067] L805-1_T1_init-->L840_T1_init: Formula: (not (= v_meta.local_metadata.out_port_100 0))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_100}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_100}  AuxVars[]  AssignedVars[] 29435#L840_T1_init [3206] L840_T1_init-->L850_T1_init: Formula: (not (= v_meta.local_metadata.is_completed_42 1))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_42}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_42}  AuxVars[]  AssignedVars[] 29081#L850_T1_init [2862] L850_T1_init-->L850_T1_init-D125: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 29250#L850_T1_init-D125 [2945] L850_T1_init-D125-->set_out_port_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29393#set_out_port_0.applyENTRY_T1_init [3809] set_out_port_0.applyENTRY_T1_init-->L922_T1_init: Formula: (not (= set_out_port_0.action.set_out_meta v_set_out_port_0.action_run_16))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_16}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_16}  AuxVars[]  AssignedVars[] 29655#L922_T1_init [3118] L922_T1_init-->L922-1_T1_init: Formula: (not (= v_set_out_port_0.action_run_22 set_out_port_0.action.NoAction_20))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_22}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_22}  AuxVars[]  AssignedVars[] 29082#L922-1_T1_init [3169] L922-1_T1_init-->set_out_port_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30313#set_out_port_0.applyEXIT_T1_init >[4229] set_out_port_0.applyEXIT_T1_init-->L850-1-D347: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29661#L850-1-D347 [3123] L850-1-D347-->L850-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28889#L850-1_T1_init [2794] L850-1_T1_init-->L850-1_T1_init-D35: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 29957#L850-1_T1_init-D35 [3388] L850-1_T1_init-D35-->fwd_pkt_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29958#fwd_pkt_0.applyENTRY_T1_init [3599] fwd_pkt_0.applyENTRY_T1_init-->L712_T1_init: Formula: (not (= fwd_pkt_0.action.fwd v_fwd_pkt_0.action_run_20))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_20}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_20}  AuxVars[]  AssignedVars[] 30291#L712_T1_init [3835] L712_T1_init-->L712-1_T1_init: Formula: (not (= v_fwd_pkt_0.action_run_26 fwd_pkt_0.action.NoAction_19))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_26}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_26}  AuxVars[]  AssignedVars[] 28890#L712-1_T1_init [3003] L712-1_T1_init-->fwd_pkt_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29726#fwd_pkt_0.applyEXIT_T1_init >[4252] fwd_pkt_0.applyEXIT_T1_init-->L803-D278: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29727#L803-D278 [2979] L803-D278-->L803_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30540#L803_T1_init [3973] L803_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30404#ingressEXIT_T1_init >[4468] ingressEXIT_T1_init-->L861-D290: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30403#L861-D290 [2736] L861-D290-->L861_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30399#L861_T1_init [3484] L861_T1_init-->L861_T1_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 30400#L861_T1_init-D23 [2792] L861_T1_init-D23-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30402#egressFINAL_T1_init [3200] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30398#egressEXIT_T1_init >[4562] egressEXIT_T1_init-->L862-D338: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30395#L862-D338 [3469] L862-D338-->L862_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30389#L862_T1_init [2970] L862_T1_init-->L862_T1_init-D128: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 30390#L862_T1_init-D128 [3859] L862_T1_init-D128-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30394#computeChecksumFINAL_T1_init [3792] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30388#computeChecksumEXIT_T1_init >[4476] computeChecksumEXIT_T1_init-->L863-D215: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30385#L863-D215 [3231] L863-D215-->L863_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30381#L863_T1_init [2848] L863_T1_init-->L865_T1_init: Formula: (not v_forward_30)  InVars {forward=v_forward_30}  OutVars{forward=v_forward_30}  AuxVars[]  AssignedVars[] 30379#L865_T1_init [3242] L865_T1_init-->L864-1_T1_init: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 30377#L864-1_T1_init [3759] L864-1_T1_init-->L868_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_165 v_meta.local_metadata.pkt_par_43))) (or (and v__p4ltl_0_10 .cse0) (and (not v__p4ltl_0_10) (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_43, meta.local_metadata.out_port=v_meta.local_metadata.out_port_165}  OutVars{_p4ltl_0=v__p4ltl_0_10, meta.local_metadata.out_port=v_meta.local_metadata.out_port_165, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_43}  AuxVars[]  AssignedVars[_p4ltl_0] 30376#L868_T1_init [3209] L868_T1_init-->L869_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_69 0))) (or (and (not .cse0) (not v__p4ltl_1_8)) (and v__p4ltl_1_8 .cse0)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_69}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_69, _p4ltl_1=v__p4ltl_1_8}  AuxVars[]  AssignedVars[_p4ltl_1] 30375#L869_T1_init [3108] L869_T1_init-->L870_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_44 0))) (or (and .cse0 (not v__p4ltl_2_13)) (and v__p4ltl_2_13 (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44}  OutVars{_p4ltl_2=v__p4ltl_2_13, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44}  AuxVars[]  AssignedVars[_p4ltl_2] 30187#L870_T1_init [3669] L870_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_163 0))) (or (and .cse0 (not v__p4ltl_3_11)) (and v__p4ltl_3_11 (not .cse0))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_163}  OutVars{_p4ltl_3=v__p4ltl_3_11, meta.local_metadata.out_port=v_meta.local_metadata.out_port_163}  AuxVars[]  AssignedVars[_p4ltl_3] 30188#mainFINAL_T1_init [3726] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30230#mainEXIT_T1_init >[4338] mainEXIT_T1_init-->L876-1-D272: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30231#L876-1-D272 [3147] L876-1-D272-->L876-1_T0_S2: Formula: (and v__p4ltl_1_6 (not v__p4ltl_0_6) (or v__p4ltl_3_7 v__p4ltl_2_7) v_hdr.dfsTag.valid_25)  InVars {_p4ltl_2=v__p4ltl_2_7, hdr.dfsTag.valid=v_hdr.dfsTag.valid_25, _p4ltl_3=v__p4ltl_3_7, _p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6}  OutVars{_p4ltl_2=v__p4ltl_2_7, hdr.dfsTag.valid=v_hdr.dfsTag.valid_25, _p4ltl_3=v__p4ltl_3_7, _p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6}  AuxVars[]  AssignedVars[] 29498#L876-1_T0_S2 [3007] L876-1_T0_S2-->L876_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29002#L876_T0_S2 [4004] L876_T0_S2-->L876_T0_S2-D115: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 29832#L876_T0_S2-D115 [3261] L876_T0_S2-D115-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28706#mainENTRY_T0_S2 [2742] mainENTRY_T0_S2-->mainENTRY_T0_S2-D100: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 29003#mainENTRY_T0_S2-D100 [3652] mainENTRY_T0_S2-D100-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29802#havocProcedureENTRY_T0_S2 [3230] havocProcedureENTRY_T0_S2-->L720_T0_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 29330#L720_T0_S2 [2910] L720_T0_S2-->L721_T0_S2: Formula: (not v_forward_27)  InVars {}  OutVars{forward=v_forward_27}  AuxVars[]  AssignedVars[forward] 29331#L721_T0_S2 [3638] L721_T0_S2-->L722_T0_S2: Formula: (= v_standard_metadata.instance_type_10 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 29950#L722_T0_S2 [3382] L722_T0_S2-->L723_T0_S2: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 29472#L723_T0_S2 [2987] L723_T0_S2-->L724_T0_S2: Formula: (= v_standard_metadata.enq_timestamp_10 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 29473#L724_T0_S2 [3510] L724_T0_S2-->L725_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 29681#L725_T0_S2 [3140] L725_T0_S2-->L726_T0_S2: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 29474#L726_T0_S2 [2989] L726_T0_S2-->L727_T0_S2: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 29475#L727_T0_S2 [3700] L727_T0_S2-->L728_T0_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 29734#L728_T0_S2 [3182] L728_T0_S2-->L729_T0_S2: Formula: (= v_standard_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 29735#L729_T0_S2 [3383] L729_T0_S2-->L730_T0_S2: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 29951#L730_T0_S2 [3643] L730_T0_S2-->L731_T0_S2: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 29045#L731_T0_S2 [2762] L731_T0_S2-->L732_T0_S2: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 29046#L732_T0_S2 [3151] L732_T0_S2-->L733_T0_S2: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 29693#L733_T0_S2 [3665] L733_T0_S2-->L734_T0_S2: Formula: (= v_meta.local_metadata.starting_port_20 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_20}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 29628#L734_T0_S2 [3098] L734_T0_S2-->L735_T0_S2: Formula: (= v_meta.local_metadata.all_ports_26 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_26}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 28965#L735_T0_S2 [2722] L735_T0_S2-->L736_T0_S2: Formula: (= v_meta.local_metadata.out_port_xor_17 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_17}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 28966#L736_T0_S2 [3789] L736_T0_S2-->L737_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_40 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_40}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 29792#L737_T0_S2 [3226] L737_T0_S2-->L738_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_36 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_36}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 29793#L738_T0_S2 [3503] L738_T0_S2-->L739_T0_S2: Formula: (= v_meta.local_metadata.out_port_141 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_141}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 29870#L739_T0_S2 [3297] L739_T0_S2-->L740_T0_S2: Formula: (= v_meta.local_metadata.if_out_failed_25 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_25}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 29871#L740_T0_S2 [3518] L740_T0_S2-->L741_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_30 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_30}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 29182#L741_T0_S2 [2823] L741_T0_S2-->L742_T0_S2: Formula: (= v_meta.local_metadata.is_dest_10 0)  InVars {}  OutVars{meta.local_metadata.is_dest=v_meta.local_metadata.is_dest_10}  AuxVars[]  AssignedVars[meta.local_metadata.is_dest] 29183#L742_T0_S2 [3800] L742_T0_S2-->L743_T0_S2: Formula: (= v_meta.local_metadata.is_completed_65 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_65}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 30278#L743_T0_S2 [3949] L743_T0_S2-->L744_T0_S2: Formula: (not v_hdr.dfsTag.valid_21)  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_21}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 29509#L744_T0_S2 [3013] L744_T0_S2-->L745_T0_S2: Formula: (= v_emit_19 (store v_emit_20 v_hdr.dfsTag_4 false))  InVars {emit=v_emit_20, hdr.dfsTag=v_hdr.dfsTag_4}  OutVars{emit=v_emit_19, hdr.dfsTag=v_hdr.dfsTag_4}  AuxVars[]  AssignedVars[emit] 29510#L745_T0_S2 [3918] L745_T0_S2-->L746_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_17}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_curr] 29779#L746_T0_S2 [3217] L746_T0_S2-->L747_T0_S2: Formula: (and (<= v_hdr.dfsTag.pkt_v1_curr_21 256) (<= 0 v_hdr.dfsTag.pkt_v1_curr_21))  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_21}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_21}  AuxVars[]  AssignedVars[] 29780#L747_T0_S2 [3551] L747_T0_S2-->L748_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_19}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_par] 29385#L748_T0_S2 [2942] L748_T0_S2-->L749_T0_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_par_17) (<= v_hdr.dfsTag.pkt_v1_par_17 256))  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_17}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_17}  AuxVars[]  AssignedVars[] 29386#L749_T0_S2 [3946] L749_T0_S2-->L750_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_13}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_curr] 30290#L750_T0_S2 [3831] L750_T0_S2-->L751_T0_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_curr_14) (<= v_hdr.dfsTag.pkt_v2_curr_14 256))  InVars {hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_14}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_14}  AuxVars[]  AssignedVars[] 30179#L751_T0_S2 [3659] L751_T0_S2-->L752_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_par] 30114#L752_T0_S2 [3573] L752_T0_S2-->L753_T0_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_par_12) (<= v_hdr.dfsTag.pkt_v2_par_12 256))  InVars {hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_12}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_12}  AuxVars[]  AssignedVars[] 30115#L753_T0_S2 [3592] L753_T0_S2-->L754_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_curr] 29377#L754_T0_S2 [2937] L754_T0_S2-->L755_T0_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v3_curr_9) (<= v_hdr.dfsTag.pkt_v3_curr_9 256))  InVars {hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_9}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_9}  AuxVars[]  AssignedVars[] 29378#L755_T0_S2 [3468] L755_T0_S2-->L756_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_par] 29841#L756_T0_S2 [3269] L756_T0_S2-->L757_T0_S2: Formula: (and (<= v_hdr.dfsTag.pkt_v3_par_10 256) (<= 0 v_hdr.dfsTag.pkt_v3_par_10))  InVars {hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_10}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_10}  AuxVars[]  AssignedVars[] 29840#L757_T0_S2 [3268] L757_T0_S2-->L758_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_14}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_curr] 29141#L758_T0_S2 [2806] L758_T0_S2-->L759_T0_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v4_curr_10) (<= v_hdr.dfsTag.pkt_v4_curr_10 256))  InVars {hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_10}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_10}  AuxVars[]  AssignedVars[] 29142#L759_T0_S2 [3023] L759_T0_S2-->L760_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_14}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_par] 29526#L760_T0_S2 [3378] L760_T0_S2-->L761_T0_S2: Formula: (and (<= v_hdr.dfsTag.pkt_v4_par_9 256) (<= 0 v_hdr.dfsTag.pkt_v4_par_9))  InVars {hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_9}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_9}  AuxVars[]  AssignedVars[] 28933#L761_T0_S2 [2708] L761_T0_S2-->L762_T0_S2: Formula: (not v_hdr.ff_tags.valid_13)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_13}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 28934#L762_T0_S2 [3993] L762_T0_S2-->L763_T0_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ff_tags_2 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_16}  OutVars{hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_15}  AuxVars[]  AssignedVars[emit] 29729#L763_T0_S2 [3177] L763_T0_S2-->L764_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_13}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 28762#L764_T0_S2 [2646] L764_T0_S2-->L765_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.preamble_10) (<= v_hdr.ff_tags.preamble_10 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  AuxVars[]  AssignedVars[] 28763#L765_T0_S2 [3876] L765_T0_S2-->L766_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 30295#L766_T0_S2 [3840] L766_T0_S2-->L767_T0_S2: Formula: (and (<= v_hdr.ff_tags.shortest_path_12 256) (<= 0 v_hdr.ff_tags.shortest_path_12))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  AuxVars[]  AssignedVars[] 30178#L767_T0_S2 [3656] L767_T0_S2-->L768_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_29}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 29941#L768_T0_S2 [3369] L768_T0_S2-->L769_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.path_length_33) (<= v_hdr.ff_tags.path_length_33 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_33}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_33}  AuxVars[]  AssignedVars[] 29312#L769_T0_S2 [2899] L769_T0_S2-->L770_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_9}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 29313#L770_T0_S2 [3136] L770_T0_S2-->L771_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.is_edge_10) (<= v_hdr.ff_tags.is_edge_10 2))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  AuxVars[]  AssignedVars[] 29602#L771_T0_S2 [3083] L771_T0_S2-->L772_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_20}  AuxVars[]  AssignedVars[hdr.ff_tags.dfs_start] 29603#L772_T0_S2 [3661] L772_T0_S2-->L773_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.dfs_start_21) (<= v_hdr.ff_tags.dfs_start_21 2))  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_21}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_21}  AuxVars[]  AssignedVars[] 30181#L773_T0_S2 [3693] L773_T0_S2-->L774_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_10}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 30000#L774_T0_S2 [3432] L774_T0_S2-->L775_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_13}  AuxVars[]  AssignedVars[default_route_0.action_run] 30001#L775_T0_S2 [3984] L775_T0_S2-->L776_T0_S2: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_26}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 30300#L776_T0_S2 [3851] L776_T0_S2-->L777_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_12}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 30238#L777_T0_S2 [3740] L777_T0_S2-->L778_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_12}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 28867#L778_T0_S2 [2685] L778_T0_S2-->L779_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_10}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 28868#L779_T0_S2 [2948] L779_T0_S2-->L780_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_12}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 29400#L780_T0_S2 [3173] L780_T0_S2-->L781_T0_S2: Formula: true  InVars {}  OutVars{start_dfs_0.action_run=v_start_dfs_0.action_run_14}  AuxVars[]  AssignedVars[start_dfs_0.action_run] 29373#L781_T0_S2 [2935] L781_T0_S2-->L782_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_10}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 29374#L782_T0_S2 [3772] L782_T0_S2-->L783_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_12}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 30107#L783_T0_S2 [3558] L783_T0_S2-->L784_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_12}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 29918#L784_T0_S2 [3349] L784_T0_S2-->L785_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_14}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 28705#L785_T0_S2 [2626] L785_T0_S2-->L786_T0_S2: Formula: true  InVars {}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_12}  AuxVars[]  AssignedVars[_curr_eq_ingress.action_run] 28707#L786_T0_S2 [3971] L786_T0_S2-->L787_T0_S2: Formula: true  InVars {}  OutVars{_curr_eq_zero.action_run=v__curr_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_curr_eq_zero.action_run] 30331#L787_T0_S2 [3930] L787_T0_S2-->L788_T0_S2: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_14}  AuxVars[]  AssignedVars[_hit_depth.action_run] 30332#L788_T0_S2 [3985] L788_T0_S2-->L789_T0_S2: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_10}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 30270#L789_T0_S2 [3790] L789_T0_S2-->L790_T0_S2: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_13}  AuxVars[]  AssignedVars[_if_status.action_run] 28872#L790_T0_S2 [2686] L790_T0_S2-->L791_T0_S2: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_14}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 28873#L791_T0_S2 [3685] L791_T0_S2-->L792_T0_S2: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_25}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 28972#L792_T0_S2 [2726] L792_T0_S2-->L793_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_state=v__set_egress_port._starting_port_meta_0.port_state_12}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_state] 28735#L793_T0_S2 [2636] L793_T0_S2-->L794_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_24}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 28736#L794_T0_S2 [2644] L794_T0_S2-->L795_T0_S2: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_12}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 28761#L795_T0_S2 [3712] L795_T0_S2-->L796_T0_S2: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_26}  AuxVars[]  AssignedVars[_to_parent.action_run] 29765#L796_T0_S2 [3204] L796_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_13}  AuxVars[]  AssignedVars[_try_next.action_run] 29766#havocProcedureFINAL_T0_S2 [3969] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30226#havocProcedureEXIT_T0_S2 >[4265] havocProcedureEXIT_T0_S2-->L858-D190: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30006#L858-D190 [3442] L858-D190-->L858_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29004#L858_T0_S2 [2744] L858_T0_S2-->L858_T0_S2-D55: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 29005#L858_T0_S2-D55 [3875] L858_T0_S2-D55-->_parser_ParserImplENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28894#_parser_ParserImplENTRY_T0_S2 [3074] _parser_ParserImplENTRY_T0_S2-->_parser_ParserImplENTRY_T0_S2-D91: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 29586#_parser_ParserImplENTRY_T0_S2-D91 [3072] _parser_ParserImplENTRY_T0_S2-D91-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29587#startENTRY_T0_S2 [3376] startENTRY_T0_S2-->L932_T0_S2: Formula: v_hdr.ff_tags.valid_17  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_17}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 29947#L932_T0_S2 [3895] L932_T0_S2-->L933_T0_S2: Formula: v_hdr.dfsTag.valid_30  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_30}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 29454#L933_T0_S2 [2977] L933_T0_S2-->L934_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_42 v_hdr.dfsTag.pkt_v1_curr_23)  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_23}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_42, hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 29455#L934_T0_S2 [3687] L934_T0_S2-->L935_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_48 v_hdr.dfsTag.pkt_v1_par_25)  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_25}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_48, hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 30160#L935_T0_S2 [3629] L935_T0_S2-->L936_T0_S2: Formula: (= v_hdr.ff_tags.dfs_start_23 v_meta.local_metadata.pkt_start_32)  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_23}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_32, hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 28930#L936_T0_S2 [3913] L936_T0_S2-->L936_T0_S2-D64: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 30207#L936_T0_S2-D64 [3698] L936_T0_S2-D64-->acceptFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29299#acceptFINAL_T0_S2 [2891] acceptFINAL_T0_S2-->acceptEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28929#acceptEXIT_T0_S2 >[4234] acceptEXIT_T0_S2-->startFINAL-D322: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28893#startFINAL-D322 [2694] startFINAL-D322-->startFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28895#startFINAL_T0_S2 [3408] startFINAL_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29771#startEXIT_T0_S2 >[4132] startEXIT_T0_S2-->_parser_ParserImplFINAL-D238: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29772#_parser_ParserImplFINAL-D238 [3713] _parser_ParserImplFINAL-D238-->_parser_ParserImplFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30216#_parser_ParserImplFINAL_T0_S2 [3813] _parser_ParserImplFINAL_T0_S2-->_parser_ParserImplEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30258#_parser_ParserImplEXIT_T0_S2 >[4257] _parser_ParserImplEXIT_T0_S2-->L859-D316: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29998#L859-D316 [3429] L859-D316-->L859_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28738#L859_T0_S2 [2835] L859_T0_S2-->L859_T0_S2-D130: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 28737#L859_T0_S2-D130 [2637] L859_T0_S2-D130-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28739#verifyChecksumFINAL_T0_S2 [3606] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30143#verifyChecksumEXIT_T0_S2 >[4111] verifyChecksumEXIT_T0_S2-->L860-D313: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30275#L860-D313 [3794] L860-D313-->L860_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28692#L860_T0_S2 [3617] L860_T0_S2-->L860_T0_S2-D169: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 30056#L860_T0_S2-D169 [3495] L860_T0_S2-D169-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29345#ingressENTRY_T0_S2 [2918] ingressENTRY_T0_S2-->L804_T0_S2: Formula: v_hdr.dfsTag.valid_19  InVars {hdr.dfsTag.valid=v_hdr.dfsTag.valid_19}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_19}  AuxVars[]  AssignedVars[] 29305#L804_T0_S2 [2893] L804_T0_S2-->L811_T0_S2: Formula: (not (= v_meta.local_metadata.pkt_start_24 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_24}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_24}  AuxVars[]  AssignedVars[] 29306#L811_T0_S2 [2962] L811_T0_S2-->L811-1_T0_S2: Formula: (not (= v_meta.local_metadata.pkt_curr_36 0))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_36}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_36}  AuxVars[]  AssignedVars[] 28790#L811-1_T0_S2 [3671] L811-1_T0_S2-->L811-1_T0_S2-D16: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 29034#L811-1_T0_S2-D16 [2757] L811-1_T0_S2-D16-->_curr_eq_ingress.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29035#_curr_eq_ingress.applyENTRY_T0_S2 [3983] _curr_eq_ingress.applyENTRY_T0_S2-->L437_T0_S2: Formula: (not (= _curr_eq_ingress.action._set_next_port_0 v__curr_eq_ingress.action_run_26))  InVars {_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_26}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_26}  AuxVars[]  AssignedVars[] 30354#L437_T0_S2 [3992] L437_T0_S2-->L437-1_T0_S2: Formula: (not (= v__curr_eq_ingress.action_run_22 _curr_eq_ingress.action.NoAction_24))  InVars {_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_22}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_22}  AuxVars[]  AssignedVars[] 29900#L437-1_T0_S2 [3326] L437-1_T0_S2-->_curr_eq_ingress.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28968#_curr_eq_ingress.applyEXIT_T0_S2 >[4221] _curr_eq_ingress.applyEXIT_T0_S2-->L814-D325: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28969#L814-D325 [3735] L814-D325-->L814_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30124#L814_T0_S2 [3586] L814_T0_S2-->L815_T0_S2: Formula: (not (= 5 v_meta.local_metadata.out_port_116))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_116}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_116}  AuxVars[]  AssignedVars[] 30125#L815_T0_S2 [3336] L815_T0_S2-->L818_T0_S2: Formula: (not (= v_meta.local_metadata.is_completed_50 0))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_50}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_50}  AuxVars[]  AssignedVars[] 29352#L818_T0_S2 [4019] L818_T0_S2-->L840_T0_S2: Formula: (not (= v_meta.local_metadata.is_completed_46 1))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_46}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_46}  AuxVars[]  AssignedVars[] 29222#L840_T0_S2 [3034] L840_T0_S2-->L850_T0_S2: Formula: (not (= v_meta.local_metadata.is_completed_44 1))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_44}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_44}  AuxVars[]  AssignedVars[] 29057#L850_T0_S2 [3676] L850_T0_S2-->L850_T0_S2-D124: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 30191#L850_T0_S2-D124 [3678] L850_T0_S2-D124-->set_out_port_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30192#set_out_port_0.applyENTRY_T0_S2 [3899] set_out_port_0.applyENTRY_T0_S2-->L922_T0_S2: Formula: (not (= set_out_port_0.action.set_out_meta v_set_out_port_0.action_run_24))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_24}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_24}  AuxVars[]  AssignedVars[] 30246#L922_T0_S2 [3758] L922_T0_S2-->L922-1_T0_S2: Formula: (not (= v_set_out_port_0.action_run_18 set_out_port_0.action.NoAction_20))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_18}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_18}  AuxVars[]  AssignedVars[] 29058#L922-1_T0_S2 [2877] L922-1_T0_S2-->set_out_port_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29278#set_out_port_0.applyEXIT_T0_S2 >[4341] set_out_port_0.applyEXIT_T0_S2-->L850-1-D346: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29414#L850-1-D346 [2956] L850-1-D346-->L850-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28768#L850-1_T0_S2 [3174] L850-1_T0_S2-->L850-1_T0_S2-D34: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 29723#L850-1_T0_S2-D34 [3523] L850-1_T0_S2-D34-->fwd_pkt_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30054#fwd_pkt_0.applyENTRY_T0_S2 [3491] fwd_pkt_0.applyENTRY_T0_S2-->L712_T0_S2: Formula: (not (= fwd_pkt_0.action.fwd v_fwd_pkt_0.action_run_16))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_16}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_16}  AuxVars[]  AssignedVars[] 28767#L712_T0_S2 [2649] L712_T0_S2-->L712-1_T0_S2: Formula: (not (= v_fwd_pkt_0.action_run_22 fwd_pkt_0.action.NoAction_19))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_22}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_22}  AuxVars[]  AssignedVars[] 28770#L712-1_T0_S2 [3274] L712-1_T0_S2-->fwd_pkt_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30355#fwd_pkt_0.applyEXIT_T0_S2 >[4103] fwd_pkt_0.applyEXIT_T0_S2-->L803-D277: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30161#L803-D277 [3631] L803-D277-->L803_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30162#L803_T0_S2 [3477] L803_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30425#ingressEXIT_T0_S2 >[4513] ingressEXIT_T0_S2-->L861-D289: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30424#L861-D289 [3193] L861-D289-->L861_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28765#L861_T0_S2 [3287] L861_T0_S2-->L861_T0_S2-D22: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 30147#L861_T0_S2-D22 [3611] L861_T0_S2-D22-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28764#egressFINAL_T0_S2 [2647] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28766#egressEXIT_T0_S2 >[4162] egressEXIT_T0_S2-->L862-D337: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30422#L862-D337 [3578] L862-D337-->L862_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30420#L862_T0_S2 [3252] L862_T0_S2-->L862_T0_S2-D127: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 30421#L862_T0_S2-D127 [3787] L862_T0_S2-D127-->computeChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30423#computeChecksumFINAL_T0_S2 [3273] computeChecksumFINAL_T0_S2-->computeChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30419#computeChecksumEXIT_T0_S2 >[4427] computeChecksumEXIT_T0_S2-->L863-D214: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30418#L863-D214 [3381] L863-D214-->L863_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30010#L863_T0_S2 [3445] L863_T0_S2-->L865_T0_S2: Formula: (not v_forward_32)  InVars {forward=v_forward_32}  OutVars{forward=v_forward_32}  AuxVars[]  AssignedVars[] 30011#L865_T0_S2 [3820] L865_T0_S2-->L864-1_T0_S2: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 29015#L864-1_T0_S2 [2748] L864-1_T0_S2-->L868_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_164 v_meta.local_metadata.pkt_par_40))) (or (and v__p4ltl_0_9 .cse0) (and (not .cse0) (not v__p4ltl_0_9))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_40, meta.local_metadata.out_port=v_meta.local_metadata.out_port_164}  OutVars{_p4ltl_0=v__p4ltl_0_9, meta.local_metadata.out_port=v_meta.local_metadata.out_port_164, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_40}  AuxVars[]  AssignedVars[_p4ltl_0] 29016#L868_T0_S2 [3352] L868_T0_S2-->L869_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_71 0))) (or (and (not .cse0) (not v__p4ltl_1_10)) (and v__p4ltl_1_10 .cse0)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_71}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_71, _p4ltl_1=v__p4ltl_1_10}  AuxVars[]  AssignedVars[_p4ltl_1] 29920#L869_T0_S2 [3547] L869_T0_S2-->L870_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_41 0))) (or (and v__p4ltl_2_11 (not .cse0)) (and (not v__p4ltl_2_11) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_41}  OutVars{_p4ltl_2=v__p4ltl_2_11, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_41}  AuxVars[]  AssignedVars[_p4ltl_2] 30101#L870_T0_S2 [3943] L870_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_167 0))) (or (and v__p4ltl_3_12 (not .cse0)) (and (not v__p4ltl_3_12) .cse0)))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_167}  OutVars{_p4ltl_3=v__p4ltl_3_12, meta.local_metadata.out_port=v_meta.local_metadata.out_port_167}  AuxVars[]  AssignedVars[_p4ltl_3] 29303#mainFINAL_T0_S2 [2895] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29304#mainEXIT_T0_S2 >[4491] mainEXIT_T0_S2-->L876-1-D271: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29618#L876-1-D271 [3090] L876-1-D271-->L876-1_accept_S5: Formula: (and (not v__p4ltl_1_7) v_hdr.dfsTag.valid_28 (not v__p4ltl_0_8) (or v__p4ltl_3_10 v__p4ltl_2_10))  InVars {_p4ltl_2=v__p4ltl_2_10, hdr.dfsTag.valid=v_hdr.dfsTag.valid_28, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_7}  OutVars{_p4ltl_2=v__p4ltl_2_10, hdr.dfsTag.valid=v_hdr.dfsTag.valid_28, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_7}  AuxVars[]  AssignedVars[] 29554#L876-1_accept_S5 
[2023-01-16 02:43:36,996 INFO  L754   eck$LassoCheckResult]: Loop: 29554#L876-1_accept_S5 [3048] L876-1_accept_S5-->L876_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28774#L876_accept_S5 [2711] L876_accept_S5-->L876_accept_S5-D117: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 28941#L876_accept_S5-D117 [3375] L876_accept_S5-D117-->mainENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28703#mainENTRY_accept_S5 [3605] mainENTRY_accept_S5-->mainENTRY_accept_S5-D102: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 30142#mainENTRY_accept_S5-D102 [3881] mainENTRY_accept_S5-D102-->havocProcedureENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29458#havocProcedureENTRY_accept_S5 [2980] havocProcedureENTRY_accept_S5-->L720_accept_S5: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 29459#L720_accept_S5 [3215] L720_accept_S5-->L721_accept_S5: Formula: (not v_forward_25)  InVars {}  OutVars{forward=v_forward_25}  AuxVars[]  AssignedVars[forward] 29777#L721_accept_S5 [3788] L721_accept_S5-->L722_accept_S5: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 29580#L722_accept_S5 [3068] L722_accept_S5-->L723_accept_S5: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 29581#L723_accept_S5 [3128] L723_accept_S5-->L724_accept_S5: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 29666#L724_accept_S5 [3716] L724_accept_S5-->L725_accept_S5: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 29085#L725_accept_S5 [2777] L725_accept_S5-->L726_accept_S5: Formula: (= v_standard_metadata.deq_timedelta_10 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 29086#L726_accept_S5 [2784] L726_accept_S5-->L727_accept_S5: Formula: (= v_standard_metadata.deq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 29094#L727_accept_S5 [3198] L727_accept_S5-->L728_accept_S5: Formula: (= v_standard_metadata.ingress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 29757#L728_accept_S5 [3849] L728_accept_S5-->L729_accept_S5: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 29976#L729_accept_S5 [3407] L729_accept_S5-->L730_accept_S5: Formula: (= v_standard_metadata.mcast_grp_10 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 29401#L730_accept_S5 [2949] L730_accept_S5-->L731_accept_S5: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 29223#L731_accept_S5 [2841] L731_accept_S5-->L732_accept_S5: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 29224#L732_accept_S5 [3795] L732_accept_S5-->L733_accept_S5: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 29210#L733_accept_S5 [2833] L733_accept_S5-->L734_accept_S5: Formula: (= v_meta.local_metadata.starting_port_21 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_21}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 29073#L734_accept_S5 [2771] L734_accept_S5-->L735_accept_S5: Formula: (= v_meta.local_metadata.all_ports_28 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_28}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 29074#L735_accept_S5 [2917] L735_accept_S5-->L736_accept_S5: Formula: (= v_meta.local_metadata.out_port_xor_15 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_15}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 29344#L736_accept_S5 [3026] L736_accept_S5-->L737_accept_S5: Formula: (= v_meta.local_metadata.pkt_curr_39 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_39}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 29531#L737_accept_S5 [3058] L737_accept_S5-->L738_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_34 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_34}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 28702#L738_accept_S5 [2625] L738_accept_S5-->L739_accept_S5: Formula: (= v_meta.local_metadata.out_port_139 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_139}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 28704#L739_accept_S5 [3436] L739_accept_S5-->L740_accept_S5: Formula: (= v_meta.local_metadata.if_out_failed_24 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_24}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 29482#L740_accept_S5 [2996] L740_accept_S5-->L741_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_29 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_29}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 29483#L741_accept_S5 [3085] L741_accept_S5-->L742_accept_S5: Formula: (= v_meta.local_metadata.is_dest_9 0)  InVars {}  OutVars{meta.local_metadata.is_dest=v_meta.local_metadata.is_dest_9}  AuxVars[]  AssignedVars[meta.local_metadata.is_dest] 29607#L742_accept_S5 [3380] L742_accept_S5-->L743_accept_S5: Formula: (= v_meta.local_metadata.is_completed_63 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_63}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 29205#L743_accept_S5 [2831] L743_accept_S5-->L744_accept_S5: Formula: (not v_hdr.dfsTag.valid_22)  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_22}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 29206#L744_accept_S5 [3579] L744_accept_S5-->L745_accept_S5: Formula: (= (store v_emit_12 v_hdr.dfsTag_2 false) v_emit_11)  InVars {emit=v_emit_12, hdr.dfsTag=v_hdr.dfsTag_2}  OutVars{emit=v_emit_11, hdr.dfsTag=v_hdr.dfsTag_2}  AuxVars[]  AssignedVars[emit] 29597#L745_accept_S5 [3079] L745_accept_S5-->L746_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_22}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_curr] 29598#L746_accept_S5 [3574] L746_accept_S5-->L747_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_curr_18) (<= v_hdr.dfsTag.pkt_v1_curr_18 256))  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_18}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_18}  AuxVars[]  AssignedVars[] 29952#L747_accept_S5 [3384] L747_accept_S5-->L748_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_21}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_par] 29953#L748_accept_S5 [3890] L748_accept_S5-->L749_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_par_20) (<= v_hdr.dfsTag.pkt_v1_par_20 256))  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_20}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_20}  AuxVars[]  AssignedVars[] 30314#L749_accept_S5 [3977] L749_accept_S5-->L750_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_curr] 30297#L750_accept_S5 [3844] L750_accept_S5-->L751_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_curr_11) (<= v_hdr.dfsTag.pkt_v2_curr_11 256))  InVars {hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_11}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_11}  AuxVars[]  AssignedVars[] 29188#L751_accept_S5 [2824] L751_accept_S5-->L752_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_13}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_par] 29189#L752_accept_S5 [3465] L752_accept_S5-->L753_accept_S5: Formula: (and (<= v_hdr.dfsTag.pkt_v2_par_10 256) (<= 0 v_hdr.dfsTag.pkt_v2_par_10))  InVars {hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_10}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_10}  AuxVars[]  AssignedVars[] 30030#L753_accept_S5 [3734] L753_accept_S5-->L754_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_curr] 30045#L754_accept_S5 [3482] L754_accept_S5-->L755_accept_S5: Formula: (and (<= v_hdr.dfsTag.pkt_v3_curr_10 256) (<= 0 v_hdr.dfsTag.pkt_v3_curr_10))  InVars {hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_10}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_10}  AuxVars[]  AssignedVars[] 29905#L755_accept_S5 [3334] L755_accept_S5-->L756_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_14}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_par] 29314#L756_accept_S5 [2900] L756_accept_S5-->L757_accept_S5: Formula: (and (<= v_hdr.dfsTag.pkt_v3_par_13 256) (<= 0 v_hdr.dfsTag.pkt_v3_par_13))  InVars {hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_13}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_13}  AuxVars[]  AssignedVars[] 28983#L757_accept_S5 [2733] L757_accept_S5-->L758_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_curr] 28984#L758_accept_S5 [3782] L758_accept_S5-->L759_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v4_curr_13) (<= v_hdr.dfsTag.pkt_v4_curr_13 256))  InVars {hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_13}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_13}  AuxVars[]  AssignedVars[] 29407#L759_accept_S5 [2953] L759_accept_S5-->L760_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_par] 28822#L760_accept_S5 [2672] L760_accept_S5-->L761_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v4_par_13) (<= v_hdr.dfsTag.pkt_v4_par_13 256))  InVars {hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_13}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_13}  AuxVars[]  AssignedVars[] 28823#L761_accept_S5 [3862] L761_accept_S5-->L762_accept_S5: Formula: (not v_hdr.ff_tags.valid_15)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_15}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 28771#L762_accept_S5 [2650] L762_accept_S5-->L763_accept_S5: Formula: (= v_emit_21 (store v_emit_22 v_hdr.ff_tags_4 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_22}  OutVars{hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_21}  AuxVars[]  AssignedVars[emit] 28772#L763_accept_S5 [2799] L763_accept_S5-->L764_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_11}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 29126#L764_accept_S5 [3052] L764_accept_S5-->L765_accept_S5: Formula: (and (<= v_hdr.ff_tags.preamble_9 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_9))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  AuxVars[]  AssignedVars[] 29558#L765_accept_S5 [3720] L765_accept_S5-->L766_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 29705#L766_accept_S5 [3158] L766_accept_S5-->L767_accept_S5: Formula: (and (<= v_hdr.ff_tags.shortest_path_13 256) (<= 0 v_hdr.ff_tags.shortest_path_13))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_13}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_13}  AuxVars[]  AssignedVars[] 29706#L767_accept_S5 [3288] L767_accept_S5-->L768_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_34}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 29428#L768_accept_S5 [2968] L768_accept_S5-->L769_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.path_length_31) (<= v_hdr.ff_tags.path_length_31 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_31}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_31}  AuxVars[]  AssignedVars[] 29429#L769_accept_S5 [3923] L769_accept_S5-->L770_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 30102#L770_accept_S5 [3552] L770_accept_S5-->L771_accept_S5: Formula: (and (<= v_hdr.ff_tags.is_edge_13 2) (<= 0 v_hdr.ff_tags.is_edge_13))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_13}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_13}  AuxVars[]  AssignedVars[] 30103#L771_accept_S5 [3947] L771_accept_S5-->L772_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_22}  AuxVars[]  AssignedVars[hdr.ff_tags.dfs_start] 29146#L772_accept_S5 [2808] L772_accept_S5-->L773_accept_S5: Formula: (and (<= v_hdr.ff_tags.dfs_start_17 2) (<= 0 v_hdr.ff_tags.dfs_start_17))  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_17}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_17}  AuxVars[]  AssignedVars[] 29147#L773_accept_S5 [3289] L773_accept_S5-->L774_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_12}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 29828#L774_accept_S5 [3258] L774_accept_S5-->L775_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_12}  AuxVars[]  AssignedVars[default_route_0.action_run] 29821#L775_accept_S5 [3254] L775_accept_S5-->L776_accept_S5: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_25}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 29822#L776_accept_S5 [3682] L776_accept_S5-->L777_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_11}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 30057#L777_accept_S5 [3496] L777_accept_S5-->L778_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_13}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 30058#L778_accept_S5 [3886] L778_accept_S5-->L779_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_11}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 30242#L779_accept_S5 [3753] L779_accept_S5-->L780_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_14}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 28817#L780_accept_S5 [2670] L780_accept_S5-->L781_accept_S5: Formula: true  InVars {}  OutVars{start_dfs_0.action_run=v_start_dfs_0.action_run_13}  AuxVars[]  AssignedVars[start_dfs_0.action_run] 28818#L781_accept_S5 [3411] L781_accept_S5-->L782_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_11}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 29983#L782_accept_S5 [3426] L782_accept_S5-->L783_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_13}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 29996#L783_accept_S5 [3454] L783_accept_S5-->L784_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_10}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 29328#L784_accept_S5 [2908] L784_accept_S5-->L785_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_13}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 29329#L785_accept_S5 [3006] L785_accept_S5-->L786_accept_S5: Formula: true  InVars {}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_14}  AuxVars[]  AssignedVars[_curr_eq_ingress.action_run] 28803#L786_accept_S5 [2666] L786_accept_S5-->L787_accept_S5: Formula: true  InVars {}  OutVars{_curr_eq_zero.action_run=v__curr_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_curr_eq_zero.action_run] 28804#L787_accept_S5 [3137] L787_accept_S5-->L788_accept_S5: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_12}  AuxVars[]  AssignedVars[_hit_depth.action_run] 29680#L788_accept_S5 [3195] L788_accept_S5-->L789_accept_S5: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_12}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 29737#L789_accept_S5 [3184] L789_accept_S5-->L790_accept_S5: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_14}  AuxVars[]  AssignedVars[_if_status.action_run] 29676#L790_accept_S5 [3134] L790_accept_S5-->L791_accept_S5: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_13}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 29677#L791_accept_S5 [3804] L791_accept_S5-->L792_accept_S5: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_26}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 30279#L792_accept_S5 [3858] L792_accept_S5-->L793_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_state=v__set_egress_port._starting_port_meta_0.port_state_10}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_state] 30304#L793_accept_S5 [3892] L793_accept_S5-->L794_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_25}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 29159#L794_accept_S5 [2814] L794_accept_S5-->L795_accept_S5: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_14}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 29160#L795_accept_S5 [3377] L795_accept_S5-->L796_accept_S5: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_24}  AuxVars[]  AssignedVars[_to_parent.action_run] 29172#L796_accept_S5 [2818] L796_accept_S5-->havocProcedureFINAL_accept_S5: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_12}  AuxVars[]  AssignedVars[_try_next.action_run] 29173#havocProcedureFINAL_accept_S5 [3374] havocProcedureFINAL_accept_S5-->havocProcedureEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29945#havocProcedureEXIT_accept_S5 >[4316] havocProcedureEXIT_accept_S5-->L858-D192: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29954#L858-D192 [3386] L858-D192-->L858_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29712#L858_accept_S5 [3887] L858_accept_S5-->L858_accept_S5-D57: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 30309#L858_accept_S5-D57 [4020] L858_accept_S5-D57-->_parser_ParserImplENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29301#_parser_ParserImplENTRY_accept_S5 [4007] _parser_ParserImplENTRY_accept_S5-->_parser_ParserImplENTRY_accept_S5-D93: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 29610#_parser_ParserImplENTRY_accept_S5-D93 [3086] _parser_ParserImplENTRY_accept_S5-D93-->startENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29611#startENTRY_accept_S5 [3648] startENTRY_accept_S5-->L932_accept_S5: Formula: v_hdr.ff_tags.valid_18  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_18}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 30009#L932_accept_S5 [3444] L932_accept_S5-->L933_accept_S5: Formula: v_hdr.dfsTag.valid_31  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_31}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 29872#L933_accept_S5 [3298] L933_accept_S5-->L934_accept_S5: Formula: (= v_meta.local_metadata.pkt_curr_44 v_hdr.dfsTag.pkt_v1_curr_25)  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_25}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_44, hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 29873#L934_accept_S5 [3937] L934_accept_S5-->L935_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_47 v_hdr.dfsTag.pkt_v1_par_24)  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_24}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_47, hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 30148#L935_accept_S5 [3612] L935_accept_S5-->L936_accept_S5: Formula: (= v_hdr.ff_tags.dfs_start_24 v_meta.local_metadata.pkt_start_33)  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_24}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_33, hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 29103#L936_accept_S5 [3793] L936_accept_S5-->L936_accept_S5-D66: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 30274#L936_accept_S5-D66 [3959] L936_accept_S5-D66-->acceptFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30269#acceptFINAL_accept_S5 [3786] acceptFINAL_accept_S5-->acceptEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29102#acceptEXIT_accept_S5 >[4119] acceptEXIT_accept_S5-->startFINAL-D324: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29104#startFINAL-D324 [3658] startFINAL-D324-->startFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30074#startFINAL_accept_S5 [3525] startFINAL_accept_S5-->startEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29300#startEXIT_accept_S5 >[4467] startEXIT_accept_S5-->_parser_ParserImplFINAL-D240: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29302#_parser_ParserImplFINAL-D240 [4001] _parser_ParserImplFINAL-D240-->_parser_ParserImplFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29711#_parser_ParserImplFINAL_accept_S5 [3164] _parser_ParserImplFINAL_accept_S5-->_parser_ParserImplEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29713#_parser_ParserImplEXIT_accept_S5 >[4561] _parser_ParserImplEXIT_accept_S5-->L859-D318: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29974#L859-D318 [3401] L859-D318-->L859_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29672#L859_accept_S5 [3132] L859_accept_S5-->L859_accept_S5-D132: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 29673#L859_accept_S5-D132 [3805] L859_accept_S5-D132-->verifyChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30280#verifyChecksumFINAL_accept_S5 [3850] verifyChecksumFINAL_accept_S5-->verifyChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30299#verifyChecksumEXIT_accept_S5 >[4385] verifyChecksumEXIT_accept_S5-->L860-D315: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30041#L860-D315 [3479] L860-D315-->L860_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28684#L860_accept_S5 [3208] L860_accept_S5-->L860_accept_S5-D171: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 29767#L860_accept_S5-D171 [3729] L860_accept_S5-D171-->ingressENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30229#ingressENTRY_accept_S5 [3953] ingressENTRY_accept_S5-->L804_accept_S5: Formula: v_hdr.dfsTag.valid_17  InVars {hdr.dfsTag.valid=v_hdr.dfsTag.valid_17}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_17}  AuxVars[]  AssignedVars[] 29090#L804_accept_S5 [2782] L804_accept_S5-->L811_accept_S5: Formula: (not (= v_meta.local_metadata.pkt_start_26 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_26}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_26}  AuxVars[]  AssignedVars[] 29091#L811_accept_S5 [3842] L811_accept_S5-->L811-1_accept_S5: Formula: (not (= v_meta.local_metadata.pkt_curr_38 0))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_38}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_38}  AuxVars[]  AssignedVars[] 29167#L811-1_accept_S5 [3630] L811-1_accept_S5-->L811-1_accept_S5-D18: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 29903#L811-1_accept_S5-D18 [3333] L811-1_accept_S5-D18-->_curr_eq_ingress.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29904#_curr_eq_ingress.applyENTRY_accept_S5 [3620] _curr_eq_ingress.applyENTRY_accept_S5-->L437_accept_S5: Formula: (not (= _curr_eq_ingress.action._set_next_port_0 v__curr_eq_ingress.action_run_16))  InVars {_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_16}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_16}  AuxVars[]  AssignedVars[] 30154#L437_accept_S5 [3779] L437_accept_S5-->L437-1_accept_S5: Formula: (not (= v__curr_eq_ingress.action_run_18 _curr_eq_ingress.action.NoAction_24))  InVars {_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_18}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_18}  AuxVars[]  AssignedVars[] 29376#L437-1_accept_S5 [2999] L437-1_accept_S5-->_curr_eq_ingress.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29488#_curr_eq_ingress.applyEXIT_accept_S5 >[4532] _curr_eq_ingress.applyEXIT_accept_S5-->L814-D327: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29230#L814-D327 [2845] L814-D327-->L814_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29231#L814_accept_S5 [2967] L814_accept_S5-->L815_accept_S5: Formula: (not (= 5 v_meta.local_metadata.out_port_110))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_110}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_110}  AuxVars[]  AssignedVars[] 29427#L815_accept_S5 [3219] L815_accept_S5-->L818_accept_S5: Formula: (not (= v_meta.local_metadata.is_completed_54 0))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_54}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_54}  AuxVars[]  AssignedVars[] 29806#L818_accept_S5 [3956] L818_accept_S5-->L840_accept_S5: Formula: (not (= v_meta.local_metadata.is_completed_60 1))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_60}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_60}  AuxVars[]  AssignedVars[] 29266#L840_accept_S5 [2873] L840_accept_S5-->L850_accept_S5: Formula: (not (= v_meta.local_metadata.is_completed_40 1))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_40}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_40}  AuxVars[]  AssignedVars[] 28689#L850_accept_S5 [3323] L850_accept_S5-->L850_accept_S5-D126: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 28688#L850_accept_S5-D126 [2619] L850_accept_S5-D126-->set_out_port_0.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28690#set_out_port_0.applyENTRY_accept_S5 [2635] set_out_port_0.applyENTRY_accept_S5-->L922_accept_S5: Formula: (not (= set_out_port_0.action.set_out_meta v_set_out_port_0.action_run_20))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_20}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_20}  AuxVars[]  AssignedVars[] 28731#L922_accept_S5 [3154] L922_accept_S5-->L922-1_accept_S5: Formula: (not (= v_set_out_port_0.action_run_26 set_out_port_0.action.NoAction_20))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_26}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_26}  AuxVars[]  AssignedVars[] 29626#L922-1_accept_S5 [3243] L922-1_accept_S5-->set_out_port_0.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29503#set_out_port_0.applyEXIT_accept_S5 >[4547] set_out_port_0.applyEXIT_accept_S5-->L850-1-D348: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29504#L850-1-D348 [3743] L850-1-D348-->L850-1_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28806#L850-1_accept_S5 [2795] L850-1_accept_S5-->L850-1_accept_S5-D36: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 28805#L850-1_accept_S5-D36 [2667] L850-1_accept_S5-D36-->fwd_pkt_0.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28807#fwd_pkt_0.applyENTRY_accept_S5 [3911] fwd_pkt_0.applyENTRY_accept_S5-->L712_accept_S5: Formula: (not (= fwd_pkt_0.action.fwd v_fwd_pkt_0.action_run_18))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_18}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_18}  AuxVars[]  AssignedVars[] 30212#L712_accept_S5 [3710] L712_accept_S5-->L712-1_accept_S5: Formula: (not (= v_fwd_pkt_0.action_run_24 fwd_pkt_0.action.NoAction_19))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_24}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_24}  AuxVars[]  AssignedVars[] 29380#L712-1_accept_S5 [2876] L712-1_accept_S5-->fwd_pkt_0.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29522#fwd_pkt_0.applyEXIT_accept_S5 >[4407] fwd_pkt_0.applyEXIT_accept_S5-->L803-D279: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29523#L803-D279 [2933] L803-D279-->L803_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28955#L803_accept_S5 [2718] L803_accept_S5-->ingressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28956#ingressEXIT_accept_S5 >[4181] ingressEXIT_accept_S5-->L861-D291: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30183#L861-D291 [3663] L861-D291-->L861_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29663#L861_accept_S5 [4003] L861_accept_S5-->L861_accept_S5-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 29662#L861_accept_S5-D24 [3125] L861_accept_S5-D24-->egressFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29664#egressFINAL_accept_S5 [3853] egressFINAL_accept_S5-->egressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30068#egressEXIT_accept_S5 >[4429] egressEXIT_accept_S5-->L862-D339: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29816#L862-D339 [3247] L862-D339-->L862_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29342#L862_accept_S5 [3589] L862_accept_S5-->L862_accept_S5-D129: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 30129#L862_accept_S5-D129 [3628] L862_accept_S5-D129-->computeChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29341#computeChecksumFINAL_accept_S5 [2916] computeChecksumFINAL_accept_S5-->computeChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29343#computeChecksumEXIT_accept_S5 >[4061] computeChecksumEXIT_accept_S5-->L863-D216: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30100#L863-D216 [3796] L863-D216-->L863_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29931#L863_accept_S5 [3361] L863_accept_S5-->L865_accept_S5: Formula: (not v_forward_28)  InVars {forward=v_forward_28}  OutVars{forward=v_forward_28}  AuxVars[]  AssignedVars[] 29932#L865_accept_S5 [3878] L865_accept_S5-->L864-1_accept_S5: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 30308#L864-1_accept_S5 [3961] L864-1_accept_S5-->L868_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_166 v_meta.local_metadata.pkt_par_45))) (or (and v__p4ltl_0_11 .cse0) (and (not v__p4ltl_0_11) (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45, meta.local_metadata.out_port=v_meta.local_metadata.out_port_166}  OutVars{_p4ltl_0=v__p4ltl_0_11, meta.local_metadata.out_port=v_meta.local_metadata.out_port_166, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45}  AuxVars[]  AssignedVars[_p4ltl_0] 29105#L868_accept_S5 [2786] L868_accept_S5-->L869_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_70 0))) (or (and (not v__p4ltl_1_9) (not .cse0)) (and .cse0 v__p4ltl_1_9)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_70}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_70, _p4ltl_1=v__p4ltl_1_9}  AuxVars[]  AssignedVars[_p4ltl_1] 28773#L869_accept_S5 [2651] L869_accept_S5-->L870_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_42 0))) (or (and v__p4ltl_2_12 (not .cse0)) (and (not v__p4ltl_2_12) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_42}  OutVars{_p4ltl_2=v__p4ltl_2_12, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_42}  AuxVars[]  AssignedVars[_p4ltl_2] 28775#L870_accept_S5 [3739] L870_accept_S5-->mainFINAL_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_168 0))) (or (and .cse0 (not v__p4ltl_3_13)) (and v__p4ltl_3_13 (not .cse0))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_168}  OutVars{_p4ltl_3=v__p4ltl_3_13, meta.local_metadata.out_port=v_meta.local_metadata.out_port_168}  AuxVars[]  AssignedVars[_p4ltl_3] 29050#mainFINAL_accept_S5 [2764] mainFINAL_accept_S5-->mainEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 29051#mainEXIT_accept_S5 >[4374] mainEXIT_accept_S5-->L876-1-D273: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30199#L876-1-D273 [3870] L876-1-D273-->L876-1_accept_S5: Formula: (and (or v__p4ltl_3_6 v__p4ltl_2_6) v_hdr.dfsTag.valid_24)  InVars {_p4ltl_2=v__p4ltl_2_6, hdr.dfsTag.valid=v_hdr.dfsTag.valid_24, _p4ltl_3=v__p4ltl_3_6}  OutVars{_p4ltl_2=v__p4ltl_2_6, hdr.dfsTag.valid=v_hdr.dfsTag.valid_24, _p4ltl_3=v__p4ltl_3_6}  AuxVars[]  AssignedVars[] 29554#L876-1_accept_S5 
[2023-01-16 02:43:36,996 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 02:43:36,996 INFO  L85        PathProgramCache]: Analyzing trace with hash 470169028, now seen corresponding path program 1 times
[2023-01-16 02:43:36,997 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 02:43:36,997 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1274987035]
[2023-01-16 02:43:36,997 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 02:43:36,997 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 02:43:37,014 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:37,076 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 02:43:37,081 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:37,124 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 02:43:37,128 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:37,133 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 84
[2023-01-16 02:43:37,134 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:37,139 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 02:43:37,140 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:37,141 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-01-16 02:43:37,141 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:37,142 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 104
[2023-01-16 02:43:37,142 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:37,150 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 109
[2023-01-16 02:43:37,152 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:37,156 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-01-16 02:43:37,157 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:37,158 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 02:43:37,159 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:37,162 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 17
[2023-01-16 02:43:37,163 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:37,168 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 24
[2023-01-16 02:43:37,168 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:37,169 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 144
[2023-01-16 02:43:37,170 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:37,170 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 149
[2023-01-16 02:43:37,171 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:37,172 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 167
[2023-01-16 02:43:37,180 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:37,226 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 02:43:37,230 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:37,245 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 84
[2023-01-16 02:43:37,246 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:37,248 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 02:43:37,249 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:37,250 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-01-16 02:43:37,250 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:37,250 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 104
[2023-01-16 02:43:37,251 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:37,252 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 109
[2023-01-16 02:43:37,254 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:37,269 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 02:43:37,269 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:37,270 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 15
[2023-01-16 02:43:37,271 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:37,272 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 22
[2023-01-16 02:43:37,272 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:37,273 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 142
[2023-01-16 02:43:37,274 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:37,275 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 147
[2023-01-16 02:43:37,275 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:37,277 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 02:43:37,277 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 02:43:37,277 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1274987035]
[2023-01-16 02:43:37,277 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1274987035] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 02:43:37,277 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 02:43:37,277 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [16] imperfect sequences [] total 16
[2023-01-16 02:43:37,277 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1778403704]
[2023-01-16 02:43:37,277 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 02:43:37,278 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 02:43:37,278 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 02:43:37,278 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 16 interpolants.
[2023-01-16 02:43:37,278 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=53, Invalid=187, Unknown=0, NotChecked=0, Total=240
[2023-01-16 02:43:37,279 INFO  L87              Difference]: Start difference. First operand 1880 states and 2070 transitions. cyclomatic complexity: 193 Second operand  has 16 states, 16 states have (on average 17.375) internal successors, (278), 7 states have internal predecessors, (278), 6 states have call successors, (26), 10 states have call predecessors, (26), 4 states have return successors, (25), 6 states have call predecessors, (25), 6 states have call successors, (25)
[2023-01-16 02:43:43,584 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 02:43:43,584 INFO  L93              Difference]: Finished difference Result 3225 states and 3965 transitions.
[2023-01-16 02:43:43,585 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 57 states. 
[2023-01-16 02:43:43,585 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 3225 states and 3965 transitions.
[2023-01-16 02:43:43,595 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 6
[2023-01-16 02:43:43,607 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 3225 states to 3225 states and 3965 transitions.
[2023-01-16 02:43:43,607 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 1074
[2023-01-16 02:43:43,608 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 1074
[2023-01-16 02:43:43,608 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 3225 states and 3965 transitions.
[2023-01-16 02:43:43,611 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 02:43:43,612 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 3225 states and 3965 transitions.
[2023-01-16 02:43:43,613 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 3225 states and 3965 transitions.
[2023-01-16 02:43:43,638 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 3225 to 1879.
[2023-01-16 02:43:43,640 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 1879 states, 1380 states have (on average 1.1311594202898552) internal successors, (1561), 1386 states have internal predecessors, (1561), 230 states have call successors, (230), 230 states have call predecessors, (230), 269 states have return successors, (272), 263 states have call predecessors, (272), 229 states have call successors, (272)
[2023-01-16 02:43:43,642 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 1879 states to 1879 states and 2063 transitions.
[2023-01-16 02:43:43,642 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 1879 states and 2063 transitions.
[2023-01-16 02:43:43,642 INFO  L399   stractBuchiCegarLoop]: Abstraction has 1879 states and 2063 transitions.
[2023-01-16 02:43:43,642 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 7 ============
[2023-01-16 02:43:43,642 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 1879 states and 2063 transitions.
[2023-01-16 02:43:43,645 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 02:43:43,645 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 02:43:43,645 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 02:43:43,647 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 02:43:43,647 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 02:43:43,649 INFO  L752   eck$LassoCheckResult]: Stem: 34875#ULTIMATE.startENTRY_NONWA [2739] ULTIMATE.startENTRY_NONWA-->L876-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 34932#L876-1_T1_init [3045] L876-1_T1_init-->L876_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34926#L876_T1_init [3424] L876_T1_init-->L876_T1_init-D116: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 35216#L876_T1_init-D116 [2882] L876_T1_init-D116-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34786#mainENTRY_T1_init [3857] mainENTRY_T1_init-->mainENTRY_T1_init-D101: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 35056#mainENTRY_T1_init-D101 [2798] mainENTRY_T1_init-D101-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35057#havocProcedureENTRY_T1_init [2997] havocProcedureENTRY_T1_init-->L720_T1_init: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 35421#L720_T1_init [3210] L720_T1_init-->L721_T1_init: Formula: (not v_forward_26)  InVars {}  OutVars{forward=v_forward_26}  AuxVars[]  AssignedVars[forward] 35704#L721_T1_init [3422] L721_T1_init-->L722_T1_init: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 35928#L722_T1_init [3457] L722_T1_init-->L723_T1_init: Formula: (= v_standard_metadata.packet_length_10 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 35958#L723_T1_init [3632] L723_T1_init-->L724_T1_init: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 35493#L724_T1_init [3053] L724_T1_init-->L725_T1_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 35342#L725_T1_init [2954] L725_T1_init-->L726_T1_init: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 35343#L726_T1_init [3472] L726_T1_init-->L727_T1_init: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 35969#L727_T1_init [3874] L727_T1_init-->L728_T1_init: Formula: (= v_standard_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 35044#L728_T1_init [2790] L728_T1_init-->L729_T1_init: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 35045#L729_T1_init [3201] L729_T1_init-->L730_T1_init: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 35662#L730_T1_init [3179] L730_T1_init-->L731_T1_init: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 34895#L731_T1_init [2720] L731_T1_init-->L732_T1_init: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 34896#L732_T1_init [2944] L732_T1_init-->L733_T1_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 35322#L733_T1_init [3522] L733_T1_init-->L734_T1_init: Formula: (= v_meta.local_metadata.starting_port_22 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_22}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 35552#L734_T1_init [3091] L734_T1_init-->L735_T1_init: Formula: (= v_meta.local_metadata.all_ports_27 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_27}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 35553#L735_T1_init [3488] L735_T1_init-->L736_T1_init: Formula: (= v_meta.local_metadata.out_port_xor_16 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_16}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 35210#L736_T1_init [2878] L736_T1_init-->L737_T1_init: Formula: (= v_meta.local_metadata.pkt_curr_41 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_41}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 35211#L737_T1_init [3927] L737_T1_init-->L738_T1_init: Formula: (= v_meta.local_metadata.pkt_par_35 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_35}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 35899#L738_T1_init [3393] L738_T1_init-->L739_T1_init: Formula: (= v_meta.local_metadata.out_port_140 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_140}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 35900#L739_T1_init [3594] L739_T1_init-->L740_T1_init: Formula: (= v_meta.local_metadata.if_out_failed_23 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_23}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 35402#L740_T1_init [2985] L740_T1_init-->L741_T1_init: Formula: (= v_meta.local_metadata.pkt_start_31 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_31}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 35403#L741_T1_init [3366] L741_T1_init-->L742_T1_init: Formula: (= v_meta.local_metadata.is_dest_8 0)  InVars {}  OutVars{meta.local_metadata.is_dest=v_meta.local_metadata.is_dest_8}  AuxVars[]  AssignedVars[meta.local_metadata.is_dest] 35766#L742_T1_init [3264] L742_T1_init-->L743_T1_init: Formula: (= v_meta.local_metadata.is_completed_64 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_64}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 35489#L743_T1_init [3050] L743_T1_init-->L744_T1_init: Formula: (not v_hdr.dfsTag.valid_23)  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_23}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 35490#L744_T1_init [3723] L744_T1_init-->L745_T1_init: Formula: (= (store v_emit_14 v_hdr.dfsTag_3 false) v_emit_13)  InVars {emit=v_emit_14, hdr.dfsTag=v_hdr.dfsTag_3}  OutVars{emit=v_emit_13, hdr.dfsTag=v_hdr.dfsTag_3}  AuxVars[]  AssignedVars[emit] 35715#L745_T1_init [3221] L745_T1_init-->L746_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_20}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_curr] 35581#L746_T1_init [3109] L746_T1_init-->L747_T1_init: Formula: (and (<= v_hdr.dfsTag.pkt_v1_curr_19 256) (<= 0 v_hdr.dfsTag.pkt_v1_curr_19))  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_19}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_19}  AuxVars[]  AssignedVars[] 35199#L747_T1_init [2874] L747_T1_init-->L748_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_18}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_par] 35200#L748_T1_init [3702] L748_T1_init-->L749_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_par_22) (<= v_hdr.dfsTag.pkt_v1_par_22 256))  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_22}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_22}  AuxVars[]  AssignedVars[] 36130#L749_T1_init [3681] L749_T1_init-->L750_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_10}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_curr] 35267#L750_T1_init [2912] L750_T1_init-->L751_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_curr_12) (<= v_hdr.dfsTag.pkt_v2_curr_12 256))  InVars {hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_12}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_12}  AuxVars[]  AssignedVars[] 35268#L751_T1_init [3055] L751_T1_init-->L752_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_14}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_par] 35495#L752_T1_init [3563] L752_T1_init-->L753_T1_init: Formula: (and (<= v_hdr.dfsTag.pkt_v2_par_9 256) (<= 0 v_hdr.dfsTag.pkt_v2_par_9))  InVars {hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_9}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_9}  AuxVars[]  AssignedVars[] 36046#L753_T1_init [3807] L753_T1_init-->L754_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_14}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_curr] 36076#L754_T1_init [3603] L754_T1_init-->L755_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v3_curr_13) (<= v_hdr.dfsTag.pkt_v3_curr_13 256))  InVars {hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_13}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_13}  AuxVars[]  AssignedVars[] 34826#L755_T1_init [2693] L755_T1_init-->L756_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_par] 34827#L756_T1_init [3367] L756_T1_init-->L757_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v3_par_11) (<= v_hdr.dfsTag.pkt_v3_par_11 256))  InVars {hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_11}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_11}  AuxVars[]  AssignedVars[] 35874#L757_T1_init [3497] L757_T1_init-->L758_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_curr] 35994#L758_T1_init [3560] L758_T1_init-->L759_T1_init: Formula: (and (<= v_hdr.dfsTag.pkt_v4_curr_11 256) (<= 0 v_hdr.dfsTag.pkt_v4_curr_11))  InVars {hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_11}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_11}  AuxVars[]  AssignedVars[] 34785#L759_T1_init [2679] L759_T1_init-->L760_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_par] 34787#L760_T1_init [3745] L760_T1_init-->L761_T1_init: Formula: (and (<= v_hdr.dfsTag.pkt_v4_par_10 256) (<= 0 v_hdr.dfsTag.pkt_v4_par_10))  InVars {hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_10}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_10}  AuxVars[]  AssignedVars[] 35676#L761_T1_init [3189] L761_T1_init-->L762_T1_init: Formula: (not v_hdr.ff_tags.valid_14)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_14}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 35677#L762_T1_init [3345] L762_T1_init-->L763_T1_init: Formula: (= (store v_emit_18 v_hdr.ff_tags_3 false) v_emit_17)  InVars {hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_18}  OutVars{hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_17}  AuxVars[]  AssignedVars[emit] 35848#L763_T1_init [3420] L763_T1_init-->L764_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_12}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 35669#L764_T1_init [3185] L764_T1_init-->L765_T1_init: Formula: (and (<= v_hdr.ff_tags.preamble_14 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_14))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  AuxVars[]  AssignedVars[] 35670#L765_T1_init [3397] L765_T1_init-->L766_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_9}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 34791#L766_T1_init [2682] L766_T1_init-->L767_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_14) (<= v_hdr.ff_tags.shortest_path_14 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  AuxVars[]  AssignedVars[] 34792#L767_T1_init [3238] L767_T1_init-->L768_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_30}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 34833#L768_T1_init [2695] L768_T1_init-->L769_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.path_length_32) (<= v_hdr.ff_tags.path_length_32 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_32}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_32}  AuxVars[]  AssignedVars[] 34834#L769_T1_init [3703] L769_T1_init-->L770_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_12}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 35684#L770_T1_init [3196] L770_T1_init-->L771_T1_init: Formula: (and (<= v_hdr.ff_tags.is_edge_14 2) (<= 0 v_hdr.ff_tags.is_edge_14))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  AuxVars[]  AssignedVars[] 35196#L771_T1_init [2871] L771_T1_init-->L772_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_19}  AuxVars[]  AssignedVars[hdr.ff_tags.dfs_start] 35197#L772_T1_init [3889] L772_T1_init-->L773_T1_init: Formula: (and (<= v_hdr.ff_tags.dfs_start_18 2) (<= 0 v_hdr.ff_tags.dfs_start_18))  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_18}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_18}  AuxVars[]  AssignedVars[] 36134#L773_T1_init [3691] L773_T1_init-->L774_T1_init: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_11}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 35295#L774_T1_init [2930] L774_T1_init-->L775_T1_init: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_14}  AuxVars[]  AssignedVars[default_route_0.action_run] 34930#L775_T1_init [2737] L775_T1_init-->L776_T1_init: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_24}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 34931#L776_T1_init [2870] L776_T1_init-->L777_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_10}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 34986#L777_T1_init [2763] L777_T1_init-->L778_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_14}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 34987#L778_T1_init [3213] L778_T1_init-->L779_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_12}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 35705#L779_T1_init [3902] L779_T1_init-->L780_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_13}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 35621#L780_T1_init [3145] L780_T1_init-->L781_T1_init: Formula: true  InVars {}  OutVars{start_dfs_0.action_run=v_start_dfs_0.action_run_12}  AuxVars[]  AssignedVars[start_dfs_0.action_run] 35622#L781_T1_init [3539] L781_T1_init-->L782_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_12}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 35504#L782_T1_init [3061] L782_T1_init-->L783_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_14}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 35143#L783_T1_init [2834] L783_T1_init-->L784_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_11}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 35144#L784_T1_init [3520] L784_T1_init-->L785_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_12}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 35779#L785_T1_init [3272] L785_T1_init-->L786_T1_init: Formula: true  InVars {}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_13}  AuxVars[]  AssignedVars[_curr_eq_ingress.action_run] 34973#L786_T1_init [2759] L786_T1_init-->L787_T1_init: Formula: true  InVars {}  OutVars{_curr_eq_zero.action_run=v__curr_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_curr_eq_zero.action_run] 34974#L787_T1_init [3121] L787_T1_init-->L788_T1_init: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_13}  AuxVars[]  AssignedVars[_hit_depth.action_run] 35592#L788_T1_init [3249] L788_T1_init-->L789_T1_init: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_11}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 35748#L789_T1_init [3433] L789_T1_init-->L790_T1_init: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_12}  AuxVars[]  AssignedVars[_if_status.action_run] 35452#L790_T1_init [3020] L790_T1_init-->L791_T1_init: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_12}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 35429#L791_T1_init [3002] L791_T1_init-->L792_T1_init: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_24}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 35430#L792_T1_init [4005] L792_T1_init-->L793_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_state=v__set_egress_port._starting_port_meta_0.port_state_11}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_state] 34914#L793_T1_init [2731] L793_T1_init-->L794_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_26}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 34915#L794_T1_init [3817] L794_T1_init-->L795_T1_init: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_13}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 35344#L795_T1_init [2955] L795_T1_init-->L796_T1_init: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_25}  AuxVars[]  AssignedVars[_to_parent.action_run] 35345#L796_T1_init [3668] L796_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_14}  AuxVars[]  AssignedVars[_try_next.action_run] 36120#havocProcedureFINAL_T1_init [3990] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34809#havocProcedureEXIT_T1_init >[4311] havocProcedureEXIT_T1_init-->L858-D191: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34810#L858-D191 [3915] L858-D191-->L858_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34923#L858_T1_init [3163] L858_T1_init-->L858_T1_init-D56: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 35642#L858_T1_init-D56 [3728] L858_T1_init-D56-->_parser_ParserImplENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34648#_parser_ParserImplENTRY_T1_init [3025] _parser_ParserImplENTRY_T1_init-->_parser_ParserImplENTRY_T1_init-D92: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 34759#_parser_ParserImplENTRY_T1_init-D92 [2673] _parser_ParserImplENTRY_T1_init-D92-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34760#startENTRY_T1_init [3405] startENTRY_T1_init-->L932_T1_init: Formula: v_hdr.ff_tags.valid_16  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_16}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 35272#L932_T1_init [2913] L932_T1_init-->L933_T1_init: Formula: v_hdr.dfsTag.valid_29  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_29}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 35194#L933_T1_init [2869] L933_T1_init-->L934_T1_init: Formula: (= v_meta.local_metadata.pkt_curr_43 v_hdr.dfsTag.pkt_v1_curr_24)  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_24}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_43, hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 35195#L934_T1_init [3559] L934_T1_init-->L935_T1_init: Formula: (= v_meta.local_metadata.pkt_par_46 v_hdr.dfsTag.pkt_v1_par_23)  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_23}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_46, hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 34913#L935_T1_init [2730] L935_T1_init-->L936_T1_init: Formula: (= v_hdr.ff_tags.dfs_start_25 v_meta.local_metadata.pkt_start_34)  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_25}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_34, hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 34647#L936_T1_init [2628] L936_T1_init-->L936_T1_init-D65: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 34649#L936_T1_init-D65 [3877] L936_T1_init-D65-->acceptFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35086#acceptFINAL_T1_init [2812] acceptFINAL_T1_init-->acceptEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35087#acceptEXIT_T1_init >[4236] acceptEXIT_T1_init-->startFINAL-D323: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36108#startFINAL-D323 [3651] startFINAL-D323-->startFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35998#startFINAL_T1_init [3502] startFINAL_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35505#startEXIT_T1_init >[4086] startEXIT_T1_init-->_parser_ParserImplFINAL-D239: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34922#_parser_ParserImplFINAL-D239 [2735] _parser_ParserImplFINAL-D239-->_parser_ParserImplFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34924#_parser_ParserImplFINAL_T1_init [3327] _parser_ParserImplFINAL_T1_init-->_parser_ParserImplEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35472#_parser_ParserImplEXIT_T1_init >[4482] _parser_ParserImplEXIT_T1_init-->L859-D317: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35473#L859-D317 [3487] L859-D317-->L859_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35337#L859_T1_init [3328] L859_T1_init-->L859_T1_init-D131: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 35835#L859_T1_init-D131 [3515] L859_T1_init-D131-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35336#verifyChecksumFINAL_T1_init [2950] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35338#verifyChecksumEXIT_T1_init >[4164] verifyChecksumEXIT_T1_init-->L860-D314: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35675#L860-D314 [3188] L860-D314-->L860_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34719#L860_T1_init [3988] L860_T1_init-->L860_T1_init-D170: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36082#L860_T1_init-D170 [3607] L860_T1_init-D170-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35989#ingressENTRY_T1_init [3492] ingressENTRY_T1_init-->L804_T1_init: Formula: v_hdr.dfsTag.valid_15  InVars {hdr.dfsTag.valid=v_hdr.dfsTag.valid_15}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_15}  AuxVars[]  AssignedVars[] 35911#L804_T1_init [3403] L804_T1_init-->L805_T1_init: Formula: (= v_meta.local_metadata.pkt_start_27 0)  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_27}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_27}  AuxVars[]  AssignedVars[] 35297#L805_T1_init [3005] L805_T1_init-->L805_T1_init-D47: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 35296#L805_T1_init-D47 [2931] L805_T1_init-D47-->default_route_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35298#default_route_0.applyENTRY_T1_init [3250] default_route_0.applyENTRY_T1_init-->L670_T1_init: Formula: (= v_default_route_0.action_run_19 default_route_0.action.set_default_route)  InVars {default_route_0.action_run=v_default_route_0.action_run_19}  OutVars{default_route_0.action_run=v_default_route_0.action_run_19}  AuxVars[]  AssignedVars[] 34982#L670_T1_init [3406] L670_T1_init-->L670_T1_init-D104: Formula: (= v_default_route_0.set_default_route.send_to_9 v_set_default_route_send_toInParam_1)  InVars {default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_9}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_9, set_default_route_send_to=v_set_default_route_send_toInParam_1}  AuxVars[]  AssignedVars[set_default_route_send_to]< 35629#L670_T1_init-D104 [3155] L670_T1_init-D104-->set_default_routeENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35630#set_default_routeENTRY_T1_init [3867] set_default_routeENTRY_T1_init-->set_default_routeFINAL_T1_init: Formula: (= v_meta.local_metadata.out_port_143 v_set_default_route_send_to_3)  InVars {set_default_route_send_to=v_set_default_route_send_to_3}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_143, set_default_route_send_to=v_set_default_route_send_to_3}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 36035#set_default_routeFINAL_T1_init [3546] set_default_routeFINAL_T1_init-->set_default_routeEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34981#set_default_routeEXIT_T1_init >[4169] set_default_routeEXIT_T1_init-->L672-1-D359: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (= v_default_route_0.set_default_route.send_to_9 v_set_default_route_send_toInParam_1)  InVars {default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_9}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_9, set_default_route_send_to=v_set_default_route_send_toInParam_1}  AuxVars[]  AssignedVars[set_default_route_send_to] 34983#L672-1-D359 [3222] L672-1-D359-->L672-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35716#L672-1_T1_init [4013] L672-1_T1_init-->default_route_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36290#default_route_0.applyEXIT_T1_init >[4335] default_route_0.applyEXIT_T1_init-->L805-1-D257: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34726#L805-1-D257 [2658] L805-1-D257-->L805-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34727#L805-1_T1_init [3067] L805-1_T1_init-->L840_T1_init: Formula: (not (= v_meta.local_metadata.out_port_100 0))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_100}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_100}  AuxVars[]  AssignedVars[] 35365#L840_T1_init [3206] L840_T1_init-->L850_T1_init: Formula: (not (= v_meta.local_metadata.is_completed_42 1))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_42}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_42}  AuxVars[]  AssignedVars[] 35181#L850_T1_init [2862] L850_T1_init-->L850_T1_init-D125: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 35182#L850_T1_init-D125 [2945] L850_T1_init-D125-->set_out_port_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35326#set_out_port_0.applyENTRY_T1_init [3809] set_out_port_0.applyENTRY_T1_init-->L922_T1_init: Formula: (not (= set_out_port_0.action.set_out_meta v_set_out_port_0.action_run_16))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_16}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_16}  AuxVars[]  AssignedVars[] 36209#L922_T1_init [3118] L922_T1_init-->L922-1_T1_init: Formula: (not (= v_set_out_port_0.action_run_22 set_out_port_0.action.NoAction_20))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_22}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_22}  AuxVars[]  AssignedVars[] 36411#L922-1_T1_init [3169] L922-1_T1_init-->set_out_port_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36240#set_out_port_0.applyEXIT_T1_init >[4229] set_out_port_0.applyEXIT_T1_init-->L850-1-D347: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35594#L850-1-D347 [3123] L850-1-D347-->L850-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34822#L850-1_T1_init [2794] L850-1_T1_init-->L850-1_T1_init-D35: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 35053#L850-1_T1_init-D35 [3388] L850-1_T1_init-D35-->fwd_pkt_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36072#fwd_pkt_0.applyENTRY_T1_init [3599] fwd_pkt_0.applyENTRY_T1_init-->L712_T1_init: Formula: (not (= fwd_pkt_0.action.fwd v_fwd_pkt_0.action_run_20))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_20}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_20}  AuxVars[]  AssignedVars[] 36073#L712_T1_init [3835] L712_T1_init-->L712-1_T1_init: Formula: (not (= v_fwd_pkt_0.action_run_26 fwd_pkt_0.action.NoAction_19))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_26}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_26}  AuxVars[]  AssignedVars[] 34823#L712-1_T1_init [3003] L712-1_T1_init-->fwd_pkt_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35656#fwd_pkt_0.applyEXIT_T1_init >[4252] fwd_pkt_0.applyEXIT_T1_init-->L803-D278: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35391#L803-D278 [2979] L803-D278-->L803_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35392#L803_T1_init [3973] L803_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35860#ingressEXIT_T1_init >[4468] ingressEXIT_T1_init-->L861-D290: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34925#L861-D290 [2736] L861-D290-->L861_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34927#L861_T1_init [3484] L861_T1_init-->L861_T1_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 35048#L861_T1_init-D23 [2792] L861_T1_init-D23-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35049#egressFINAL_T1_init [3200] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36211#egressEXIT_T1_init >[4562] egressEXIT_T1_init-->L862-D338: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36212#L862-D338 [3469] L862-D338-->L862_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35366#L862_T1_init [2970] L862_T1_init-->L862_T1_init-D128: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 35367#L862_T1_init-D128 [3859] L862_T1_init-D128-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36199#computeChecksumFINAL_T1_init [3792] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36200#computeChecksumEXIT_T1_init >[4476] computeChecksumEXIT_T1_init-->L863-D215: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36269#L863-D215 [3231] L863-D215-->L863_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36312#L863_T1_init [2848] L863_T1_init-->L865_T1_init: Formula: (not v_forward_30)  InVars {forward=v_forward_30}  OutVars{forward=v_forward_30}  AuxVars[]  AssignedVars[] 36311#L865_T1_init [3242] L865_T1_init-->L864-1_T1_init: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 36309#L864-1_T1_init [3759] L864-1_T1_init-->L868_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_165 v_meta.local_metadata.pkt_par_43))) (or (and v__p4ltl_0_10 .cse0) (and (not v__p4ltl_0_10) (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_43, meta.local_metadata.out_port=v_meta.local_metadata.out_port_165}  OutVars{_p4ltl_0=v__p4ltl_0_10, meta.local_metadata.out_port=v_meta.local_metadata.out_port_165, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_43}  AuxVars[]  AssignedVars[_p4ltl_0] 36308#L868_T1_init [3209] L868_T1_init-->L869_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_69 0))) (or (and (not .cse0) (not v__p4ltl_1_8)) (and v__p4ltl_1_8 .cse0)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_69}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_69, _p4ltl_1=v__p4ltl_1_8}  AuxVars[]  AssignedVars[_p4ltl_1] 36307#L869_T1_init [3108] L869_T1_init-->L870_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_44 0))) (or (and .cse0 (not v__p4ltl_2_13)) (and v__p4ltl_2_13 (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44}  OutVars{_p4ltl_2=v__p4ltl_2_13, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44}  AuxVars[]  AssignedVars[_p4ltl_2] 36306#L870_T1_init [3669] L870_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_163 0))) (or (and .cse0 (not v__p4ltl_3_11)) (and v__p4ltl_3_11 (not .cse0))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_163}  OutVars{_p4ltl_3=v__p4ltl_3_11, meta.local_metadata.out_port=v_meta.local_metadata.out_port_163}  AuxVars[]  AssignedVars[_p4ltl_3] 36305#mainFINAL_T1_init [3726] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36304#mainEXIT_T1_init >[4338] mainEXIT_T1_init-->L876-1-D272: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36303#L876-1-D272 [3147] L876-1-D272-->L876-1_T0_S2: Formula: (and v__p4ltl_1_6 (not v__p4ltl_0_6) (or v__p4ltl_3_7 v__p4ltl_2_7) v_hdr.dfsTag.valid_25)  InVars {_p4ltl_2=v__p4ltl_2_7, hdr.dfsTag.valid=v_hdr.dfsTag.valid_25, _p4ltl_3=v__p4ltl_3_7, _p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6}  OutVars{_p4ltl_2=v__p4ltl_2_7, hdr.dfsTag.valid=v_hdr.dfsTag.valid_25, _p4ltl_3=v__p4ltl_3_7, _p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6}  AuxVars[]  AssignedVars[] 35434#L876-1_T0_S2 [3007] L876-1_T0_S2-->L876_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34937#L876_T0_S2 [4004] L876_T0_S2-->L876_T0_S2-D115: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 35763#L876_T0_S2-D115 [3261] L876_T0_S2-D115-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34642#mainENTRY_T0_S2 [2742] mainENTRY_T0_S2-->mainENTRY_T0_S2-D100: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 34938#mainENTRY_T0_S2-D100 [3652] mainENTRY_T0_S2-D100-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35731#havocProcedureENTRY_T0_S2 [3230] havocProcedureENTRY_T0_S2-->L720_T0_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 35263#L720_T0_S2 [2910] L720_T0_S2-->L721_T0_S2: Formula: (not v_forward_27)  InVars {}  OutVars{forward=v_forward_27}  AuxVars[]  AssignedVars[forward] 35264#L721_T0_S2 [3638] L721_T0_S2-->L722_T0_S2: Formula: (= v_standard_metadata.instance_type_10 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 35887#L722_T0_S2 [3382] L722_T0_S2-->L723_T0_S2: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 35404#L723_T0_S2 [2987] L723_T0_S2-->L724_T0_S2: Formula: (= v_standard_metadata.enq_timestamp_10 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 35405#L724_T0_S2 [3510] L724_T0_S2-->L725_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 35614#L725_T0_S2 [3140] L725_T0_S2-->L726_T0_S2: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 35409#L726_T0_S2 [2989] L726_T0_S2-->L727_T0_S2: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 35410#L727_T0_S2 [3700] L727_T0_S2-->L728_T0_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 35665#L728_T0_S2 [3182] L728_T0_S2-->L729_T0_S2: Formula: (= v_standard_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 35666#L729_T0_S2 [3383] L729_T0_S2-->L730_T0_S2: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 35888#L730_T0_S2 [3643] L730_T0_S2-->L731_T0_S2: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 34979#L731_T0_S2 [2762] L731_T0_S2-->L732_T0_S2: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 34980#L732_T0_S2 [3151] L732_T0_S2-->L733_T0_S2: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 35626#L733_T0_S2 [3665] L733_T0_S2-->L734_T0_S2: Formula: (= v_meta.local_metadata.starting_port_20 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_20}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 35560#L734_T0_S2 [3098] L734_T0_S2-->L735_T0_S2: Formula: (= v_meta.local_metadata.all_ports_26 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_26}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 34900#L735_T0_S2 [2722] L735_T0_S2-->L736_T0_S2: Formula: (= v_meta.local_metadata.out_port_xor_17 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_17}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 34901#L736_T0_S2 [3789] L736_T0_S2-->L737_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_40 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_40}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 35722#L737_T0_S2 [3226] L737_T0_S2-->L738_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_36 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_36}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 35723#L738_T0_S2 [3503] L738_T0_S2-->L739_T0_S2: Formula: (= v_meta.local_metadata.out_port_141 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_141}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 35803#L739_T0_S2 [3297] L739_T0_S2-->L740_T0_S2: Formula: (= v_meta.local_metadata.if_out_failed_25 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_25}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 35804#L740_T0_S2 [3518] L740_T0_S2-->L741_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_30 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_30}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 35114#L741_T0_S2 [2823] L741_T0_S2-->L742_T0_S2: Formula: (= v_meta.local_metadata.is_dest_10 0)  InVars {}  OutVars{meta.local_metadata.is_dest=v_meta.local_metadata.is_dest_10}  AuxVars[]  AssignedVars[meta.local_metadata.is_dest] 35115#L742_T0_S2 [3800] L742_T0_S2-->L743_T0_S2: Formula: (= v_meta.local_metadata.is_completed_65 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_65}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 36205#L743_T0_S2 [3949] L743_T0_S2-->L744_T0_S2: Formula: (not v_hdr.dfsTag.valid_21)  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_21}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 35445#L744_T0_S2 [3013] L744_T0_S2-->L745_T0_S2: Formula: (= v_emit_19 (store v_emit_20 v_hdr.dfsTag_4 false))  InVars {emit=v_emit_20, hdr.dfsTag=v_hdr.dfsTag_4}  OutVars{emit=v_emit_19, hdr.dfsTag=v_hdr.dfsTag_4}  AuxVars[]  AssignedVars[emit] 35446#L745_T0_S2 [3918] L745_T0_S2-->L746_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_17}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_curr] 35709#L746_T0_S2 [3217] L746_T0_S2-->L747_T0_S2: Formula: (and (<= v_hdr.dfsTag.pkt_v1_curr_21 256) (<= 0 v_hdr.dfsTag.pkt_v1_curr_21))  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_21}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_21}  AuxVars[]  AssignedVars[] 35710#L747_T0_S2 [3551] L747_T0_S2-->L748_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_19}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_par] 35318#L748_T0_S2 [2942] L748_T0_S2-->L749_T0_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_par_17) (<= v_hdr.dfsTag.pkt_v1_par_17 256))  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_17}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_17}  AuxVars[]  AssignedVars[] 35319#L749_T0_S2 [3946] L749_T0_S2-->L750_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_13}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_curr] 36218#L750_T0_S2 [3831] L750_T0_S2-->L751_T0_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_curr_14) (<= v_hdr.dfsTag.pkt_v2_curr_14 256))  InVars {hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_14}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_14}  AuxVars[]  AssignedVars[] 36114#L751_T0_S2 [3659] L751_T0_S2-->L752_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_par] 36051#L752_T0_S2 [3573] L752_T0_S2-->L753_T0_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_par_12) (<= v_hdr.dfsTag.pkt_v2_par_12 256))  InVars {hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_12}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_12}  AuxVars[]  AssignedVars[] 36052#L753_T0_S2 [3592] L753_T0_S2-->L754_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_curr] 35309#L754_T0_S2 [2937] L754_T0_S2-->L755_T0_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v3_curr_9) (<= v_hdr.dfsTag.pkt_v3_curr_9 256))  InVars {hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_9}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_9}  AuxVars[]  AssignedVars[] 35310#L755_T0_S2 [3468] L755_T0_S2-->L756_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_par] 35772#L756_T0_S2 [3269] L756_T0_S2-->L757_T0_S2: Formula: (and (<= v_hdr.dfsTag.pkt_v3_par_10 256) (<= 0 v_hdr.dfsTag.pkt_v3_par_10))  InVars {hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_10}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_10}  AuxVars[]  AssignedVars[] 35771#L757_T0_S2 [3268] L757_T0_S2-->L758_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_14}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_curr] 35073#L758_T0_S2 [2806] L758_T0_S2-->L759_T0_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v4_curr_10) (<= v_hdr.dfsTag.pkt_v4_curr_10 256))  InVars {hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_10}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_10}  AuxVars[]  AssignedVars[] 35074#L759_T0_S2 [3023] L759_T0_S2-->L760_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_14}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_par] 35460#L760_T0_S2 [3378] L760_T0_S2-->L761_T0_S2: Formula: (and (<= v_hdr.dfsTag.pkt_v4_par_9 256) (<= 0 v_hdr.dfsTag.pkt_v4_par_9))  InVars {hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_9}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_9}  AuxVars[]  AssignedVars[] 34868#L761_T0_S2 [2708] L761_T0_S2-->L762_T0_S2: Formula: (not v_hdr.ff_tags.valid_13)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_13}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 34869#L762_T0_S2 [3993] L762_T0_S2-->L763_T0_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ff_tags_2 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_16}  OutVars{hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_15}  AuxVars[]  AssignedVars[emit] 35660#L763_T0_S2 [3177] L763_T0_S2-->L764_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_13}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 34698#L764_T0_S2 [2646] L764_T0_S2-->L765_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.preamble_10) (<= v_hdr.ff_tags.preamble_10 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  AuxVars[]  AssignedVars[] 34699#L765_T0_S2 [3876] L765_T0_S2-->L766_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 36222#L766_T0_S2 [3840] L766_T0_S2-->L767_T0_S2: Formula: (and (<= v_hdr.ff_tags.shortest_path_12 256) (<= 0 v_hdr.ff_tags.shortest_path_12))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  AuxVars[]  AssignedVars[] 36113#L767_T0_S2 [3656] L767_T0_S2-->L768_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_29}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 35877#L768_T0_S2 [3369] L768_T0_S2-->L769_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.path_length_33) (<= v_hdr.ff_tags.path_length_33 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_33}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_33}  AuxVars[]  AssignedVars[] 35245#L769_T0_S2 [2899] L769_T0_S2-->L770_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_9}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 35246#L770_T0_S2 [3136] L770_T0_S2-->L771_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.is_edge_10) (<= v_hdr.ff_tags.is_edge_10 2))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  AuxVars[]  AssignedVars[] 35535#L771_T0_S2 [3083] L771_T0_S2-->L772_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_20}  AuxVars[]  AssignedVars[hdr.ff_tags.dfs_start] 35536#L772_T0_S2 [3661] L772_T0_S2-->L773_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.dfs_start_21) (<= v_hdr.ff_tags.dfs_start_21 2))  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_21}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_21}  AuxVars[]  AssignedVars[] 36116#L773_T0_S2 [3693] L773_T0_S2-->L774_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_10}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 35936#L774_T0_S2 [3432] L774_T0_S2-->L775_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_13}  AuxVars[]  AssignedVars[default_route_0.action_run] 35937#L775_T0_S2 [3984] L775_T0_S2-->L776_T0_S2: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_26}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 36227#L776_T0_S2 [3851] L776_T0_S2-->L777_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_12}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 36167#L777_T0_S2 [3740] L777_T0_S2-->L778_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_12}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 34799#L778_T0_S2 [2685] L778_T0_S2-->L779_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_10}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 34800#L779_T0_S2 [2948] L779_T0_S2-->L780_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_12}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 35333#L780_T0_S2 [3173] L780_T0_S2-->L781_T0_S2: Formula: true  InVars {}  OutVars{start_dfs_0.action_run=v_start_dfs_0.action_run_14}  AuxVars[]  AssignedVars[start_dfs_0.action_run] 35305#L781_T0_S2 [2935] L781_T0_S2-->L782_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_10}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 35306#L782_T0_S2 [3772] L782_T0_S2-->L783_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_12}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 36043#L783_T0_S2 [3558] L783_T0_S2-->L784_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_12}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 35854#L784_T0_S2 [3349] L784_T0_S2-->L785_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_14}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 34641#L785_T0_S2 [2626] L785_T0_S2-->L786_T0_S2: Formula: true  InVars {}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_12}  AuxVars[]  AssignedVars[_curr_eq_ingress.action_run] 34643#L786_T0_S2 [3971] L786_T0_S2-->L787_T0_S2: Formula: true  InVars {}  OutVars{_curr_eq_zero.action_run=v__curr_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_curr_eq_zero.action_run] 36260#L787_T0_S2 [3930] L787_T0_S2-->L788_T0_S2: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_14}  AuxVars[]  AssignedVars[_hit_depth.action_run] 36261#L788_T0_S2 [3985] L788_T0_S2-->L789_T0_S2: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_10}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 36197#L789_T0_S2 [3790] L789_T0_S2-->L790_T0_S2: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_13}  AuxVars[]  AssignedVars[_if_status.action_run] 34807#L790_T0_S2 [2686] L790_T0_S2-->L791_T0_S2: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_14}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 34808#L791_T0_S2 [3685] L791_T0_S2-->L792_T0_S2: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_25}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 34907#L792_T0_S2 [2726] L792_T0_S2-->L793_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_state=v__set_egress_port._starting_port_meta_0.port_state_12}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_state] 34671#L793_T0_S2 [2636] L793_T0_S2-->L794_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_24}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 34672#L794_T0_S2 [2644] L794_T0_S2-->L795_T0_S2: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_12}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 34694#L795_T0_S2 [3712] L795_T0_S2-->L796_T0_S2: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_26}  AuxVars[]  AssignedVars[_to_parent.action_run] 35695#L796_T0_S2 [3204] L796_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_13}  AuxVars[]  AssignedVars[_try_next.action_run] 35696#havocProcedureFINAL_T0_S2 [3969] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36158#havocProcedureEXIT_T0_S2 >[4265] havocProcedureEXIT_T0_S2-->L858-D190: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35943#L858-D190 [3442] L858-D190-->L858_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34939#L858_T0_S2 [2744] L858_T0_S2-->L858_T0_S2-D55: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 34940#L858_T0_S2-D55 [3875] L858_T0_S2-D55-->_parser_ParserImplENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34829#_parser_ParserImplENTRY_T0_S2 [3074] _parser_ParserImplENTRY_T0_S2-->_parser_ParserImplENTRY_T0_S2-D91: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 35521#_parser_ParserImplENTRY_T0_S2-D91 [3072] _parser_ParserImplENTRY_T0_S2-D91-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35522#startENTRY_T0_S2 [3376] startENTRY_T0_S2-->L932_T0_S2: Formula: v_hdr.ff_tags.valid_17  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_17}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 35884#L932_T0_S2 [3895] L932_T0_S2-->L933_T0_S2: Formula: v_hdr.dfsTag.valid_30  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_30}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 35389#L933_T0_S2 [2977] L933_T0_S2-->L934_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_42 v_hdr.dfsTag.pkt_v1_curr_23)  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_23}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_42, hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 35390#L934_T0_S2 [3687] L934_T0_S2-->L935_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_48 v_hdr.dfsTag.pkt_v1_par_25)  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_25}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_48, hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 36095#L935_T0_S2 [3629] L935_T0_S2-->L936_T0_S2: Formula: (= v_hdr.ff_tags.dfs_start_23 v_meta.local_metadata.pkt_start_32)  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_23}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_32, hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 34865#L936_T0_S2 [3913] L936_T0_S2-->L936_T0_S2-D64: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36140#L936_T0_S2-D64 [3698] L936_T0_S2-D64-->acceptFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35235#acceptFINAL_T0_S2 [2891] acceptFINAL_T0_S2-->acceptEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34864#acceptEXIT_T0_S2 >[4234] acceptEXIT_T0_S2-->startFINAL-D322: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34828#startFINAL-D322 [2694] startFINAL-D322-->startFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34830#startFINAL_T0_S2 [3408] startFINAL_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35701#startEXIT_T0_S2 >[4132] startEXIT_T0_S2-->_parser_ParserImplFINAL-D238: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35702#_parser_ParserImplFINAL-D238 [3713] _parser_ParserImplFINAL-D238-->_parser_ParserImplFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36148#_parser_ParserImplFINAL_T0_S2 [3813] _parser_ParserImplFINAL_T0_S2-->_parser_ParserImplEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36186#_parser_ParserImplEXIT_T0_S2 >[4257] _parser_ParserImplEXIT_T0_S2-->L859-D316: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35934#L859-D316 [3429] L859-D316-->L859_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34674#L859_T0_S2 [2835] L859_T0_S2-->L859_T0_S2-D130: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 34673#L859_T0_S2-D130 [2637] L859_T0_S2-D130-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34675#verifyChecksumFINAL_T0_S2 [3606] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36081#verifyChecksumEXIT_T0_S2 >[4111] verifyChecksumEXIT_T0_S2-->L860-D313: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36202#L860-D313 [3794] L860-D313-->L860_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34628#L860_T0_S2 [3617] L860_T0_S2-->L860_T0_S2-D169: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 35991#L860_T0_S2-D169 [3495] L860_T0_S2-D169-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35282#ingressENTRY_T0_S2 [2918] ingressENTRY_T0_S2-->L804_T0_S2: Formula: v_hdr.dfsTag.valid_19  InVars {hdr.dfsTag.valid=v_hdr.dfsTag.valid_19}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_19}  AuxVars[]  AssignedVars[] 35238#L804_T0_S2 [2892] L804_T0_S2-->L805_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_23 0)  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_23}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_23}  AuxVars[]  AssignedVars[] 34716#L805_T0_S2 [3471] L805_T0_S2-->L805_T0_S2-D46: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 34715#L805_T0_S2-D46 [2653] L805_T0_S2-D46-->default_route_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34717#default_route_0.applyENTRY_T0_S2 [3625] default_route_0.applyENTRY_T0_S2-->L670_T0_S2: Formula: (= v_default_route_0.action_run_17 default_route_0.action.set_default_route)  InVars {default_route_0.action_run=v_default_route_0.action_run_17}  OutVars{default_route_0.action_run=v_default_route_0.action_run_17}  AuxVars[]  AssignedVars[] 34860#L670_T0_S2 [2705] L670_T0_S2-->L670_T0_S2-D103: Formula: (= v_default_route_0.set_default_route.send_to_9 v_set_default_route_send_toInParam_1)  InVars {default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_9}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_9, set_default_route_send_to=v_set_default_route_send_toInParam_1}  AuxVars[]  AssignedVars[set_default_route_send_to]< 34861#L670_T0_S2-D103 [3275] L670_T0_S2-D103-->set_default_routeENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35786#set_default_routeENTRY_T0_S2 [3995] set_default_routeENTRY_T0_S2-->set_default_routeFINAL_T0_S2: Formula: (= v_meta.local_metadata.out_port_142 v_set_default_route_send_to_2)  InVars {set_default_route_send_to=v_set_default_route_send_to_2}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_142, set_default_route_send_to=v_set_default_route_send_to_2}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 35627#set_default_routeFINAL_T0_S2 [3152] set_default_routeFINAL_T0_S2-->set_default_routeEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35628#set_default_routeEXIT_T0_S2 >[4339] set_default_routeEXIT_T0_S2-->L672-1-D358: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (= v_default_route_0.set_default_route.send_to_9 v_set_default_route_send_toInParam_1)  InVars {default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_9}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_9, set_default_route_send_to=v_set_default_route_send_toInParam_1}  AuxVars[]  AssignedVars[set_default_route_send_to] 36030#L672-1-D358 [3554] L672-1-D358-->L672-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35892#L672-1_T0_S2 [3387] L672-1_T0_S2-->default_route_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35893#default_route_0.applyEXIT_T0_S2 >[4307] default_route_0.applyEXIT_T0_S2-->L805-1-D256: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35663#L805-1-D256 [3178] L805-1-D256-->L805-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35664#L805-1_T0_S2 [3509] L805-1_T0_S2-->L840_T0_S2: Formula: (not (= v_meta.local_metadata.out_port_130 0))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_130}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_130}  AuxVars[]  AssignedVars[] 35156#L840_T0_S2 [3034] L840_T0_S2-->L850_T0_S2: Formula: (not (= v_meta.local_metadata.is_completed_44 1))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_44}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_44}  AuxVars[]  AssignedVars[] 34991#L850_T0_S2 [3676] L850_T0_S2-->L850_T0_S2-D124: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36124#L850_T0_S2-D124 [3678] L850_T0_S2-D124-->set_out_port_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36125#set_out_port_0.applyENTRY_T0_S2 [3899] set_out_port_0.applyENTRY_T0_S2-->L922_T0_S2: Formula: (not (= set_out_port_0.action.set_out_meta v_set_out_port_0.action_run_24))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_24}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_24}  AuxVars[]  AssignedVars[] 36175#L922_T0_S2 [3758] L922_T0_S2-->L922-1_T0_S2: Formula: (not (= v_set_out_port_0.action_run_18 set_out_port_0.action.NoAction_20))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_18}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_18}  AuxVars[]  AssignedVars[] 34992#L922-1_T0_S2 [2877] L922-1_T0_S2-->set_out_port_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35212#set_out_port_0.applyEXIT_T0_S2 >[4341] set_out_port_0.applyEXIT_T0_S2-->L850-1-D346: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35346#L850-1-D346 [2956] L850-1-D346-->L850-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34704#L850-1_T0_S2 [3174] L850-1_T0_S2-->L850-1_T0_S2-D34: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 35655#L850-1_T0_S2-D34 [3523] L850-1_T0_S2-D34-->fwd_pkt_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35990#fwd_pkt_0.applyENTRY_T0_S2 [3491] fwd_pkt_0.applyENTRY_T0_S2-->L712_T0_S2: Formula: (not (= fwd_pkt_0.action.fwd v_fwd_pkt_0.action_run_16))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_16}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_16}  AuxVars[]  AssignedVars[] 34703#L712_T0_S2 [2649] L712_T0_S2-->L712-1_T0_S2: Formula: (not (= v_fwd_pkt_0.action_run_22 fwd_pkt_0.action.NoAction_19))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_22}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_22}  AuxVars[]  AssignedVars[] 34706#L712-1_T0_S2 [3274] L712-1_T0_S2-->fwd_pkt_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35784#fwd_pkt_0.applyEXIT_T0_S2 >[4103] fwd_pkt_0.applyEXIT_T0_S2-->L803-D277: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36096#L803-D277 [3631] L803-D277-->L803_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35976#L803_T0_S2 [3477] L803_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35780#ingressEXIT_T0_S2 >[4513] ingressEXIT_T0_S2-->L861-D289: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35683#L861-D289 [3193] L861-D289-->L861_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34701#L861_T0_S2 [3287] L861_T0_S2-->L861_T0_S2-D22: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 35796#L861_T0_S2-D22 [3611] L861_T0_S2-D22-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34700#egressFINAL_T0_S2 [2647] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34702#egressEXIT_T0_S2 >[4162] egressEXIT_T0_S2-->L862-D337: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36055#L862-D337 [3578] L862-D337-->L862_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35750#L862_T0_S2 [3252] L862_T0_S2-->L862_T0_S2-D127: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 35751#L862_T0_S2-D127 [3787] L862_T0_S2-D127-->computeChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36377#computeChecksumFINAL_T0_S2 [3273] computeChecksumFINAL_T0_S2-->computeChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35878#computeChecksumEXIT_T0_S2 >[4427] computeChecksumEXIT_T0_S2-->L863-D214: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35879#L863-D214 [3381] L863-D214-->L863_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35886#L863_T0_S2 [3445] L863_T0_S2-->L865_T0_S2: Formula: (not v_forward_32)  InVars {forward=v_forward_32}  OutVars{forward=v_forward_32}  AuxVars[]  AssignedVars[] 35947#L865_T0_S2 [3820] L865_T0_S2-->L864-1_T0_S2: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 34949#L864-1_T0_S2 [2748] L864-1_T0_S2-->L868_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_164 v_meta.local_metadata.pkt_par_40))) (or (and v__p4ltl_0_9 .cse0) (and (not .cse0) (not v__p4ltl_0_9))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_40, meta.local_metadata.out_port=v_meta.local_metadata.out_port_164}  OutVars{_p4ltl_0=v__p4ltl_0_9, meta.local_metadata.out_port=v_meta.local_metadata.out_port_164, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_40}  AuxVars[]  AssignedVars[_p4ltl_0] 34950#L868_T0_S2 [3352] L868_T0_S2-->L869_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_71 0))) (or (and (not .cse0) (not v__p4ltl_1_10)) (and v__p4ltl_1_10 .cse0)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_71}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_71, _p4ltl_1=v__p4ltl_1_10}  AuxVars[]  AssignedVars[_p4ltl_1] 35856#L869_T0_S2 [3547] L869_T0_S2-->L870_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_41 0))) (or (and v__p4ltl_2_11 (not .cse0)) (and (not v__p4ltl_2_11) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_41}  OutVars{_p4ltl_2=v__p4ltl_2_11, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_41}  AuxVars[]  AssignedVars[_p4ltl_2] 36037#L870_T0_S2 [3943] L870_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_167 0))) (or (and v__p4ltl_3_12 (not .cse0)) (and (not v__p4ltl_3_12) .cse0)))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_167}  OutVars{_p4ltl_3=v__p4ltl_3_12, meta.local_metadata.out_port=v_meta.local_metadata.out_port_167}  AuxVars[]  AssignedVars[_p4ltl_3] 35236#mainFINAL_T0_S2 [2895] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35237#mainEXIT_T0_S2 >[4491] mainEXIT_T0_S2-->L876-1-D271: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35551#L876-1-D271 [3090] L876-1-D271-->L876-1_accept_S5: Formula: (and (not v__p4ltl_1_7) v_hdr.dfsTag.valid_28 (not v__p4ltl_0_8) (or v__p4ltl_3_10 v__p4ltl_2_10))  InVars {_p4ltl_2=v__p4ltl_2_10, hdr.dfsTag.valid=v_hdr.dfsTag.valid_28, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_7}  OutVars{_p4ltl_2=v__p4ltl_2_10, hdr.dfsTag.valid=v_hdr.dfsTag.valid_28, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_7}  AuxVars[]  AssignedVars[] 35488#L876-1_accept_S5 
[2023-01-16 02:43:43,650 INFO  L754   eck$LassoCheckResult]: Loop: 35488#L876-1_accept_S5 [3048] L876-1_accept_S5-->L876_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34710#L876_accept_S5 [2711] L876_accept_S5-->L876_accept_S5-D117: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 34876#L876_accept_S5-D117 [3375] L876_accept_S5-D117-->mainENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34639#mainENTRY_accept_S5 [3605] mainENTRY_accept_S5-->mainENTRY_accept_S5-D102: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36080#mainENTRY_accept_S5-D102 [3881] mainENTRY_accept_S5-D102-->havocProcedureENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35393#havocProcedureENTRY_accept_S5 [2980] havocProcedureENTRY_accept_S5-->L720_accept_S5: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 35394#L720_accept_S5 [3215] L720_accept_S5-->L721_accept_S5: Formula: (not v_forward_25)  InVars {}  OutVars{forward=v_forward_25}  AuxVars[]  AssignedVars[forward] 35707#L721_accept_S5 [3788] L721_accept_S5-->L722_accept_S5: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 35513#L722_accept_S5 [3068] L722_accept_S5-->L723_accept_S5: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 35514#L723_accept_S5 [3128] L723_accept_S5-->L724_accept_S5: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 35599#L724_accept_S5 [3716] L724_accept_S5-->L725_accept_S5: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 35019#L725_accept_S5 [2777] L725_accept_S5-->L726_accept_S5: Formula: (= v_standard_metadata.deq_timedelta_10 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 35020#L726_accept_S5 [2784] L726_accept_S5-->L727_accept_S5: Formula: (= v_standard_metadata.deq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 35027#L727_accept_S5 [3198] L727_accept_S5-->L728_accept_S5: Formula: (= v_standard_metadata.ingress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 35687#L728_accept_S5 [3849] L728_accept_S5-->L729_accept_S5: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 35912#L729_accept_S5 [3407] L729_accept_S5-->L730_accept_S5: Formula: (= v_standard_metadata.mcast_grp_10 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 35335#L730_accept_S5 [2949] L730_accept_S5-->L731_accept_S5: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 35151#L731_accept_S5 [2841] L731_accept_S5-->L732_accept_S5: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 35152#L732_accept_S5 [3795] L732_accept_S5-->L733_accept_S5: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 35142#L733_accept_S5 [2833] L733_accept_S5-->L734_accept_S5: Formula: (= v_meta.local_metadata.starting_port_21 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_21}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 35007#L734_accept_S5 [2771] L734_accept_S5-->L735_accept_S5: Formula: (= v_meta.local_metadata.all_ports_28 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_28}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 35008#L735_accept_S5 [2917] L735_accept_S5-->L736_accept_S5: Formula: (= v_meta.local_metadata.out_port_xor_15 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_15}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 35277#L736_accept_S5 [3026] L736_accept_S5-->L737_accept_S5: Formula: (= v_meta.local_metadata.pkt_curr_39 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_39}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 35465#L737_accept_S5 [3058] L737_accept_S5-->L738_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_34 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_34}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 34638#L738_accept_S5 [2625] L738_accept_S5-->L739_accept_S5: Formula: (= v_meta.local_metadata.out_port_139 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_139}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 34640#L739_accept_S5 [3436] L739_accept_S5-->L740_accept_S5: Formula: (= v_meta.local_metadata.if_out_failed_24 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_24}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 35418#L740_accept_S5 [2996] L740_accept_S5-->L741_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_29 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_29}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 35419#L741_accept_S5 [3085] L741_accept_S5-->L742_accept_S5: Formula: (= v_meta.local_metadata.is_dest_9 0)  InVars {}  OutVars{meta.local_metadata.is_dest=v_meta.local_metadata.is_dest_9}  AuxVars[]  AssignedVars[meta.local_metadata.is_dest] 35540#L742_accept_S5 [3380] L742_accept_S5-->L743_accept_S5: Formula: (= v_meta.local_metadata.is_completed_63 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_63}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 35137#L743_accept_S5 [2831] L743_accept_S5-->L744_accept_S5: Formula: (not v_hdr.dfsTag.valid_22)  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_22}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 35138#L744_accept_S5 [3579] L744_accept_S5-->L745_accept_S5: Formula: (= (store v_emit_12 v_hdr.dfsTag_2 false) v_emit_11)  InVars {emit=v_emit_12, hdr.dfsTag=v_hdr.dfsTag_2}  OutVars{emit=v_emit_11, hdr.dfsTag=v_hdr.dfsTag_2}  AuxVars[]  AssignedVars[emit] 35530#L745_accept_S5 [3079] L745_accept_S5-->L746_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_22}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_curr] 35531#L746_accept_S5 [3574] L746_accept_S5-->L747_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_curr_18) (<= v_hdr.dfsTag.pkt_v1_curr_18 256))  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_18}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_18}  AuxVars[]  AssignedVars[] 35889#L747_accept_S5 [3384] L747_accept_S5-->L748_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_21}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_par] 35890#L748_accept_S5 [3890] L748_accept_S5-->L749_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_par_20) (<= v_hdr.dfsTag.pkt_v1_par_20 256))  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_20}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_20}  AuxVars[]  AssignedVars[] 36241#L749_accept_S5 [3977] L749_accept_S5-->L750_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_curr] 36224#L750_accept_S5 [3844] L750_accept_S5-->L751_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_curr_11) (<= v_hdr.dfsTag.pkt_v2_curr_11 256))  InVars {hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_11}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_11}  AuxVars[]  AssignedVars[] 35120#L751_accept_S5 [2824] L751_accept_S5-->L752_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_13}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_par] 35121#L752_accept_S5 [3465] L752_accept_S5-->L753_accept_S5: Formula: (and (<= v_hdr.dfsTag.pkt_v2_par_10 256) (<= 0 v_hdr.dfsTag.pkt_v2_par_10))  InVars {hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_10}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_10}  AuxVars[]  AssignedVars[] 35965#L753_accept_S5 [3734] L753_accept_S5-->L754_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_curr] 35982#L754_accept_S5 [3482] L754_accept_S5-->L755_accept_S5: Formula: (and (<= v_hdr.dfsTag.pkt_v3_curr_10 256) (<= 0 v_hdr.dfsTag.pkt_v3_curr_10))  InVars {hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_10}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_10}  AuxVars[]  AssignedVars[] 35840#L755_accept_S5 [3334] L755_accept_S5-->L756_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_14}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_par] 35247#L756_accept_S5 [2900] L756_accept_S5-->L757_accept_S5: Formula: (and (<= v_hdr.dfsTag.pkt_v3_par_13 256) (<= 0 v_hdr.dfsTag.pkt_v3_par_13))  InVars {hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_13}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_13}  AuxVars[]  AssignedVars[] 34916#L757_accept_S5 [2733] L757_accept_S5-->L758_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_curr] 34917#L758_accept_S5 [3782] L758_accept_S5-->L759_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v4_curr_13) (<= v_hdr.dfsTag.pkt_v4_curr_13 256))  InVars {hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_13}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_13}  AuxVars[]  AssignedVars[] 35341#L759_accept_S5 [2953] L759_accept_S5-->L760_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_par] 34757#L760_accept_S5 [2672] L760_accept_S5-->L761_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v4_par_13) (<= v_hdr.dfsTag.pkt_v4_par_13 256))  InVars {hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_13}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_13}  AuxVars[]  AssignedVars[] 34758#L761_accept_S5 [3862] L761_accept_S5-->L762_accept_S5: Formula: (not v_hdr.ff_tags.valid_15)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_15}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 34707#L762_accept_S5 [2650] L762_accept_S5-->L763_accept_S5: Formula: (= v_emit_21 (store v_emit_22 v_hdr.ff_tags_4 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_22}  OutVars{hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_21}  AuxVars[]  AssignedVars[emit] 34708#L763_accept_S5 [2799] L763_accept_S5-->L764_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_11}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 35058#L764_accept_S5 [3052] L764_accept_S5-->L765_accept_S5: Formula: (and (<= v_hdr.ff_tags.preamble_9 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_9))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  AuxVars[]  AssignedVars[] 35492#L765_accept_S5 [3720] L765_accept_S5-->L766_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 35638#L766_accept_S5 [3158] L766_accept_S5-->L767_accept_S5: Formula: (and (<= v_hdr.ff_tags.shortest_path_13 256) (<= 0 v_hdr.ff_tags.shortest_path_13))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_13}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_13}  AuxVars[]  AssignedVars[] 35639#L767_accept_S5 [3288] L767_accept_S5-->L768_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_34}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 35362#L768_accept_S5 [2968] L768_accept_S5-->L769_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.path_length_31) (<= v_hdr.ff_tags.path_length_31 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_31}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_31}  AuxVars[]  AssignedVars[] 35363#L769_accept_S5 [3923] L769_accept_S5-->L770_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 36038#L770_accept_S5 [3552] L770_accept_S5-->L771_accept_S5: Formula: (and (<= v_hdr.ff_tags.is_edge_13 2) (<= 0 v_hdr.ff_tags.is_edge_13))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_13}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_13}  AuxVars[]  AssignedVars[] 36039#L771_accept_S5 [3947] L771_accept_S5-->L772_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_22}  AuxVars[]  AssignedVars[hdr.ff_tags.dfs_start] 35078#L772_accept_S5 [2808] L772_accept_S5-->L773_accept_S5: Formula: (and (<= v_hdr.ff_tags.dfs_start_17 2) (<= 0 v_hdr.ff_tags.dfs_start_17))  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_17}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_17}  AuxVars[]  AssignedVars[] 35079#L773_accept_S5 [3289] L773_accept_S5-->L774_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_12}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 35759#L774_accept_S5 [3258] L774_accept_S5-->L775_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_12}  AuxVars[]  AssignedVars[default_route_0.action_run] 35752#L775_accept_S5 [3254] L775_accept_S5-->L776_accept_S5: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_25}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 35753#L776_accept_S5 [3682] L776_accept_S5-->L777_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_11}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 35992#L777_accept_S5 [3496] L777_accept_S5-->L778_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_13}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 35993#L778_accept_S5 [3886] L778_accept_S5-->L779_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_11}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 36173#L779_accept_S5 [3753] L779_accept_S5-->L780_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_14}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 34752#L780_accept_S5 [2670] L780_accept_S5-->L781_accept_S5: Formula: true  InVars {}  OutVars{start_dfs_0.action_run=v_start_dfs_0.action_run_13}  AuxVars[]  AssignedVars[start_dfs_0.action_run] 34753#L781_accept_S5 [3411] L781_accept_S5-->L782_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_11}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 35919#L782_accept_S5 [3426] L782_accept_S5-->L783_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_13}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 35932#L783_accept_S5 [3454] L783_accept_S5-->L784_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_10}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 35261#L784_accept_S5 [2908] L784_accept_S5-->L785_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_13}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 35262#L785_accept_S5 [3006] L785_accept_S5-->L786_accept_S5: Formula: true  InVars {}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_14}  AuxVars[]  AssignedVars[_curr_eq_ingress.action_run] 34738#L786_accept_S5 [2666] L786_accept_S5-->L787_accept_S5: Formula: true  InVars {}  OutVars{_curr_eq_zero.action_run=v__curr_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_curr_eq_zero.action_run] 34739#L787_accept_S5 [3137] L787_accept_S5-->L788_accept_S5: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_12}  AuxVars[]  AssignedVars[_hit_depth.action_run] 35613#L788_accept_S5 [3195] L788_accept_S5-->L789_accept_S5: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_12}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 35668#L789_accept_S5 [3184] L789_accept_S5-->L790_accept_S5: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_14}  AuxVars[]  AssignedVars[_if_status.action_run] 35609#L790_accept_S5 [3134] L790_accept_S5-->L791_accept_S5: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_13}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 35610#L791_accept_S5 [3804] L791_accept_S5-->L792_accept_S5: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_26}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 36206#L792_accept_S5 [3858] L792_accept_S5-->L793_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_state=v__set_egress_port._starting_port_meta_0.port_state_10}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_state] 36229#L793_accept_S5 [3892] L793_accept_S5-->L794_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_25}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 35091#L794_accept_S5 [2814] L794_accept_S5-->L795_accept_S5: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_14}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 35092#L795_accept_S5 [3377] L795_accept_S5-->L796_accept_S5: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_24}  AuxVars[]  AssignedVars[_to_parent.action_run] 35104#L796_accept_S5 [2818] L796_accept_S5-->havocProcedureFINAL_accept_S5: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_12}  AuxVars[]  AssignedVars[_try_next.action_run] 35105#havocProcedureFINAL_accept_S5 [3374] havocProcedureFINAL_accept_S5-->havocProcedureEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35882#havocProcedureEXIT_accept_S5 >[4316] havocProcedureEXIT_accept_S5-->L858-D192: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35891#L858-D192 [3386] L858-D192-->L858_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35645#L858_accept_S5 [3887] L858_accept_S5-->L858_accept_S5-D57: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36238#L858_accept_S5-D57 [4020] L858_accept_S5-D57-->_parser_ParserImplENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35233#_parser_ParserImplENTRY_accept_S5 [4007] _parser_ParserImplENTRY_accept_S5-->_parser_ParserImplENTRY_accept_S5-D93: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 35541#_parser_ParserImplENTRY_accept_S5-D93 [3086] _parser_ParserImplENTRY_accept_S5-D93-->startENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35542#startENTRY_accept_S5 [3648] startENTRY_accept_S5-->L932_accept_S5: Formula: v_hdr.ff_tags.valid_18  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_18}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 35946#L932_accept_S5 [3444] L932_accept_S5-->L933_accept_S5: Formula: v_hdr.dfsTag.valid_31  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_31}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 35805#L933_accept_S5 [3298] L933_accept_S5-->L934_accept_S5: Formula: (= v_meta.local_metadata.pkt_curr_44 v_hdr.dfsTag.pkt_v1_curr_25)  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_25}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_44, hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 35806#L934_accept_S5 [3937] L934_accept_S5-->L935_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_47 v_hdr.dfsTag.pkt_v1_par_24)  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_24}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_47, hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 36084#L935_accept_S5 [3612] L935_accept_S5-->L936_accept_S5: Formula: (= v_hdr.ff_tags.dfs_start_24 v_meta.local_metadata.pkt_start_33)  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_24}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_33, hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 35036#L936_accept_S5 [3793] L936_accept_S5-->L936_accept_S5-D66: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36201#L936_accept_S5-D66 [3959] L936_accept_S5-D66-->acceptFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36195#acceptFINAL_accept_S5 [3786] acceptFINAL_accept_S5-->acceptEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35035#acceptEXIT_accept_S5 >[4119] acceptEXIT_accept_S5-->startFINAL-D324: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35037#startFINAL-D324 [3658] startFINAL-D324-->startFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36011#startFINAL_accept_S5 [3525] startFINAL_accept_S5-->startEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35232#startEXIT_accept_S5 >[4467] startEXIT_accept_S5-->_parser_ParserImplFINAL-D240: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35234#_parser_ParserImplFINAL-D240 [4001] _parser_ParserImplFINAL-D240-->_parser_ParserImplFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35644#_parser_ParserImplFINAL_accept_S5 [3164] _parser_ParserImplFINAL_accept_S5-->_parser_ParserImplEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35646#_parser_ParserImplEXIT_accept_S5 >[4561] _parser_ParserImplEXIT_accept_S5-->L859-D318: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35909#L859-D318 [3401] L859-D318-->L859_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35605#L859_accept_S5 [3132] L859_accept_S5-->L859_accept_S5-D132: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 35606#L859_accept_S5-D132 [3805] L859_accept_S5-D132-->verifyChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36207#verifyChecksumFINAL_accept_S5 [3850] verifyChecksumFINAL_accept_S5-->verifyChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36226#verifyChecksumEXIT_accept_S5 >[4385] verifyChecksumEXIT_accept_S5-->L860-D315: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35978#L860-D315 [3479] L860-D315-->L860_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34620#L860_accept_S5 [3208] L860_accept_S5-->L860_accept_S5-D171: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 35697#L860_accept_S5-D171 [3729] L860_accept_S5-D171-->ingressENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36159#ingressENTRY_accept_S5 [3953] ingressENTRY_accept_S5-->L804_accept_S5: Formula: v_hdr.dfsTag.valid_17  InVars {hdr.dfsTag.valid=v_hdr.dfsTag.valid_17}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_17}  AuxVars[]  AssignedVars[] 35023#L804_accept_S5 [2781] L804_accept_S5-->L805_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_25 0)  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_25}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_25}  AuxVars[]  AssignedVars[] 34729#L805_accept_S5 [3122] L805_accept_S5-->L805_accept_S5-D48: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 35591#L805_accept_S5-D48 [3342] L805_accept_S5-D48-->default_route_0.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35846#default_route_0.applyENTRY_accept_S5 [3818] default_route_0.applyENTRY_accept_S5-->L670_accept_S5: Formula: (= v_default_route_0.action_run_15 default_route_0.action.set_default_route)  InVars {default_route_0.action_run=v_default_route_0.action_run_15}  OutVars{default_route_0.action_run=v_default_route_0.action_run_15}  AuxVars[]  AssignedVars[] 35497#L670_accept_S5 [3944] L670_accept_S5-->L670_accept_S5-D105: Formula: (= v_default_route_0.set_default_route.send_to_9 v_set_default_route_send_toInParam_1)  InVars {default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_9}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_9, set_default_route_send_to=v_set_default_route_send_toInParam_1}  AuxVars[]  AssignedVars[set_default_route_send_to]< 35496#L670_accept_S5-D105 [3056] L670_accept_S5-D105-->set_default_routeENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35498#set_default_routeENTRY_accept_S5 [3372] set_default_routeENTRY_accept_S5-->set_default_routeFINAL_accept_S5: Formula: (= v_meta.local_metadata.out_port_144 v_set_default_route_send_to_4)  InVars {set_default_route_send_to=v_set_default_route_send_to_4}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_144, set_default_route_send_to=v_set_default_route_send_to_4}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 35864#set_default_routeFINAL_accept_S5 [3358] set_default_routeFINAL_accept_S5-->set_default_routeEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35865#set_default_routeEXIT_accept_S5 >[4472] set_default_routeEXIT_accept_S5-->L672-1-D360: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (= v_default_route_0.set_default_route.send_to_9 v_set_default_route_send_toInParam_1)  InVars {default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_9}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_9, set_default_route_send_to=v_set_default_route_send_toInParam_1}  AuxVars[]  AssignedVars[set_default_route_send_to] 36193#L672-1-D360 [3784] L672-1-D360-->L672-1_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36040#L672-1_accept_S5 [3555] L672-1_accept_S5-->default_route_0.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36041#default_route_0.applyEXIT_accept_S5 >[4212] default_route_0.applyEXIT_accept_S5-->L805-1-D258: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36112#L805-1-D258 [3891] L805-1-D258-->L805-1_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36242#L805-1_accept_S5 [3212] L805-1_accept_S5-->L840_accept_S5: Formula: (not (= v_meta.local_metadata.out_port_124 0))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_124}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_124}  AuxVars[]  AssignedVars[] 35198#L840_accept_S5 [2873] L840_accept_S5-->L850_accept_S5: Formula: (not (= v_meta.local_metadata.is_completed_40 1))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_40}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_40}  AuxVars[]  AssignedVars[] 34625#L850_accept_S5 [3323] L850_accept_S5-->L850_accept_S5-D126: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 34624#L850_accept_S5-D126 [2619] L850_accept_S5-D126-->set_out_port_0.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34626#set_out_port_0.applyENTRY_accept_S5 [2635] set_out_port_0.applyENTRY_accept_S5-->L922_accept_S5: Formula: (not (= set_out_port_0.action.set_out_meta v_set_out_port_0.action_run_20))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_20}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_20}  AuxVars[]  AssignedVars[] 34667#L922_accept_S5 [3154] L922_accept_S5-->L922-1_accept_S5: Formula: (not (= v_set_out_port_0.action_run_26 set_out_port_0.action.NoAction_20))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_26}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_26}  AuxVars[]  AssignedVars[] 35559#L922-1_accept_S5 [3243] L922-1_accept_S5-->set_out_port_0.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35439#set_out_port_0.applyEXIT_accept_S5 >[4547] set_out_port_0.applyEXIT_accept_S5-->L850-1-D348: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35440#L850-1-D348 [3743] L850-1-D348-->L850-1_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34741#L850-1_accept_S5 [2795] L850-1_accept_S5-->L850-1_accept_S5-D36: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 34740#L850-1_accept_S5-D36 [2667] L850-1_accept_S5-D36-->fwd_pkt_0.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34742#fwd_pkt_0.applyENTRY_accept_S5 [3911] fwd_pkt_0.applyENTRY_accept_S5-->L712_accept_S5: Formula: (not (= fwd_pkt_0.action.fwd v_fwd_pkt_0.action_run_18))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_18}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_18}  AuxVars[]  AssignedVars[] 36145#L712_accept_S5 [3710] L712_accept_S5-->L712-1_accept_S5: Formula: (not (= v_fwd_pkt_0.action_run_24 fwd_pkt_0.action.NoAction_19))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_24}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_24}  AuxVars[]  AssignedVars[] 35312#L712-1_accept_S5 [2876] L712-1_accept_S5-->fwd_pkt_0.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35454#fwd_pkt_0.applyEXIT_accept_S5 >[4407] fwd_pkt_0.applyEXIT_accept_S5-->L803-D279: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35455#L803-D279 [2933] L803-D279-->L803_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34890#L803_accept_S5 [2718] L803_accept_S5-->ingressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34891#ingressEXIT_accept_S5 >[4181] ingressEXIT_accept_S5-->L861-D291: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36118#L861-D291 [3663] L861-D291-->L861_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36005#L861_accept_S5 [4003] L861_accept_S5-->L861_accept_S5-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36287#L861_accept_S5-D24 [3125] L861_accept_S5-D24-->egressFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36394#egressFINAL_accept_S5 [3853] egressFINAL_accept_S5-->egressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36004#egressEXIT_accept_S5 >[4429] egressEXIT_accept_S5-->L862-D339: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35747#L862-D339 [3247] L862-D339-->L862_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35275#L862_accept_S5 [3589] L862_accept_S5-->L862_accept_S5-D129: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 36066#L862_accept_S5-D129 [3628] L862_accept_S5-D129-->computeChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35274#computeChecksumFINAL_accept_S5 [2916] computeChecksumFINAL_accept_S5-->computeChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35276#computeChecksumEXIT_accept_S5 >[4061] computeChecksumEXIT_accept_S5-->L863-D216: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36036#L863-D216 [3796] L863-D216-->L863_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 35867#L863_accept_S5 [3361] L863_accept_S5-->L865_accept_S5: Formula: (not v_forward_28)  InVars {forward=v_forward_28}  OutVars{forward=v_forward_28}  AuxVars[]  AssignedVars[] 35868#L865_accept_S5 [3878] L865_accept_S5-->L864-1_accept_S5: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 36236#L864-1_accept_S5 [3961] L864-1_accept_S5-->L868_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_166 v_meta.local_metadata.pkt_par_45))) (or (and v__p4ltl_0_11 .cse0) (and (not v__p4ltl_0_11) (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45, meta.local_metadata.out_port=v_meta.local_metadata.out_port_166}  OutVars{_p4ltl_0=v__p4ltl_0_11, meta.local_metadata.out_port=v_meta.local_metadata.out_port_166, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45}  AuxVars[]  AssignedVars[_p4ltl_0] 35038#L868_accept_S5 [2786] L868_accept_S5-->L869_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_70 0))) (or (and (not v__p4ltl_1_9) (not .cse0)) (and .cse0 v__p4ltl_1_9)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_70}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_70, _p4ltl_1=v__p4ltl_1_9}  AuxVars[]  AssignedVars[_p4ltl_1] 34709#L869_accept_S5 [2651] L869_accept_S5-->L870_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_42 0))) (or (and v__p4ltl_2_12 (not .cse0)) (and (not v__p4ltl_2_12) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_42}  OutVars{_p4ltl_2=v__p4ltl_2_12, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_42}  AuxVars[]  AssignedVars[_p4ltl_2] 34711#L870_accept_S5 [3739] L870_accept_S5-->mainFINAL_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_168 0))) (or (and .cse0 (not v__p4ltl_3_13)) (and v__p4ltl_3_13 (not .cse0))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_168}  OutVars{_p4ltl_3=v__p4ltl_3_13, meta.local_metadata.out_port=v_meta.local_metadata.out_port_168}  AuxVars[]  AssignedVars[_p4ltl_3] 34984#mainFINAL_accept_S5 [2764] mainFINAL_accept_S5-->mainEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 34985#mainEXIT_accept_S5 >[4374] mainEXIT_accept_S5-->L876-1-D273: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36133#L876-1-D273 [3870] L876-1-D273-->L876-1_accept_S5: Formula: (and (or v__p4ltl_3_6 v__p4ltl_2_6) v_hdr.dfsTag.valid_24)  InVars {_p4ltl_2=v__p4ltl_2_6, hdr.dfsTag.valid=v_hdr.dfsTag.valid_24, _p4ltl_3=v__p4ltl_3_6}  OutVars{_p4ltl_2=v__p4ltl_2_6, hdr.dfsTag.valid=v_hdr.dfsTag.valid_24, _p4ltl_3=v__p4ltl_3_6}  AuxVars[]  AssignedVars[] 35488#L876-1_accept_S5 
[2023-01-16 02:43:43,650 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 02:43:43,650 INFO  L85        PathProgramCache]: Analyzing trace with hash 651999749, now seen corresponding path program 1 times
[2023-01-16 02:43:43,650 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 02:43:43,650 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [406798962]
[2023-01-16 02:43:43,650 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 02:43:43,650 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 02:43:43,666 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:43,726 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 02:43:43,730 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:43,773 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 02:43:43,776 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:43,784 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 84
[2023-01-16 02:43:43,785 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:43,790 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 02:43:43,791 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:43,791 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-01-16 02:43:43,792 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:43,792 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 104
[2023-01-16 02:43:43,793 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:43,800 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 109
[2023-01-16 02:43:43,801 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:43,806 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-01-16 02:43:43,806 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:43,807 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 02:43:43,807 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:43,811 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 17
[2023-01-16 02:43:43,812 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:43,816 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 24
[2023-01-16 02:43:43,817 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:43,818 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 144
[2023-01-16 02:43:43,818 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:43,819 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 149
[2023-01-16 02:43:43,819 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:43,821 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 167
[2023-01-16 02:43:43,828 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:43,847 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 02:43:43,851 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:43,865 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 84
[2023-01-16 02:43:43,866 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:43,868 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 02:43:43,869 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:43,870 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-01-16 02:43:43,870 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:43,870 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 104
[2023-01-16 02:43:43,871 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:43,872 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 109
[2023-01-16 02:43:43,874 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:43,879 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-01-16 02:43:43,880 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:43,881 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 02:43:43,881 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:43,882 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 17
[2023-01-16 02:43:43,882 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:43,883 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 24
[2023-01-16 02:43:43,884 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:43,884 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 144
[2023-01-16 02:43:43,885 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:43,886 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 149
[2023-01-16 02:43:43,888 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:43,889 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 02:43:43,889 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 02:43:43,889 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [406798962]
[2023-01-16 02:43:43,889 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [406798962] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 02:43:43,889 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 02:43:43,889 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [14] imperfect sequences [] total 14
[2023-01-16 02:43:43,890 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1880437494]
[2023-01-16 02:43:43,890 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 02:43:43,890 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 02:43:43,890 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 02:43:43,890 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 15 interpolants.
[2023-01-16 02:43:43,890 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=47, Invalid=163, Unknown=0, NotChecked=0, Total=210
[2023-01-16 02:43:43,891 INFO  L87              Difference]: Start difference. First operand 1879 states and 2063 transitions. cyclomatic complexity: 187 Second operand  has 15 states, 14 states have (on average 19.857142857142858) internal successors, (278), 7 states have internal predecessors, (278), 4 states have call successors, (27), 9 states have call predecessors, (27), 4 states have return successors, (26), 5 states have call predecessors, (26), 4 states have call successors, (26)
[2023-01-16 02:43:56,476 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 02:43:56,476 INFO  L93              Difference]: Finished difference Result 5769 states and 7006 transitions.
[2023-01-16 02:43:56,477 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 97 states. 
[2023-01-16 02:43:56,477 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 5769 states and 7006 transitions.
[2023-01-16 02:43:56,491 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 6
[2023-01-16 02:43:56,510 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 5769 states to 5769 states and 7006 transitions.
[2023-01-16 02:43:56,510 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 1922
[2023-01-16 02:43:56,511 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 1922
[2023-01-16 02:43:56,511 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 5769 states and 7006 transitions.
[2023-01-16 02:43:56,514 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 02:43:56,515 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 5769 states and 7006 transitions.
[2023-01-16 02:43:56,517 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 5769 states and 7006 transitions.
[2023-01-16 02:43:56,551 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 5769 to 1960.
[2023-01-16 02:43:56,552 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 1960 states, 1437 states have (on average 1.129436325678497) internal successors, (1623), 1443 states have internal predecessors, (1623), 240 states have call successors, (240), 240 states have call predecessors, (240), 283 states have return successors, (286), 277 states have call predecessors, (286), 239 states have call successors, (286)
[2023-01-16 02:43:56,555 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 1960 states to 1960 states and 2149 transitions.
[2023-01-16 02:43:56,555 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 1960 states and 2149 transitions.
[2023-01-16 02:43:56,555 INFO  L399   stractBuchiCegarLoop]: Abstraction has 1960 states and 2149 transitions.
[2023-01-16 02:43:56,555 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 8 ============
[2023-01-16 02:43:56,555 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 1960 states and 2149 transitions.
[2023-01-16 02:43:56,558 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 02:43:56,558 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 02:43:56,558 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 02:43:56,560 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 02:43:56,560 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 02:43:56,562 INFO  L752   eck$LassoCheckResult]: Stem: 43477#ULTIMATE.startENTRY_NONWA [2739] ULTIMATE.startENTRY_NONWA-->L876-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 43533#L876-1_T1_init [3045] L876-1_T1_init-->L876_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43527#L876_T1_init [3424] L876_T1_init-->L876_T1_init-D116: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 43826#L876_T1_init-D116 [2882] L876_T1_init-D116-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43390#mainENTRY_T1_init [3857] mainENTRY_T1_init-->mainENTRY_T1_init-D101: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 43661#mainENTRY_T1_init-D101 [2798] mainENTRY_T1_init-D101-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43662#havocProcedureENTRY_T1_init [2997] havocProcedureENTRY_T1_init-->L720_T1_init: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 44028#L720_T1_init [3210] L720_T1_init-->L721_T1_init: Formula: (not v_forward_26)  InVars {}  OutVars{forward=v_forward_26}  AuxVars[]  AssignedVars[forward] 44316#L721_T1_init [3422] L721_T1_init-->L722_T1_init: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 44534#L722_T1_init [3457] L722_T1_init-->L723_T1_init: Formula: (= v_standard_metadata.packet_length_10 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 44560#L723_T1_init [3632] L723_T1_init-->L724_T1_init: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 44102#L724_T1_init [3053] L724_T1_init-->L725_T1_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 43951#L725_T1_init [2954] L725_T1_init-->L726_T1_init: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 43952#L726_T1_init [3472] L726_T1_init-->L727_T1_init: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 44570#L727_T1_init [3874] L727_T1_init-->L728_T1_init: Formula: (= v_standard_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 43649#L728_T1_init [2790] L728_T1_init-->L729_T1_init: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 43650#L729_T1_init [3201] L729_T1_init-->L730_T1_init: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 44277#L730_T1_init [3179] L730_T1_init-->L731_T1_init: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 43497#L731_T1_init [2720] L731_T1_init-->L732_T1_init: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 43498#L732_T1_init [2944] L732_T1_init-->L733_T1_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 43930#L733_T1_init [3522] L733_T1_init-->L734_T1_init: Formula: (= v_meta.local_metadata.starting_port_22 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_22}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 44161#L734_T1_init [3091] L734_T1_init-->L735_T1_init: Formula: (= v_meta.local_metadata.all_ports_27 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_27}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 44162#L735_T1_init [3488] L735_T1_init-->L736_T1_init: Formula: (= v_meta.local_metadata.out_port_xor_16 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_16}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 43818#L736_T1_init [2878] L736_T1_init-->L737_T1_init: Formula: (= v_meta.local_metadata.pkt_curr_41 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_41}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 43819#L737_T1_init [3927] L737_T1_init-->L738_T1_init: Formula: (= v_meta.local_metadata.pkt_par_35 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_35}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 44506#L738_T1_init [3393] L738_T1_init-->L739_T1_init: Formula: (= v_meta.local_metadata.out_port_140 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_140}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 44507#L739_T1_init [3594] L739_T1_init-->L740_T1_init: Formula: (= v_meta.local_metadata.if_out_failed_23 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_23}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 44010#L740_T1_init [2985] L740_T1_init-->L741_T1_init: Formula: (= v_meta.local_metadata.pkt_start_31 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_31}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 44011#L741_T1_init [3366] L741_T1_init-->L742_T1_init: Formula: (= v_meta.local_metadata.is_dest_8 0)  InVars {}  OutVars{meta.local_metadata.is_dest=v_meta.local_metadata.is_dest_8}  AuxVars[]  AssignedVars[meta.local_metadata.is_dest] 44376#L742_T1_init [3264] L742_T1_init-->L743_T1_init: Formula: (= v_meta.local_metadata.is_completed_64 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_64}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 44097#L743_T1_init [3050] L743_T1_init-->L744_T1_init: Formula: (not v_hdr.dfsTag.valid_23)  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_23}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 44098#L744_T1_init [3723] L744_T1_init-->L745_T1_init: Formula: (= (store v_emit_14 v_hdr.dfsTag_3 false) v_emit_13)  InVars {emit=v_emit_14, hdr.dfsTag=v_hdr.dfsTag_3}  OutVars{emit=v_emit_13, hdr.dfsTag=v_hdr.dfsTag_3}  AuxVars[]  AssignedVars[emit] 44327#L745_T1_init [3221] L745_T1_init-->L746_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_20}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_curr] 44192#L746_T1_init [3109] L746_T1_init-->L747_T1_init: Formula: (and (<= v_hdr.dfsTag.pkt_v1_curr_19 256) (<= 0 v_hdr.dfsTag.pkt_v1_curr_19))  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_19}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_19}  AuxVars[]  AssignedVars[] 43806#L747_T1_init [2874] L747_T1_init-->L748_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_18}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_par] 43807#L748_T1_init [3702] L748_T1_init-->L749_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_par_22) (<= v_hdr.dfsTag.pkt_v1_par_22 256))  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_22}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_22}  AuxVars[]  AssignedVars[] 44734#L749_T1_init [3681] L749_T1_init-->L750_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_10}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_curr] 43877#L750_T1_init [2912] L750_T1_init-->L751_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_curr_12) (<= v_hdr.dfsTag.pkt_v2_curr_12 256))  InVars {hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_12}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_12}  AuxVars[]  AssignedVars[] 43878#L751_T1_init [3055] L751_T1_init-->L752_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_14}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_par] 44104#L752_T1_init [3563] L752_T1_init-->L753_T1_init: Formula: (and (<= v_hdr.dfsTag.pkt_v2_par_9 256) (<= 0 v_hdr.dfsTag.pkt_v2_par_9))  InVars {hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_9}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_9}  AuxVars[]  AssignedVars[] 44649#L753_T1_init [3807] L753_T1_init-->L754_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_14}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_curr] 44676#L754_T1_init [3603] L754_T1_init-->L755_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v3_curr_13) (<= v_hdr.dfsTag.pkt_v3_curr_13 256))  InVars {hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_13}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_13}  AuxVars[]  AssignedVars[] 43430#L755_T1_init [2693] L755_T1_init-->L756_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_par] 43431#L756_T1_init [3367] L756_T1_init-->L757_T1_init: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v3_par_11) (<= v_hdr.dfsTag.pkt_v3_par_11 256))  InVars {hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_11}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_11}  AuxVars[]  AssignedVars[] 44483#L757_T1_init [3497] L757_T1_init-->L758_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_curr] 44597#L758_T1_init [3560] L758_T1_init-->L759_T1_init: Formula: (and (<= v_hdr.dfsTag.pkt_v4_curr_11 256) (<= 0 v_hdr.dfsTag.pkt_v4_curr_11))  InVars {hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_11}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_11}  AuxVars[]  AssignedVars[] 43389#L759_T1_init [2679] L759_T1_init-->L760_T1_init: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_par] 43391#L760_T1_init [3745] L760_T1_init-->L761_T1_init: Formula: (and (<= v_hdr.dfsTag.pkt_v4_par_10 256) (<= 0 v_hdr.dfsTag.pkt_v4_par_10))  InVars {hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_10}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_10}  AuxVars[]  AssignedVars[] 44291#L761_T1_init [3189] L761_T1_init-->L762_T1_init: Formula: (not v_hdr.ff_tags.valid_14)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_14}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 44292#L762_T1_init [3345] L762_T1_init-->L763_T1_init: Formula: (= (store v_emit_18 v_hdr.ff_tags_3 false) v_emit_17)  InVars {hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_18}  OutVars{hdr.ff_tags=v_hdr.ff_tags_3, emit=v_emit_17}  AuxVars[]  AssignedVars[emit] 44457#L763_T1_init [3420] L763_T1_init-->L764_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_12}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 44284#L764_T1_init [3185] L764_T1_init-->L765_T1_init: Formula: (and (<= v_hdr.ff_tags.preamble_14 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_14))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_14}  AuxVars[]  AssignedVars[] 44285#L765_T1_init [3397] L765_T1_init-->L766_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_9}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 43395#L766_T1_init [2682] L766_T1_init-->L767_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.shortest_path_14) (<= v_hdr.ff_tags.shortest_path_14 256))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_14}  AuxVars[]  AssignedVars[] 43396#L767_T1_init [3238] L767_T1_init-->L768_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_30}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 43437#L768_T1_init [2695] L768_T1_init-->L769_T1_init: Formula: (and (<= 0 v_hdr.ff_tags.path_length_32) (<= v_hdr.ff_tags.path_length_32 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_32}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_32}  AuxVars[]  AssignedVars[] 43438#L769_T1_init [3703] L769_T1_init-->L770_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_12}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 44299#L770_T1_init [3196] L770_T1_init-->L771_T1_init: Formula: (and (<= v_hdr.ff_tags.is_edge_14 2) (<= 0 v_hdr.ff_tags.is_edge_14))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_14}  AuxVars[]  AssignedVars[] 43803#L771_T1_init [2871] L771_T1_init-->L772_T1_init: Formula: true  InVars {}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_19}  AuxVars[]  AssignedVars[hdr.ff_tags.dfs_start] 43804#L772_T1_init [3889] L772_T1_init-->L773_T1_init: Formula: (and (<= v_hdr.ff_tags.dfs_start_18 2) (<= 0 v_hdr.ff_tags.dfs_start_18))  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_18}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_18}  AuxVars[]  AssignedVars[] 44737#L773_T1_init [3691] L773_T1_init-->L774_T1_init: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_11}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 43905#L774_T1_init [2930] L774_T1_init-->L775_T1_init: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_14}  AuxVars[]  AssignedVars[default_route_0.action_run] 43531#L775_T1_init [2737] L775_T1_init-->L776_T1_init: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_24}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 43532#L776_T1_init [2870] L776_T1_init-->L777_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_10}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 43590#L777_T1_init [2763] L777_T1_init-->L778_T1_init: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_14}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 43591#L778_T1_init [3213] L778_T1_init-->L779_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_12}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 44317#L779_T1_init [3902] L779_T1_init-->L780_T1_init: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_13}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 44234#L780_T1_init [3145] L780_T1_init-->L781_T1_init: Formula: true  InVars {}  OutVars{start_dfs_0.action_run=v_start_dfs_0.action_run_12}  AuxVars[]  AssignedVars[start_dfs_0.action_run] 44235#L781_T1_init [3539] L781_T1_init-->L782_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_12}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 44113#L782_T1_init [3061] L782_T1_init-->L783_T1_init: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_14}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 43747#L783_T1_init [2834] L783_T1_init-->L784_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_11}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 43748#L784_T1_init [3520] L784_T1_init-->L785_T1_init: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_12}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 44388#L785_T1_init [3272] L785_T1_init-->L786_T1_init: Formula: true  InVars {}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_13}  AuxVars[]  AssignedVars[_curr_eq_ingress.action_run] 43577#L786_T1_init [2759] L786_T1_init-->L787_T1_init: Formula: true  InVars {}  OutVars{_curr_eq_zero.action_run=v__curr_eq_zero.action_run_12}  AuxVars[]  AssignedVars[_curr_eq_zero.action_run] 43578#L787_T1_init [3121] L787_T1_init-->L788_T1_init: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_13}  AuxVars[]  AssignedVars[_hit_depth.action_run] 44203#L788_T1_init [3249] L788_T1_init-->L789_T1_init: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_11}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 44359#L789_T1_init [3433] L789_T1_init-->L790_T1_init: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_12}  AuxVars[]  AssignedVars[_if_status.action_run] 44062#L790_T1_init [3020] L790_T1_init-->L791_T1_init: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_12}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 44036#L791_T1_init [3002] L791_T1_init-->L792_T1_init: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_24}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 44037#L792_T1_init [4005] L792_T1_init-->L793_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_state=v__set_egress_port._starting_port_meta_0.port_state_11}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_state] 43515#L793_T1_init [2731] L793_T1_init-->L794_T1_init: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_26}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 43516#L794_T1_init [3817] L794_T1_init-->L795_T1_init: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_13}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 43953#L795_T1_init [2955] L795_T1_init-->L796_T1_init: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_25}  AuxVars[]  AssignedVars[_to_parent.action_run] 43954#L796_T1_init [3668] L796_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_14}  AuxVars[]  AssignedVars[_try_next.action_run] 44723#havocProcedureFINAL_T1_init [3990] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43411#havocProcedureEXIT_T1_init >[4311] havocProcedureEXIT_T1_init-->L858-D191: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43412#L858-D191 [3915] L858-D191-->L858_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43524#L858_T1_init [3163] L858_T1_init-->L858_T1_init-D56: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44256#L858_T1_init-D56 [3728] L858_T1_init-D56-->_parser_ParserImplENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43252#_parser_ParserImplENTRY_T1_init [3025] _parser_ParserImplENTRY_T1_init-->_parser_ParserImplENTRY_T1_init-D92: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 43363#_parser_ParserImplENTRY_T1_init-D92 [2673] _parser_ParserImplENTRY_T1_init-D92-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43364#startENTRY_T1_init [3405] startENTRY_T1_init-->L932_T1_init: Formula: v_hdr.ff_tags.valid_16  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_16}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 43882#L932_T1_init [2913] L932_T1_init-->L933_T1_init: Formula: v_hdr.dfsTag.valid_29  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_29}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 43801#L933_T1_init [2869] L933_T1_init-->L934_T1_init: Formula: (= v_meta.local_metadata.pkt_curr_43 v_hdr.dfsTag.pkt_v1_curr_24)  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_24}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_43, hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 43802#L934_T1_init [3559] L934_T1_init-->L935_T1_init: Formula: (= v_meta.local_metadata.pkt_par_46 v_hdr.dfsTag.pkt_v1_par_23)  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_23}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_46, hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 43514#L935_T1_init [2730] L935_T1_init-->L936_T1_init: Formula: (= v_hdr.ff_tags.dfs_start_25 v_meta.local_metadata.pkt_start_34)  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_25}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_34, hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 43251#L936_T1_init [2628] L936_T1_init-->L936_T1_init-D65: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 43253#L936_T1_init-D65 [3877] L936_T1_init-D65-->acceptFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43689#acceptFINAL_T1_init [2812] acceptFINAL_T1_init-->acceptEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43690#acceptEXIT_T1_init >[4236] acceptEXIT_T1_init-->startFINAL-D323: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44709#startFINAL-D323 [3651] startFINAL-D323-->startFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44601#startFINAL_T1_init [3502] startFINAL_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44114#startEXIT_T1_init >[4086] startEXIT_T1_init-->_parser_ParserImplFINAL-D239: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43523#_parser_ParserImplFINAL-D239 [2735] _parser_ParserImplFINAL-D239-->_parser_ParserImplFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43525#_parser_ParserImplFINAL_T1_init [3327] _parser_ParserImplFINAL_T1_init-->_parser_ParserImplEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44081#_parser_ParserImplEXIT_T1_init >[4482] _parser_ParserImplEXIT_T1_init-->L859-D317: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44082#L859-D317 [3487] L859-D317-->L859_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43946#L859_T1_init [3328] L859_T1_init-->L859_T1_init-D131: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44446#L859_T1_init-D131 [3515] L859_T1_init-D131-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43945#verifyChecksumFINAL_T1_init [2950] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43947#verifyChecksumEXIT_T1_init >[4164] verifyChecksumEXIT_T1_init-->L860-D314: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44290#L860-D314 [3188] L860-D314-->L860_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43323#L860_T1_init [3988] L860_T1_init-->L860_T1_init-D170: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44683#L860_T1_init-D170 [3607] L860_T1_init-D170-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44591#ingressENTRY_T1_init [3492] ingressENTRY_T1_init-->L804_T1_init: Formula: v_hdr.dfsTag.valid_15  InVars {hdr.dfsTag.valid=v_hdr.dfsTag.valid_15}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_15}  AuxVars[]  AssignedVars[] 44517#L804_T1_init [3403] L804_T1_init-->L805_T1_init: Formula: (= v_meta.local_metadata.pkt_start_27 0)  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_27}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_27}  AuxVars[]  AssignedVars[] 43907#L805_T1_init [3005] L805_T1_init-->L805_T1_init-D47: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 43906#L805_T1_init-D47 [2931] L805_T1_init-D47-->default_route_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43908#default_route_0.applyENTRY_T1_init [3250] default_route_0.applyENTRY_T1_init-->L670_T1_init: Formula: (= v_default_route_0.action_run_19 default_route_0.action.set_default_route)  InVars {default_route_0.action_run=v_default_route_0.action_run_19}  OutVars{default_route_0.action_run=v_default_route_0.action_run_19}  AuxVars[]  AssignedVars[] 43584#L670_T1_init [3406] L670_T1_init-->L670_T1_init-D104: Formula: (= v_default_route_0.set_default_route.send_to_9 v_set_default_route_send_toInParam_1)  InVars {default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_9}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_9, set_default_route_send_to=v_set_default_route_send_toInParam_1}  AuxVars[]  AssignedVars[set_default_route_send_to]< 44242#L670_T1_init-D104 [3155] L670_T1_init-D104-->set_default_routeENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44243#set_default_routeENTRY_T1_init [3867] set_default_routeENTRY_T1_init-->set_default_routeFINAL_T1_init: Formula: (= v_meta.local_metadata.out_port_143 v_set_default_route_send_to_3)  InVars {set_default_route_send_to=v_set_default_route_send_to_3}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_143, set_default_route_send_to=v_set_default_route_send_to_3}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 44638#set_default_routeFINAL_T1_init [3546] set_default_routeFINAL_T1_init-->set_default_routeEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43583#set_default_routeEXIT_T1_init >[4169] set_default_routeEXIT_T1_init-->L672-1-D359: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (= v_default_route_0.set_default_route.send_to_9 v_set_default_route_send_toInParam_1)  InVars {default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_9}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_9, set_default_route_send_to=v_set_default_route_send_toInParam_1}  AuxVars[]  AssignedVars[set_default_route_send_to] 43585#L672-1-D359 [3222] L672-1-D359-->L672-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44328#L672-1_T1_init [4013] L672-1_T1_init-->default_route_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44896#default_route_0.applyEXIT_T1_init >[4335] default_route_0.applyEXIT_T1_init-->L805-1-D257: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43330#L805-1-D257 [2658] L805-1-D257-->L805-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43331#L805-1_T1_init [3067] L805-1_T1_init-->L840_T1_init: Formula: (not (= v_meta.local_metadata.out_port_100 0))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_100}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_100}  AuxVars[]  AssignedVars[] 43974#L840_T1_init [3206] L840_T1_init-->L850_T1_init: Formula: (not (= v_meta.local_metadata.is_completed_42 1))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_42}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_42}  AuxVars[]  AssignedVars[] 43619#L850_T1_init [2862] L850_T1_init-->L850_T1_init-D125: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 43789#L850_T1_init-D125 [2945] L850_T1_init-D125-->set_out_port_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44823#set_out_port_0.applyENTRY_T1_init [3809] set_out_port_0.applyENTRY_T1_init-->L922_T1_init: Formula: (not (= set_out_port_0.action.set_out_meta v_set_out_port_0.action_run_16))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_16}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_16}  AuxVars[]  AssignedVars[] 44199#L922_T1_init [3118] L922_T1_init-->L922-1_T1_init: Formula: (not (= v_set_out_port_0.action_run_22 set_out_port_0.action.NoAction_20))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_22}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_22}  AuxVars[]  AssignedVars[] 43620#L922-1_T1_init [3169] L922-1_T1_init-->set_out_port_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44848#set_out_port_0.applyEXIT_T1_init >[4229] set_out_port_0.applyEXIT_T1_init-->L850-1-D347: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44205#L850-1-D347 [3123] L850-1-D347-->L850-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43426#L850-1_T1_init [2794] L850-1_T1_init-->L850-1_T1_init-D35: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 43658#L850-1_T1_init-D35 [3388] L850-1_T1_init-D35-->fwd_pkt_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45149#fwd_pkt_0.applyENTRY_T1_init [3599] fwd_pkt_0.applyENTRY_T1_init-->L712_T1_init: Formula: (not (= fwd_pkt_0.action.fwd v_fwd_pkt_0.action_run_20))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_20}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_20}  AuxVars[]  AssignedVars[] 44829#L712_T1_init [3835] L712_T1_init-->L712-1_T1_init: Formula: (not (= v_fwd_pkt_0.action_run_26 fwd_pkt_0.action.NoAction_19))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_26}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_26}  AuxVars[]  AssignedVars[] 43427#L712-1_T1_init [3003] L712-1_T1_init-->fwd_pkt_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44038#fwd_pkt_0.applyEXIT_T1_init >[4252] fwd_pkt_0.applyEXIT_T1_init-->L803-D278: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45178#L803-D278 [2979] L803-D278-->L803_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45177#L803_T1_init [3973] L803_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44469#ingressEXIT_T1_init >[4468] ingressEXIT_T1_init-->L861-D290: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43526#L861-D290 [2736] L861-D290-->L861_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43528#L861_T1_init [3484] L861_T1_init-->L861_T1_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 43653#L861_T1_init-D23 [2792] L861_T1_init-D23-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43654#egressFINAL_T1_init [3200] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44304#egressEXIT_T1_init >[4562] egressEXIT_T1_init-->L862-D338: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44569#L862-D338 [3469] L862-D338-->L862_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43975#L862_T1_init [2970] L862_T1_init-->L862_T1_init-D128: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 43976#L862_T1_init-D128 [3859] L862_T1_init-D128-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44813#computeChecksumFINAL_T1_init [3792] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44814#computeChecksumEXIT_T1_init >[4476] computeChecksumEXIT_T1_init-->L863-D215: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44343#L863-D215 [3231] L863-D215-->L863_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43772#L863_T1_init [2848] L863_T1_init-->L865_T1_init: Formula: (not v_forward_30)  InVars {forward=v_forward_30}  OutVars{forward=v_forward_30}  AuxVars[]  AssignedVars[] 43773#L865_T1_init [3242] L865_T1_init-->L864-1_T1_init: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 44353#L864-1_T1_init [3759] L864-1_T1_init-->L868_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_165 v_meta.local_metadata.pkt_par_43))) (or (and v__p4ltl_0_10 .cse0) (and (not v__p4ltl_0_10) (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_43, meta.local_metadata.out_port=v_meta.local_metadata.out_port_165}  OutVars{_p4ltl_0=v__p4ltl_0_10, meta.local_metadata.out_port=v_meta.local_metadata.out_port_165, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_43}  AuxVars[]  AssignedVars[_p4ltl_0] 44312#L868_T1_init [3209] L868_T1_init-->L869_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_69 0))) (or (and (not .cse0) (not v__p4ltl_1_8)) (and v__p4ltl_1_8 .cse0)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_69}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_69, _p4ltl_1=v__p4ltl_1_8}  AuxVars[]  AssignedVars[_p4ltl_1] 44190#L869_T1_init [3108] L869_T1_init-->L870_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_44 0))) (or (and .cse0 (not v__p4ltl_2_13)) (and v__p4ltl_2_13 (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44}  OutVars{_p4ltl_2=v__p4ltl_2_13, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_44}  AuxVars[]  AssignedVars[_p4ltl_2] 44191#L870_T1_init [3669] L870_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_163 0))) (or (and .cse0 (not v__p4ltl_3_11)) (and v__p4ltl_3_11 (not .cse0))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_163}  OutVars{_p4ltl_3=v__p4ltl_3_11, meta.local_metadata.out_port=v_meta.local_metadata.out_port_163}  AuxVars[]  AssignedVars[_p4ltl_3] 44724#mainFINAL_T1_init [3726] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44760#mainEXIT_T1_init >[4338] mainEXIT_T1_init-->L876-1-D272: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44767#L876-1-D272 [3147] L876-1-D272-->L876-1_T0_S2: Formula: (and v__p4ltl_1_6 (not v__p4ltl_0_6) (or v__p4ltl_3_7 v__p4ltl_2_7) v_hdr.dfsTag.valid_25)  InVars {_p4ltl_2=v__p4ltl_2_7, hdr.dfsTag.valid=v_hdr.dfsTag.valid_25, _p4ltl_3=v__p4ltl_3_7, _p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6}  OutVars{_p4ltl_2=v__p4ltl_2_7, hdr.dfsTag.valid=v_hdr.dfsTag.valid_25, _p4ltl_3=v__p4ltl_3_7, _p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6}  AuxVars[]  AssignedVars[] 44041#L876-1_T0_S2 [3007] L876-1_T0_S2-->L876_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43538#L876_T0_S2 [4004] L876_T0_S2-->L876_T0_S2-D115: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44373#L876_T0_S2-D115 [3261] L876_T0_S2-D115-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43249#mainENTRY_T0_S2 [2742] mainENTRY_T0_S2-->mainENTRY_T0_S2-D100: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 43539#mainENTRY_T0_S2-D100 [3652] mainENTRY_T0_S2-D100-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44344#havocProcedureENTRY_T0_S2 [3230] havocProcedureENTRY_T0_S2-->L720_T0_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 43874#L720_T0_S2 [2910] L720_T0_S2-->L721_T0_S2: Formula: (not v_forward_27)  InVars {}  OutVars{forward=v_forward_27}  AuxVars[]  AssignedVars[forward] 43875#L721_T0_S2 [3638] L721_T0_S2-->L722_T0_S2: Formula: (= v_standard_metadata.instance_type_10 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 44494#L722_T0_S2 [3382] L722_T0_S2-->L723_T0_S2: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 44015#L723_T0_S2 [2987] L723_T0_S2-->L724_T0_S2: Formula: (= v_standard_metadata.enq_timestamp_10 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 44016#L724_T0_S2 [3510] L724_T0_S2-->L725_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 44226#L725_T0_S2 [3140] L725_T0_S2-->L726_T0_S2: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 44017#L726_T0_S2 [2989] L726_T0_S2-->L727_T0_S2: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 44018#L727_T0_S2 [3700] L727_T0_S2-->L728_T0_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 44280#L728_T0_S2 [3182] L728_T0_S2-->L729_T0_S2: Formula: (= v_standard_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 44281#L729_T0_S2 [3383] L729_T0_S2-->L730_T0_S2: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 44495#L730_T0_S2 [3643] L730_T0_S2-->L731_T0_S2: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 43586#L731_T0_S2 [2762] L731_T0_S2-->L732_T0_S2: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 43587#L732_T0_S2 [3151] L732_T0_S2-->L733_T0_S2: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 44239#L733_T0_S2 [3665] L733_T0_S2-->L734_T0_S2: Formula: (= v_meta.local_metadata.starting_port_20 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_20}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 44170#L734_T0_S2 [3098] L734_T0_S2-->L735_T0_S2: Formula: (= v_meta.local_metadata.all_ports_26 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_26}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 43502#L735_T0_S2 [2722] L735_T0_S2-->L736_T0_S2: Formula: (= v_meta.local_metadata.out_port_xor_17 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_17}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 43503#L736_T0_S2 [3789] L736_T0_S2-->L737_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_40 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_40}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 44334#L737_T0_S2 [3226] L737_T0_S2-->L738_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_36 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_36}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 44335#L738_T0_S2 [3503] L738_T0_S2-->L739_T0_S2: Formula: (= v_meta.local_metadata.out_port_141 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_141}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 44415#L739_T0_S2 [3297] L739_T0_S2-->L740_T0_S2: Formula: (= v_meta.local_metadata.if_out_failed_25 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_25}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 44416#L740_T0_S2 [3518] L740_T0_S2-->L741_T0_S2: Formula: (= v_meta.local_metadata.pkt_start_30 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_30}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 43717#L741_T0_S2 [2823] L741_T0_S2-->L742_T0_S2: Formula: (= v_meta.local_metadata.is_dest_10 0)  InVars {}  OutVars{meta.local_metadata.is_dest=v_meta.local_metadata.is_dest_10}  AuxVars[]  AssignedVars[meta.local_metadata.is_dest] 43718#L742_T0_S2 [3800] L742_T0_S2-->L743_T0_S2: Formula: (= v_meta.local_metadata.is_completed_65 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_65}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 44819#L743_T0_S2 [3949] L743_T0_S2-->L744_T0_S2: Formula: (not v_hdr.dfsTag.valid_21)  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_21}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 44053#L744_T0_S2 [3013] L744_T0_S2-->L745_T0_S2: Formula: (= v_emit_19 (store v_emit_20 v_hdr.dfsTag_4 false))  InVars {emit=v_emit_20, hdr.dfsTag=v_hdr.dfsTag_4}  OutVars{emit=v_emit_19, hdr.dfsTag=v_hdr.dfsTag_4}  AuxVars[]  AssignedVars[emit] 44054#L745_T0_S2 [3918] L745_T0_S2-->L746_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_17}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_curr] 44320#L746_T0_S2 [3217] L746_T0_S2-->L747_T0_S2: Formula: (and (<= v_hdr.dfsTag.pkt_v1_curr_21 256) (<= 0 v_hdr.dfsTag.pkt_v1_curr_21))  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_21}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_21}  AuxVars[]  AssignedVars[] 44321#L747_T0_S2 [3551] L747_T0_S2-->L748_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_19}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_par] 43926#L748_T0_S2 [2942] L748_T0_S2-->L749_T0_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_par_17) (<= v_hdr.dfsTag.pkt_v1_par_17 256))  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_17}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_17}  AuxVars[]  AssignedVars[] 43927#L749_T0_S2 [3946] L749_T0_S2-->L750_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_13}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_curr] 44828#L750_T0_S2 [3831] L750_T0_S2-->L751_T0_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_curr_14) (<= v_hdr.dfsTag.pkt_v2_curr_14 256))  InVars {hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_14}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_14}  AuxVars[]  AssignedVars[] 44715#L751_T0_S2 [3659] L751_T0_S2-->L752_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_par] 44653#L752_T0_S2 [3573] L752_T0_S2-->L753_T0_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_par_12) (<= v_hdr.dfsTag.pkt_v2_par_12 256))  InVars {hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_12}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_12}  AuxVars[]  AssignedVars[] 44654#L753_T0_S2 [3592] L753_T0_S2-->L754_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_curr] 43918#L754_T0_S2 [2937] L754_T0_S2-->L755_T0_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v3_curr_9) (<= v_hdr.dfsTag.pkt_v3_curr_9 256))  InVars {hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_9}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_9}  AuxVars[]  AssignedVars[] 43919#L755_T0_S2 [3468] L755_T0_S2-->L756_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_par] 44386#L756_T0_S2 [3269] L756_T0_S2-->L757_T0_S2: Formula: (and (<= v_hdr.dfsTag.pkt_v3_par_10 256) (<= 0 v_hdr.dfsTag.pkt_v3_par_10))  InVars {hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_10}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_10}  AuxVars[]  AssignedVars[] 44383#L757_T0_S2 [3268] L757_T0_S2-->L758_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_14}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_curr] 43675#L758_T0_S2 [2806] L758_T0_S2-->L759_T0_S2: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v4_curr_10) (<= v_hdr.dfsTag.pkt_v4_curr_10 256))  InVars {hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_10}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_10}  AuxVars[]  AssignedVars[] 43676#L759_T0_S2 [3023] L759_T0_S2-->L760_T0_S2: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_14}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_par] 44069#L760_T0_S2 [3378] L760_T0_S2-->L761_T0_S2: Formula: (and (<= v_hdr.dfsTag.pkt_v4_par_9 256) (<= 0 v_hdr.dfsTag.pkt_v4_par_9))  InVars {hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_9}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_9}  AuxVars[]  AssignedVars[] 43470#L761_T0_S2 [2708] L761_T0_S2-->L762_T0_S2: Formula: (not v_hdr.ff_tags.valid_13)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_13}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 43471#L762_T0_S2 [3993] L762_T0_S2-->L763_T0_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ff_tags_2 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_16}  OutVars{hdr.ff_tags=v_hdr.ff_tags_2, emit=v_emit_15}  AuxVars[]  AssignedVars[emit] 44276#L763_T0_S2 [3177] L763_T0_S2-->L764_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_13}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 43302#L764_T0_S2 [2646] L764_T0_S2-->L765_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.preamble_10) (<= v_hdr.ff_tags.preamble_10 18446744073709551616))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_10}  AuxVars[]  AssignedVars[] 43303#L765_T0_S2 [3876] L765_T0_S2-->L766_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_11}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 44833#L766_T0_S2 [3840] L766_T0_S2-->L767_T0_S2: Formula: (and (<= v_hdr.ff_tags.shortest_path_12 256) (<= 0 v_hdr.ff_tags.shortest_path_12))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_12}  AuxVars[]  AssignedVars[] 44714#L767_T0_S2 [3656] L767_T0_S2-->L768_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_29}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 44485#L768_T0_S2 [3369] L768_T0_S2-->L769_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.path_length_33) (<= v_hdr.ff_tags.path_length_33 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_33}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_33}  AuxVars[]  AssignedVars[] 43855#L769_T0_S2 [2899] L769_T0_S2-->L770_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_9}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 43856#L770_T0_S2 [3136] L770_T0_S2-->L771_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.is_edge_10) (<= v_hdr.ff_tags.is_edge_10 2))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_10}  AuxVars[]  AssignedVars[] 44145#L771_T0_S2 [3083] L771_T0_S2-->L772_T0_S2: Formula: true  InVars {}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_20}  AuxVars[]  AssignedVars[hdr.ff_tags.dfs_start] 44146#L772_T0_S2 [3661] L772_T0_S2-->L773_T0_S2: Formula: (and (<= 0 v_hdr.ff_tags.dfs_start_21) (<= v_hdr.ff_tags.dfs_start_21 2))  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_21}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_21}  AuxVars[]  AssignedVars[] 44716#L773_T0_S2 [3693] L773_T0_S2-->L774_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_10}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 44542#L774_T0_S2 [3432] L774_T0_S2-->L775_T0_S2: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_13}  AuxVars[]  AssignedVars[default_route_0.action_run] 44543#L775_T0_S2 [3984] L775_T0_S2-->L776_T0_S2: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_26}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 44838#L776_T0_S2 [3851] L776_T0_S2-->L777_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_12}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 44774#L777_T0_S2 [3740] L777_T0_S2-->L778_T0_S2: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_12}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 43406#L778_T0_S2 [2685] L778_T0_S2-->L779_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_10}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 43407#L779_T0_S2 [2948] L779_T0_S2-->L780_T0_S2: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_12}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 43942#L780_T0_S2 [3173] L780_T0_S2-->L781_T0_S2: Formula: true  InVars {}  OutVars{start_dfs_0.action_run=v_start_dfs_0.action_run_14}  AuxVars[]  AssignedVars[start_dfs_0.action_run] 43916#L781_T0_S2 [2935] L781_T0_S2-->L782_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_10}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 43917#L782_T0_S2 [3772] L782_T0_S2-->L783_T0_S2: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_12}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 44646#L783_T0_S2 [3558] L783_T0_S2-->L784_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_12}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 44463#L784_T0_S2 [3349] L784_T0_S2-->L785_T0_S2: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_14}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 43248#L785_T0_S2 [2626] L785_T0_S2-->L786_T0_S2: Formula: true  InVars {}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_12}  AuxVars[]  AssignedVars[_curr_eq_ingress.action_run] 43250#L786_T0_S2 [3971] L786_T0_S2-->L787_T0_S2: Formula: true  InVars {}  OutVars{_curr_eq_zero.action_run=v__curr_eq_zero.action_run_14}  AuxVars[]  AssignedVars[_curr_eq_zero.action_run] 44869#L787_T0_S2 [3930] L787_T0_S2-->L788_T0_S2: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_14}  AuxVars[]  AssignedVars[_hit_depth.action_run] 44870#L788_T0_S2 [3985] L788_T0_S2-->L789_T0_S2: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_10}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 44811#L789_T0_S2 [3790] L789_T0_S2-->L790_T0_S2: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_13}  AuxVars[]  AssignedVars[_if_status.action_run] 43413#L790_T0_S2 [2686] L790_T0_S2-->L791_T0_S2: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_14}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 43414#L791_T0_S2 [3685] L791_T0_S2-->L792_T0_S2: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_25}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 43508#L792_T0_S2 [2726] L792_T0_S2-->L793_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_state=v__set_egress_port._starting_port_meta_0.port_state_12}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_state] 43275#L793_T0_S2 [2636] L793_T0_S2-->L794_T0_S2: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_24}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 43276#L794_T0_S2 [2644] L794_T0_S2-->L795_T0_S2: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_12}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 43301#L795_T0_S2 [3712] L795_T0_S2-->L796_T0_S2: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_26}  AuxVars[]  AssignedVars[_to_parent.action_run] 44307#L796_T0_S2 [3204] L796_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_13}  AuxVars[]  AssignedVars[_try_next.action_run] 44308#havocProcedureFINAL_T0_S2 [3969] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44763#havocProcedureEXIT_T0_S2 >[4265] havocProcedureEXIT_T0_S2-->L858-D190: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44550#L858-D190 [3442] L858-D190-->L858_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43543#L858_T0_S2 [2744] L858_T0_S2-->L858_T0_S2-D55: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 43544#L858_T0_S2-D55 [3875] L858_T0_S2-D55-->_parser_ParserImplENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43433#_parser_ParserImplENTRY_T0_S2 [3074] _parser_ParserImplENTRY_T0_S2-->_parser_ParserImplENTRY_T0_S2-D91: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44131#_parser_ParserImplENTRY_T0_S2-D91 [3072] _parser_ParserImplENTRY_T0_S2-D91-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44132#startENTRY_T0_S2 [3376] startENTRY_T0_S2-->L932_T0_S2: Formula: v_hdr.ff_tags.valid_17  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_17}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 44491#L932_T0_S2 [3895] L932_T0_S2-->L933_T0_S2: Formula: v_hdr.dfsTag.valid_30  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_30}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 43997#L933_T0_S2 [2977] L933_T0_S2-->L934_T0_S2: Formula: (= v_meta.local_metadata.pkt_curr_42 v_hdr.dfsTag.pkt_v1_curr_23)  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_23}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_42, hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 43998#L934_T0_S2 [3687] L934_T0_S2-->L935_T0_S2: Formula: (= v_meta.local_metadata.pkt_par_48 v_hdr.dfsTag.pkt_v1_par_25)  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_25}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_48, hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 44697#L935_T0_S2 [3629] L935_T0_S2-->L936_T0_S2: Formula: (= v_hdr.ff_tags.dfs_start_23 v_meta.local_metadata.pkt_start_32)  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_23}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_32, hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_23}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 43467#L936_T0_S2 [3913] L936_T0_S2-->L936_T0_S2-D64: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44743#L936_T0_S2-D64 [3698] L936_T0_S2-D64-->acceptFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43845#acceptFINAL_T0_S2 [2891] acceptFINAL_T0_S2-->acceptEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43466#acceptEXIT_T0_S2 >[4234] acceptEXIT_T0_S2-->startFINAL-D322: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43432#startFINAL-D322 [2694] startFINAL-D322-->startFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43434#startFINAL_T0_S2 [3408] startFINAL_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44313#startEXIT_T0_S2 >[4132] startEXIT_T0_S2-->_parser_ParserImplFINAL-D238: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44314#_parser_ParserImplFINAL-D238 [3713] _parser_ParserImplFINAL-D238-->_parser_ParserImplFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44752#_parser_ParserImplFINAL_T0_S2 [3813] _parser_ParserImplFINAL_T0_S2-->_parser_ParserImplEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44800#_parser_ParserImplEXIT_T0_S2 >[4257] _parser_ParserImplEXIT_T0_S2-->L859-D316: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44540#L859-D316 [3429] L859-D316-->L859_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43278#L859_T0_S2 [2835] L859_T0_S2-->L859_T0_S2-D130: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 43277#L859_T0_S2-D130 [2637] L859_T0_S2-D130-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43279#verifyChecksumFINAL_T0_S2 [3606] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44682#verifyChecksumEXIT_T0_S2 >[4111] verifyChecksumEXIT_T0_S2-->L860-D313: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44816#L860-D313 [3794] L860-D313-->L860_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43232#L860_T0_S2 [3617] L860_T0_S2-->L860_T0_S2-D169: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44594#L860_T0_S2-D169 [3495] L860_T0_S2-D169-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43892#ingressENTRY_T0_S2 [2918] ingressENTRY_T0_S2-->L804_T0_S2: Formula: v_hdr.dfsTag.valid_19  InVars {hdr.dfsTag.valid=v_hdr.dfsTag.valid_19}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_19}  AuxVars[]  AssignedVars[] 43846#L804_T0_S2 [2893] L804_T0_S2-->L811_T0_S2: Formula: (not (= v_meta.local_metadata.pkt_start_24 0))  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_24}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_24}  AuxVars[]  AssignedVars[] 43847#L811_T0_S2 [2962] L811_T0_S2-->L811-1_T0_S2: Formula: (not (= v_meta.local_metadata.pkt_curr_36 0))  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_36}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_36}  AuxVars[]  AssignedVars[] 43329#L811-1_T0_S2 [3671] L811-1_T0_S2-->L811-1_T0_S2-D16: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 43572#L811-1_T0_S2-D16 [2757] L811-1_T0_S2-D16-->_curr_eq_ingress.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43573#_curr_eq_ingress.applyENTRY_T0_S2 [3982] _curr_eq_ingress.applyENTRY_T0_S2-->L435_T0_S2: Formula: (= _curr_eq_ingress.action._set_next_port_0 v__curr_eq_ingress.action_run_25)  InVars {_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_25}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_25}  AuxVars[]  AssignedVars[] 43668#L435_T0_S2 [3076] L435_T0_S2-->L435_T0_S2-D151: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 43667#L435_T0_S2-D151 [2800] L435_T0_S2-D151-->_set_next_port_0ENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43669#_set_next_port_0ENTRY_T0_S2 [2801] _set_next_port_0ENTRY_T0_S2-->L564_T0_S2: Formula: (= (mod (+ (mod v_meta.local_metadata.pkt_curr_31 256) 1) 256) v_meta.local_metadata.pkt_curr_30)  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_31}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_30}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 43670#L564_T0_S2 [3846] L564_T0_S2-->_set_next_port_0FINAL_T0_S2: Formula: (= v_meta.local_metadata.out_port_84 v_meta.local_metadata.pkt_curr_32)  InVars {meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_32}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_32, meta.local_metadata.out_port=v_meta.local_metadata.out_port_84}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 44836#_set_next_port_0FINAL_T0_S2 [3901] _set_next_port_0FINAL_T0_S2-->_set_next_port_0EXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44300#_set_next_port_0EXIT_T0_S2 >[4246] _set_next_port_0EXIT_T0_S2-->L437-1-D298: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44065#L437-1-D298 [3022] L437-1-D298-->L437-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44066#L437-1_T0_S2 [3326] L437-1_T0_S2-->_curr_eq_ingress.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44905#_curr_eq_ingress.applyEXIT_T0_S2 >[4221] _curr_eq_ingress.applyEXIT_T0_S2-->L814-D325: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44904#L814-D325 [3735] L814-D325-->L814_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44902#L814_T0_S2 [3585] L814_T0_S2-->L816_T0_S2: Formula: (= 5 v_meta.local_metadata.out_port_115)  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_115}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_115}  AuxVars[]  AssignedVars[] 43848#L816_T0_S2 [2915] L816_T0_S2-->L816_T0_S2-D163: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 43883#L816_T0_S2-D163 [3437] L816_T0_S2-D163-->_hit_depth.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44255#_hit_depth.applyENTRY_T0_S2 [3161] _hit_depth.applyENTRY_T0_S2-->L459_T0_S2: Formula: (= _hit_depth.action._send_on_parent_0 v__hit_depth.action_run_15)  InVars {_hit_depth.action_run=v__hit_depth.action_run_15}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_15}  AuxVars[]  AssignedVars[] 43896#L459_T0_S2 [3301] L459_T0_S2-->L459_T0_S2-D178: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44423#L459_T0_S2-D178 [3325] L459_T0_S2-D178-->_send_on_parent_0ENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44209#_send_on_parent_0ENTRY_T0_S2 [3126] _send_on_parent_0ENTRY_T0_S2-->L529_T0_S2: Formula: (= v_meta.local_metadata.out_port_178 v_meta.local_metadata.pkt_par_52)  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_52}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_52, meta.local_metadata.out_port=v_meta.local_metadata.out_port_178}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 43895#L529_T0_S2 [2922] L529_T0_S2-->_send_on_parent_0FINAL_T0_S2: Formula: (= v_meta.local_metadata.is_completed_78 1)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_78}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 43897#_send_on_parent_0FINAL_T0_S2 [3622] _send_on_parent_0FINAL_T0_S2-->_send_on_parent_0EXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43983#_send_on_parent_0EXIT_T0_S2 >[4386] _send_on_parent_0EXIT_T0_S2-->L461-1-D247: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43984#L461-1-D247 [3024] L461-1-D247-->L461-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44073#L461-1_T0_S2 [3912] L461-1_T0_S2-->_hit_depth.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44294#_hit_depth.applyEXIT_T0_S2 >[4159] _hit_depth.applyEXIT_T0_S2-->L815-D244: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44295#L815-D244 [3452] L815-D244-->L815_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44452#L815_T0_S2 [3336] L815_T0_S2-->L818_T0_S2: Formula: (not (= v_meta.local_metadata.is_completed_50 0))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_50}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_50}  AuxVars[]  AssignedVars[] 44453#L818_T0_S2 [4018] L818_T0_S2-->L841_T0_S2: Formula: (= v_meta.local_metadata.is_completed_45 1)  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_45}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_45}  AuxVars[]  AssignedVars[] 45073#L841_T0_S2 [2856] L841_T0_S2-->L840_T0_S2: Formula: (not (= v_meta.local_metadata.out_port_92 0))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_92}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_92}  AuxVars[]  AssignedVars[] 45052#L840_T0_S2 [3033] L840_T0_S2-->L847_T0_S2: Formula: (= v_meta.local_metadata.is_completed_43 1)  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_43}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_43}  AuxVars[]  AssignedVars[] 43377#L847_T0_S2 [2677] L847_T0_S2-->L847_T0_S2-D82: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 43378#L847_T0_S2-D82 [3534] L847_T0_S2-D82-->fwd_parent_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44599#fwd_parent_0.applyENTRY_T0_S2 [3501] fwd_parent_0.applyENTRY_T0_S2-->L700_T0_S2: Formula: (not (= fwd_parent_0.action.towards_parent v_fwd_parent_0.action_run_19))  InVars {fwd_parent_0.action_run=v_fwd_parent_0.action_run_19}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_19}  AuxVars[]  AssignedVars[] 44600#L700_T0_S2 [3812] L700_T0_S2-->L700-1_T0_S2: Formula: (not (= v_fwd_parent_0.action_run_23 fwd_parent_0.action.NoAction_18))  InVars {fwd_parent_0.action_run=v_fwd_parent_0.action_run_23}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_23}  AuxVars[]  AssignedVars[] 44421#L700-1_T0_S2 [3952] L700-1_T0_S2-->fwd_parent_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44878#fwd_parent_0.applyEXIT_T0_S2 >[4552] fwd_parent_0.applyEXIT_T0_S2-->L803-D319: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45050#L803-D319 [3996] L803-D319-->L803_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45049#L803_T0_S2 [3477] L803_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44976#ingressEXIT_T0_S2 >[4513] ingressEXIT_T0_S2-->L861-D289: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44975#L861-D289 [3193] L861-D289-->L861_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44971#L861_T0_S2 [3287] L861_T0_S2-->L861_T0_S2-D22: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44972#L861_T0_S2-D22 [3611] L861_T0_S2-D22-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44974#egressFINAL_T0_S2 [2647] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44970#egressEXIT_T0_S2 >[4162] egressEXIT_T0_S2-->L862-D337: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44967#L862-D337 [3578] L862-D337-->L862_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44961#L862_T0_S2 [3252] L862_T0_S2-->L862_T0_S2-D127: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44962#L862_T0_S2-D127 [3787] L862_T0_S2-D127-->computeChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44966#computeChecksumFINAL_T0_S2 [3273] computeChecksumFINAL_T0_S2-->computeChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44960#computeChecksumEXIT_T0_S2 >[4427] computeChecksumEXIT_T0_S2-->L863-D214: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44957#L863-D214 [3381] L863-D214-->L863_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44953#L863_T0_S2 [3445] L863_T0_S2-->L865_T0_S2: Formula: (not v_forward_32)  InVars {forward=v_forward_32}  OutVars{forward=v_forward_32}  AuxVars[]  AssignedVars[] 44951#L865_T0_S2 [3820] L865_T0_S2-->L864-1_T0_S2: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 44949#L864-1_T0_S2 [2748] L864-1_T0_S2-->L868_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_164 v_meta.local_metadata.pkt_par_40))) (or (and v__p4ltl_0_9 .cse0) (and (not .cse0) (not v__p4ltl_0_9))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_40, meta.local_metadata.out_port=v_meta.local_metadata.out_port_164}  OutVars{_p4ltl_0=v__p4ltl_0_9, meta.local_metadata.out_port=v_meta.local_metadata.out_port_164, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_40}  AuxVars[]  AssignedVars[_p4ltl_0] 44948#L868_T0_S2 [3352] L868_T0_S2-->L869_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_71 0))) (or (and (not .cse0) (not v__p4ltl_1_10)) (and v__p4ltl_1_10 .cse0)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_71}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_71, _p4ltl_1=v__p4ltl_1_10}  AuxVars[]  AssignedVars[_p4ltl_1] 44947#L869_T0_S2 [3547] L869_T0_S2-->L870_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_41 0))) (or (and v__p4ltl_2_11 (not .cse0)) (and (not v__p4ltl_2_11) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_41}  OutVars{_p4ltl_2=v__p4ltl_2_11, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_41}  AuxVars[]  AssignedVars[_p4ltl_2] 44946#L870_T0_S2 [3943] L870_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_167 0))) (or (and v__p4ltl_3_12 (not .cse0)) (and (not v__p4ltl_3_12) .cse0)))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_167}  OutVars{_p4ltl_3=v__p4ltl_3_12, meta.local_metadata.out_port=v_meta.local_metadata.out_port_167}  AuxVars[]  AssignedVars[_p4ltl_3] 44945#mainFINAL_T0_S2 [2895] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44944#mainEXIT_T0_S2 >[4491] mainEXIT_T0_S2-->L876-1-D271: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44943#L876-1-D271 [3090] L876-1-D271-->L876-1_accept_S5: Formula: (and (not v__p4ltl_1_7) v_hdr.dfsTag.valid_28 (not v__p4ltl_0_8) (or v__p4ltl_3_10 v__p4ltl_2_10))  InVars {_p4ltl_2=v__p4ltl_2_10, hdr.dfsTag.valid=v_hdr.dfsTag.valid_28, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_7}  OutVars{_p4ltl_2=v__p4ltl_2_10, hdr.dfsTag.valid=v_hdr.dfsTag.valid_28, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_8, _p4ltl_1=v__p4ltl_1_7}  AuxVars[]  AssignedVars[] 44099#L876-1_accept_S5 
[2023-01-16 02:43:56,563 INFO  L754   eck$LassoCheckResult]: Loop: 44099#L876-1_accept_S5 [3048] L876-1_accept_S5-->L876_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43312#L876_accept_S5 [2711] L876_accept_S5-->L876_accept_S5-D117: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 43478#L876_accept_S5-D117 [3375] L876_accept_S5-D117-->mainENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43243#mainENTRY_accept_S5 [3605] mainENTRY_accept_S5-->mainENTRY_accept_S5-D102: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44681#mainENTRY_accept_S5-D102 [3881] mainENTRY_accept_S5-D102-->havocProcedureENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44001#havocProcedureENTRY_accept_S5 [2980] havocProcedureENTRY_accept_S5-->L720_accept_S5: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 44002#L720_accept_S5 [3215] L720_accept_S5-->L721_accept_S5: Formula: (not v_forward_25)  InVars {}  OutVars{forward=v_forward_25}  AuxVars[]  AssignedVars[forward] 44319#L721_accept_S5 [3788] L721_accept_S5-->L722_accept_S5: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 44123#L722_accept_S5 [3068] L722_accept_S5-->L723_accept_S5: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 44124#L723_accept_S5 [3128] L723_accept_S5-->L724_accept_S5: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 44210#L724_accept_S5 [3716] L724_accept_S5-->L725_accept_S5: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 43623#L725_accept_S5 [2777] L725_accept_S5-->L726_accept_S5: Formula: (= v_standard_metadata.deq_timedelta_10 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 43624#L726_accept_S5 [2784] L726_accept_S5-->L727_accept_S5: Formula: (= v_standard_metadata.deq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 43630#L727_accept_S5 [3198] L727_accept_S5-->L728_accept_S5: Formula: (= v_standard_metadata.ingress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 44302#L728_accept_S5 [3849] L728_accept_S5-->L729_accept_S5: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 44518#L729_accept_S5 [3407] L729_accept_S5-->L730_accept_S5: Formula: (= v_standard_metadata.mcast_grp_10 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 43944#L730_accept_S5 [2949] L730_accept_S5-->L731_accept_S5: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 43758#L731_accept_S5 [2841] L731_accept_S5-->L732_accept_S5: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 43759#L732_accept_S5 [3795] L732_accept_S5-->L733_accept_S5: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 43746#L733_accept_S5 [2833] L733_accept_S5-->L734_accept_S5: Formula: (= v_meta.local_metadata.starting_port_21 0)  InVars {}  OutVars{meta.local_metadata.starting_port=v_meta.local_metadata.starting_port_21}  AuxVars[]  AssignedVars[meta.local_metadata.starting_port] 43611#L734_accept_S5 [2771] L734_accept_S5-->L735_accept_S5: Formula: (= v_meta.local_metadata.all_ports_28 0)  InVars {}  OutVars{meta.local_metadata.all_ports=v_meta.local_metadata.all_ports_28}  AuxVars[]  AssignedVars[meta.local_metadata.all_ports] 43612#L735_accept_S5 [2917] L735_accept_S5-->L736_accept_S5: Formula: (= v_meta.local_metadata.out_port_xor_15 0)  InVars {}  OutVars{meta.local_metadata.out_port_xor=v_meta.local_metadata.out_port_xor_15}  AuxVars[]  AssignedVars[meta.local_metadata.out_port_xor] 43887#L736_accept_S5 [3026] L736_accept_S5-->L737_accept_S5: Formula: (= v_meta.local_metadata.pkt_curr_39 0)  InVars {}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_39}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 44074#L737_accept_S5 [3058] L737_accept_S5-->L738_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_34 0)  InVars {}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_34}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 43242#L738_accept_S5 [2625] L738_accept_S5-->L739_accept_S5: Formula: (= v_meta.local_metadata.out_port_139 0)  InVars {}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_139}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 43244#L739_accept_S5 [3436] L739_accept_S5-->L740_accept_S5: Formula: (= v_meta.local_metadata.if_out_failed_24 0)  InVars {}  OutVars{meta.local_metadata.if_out_failed=v_meta.local_metadata.if_out_failed_24}  AuxVars[]  AssignedVars[meta.local_metadata.if_out_failed] 44025#L740_accept_S5 [2996] L740_accept_S5-->L741_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_29 0)  InVars {}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_29}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 44026#L741_accept_S5 [3085] L741_accept_S5-->L742_accept_S5: Formula: (= v_meta.local_metadata.is_dest_9 0)  InVars {}  OutVars{meta.local_metadata.is_dest=v_meta.local_metadata.is_dest_9}  AuxVars[]  AssignedVars[meta.local_metadata.is_dest] 44150#L742_accept_S5 [3380] L742_accept_S5-->L743_accept_S5: Formula: (= v_meta.local_metadata.is_completed_63 0)  InVars {}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_63}  AuxVars[]  AssignedVars[meta.local_metadata.is_completed] 43741#L743_accept_S5 [2831] L743_accept_S5-->L744_accept_S5: Formula: (not v_hdr.dfsTag.valid_22)  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_22}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 43742#L744_accept_S5 [3579] L744_accept_S5-->L745_accept_S5: Formula: (= (store v_emit_12 v_hdr.dfsTag_2 false) v_emit_11)  InVars {emit=v_emit_12, hdr.dfsTag=v_hdr.dfsTag_2}  OutVars{emit=v_emit_11, hdr.dfsTag=v_hdr.dfsTag_2}  AuxVars[]  AssignedVars[emit] 44140#L745_accept_S5 [3079] L745_accept_S5-->L746_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_22}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_curr] 44141#L746_accept_S5 [3574] L746_accept_S5-->L747_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_curr_18) (<= v_hdr.dfsTag.pkt_v1_curr_18 256))  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_18}  OutVars{hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_18}  AuxVars[]  AssignedVars[] 44496#L747_accept_S5 [3384] L747_accept_S5-->L748_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_21}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v1_par] 44497#L748_accept_S5 [3890] L748_accept_S5-->L749_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v1_par_20) (<= v_hdr.dfsTag.pkt_v1_par_20 256))  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_20}  OutVars{hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_20}  AuxVars[]  AssignedVars[] 44849#L749_accept_S5 [3977] L749_accept_S5-->L750_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_9}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_curr] 44835#L750_accept_S5 [3844] L750_accept_S5-->L751_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v2_curr_11) (<= v_hdr.dfsTag.pkt_v2_curr_11 256))  InVars {hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_11}  OutVars{hdr.dfsTag.pkt_v2_curr=v_hdr.dfsTag.pkt_v2_curr_11}  AuxVars[]  AssignedVars[] 43723#L751_accept_S5 [2824] L751_accept_S5-->L752_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_13}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v2_par] 43724#L752_accept_S5 [3465] L752_accept_S5-->L753_accept_S5: Formula: (and (<= v_hdr.dfsTag.pkt_v2_par_10 256) (<= 0 v_hdr.dfsTag.pkt_v2_par_10))  InVars {hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_10}  OutVars{hdr.dfsTag.pkt_v2_par=v_hdr.dfsTag.pkt_v2_par_10}  AuxVars[]  AssignedVars[] 44568#L753_accept_S5 [3734] L753_accept_S5-->L754_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_curr] 44583#L754_accept_S5 [3482] L754_accept_S5-->L755_accept_S5: Formula: (and (<= v_hdr.dfsTag.pkt_v3_curr_10 256) (<= 0 v_hdr.dfsTag.pkt_v3_curr_10))  InVars {hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_10}  OutVars{hdr.dfsTag.pkt_v3_curr=v_hdr.dfsTag.pkt_v3_curr_10}  AuxVars[]  AssignedVars[] 44451#L755_accept_S5 [3334] L755_accept_S5-->L756_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_14}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v3_par] 43857#L756_accept_S5 [2900] L756_accept_S5-->L757_accept_S5: Formula: (and (<= v_hdr.dfsTag.pkt_v3_par_13 256) (<= 0 v_hdr.dfsTag.pkt_v3_par_13))  InVars {hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_13}  OutVars{hdr.dfsTag.pkt_v3_par=v_hdr.dfsTag.pkt_v3_par_13}  AuxVars[]  AssignedVars[] 43517#L757_accept_S5 [2733] L757_accept_S5-->L758_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_12}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_curr] 43518#L758_accept_S5 [3782] L758_accept_S5-->L759_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v4_curr_13) (<= v_hdr.dfsTag.pkt_v4_curr_13 256))  InVars {hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_13}  OutVars{hdr.dfsTag.pkt_v4_curr=v_hdr.dfsTag.pkt_v4_curr_13}  AuxVars[]  AssignedVars[] 43950#L759_accept_S5 [2953] L759_accept_S5-->L760_accept_S5: Formula: true  InVars {}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_11}  AuxVars[]  AssignedVars[hdr.dfsTag.pkt_v4_par] 43361#L760_accept_S5 [2672] L760_accept_S5-->L761_accept_S5: Formula: (and (<= 0 v_hdr.dfsTag.pkt_v4_par_13) (<= v_hdr.dfsTag.pkt_v4_par_13 256))  InVars {hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_13}  OutVars{hdr.dfsTag.pkt_v4_par=v_hdr.dfsTag.pkt_v4_par_13}  AuxVars[]  AssignedVars[] 43362#L761_accept_S5 [3862] L761_accept_S5-->L762_accept_S5: Formula: (not v_hdr.ff_tags.valid_15)  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_15}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 43314#L762_accept_S5 [2650] L762_accept_S5-->L763_accept_S5: Formula: (= v_emit_21 (store v_emit_22 v_hdr.ff_tags_4 false))  InVars {hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_22}  OutVars{hdr.ff_tags=v_hdr.ff_tags_4, emit=v_emit_21}  AuxVars[]  AssignedVars[emit] 43315#L763_accept_S5 [2799] L763_accept_S5-->L764_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_11}  AuxVars[]  AssignedVars[hdr.ff_tags.preamble] 43663#L764_accept_S5 [3052] L764_accept_S5-->L765_accept_S5: Formula: (and (<= v_hdr.ff_tags.preamble_9 18446744073709551616) (<= 0 v_hdr.ff_tags.preamble_9))  InVars {hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  OutVars{hdr.ff_tags.preamble=v_hdr.ff_tags.preamble_9}  AuxVars[]  AssignedVars[] 44101#L765_accept_S5 [3720] L765_accept_S5-->L766_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_10}  AuxVars[]  AssignedVars[hdr.ff_tags.shortest_path] 44252#L766_accept_S5 [3158] L766_accept_S5-->L767_accept_S5: Formula: (and (<= v_hdr.ff_tags.shortest_path_13 256) (<= 0 v_hdr.ff_tags.shortest_path_13))  InVars {hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_13}  OutVars{hdr.ff_tags.shortest_path=v_hdr.ff_tags.shortest_path_13}  AuxVars[]  AssignedVars[] 44253#L767_accept_S5 [3288] L767_accept_S5-->L768_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_34}  AuxVars[]  AssignedVars[hdr.ff_tags.path_length] 43971#L768_accept_S5 [2968] L768_accept_S5-->L769_accept_S5: Formula: (and (<= 0 v_hdr.ff_tags.path_length_31) (<= v_hdr.ff_tags.path_length_31 256))  InVars {hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_31}  OutVars{hdr.ff_tags.path_length=v_hdr.ff_tags.path_length_31}  AuxVars[]  AssignedVars[] 43972#L769_accept_S5 [3923] L769_accept_S5-->L770_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_11}  AuxVars[]  AssignedVars[hdr.ff_tags.is_edge] 44641#L770_accept_S5 [3552] L770_accept_S5-->L771_accept_S5: Formula: (and (<= v_hdr.ff_tags.is_edge_13 2) (<= 0 v_hdr.ff_tags.is_edge_13))  InVars {hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_13}  OutVars{hdr.ff_tags.is_edge=v_hdr.ff_tags.is_edge_13}  AuxVars[]  AssignedVars[] 44642#L771_accept_S5 [3947] L771_accept_S5-->L772_accept_S5: Formula: true  InVars {}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_22}  AuxVars[]  AssignedVars[hdr.ff_tags.dfs_start] 43683#L772_accept_S5 [2808] L772_accept_S5-->L773_accept_S5: Formula: (and (<= v_hdr.ff_tags.dfs_start_17 2) (<= 0 v_hdr.ff_tags.dfs_start_17))  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_17}  OutVars{hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_17}  AuxVars[]  AssignedVars[] 43684#L773_accept_S5 [3289] L773_accept_S5-->L774_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_12}  AuxVars[]  AssignedVars[default_route_0.set_default_route.send_to] 44369#L774_accept_S5 [3258] L774_accept_S5-->L775_accept_S5: Formula: true  InVars {}  OutVars{default_route_0.action_run=v_default_route_0.action_run_12}  AuxVars[]  AssignedVars[default_route_0.action_run] 44363#L775_accept_S5 [3254] L775_accept_S5-->L776_accept_S5: Formula: true  InVars {}  OutVars{fwd_parent_0.action_run=v_fwd_parent_0.action_run_25}  AuxVars[]  AssignedVars[fwd_parent_0.action_run] 44364#L776_accept_S5 [3682] L776_accept_S5-->L777_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.fwd._port=v_fwd_pkt_0.fwd._port_11}  AuxVars[]  AssignedVars[fwd_pkt_0.fwd._port] 44595#L777_accept_S5 [3496] L777_accept_S5-->L778_accept_S5: Formula: true  InVars {}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_13}  AuxVars[]  AssignedVars[fwd_pkt_0.action_run] 44596#L778_accept_S5 [3886] L778_accept_S5-->L779_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.set_out_meta.meta_state=v_set_out_port_0.set_out_meta.meta_state_11}  AuxVars[]  AssignedVars[set_out_port_0.set_out_meta.meta_state] 44781#L779_accept_S5 [3753] L779_accept_S5-->L780_accept_S5: Formula: true  InVars {}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_14}  AuxVars[]  AssignedVars[set_out_port_0.action_run] 43356#L780_accept_S5 [2670] L780_accept_S5-->L781_accept_S5: Formula: true  InVars {}  OutVars{start_dfs_0.action_run=v_start_dfs_0.action_run_13}  AuxVars[]  AssignedVars[start_dfs_0.action_run] 43357#L781_accept_S5 [3411] L781_accept_S5-->L782_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed._skip_failures_0._working=v__check_out_failed._skip_failures_0._working_11}  AuxVars[]  AssignedVars[_check_out_failed._skip_failures_0._working] 44525#L782_accept_S5 [3426] L782_accept_S5-->L783_accept_S5: Formula: true  InVars {}  OutVars{_check_out_failed.action_run=v__check_out_failed.action_run_13}  AuxVars[]  AssignedVars[_check_out_failed.action_run] 44538#L783_accept_S5 [3454] L783_accept_S5-->L784_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status._xor_outport_0._all_ports=v__check_outport_status._xor_outport_0._all_ports_10}  AuxVars[]  AssignedVars[_check_outport_status._xor_outport_0._all_ports] 43871#L784_accept_S5 [2908] L784_accept_S5-->L785_accept_S5: Formula: true  InVars {}  OutVars{_check_outport_status.action_run=v__check_outport_status.action_run_13}  AuxVars[]  AssignedVars[_check_outport_status.action_run] 43872#L785_accept_S5 [3006] L785_accept_S5-->L786_accept_S5: Formula: true  InVars {}  OutVars{_curr_eq_ingress.action_run=v__curr_eq_ingress.action_run_14}  AuxVars[]  AssignedVars[_curr_eq_ingress.action_run] 43342#L786_accept_S5 [2666] L786_accept_S5-->L787_accept_S5: Formula: true  InVars {}  OutVars{_curr_eq_zero.action_run=v__curr_eq_zero.action_run_13}  AuxVars[]  AssignedVars[_curr_eq_zero.action_run] 43343#L787_accept_S5 [3137] L787_accept_S5-->L788_accept_S5: Formula: true  InVars {}  OutVars{_hit_depth.action_run=v__hit_depth.action_run_12}  AuxVars[]  AssignedVars[_hit_depth.action_run] 44225#L788_accept_S5 [3195] L788_accept_S5-->L789_accept_S5: Formula: true  InVars {}  OutVars{_if_status._set_if_status_0._value=v__if_status._set_if_status_0._value_12}  AuxVars[]  AssignedVars[_if_status._set_if_status_0._value] 44283#L789_accept_S5 [3184] L789_accept_S5-->L790_accept_S5: Formula: true  InVars {}  OutVars{_if_status.action_run=v__if_status.action_run_14}  AuxVars[]  AssignedVars[_if_status.action_run] 44221#L790_accept_S5 [3134] L790_accept_S5-->L791_accept_S5: Formula: true  InVars {}  OutVars{_jump_to_next.action_run=v__jump_to_next.action_run_13}  AuxVars[]  AssignedVars[_jump_to_next.action_run] 44222#L791_accept_S5 [3804] L791_accept_S5-->L792_accept_S5: Formula: true  InVars {}  OutVars{_out_eq_zero.action_run=v__out_eq_zero.action_run_26}  AuxVars[]  AssignedVars[_out_eq_zero.action_run] 44821#L792_accept_S5 [3858] L792_accept_S5-->L793_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port._starting_port_meta_0.port_state=v__set_egress_port._starting_port_meta_0.port_state_10}  AuxVars[]  AssignedVars[_set_egress_port._starting_port_meta_0.port_state] 44839#L793_accept_S5 [3892] L793_accept_S5-->L794_accept_S5: Formula: true  InVars {}  OutVars{_set_egress_port.action_run=v__set_egress_port.action_run_25}  AuxVars[]  AssignedVars[_set_egress_port.action_run] 43694#L794_accept_S5 [2814] L794_accept_S5-->L795_accept_S5: Formula: true  InVars {}  OutVars{_set_parent_out.action_run=v__set_parent_out.action_run_14}  AuxVars[]  AssignedVars[_set_parent_out.action_run] 43695#L795_accept_S5 [3377] L795_accept_S5-->L796_accept_S5: Formula: true  InVars {}  OutVars{_to_parent.action_run=v__to_parent.action_run_24}  AuxVars[]  AssignedVars[_to_parent.action_run] 43707#L796_accept_S5 [2818] L796_accept_S5-->havocProcedureFINAL_accept_S5: Formula: true  InVars {}  OutVars{_try_next.action_run=v__try_next.action_run_12}  AuxVars[]  AssignedVars[_try_next.action_run] 43708#havocProcedureFINAL_accept_S5 [3374] havocProcedureFINAL_accept_S5-->havocProcedureEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44489#havocProcedureEXIT_accept_S5 >[4316] havocProcedureEXIT_accept_S5-->L858-D192: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44498#L858-D192 [3386] L858-D192-->L858_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44259#L858_accept_S5 [3887] L858_accept_S5-->L858_accept_S5-D57: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44847#L858_accept_S5-D57 [4020] L858_accept_S5-D57-->_parser_ParserImplENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43843#_parser_ParserImplENTRY_accept_S5 [4007] _parser_ParserImplENTRY_accept_S5-->_parser_ParserImplENTRY_accept_S5-D93: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44151#_parser_ParserImplENTRY_accept_S5-D93 [3086] _parser_ParserImplENTRY_accept_S5-D93-->startENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44152#startENTRY_accept_S5 [3648] startENTRY_accept_S5-->L932_accept_S5: Formula: v_hdr.ff_tags.valid_18  InVars {}  OutVars{hdr.ff_tags.valid=v_hdr.ff_tags.valid_18}  AuxVars[]  AssignedVars[hdr.ff_tags.valid] 44551#L932_accept_S5 [3444] L932_accept_S5-->L933_accept_S5: Formula: v_hdr.dfsTag.valid_31  InVars {}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_31}  AuxVars[]  AssignedVars[hdr.dfsTag.valid] 44417#L933_accept_S5 [3298] L933_accept_S5-->L934_accept_S5: Formula: (= v_meta.local_metadata.pkt_curr_44 v_hdr.dfsTag.pkt_v1_curr_25)  InVars {hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_25}  OutVars{meta.local_metadata.pkt_curr=v_meta.local_metadata.pkt_curr_44, hdr.dfsTag.pkt_v1_curr=v_hdr.dfsTag.pkt_v1_curr_25}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_curr] 44418#L934_accept_S5 [3937] L934_accept_S5-->L935_accept_S5: Formula: (= v_meta.local_metadata.pkt_par_47 v_hdr.dfsTag.pkt_v1_par_24)  InVars {hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_24}  OutVars{meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_47, hdr.dfsTag.pkt_v1_par=v_hdr.dfsTag.pkt_v1_par_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_par] 44686#L935_accept_S5 [3612] L935_accept_S5-->L936_accept_S5: Formula: (= v_hdr.ff_tags.dfs_start_24 v_meta.local_metadata.pkt_start_33)  InVars {hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_24}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_33, hdr.ff_tags.dfs_start=v_hdr.ff_tags.dfs_start_24}  AuxVars[]  AssignedVars[meta.local_metadata.pkt_start] 43642#L936_accept_S5 [3793] L936_accept_S5-->L936_accept_S5-D66: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44815#L936_accept_S5-D66 [3959] L936_accept_S5-D66-->acceptFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44810#acceptFINAL_accept_S5 [3786] acceptFINAL_accept_S5-->acceptEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43641#acceptEXIT_accept_S5 >[4119] acceptEXIT_accept_S5-->startFINAL-D324: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43643#startFINAL-D324 [3658] startFINAL-D324-->startFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44613#startFINAL_accept_S5 [3525] startFINAL_accept_S5-->startEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43842#startEXIT_accept_S5 >[4467] startEXIT_accept_S5-->_parser_ParserImplFINAL-D240: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43844#_parser_ParserImplFINAL-D240 [4001] _parser_ParserImplFINAL-D240-->_parser_ParserImplFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44258#_parser_ParserImplFINAL_accept_S5 [3164] _parser_ParserImplFINAL_accept_S5-->_parser_ParserImplEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44260#_parser_ParserImplEXIT_accept_S5 >[4561] _parser_ParserImplEXIT_accept_S5-->L859-D318: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44515#L859-D318 [3401] L859-D318-->L859_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44217#L859_accept_S5 [3132] L859_accept_S5-->L859_accept_S5-D132: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44218#L859_accept_S5-D132 [3805] L859_accept_S5-D132-->verifyChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44822#verifyChecksumFINAL_accept_S5 [3850] verifyChecksumFINAL_accept_S5-->verifyChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44837#verifyChecksumEXIT_accept_S5 >[4385] verifyChecksumEXIT_accept_S5-->L860-D315: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44579#L860-D315 [3479] L860-D315-->L860_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43224#L860_accept_S5 [3208] L860_accept_S5-->L860_accept_S5-D171: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44309#L860_accept_S5-D171 [3729] L860_accept_S5-D171-->ingressENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44764#ingressENTRY_accept_S5 [3953] ingressENTRY_accept_S5-->L804_accept_S5: Formula: v_hdr.dfsTag.valid_17  InVars {hdr.dfsTag.valid=v_hdr.dfsTag.valid_17}  OutVars{hdr.dfsTag.valid=v_hdr.dfsTag.valid_17}  AuxVars[]  AssignedVars[] 43628#L804_accept_S5 [2781] L804_accept_S5-->L805_accept_S5: Formula: (= v_meta.local_metadata.pkt_start_25 0)  InVars {meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_25}  OutVars{meta.local_metadata.pkt_start=v_meta.local_metadata.pkt_start_25}  AuxVars[]  AssignedVars[] 43333#L805_accept_S5 [3122] L805_accept_S5-->L805_accept_S5-D48: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44202#L805_accept_S5-D48 [3342] L805_accept_S5-D48-->default_route_0.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44455#default_route_0.applyENTRY_accept_S5 [3818] default_route_0.applyENTRY_accept_S5-->L670_accept_S5: Formula: (= v_default_route_0.action_run_15 default_route_0.action.set_default_route)  InVars {default_route_0.action_run=v_default_route_0.action_run_15}  OutVars{default_route_0.action_run=v_default_route_0.action_run_15}  AuxVars[]  AssignedVars[] 44106#L670_accept_S5 [3944] L670_accept_S5-->L670_accept_S5-D105: Formula: (= v_default_route_0.set_default_route.send_to_9 v_set_default_route_send_toInParam_1)  InVars {default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_9}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_9, set_default_route_send_to=v_set_default_route_send_toInParam_1}  AuxVars[]  AssignedVars[set_default_route_send_to]< 44105#L670_accept_S5-D105 [3056] L670_accept_S5-D105-->set_default_routeENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44107#set_default_routeENTRY_accept_S5 [3372] set_default_routeENTRY_accept_S5-->set_default_routeFINAL_accept_S5: Formula: (= v_meta.local_metadata.out_port_144 v_set_default_route_send_to_4)  InVars {set_default_route_send_to=v_set_default_route_send_to_4}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_144, set_default_route_send_to=v_set_default_route_send_to_4}  AuxVars[]  AssignedVars[meta.local_metadata.out_port] 44473#set_default_routeFINAL_accept_S5 [3358] set_default_routeFINAL_accept_S5-->set_default_routeEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44474#set_default_routeEXIT_accept_S5 >[4472] set_default_routeEXIT_accept_S5-->L672-1-D360: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (= v_default_route_0.set_default_route.send_to_9 v_set_default_route_send_toInParam_1)  InVars {default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_9}  OutVars{default_route_0.set_default_route.send_to=v_default_route_0.set_default_route.send_to_9, set_default_route_send_to=v_set_default_route_send_toInParam_1}  AuxVars[]  AssignedVars[set_default_route_send_to] 44808#L672-1-D360 [3784] L672-1-D360-->L672-1_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44643#L672-1_accept_S5 [3555] L672-1_accept_S5-->default_route_0.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44644#default_route_0.applyEXIT_accept_S5 >[4212] default_route_0.applyEXIT_accept_S5-->L805-1-D258: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44850#L805-1-D258 [3891] L805-1-D258-->L805-1_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44851#L805-1_accept_S5 [3212] L805-1_accept_S5-->L840_accept_S5: Formula: (not (= v_meta.local_metadata.out_port_124 0))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_124}  OutVars{meta.local_metadata.out_port=v_meta.local_metadata.out_port_124}  AuxVars[]  AssignedVars[] 43805#L840_accept_S5 [2873] L840_accept_S5-->L850_accept_S5: Formula: (not (= v_meta.local_metadata.is_completed_40 1))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_40}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_40}  AuxVars[]  AssignedVars[] 43229#L850_accept_S5 [3323] L850_accept_S5-->L850_accept_S5-D126: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 43228#L850_accept_S5-D126 [2619] L850_accept_S5-D126-->set_out_port_0.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43230#set_out_port_0.applyENTRY_accept_S5 [2635] set_out_port_0.applyENTRY_accept_S5-->L922_accept_S5: Formula: (not (= set_out_port_0.action.set_out_meta v_set_out_port_0.action_run_20))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_20}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_20}  AuxVars[]  AssignedVars[] 43271#L922_accept_S5 [3154] L922_accept_S5-->L922-1_accept_S5: Formula: (not (= v_set_out_port_0.action_run_26 set_out_port_0.action.NoAction_20))  InVars {set_out_port_0.action_run=v_set_out_port_0.action_run_26}  OutVars{set_out_port_0.action_run=v_set_out_port_0.action_run_26}  AuxVars[]  AssignedVars[] 44169#L922-1_accept_S5 [3243] L922-1_accept_S5-->set_out_port_0.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44046#set_out_port_0.applyEXIT_accept_S5 >[4547] set_out_port_0.applyEXIT_accept_S5-->L850-1-D348: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44047#L850-1-D348 [3743] L850-1-D348-->L850-1_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43345#L850-1_accept_S5 [2795] L850-1_accept_S5-->L850-1_accept_S5-D36: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 43344#L850-1_accept_S5-D36 [2667] L850-1_accept_S5-D36-->fwd_pkt_0.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43346#fwd_pkt_0.applyENTRY_accept_S5 [3911] fwd_pkt_0.applyENTRY_accept_S5-->L712_accept_S5: Formula: (not (= fwd_pkt_0.action.fwd v_fwd_pkt_0.action_run_18))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_18}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_18}  AuxVars[]  AssignedVars[] 44748#L712_accept_S5 [3710] L712_accept_S5-->L712-1_accept_S5: Formula: (not (= v_fwd_pkt_0.action_run_24 fwd_pkt_0.action.NoAction_19))  InVars {fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_24}  OutVars{fwd_pkt_0.action_run=v_fwd_pkt_0.action_run_24}  AuxVars[]  AssignedVars[] 43808#L712-1_accept_S5 [2876] L712-1_accept_S5-->fwd_pkt_0.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43809#fwd_pkt_0.applyEXIT_accept_S5 >[4407] fwd_pkt_0.applyEXIT_accept_S5-->L803-D279: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45179#L803-D279 [2933] L803-D279-->L803_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43489#L803_accept_S5 [2718] L803_accept_S5-->ingressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43490#ingressEXIT_accept_S5 >[4181] ingressEXIT_accept_S5-->L861-D291: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44718#L861-D291 [3663] L861-D291-->L861_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44207#L861_accept_S5 [4003] L861_accept_S5-->L861_accept_S5-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44206#L861_accept_S5-D24 [3125] L861_accept_S5-D24-->egressFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44208#egressFINAL_accept_S5 [3853] egressFINAL_accept_S5-->egressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44606#egressEXIT_accept_S5 >[4429] egressEXIT_accept_S5-->L862-D339: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44358#L862-D339 [3247] L862-D339-->L862_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43885#L862_accept_S5 [3589] L862_accept_S5-->L862_accept_S5-D129: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 44668#L862_accept_S5-D129 [3628] L862_accept_S5-D129-->computeChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43884#computeChecksumFINAL_accept_S5 [2916] computeChecksumFINAL_accept_S5-->computeChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43886#computeChecksumEXIT_accept_S5 >[4061] computeChecksumEXIT_accept_S5-->L863-D216: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44639#L863-D216 [3796] L863-D216-->L863_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44476#L863_accept_S5 [3361] L863_accept_S5-->L865_accept_S5: Formula: (not v_forward_28)  InVars {forward=v_forward_28}  OutVars{forward=v_forward_28}  AuxVars[]  AssignedVars[] 44477#L865_accept_S5 [3878] L865_accept_S5-->L864-1_accept_S5: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 44845#L864-1_accept_S5 [3961] L864-1_accept_S5-->L868_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_166 v_meta.local_metadata.pkt_par_45))) (or (and v__p4ltl_0_11 .cse0) (and (not v__p4ltl_0_11) (not .cse0))))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45, meta.local_metadata.out_port=v_meta.local_metadata.out_port_166}  OutVars{_p4ltl_0=v__p4ltl_0_11, meta.local_metadata.out_port=v_meta.local_metadata.out_port_166, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_45}  AuxVars[]  AssignedVars[_p4ltl_0] 43640#L868_accept_S5 [2786] L868_accept_S5-->L869_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.is_completed_70 0))) (or (and (not v__p4ltl_1_9) (not .cse0)) (and .cse0 v__p4ltl_1_9)))  InVars {meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_70}  OutVars{meta.local_metadata.is_completed=v_meta.local_metadata.is_completed_70, _p4ltl_1=v__p4ltl_1_9}  AuxVars[]  AssignedVars[_p4ltl_1] 43311#L869_accept_S5 [2651] L869_accept_S5-->L870_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.pkt_par_42 0))) (or (and v__p4ltl_2_12 (not .cse0)) (and (not v__p4ltl_2_12) .cse0)))  InVars {meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_42}  OutVars{_p4ltl_2=v__p4ltl_2_12, meta.local_metadata.pkt_par=v_meta.local_metadata.pkt_par_42}  AuxVars[]  AssignedVars[_p4ltl_2] 43313#L870_accept_S5 [3739] L870_accept_S5-->mainFINAL_accept_S5: Formula: (let ((.cse0 (= v_meta.local_metadata.out_port_168 0))) (or (and .cse0 (not v__p4ltl_3_13)) (and v__p4ltl_3_13 (not .cse0))))  InVars {meta.local_metadata.out_port=v_meta.local_metadata.out_port_168}  OutVars{_p4ltl_3=v__p4ltl_3_13, meta.local_metadata.out_port=v_meta.local_metadata.out_port_168}  AuxVars[]  AssignedVars[_p4ltl_3] 43588#mainFINAL_accept_S5 [2764] mainFINAL_accept_S5-->mainEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 43589#mainEXIT_accept_S5 >[4374] mainEXIT_accept_S5-->L876-1-D273: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 44736#L876-1-D273 [3870] L876-1-D273-->L876-1_accept_S5: Formula: (and (or v__p4ltl_3_6 v__p4ltl_2_6) v_hdr.dfsTag.valid_24)  InVars {_p4ltl_2=v__p4ltl_2_6, hdr.dfsTag.valid=v_hdr.dfsTag.valid_24, _p4ltl_3=v__p4ltl_3_6}  OutVars{_p4ltl_2=v__p4ltl_2_6, hdr.dfsTag.valid=v_hdr.dfsTag.valid_24, _p4ltl_3=v__p4ltl_3_6}  AuxVars[]  AssignedVars[] 44099#L876-1_accept_S5 
[2023-01-16 02:43:56,563 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 02:43:56,563 INFO  L85        PathProgramCache]: Analyzing trace with hash -791573146, now seen corresponding path program 1 times
[2023-01-16 02:43:56,564 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 02:43:56,564 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [431203963]
[2023-01-16 02:43:56,564 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 02:43:56,564 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 02:43:56,581 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:56,648 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 02:43:56,652 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:56,700 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 02:43:56,702 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:56,710 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 84
[2023-01-16 02:43:56,711 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:56,716 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 02:43:56,716 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:56,717 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-01-16 02:43:56,717 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:56,718 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 104
[2023-01-16 02:43:56,718 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:56,727 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 109
[2023-01-16 02:43:56,728 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:56,733 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-01-16 02:43:56,733 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:56,734 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 02:43:56,734 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:56,738 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 17
[2023-01-16 02:43:56,739 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:56,743 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 24
[2023-01-16 02:43:56,744 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:56,744 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 144
[2023-01-16 02:43:56,745 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:56,746 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 149
[2023-01-16 02:43:56,746 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:56,747 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 167
[2023-01-16 02:43:56,755 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:56,767 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 02:43:56,770 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:56,774 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 84
[2023-01-16 02:43:56,775 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:56,776 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 02:43:56,777 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:56,778 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 6
[2023-01-16 02:43:56,778 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:56,779 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 104
[2023-01-16 02:43:56,779 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:56,780 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 109
[2023-01-16 02:43:56,782 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:56,788 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 02:43:56,789 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:56,790 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 02:43:56,790 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:56,795 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 18
[2023-01-16 02:43:56,795 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:56,796 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 02:43:56,797 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:56,802 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 35
[2023-01-16 02:43:56,804 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:56,805 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 155
[2023-01-16 02:43:56,806 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:56,806 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 160
[2023-01-16 02:43:56,807 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 02:43:56,808 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 02:43:56,808 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 02:43:56,808 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [431203963]
[2023-01-16 02:43:56,809 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [431203963] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 02:43:56,809 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 02:43:56,809 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [14] imperfect sequences [] total 14
[2023-01-16 02:43:56,809 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1533792255]
[2023-01-16 02:43:56,809 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 02:43:56,809 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 02:43:56,809 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 02:43:56,809 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 15 interpolants.
[2023-01-16 02:43:56,810 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=53, Invalid=157, Unknown=0, NotChecked=0, Total=210
[2023-01-16 02:43:56,810 INFO  L87              Difference]: Start difference. First operand 1960 states and 2149 transitions. cyclomatic complexity: 192 Second operand  has 15 states, 14 states have (on average 20.5) internal successors, (287), 4 states have internal predecessors, (287), 2 states have call successors, (28), 12 states have call predecessors, (28), 3 states have return successors, (27), 3 states have call predecessors, (27), 2 states have call successors, (27)
[2023-01-16 02:44:06,248 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 02:44:06,248 INFO  L93              Difference]: Finished difference Result 3345 states and 4052 transitions.
[2023-01-16 02:44:06,249 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 86 states. 
[2023-01-16 02:44:06,249 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 3345 states and 4052 transitions.
[2023-01-16 02:44:06,255 INFO  L131   ngComponentsAnalysis]: Automaton has 0 accepting balls. 0
[2023-01-16 02:44:06,255 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 3345 states to 0 states and 0 transitions.
[2023-01-16 02:44:06,255 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 0
[2023-01-16 02:44:06,255 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 0
[2023-01-16 02:44:06,255 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 0 states and 0 transitions.
[2023-01-16 02:44:06,255 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 02:44:06,255 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 0 states and 0 transitions.
[2023-01-16 02:44:06,255 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 0 states and 0 transitions.
[2023-01-16 02:44:06,255 INFO  L399   stractBuchiCegarLoop]: Abstraction has 0 states and 0 transitions.
[2023-01-16 02:44:06,255 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 9 ============
[2023-01-16 02:44:06,255 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 0 states and 0 transitions.
[2023-01-16 02:44:06,255 INFO  L131   ngComponentsAnalysis]: Automaton has 0 accepting balls. 0
[2023-01-16 02:44:06,255 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is true
[2023-01-16 02:44:06,260 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer CFG 16.01 02:44:06 BasicIcfg
[2023-01-16 02:44:06,260 INFO  L132        PluginConnector]: ------------------------ END BuchiAutomizer----------------------------
[2023-01-16 02:44:06,260 INFO  L158              Benchmark]: Toolchain (without parser) took 65240.26ms. Allocated memory was 66.1MB in the beginning and 861.9MB in the end (delta: 795.9MB). Free memory was 35.4MB in the beginning and 427.7MB in the end (delta: -392.3MB). Peak memory consumption was 404.3MB. Max. memory is 4.3GB.
[2023-01-16 02:44:06,261 INFO  L158              Benchmark]: Boogie PL CUP Parser took 0.11ms. Allocated memory is still 66.1MB. Free memory was 38.7MB in the beginning and 38.7MB in the end (delta: 48.7kB). There was no memory consumed. Max. memory is 4.3GB.
[2023-01-16 02:44:06,261 INFO  L158              Benchmark]: Boogie Preprocessor took 50.87ms. Allocated memory is still 66.1MB. Free memory was 35.4MB in the beginning and 46.1MB in the end (delta: -10.7MB). Peak memory consumption was 2.1MB. Max. memory is 4.3GB.
[2023-01-16 02:44:06,261 INFO  L158              Benchmark]: ThufvSpecLang took 95.85ms. Allocated memory is still 66.1MB. Free memory was 46.1MB in the beginning and 43.9MB in the end (delta: 2.3MB). Peak memory consumption was 3.1MB. Max. memory is 4.3GB.
[2023-01-16 02:44:06,261 INFO  L158              Benchmark]: RCFGBuilder took 447.13ms. Allocated memory is still 66.1MB. Free memory was 43.9MB in the beginning and 45.8MB in the end (delta: -1.9MB). Peak memory consumption was 28.6MB. Max. memory is 4.3GB.
[2023-01-16 02:44:06,261 INFO  L158              Benchmark]: ThufvLTL2Aut took 37.88ms. Allocated memory is still 66.1MB. Free memory was 45.8MB in the beginning and 42.7MB in the end (delta: 3.1MB). Peak memory consumption was 2.1MB. Max. memory is 4.3GB.
[2023-01-16 02:44:06,262 INFO  L158              Benchmark]: Büchi Program Product took 339.96ms. Allocated memory was 66.1MB in the beginning and 92.3MB in the end (delta: 26.2MB). Free memory was 42.4MB in the beginning and 35.6MB in the end (delta: 6.8MB). Peak memory consumption was 42.9MB. Max. memory is 4.3GB.
[2023-01-16 02:44:06,262 INFO  L158              Benchmark]: BlockEncodingV2 took 151.66ms. Allocated memory is still 92.3MB. Free memory was 35.6MB in the beginning and 35.4MB in the end (delta: 191.3kB). Peak memory consumption was 15.9MB. Max. memory is 4.3GB.
[2023-01-16 02:44:06,262 INFO  L158              Benchmark]: BuchiAutomizer took 64112.41ms. Allocated memory was 92.3MB in the beginning and 861.9MB in the end (delta: 769.7MB). Free memory was 35.4MB in the beginning and 427.7MB in the end (delta: -392.3MB). Peak memory consumption was 377.8MB. Max. memory is 4.3GB.
[2023-01-16 02:44:06,263 INFO  L339   ainManager$Toolchain]: #######################  End [Toolchain 1] #######################
 --- Results ---
 * Results from de.uni_freiburg.informatik.ultimate.plugins.blockencoding:
  - StatisticsResult: Initial Icfg
    1431 locations, 1945 edges
  - StatisticsResult: Encoded RCFG
    1420 locations, 1929 edges
 * Results from de.uni_freiburg.informatik.ultimate.core:
  - StatisticsResult: Toolchain Benchmarks
    Benchmark results are:
 * Boogie PL CUP Parser took 0.11ms. Allocated memory is still 66.1MB. Free memory was 38.7MB in the beginning and 38.7MB in the end (delta: 48.7kB). There was no memory consumed. Max. memory is 4.3GB.
 * Boogie Preprocessor took 50.87ms. Allocated memory is still 66.1MB. Free memory was 35.4MB in the beginning and 46.1MB in the end (delta: -10.7MB). Peak memory consumption was 2.1MB. Max. memory is 4.3GB.
 * ThufvSpecLang took 95.85ms. Allocated memory is still 66.1MB. Free memory was 46.1MB in the beginning and 43.9MB in the end (delta: 2.3MB). Peak memory consumption was 3.1MB. Max. memory is 4.3GB.
 * RCFGBuilder took 447.13ms. Allocated memory is still 66.1MB. Free memory was 43.9MB in the beginning and 45.8MB in the end (delta: -1.9MB). Peak memory consumption was 28.6MB. Max. memory is 4.3GB.
 * ThufvLTL2Aut took 37.88ms. Allocated memory is still 66.1MB. Free memory was 45.8MB in the beginning and 42.7MB in the end (delta: 3.1MB). Peak memory consumption was 2.1MB. Max. memory is 4.3GB.
 * Büchi Program Product took 339.96ms. Allocated memory was 66.1MB in the beginning and 92.3MB in the end (delta: 26.2MB). Free memory was 42.4MB in the beginning and 35.6MB in the end (delta: 6.8MB). Peak memory consumption was 42.9MB. Max. memory is 4.3GB.
 * BlockEncodingV2 took 151.66ms. Allocated memory is still 92.3MB. Free memory was 35.6MB in the beginning and 35.4MB in the end (delta: 191.3kB). Peak memory consumption was 15.9MB. Max. memory is 4.3GB.
 * BuchiAutomizer took 64112.41ms. Allocated memory was 92.3MB in the beginning and 861.9MB in the end (delta: 769.7MB). Free memory was 35.4MB in the beginning and 427.7MB in the end (delta: -392.3MB). Peak memory consumption was 377.8MB. Max. memory is 4.3GB.
 * Results from de.uni_freiburg.informatik.ultimate.buchiprogramproduct:
  - StatisticsResult: Initial property automaton
    3 locations, 5 edges
  - StatisticsResult: Initial RCFG
    358 locations, 468 edges
  - StatisticsResult: BuchiProgram size
    1431 locations, 1945 edges
 * Results from de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction:
  - StatisticsResult: Constructed decomposition of program
    Your program was decomposed into 8 terminating modules (8 trivial, 0 deterministic, 0 nondeterministic). 8 modules have a trivial ranking function, the largest among these consists of 16 locations.
  - StatisticsResult: Timing statistics
    BüchiAutomizer plugin needed 64.0s and 9 iterations.  TraceHistogramMax:1. Analysis of lassos took 2.2s. Construction of modules took 52.8s. Büchi inclusion checks took 8.3s. Highest rank in rank-based complementation 0. Minimization of det autom 8. Minimization of nondet autom 0. Automata minimization 0.2s AutomataMinimizationTime, 7 MinimizatonAttempts, 14383 StatesRemovedByMinimization, 7 NontrivialMinimizations. Non-live state removal took 0.1s Buchi closure took 0.0s. Biggest automaton had -1 states and ocurred in iteration -1.	Nontrivial modules had stage [0, 0, 0, 0, 0].	InterpolantCoveringCapabilityFinite: 0/0	InterpolantCoveringCapabilityBuchi: 0/0	HoareTripleCheckerStatistics: 0 mSolverCounterUnknown, 54558 SdHoareTripleChecker+Valid, 56.1s IncrementalHoareTripleChecker+Time, 0 mSdLazyCounter, 54035 mSDsluCounter, 27477 SdHoareTripleChecker+Invalid, 52.9s Time, 0 mProtectedAction, 0 SdHoareTripleChecker+Unchecked, 0 IncrementalHoareTripleChecker+Unchecked, 15905 mSDsCounter, 32367 IncrementalHoareTripleChecker+Valid, 0 mProtectedPredicate, 65218 IncrementalHoareTripleChecker+Invalid, 97585 SdHoareTripleChecker+Unknown, 0 mSolverCounterNotChecked, 32367 mSolverCounterUnsat, 11572 mSDtfsCounter, 65218 mSolverCounterSat, 0.4s SdHoareTripleChecker+Time, 0 IncrementalHoareTripleChecker+Unknown	LassoAnalysisResults: nont0 unkn0 SFLI0 SFLT0 conc0 concLT0 SILN0 SILU8 SILI0 SILT0 lasso0 LassoPreprocessingBenchmarks: LassoTerminationAnalysisBenchmarks: not availableLassoTerminationAnalysisBenchmarks: LassoNonterminationAnalysisSatFixpoint: 0	LassoNonterminationAnalysisSatUnbounded: 0	LassoNonterminationAnalysisUnsat: 0	LassoNonterminationAnalysisUnknown: 0	LassoNonterminationAnalysisTime: 0.0s	InitialAbstractionConstructionTime: 0.0s
  - AllSpecificationsHoldResult: All specifications hold
    Buchi Automizer proved that the LTL property !(( []((hdr.dfsTag.valid == true && (_p4ltl_3 == true || _p4ltl_2 == true))) )) || ( ( [](( (_p4ltl_1 == true) ==> ( ( []((_p4ltl_1 == true)) ) || ( (_p4ltl_1 == true) U (_p4ltl_0 == true) ) ) )) )) holds
RESULT: Ultimate proved your program to be correct!
Received shutdown request...
