

================================================================
== Vitis HLS Report for 'memory_manager_Pipeline_VITIS_LOOP_809_26'
================================================================
* Date:           Thu Feb 13 17:41:38 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        krnl_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      149|        ?|  0.497 us|         ?|  149|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_809_26  |      147|        ?|       148|        145|          1|  1 ~ ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     7733|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      948|    -|
|Register             |        -|     -|     3953|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     3953|     8681|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+------+------------+------------+
    |            Variable Name           | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+------+------------+------------+
    |add_ln809_fu_268_p2                 |         +|   0|  0|    10|           3|           1|
    |add_ln810_1_fu_364_p2               |         +|   0|  0|    13|           6|           6|
    |add_ln810_fu_400_p2                 |         +|   0|  0|    71|          64|          64|
    |add_ln812_1_fu_293_p2               |         +|   0|  0|    39|          32|          32|
    |add_ln812_fu_287_p2                 |         +|   0|  0|    40|          33|          33|
    |add_ln815_1_fu_369_p2               |         +|   0|  0|    13|           6|           6|
    |add_ln815_fu_454_p2                 |         +|   0|  0|    71|          64|          64|
    |sub_ln810_fu_354_p2                 |         -|   0|  0|    46|          39|          39|
    |sub_ln815_fu_320_p2                 |         -|   0|  0|    46|          39|          39|
    |ap_block_pp0_stage0_11001           |       and|   0|  0|     2|           1|           1|
    |ap_block_pp0_stage3_11001           |       and|   0|  0|     2|           1|           1|
    |ap_block_pp0_stage73_11001          |       and|   0|  0|     2|           1|           1|
    |ap_block_pp0_stage74_11001          |       and|   0|  0|     2|           1|           1|
    |ap_block_pp0_stage75_11001          |       and|   0|  0|     2|           1|           1|
    |ap_block_pp0_stage76_11001          |       and|   0|  0|     2|           1|           1|
    |ap_block_pp0_stage77_11001          |       and|   0|  0|     2|           1|           1|
    |ap_block_pp0_stage78_11001          |       and|   0|  0|     2|           1|           1|
    |ap_block_pp0_stage79_11001          |       and|   0|  0|     2|           1|           1|
    |ap_block_state4_io                  |       and|   0|  0|     2|           1|           1|
    |ap_block_state74_pp0_stage73_iter0  |       and|   0|  0|     2|           1|           1|
    |ap_block_state75_pp0_stage74_iter0  |       and|   0|  0|     2|           1|           1|
    |ap_block_state76_io                 |       and|   0|  0|     2|           1|           1|
    |ap_block_state77_io                 |       and|   0|  0|     2|           1|           1|
    |ap_block_state80_io                 |       and|   0|  0|     2|           1|           1|
    |ap_condition_1632                   |       and|   0|  0|     2|           1|           1|
    |ap_condition_1636                   |       and|   0|  0|     2|           1|           1|
    |ap_condition_1640                   |       and|   0|  0|     2|           1|           1|
    |ap_condition_1644                   |       and|   0|  0|     2|           1|           1|
    |ap_predicate_op288_read_state75     |       and|   0|  0|     2|           1|           1|
    |ap_predicate_op320_write_state80    |       and|   0|  0|     2|           1|           1|
    |icmp_ln809_fu_262_p2                |      icmp|   0|  0|    19|          31|          31|
    |icmp_ln810_fu_405_p2                |      icmp|   0|  0|    10|           6|           4|
    |icmp_ln815_fu_575_p2                |      icmp|   0|  0|    10|           6|           4|
    |lshr_ln810_fu_520_p2                |      lshr|   0|  0|  2171|        1024|        1024|
    |ap_block_state78_io                 |        or|   0|  0|     2|           1|           1|
    |select_ln810_fu_420_p3              |    select|   0|  0|     2|           1|           2|
    |select_ln815_fu_580_p3              |    select|   0|  0|     2|           1|           2|
    |shl_ln811_1_fu_490_p2               |       shl|   0|  0|  2171|         416|         920|
    |shl_ln811_fu_431_p2                 |       shl|   0|  0|   391|          56|         119|
    |shl_ln815_2_fu_569_p2               |       shl|   0|  0|  2171|         952|         952|
    |shl_ln815_fu_377_p2                 |       shl|   0|  0|   391|          56|         119|
    |ap_enable_pp0                       |       xor|   0|  0|     2|           1|           2|
    +------------------------------------+----------+----+---+------+------------+------------+
    |Total                               |          |   0|  0|  7733|        2858|        3485|
    +------------------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |  769|        146|    1|        146|
    |ap_done_int                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |    9|          2|    1|          2|
    |ap_sig_allocacmp_i_3         |    9|          2|    3|          6|
    |gmem_blk_n_AR                |    9|          2|    1|          2|
    |gmem_blk_n_AW                |    9|          2|    1|          2|
    |gmem_blk_n_B                 |    9|          2|    1|          2|
    |gmem_blk_n_R                 |    9|          2|    1|          2|
    |gmem_blk_n_W                 |    9|          2|    1|          2|
    |i_fu_134                     |    9|          2|    3|          6|
    |m_axi_gmem_AWADDR            |   14|          3|   64|        192|
    |m_axi_gmem_AWLEN             |   14|          3|   32|         96|
    |m_axi_gmem_WDATA             |   26|          5|  512|       2560|
    |m_axi_gmem_WSTRB             |   26|          5|   64|        320|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  948|        184|  688|       3344|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+-----+----+-----+-----------+
    |                  Name                 |  FF | LUT| Bits| Const Bits|
    +---------------------------------------+-----+----+-----+-----------+
    |add_ln809_reg_660                      |    3|   0|    3|          0|
    |add_ln810_1_reg_690                    |    6|   0|    6|          0|
    |add_ln812_1_reg_670                    |   32|   0|   32|          0|
    |add_ln815_1_reg_697                    |    6|   0|    6|          0|
    |ap_CS_fsm                              |  145|   0|  145|          0|
    |ap_done_reg                            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_empty_68_reg_235  |  512|   0|  512|          0|
    |gmem_addr_read_reg_765                 |  512|   0|  512|          0|
    |gmem_addr_reg_742                      |   64|   0|   64|          0|
    |i_fu_134                               |    3|   0|    3|          0|
    |icmp_ln809_reg_656                     |    1|   0|    1|          0|
    |icmp_ln810_reg_713                     |    1|   0|    1|          0|
    |icmp_ln815_reg_785                     |    1|   0|    1|          0|
    |select_ln810_reg_722                   |    2|   0|   32|         30|
    |select_ln815_reg_789                   |    2|   0|   32|         30|
    |shl_ln_reg_750                         |    6|   0|    9|          3|
    |sub_ln810_reg_685                      |   36|   0|   39|          3|
    |sub_ln815_reg_675                      |   36|   0|   39|          3|
    |tmp_1_reg_732                          |   55|   0|   55|          0|
    |tmp_2_reg_760                          |  408|   0|  408|          0|
    |tmp_3_reg_780                          |  352|   0|  352|          0|
    |tmp_4_reg_708                          |   55|   0|   55|          0|
    |tmp_5_reg_799                          |  440|   0|  440|          0|
    |tmp_reg_775                            |    1|   0|    1|          0|
    |trunc_ln1_reg_737                      |   58|   0|   58|          0|
    |trunc_ln811_1_reg_755                  |  512|   0|  512|          0|
    |trunc_ln811_reg_727                    |   64|   0|   64|          0|
    |trunc_ln815_1_reg_703                  |   64|   0|   64|          0|
    |trunc_ln815_2_reg_794                  |  512|   0|  512|          0|
    |trunc_ln815_reg_680                    |    3|   0|    6|          3|
    |trunc_ln_reg_717                       |   58|   0|   58|          0|
    +---------------------------------------+-----+----+-----+-----------+
    |Total                                  | 3953|   0| 4025|         72|
    +---------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+---------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  memory_manager_Pipeline_VITIS_LOOP_809_26|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  memory_manager_Pipeline_VITIS_LOOP_809_26|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  memory_manager_Pipeline_VITIS_LOOP_809_26|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  memory_manager_Pipeline_VITIS_LOOP_809_26|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  memory_manager_Pipeline_VITIS_LOOP_809_26|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  memory_manager_Pipeline_VITIS_LOOP_809_26|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_WDATA     |  out|  512|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|   64|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_RDATA     |   in|  512|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                                       gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                                       gmem|       pointer|
|trunc_ln812_1        |   in|   31|     ap_none|                              trunc_ln812_1|        scalar|
|sext_ln812           |   in|   32|     ap_none|                                 sext_ln812|        scalar|
|or_ln812             |   in|   32|     ap_none|                                   or_ln812|        scalar|
|HBM_PTR              |   in|   64|     ap_none|                                    HBM_PTR|        scalar|
|child_parent_1       |   in|   32|     ap_none|                             child_parent_1|        scalar|
|trunc_ln12           |   in|    6|     ap_none|                                 trunc_ln12|        scalar|
|node_child_address0  |  out|    3|   ap_memory|                                 node_child|         array|
|node_child_ce0       |  out|    1|   ap_memory|                                 node_child|         array|
|node_child_we0       |  out|    1|   ap_memory|                                 node_child|         array|
|node_child_d0        |  out|   32|   ap_memory|                                 node_child|         array|
|node_child_q0        |   in|   32|   ap_memory|                                 node_child|         array|
+---------------------+-----+-----+------------+-------------------------------------------+--------------+

