#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Nov 29 11:06:16 2021
# Process ID: 18491
# Current directory: /data/cdrewes/GPCP/designs/build/axi/picorv32/picorv32.runs/picorv32_resetSlice_0_synth_1
# Command line: vivado -log picorv32_resetSlice_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source picorv32_resetSlice_0.tcl
# Log file: /data/cdrewes/GPCP/designs/build/axi/picorv32/picorv32.runs/picorv32_resetSlice_0_synth_1/picorv32_resetSlice_0.vds
# Journal file: /data/cdrewes/GPCP/designs/build/axi/picorv32/picorv32.runs/picorv32_resetSlice_0_synth_1/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/cdrewes/.Xilinx/Vivado/Vivado_init.tcl'
no such variable
    (read trace on "::env(HDK_SHELL_DIR)")
    invoked from within
"source $::env(HDK_SHELL_DIR)/hlx/hlx_setup.tcl"
    (file "/home/cdrewes/.Xilinx/Vivado/Vivado_init.tcl" line 1)
source picorv32_resetSlice_0.tcl -notrace
Command: synth_design -top picorv32_resetSlice_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18767 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1338.730 ; gain = 82.848 ; free physical = 25385 ; free virtual = 401745
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'picorv32_resetSlice_0' [/data/cdrewes/GPCP/designs/build/axi/picorv32/picorv32.srcs/sources_1/bd/picorv32/ip/picorv32_resetSlice_0/synth/picorv32_resetSlice_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice' [/data/cdrewes/GPCP/designs/build/axi/picorv32/picorv32.srcs/sources_1/bd/picorv32/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 7 - type: integer 
	Parameter DIN_FROM bound to: 0 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice' (1#1) [/data/cdrewes/GPCP/designs/build/axi/picorv32/picorv32.srcs/sources_1/bd/picorv32/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'picorv32_resetSlice_0' (2#1) [/data/cdrewes/GPCP/designs/build/axi/picorv32/picorv32.srcs/sources_1/bd/picorv32/ip/picorv32_resetSlice_0/synth/picorv32_resetSlice_0.v:57]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[6]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[5]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[4]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[3]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[2]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1383.355 ; gain = 127.473 ; free physical = 25417 ; free virtual = 401777
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1383.355 ; gain = 127.473 ; free physical = 25384 ; free virtual = 401744
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1383.355 ; gain = 127.473 ; free physical = 25384 ; free virtual = 401744
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1672.508 ; gain = 1.000 ; free physical = 24727 ; free virtual = 401095
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:02:02 . Memory (MB): peak = 1672.508 ; gain = 416.625 ; free physical = 24745 ; free virtual = 401113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:02:02 . Memory (MB): peak = 1672.508 ; gain = 416.625 ; free physical = 24744 ; free virtual = 401112
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:02:02 . Memory (MB): peak = 1672.508 ; gain = 416.625 ; free physical = 24744 ; free virtual = 401111
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:02:03 . Memory (MB): peak = 1672.508 ; gain = 416.625 ; free physical = 24728 ; free virtual = 401095
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3330] design picorv32_resetSlice_0 has an empty top module
WARNING: [Synth 8-3331] design picorv32_resetSlice_0 has unconnected port Din[6]
WARNING: [Synth 8-3331] design picorv32_resetSlice_0 has unconnected port Din[5]
WARNING: [Synth 8-3331] design picorv32_resetSlice_0 has unconnected port Din[4]
WARNING: [Synth 8-3331] design picorv32_resetSlice_0 has unconnected port Din[3]
WARNING: [Synth 8-3331] design picorv32_resetSlice_0 has unconnected port Din[2]
WARNING: [Synth 8-3331] design picorv32_resetSlice_0 has unconnected port Din[1]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:02:03 . Memory (MB): peak = 1672.508 ; gain = 416.625 ; free physical = 24724 ; free virtual = 401093
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:02:15 . Memory (MB): peak = 1684.492 ; gain = 428.609 ; free physical = 24440 ; free virtual = 400812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:02:15 . Memory (MB): peak = 1684.492 ; gain = 428.609 ; free physical = 24440 ; free virtual = 400812
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:02:15 . Memory (MB): peak = 1684.492 ; gain = 428.609 ; free physical = 24440 ; free virtual = 400812
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:02:15 . Memory (MB): peak = 1685.492 ; gain = 429.609 ; free physical = 24435 ; free virtual = 400807
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:02:15 . Memory (MB): peak = 1685.492 ; gain = 429.609 ; free physical = 24435 ; free virtual = 400807
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:02:15 . Memory (MB): peak = 1685.492 ; gain = 429.609 ; free physical = 24435 ; free virtual = 400807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:02:15 . Memory (MB): peak = 1685.492 ; gain = 429.609 ; free physical = 24435 ; free virtual = 400807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:02:15 . Memory (MB): peak = 1685.492 ; gain = 429.609 ; free physical = 24435 ; free virtual = 400807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:02:15 . Memory (MB): peak = 1685.492 ; gain = 429.609 ; free physical = 24435 ; free virtual = 400807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:02:15 . Memory (MB): peak = 1685.492 ; gain = 429.609 ; free physical = 24435 ; free virtual = 400807
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1685.492 ; gain = 140.457 ; free physical = 24492 ; free virtual = 400864
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:02:15 . Memory (MB): peak = 1685.500 ; gain = 429.609 ; free physical = 24492 ; free virtual = 400864
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:02:16 . Memory (MB): peak = 1700.492 ; gain = 456.215 ; free physical = 24435 ; free virtual = 400807
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/data/cdrewes/GPCP/designs/build/axi/picorv32/picorv32.runs/picorv32_resetSlice_0_synth_1/picorv32_resetSlice_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /data/cdrewes/GPCP/designs/build/axi/picorv32/picorv32.srcs/sources_1/bd/picorv32/ip/picorv32_resetSlice_0/picorv32_resetSlice_0.xci
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/data/cdrewes/GPCP/designs/build/axi/picorv32/picorv32.runs/picorv32_resetSlice_0_synth_1/picorv32_resetSlice_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file picorv32_resetSlice_0_utilization_synth.rpt -pb picorv32_resetSlice_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1704.492 ; gain = 0.000 ; free physical = 24390 ; free virtual = 400762
INFO: [Common 17-206] Exiting Vivado at Mon Nov 29 11:08:44 2021...
