# //  Questa Sim-64
# //  Version 10.4c_5 linux_x86_64 Nov 14 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
vsim -voptargs=+acc work.tb_network
# vsim -voptargs="+acc" work.tb_network 
# Start time: 02:24:15 on Jul 18,2016
# ** Note: (vsim-8009) Loading existing optimized design _opt7
# Loading work.tb_network(fast)
# Loading work.network(fast)
# Loading work.gate(fast)
# Loading work.dot_prod(fast)
# Loading work.dot_prod(fast__1)
# Loading work.weightRAM(fast)
# Loading work.weightRAM(fast__1)
# Loading work.sigmoid(fast)
# Loading work.tanh(fast)
# Loading work.array_prod(fast)
do wave.do
add wave -position insertpoint  \
sim:/tb_network/LSTM_LAYER/f_ready \
sim:/tb_network/LSTM_LAYER/y_ready \
sim:/tb_network/LSTM_LAYER/z_ready
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/josefonseca/Documents/thesis/verilog/network/wave.do
run -all
# Simulation started at 0.000000
# Input Sample           0
# Input Sample         100
# Input Sample         200
# Input Sample         300
# Input Sample         400
# Input Sample         500
# Input Sample         600
# Input Sample         700
# Input Sample         800
# Input Sample         900
# ** Note: $stop    : tb_network.v(216)
#    Time: 3326068812500 fs  Iteration: 0  Instance: /tb_network
# Break in Module tb_network at tb_network.v line 216
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/josefonseca/Documents/thesis/verilog/network/wave.do
vsim -voptargs=+acc work.tb_network
# End time: 02:26:03 on Jul 18,2016, Elapsed time: 0:01:48
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb_network 
# Start time: 02:26:03 on Jul 18,2016
# ** Note: (vsim-8009) Loading existing optimized design _opt7
# Loading work.tb_network(fast)
# Loading work.network(fast)
# Loading work.gate(fast)
# Loading work.dot_prod(fast)
# Loading work.dot_prod(fast__1)
# Loading work.weightRAM(fast)
# Loading work.weightRAM(fast__1)
# Loading work.sigmoid(fast)
# Loading work.tanh(fast)
# Loading work.array_prod(fast)
do wave.do
run -all
# Simulation started at 0.000000
# Input Sample           0
# Input Sample         100
# Input Sample         200
# Input Sample         300
# Input Sample         400
# Input Sample         500
# Input Sample         600
# Input Sample         700
# Input Sample         800
# Input Sample         900
# ** Note: $stop    : tb_network.v(216)
#    Time: 3326068812500 fs  Iteration: 0  Instance: /tb_network
# Break in Module tb_network at tb_network.v line 216
vsim -voptargs=+acc work.tb_network
# End time: 02:30:52 on Jul 18,2016, Elapsed time: 0:04:49
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb_network 
# Start time: 02:30:52 on Jul 18,2016
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_network(fast)
# Loading work.network(fast)
# Loading work.gate(fast)
# Loading work.dot_prod(fast)
# Loading work.dot_prod(fast__1)
# Loading work.weightRAM(fast)
# Loading work.weightRAM(fast__1)
# Loading work.sigmoid(fast)
# Loading work.tanh(fast)
# Loading work.array_prod(fast)
do wave.do
run -all
# Simulation started at 0.000000
# Input Sample           0
# Input Sample         100
# Input Sample         200
# Input Sample         300
# Input Sample         400
# Input Sample         500
# Input Sample         600
# Input Sample         700
# Input Sample         800
# Input Sample         900
# ** Note: $stop    : tb_network.v(216)
#    Time: 2864176200 ps  Iteration: 0  Instance: /tb_network
# Break in Module tb_network at tb_network.v line 216
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/josefonseca/Documents/thesis/verilog/network/wave.do
