{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 04 18:16:37 2011 " "Info: Processing started: Thu Aug 04 18:16:37 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off jdclk -c jdclk --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off jdclk -c jdclk --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "m\[6\] " "Warning: Node \"m\[6\]\" is a latch" {  } { { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "m\[2\] " "Warning: Node \"m\[2\]\" is a latch" {  } { { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "m\[5\] " "Warning: Node \"m\[5\]\" is a latch" {  } { { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "m\[7\] " "Warning: Node \"m\[7\]\" is a latch" {  } { { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "m\[1\] " "Warning: Node \"m\[1\]\" is a latch" {  } { { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "m\[3\] " "Warning: Node \"m\[3\]\" is a latch" {  } { { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "m\[4\] " "Warning: Node \"m\[4\]\" is a latch" {  } { { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "m\[0\]~0 " "Warning: Node \"m\[0\]~0\"" {  } { { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 32 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "c0 " "Info: Assuming node \"c0\" is an undefined clock" {  } { { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 2 -1 0 } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "c0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "cyclk " "Info: Assuming node \"cyclk\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "c0 register i\[2\] register i\[7\] 186.71 MHz 5.356 ns Internal " "Info: Clock \"c0\" has Internal fmax of 186.71 MHz between source register \"i\[2\]\" and destination register \"i\[7\]\" (period= 5.356 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.092 ns + Longest register register " "Info: + Longest register to register delay is 5.092 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns i\[2\] 1 REG LCFF_X4_Y1_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y1_N19; Fanout = 3; REG Node = 'i\[2\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { i[2] } "NODE_NAME" } } { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.616 ns) 1.074 ns Equal0~3 2 COMB LCCOMB_X4_Y1_N0 1 " "Info: 2: + IC(0.458 ns) + CELL(0.616 ns) = 1.074 ns; Loc. = LCCOMB_X4_Y1_N0; Fanout = 1; COMB Node = 'Equal0~3'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.074 ns" { i[2] Equal0~3 } "NODE_NAME" } } { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(0.614 ns) 2.382 ns Equal0~4 3 COMB LCCOMB_X4_Y1_N10 4 " "Info: 3: + IC(0.694 ns) + CELL(0.614 ns) = 2.382 ns; Loc. = LCCOMB_X4_Y1_N10; Fanout = 4; COMB Node = 'Equal0~4'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.308 ns" { Equal0~3 Equal0~4 } "NODE_NAME" } } { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.409 ns) + CELL(0.202 ns) 2.993 ns i~25 4 COMB LCCOMB_X4_Y1_N6 2 " "Info: 4: + IC(0.409 ns) + CELL(0.202 ns) = 2.993 ns; Loc. = LCCOMB_X4_Y1_N6; Fanout = 2; COMB Node = 'i~25'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.611 ns" { Equal0~4 i~25 } "NODE_NAME" } } { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.621 ns) 4.048 ns i\[1\]~27 5 COMB LCCOMB_X4_Y1_N16 2 " "Info: 5: + IC(0.434 ns) + CELL(0.621 ns) = 4.048 ns; Loc. = LCCOMB_X4_Y1_N16; Fanout = 2; COMB Node = 'i\[1\]~27'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.055 ns" { i~25 i[1]~27 } "NODE_NAME" } } { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.134 ns i\[2\]~29 6 COMB LCCOMB_X4_Y1_N18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 4.134 ns; Loc. = LCCOMB_X4_Y1_N18; Fanout = 2; COMB Node = 'i\[2\]~29'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { i[1]~27 i[2]~29 } "NODE_NAME" } } { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.220 ns i\[3\]~31 7 COMB LCCOMB_X4_Y1_N20 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 4.220 ns; Loc. = LCCOMB_X4_Y1_N20; Fanout = 2; COMB Node = 'i\[3\]~31'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { i[2]~29 i[3]~31 } "NODE_NAME" } } { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.306 ns i\[4\]~33 8 COMB LCCOMB_X4_Y1_N22 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 4.306 ns; Loc. = LCCOMB_X4_Y1_N22; Fanout = 2; COMB Node = 'i\[4\]~33'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { i[3]~31 i[4]~33 } "NODE_NAME" } } { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.392 ns i\[5\]~35 9 COMB LCCOMB_X4_Y1_N24 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 4.392 ns; Loc. = LCCOMB_X4_Y1_N24; Fanout = 2; COMB Node = 'i\[5\]~35'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { i[4]~33 i[5]~35 } "NODE_NAME" } } { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.478 ns i\[6\]~37 10 COMB LCCOMB_X4_Y1_N26 1 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 4.478 ns; Loc. = LCCOMB_X4_Y1_N26; Fanout = 1; COMB Node = 'i\[6\]~37'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { i[5]~35 i[6]~37 } "NODE_NAME" } } { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.984 ns i\[7\]~38 11 COMB LCCOMB_X4_Y1_N28 1 " "Info: 11: + IC(0.000 ns) + CELL(0.506 ns) = 4.984 ns; Loc. = LCCOMB_X4_Y1_N28; Fanout = 1; COMB Node = 'i\[7\]~38'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { i[6]~37 i[7]~38 } "NODE_NAME" } } { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.092 ns i\[7\] 12 REG LCFF_X4_Y1_N29 2 " "Info: 12: + IC(0.000 ns) + CELL(0.108 ns) = 5.092 ns; Loc. = LCFF_X4_Y1_N29; Fanout = 2; REG Node = 'i\[7\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { i[7]~38 i[7] } "NODE_NAME" } } { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.097 ns ( 60.82 % ) " "Info: Total cell delay = 3.097 ns ( 60.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.995 ns ( 39.18 % ) " "Info: Total interconnect delay = 1.995 ns ( 39.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.092 ns" { i[2] Equal0~3 Equal0~4 i~25 i[1]~27 i[2]~29 i[3]~31 i[4]~33 i[5]~35 i[6]~37 i[7]~38 i[7] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.092 ns" { i[2] {} Equal0~3 {} Equal0~4 {} i~25 {} i[1]~27 {} i[2]~29 {} i[3]~31 {} i[4]~33 {} i[5]~35 {} i[6]~37 {} i[7]~38 {} i[7] {} } { 0.000ns 0.458ns 0.694ns 0.409ns 0.434ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.616ns 0.614ns 0.202ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c0 destination 2.744 ns + Shortest register " "Info: + Shortest clock path from clock \"c0\" to destination register is 2.744 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns c0 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'c0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { c0 } "NODE_NAME" } } { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns c0~clkctrl 2 COMB CLKCTRL_G2 9 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 9; COMB Node = 'c0~clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { c0 c0~clkctrl } "NODE_NAME" } } { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.666 ns) 2.744 ns i\[7\] 3 REG LCFF_X4_Y1_N29 2 " "Info: 3: + IC(0.835 ns) + CELL(0.666 ns) = 2.744 ns; Loc. = LCFF_X4_Y1_N29; Fanout = 2; REG Node = 'i\[7\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { c0~clkctrl i[7] } "NODE_NAME" } } { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.36 % ) " "Info: Total cell delay = 1.766 ns ( 64.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.978 ns ( 35.64 % ) " "Info: Total interconnect delay = 0.978 ns ( 35.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { c0 c0~clkctrl i[7] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.744 ns" { c0 {} c0~combout {} c0~clkctrl {} i[7] {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c0 source 2.744 ns - Longest register " "Info: - Longest clock path from clock \"c0\" to source register is 2.744 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns c0 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'c0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { c0 } "NODE_NAME" } } { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns c0~clkctrl 2 COMB CLKCTRL_G2 9 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 9; COMB Node = 'c0~clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { c0 c0~clkctrl } "NODE_NAME" } } { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.666 ns) 2.744 ns i\[2\] 3 REG LCFF_X4_Y1_N19 3 " "Info: 3: + IC(0.835 ns) + CELL(0.666 ns) = 2.744 ns; Loc. = LCFF_X4_Y1_N19; Fanout = 3; REG Node = 'i\[2\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { c0~clkctrl i[2] } "NODE_NAME" } } { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.36 % ) " "Info: Total cell delay = 1.766 ns ( 64.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.978 ns ( 35.64 % ) " "Info: Total interconnect delay = 0.978 ns ( 35.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { c0 c0~clkctrl i[2] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.744 ns" { c0 {} c0~combout {} c0~clkctrl {} i[2] {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { c0 c0~clkctrl i[7] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.744 ns" { c0 {} c0~combout {} c0~clkctrl {} i[7] {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { c0 c0~clkctrl i[2] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.744 ns" { c0 {} c0~combout {} c0~clkctrl {} i[2] {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.092 ns" { i[2] Equal0~3 Equal0~4 i~25 i[1]~27 i[2]~29 i[3]~31 i[4]~33 i[5]~35 i[6]~37 i[7]~38 i[7] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.092 ns" { i[2] {} Equal0~3 {} Equal0~4 {} i~25 {} i[1]~27 {} i[2]~29 {} i[3]~31 {} i[4]~33 {} i[5]~35 {} i[6]~37 {} i[7]~38 {} i[7] {} } { 0.000ns 0.458ns 0.694ns 0.409ns 0.434ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.616ns 0.614ns 0.202ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { c0 c0~clkctrl i[7] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.744 ns" { c0 {} c0~combout {} c0~clkctrl {} i[7] {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { c0 c0~clkctrl i[2] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.744 ns" { c0 {} c0~combout {} c0~clkctrl {} i[2] {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "cyclk register m\[1\] register m\[7\] 255.56 MHz 3.913 ns Internal " "Info: Clock \"cyclk\" has Internal fmax of 255.56 MHz between source register \"m\[1\]\" and destination register \"m\[7\]\" (period= 3.913 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.602 ns + Longest register register " "Info: + Longest register to register delay is 2.602 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns m\[1\] 1 REG LCCOMB_X5_Y1_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X5_Y1_N2; Fanout = 3; REG Node = 'm\[1\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { m[1] } "NODE_NAME" } } { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.706 ns) 1.095 ns Add1~1 2 COMB LCCOMB_X5_Y1_N14 2 " "Info: 2: + IC(0.389 ns) + CELL(0.706 ns) = 1.095 ns; Loc. = LCCOMB_X5_Y1_N14; Fanout = 2; COMB Node = 'Add1~1'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.095 ns" { m[1] Add1~1 } "NODE_NAME" } } { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.181 ns Add1~3 3 COMB LCCOMB_X5_Y1_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.181 ns; Loc. = LCCOMB_X5_Y1_N16; Fanout = 2; COMB Node = 'Add1~3'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~1 Add1~3 } "NODE_NAME" } } { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.267 ns Add1~5 4 COMB LCCOMB_X5_Y1_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.267 ns; Loc. = LCCOMB_X5_Y1_N18; Fanout = 2; COMB Node = 'Add1~5'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~3 Add1~5 } "NODE_NAME" } } { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.353 ns Add1~7 5 COMB LCCOMB_X5_Y1_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.353 ns; Loc. = LCCOMB_X5_Y1_N20; Fanout = 2; COMB Node = 'Add1~7'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~5 Add1~7 } "NODE_NAME" } } { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.439 ns Add1~9 6 COMB LCCOMB_X5_Y1_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.439 ns; Loc. = LCCOMB_X5_Y1_N22; Fanout = 2; COMB Node = 'Add1~9'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~7 Add1~9 } "NODE_NAME" } } { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.525 ns Add1~11 7 COMB LCCOMB_X5_Y1_N24 1 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.525 ns; Loc. = LCCOMB_X5_Y1_N24; Fanout = 1; COMB Node = 'Add1~11'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~9 Add1~11 } "NODE_NAME" } } { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.031 ns Add1~12 8 COMB LCCOMB_X5_Y1_N26 1 " "Info: 8: + IC(0.000 ns) + CELL(0.506 ns) = 2.031 ns; Loc. = LCCOMB_X5_Y1_N26; Fanout = 1; COMB Node = 'Add1~12'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { Add1~11 Add1~12 } "NODE_NAME" } } { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 2.602 ns m\[7\] 9 REG LCCOMB_X5_Y1_N12 2 " "Info: 9: + IC(0.365 ns) + CELL(0.206 ns) = 2.602 ns; Loc. = LCCOMB_X5_Y1_N12; Fanout = 2; REG Node = 'm\[7\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { Add1~12 m[7] } "NODE_NAME" } } { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.848 ns ( 71.02 % ) " "Info: Total cell delay = 1.848 ns ( 71.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.754 ns ( 28.98 % ) " "Info: Total interconnect delay = 0.754 ns ( 28.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { m[1] Add1~1 Add1~3 Add1~5 Add1~7 Add1~9 Add1~11 Add1~12 m[7] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.602 ns" { m[1] {} Add1~1 {} Add1~3 {} Add1~5 {} Add1~7 {} Add1~9 {} Add1~11 {} Add1~12 {} m[7] {} } { 0.000ns 0.389ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.365ns } { 0.000ns 0.706ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.126 ns - Smallest " "Info: - Smallest clock skew is 0.126 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cyclk destination 3.063 ns + Shortest register " "Info: + Shortest clock path from clock \"cyclk\" to destination register is 3.063 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns cyclk 1 CLK PIN_51 9 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_51; Fanout = 9; CLK Node = 'cyclk'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cyclk } "NODE_NAME" } } { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.749 ns) + CELL(0.370 ns) 3.063 ns m\[7\] 2 REG LCCOMB_X5_Y1_N12 2 " "Info: 2: + IC(1.749 ns) + CELL(0.370 ns) = 3.063 ns; Loc. = LCCOMB_X5_Y1_N12; Fanout = 2; REG Node = 'm\[7\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.119 ns" { cyclk m[7] } "NODE_NAME" } } { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.314 ns ( 42.90 % ) " "Info: Total cell delay = 1.314 ns ( 42.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.749 ns ( 57.10 % ) " "Info: Total interconnect delay = 1.749 ns ( 57.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.063 ns" { cyclk m[7] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.063 ns" { cyclk {} cyclk~combout {} m[7] {} } { 0.000ns 0.000ns 1.749ns } { 0.000ns 0.944ns 0.370ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cyclk source 2.937 ns - Longest register " "Info: - Longest clock path from clock \"cyclk\" to source register is 2.937 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns cyclk 1 CLK PIN_51 9 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_51; Fanout = 9; CLK Node = 'cyclk'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cyclk } "NODE_NAME" } } { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.787 ns) + CELL(0.206 ns) 2.937 ns m\[1\] 2 REG LCCOMB_X5_Y1_N2 3 " "Info: 2: + IC(1.787 ns) + CELL(0.206 ns) = 2.937 ns; Loc. = LCCOMB_X5_Y1_N2; Fanout = 3; REG Node = 'm\[1\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.993 ns" { cyclk m[1] } "NODE_NAME" } } { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.150 ns ( 39.16 % ) " "Info: Total cell delay = 1.150 ns ( 39.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.787 ns ( 60.84 % ) " "Info: Total interconnect delay = 1.787 ns ( 60.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.937 ns" { cyclk m[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.937 ns" { cyclk {} cyclk~combout {} m[1] {} } { 0.000ns 0.000ns 1.787ns } { 0.000ns 0.944ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.063 ns" { cyclk m[7] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.063 ns" { cyclk {} cyclk~combout {} m[7] {} } { 0.000ns 0.000ns 1.749ns } { 0.000ns 0.944ns 0.370ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.937 ns" { cyclk m[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.937 ns" { cyclk {} cyclk~combout {} m[1] {} } { 0.000ns 0.000ns 1.787ns } { 0.000ns 0.944ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 32 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.437 ns + " "Info: + Micro setup delay of destination is 1.437 ns" {  } { { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { m[1] Add1~1 Add1~3 Add1~5 Add1~7 Add1~9 Add1~11 Add1~12 m[7] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.602 ns" { m[1] {} Add1~1 {} Add1~3 {} Add1~5 {} Add1~7 {} Add1~9 {} Add1~11 {} Add1~12 {} m[7] {} } { 0.000ns 0.389ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.365ns } { 0.000ns 0.706ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.063 ns" { cyclk m[7] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.063 ns" { cyclk {} cyclk~combout {} m[7] {} } { 0.000ns 0.000ns 1.749ns } { 0.000ns 0.944ns 0.370ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.937 ns" { cyclk m[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.937 ns" { cyclk {} cyclk~combout {} m[1] {} } { 0.000ns 0.000ns 1.787ns } { 0.000ns 0.944ns 0.206ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "i\[7\] rst c0 9.835 ns register " "Info: tsu for register \"i\[7\]\" (data pin = \"rst\", clock pin = \"c0\") is 9.835 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.619 ns + Longest pin register " "Info: + Longest pin to register delay is 12.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns rst 1 PIN PIN_41 9 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_41; Fanout = 9; PIN Node = 'rst'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.723 ns) 7.677 ns m\[0\]~0 2 COMB LOOP LCCOMB_X5_Y1_N0 4 " "Info: 2: + IC(0.000 ns) + CELL(6.723 ns) = 7.677 ns; Loc. = LCCOMB_X5_Y1_N0; Fanout = 4; COMB LOOP Node = 'm\[0\]~0'" { { "Info" "ITDB_PART_OF_SCC" "m\[0\]~0 LCCOMB_X5_Y1_N0 " "Info: Loc. = LCCOMB_X5_Y1_N0; Node \"m\[0\]~0\"" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { m[0]~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { m[0]~0 } "NODE_NAME" } } { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 32 -1 0 } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.723 ns" { rst m[0]~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.684 ns) + CELL(0.589 ns) 8.950 ns Equal0~1 3 COMB LCCOMB_X4_Y1_N4 1 " "Info: 3: + IC(0.684 ns) + CELL(0.589 ns) = 8.950 ns; Loc. = LCCOMB_X4_Y1_N4; Fanout = 1; COMB Node = 'Equal0~1'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { m[0]~0 Equal0~1 } "NODE_NAME" } } { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.589 ns) 9.909 ns Equal0~4 4 COMB LCCOMB_X4_Y1_N10 4 " "Info: 4: + IC(0.370 ns) + CELL(0.589 ns) = 9.909 ns; Loc. = LCCOMB_X4_Y1_N10; Fanout = 4; COMB Node = 'Equal0~4'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.959 ns" { Equal0~1 Equal0~4 } "NODE_NAME" } } { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.409 ns) + CELL(0.202 ns) 10.520 ns i~25 5 COMB LCCOMB_X4_Y1_N6 2 " "Info: 5: + IC(0.409 ns) + CELL(0.202 ns) = 10.520 ns; Loc. = LCCOMB_X4_Y1_N6; Fanout = 2; COMB Node = 'i~25'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.611 ns" { Equal0~4 i~25 } "NODE_NAME" } } { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.621 ns) 11.575 ns i\[1\]~27 6 COMB LCCOMB_X4_Y1_N16 2 " "Info: 6: + IC(0.434 ns) + CELL(0.621 ns) = 11.575 ns; Loc. = LCCOMB_X4_Y1_N16; Fanout = 2; COMB Node = 'i\[1\]~27'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.055 ns" { i~25 i[1]~27 } "NODE_NAME" } } { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.661 ns i\[2\]~29 7 COMB LCCOMB_X4_Y1_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 11.661 ns; Loc. = LCCOMB_X4_Y1_N18; Fanout = 2; COMB Node = 'i\[2\]~29'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { i[1]~27 i[2]~29 } "NODE_NAME" } } { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.747 ns i\[3\]~31 8 COMB LCCOMB_X4_Y1_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 11.747 ns; Loc. = LCCOMB_X4_Y1_N20; Fanout = 2; COMB Node = 'i\[3\]~31'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { i[2]~29 i[3]~31 } "NODE_NAME" } } { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.833 ns i\[4\]~33 9 COMB LCCOMB_X4_Y1_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 11.833 ns; Loc. = LCCOMB_X4_Y1_N22; Fanout = 2; COMB Node = 'i\[4\]~33'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { i[3]~31 i[4]~33 } "NODE_NAME" } } { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.919 ns i\[5\]~35 10 COMB LCCOMB_X4_Y1_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 11.919 ns; Loc. = LCCOMB_X4_Y1_N24; Fanout = 2; COMB Node = 'i\[5\]~35'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { i[4]~33 i[5]~35 } "NODE_NAME" } } { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 12.005 ns i\[6\]~37 11 COMB LCCOMB_X4_Y1_N26 1 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 12.005 ns; Loc. = LCCOMB_X4_Y1_N26; Fanout = 1; COMB Node = 'i\[6\]~37'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { i[5]~35 i[6]~37 } "NODE_NAME" } } { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 12.511 ns i\[7\]~38 12 COMB LCCOMB_X4_Y1_N28 1 " "Info: 12: + IC(0.000 ns) + CELL(0.506 ns) = 12.511 ns; Loc. = LCCOMB_X4_Y1_N28; Fanout = 1; COMB Node = 'i\[7\]~38'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { i[6]~37 i[7]~38 } "NODE_NAME" } } { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 12.619 ns i\[7\] 13 REG LCFF_X4_Y1_N29 2 " "Info: 13: + IC(0.000 ns) + CELL(0.108 ns) = 12.619 ns; Loc. = LCFF_X4_Y1_N29; Fanout = 2; REG Node = 'i\[7\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { i[7]~38 i[7] } "NODE_NAME" } } { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.722 ns ( 84.97 % ) " "Info: Total cell delay = 10.722 ns ( 84.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.897 ns ( 15.03 % ) " "Info: Total interconnect delay = 1.897 ns ( 15.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.619 ns" { rst m[0]~0 Equal0~1 Equal0~4 i~25 i[1]~27 i[2]~29 i[3]~31 i[4]~33 i[5]~35 i[6]~37 i[7]~38 i[7] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.619 ns" { rst {} rst~combout {} m[0]~0 {} Equal0~1 {} Equal0~4 {} i~25 {} i[1]~27 {} i[2]~29 {} i[3]~31 {} i[4]~33 {} i[5]~35 {} i[6]~37 {} i[7]~38 {} i[7] {} } { 0.000ns 0.000ns 0.000ns 0.684ns 0.370ns 0.409ns 0.434ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.954ns 6.723ns 0.589ns 0.589ns 0.202ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c0 destination 2.744 ns - Shortest register " "Info: - Shortest clock path from clock \"c0\" to destination register is 2.744 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns c0 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'c0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { c0 } "NODE_NAME" } } { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns c0~clkctrl 2 COMB CLKCTRL_G2 9 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 9; COMB Node = 'c0~clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { c0 c0~clkctrl } "NODE_NAME" } } { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.666 ns) 2.744 ns i\[7\] 3 REG LCFF_X4_Y1_N29 2 " "Info: 3: + IC(0.835 ns) + CELL(0.666 ns) = 2.744 ns; Loc. = LCFF_X4_Y1_N29; Fanout = 2; REG Node = 'i\[7\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { c0~clkctrl i[7] } "NODE_NAME" } } { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.36 % ) " "Info: Total cell delay = 1.766 ns ( 64.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.978 ns ( 35.64 % ) " "Info: Total interconnect delay = 0.978 ns ( 35.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { c0 c0~clkctrl i[7] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.744 ns" { c0 {} c0~combout {} c0~clkctrl {} i[7] {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.619 ns" { rst m[0]~0 Equal0~1 Equal0~4 i~25 i[1]~27 i[2]~29 i[3]~31 i[4]~33 i[5]~35 i[6]~37 i[7]~38 i[7] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.619 ns" { rst {} rst~combout {} m[0]~0 {} Equal0~1 {} Equal0~4 {} i~25 {} i[1]~27 {} i[2]~29 {} i[3]~31 {} i[4]~33 {} i[5]~35 {} i[6]~37 {} i[7]~38 {} i[7] {} } { 0.000ns 0.000ns 0.000ns 0.684ns 0.370ns 0.409ns 0.434ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.954ns 6.723ns 0.589ns 0.589ns 0.202ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { c0 c0~clkctrl i[7] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.744 ns" { c0 {} c0~combout {} c0~clkctrl {} i[7] {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "c0 jdclk jdclk~reg0 7.906 ns register " "Info: tco from clock \"c0\" to destination pin \"jdclk\" through register \"jdclk~reg0\" is 7.906 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c0 source 2.743 ns + Longest register " "Info: + Longest clock path from clock \"c0\" to source register is 2.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns c0 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'c0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { c0 } "NODE_NAME" } } { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns c0~clkctrl 2 COMB CLKCTRL_G2 9 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 9; COMB Node = 'c0~clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { c0 c0~clkctrl } "NODE_NAME" } } { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.666 ns) 2.743 ns jdclk~reg0 3 REG LCFF_X3_Y1_N1 2 " "Info: 3: + IC(0.834 ns) + CELL(0.666 ns) = 2.743 ns; Loc. = LCFF_X3_Y1_N1; Fanout = 2; REG Node = 'jdclk~reg0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { c0~clkctrl jdclk~reg0 } "NODE_NAME" } } { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.38 % ) " "Info: Total cell delay = 1.766 ns ( 64.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.977 ns ( 35.62 % ) " "Info: Total interconnect delay = 0.977 ns ( 35.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { c0 c0~clkctrl jdclk~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { c0 {} c0~combout {} c0~clkctrl {} jdclk~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.834ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 12 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.859 ns + Longest register pin " "Info: + Longest register to pin delay is 4.859 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns jdclk~reg0 1 REG LCFF_X3_Y1_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y1_N1; Fanout = 2; REG Node = 'jdclk~reg0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { jdclk~reg0 } "NODE_NAME" } } { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.643 ns) + CELL(3.216 ns) 4.859 ns jdclk 2 PIN PIN_55 0 " "Info: 2: + IC(1.643 ns) + CELL(3.216 ns) = 4.859 ns; Loc. = PIN_55; Fanout = 0; PIN Node = 'jdclk'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.859 ns" { jdclk~reg0 jdclk } "NODE_NAME" } } { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.216 ns ( 66.19 % ) " "Info: Total cell delay = 3.216 ns ( 66.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.643 ns ( 33.81 % ) " "Info: Total interconnect delay = 1.643 ns ( 33.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.859 ns" { jdclk~reg0 jdclk } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.859 ns" { jdclk~reg0 {} jdclk {} } { 0.000ns 1.643ns } { 0.000ns 3.216ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { c0 c0~clkctrl jdclk~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { c0 {} c0~combout {} c0~clkctrl {} jdclk~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.834ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.859 ns" { jdclk~reg0 jdclk } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.859 ns" { jdclk~reg0 {} jdclk {} } { 0.000ns 1.643ns } { 0.000ns 3.216ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "jdclk~reg0 locked c0 -3.918 ns register " "Info: th for register \"jdclk~reg0\" (data pin = \"locked\", clock pin = \"c0\") is -3.918 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c0 destination 2.743 ns + Longest register " "Info: + Longest clock path from clock \"c0\" to destination register is 2.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns c0 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'c0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { c0 } "NODE_NAME" } } { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns c0~clkctrl 2 COMB CLKCTRL_G2 9 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 9; COMB Node = 'c0~clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { c0 c0~clkctrl } "NODE_NAME" } } { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.666 ns) 2.743 ns jdclk~reg0 3 REG LCFF_X3_Y1_N1 2 " "Info: 3: + IC(0.834 ns) + CELL(0.666 ns) = 2.743 ns; Loc. = LCFF_X3_Y1_N1; Fanout = 2; REG Node = 'jdclk~reg0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { c0~clkctrl jdclk~reg0 } "NODE_NAME" } } { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.38 % ) " "Info: Total cell delay = 1.766 ns ( 64.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.977 ns ( 35.62 % ) " "Info: Total interconnect delay = 0.977 ns ( 35.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { c0 c0~clkctrl jdclk~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { c0 {} c0~combout {} c0~clkctrl {} jdclk~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.834ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 12 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.967 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.967 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns locked 1 PIN PIN_40 4 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_40; Fanout = 4; PIN Node = 'locked'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { locked } "NODE_NAME" } } { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.709 ns) + CELL(0.206 ns) 6.859 ns jdclk~1 2 COMB LCCOMB_X3_Y1_N0 1 " "Info: 2: + IC(5.709 ns) + CELL(0.206 ns) = 6.859 ns; Loc. = LCCOMB_X3_Y1_N0; Fanout = 1; COMB Node = 'jdclk~1'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.915 ns" { locked jdclk~1 } "NODE_NAME" } } { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.967 ns jdclk~reg0 3 REG LCFF_X3_Y1_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 6.967 ns; Loc. = LCFF_X3_Y1_N1; Fanout = 2; REG Node = 'jdclk~reg0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { jdclk~1 jdclk~reg0 } "NODE_NAME" } } { "jdclk.v" "" { Text "D:/jdclk/jdclk.v" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.258 ns ( 18.06 % ) " "Info: Total cell delay = 1.258 ns ( 18.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.709 ns ( 81.94 % ) " "Info: Total interconnect delay = 5.709 ns ( 81.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.967 ns" { locked jdclk~1 jdclk~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.967 ns" { locked {} locked~combout {} jdclk~1 {} jdclk~reg0 {} } { 0.000ns 0.000ns 5.709ns 0.000ns } { 0.000ns 0.944ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { c0 c0~clkctrl jdclk~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { c0 {} c0~combout {} c0~clkctrl {} jdclk~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.834ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.967 ns" { locked jdclk~1 jdclk~reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.967 ns" { locked {} locked~combout {} jdclk~1 {} jdclk~reg0 {} } { 0.000ns 0.000ns 5.709ns 0.000ns } { 0.000ns 0.944ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 11 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "135 " "Info: Peak virtual memory: 135 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 04 18:16:39 2011 " "Info: Processing ended: Thu Aug 04 18:16:39 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
