Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Jul 15 18:50:20 2019
| Host         : LAPTOP-2NQHN173 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    50 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             131 |           76 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             128 |           51 |
| Yes          | No                    | No                     |            1043 |          491 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+---------------------------------+----------------------------+------------------+----------------+
|                    Clock Signal                   |          Enable Signal          |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+---------------------------------------------------+---------------------------------+----------------------------+------------------+----------------+
|  clk_IBUF_BUFG                                    |                                 |                            |                1 |              2 |
|  a/clk1khz                                        |                                 |                            |                1 |              3 |
|  dut/cont/FSM_sequential_nextstate_reg[3]_i_2_n_1 |                                 |                            |                1 |              4 |
|  clk1_BUFG                                        |                                 | dut/dp/ir/RAM2_reg[12][31] |                7 |             16 |
|  clk1_BUFG                                        |                                 | a/count1[20]_i_1_n_1       |                5 |             21 |
|  clk1_BUFG                                        |                                 | dut/dp/ir/RAM2_reg[22][31] |               14 |             27 |
|  clk1_BUFG                                        | dut/dp/ir/RAM2_reg[1][31][0]    |                            |               14 |             32 |
|  clk1_BUFG                                        |                                 | dut/dp/areg/q[31]_i_1_n_1  |               11 |             32 |
|  clk1_BUFG                                        |                                 | dut/dp/ir/q_reg[0]_2       |               14 |             32 |
|  clk1_BUFG                                        | dut/dp/ir/RAM2_reg[21][31][0]   |                            |               12 |             32 |
|  clk1_BUFG                                        | dut/cont/pcen                   |                            |               26 |             32 |
|  clk1_BUFG                                        | dut/dp/ir/RAM2_reg[26][31][0]   |                            |                7 |             32 |
|  clk1_BUFG                                        | dut/dp/ir/RAM2_reg[4][31][0]    |                            |               13 |             32 |
|  clk1_BUFG                                        | dut/dp/ir/RAM2_reg[6][31][0]    |                            |               15 |             32 |
|  clk1_BUFG                                        | dut/dp/ir/RAM2_reg[7][31][0]    |                            |               18 |             32 |
|  clk1_BUFG                                        | dut/dp/ir/RAM2_reg[8][31][0]    |                            |               14 |             32 |
|  clk1_BUFG                                        | dut/dp/ir/RAM2_reg[9][31][0]    |                            |               17 |             32 |
|  n_0_1503_BUFG                                    |                                 |                            |               30 |             32 |
|  clk1_BUFG                                        | dut/dp/ir/RAM2_reg[2][31][0]    |                            |               16 |             32 |
|  clk1_BUFG                                        | dut/dp/ir/RAM2_reg[30][31][0]   |                            |               12 |             32 |
|  clk1_BUFG                                        | dut/dp/ir/RAM2_reg[28][31][0]   |                            |                9 |             32 |
|  clk1_BUFG                                        | dut/dp/ir/RAM2_reg[3][31][0]    |                            |               13 |             32 |
|  clk1_BUFG                                        | dut/dp/ir/RAM2_reg[13][31][0]   |                            |               12 |             32 |
|  clk1_BUFG                                        | dut/dp/ir/RAM2_reg[14][31][0]   |                            |               13 |             32 |
|  clk1_BUFG                                        | dut/dp/ir/RAM2_reg[27][31][0]   |                            |               15 |             32 |
|  clk1_BUFG                                        | dut/dp/ir/RAM2_reg[5][31][0]    |                            |               10 |             32 |
|  clk1_BUFG                                        | dut/dp/ir/RAM2_reg[0][31][0]    |                            |               18 |             32 |
|  clk1_BUFG                                        | dut/dp/ir/RAM2_reg[11][31][0]   |                            |               15 |             32 |
|  clk1_BUFG                                        | dut/dp/ir/RAM2_reg[24][31][0]   |                            |               19 |             32 |
|  clk1_BUFG                                        | dut/dp/ir/RAM2_reg[29][31][0]   |                            |               15 |             32 |
|  clk1_BUFG                                        | dut/dp/ir/RAM2_reg[19][31][0]   |                            |               13 |             32 |
|  clk1_BUFG                                        | dut/dp/ir/RAM2_reg[23][31][0]   |                            |               19 |             32 |
|  clk1_BUFG                                        | dut/dp/ir/RAM2_reg[25][31]_0[0] |                            |               15 |             32 |
|  clk1_BUFG                                        | dut/dp/ir/RAM2_reg[15][31][0]   |                            |               15 |             32 |
|  clk1_BUFG                                        | dut/dp/ir/RAM2_reg[16][31][0]   |                            |               21 |             32 |
|  clk1_BUFG                                        | dut/dp/ir/E[0]                  |                            |               20 |             32 |
|  clk1_BUFG                                        | dut/dp/ir/RAM2_reg[10][31][0]   |                            |               19 |             32 |
|  clk1_BUFG                                        | dut/dp/ir/RAM2_reg[17][31][0]   |                            |               17 |             32 |
|  clk1_BUFG                                        | dut/dp/ir/RAM2_reg[18][31][0]   |                            |               11 |             32 |
|  clk1_BUFG                                        | dut/cont/irwrite                |                            |               22 |             35 |
|  clk1_BUFG                                        | dut/dp/ir/RAM2_reg[20][31][0]   |                            |               16 |             48 |
|  clk1_BUFG                                        |                                 |                            |               43 |             90 |
|  clk1_BUFG                                        | dut/cont/q_reg[31]              |                            |               32 |            128 |
|  clk1_BUFG                                        | dut/cont/q_reg[31]_1            |                            |               32 |            128 |
|  clk1_BUFG                                        | dut/cont/q_reg[31]_2            |                            |               32 |            128 |
|  clk1_BUFG                                        | dut/cont/q_reg[31]_3            |                            |               32 |            128 |
|  clk1_BUFG                                        | dut/cont/q_reg[31]_4            |                            |               32 |            128 |
|  clk1_BUFG                                        | dut/cont/q_reg[31]_5            |                            |               32 |            128 |
|  clk1_BUFG                                        | dut/cont/q_reg[31]_6            |                            |               32 |            128 |
|  clk1_BUFG                                        | dut/cont/q_reg[31]_7            |                            |               32 |            128 |
+---------------------------------------------------+---------------------------------+----------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 3      |                     1 |
| 4      |                     1 |
| 16+    |                    47 |
+--------+-----------------------+


