Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: D:/install/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 55fde5f60f5949a3b149fa4e05015a1c --debug typical --relax -L xil_defaultlib -L secureip --snapshot tb_vry_BottlePrint_behav xil_defaultlib.tb_vry_BottlePrint -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behv of entity xil_defaultlib.vry_BottlePrint [vry_bottleprint_default]
Compiling architecture behavior of entity xil_defaultlib.tb_vry_bottleprint
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_vry_BottlePrint_behav
