# compile verilog/system verilog design source files
verilog blk_mem_gen_v8_4_2  --include "../../../../Uncommented_old_version.srcs/sources_1/imports/cpu" --include "../../../../Uncommented_old_version.srcs/sim_1/new/include" --include "../../../../Uncommented_old_version.srcs/sources_1/ip/pll_example" --include "/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include" \
"../../../../Uncommented_old_version.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v" \

verilog xil_defaultlib  --include "../../../../Uncommented_old_version.srcs/sources_1/imports/cpu" --include "../../../../Uncommented_old_version.srcs/sim_1/new/include" --include "../../../../Uncommented_old_version.srcs/sources_1/ip/pll_example" --include "/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include" \
"../../../../Uncommented_old_version.srcs/sources_1/ip/vgamem/sim/vgamem.v" \
"../../../../Uncommented_old_version.srcs/sources_1/ip/bootrom/sim/bootrom.v" \
"../../../../Uncommented_old_version.srcs/sources_1/ip/pll_example/pll_example_clk_wiz.v" \
"../../../../Uncommented_old_version.srcs/sources_1/ip/pll_example/pll_example.v" \
"../../../../Uncommented_old_version.srcs/sim_1/new/28F640P30.v" \
"../../../../Uncommented_old_version.srcs/sources_1/imports/cpu/LLbit.v" \
"../../../../Uncommented_old_version.srcs/sources_1/new/SEG7_LUT.v" \
"../../../../Uncommented_old_version.srcs/sources_1/new/async.v" \
"../../../../Uncommented_old_version.srcs/sources_1/new/bootrom_controller.v" \
"../../../../Uncommented_old_version.srcs/sources_1/new/bus.v" \
"../../../../Uncommented_old_version.srcs/sim_1/new/clock.v" \
"../../../../Uncommented_old_version.srcs/sources_1/imports/cpu/cp0_reg.v" \
"../../../../Uncommented_old_version.srcs/sim_1/new/cpld_model.v" \
"../../../../Uncommented_old_version.srcs/sources_1/imports/cpu/ctrl.v" \
"../../../../Uncommented_old_version.srcs/sources_1/imports/cpu/div.v" \
"../../../../Uncommented_old_version.srcs/sources_1/imports/cpu/ex.v" \
"../../../../Uncommented_old_version.srcs/sources_1/imports/cpu/ex_mem.v" \
"../../../../Uncommented_old_version.srcs/sim_1/new/flag_sync_cpld.v" \
"../../../../Uncommented_old_version.srcs/sources_1/new/flash_controller.v" \
"../../../../Uncommented_old_version.srcs/sources_1/new/graphics_controller.v" \
"../../../../Uncommented_old_version.srcs/sources_1/imports/cpu/hilo_reg.v" \
"../../../../Uncommented_old_version.srcs/sources_1/imports/cpu/id.v" \
"../../../../Uncommented_old_version.srcs/sources_1/imports/cpu/id_ex.v" \
"../../../../Uncommented_old_version.srcs/sources_1/imports/cpu/if_id.v" \
"../../../../Uncommented_old_version.srcs/sources_1/imports/cpu/mem.v" \
"../../../../Uncommented_old_version.srcs/sources_1/imports/cpu/mem_wb.v" \
"../../../../Uncommented_old_version.srcs/sources_1/imports/cpu/mips32.v" \
"../../../../Uncommented_old_version.srcs/sources_1/imports/cpu/mmu_tlb.v" \
"../../../../Uncommented_old_version.srcs/sources_1/imports/cpu/pc_reg.v" \
"../../../../Uncommented_old_version.srcs/sources_1/imports/cpu/regfile.v" \
"../../../../Uncommented_old_version.srcs/sources_1/new/serial.v" \
"../../../../Uncommented_old_version.srcs/sources_1/new/sram.v" \
"../../../../Uncommented_old_version.srcs/sim_1/new/sram_model.v" \
"../../../../Uncommented_old_version.srcs/sources_1/new/thinpad_top.v" \
"../../../../Uncommented_old_version.srcs/sources_1/new/vga.v" \

sv xil_defaultlib  --include "../../../../Uncommented_old_version.srcs/sources_1/imports/cpu" --include "../../../../Uncommented_old_version.srcs/sim_1/new/include" --include "../../../../Uncommented_old_version.srcs/sources_1/ip/pll_example" --include "/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xilinx_vip/include" \
"../../../../Uncommented_old_version.srcs/sim_1/new/tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
