m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dB:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/simulation/modelsim
vadderARM
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1555991687
!i10b 1
!s100 M[Bd9zdah_XdblUOFR[Rz0
IIdFzb?kfmQ<4iDH6k5;^B2
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 adderARM_sv_unit
S1
R0
Z4 w1541990517
8B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/adderARM.sv
FB:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/adderARM.sv
L0 1
Z5 OV;L;10.5b;63
r1
!s85 0
31
Z6 !s108 1555991687.000000
!s107 B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/adderARM.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor|B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/adderARM.sv|
!i113 1
Z7 o-sv -work work
Z8 !s92 -sv -work work {+incdir+B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor}
Z9 tCvgOpt 0
nadder@a@r@m
vALU_N_bits
R1
R2
!i10b 1
!s100 nnBcA6=hn?5PoMSSP>ANj1
IF_UIJlcdCFk58IV9YWTHi0
R3
!s105 ALU_N_bits_sv_unit
S1
R0
w1555886399
8B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/ALU_N_bits.sv
FB:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/ALU_N_bits.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/ALU_N_bits.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU|B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/ALU_N_bits.sv|
!i113 1
R7
Z10 !s92 -sv -work work {+incdir+B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU}
R9
n@a@l@u_@n_bits
vand_A
R1
Z11 !s110 1555991686
!i10b 1
!s100 nW0O3=eBl]eh?jJ_Bgjm[2
I<RWoJM:1kdnU@O69QG;NE3
R3
!s105 and_A_sv_unit
S1
R0
Z12 w1541990777
8B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/and_A.sv
FB:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/and_A.sv
L0 1
R5
r1
!s85 0
31
Z13 !s108 1555991686.000000
!s107 B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/and_A.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU|B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/and_A.sv|
!i113 1
R7
R10
R9
nand_@a
vARM
R1
Z14 !s110 1555991689
!i10b 1
!s100 >j?_c=NWJaLU^KV>JJMHz1
ISc7b1RFjCD<5TO381ibJE1
R3
!s105 ARM_sv_unit
S1
R0
w1555368017
8B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ARM.sv
FB:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ARM.sv
L0 1
R5
r1
!s85 0
31
Z15 !s108 1555991689.000000
!s107 B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ARM.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor|B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ARM.sv|
!i113 1
R7
R8
R9
n@a@r@m
vconditional_logic
R1
Z16 !s110 1555991688
!i10b 1
!s100 6LfNBG<mdFe_j2>z;R:?J2
IJ?deP?URd?A2bNRDZ>AMg0
R3
!s105 conditional_logic_sv_unit
S1
R0
w1555377210
8B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/conditional_logic.sv
FB:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/conditional_logic.sv
L0 1
R5
r1
!s85 0
31
Z17 !s108 1555991688.000000
!s107 B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/conditional_logic.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor|B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/conditional_logic.sv|
!i113 1
R7
R8
R9
vconditions
R1
R16
!i10b 1
!s100 gMCnGT2`3kW^IoLO]1@bO3
Id5MB:GeGVPNXFgX84eD=e0
R3
!s105 conditions_sv_unit
S1
R0
R4
8B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/conditions.sv
FB:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/conditions.sv
L0 1
R5
r1
!s85 0
31
R17
!s107 B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/conditions.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor|B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/conditions.sv|
!i113 1
R7
R8
R9
vcontrol_unit
R1
R16
!i10b 1
!s100 11D?T:V0?<eV^e:Vb]:hC3
IKO^]<jULUCIn=>U83eE<C2
R3
!s105 control_unit_sv_unit
S1
R0
w1555367969
8B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/control_unit.sv
FB:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/control_unit.sv
L0 1
R5
r1
!s85 0
31
R17
!s107 B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/control_unit.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor|B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/control_unit.sv|
!i113 1
R7
R8
R9
vdata_memory
R1
R14
!i10b 1
!s100 gEgCANRcK0<ET8>Ek=9@o3
Ie0z58ZYieF6?mVkBhE0T>0
R3
!s105 data_memory_sv_unit
S1
R0
R12
8B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/data_memory.sv
FB:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/data_memory.sv
L0 1
R5
r1
!s85 0
31
R15
!s107 B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/data_memory.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor|B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/data_memory.sv|
!i113 1
R7
R8
R9
vdata_path
R1
R16
!i10b 1
!s100 7>KX`IZG@75^ekLUDLZHo1
I5YRIgU>X`NPbGhTGgh`eg1
R3
!s105 data_path_sv_unit
S1
R0
R4
8B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/data_path.sv
FB:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/data_path.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/data_path.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor|B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/data_path.sv|
!i113 1
R7
R8
R9
vdecoder
R1
R16
!i10b 1
!s100 S7V[Wo_2V`B9b?`J9Q]di0
I=;j:0MjfA<o_3aQ90H7Gh3
R3
!s105 decoder_sv_unit
S1
R0
w1555982661
8B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/decoder.sv
FB:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/decoder.sv
L0 1
R5
r1
!s85 0
31
R17
!s107 B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/decoder.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor|B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/decoder.sv|
!i113 1
R7
R8
R9
vdiv_A
R1
R14
!i10b 1
!s100 6GjgcHoD]i1:9S^M:=`EY1
I<18GJJ=bn?2]JGoOn@gSc3
R3
!s105 div_A_sv_unit
S1
R0
Z18 w1555887409
8B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/div_A.sv
FB:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/div_A.sv
L0 1
R5
r1
!s85 0
31
R17
!s107 B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/div_A.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU|B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/div_A.sv|
!i113 1
R7
R10
R9
ndiv_@a
vextend
R1
R2
!i10b 1
!s100 0`i4=jZEZZYc5m[P`6OI>1
IkX:RT47iQd]`BEF`;<7ZA3
R3
!s105 extend_sv_unit
S1
R0
R4
8B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/extend.sv
FB:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/extend.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/extend.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor|B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/extend.sv|
!i113 1
R7
R8
R9
vflags
R1
R11
!i10b 1
!s100 Jf1CkL[1goB_[`Rb`JKLk2
IKVTFg34lXKjhR]=R`I:4c0
R3
!s105 flags_sv_unit
S1
R0
R12
8B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/flags.sv
FB:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/flags.sv
L0 1
R5
r1
!s85 0
31
R13
!s107 B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/flags.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU|B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/flags.sv|
!i113 1
R7
R10
R9
vinstruction_memory
R1
R14
!i10b 1
!s100 G9[1]X4zgHBEYF:@HoFXZ3
IAWCIWHVGWXlJUIJCBaizn1
R3
!s105 instruction_memory_sv_unit
S1
R0
w1555991636
8B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/instruction_memory.sv
FB:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/instruction_memory.sv
L0 1
R5
r1
!s85 0
31
R15
!s107 B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/instruction_memory.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor|B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/instruction_memory.sv|
!i113 1
R7
R8
R9
vleft_shift_arithmetic
R1
R11
!i10b 1
!s100 XkD=2BUPM9Y=Azn?C3>3n2
ICGD4Q2K]Dh8_V]LiPl_003
R3
!s105 left_shift_arithmetic_sv_unit
S1
R0
R12
8B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/left_shift_arithmetic.sv
FB:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/left_shift_arithmetic.sv
L0 1
R5
r1
!s85 0
31
R13
!s107 B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/left_shift_arithmetic.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU|B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/left_shift_arithmetic.sv|
!i113 1
R7
R10
R9
vleft_shift_logic
R1
R11
!i10b 1
!s100 mb[T^26n:D_j[k@z^>DPK0
I<zSkQn30F:9?G5l^;iW2I2
R3
!s105 left_shift_logic_sv_unit
S1
R0
R12
8B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/left_shift_logic.sv
FB:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/left_shift_logic.sv
L0 1
R5
r1
!s85 0
31
R13
!s107 B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/left_shift_logic.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU|B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/left_shift_logic.sv|
!i113 1
R7
R10
R9
vmux_ALU
R1
R11
!i10b 1
!s100 Khb2?go9nm>oZ:;Bh10?H1
IF7BC:8_T77@_R8WN;4O6a3
R3
!s105 mux_ALU_sv_unit
S1
R0
w1555885037
8B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/mux_ALU.sv
FB:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/mux_ALU.sv
L0 1
R5
r1
!s85 0
31
R13
!s107 B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/mux_ALU.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU|B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/mux_ALU.sv|
!i113 1
R7
R10
R9
nmux_@a@l@u
vmux_Sumador
R1
R11
!i10b 1
!s100 [2hKeAHoJEVZzo^X?nIU72
I96a8e1DZ:eHQ2S@d[eOoK1
R3
!s105 mux_Sumador_sv_unit
S1
R0
R12
8B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/mux_Sumador.sv
FB:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/mux_Sumador.sv
L0 1
R5
r1
!s85 0
31
R13
!s107 B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/mux_Sumador.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU|B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/mux_Sumador.sv|
!i113 1
R7
R10
R9
nmux_@sumador
vmuxARM
R1
R2
!i10b 1
!s100 cSzbdF?OCX>`DISJHHIo23
I>lRlYD58klFS[jj2DWk4g1
R3
!s105 muxARM_sv_unit
S1
R0
R4
8B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/muxARM.sv
FB:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/muxARM.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/muxARM.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor|B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/muxARM.sv|
!i113 1
R7
R8
R9
nmux@a@r@m
vnot_A
R1
R11
!i10b 1
!s100 Sk@g51[mB?`YZWHI5jZbO3
IWIUbT_:Wb<g59MYl^UXX00
R3
!s105 not_A_sv_unit
S1
R0
R12
8B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/not_A.sv
FB:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/not_A.sv
L0 1
R5
r1
!s85 0
31
R13
!s107 B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/not_A.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU|B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/not_A.sv|
!i113 1
R7
R10
R9
nnot_@a
vor_A
R1
R11
!i10b 1
!s100 Qb;^g5EfLR9KgOhG_P^AW0
I;X1QL6gcl;=;IezDOF39@3
R3
!s105 or_A_sv_unit
S1
R0
R12
8B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/or_A.sv
FB:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/or_A.sv
L0 1
R5
r1
!s85 0
31
R13
!s107 B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/or_A.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU|B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/or_A.sv|
!i113 1
R7
R10
R9
nor_@a
vPC_REG
R1
R2
!i10b 1
!s100 1`7>WN<SP2i2XG]zmCe>:1
IPT5eY?Ff=8>4SC@P[HeJU2
R3
!s105 PC_REG_sv_unit
S1
R0
w1555375005
8B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/PC_REG.sv
FB:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/PC_REG.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/PC_REG.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor|B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/PC_REG.sv|
!i113 1
R7
R8
R9
n@p@c_@r@e@g
vPROCESSOR
R1
R16
!i10b 1
!s100 QbGm>fIHOka6@P@zTEG7O0
IMjIYUH>C_1ink@2>^^A9A2
R3
!s105 PROCESSOR_sv_unit
S1
R0
w1555113969
8B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/PROCESSOR.sv
FB:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/PROCESSOR.sv
L0 1
R5
r1
!s85 0
31
R17
!s107 B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/PROCESSOR.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor|B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/PROCESSOR.sv|
!i113 1
R7
R8
R9
n@p@r@o@c@e@s@s@o@r
vREG_EN
R1
R16
!i10b 1
!s100 U:7mJXJ=oQMzJ0U[d7=zQ0
Ihg2=>G[cT3bU@_N`lnH<n1
R3
!s105 REG_EN_sv_unit
S1
R0
R4
8B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/REG_EN.sv
FB:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/REG_EN.sv
L0 1
R5
r1
!s85 0
31
R17
!s107 B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/REG_EN.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor|B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/REG_EN.sv|
!i113 1
R7
R8
R9
n@r@e@g_@e@n
vregister_file
R1
R14
!i10b 1
!s100 G6IDihjNcCd128o668;nj2
IGK@hcz9@>fAd4U8ki7[ek2
R3
!s105 register_file_sv_unit
S1
R0
R4
8B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/register_file.sv
FB:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/register_file.sv
L0 1
R5
r1
!s85 0
31
R15
!s107 B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/register_file.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor|B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/register_file.sv|
!i113 1
R7
R8
R9
vright_shift_arithmetic
R1
R11
!i10b 1
!s100 LI_1_zP0=b;mhHPOzfZ?K0
IQVj2IBI:o7cPDmR03Mc4[3
R3
!s105 right_shift_arithmetic_sv_unit
S1
R0
R12
8B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/right_shift_arithmetic.sv
FB:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/right_shift_arithmetic.sv
L0 1
R5
r1
!s85 0
31
R13
!s107 B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/right_shift_arithmetic.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU|B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/right_shift_arithmetic.sv|
!i113 1
R7
R10
R9
vright_shift_logic
R1
Z19 !s110 1555991685
!i10b 1
!s100 KJdc>BU4RdfH_7:c6jKiQ3
ICe2Sa:O8RTk7BIg6ZYP=M3
R3
!s105 right_shift_logic_sv_unit
S1
R0
R12
8B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/right_shift_logic.sv
FB:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/right_shift_logic.sv
L0 1
R5
r1
!s85 0
31
Z20 !s108 1555991685.000000
!s107 B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/right_shift_logic.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU|B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/right_shift_logic.sv|
!i113 1
R7
R10
R9
vsin_A
R1
R14
!i10b 1
!s100 @XSJAJWi^5P8oKW=P5V[a1
I6m4gX5YI9o@]^T0zV2Gh43
R3
!s105 sin_A_sv_unit
S1
R0
R18
8B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/sin_A.sv
FB:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/sin_A.sv
L0 1
R5
r1
!s85 0
31
R15
!s107 B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/sin_A.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU|B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/sin_A.sv|
!i113 1
R7
R10
R9
nsin_@a
vsumador
R1
R19
!i10b 1
!s100 lHRlaBAJ8Ya<537Eb=?T`0
IICnEfY8a29V]YT5_17:YE0
R3
!s105 sumador_sv_unit
S1
R0
R12
8B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/sumador.sv
FB:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/sumador.sv
L0 1
R5
r1
!s85 0
31
R20
!s107 B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/sumador.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU|B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/sumador.sv|
!i113 1
R7
R10
R9
vtb_PROCESSOR
R1
R16
!i10b 1
!s100 g_UVWaLj`Gn1i1@cI21Ge1
Izo`NFG?elDlLA=Bl16o^o0
R3
!s105 tb_PROCESSOR_sv_unit
S1
R0
w1555988624
8B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/tb_PROCESSOR.sv
FB:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/tb_PROCESSOR.sv
L0 1
R5
r1
!s85 0
31
R17
!s107 B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/tb_PROCESSOR.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor|B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/tb_PROCESSOR.sv|
!i113 1
R7
R8
R9
ntb_@p@r@o@c@e@s@s@o@r
vxor_A
R1
R19
!i10b 1
!s100 WjmMhg;dYf3>UBT7cmCRf2
Io^Z5l`MN`OnV>MIF_60;P2
R3
!s105 xor_A_sv_unit
S1
R0
R12
8B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/xor_A.sv
FB:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/xor_A.sv
L0 1
R5
r1
!s85 0
31
R20
!s107 B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/xor_A.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU|B:/(D)/Documentos/GitHub/2D-Graphics-Processor/ARM Processor/ALU/xor_A.sv|
!i113 1
R7
R10
R9
nxor_@a
