read -sv run_verilog_mid/adder_32b_7_80_ac760218b6e724fe1d9536ce931a1241.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_7_80_ac760218b6e724fe1d9536ce931a1241_yosys.v
