Classic Timing Analyzer report for Metis
Sun Aug 14 17:06:57 2011
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]'
  7. Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'
  8. Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'
  9. Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]'
 10. Clock Setup: 'PHY_CLK125'
 11. Clock Setup: 'PHY_MDIO_clk'
 12. Clock Setup: 'PHY_RX_CLOCK'
 13. Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]'
 14. Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'
 15. Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'
 16. Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]'
 17. Clock Hold: 'PHY_CLK125'
 18. Clock Hold: 'PHY_MDIO_clk'
 19. Clock Hold: 'PHY_RX_CLOCK'
 20. tsu
 21. tco
 22. th
 23. Board Trace Model Assignments
 24. Input Transition Times
 25. Slow Corner Signal Integrity Metrics
 26. Fast Corner Signal Integrity Metrics
 27. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+
; Type                                                                                                         ; Slack     ; Required Time                     ; Actual Time                      ; From                                                                                                                                                                                                        ; To                                                                                                                                                                                                                                                     ; From Clock                                                                                    ; To Clock                                                                                      ; Failed Paths ;
+--------------------------------------------------------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+
; Worst-case tsu                                                                                               ; N/A       ; None                              ; 6.679 ns                         ; PHY_DV                                                                                                                                                                                                      ; Rx_MAC:Rx_MAC_inst|PHY_byte[3]                                                                                                                                                                                                                         ; --                                                                                            ; PHY_RX_CLOCK                                                                                  ; 0            ;
; Worst-case tco                                                                                               ; N/A       ; None                              ; 20.260 ns                        ; MDIO:MDIO_inst|write[0]                                                                                                                                                                                     ; PHY_MDC                                                                                                                                                                                                                                                ; PHY_CLK125                                                                                    ; --                                                                                            ; 0            ;
; Worst-case th                                                                                                ; N/A       ; None                              ; 6.513 ns                         ; MODE2                                                                                                                                                                                                       ; MDIO:MDIO_inst|previous_speed                                                                                                                                                                                                                          ; --                                                                                            ; PHY_CLK125                                                                                    ; 0            ;
; Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]' ; -4.247 ns ; 48.00 MHz ( period = 20.833 ns )  ; N/A                              ; reset                                                                                                                                                                                                       ; NWire_rcv:m_ver4|DB_LEN[3][0]                                                                                                                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 1241         ;
; Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]' ; -2.469 ns ; 0.80 MHz ( period = 1250.000 ns ) ; N/A                              ; IF_Mic_boost                                                                                                                                                                                                ; I2C_Master:I2C_Master_inst|state[1]                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 19           ;
; Clock Setup: 'PHY_CLK125'                                                                                    ; -2.080 ns ; 125.00 MHz ( period = 8.000 ns )  ; N/A                              ; IF_I_PWM[4]                                                                                                                                                                                                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[20]                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125                                                                                    ; 90           ;
; Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]' ; -0.986 ns ; 12.50 MHz ( period = 80.000 ns )  ; N/A                              ; EEPROM:EEPROM_inst|This_IP[22]                                                                                                                                                                              ; Assigned_IP_valid                                                                                                                                                                                                                                      ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 32           ;
; Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]' ; 9.919 ns  ; 25.00 MHz ( period = 40.000 ns )  ; 49.60 MHz ( period = 20.162 ns ) ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0]                                                                                                   ; ASMI_interface:ASMI_int_inst|address[20]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0            ;
; Clock Setup: 'PHY_RX_CLOCK'                                                                                  ; 13.143 ns ; 25.00 MHz ( period = 40.000 ns )  ; 72.92 MHz ( period = 13.714 ns ) ; Rx_MAC:Rx_MAC_inst|Rx_enable                                                                                                                                                                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a14~porta_address_reg0                                                                                   ; PHY_RX_CLOCK                                                                                  ; PHY_RX_CLOCK                                                                                  ; 0            ;
; Clock Setup: 'PHY_MDIO_clk'                                                                                  ; 32.292 ns ; 2.50 MHz ( period = 400.000 ns )  ; N/A                              ; write_PHY                                                                                                                                                                                                   ; MDIO:MDIO_inst|address[2]                                                                                                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk                                                                                  ; 0            ;
; Clock Hold: 'PHY_RX_CLOCK'                                                                                   ; -2.316 ns ; 25.00 MHz ( period = 40.000 ns )  ; N/A                              ; Rx_MAC:Rx_MAC_inst|PHY_output[98]                                                                                                                                                                           ; Rx_MAC:Rx_MAC_inst|FromPort[2]                                                                                                                                                                                                                         ; PHY_RX_CLOCK                                                                                  ; PHY_RX_CLOCK                                                                                  ; 689          ;
; Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]'  ; 0.552 ns  ; 48.00 MHz ( period = 20.833 ns )  ; N/A                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|wrptr_g[5]                                                                                                         ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a6~porta_address_reg0                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0            ;
; Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'  ; 0.566 ns  ; 25.00 MHz ( period = 40.000 ns )  ; N/A                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[0] ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0            ;
; Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'  ; 0.646 ns  ; 12.50 MHz ( period = 80.000 ns )  ; N/A                              ; Tx_MAC:Tx_MAC_inst|end_point[1]                                                                                                                                                                             ; Tx_MAC:Tx_MAC_inst|end_point[1]                                                                                                                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0            ;
; Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]'  ; 0.646 ns  ; 0.80 MHz ( period = 1250.000 ns ) ; N/A                              ; I2C_Master:I2C_Master_inst|setup[2]                                                                                                                                                                         ; I2C_Master:I2C_Master_inst|setup[2]                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0            ;
; Clock Hold: 'PHY_CLK125'                                                                                     ; 0.646 ns  ; 125.00 MHz ( period = 8.000 ns )  ; N/A                              ; NWire_xmit:M_LRAudio|id[31]                                                                                                                                                                                 ; NWire_xmit:M_LRAudio|id[31]                                                                                                                                                                                                                            ; PHY_CLK125                                                                                    ; PHY_CLK125                                                                                    ; 0            ;
; Clock Hold: 'PHY_MDIO_clk'                                                                                   ; 0.646 ns  ; 2.50 MHz ( period = 400.000 ns )  ; N/A                              ; EEPROM:EEPROM_inst|CS                                                                                                                                                                                       ; EEPROM:EEPROM_inst|CS                                                                                                                                                                                                                                  ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk                                                                                  ; 0            ;
; Total number of failed paths                                                                                 ;           ;                                   ;                                  ;                                                                                                                                                                                                             ;                                                                                                                                                                                                                                                        ;                                                                                               ;                                                                                               ; 2071         ;
+--------------------------------------------------------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                                                               ; Setting            ; From            ; To                        ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                                                                          ; EP3C40Q240C8       ;                 ;                           ;             ;
; Timing Models                                                                                        ; Final              ;                 ;                           ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                                                               ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;                 ;                           ;             ;
; fmax Requirement                                                                                     ; 25 MHz             ;                 ;                           ;             ;
; Ignore Clock Settings                                                                                ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                                                                 ; Off                ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;                 ;                           ;             ;
; Nominal Core Supply Voltage                                                                          ; 1.2V               ;                 ;                           ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;                 ;                           ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;                 ;                           ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                                                                ; 10                 ;                 ;                           ;             ;
; Number of paths to report                                                                            ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                                                               ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                                                                           ; Off                ;                 ;                           ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;                 ;                           ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;                 ;                           ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;                 ;                           ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;                 ;                           ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; On                 ;                 ;                           ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;                 ;                           ;             ;
; Clock Settings                                                                                       ; CLK_25MHZ          ;                 ; CLK_25MHZ                 ;             ;
; Clock Settings                                                                                       ; PHY_CLK125         ;                 ; PHY_CLK125                ;             ;
; Clock Settings                                                                                       ; PHY_MDIO_clk       ;                 ; PHY_MDIO_clk              ;             ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe12|dffe13a ; dcfifo_7gh1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe15|dffe16a ; dcfifo_7gh1 ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe14|dffe15a ; dcfifo_a9l1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe17|dffe18a ; dcfifo_a9l1 ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe15|dffe16a ; dcfifo_nhk1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe19|dffe20a ; dcfifo_nhk1 ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe13|dffe14a ; dcfifo_q9l1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe16|dffe17a ; dcfifo_q9l1 ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+----------+--------------+
; Clock Node Name                                                                               ; Clock Setting Name ; Type          ; Fmax Requirement ; Early Latency ; Late Latency ; Based on  ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset   ; Phase offset ;
+-----------------------------------------------------------------------------------------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+----------+--------------+
; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ;                    ; PLL output    ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_25MHZ ; 240                   ; 125                 ; 1.535 ns ;              ;
; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ;                    ; PLL output    ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_25MHZ ; 5                     ; 5                   ; 1.535 ns ;              ;
; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ;                    ; PLL output    ; 12.5 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_25MHZ ; 5                     ; 10                  ; 1.535 ns ;              ;
; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ;                    ; PLL output    ; 0.8 MHz          ; 0.000 ns      ; 0.000 ns     ; CLK_25MHZ ; 20                    ; 625                 ; 1.535 ns ;              ;
; PHY_CLK125                                                                                    ; PHY_CLK125         ; User Pin      ; 125.0 MHz        ; 0.000 ns      ; 0.000 ns     ; CLK_25MHZ ; 5                     ; 1                   ; AUTO     ;              ;
; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk       ; Internal Node ; 2.5 MHz          ; 0.000 ns      ; 0.000 ns     ; CLK_25MHZ ; 1                     ; 10                  ; AUTO     ;              ;
; CLK_25MHZ                                                                                     ; CLK_25MHZ          ; User Pin      ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A      ;              ;
; PHY_RX_CLOCK                                                                                  ;                    ; User Pin      ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A      ;              ;
+-----------------------------------------------------------------------------------------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+----------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+-------+--------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From  ; To                             ; From Clock                                                                                    ; To Clock                                                                                      ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------+--------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; -4.247 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[3][0]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.556 ns                  ; 4.803 ns                ;
; -4.247 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[3][1]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.556 ns                  ; 4.803 ns                ;
; -4.247 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[3][3]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.556 ns                  ; 4.803 ns                ;
; -4.214 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[3][12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.764 ns                ;
; -4.145 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[3][16]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.554 ns                  ; 4.699 ns                ;
; -4.145 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[2][16]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.554 ns                  ; 4.699 ns                ;
; -4.095 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[2][9]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.645 ns                ;
; -4.095 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[3][5]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.645 ns                ;
; -4.095 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[2][5]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.645 ns                ;
; -4.095 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[2][11]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.645 ns                ;
; -4.095 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[2][14]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.645 ns                ;
; -4.021 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[1][14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.549 ns                  ; 4.570 ns                ;
; -3.985 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[0][13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.543 ns                  ; 4.528 ns                ;
; -3.985 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[0][11] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.543 ns                  ; 4.528 ns                ;
; -3.982 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[0][1]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.554 ns                  ; 4.536 ns                ;
; -3.982 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[1][1]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.554 ns                  ; 4.536 ns                ;
; -3.982 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[1][5]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.554 ns                  ; 4.536 ns                ;
; -3.982 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[1][6]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.554 ns                  ; 4.536 ns                ;
; -3.917 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[0][0]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.560 ns                  ; 4.477 ns                ;
; -3.917 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[2][14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.560 ns                  ; 4.477 ns                ;
; -3.917 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[0][17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.560 ns                  ; 4.477 ns                ;
; -3.917 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[1][7]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.560 ns                  ; 4.477 ns                ;
; -3.917 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[0][8]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.560 ns                  ; 4.477 ns                ;
; -3.917 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[0][4]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.560 ns                  ; 4.477 ns                ;
; -3.917 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[0][3]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.560 ns                  ; 4.477 ns                ;
; -3.916 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[3][5]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.549 ns                  ; 4.465 ns                ;
; -3.916 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[0][6]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.549 ns                  ; 4.465 ns                ;
; -3.911 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[3][15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.548 ns                  ; 4.459 ns                ;
; -3.911 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[2][16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.548 ns                  ; 4.459 ns                ;
; -3.911 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[2][12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.548 ns                  ; 4.459 ns                ;
; -3.911 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[3][4]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.548 ns                  ; 4.459 ns                ;
; -3.869 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[2][0]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.547 ns                  ; 4.416 ns                ;
; -3.869 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[2][1]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.547 ns                  ; 4.416 ns                ;
; -3.869 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[3][14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.547 ns                  ; 4.416 ns                ;
; -3.869 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[3][13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.547 ns                  ; 4.416 ns                ;
; -3.869 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[3][16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.547 ns                  ; 4.416 ns                ;
; -3.869 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[3][17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.547 ns                  ; 4.416 ns                ;
; -3.869 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[1][12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.547 ns                  ; 4.416 ns                ;
; -3.869 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[3][11] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.547 ns                  ; 4.416 ns                ;
; -3.869 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[2][7]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.547 ns                  ; 4.416 ns                ;
; -3.869 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[3][7]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.547 ns                  ; 4.416 ns                ;
; -3.869 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[3][8]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.547 ns                  ; 4.416 ns                ;
; -3.869 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[3][6]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.547 ns                  ; 4.416 ns                ;
; -3.869 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[0][9]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.547 ns                  ; 4.416 ns                ;
; -3.869 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[3][9]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.547 ns                  ; 4.416 ns                ;
; -3.869 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[2][10] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.547 ns                  ; 4.416 ns                ;
; -3.869 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[3][10] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.547 ns                  ; 4.416 ns                ;
; -3.822 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[3][9]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.552 ns                  ; 4.374 ns                ;
; -3.822 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[3][8]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.552 ns                  ; 4.374 ns                ;
; -3.822 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[3][12]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.552 ns                  ; 4.374 ns                ;
; -3.822 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[3][13]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.552 ns                  ; 4.374 ns                ;
; -3.822 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[3][14]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.552 ns                  ; 4.374 ns                ;
; -3.820 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[3][0]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.548 ns                  ; 4.368 ns                ;
; -3.820 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[3][2]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.548 ns                  ; 4.368 ns                ;
; -3.820 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[3][6]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.548 ns                  ; 4.368 ns                ;
; -3.820 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[3][4]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.548 ns                  ; 4.368 ns                ;
; -3.773 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[2][7]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.549 ns                  ; 4.322 ns                ;
; -3.711 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[2][1]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.261 ns                ;
; -3.711 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[2][3]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.261 ns                ;
; -3.711 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[2][13]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.261 ns                ;
; -3.704 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[1][0]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.547 ns                  ; 4.251 ns                ;
; -3.697 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[0][0]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.247 ns                ;
; -3.697 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[0][1]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.247 ns                ;
; -3.697 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[0][9]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.247 ns                ;
; -3.697 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[0][6]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.247 ns                ;
; -3.697 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[1][6]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.247 ns                ;
; -3.697 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[0][5]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.247 ns                ;
; -3.697 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[0][7]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.247 ns                ;
; -3.697 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[2][8]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.247 ns                ;
; -3.697 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[1][4]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.247 ns                ;
; -3.697 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[0][4]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.247 ns                ;
; -3.697 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[0][3]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.247 ns                ;
; -3.697 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[1][13]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.247 ns                ;
; -3.697 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[1][14]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.247 ns                ;
; -3.697 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[1][16]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.247 ns                ;
; -3.697 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[0][15]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.247 ns                ;
; -3.697 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[2][15]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.247 ns                ;
; -3.692 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|tb_width[0]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.568 ns                  ; 4.260 ns                ;
; -3.692 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|tb_width[5]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.568 ns                  ; 4.260 ns                ;
; -3.692 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|tb_width[6]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.568 ns                  ; 4.260 ns                ;
; -3.692 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|tb_width[2]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.568 ns                  ; 4.260 ns                ;
; -3.692 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|tb_width[1]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.568 ns                  ; 4.260 ns                ;
; -3.692 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|tb_width[3]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.568 ns                  ; 4.260 ns                ;
; -3.692 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|tb_width[4]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.568 ns                  ; 4.260 ns                ;
; -3.605 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[1][9]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.547 ns                  ; 4.152 ns                ;
; -3.590 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[0][14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.546 ns                  ; 4.136 ns                ;
; -3.590 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[1][13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.546 ns                  ; 4.136 ns                ;
; -3.590 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[2][13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.546 ns                  ; 4.136 ns                ;
; -3.590 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[1][15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.546 ns                  ; 4.136 ns                ;
; -3.590 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[0][15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.546 ns                  ; 4.136 ns                ;
; -3.590 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[2][15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.546 ns                  ; 4.136 ns                ;
; -3.590 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[0][16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.546 ns                  ; 4.136 ns                ;
; -3.590 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[1][17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.546 ns                  ; 4.136 ns                ;
; -3.590 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[0][12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.546 ns                  ; 4.136 ns                ;
; -3.590 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[1][11] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.546 ns                  ; 4.136 ns                ;
; -3.590 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[0][7]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.546 ns                  ; 4.136 ns                ;
; -3.590 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[1][8]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.546 ns                  ; 4.136 ns                ;
; -3.590 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[1][4]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.546 ns                  ; 4.136 ns                ;
; -3.590 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[2][4]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.546 ns                  ; 4.136 ns                ;
; -3.590 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[0][5]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.546 ns                  ; 4.136 ns                ;
; -3.590 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[2][9]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.546 ns                  ; 4.136 ns                ;
; -3.583 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|rdata[39]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.565 ns                  ; 4.148 ns                ;
; -3.583 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|rdata[43]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.565 ns                  ; 4.148 ns                ;
; -3.583 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|rdata[11]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.565 ns                  ; 4.148 ns                ;
; -3.583 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|rdata[38]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.565 ns                  ; 4.148 ns                ;
; -3.583 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|rdata[42]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.565 ns                  ; 4.148 ns                ;
; -3.583 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|rdata[10]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.565 ns                  ; 4.148 ns                ;
; -3.583 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|rdata[36]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.565 ns                  ; 4.148 ns                ;
; -3.583 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|rdata[37]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.565 ns                  ; 4.148 ns                ;
; -3.583 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|rdata[41]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.565 ns                  ; 4.148 ns                ;
; -3.583 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|rdata[40]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.565 ns                  ; 4.148 ns                ;
; -3.583 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|rdata[12]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.565 ns                  ; 4.148 ns                ;
; -3.583 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|rdata[13]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.565 ns                  ; 4.148 ns                ;
; -3.570 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[0][14]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.588 ns                  ; 4.158 ns                ;
; -3.570 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[0][13]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.588 ns                  ; 4.158 ns                ;
; -3.570 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[0][11]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.588 ns                  ; 4.158 ns                ;
; -3.570 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[0][16]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.588 ns                  ; 4.158 ns                ;
; -3.559 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[2][6]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.580 ns                  ; 4.139 ns                ;
; -3.543 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[2][9]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.585 ns                  ; 4.128 ns                ;
; -3.543 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[2][15]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.585 ns                  ; 4.128 ns                ;
; -3.540 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|tb_width[0]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.587 ns                  ; 4.127 ns                ;
; -3.540 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|tb_width[2]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.587 ns                  ; 4.127 ns                ;
; -3.540 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|tb_width[1]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.587 ns                  ; 4.127 ns                ;
; -3.540 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|tb_width[5]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.587 ns                  ; 4.127 ns                ;
; -3.540 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|tb_width[6]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.587 ns                  ; 4.127 ns                ;
; -3.540 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|tb_width[4]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.587 ns                  ; 4.127 ns                ;
; -3.540 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|tb_width[3]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.587 ns                  ; 4.127 ns                ;
; -3.520 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[3][10]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.586 ns                  ; 4.106 ns                ;
; -3.520 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[3][9]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.586 ns                  ; 4.106 ns                ;
; -3.520 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[3][14]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.586 ns                  ; 4.106 ns                ;
; -3.520 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[3][15]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.586 ns                  ; 4.106 ns                ;
; -3.520 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[3][16]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.586 ns                  ; 4.106 ns                ;
; -3.508 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[3][0]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.587 ns                  ; 4.095 ns                ;
; -3.508 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[3][1]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.587 ns                  ; 4.095 ns                ;
; -3.508 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[3][7]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.587 ns                  ; 4.095 ns                ;
; -3.508 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[3][8]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.587 ns                  ; 4.095 ns                ;
; -3.508 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[3][5]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.587 ns                  ; 4.095 ns                ;
; -3.494 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[2][14]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.588 ns                  ; 4.082 ns                ;
; -3.494 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[1][14]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.588 ns                  ; 4.082 ns                ;
; -3.494 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[3][13]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.588 ns                  ; 4.082 ns                ;
; -3.494 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[1][13]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.588 ns                  ; 4.082 ns                ;
; -3.494 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[2][16]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.588 ns                  ; 4.082 ns                ;
; -3.494 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[1][16]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.588 ns                  ; 4.082 ns                ;
; -3.491 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|tb_cnt[11]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.556 ns                  ; 4.047 ns                ;
; -3.491 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|tb_cnt[10]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.556 ns                  ; 4.047 ns                ;
; -3.491 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|tb_cnt[13]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.556 ns                  ; 4.047 ns                ;
; -3.491 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|tb_cnt[12]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.556 ns                  ; 4.047 ns                ;
; -3.491 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|tb_cnt[14]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.556 ns                  ; 4.047 ns                ;
; -3.491 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|tb_cnt[15]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.556 ns                  ; 4.047 ns                ;
; -3.491 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|tb_cnt[9]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.556 ns                  ; 4.047 ns                ;
; -3.491 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|tb_cnt[16]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.556 ns                  ; 4.047 ns                ;
; -3.491 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|tb_cnt[17]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.556 ns                  ; 4.047 ns                ;
; -3.486 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][9]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.579 ns                  ; 4.065 ns                ;
; -3.486 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][10] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.579 ns                  ; 4.065 ns                ;
; -3.486 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.579 ns                  ; 4.065 ns                ;
; -3.486 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.579 ns                  ; 4.065 ns                ;
; -3.486 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.579 ns                  ; 4.065 ns                ;
; -3.470 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[0][10] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.577 ns                  ; 4.047 ns                ;
; -3.470 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[0][12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.577 ns                  ; 4.047 ns                ;
; -3.470 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[0][14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.577 ns                  ; 4.047 ns                ;
; -3.463 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[2][1]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.586 ns                  ; 4.049 ns                ;
; -3.463 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[0][9]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.578 ns                  ; 4.041 ns                ;
; -3.463 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[1][9]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.578 ns                  ; 4.041 ns                ;
; -3.463 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[1][16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.578 ns                  ; 4.041 ns                ;
; -3.463 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[0][16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.578 ns                  ; 4.041 ns                ;
; -3.463 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[0][17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.578 ns                  ; 4.041 ns                ;
; -3.463 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[1][17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.578 ns                  ; 4.041 ns                ;
; -3.463 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.578 ns                  ; 4.041 ns                ;
; -3.463 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.578 ns                  ; 4.041 ns                ;
; -3.463 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][11] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.578 ns                  ; 4.041 ns                ;
; -3.463 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[1][13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.578 ns                  ; 4.041 ns                ;
; -3.463 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[0][13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.578 ns                  ; 4.041 ns                ;
; -3.463 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.578 ns                  ; 4.041 ns                ;
; -3.463 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[2][4]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.586 ns                  ; 4.049 ns                ;
; -3.463 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[2][3]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.586 ns                  ; 4.049 ns                ;
; -3.463 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[2][7]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.586 ns                  ; 4.049 ns                ;
; -3.463 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[2][5]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.586 ns                  ; 4.049 ns                ;
; -3.463 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[2][11]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.586 ns                  ; 4.049 ns                ;
; -3.460 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[0][15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.579 ns                  ; 4.039 ns                ;
; -3.460 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[1][12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.579 ns                  ; 4.039 ns                ;
; -3.460 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[1][11] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.579 ns                  ; 4.039 ns                ;
; -3.460 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[0][11] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.579 ns                  ; 4.039 ns                ;
; -3.460 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[1][14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.579 ns                  ; 4.039 ns                ;
; -3.455 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][0]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.579 ns                  ; 4.034 ns                ;
; -3.455 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][1]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.579 ns                  ; 4.034 ns                ;
; -3.455 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][5]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.579 ns                  ; 4.034 ns                ;
; -3.455 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][6]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.579 ns                  ; 4.034 ns                ;
; -3.455 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][8]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.579 ns                  ; 4.034 ns                ;
; -3.455 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][3]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.579 ns                  ; 4.034 ns                ;
; -3.455 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][4]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.579 ns                  ; 4.034 ns                ;
; -3.431 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][2]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.579 ns                  ; 4.010 ns                ;
; -3.431 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][2]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.579 ns                  ; 4.010 ns                ;
; -3.431 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][7]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.579 ns                  ; 4.010 ns                ;
; -3.431 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][7]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.579 ns                  ; 4.010 ns                ;
; -3.421 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[2][0]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.548 ns                  ; 3.969 ns                ;
; -3.421 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[3][1]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.548 ns                  ; 3.969 ns                ;
; -3.421 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[2][2]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.548 ns                  ; 3.969 ns                ;
; -3.421 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[0][10]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.548 ns                  ; 3.969 ns                ;
; -3.421 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[1][10]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.548 ns                  ; 3.969 ns                ;
; -3.421 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[2][6]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.548 ns                  ; 3.969 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;       ;                                ;                                                                                               ;                                                                                               ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------+--------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                      ; To                                       ; From Clock                                                                                    ; To Clock                                                                                      ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 9.919 ns                                ; 49.60 MHz ( period = 20.162 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0]                 ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.865 ns                ;
; 9.950 ns                                ; 49.75 MHz ( period = 20.100 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0]                 ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.834 ns                ;
; 9.985 ns                                ; 49.93 MHz ( period = 20.030 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0]                 ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.799 ns                ;
; 10.031 ns                               ; 50.16 MHz ( period = 19.938 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2]                 ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.753 ns                ;
; 10.059 ns                               ; 50.30 MHz ( period = 19.882 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0]                 ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.725 ns                ;
; 10.062 ns                               ; 50.31 MHz ( period = 19.876 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2]                 ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.722 ns                ;
; 10.066 ns                               ; 50.33 MHz ( period = 19.868 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2]                 ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.718 ns                ;
; 10.085 ns                               ; 50.43 MHz ( period = 19.830 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0]                 ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.785 ns                 ; 9.700 ns                ;
; 10.097 ns                               ; 50.49 MHz ( period = 19.806 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2]                 ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.687 ns                ;
; 10.097 ns                               ; 50.49 MHz ( period = 19.806 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2]                 ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.687 ns                ;
; 10.100 ns                               ; 50.51 MHz ( period = 19.800 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3]                 ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.684 ns                ;
; 10.105 ns                               ; 50.53 MHz ( period = 19.790 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3]                 ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.679 ns                ;
; 10.116 ns                               ; 50.59 MHz ( period = 19.768 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0]                 ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.785 ns                 ; 9.669 ns                ;
; 10.131 ns                               ; 50.66 MHz ( period = 19.738 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3]                 ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.653 ns                ;
; 10.132 ns                               ; 50.67 MHz ( period = 19.736 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2]                 ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.652 ns                ;
; 10.136 ns                               ; 50.69 MHz ( period = 19.728 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3]                 ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.648 ns                ;
; 10.151 ns                               ; 50.77 MHz ( period = 19.698 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0]                 ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.785 ns                 ; 9.634 ns                ;
; 10.157 ns                               ; 50.80 MHz ( period = 19.686 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1]                 ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.785 ns                 ; 9.628 ns                ;
; 10.159 ns                               ; 50.81 MHz ( period = 19.682 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1]                 ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.785 ns                 ; 9.626 ns                ;
; 10.166 ns                               ; 50.84 MHz ( period = 19.668 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3]                 ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.618 ns                ;
; 10.169 ns                               ; 50.86 MHz ( period = 19.662 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0]                 ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.615 ns                ;
; 10.171 ns                               ; 50.87 MHz ( period = 19.658 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3]                 ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.613 ns                ;
; 10.171 ns                               ; 50.87 MHz ( period = 19.658 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2]                 ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.613 ns                ;
; 10.188 ns                               ; 50.96 MHz ( period = 19.624 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1]                 ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.785 ns                 ; 9.597 ns                ;
; 10.190 ns                               ; 50.97 MHz ( period = 19.620 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1]                 ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.785 ns                 ; 9.595 ns                ;
; 10.206 ns                               ; 51.05 MHz ( period = 19.588 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2]                 ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.578 ns                ;
; 10.223 ns                               ; 51.14 MHz ( period = 19.554 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1]                 ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.785 ns                 ; 9.562 ns                ;
; 10.225 ns                               ; 51.15 MHz ( period = 19.550 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1]                 ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.785 ns                 ; 9.560 ns                ;
; 10.225 ns                               ; 51.15 MHz ( period = 19.550 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0]                 ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.785 ns                 ; 9.560 ns                ;
; 10.240 ns                               ; 51.23 MHz ( period = 19.520 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3]                 ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.544 ns                ;
; 10.245 ns                               ; 51.26 MHz ( period = 19.510 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3]                 ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.539 ns                ;
; 10.281 ns                               ; 51.45 MHz ( period = 19.438 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2]                 ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.503 ns                ;
; 10.297 ns                               ; 51.53 MHz ( period = 19.406 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1]                 ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.785 ns                 ; 9.488 ns                ;
; 10.299 ns                               ; 51.54 MHz ( period = 19.402 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1]                 ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.785 ns                 ; 9.486 ns                ;
; 10.310 ns                               ; 51.60 MHz ( period = 19.380 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5]                 ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.779 ns                 ; 9.469 ns                ;
; 10.316 ns                               ; 51.63 MHz ( period = 19.368 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2]                 ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.468 ns                ;
; 10.335 ns                               ; 51.73 MHz ( period = 19.330 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0]                 ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.785 ns                 ; 9.450 ns                ;
; 10.341 ns                               ; 51.77 MHz ( period = 19.318 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5]                 ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.779 ns                 ; 9.438 ns                ;
; 10.350 ns                               ; 51.81 MHz ( period = 19.300 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3]                 ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.434 ns                ;
; 10.355 ns                               ; 51.84 MHz ( period = 19.290 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3]                 ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.429 ns                ;
; 10.360 ns                               ; 51.87 MHz ( period = 19.280 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5]                 ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.780 ns                 ; 9.420 ns                ;
; 10.376 ns                               ; 51.95 MHz ( period = 19.248 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5]                 ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.779 ns                 ; 9.403 ns                ;
; 10.391 ns                               ; 52.03 MHz ( period = 19.218 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5]                 ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.780 ns                 ; 9.389 ns                ;
; 10.394 ns                               ; 52.05 MHz ( period = 19.212 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0]                 ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.390 ns                ;
; 10.407 ns                               ; 52.12 MHz ( period = 19.186 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1]                 ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.785 ns                 ; 9.378 ns                ;
; 10.409 ns                               ; 52.13 MHz ( period = 19.182 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1]                 ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.785 ns                 ; 9.376 ns                ;
; 10.426 ns                               ; 52.22 MHz ( period = 19.148 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5]                 ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.780 ns                 ; 9.354 ns                ;
; 10.450 ns                               ; 52.36 MHz ( period = 19.100 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5]                 ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.779 ns                 ; 9.329 ns                ;
; 10.464 ns                               ; 52.43 MHz ( period = 19.072 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0]                 ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.320 ns                ;
; 10.500 ns                               ; 52.63 MHz ( period = 19.000 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5]                 ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.780 ns                 ; 9.280 ns                ;
; 10.506 ns                               ; 52.66 MHz ( period = 18.988 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2]                 ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.278 ns                ;
; 10.523 ns                               ; 52.76 MHz ( period = 18.954 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[6]                 ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.779 ns                 ; 9.256 ns                ;
; 10.528 ns                               ; 52.79 MHz ( period = 18.944 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[6]                 ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.780 ns                 ; 9.252 ns                ;
; 10.541 ns                               ; 52.86 MHz ( period = 18.918 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2]                 ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.243 ns                ;
; 10.544 ns                               ; 52.88 MHz ( period = 18.912 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0]                 ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.240 ns                ;
; 10.554 ns                               ; 52.93 MHz ( period = 18.892 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[6]                 ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.779 ns                 ; 9.225 ns                ;
; 10.559 ns                               ; 52.96 MHz ( period = 18.882 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[6]                 ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.780 ns                 ; 9.221 ns                ;
; 10.560 ns                               ; 52.97 MHz ( period = 18.880 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5]                 ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.779 ns                 ; 9.219 ns                ;
; 10.560 ns                               ; 52.97 MHz ( period = 18.880 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0]                 ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.785 ns                 ; 9.225 ns                ;
; 10.575 ns                               ; 53.05 MHz ( period = 18.850 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3]                 ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.209 ns                ;
; 10.576 ns                               ; 53.06 MHz ( period = 18.848 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2]                 ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.208 ns                ;
; 10.580 ns                               ; 53.08 MHz ( period = 18.840 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3]                 ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.204 ns                ;
; 10.589 ns                               ; 53.13 MHz ( period = 18.822 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[6]                 ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.779 ns                 ; 9.190 ns                ;
; 10.594 ns                               ; 53.16 MHz ( period = 18.812 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[6]                 ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.780 ns                 ; 9.186 ns                ;
; 10.596 ns                               ; 53.17 MHz ( period = 18.808 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[4]                 ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.786 ns                 ; 9.190 ns                ;
; 10.610 ns                               ; 53.25 MHz ( period = 18.780 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5]                 ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.780 ns                 ; 9.170 ns                ;
; 10.611 ns                               ; 53.25 MHz ( period = 18.778 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2]                 ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.173 ns                ;
; 10.627 ns                               ; 53.34 MHz ( period = 18.746 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[4]                 ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.786 ns                 ; 9.159 ns                ;
; 10.630 ns                               ; 53.36 MHz ( period = 18.740 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0]                 ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.785 ns                 ; 9.155 ns                ;
; 10.632 ns                               ; 53.37 MHz ( period = 18.736 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1]                 ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.785 ns                 ; 9.153 ns                ;
; 10.634 ns                               ; 53.38 MHz ( period = 18.732 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1]                 ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.785 ns                 ; 9.151 ns                ;
; 10.645 ns                               ; 53.45 MHz ( period = 18.710 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3]                 ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.139 ns                ;
; 10.650 ns                               ; 53.48 MHz ( period = 18.700 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3]                 ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.134 ns                ;
; 10.656 ns                               ; 53.51 MHz ( period = 18.688 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2]                 ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.128 ns                ;
; 10.662 ns                               ; 53.54 MHz ( period = 18.676 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[4]                 ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.786 ns                 ; 9.124 ns                ;
; 10.663 ns                               ; 53.55 MHz ( period = 18.674 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[6]                 ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.779 ns                 ; 9.116 ns                ;
; 10.668 ns                               ; 53.58 MHz ( period = 18.664 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[6]                 ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.780 ns                 ; 9.112 ns                ;
; 10.691 ns                               ; 53.71 MHz ( period = 18.618 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2]                 ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.093 ns                ;
; 10.702 ns                               ; 53.78 MHz ( period = 18.596 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1]                 ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.785 ns                 ; 9.083 ns                ;
; 10.704 ns                               ; 53.79 MHz ( period = 18.592 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1]                 ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.785 ns                 ; 9.081 ns                ;
; 10.710 ns                               ; 53.82 MHz ( period = 18.580 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0]                 ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.785 ns                 ; 9.075 ns                ;
; 10.725 ns                               ; 53.91 MHz ( period = 18.550 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3]                 ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.059 ns                ;
; 10.730 ns                               ; 53.94 MHz ( period = 18.540 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3]                 ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.054 ns                ;
; 10.736 ns                               ; 53.97 MHz ( period = 18.528 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[4]                 ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.786 ns                 ; 9.050 ns                ;
; 10.753 ns                               ; 54.07 MHz ( period = 18.494 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0]                 ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.791 ns                 ; 9.038 ns                ;
; 10.773 ns                               ; 54.19 MHz ( period = 18.454 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[6]                 ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.779 ns                 ; 9.006 ns                ;
; 10.778 ns                               ; 54.22 MHz ( period = 18.444 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[6]                 ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.780 ns                 ; 9.002 ns                ;
; 10.779 ns                               ; 54.22 MHz ( period = 18.442 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[4]                 ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.785 ns                 ; 9.006 ns                ;
; 10.782 ns                               ; 54.24 MHz ( period = 18.436 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1]                 ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.785 ns                 ; 9.003 ns                ;
; 10.784 ns                               ; 54.25 MHz ( period = 18.432 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1]                 ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.785 ns                 ; 9.001 ns                ;
; 10.785 ns                               ; 54.26 MHz ( period = 18.430 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5]                 ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.779 ns                 ; 8.994 ns                ;
; 10.810 ns                               ; 54.41 MHz ( period = 18.380 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[4]                 ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.785 ns                 ; 8.975 ns                ;
; 10.835 ns                               ; 54.56 MHz ( period = 18.330 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5]                 ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.780 ns                 ; 8.945 ns                ;
; 10.845 ns                               ; 54.61 MHz ( period = 18.310 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[4]                 ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.785 ns                 ; 8.940 ns                ;
; 10.846 ns                               ; 54.62 MHz ( period = 18.308 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[4]                 ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.786 ns                 ; 8.940 ns                ;
; 10.855 ns                               ; 54.67 MHz ( period = 18.290 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5]                 ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.779 ns                 ; 8.924 ns                ;
; 10.865 ns                               ; 54.73 MHz ( period = 18.270 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2]                 ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.791 ns                 ; 8.926 ns                ;
; 10.900 ns                               ; 54.95 MHz ( period = 18.200 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2]                 ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.791 ns                 ; 8.891 ns                ;
; 10.905 ns                               ; 54.98 MHz ( period = 18.190 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5]                 ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.780 ns                 ; 8.875 ns                ;
; 10.919 ns                               ; 55.06 MHz ( period = 18.162 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[4]                 ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.785 ns                 ; 8.866 ns                ;
; 10.919 ns                               ; 55.06 MHz ( period = 18.162 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0]                 ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.792 ns                 ; 8.873 ns                ;
; 10.934 ns                               ; 55.15 MHz ( period = 18.132 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3]                 ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.791 ns                 ; 8.857 ns                ;
; 10.935 ns                               ; 55.16 MHz ( period = 18.130 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5]                 ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.779 ns                 ; 8.844 ns                ;
; 10.939 ns                               ; 55.18 MHz ( period = 18.122 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3]                 ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.791 ns                 ; 8.852 ns                ;
; 10.977 ns                               ; 55.41 MHz ( period = 18.046 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0]                 ; ASMI_interface:ASMI_int_inst|address[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.791 ns                 ; 8.814 ns                ;
; 10.985 ns                               ; 55.46 MHz ( period = 18.030 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5]                 ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.780 ns                 ; 8.795 ns                ;
; 10.991 ns                               ; 55.50 MHz ( period = 18.018 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1]                 ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.792 ns                 ; 8.801 ns                ;
; 10.993 ns                               ; 55.51 MHz ( period = 18.014 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1]                 ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.792 ns                 ; 8.799 ns                ;
; 10.998 ns                               ; 55.54 MHz ( period = 18.004 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[6]                 ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.779 ns                 ; 8.781 ns                ;
; 11.003 ns                               ; 55.57 MHz ( period = 17.994 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[6]                 ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.780 ns                 ; 8.777 ns                ;
; 11.029 ns                               ; 55.74 MHz ( period = 17.942 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[4]                 ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.785 ns                 ; 8.756 ns                ;
; 11.068 ns                               ; 55.98 MHz ( period = 17.864 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[6]                 ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.779 ns                 ; 8.711 ns                ;
; 11.071 ns                               ; 56.00 MHz ( period = 17.858 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[4]                 ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.786 ns                 ; 8.715 ns                ;
; 11.073 ns                               ; 56.01 MHz ( period = 17.854 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[6]                 ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.780 ns                 ; 8.707 ns                ;
; 11.084 ns                               ; 56.08 MHz ( period = 17.832 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0]                 ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.791 ns                 ; 8.707 ns                ;
; 11.089 ns                               ; 56.11 MHz ( period = 17.822 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2]                 ; ASMI_interface:ASMI_int_inst|address[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.791 ns                 ; 8.702 ns                ;
; 11.124 ns                               ; 56.33 MHz ( period = 17.752 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2]                 ; ASMI_interface:ASMI_int_inst|address[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.791 ns                 ; 8.667 ns                ;
; 11.141 ns                               ; 56.44 MHz ( period = 17.718 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[4]                 ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.786 ns                 ; 8.645 ns                ;
; 11.143 ns                               ; 56.45 MHz ( period = 17.714 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0]                 ; ASMI_interface:ASMI_int_inst|address[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.792 ns                 ; 8.649 ns                ;
; 11.144 ns                               ; 56.46 MHz ( period = 17.712 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5]                 ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.786 ns                 ; 8.642 ns                ;
; 11.145 ns                               ; 56.47 MHz ( period = 17.710 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0]                 ; ASMI_interface:ASMI_int_inst|address[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.791 ns                 ; 8.646 ns                ;
; 11.148 ns                               ; 56.48 MHz ( period = 17.704 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[6]                 ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.779 ns                 ; 8.631 ns                ;
; 11.153 ns                               ; 56.52 MHz ( period = 17.694 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[6]                 ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.780 ns                 ; 8.627 ns                ;
; 11.158 ns                               ; 56.55 MHz ( period = 17.684 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3]                 ; ASMI_interface:ASMI_int_inst|address[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.791 ns                 ; 8.633 ns                ;
; 11.163 ns                               ; 56.58 MHz ( period = 17.674 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3]                 ; ASMI_interface:ASMI_int_inst|address[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.791 ns                 ; 8.628 ns                ;
; 11.179 ns                               ; 56.68 MHz ( period = 17.642 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0]                 ; ASMI_interface:ASMI_int_inst|address[10] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.791 ns                 ; 8.612 ns                ;
; 11.194 ns                               ; 56.78 MHz ( period = 17.612 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5]                 ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.787 ns                 ; 8.593 ns                ;
; 11.196 ns                               ; 56.79 MHz ( period = 17.608 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2]                 ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.791 ns                 ; 8.595 ns                ;
; 11.215 ns                               ; 56.92 MHz ( period = 17.570 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1]                 ; ASMI_interface:ASMI_int_inst|address[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.792 ns                 ; 8.577 ns                ;
; 11.215 ns                               ; 56.92 MHz ( period = 17.570 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0]                 ; ASMI_interface:ASMI_int_inst|address[11] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.791 ns                 ; 8.576 ns                ;
; 11.217 ns                               ; 56.93 MHz ( period = 17.566 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1]                 ; ASMI_interface:ASMI_int_inst|address[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.792 ns                 ; 8.575 ns                ;
; 11.221 ns                               ; 56.95 MHz ( period = 17.558 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[4]                 ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.786 ns                 ; 8.565 ns                ;
; 11.231 ns                               ; 57.02 MHz ( period = 17.538 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2]                 ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.791 ns                 ; 8.560 ns                ;
; 11.235 ns                               ; 57.05 MHz ( period = 17.530 ns )                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sec_erase_reg ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.761 ns                 ; 8.526 ns                ;
; 11.250 ns                               ; 57.14 MHz ( period = 17.500 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0]                 ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.792 ns                 ; 8.542 ns                ;
; 11.254 ns                               ; 57.17 MHz ( period = 17.492 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[4]                 ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.785 ns                 ; 8.531 ns                ;
; 11.257 ns                               ; 57.19 MHz ( period = 17.486 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2]                 ; ASMI_interface:ASMI_int_inst|address[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.791 ns                 ; 8.534 ns                ;
; 11.265 ns                               ; 57.24 MHz ( period = 17.470 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3]                 ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.791 ns                 ; 8.526 ns                ;
; 11.266 ns                               ; 57.25 MHz ( period = 17.468 ns )                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sec_erase_reg ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.761 ns                 ; 8.495 ns                ;
; 11.270 ns                               ; 57.27 MHz ( period = 17.460 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3]                 ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.791 ns                 ; 8.521 ns                ;
; 11.283 ns                               ; 57.36 MHz ( period = 17.434 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[8]                 ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.779 ns                 ; 8.496 ns                ;
; 11.291 ns                               ; 57.41 MHz ( period = 17.418 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2]                 ; ASMI_interface:ASMI_int_inst|address[10] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.791 ns                 ; 8.500 ns                ;
; 11.292 ns                               ; 57.42 MHz ( period = 17.416 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2]                 ; ASMI_interface:ASMI_int_inst|address[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.791 ns                 ; 8.499 ns                ;
; 11.301 ns                               ; 57.48 MHz ( period = 17.398 ns )                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sec_erase_reg ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.761 ns                 ; 8.460 ns                ;
; 11.311 ns                               ; 57.54 MHz ( period = 17.378 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0]                 ; ASMI_interface:ASMI_int_inst|address[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.792 ns                 ; 8.481 ns                ;
; 11.314 ns                               ; 57.56 MHz ( period = 17.372 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[8]                 ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.779 ns                 ; 8.465 ns                ;
; 11.322 ns                               ; 57.62 MHz ( period = 17.356 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1]                 ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.792 ns                 ; 8.470 ns                ;
; 11.324 ns                               ; 57.63 MHz ( period = 17.352 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1]                 ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.792 ns                 ; 8.468 ns                ;
; 11.324 ns                               ; 57.63 MHz ( period = 17.352 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[4]                 ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.785 ns                 ; 8.461 ns                ;
; 11.325 ns                               ; 57.64 MHz ( period = 17.350 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[8]                 ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.779 ns                 ; 8.454 ns                ;
; 11.326 ns                               ; 57.64 MHz ( period = 17.348 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3]                 ; ASMI_interface:ASMI_int_inst|address[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.791 ns                 ; 8.465 ns                ;
; 11.326 ns                               ; 57.64 MHz ( period = 17.348 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2]                 ; ASMI_interface:ASMI_int_inst|address[10] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.791 ns                 ; 8.465 ns                ;
; 11.327 ns                               ; 57.65 MHz ( period = 17.346 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2]                 ; ASMI_interface:ASMI_int_inst|address[11] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.791 ns                 ; 8.464 ns                ;
; 11.331 ns                               ; 57.68 MHz ( period = 17.338 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3]                 ; ASMI_interface:ASMI_int_inst|address[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.791 ns                 ; 8.460 ns                ;
; 11.345 ns                               ; 57.77 MHz ( period = 17.310 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0]                 ; ASMI_interface:ASMI_int_inst|address[10] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.792 ns                 ; 8.447 ns                ;
; 11.349 ns                               ; 57.80 MHz ( period = 17.302 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[8]                 ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.779 ns                 ; 8.430 ns                ;
; 11.354 ns                               ; 57.83 MHz ( period = 17.292 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0]                 ; ASMI_interface:ASMI_int_inst|address[9]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.791 ns                 ; 8.437 ns                ;
; 11.356 ns                               ; 57.84 MHz ( period = 17.288 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[8]                 ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.779 ns                 ; 8.423 ns                ;
; 11.357 ns                               ; 57.85 MHz ( period = 17.286 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[6]                 ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.786 ns                 ; 8.429 ns                ;
; 11.360 ns                               ; 57.87 MHz ( period = 17.280 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3]                 ; ASMI_interface:ASMI_int_inst|address[10] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.791 ns                 ; 8.431 ns                ;
; 11.362 ns                               ; 57.88 MHz ( period = 17.276 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2]                 ; ASMI_interface:ASMI_int_inst|address[11] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.791 ns                 ; 8.429 ns                ;
; 11.362 ns                               ; 57.88 MHz ( period = 17.276 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[6]                 ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.787 ns                 ; 8.425 ns                ;
; 11.365 ns                               ; 57.90 MHz ( period = 17.270 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3]                 ; ASMI_interface:ASMI_int_inst|address[10] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.791 ns                 ; 8.426 ns                ;
; 11.368 ns                               ; 57.92 MHz ( period = 17.264 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5]                 ; ASMI_interface:ASMI_int_inst|address[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.786 ns                 ; 8.418 ns                ;
; 11.375 ns                               ; 57.97 MHz ( period = 17.250 ns )                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sec_erase_reg ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.761 ns                 ; 8.386 ns                ;
; 11.381 ns                               ; 58.01 MHz ( period = 17.238 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0]                 ; ASMI_interface:ASMI_int_inst|address[11] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.792 ns                 ; 8.411 ns                ;
; 11.383 ns                               ; 58.02 MHz ( period = 17.234 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1]                 ; ASMI_interface:ASMI_int_inst|address[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.792 ns                 ; 8.409 ns                ;
; 11.385 ns                               ; 58.04 MHz ( period = 17.230 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1]                 ; ASMI_interface:ASMI_int_inst|address[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.792 ns                 ; 8.407 ns                ;
; 11.391 ns                               ; 58.08 MHz ( period = 17.218 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[8]                 ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.779 ns                 ; 8.388 ns                ;
; 11.396 ns                               ; 58.11 MHz ( period = 17.208 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3]                 ; ASMI_interface:ASMI_int_inst|address[11] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.791 ns                 ; 8.395 ns                ;
; 11.401 ns                               ; 58.15 MHz ( period = 17.198 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3]                 ; ASMI_interface:ASMI_int_inst|address[11] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.791 ns                 ; 8.390 ns                ;
; 11.404 ns                               ; 58.17 MHz ( period = 17.192 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[4]                 ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.785 ns                 ; 8.381 ns                ;
; 11.417 ns                               ; 58.25 MHz ( period = 17.166 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1]                 ; ASMI_interface:ASMI_int_inst|address[10] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.792 ns                 ; 8.375 ns                ;
; 11.418 ns                               ; 58.26 MHz ( period = 17.164 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5]                 ; ASMI_interface:ASMI_int_inst|address[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.787 ns                 ; 8.369 ns                ;
; 11.419 ns                               ; 58.27 MHz ( period = 17.162 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1]                 ; ASMI_interface:ASMI_int_inst|address[10] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.792 ns                 ; 8.373 ns                ;
; 11.423 ns                               ; 58.30 MHz ( period = 17.154 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[8]                 ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.779 ns                 ; 8.356 ns                ;
; 11.430 ns                               ; 58.34 MHz ( period = 17.140 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[4]                 ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.793 ns                 ; 8.363 ns                ;
; 11.453 ns                               ; 58.50 MHz ( period = 17.094 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1]                 ; ASMI_interface:ASMI_int_inst|address[11] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.792 ns                 ; 8.339 ns                ;
; 11.455 ns                               ; 58.51 MHz ( period = 17.090 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1]                 ; ASMI_interface:ASMI_int_inst|address[11] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.792 ns                 ; 8.337 ns                ;
; 11.465 ns                               ; 58.58 MHz ( period = 17.070 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[8]                 ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.779 ns                 ; 8.314 ns                ;
; 11.466 ns                               ; 58.59 MHz ( period = 17.068 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2]                 ; ASMI_interface:ASMI_int_inst|address[9]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.791 ns                 ; 8.325 ns                ;
; 11.475 ns                               ; 58.65 MHz ( period = 17.050 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5]                 ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.786 ns                 ; 8.311 ns                ;
; 11.485 ns                               ; 58.72 MHz ( period = 17.030 ns )                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sec_erase_reg ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.761 ns                 ; 8.276 ns                ;
; 11.501 ns                               ; 58.83 MHz ( period = 16.998 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2]                 ; ASMI_interface:ASMI_int_inst|address[9]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.791 ns                 ; 8.290 ns                ;
; 11.520 ns                               ; 58.96 MHz ( period = 16.960 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0]                 ; ASMI_interface:ASMI_int_inst|address[9]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.792 ns                 ; 8.272 ns                ;
; 11.525 ns                               ; 59.00 MHz ( period = 16.950 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5]                 ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.787 ns                 ; 8.262 ns                ;
; 11.528 ns                               ; 59.02 MHz ( period = 16.944 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[7]                 ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.785 ns                 ; 8.257 ns                ;
; 11.533 ns                               ; 59.05 MHz ( period = 16.934 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[8]                 ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.779 ns                 ; 8.246 ns                ;
; 11.535 ns                               ; 59.07 MHz ( period = 16.930 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3]                 ; ASMI_interface:ASMI_int_inst|address[9]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.791 ns                 ; 8.256 ns                ;
; 11.536 ns                               ; 59.07 MHz ( period = 16.928 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5]                 ; ASMI_interface:ASMI_int_inst|address[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.786 ns                 ; 8.250 ns                ;
; 11.540 ns                               ; 59.10 MHz ( period = 16.920 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3]                 ; ASMI_interface:ASMI_int_inst|address[9]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.791 ns                 ; 8.251 ns                ;
; 11.559 ns                               ; 59.23 MHz ( period = 16.882 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[7]                 ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.785 ns                 ; 8.226 ns                ;
; 11.570 ns                               ; 59.31 MHz ( period = 16.860 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5]                 ; ASMI_interface:ASMI_int_inst|address[10] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.786 ns                 ; 8.216 ns                ;
; 11.575 ns                               ; 59.35 MHz ( period = 16.850 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[8]                 ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.779 ns                 ; 8.204 ns                ;
; 11.581 ns                               ; 59.39 MHz ( period = 16.838 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[6]                 ; ASMI_interface:ASMI_int_inst|address[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.786 ns                 ; 8.205 ns                ;
; 11.586 ns                               ; 59.42 MHz ( period = 16.828 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[6]                 ; ASMI_interface:ASMI_int_inst|address[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.787 ns                 ; 8.201 ns                ;
; 11.586 ns                               ; 59.42 MHz ( period = 16.828 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5]                 ; ASMI_interface:ASMI_int_inst|address[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.787 ns                 ; 8.201 ns                ;
; 11.592 ns                               ; 59.47 MHz ( period = 16.816 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1]                 ; ASMI_interface:ASMI_int_inst|address[9]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.792 ns                 ; 8.200 ns                ;
; 11.594 ns                               ; 59.48 MHz ( period = 16.812 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1]                 ; ASMI_interface:ASMI_int_inst|address[9]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.792 ns                 ; 8.198 ns                ;
; 11.594 ns                               ; 59.48 MHz ( period = 16.812 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[7]                 ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.785 ns                 ; 8.191 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                           ;                                          ;                                                                                               ;                                                                                               ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+---------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                    ; To                              ; From Clock                                                                                    ; To Clock                                                                                      ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+---------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; -0.986 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[22]          ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.358 ns                  ; 3.344 ns                ;
; -0.960 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[17]          ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.359 ns                  ; 3.319 ns                ;
; -0.956 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[19]          ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.359 ns                  ; 3.315 ns                ;
; -0.852 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[21]          ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.358 ns                  ; 3.210 ns                ;
; -0.844 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[24]          ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.358 ns                  ; 3.202 ns                ;
; -0.810 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[27]          ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.358 ns                  ; 3.168 ns                ;
; -0.807 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[28]          ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.358 ns                  ; 3.165 ns                ;
; -0.804 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[31]          ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.358 ns                  ; 3.162 ns                ;
; -0.690 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[4]           ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.358 ns                  ; 3.048 ns                ;
; -0.639 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[23]          ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.358 ns                  ; 2.997 ns                ;
; -0.615 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[8]           ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.358 ns                  ; 2.973 ns                ;
; -0.607 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[26]          ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.358 ns                  ; 2.965 ns                ;
; -0.603 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[10]          ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.358 ns                  ; 2.961 ns                ;
; -0.595 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[18]          ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.359 ns                  ; 2.954 ns                ;
; -0.592 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[29]          ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.358 ns                  ; 2.950 ns                ;
; -0.558 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[11]          ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.358 ns                  ; 2.916 ns                ;
; -0.547 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[20]          ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.358 ns                  ; 2.905 ns                ;
; -0.524 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[3]           ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.358 ns                  ; 2.882 ns                ;
; -0.510 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[1]           ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.358 ns                  ; 2.868 ns                ;
; -0.500 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[16]          ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.359 ns                  ; 2.859 ns                ;
; -0.494 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[6]           ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.358 ns                  ; 2.852 ns                ;
; -0.455 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[25]          ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.358 ns                  ; 2.813 ns                ;
; -0.451 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[30]          ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.358 ns                  ; 2.809 ns                ;
; -0.451 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[9]           ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.358 ns                  ; 2.809 ns                ;
; -0.442 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[5]           ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.358 ns                  ; 2.800 ns                ;
; -0.416 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[13]          ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.358 ns                  ; 2.774 ns                ;
; -0.414 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[12]          ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.358 ns                  ; 2.772 ns                ;
; -0.372 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[0]           ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.358 ns                  ; 2.730 ns                ;
; -0.291 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[15]          ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.358 ns                  ; 2.649 ns                ;
; -0.218 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[2]           ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.358 ns                  ; 2.576 ns                ;
; -0.216 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[7]           ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.358 ns                  ; 2.574 ns                ;
; -0.134 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[14]          ; Assigned_IP_valid               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.358 ns                  ; 2.492 ns                ;
; 0.820 ns                                ; None                                                ; EEPROM:EEPROM_inst|IP_ready             ; start_up[0]                     ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.358 ns                  ; 1.538 ns                ;
; 0.887 ns                                ; None                                                ; EEPROM:EEPROM_inst|MAC_ready            ; read_IP                         ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.358 ns                  ; 1.471 ns                ;
; 0.953 ns                                ; None                                                ; EEPROM:EEPROM_inst|MAC_ready            ; start_up[0]                     ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.358 ns                  ; 1.405 ns                ;
; 1.227 ns                                ; None                                                ; EEPROM:EEPROM_inst|MAC_ready            ; read_MAC                        ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.358 ns                  ; 1.131 ns                ;
; 1.229 ns                                ; None                                                ; EEPROM:EEPROM_inst|MAC_ready            ; start_up[1]                     ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.358 ns                  ; 1.129 ns                ;
; 1.313 ns                                ; None                                                ; EEPROM:EEPROM_inst|IP_ready             ; write_PHY                       ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.358 ns                  ; 1.045 ns                ;
; 1.314 ns                                ; None                                                ; EEPROM:EEPROM_inst|IP_ready             ; read_IP                         ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.358 ns                  ; 1.044 ns                ;
; 9.698 ns                                ; 16.50 MHz ( period = 60.604 ns )                    ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.743 ns                 ; 30.045 ns               ;
; 10.134 ns                               ; 16.74 MHz ( period = 59.732 ns )                    ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.744 ns                 ; 29.610 ns               ;
; 10.168 ns                               ; 16.76 MHz ( period = 59.664 ns )                    ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.743 ns                 ; 29.575 ns               ;
; 10.495 ns                               ; 16.95 MHz ( period = 59.010 ns )                    ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.744 ns                 ; 29.249 ns               ;
; 10.917 ns                               ; 17.19 MHz ( period = 58.166 ns )                    ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.747 ns                 ; 28.830 ns               ;
; 11.293 ns                               ; 17.42 MHz ( period = 57.414 ns )                    ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.747 ns                 ; 28.454 ns               ;
; 11.353 ns                               ; 17.45 MHz ( period = 57.294 ns )                    ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.748 ns                 ; 28.395 ns               ;
; 11.563 ns                               ; 17.58 MHz ( period = 56.874 ns )                    ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[7]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.743 ns                 ; 28.180 ns               ;
; 11.682 ns                               ; 17.66 MHz ( period = 56.636 ns )                    ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[4]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.743 ns                 ; 28.061 ns               ;
; 11.718 ns                               ; 17.68 MHz ( period = 56.564 ns )                    ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.748 ns                 ; 28.030 ns               ;
; 12.011 ns                               ; 17.86 MHz ( period = 55.978 ns )                    ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[7]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.744 ns                 ; 27.733 ns               ;
; 12.118 ns                               ; 17.93 MHz ( period = 55.764 ns )                    ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[4]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.744 ns                 ; 27.626 ns               ;
; 12.223 ns                               ; 18.00 MHz ( period = 55.554 ns )                    ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.749 ns                 ; 27.526 ns               ;
; 12.671 ns                               ; 18.30 MHz ( period = 54.658 ns )                    ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[0]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.750 ns                 ; 27.079 ns               ;
; 12.740 ns                               ; 18.34 MHz ( period = 54.520 ns )                    ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[3]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.756 ns                 ; 27.016 ns               ;
; 12.958 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[0]           ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.341 ns                 ; 29.383 ns               ;
; 13.176 ns                               ; 18.64 MHz ( period = 53.648 ns )                    ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[3]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.757 ns                 ; 26.581 ns               ;
; 13.327 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[18]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.342 ns                 ; 29.015 ns               ;
; 13.348 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[10]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.341 ns                 ; 28.993 ns               ;
; 13.352 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[2]           ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.341 ns                 ; 28.989 ns               ;
; 13.406 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[3]           ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.341 ns                 ; 28.935 ns               ;
; 13.431 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[0]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.342 ns                 ; 28.911 ns               ;
; 13.446 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[9]           ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.341 ns                 ; 28.895 ns               ;
; 13.468 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[22]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.341 ns                 ; 28.873 ns               ;
; 13.512 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[4]           ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.341 ns                 ; 28.829 ns               ;
; 13.556 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[1]           ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.341 ns                 ; 28.785 ns               ;
; 13.567 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[0]           ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.341 ns                 ; 28.774 ns               ;
; 13.615 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[10]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.341 ns                 ; 28.726 ns               ;
; 13.640 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[6]           ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.341 ns                 ; 28.701 ns               ;
; 13.648 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[11]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.341 ns                 ; 28.693 ns               ;
; 13.693 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[17]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.342 ns                 ; 28.649 ns               ;
; 13.700 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[3]           ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.341 ns                 ; 28.641 ns               ;
; 13.703 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[9]           ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.341 ns                 ; 28.638 ns               ;
; 13.711 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[16]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.342 ns                 ; 28.631 ns               ;
; 13.729 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[4]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.342 ns                 ; 28.613 ns               ;
; 13.730 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[24]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.341 ns                 ; 28.611 ns               ;
; 13.739 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[3]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.345 ns                 ; 28.606 ns               ;
; 13.806 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[7]           ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.341 ns                 ; 28.535 ns               ;
; 13.824 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[21]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.341 ns                 ; 28.517 ns               ;
; 13.901 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[1]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.342 ns                 ; 28.441 ns               ;
; 13.910 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[19]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.342 ns                 ; 28.432 ns               ;
; 13.917 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[23]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.341 ns                 ; 28.424 ns               ;
; 13.924 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|rdaddress[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.783 ns                 ; 5.859 ns                ;
; 13.946 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[1]           ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.341 ns                 ; 28.395 ns               ;
; 13.950 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[5]           ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.341 ns                 ; 28.391 ns               ;
; 13.986 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[8]           ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.341 ns                 ; 28.355 ns               ;
; 13.995 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[6]           ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.341 ns                 ; 28.346 ns               ;
; 14.033 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[3]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.345 ns                 ; 28.312 ns               ;
; 14.040 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[0]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.342 ns                 ; 28.302 ns               ;
; 14.049 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[20]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.341 ns                 ; 28.292 ns               ;
; 14.076 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|rdaddress[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.758 ns                 ; 5.682 ns                ;
; 14.079 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[7]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.342 ns                 ; 28.263 ns               ;
; 14.123 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[5]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.342 ns                 ; 28.219 ns               ;
; 14.125 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[2]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.342 ns                 ; 28.217 ns               ;
; 14.137 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[6]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.342 ns                 ; 28.205 ns               ;
; 14.139 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[29]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.341 ns                 ; 28.202 ns               ;
; 14.169 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[2]           ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.341 ns                 ; 28.172 ns               ;
; 14.177 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[0]           ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.345 ns                 ; 28.168 ns               ;
; 14.192 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[11]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.341 ns                 ; 28.149 ns               ;
; 14.227 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[4]           ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.341 ns                 ; 28.114 ns               ;
; 14.238 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[8]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.342 ns                 ; 28.104 ns               ;
; 14.242 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|rdaddress[8] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.786 ns                 ; 5.544 ns                ;
; 14.259 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[8]           ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.341 ns                 ; 28.082 ns               ;
; 14.262 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[7]           ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.341 ns                 ; 28.079 ns               ;
; 14.272 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[26]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.341 ns                 ; 28.069 ns               ;
; 14.291 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[1]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.342 ns                 ; 28.051 ns               ;
; 14.303 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[10]         ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.345 ns                 ; 28.042 ns               ;
; 14.305 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[25]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.341 ns                 ; 28.036 ns               ;
; 14.331 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[28]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.341 ns                 ; 28.010 ns               ;
; 14.366 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[9]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.345 ns                 ; 27.979 ns               ;
; 14.391 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[27]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.341 ns                 ; 27.950 ns               ;
; 14.394 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|rdaddress[8] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.761 ns                 ; 5.367 ns                ;
; 14.412 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[13]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.341 ns                 ; 27.929 ns               ;
; 14.420 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[11]         ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.343 ns                 ; 27.923 ns               ;
; 14.444 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[4]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.342 ns                 ; 27.898 ns               ;
; 14.471 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[13]         ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.343 ns                 ; 27.872 ns               ;
; 14.481 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[12]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.341 ns                 ; 27.860 ns               ;
; 14.492 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[6]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.342 ns                 ; 27.850 ns               ;
; 14.511 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[8]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.342 ns                 ; 27.831 ns               ;
; 14.533 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[5]           ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.341 ns                 ; 27.808 ns               ;
; 14.535 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[7]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.342 ns                 ; 27.807 ns               ;
; 14.546 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[18]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.346 ns                 ; 27.800 ns               ;
; 14.551 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[25]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.341 ns                 ; 27.790 ns               ;
; 14.553 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[0]           ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.345 ns                 ; 27.792 ns               ;
; 14.567 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[10]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.345 ns                 ; 27.778 ns               ;
; 14.570 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[10]         ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.345 ns                 ; 27.775 ns               ;
; 14.571 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[2]           ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.345 ns                 ; 27.774 ns               ;
; 14.618 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[10]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.345 ns                 ; 27.727 ns               ;
; 14.623 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[9]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.345 ns                 ; 27.722 ns               ;
; 14.625 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[3]           ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.345 ns                 ; 27.720 ns               ;
; 14.634 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[26]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.341 ns                 ; 27.707 ns               ;
; 14.650 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[0]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.346 ns                 ; 27.696 ns               ;
; 14.659 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[18]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.342 ns                 ; 27.683 ns               ;
; 14.665 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[9]           ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.345 ns                 ; 27.680 ns               ;
; 14.687 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[22]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.345 ns                 ; 27.658 ns               ;
; 14.702 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[22]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.341 ns                 ; 27.639 ns               ;
; 14.705 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[14]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.341 ns                 ; 27.636 ns               ;
; 14.706 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[5]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.342 ns                 ; 27.636 ns               ;
; 14.731 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[4]           ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.345 ns                 ; 27.614 ns               ;
; 14.740 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[13]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.341 ns                 ; 27.601 ns               ;
; 14.752 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[9]           ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.345 ns                 ; 27.593 ns               ;
; 14.775 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[1]           ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.345 ns                 ; 27.570 ns               ;
; 14.793 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[24]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.341 ns                 ; 27.548 ns               ;
; 14.799 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[13]         ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.343 ns                 ; 27.544 ns               ;
; 14.807 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[12]         ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.343 ns                 ; 27.536 ns               ;
; 14.820 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[27]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.341 ns                 ; 27.521 ns               ;
; 14.823 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[0]           ; Tx_MAC:Tx_MAC_inst|Tx_data[7]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.341 ns                 ; 27.518 ns               ;
; 14.859 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[6]           ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.345 ns                 ; 27.486 ns               ;
; 14.867 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[11]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.345 ns                 ; 27.478 ns               ;
; 14.911 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[18]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.346 ns                 ; 27.435 ns               ;
; 14.912 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[17]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.346 ns                 ; 27.434 ns               ;
; 14.918 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[11]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.345 ns                 ; 27.427 ns               ;
; 14.921 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[14]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.341 ns                 ; 27.420 ns               ;
; 14.930 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[16]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.346 ns                 ; 27.416 ns               ;
; 14.936 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[2]           ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.345 ns                 ; 27.409 ns               ;
; 14.942 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[2]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.342 ns                 ; 27.400 ns               ;
; 14.942 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[0]           ; Tx_MAC:Tx_MAC_inst|Tx_data[4]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.341 ns                 ; 27.399 ns               ;
; 14.948 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[4]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.346 ns                 ; 27.398 ns               ;
; 14.949 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[24]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.345 ns                 ; 27.396 ns               ;
; 14.950 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[12]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.341 ns                 ; 27.391 ns               ;
; 14.954 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[22]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.345 ns                 ; 27.391 ns               ;
; 14.957 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|rdaddress[5] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.782 ns                 ; 4.825 ns                ;
; 14.958 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[3]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.349 ns                 ; 27.391 ns               ;
; 14.964 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[11]         ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.343 ns                 ; 27.379 ns               ;
; 14.973 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[3]           ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.345 ns                 ; 27.372 ns               ;
; 14.973 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|rdaddress[7] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.782 ns                 ; 4.809 ns                ;
; 14.981 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[14]         ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.343 ns                 ; 27.362 ns               ;
; 14.998 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[4]           ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.345 ns                 ; 27.347 ns               ;
; 15.025 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[7]           ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.345 ns                 ; 27.320 ns               ;
; 15.026 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[0]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.346 ns                 ; 27.320 ns               ;
; 15.036 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[17]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.342 ns                 ; 27.306 ns               ;
; 15.043 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[21]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.345 ns                 ; 27.302 ns               ;
; 15.045 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[24]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.345 ns                 ; 27.300 ns               ;
; 15.054 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[16]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.342 ns                 ; 27.288 ns               ;
; 15.058 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[21]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.341 ns                 ; 27.283 ns               ;
; 15.109 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|rdaddress[5] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.757 ns                 ; 4.648 ns                ;
; 15.119 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[29]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.341 ns                 ; 27.222 ns               ;
; 15.120 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[1]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.346 ns                 ; 27.226 ns               ;
; 15.125 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|rdaddress[7] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.757 ns                 ; 4.632 ns                ;
; 15.126 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[6]           ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.345 ns                 ; 27.219 ns               ;
; 15.129 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[19]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.346 ns                 ; 27.217 ns               ;
; 15.136 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[23]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.345 ns                 ; 27.209 ns               ;
; 15.147 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[15]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.341 ns                 ; 27.194 ns               ;
; 15.151 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[1]           ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.345 ns                 ; 27.194 ns               ;
; 15.151 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[23]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.341 ns                 ; 27.190 ns               ;
; 15.169 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[5]           ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.345 ns                 ; 27.176 ns               ;
; 15.197 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[14]         ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.343 ns                 ; 27.146 ns               ;
; 15.204 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[18]          ; Tx_MAC:Tx_MAC_inst|Tx_data[7]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.342 ns                 ; 27.138 ns               ;
; 15.205 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[8]           ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.345 ns                 ; 27.140 ns               ;
; 15.215 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[4]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.346 ns                 ; 27.131 ns               ;
; 15.217 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[30]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.341 ns                 ; 27.124 ns               ;
; 15.225 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[19]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.342 ns                 ; 27.117 ns               ;
; 15.229 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[2]           ; Tx_MAC:Tx_MAC_inst|Tx_data[7]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.341 ns                 ; 27.112 ns               ;
; 15.252 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[10]          ; Tx_MAC:Tx_MAC_inst|Tx_data[7]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.341 ns                 ; 27.089 ns               ;
; 15.266 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[3]           ; Tx_MAC:Tx_MAC_inst|Tx_data[7]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.341 ns                 ; 27.075 ns               ;
; 15.268 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[20]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.345 ns                 ; 27.077 ns               ;
; 15.276 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[12]         ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.343 ns                 ; 27.067 ns               ;
; 15.283 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[20]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.341 ns                 ; 27.058 ns               ;
; 15.288 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[17]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.346 ns                 ; 27.058 ns               ;
; 15.292 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[7]           ; Tx_MAC:Tx_MAC_inst|Tx_data[1]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.345 ns                 ; 27.053 ns               ;
; 15.296 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[0]          ; Tx_MAC:Tx_MAC_inst|Tx_data[7]   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.342 ns                 ; 27.046 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                         ;                                 ;                                                                                               ;                                                                                               ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+---------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]'                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                         ; To                                           ; From Clock                                                                                    ; To Clock                                                                                      ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; -2.469 ns                               ; None                                                ; IF_Mic_boost                                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 2.218 ns                ;
; -2.383 ns                               ; None                                                ; IF_Line_in                                   ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 2.132 ns                ;
; -2.272 ns                               ; None                                                ; IF_Mic_boost                                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 2.021 ns                ;
; -2.186 ns                               ; None                                                ; IF_Line_in                                   ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 1.935 ns                ;
; -2.139 ns                               ; None                                                ; IF_Mic_boost                                 ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 1.888 ns                ;
; -2.139 ns                               ; None                                                ; IF_Mic_boost                                 ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 1.888 ns                ;
; -2.135 ns                               ; None                                                ; IF_Mic_boost                                 ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 1.884 ns                ;
; -2.134 ns                               ; None                                                ; IF_Mic_boost                                 ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 1.883 ns                ;
; -2.053 ns                               ; None                                                ; IF_Line_in                                   ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 1.802 ns                ;
; -2.053 ns                               ; None                                                ; IF_Line_in                                   ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 1.802 ns                ;
; -2.049 ns                               ; None                                                ; IF_Line_in                                   ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 1.798 ns                ;
; -2.048 ns                               ; None                                                ; IF_Line_in                                   ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 1.797 ns                ;
; -1.841 ns                               ; None                                                ; IF_Mic_boost                                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 1.590 ns                ;
; -1.763 ns                               ; None                                                ; IF_Line_in                                   ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.252 ns                 ; 1.511 ns                ;
; -1.755 ns                               ; None                                                ; IF_Line_in                                   ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 1.504 ns                ;
; -1.485 ns                               ; None                                                ; IF_Mic_boost                                 ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.252 ns                 ; 1.233 ns                ;
; -1.485 ns                               ; None                                                ; IF_Mic_boost                                 ; I2C_Master:I2C_Master_inst|previous_mic_gain ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.252 ns                 ; 1.233 ns                ;
; -1.469 ns                               ; None                                                ; IF_Line_in                                   ; I2C_Master:I2C_Master_inst|data[7][2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.252 ns                 ; 1.217 ns                ;
; -1.467 ns                               ; None                                                ; IF_Line_in                                   ; I2C_Master:I2C_Master_inst|previous_line_in  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.252 ns                 ; 1.215 ns                ;
; 6.501 ns                                ; None                                                ; Tx_reset                                     ; I2C_Master:I2C_Master_inst|data[7][2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 10.000 ns                   ; 9.740 ns                  ; 3.239 ns                ;
; 6.501 ns                                ; None                                                ; Tx_reset                                     ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 10.000 ns                   ; 9.740 ns                  ; 3.239 ns                ;
; 6.560 ns                                ; None                                                ; Tx_reset                                     ; I2C_Master:I2C_Master_inst|data[7][4]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 10.000 ns                   ; 9.730 ns                  ; 3.170 ns                ;
; 6.661 ns                                ; None                                                ; Tx_reset                                     ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 10.000 ns                   ; 9.741 ns                  ; 3.080 ns                ;
; 6.661 ns                                ; None                                                ; Tx_reset                                     ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 10.000 ns                   ; 9.741 ns                  ; 3.080 ns                ;
; 6.661 ns                                ; None                                                ; Tx_reset                                     ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 10.000 ns                   ; 9.741 ns                  ; 3.080 ns                ;
; 6.661 ns                                ; None                                                ; Tx_reset                                     ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 10.000 ns                   ; 9.741 ns                  ; 3.080 ns                ;
; 6.691 ns                                ; None                                                ; Tx_reset                                     ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 10.000 ns                   ; 9.741 ns                  ; 3.050 ns                ;
; 7.223 ns                                ; None                                                ; Tx_reset                                     ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 10.000 ns                   ; 9.741 ns                  ; 2.518 ns                ;
; 7.464 ns                                ; None                                                ; Tx_reset                                     ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 10.000 ns                   ; 9.741 ns                  ; 2.277 ns                ;
; 1244.044 ns                             ; 167.90 MHz ( period = 5.956 ns )                    ; I2C_Master:I2C_Master_inst|shift[0]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 5.716 ns                ;
; 1244.078 ns                             ; 168.86 MHz ( period = 5.922 ns )                    ; I2C_Master:I2C_Master_inst|shift[1]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 5.682 ns                ;
; 1244.201 ns                             ; 172.44 MHz ( period = 5.799 ns )                    ; I2C_Master:I2C_Master_inst|setup[1]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 5.559 ns                ;
; 1244.241 ns                             ; 173.64 MHz ( period = 5.759 ns )                    ; I2C_Master:I2C_Master_inst|shift[2]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 5.519 ns                ;
; 1244.344 ns                             ; 176.80 MHz ( period = 5.656 ns )                    ; I2C_Master:I2C_Master_inst|data[7][0]        ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 5.417 ns                ;
; 1244.495 ns                             ; 181.65 MHz ( period = 5.505 ns )                    ; I2C_Master:I2C_Master_inst|data[7][4]        ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.771 ns               ; 5.276 ns                ;
; 1244.606 ns                             ; 185.39 MHz ( period = 5.394 ns )                    ; I2C_Master:I2C_Master_inst|shift[1]          ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 5.154 ns                ;
; 1244.606 ns                             ; 185.39 MHz ( period = 5.394 ns )                    ; I2C_Master:I2C_Master_inst|shift[1]          ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 5.154 ns                ;
; 1244.606 ns                             ; 185.39 MHz ( period = 5.394 ns )                    ; I2C_Master:I2C_Master_inst|shift[1]          ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 5.154 ns                ;
; 1244.606 ns                             ; 185.39 MHz ( period = 5.394 ns )                    ; I2C_Master:I2C_Master_inst|shift[1]          ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 5.154 ns                ;
; 1244.633 ns                             ; 186.32 MHz ( period = 5.367 ns )                    ; I2C_Master:I2C_Master_inst|shift[0]          ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 5.127 ns                ;
; 1244.633 ns                             ; 186.32 MHz ( period = 5.367 ns )                    ; I2C_Master:I2C_Master_inst|shift[0]          ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 5.127 ns                ;
; 1244.633 ns                             ; 186.32 MHz ( period = 5.367 ns )                    ; I2C_Master:I2C_Master_inst|shift[0]          ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 5.127 ns                ;
; 1244.633 ns                             ; 186.32 MHz ( period = 5.367 ns )                    ; I2C_Master:I2C_Master_inst|shift[0]          ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 5.127 ns                ;
; 1244.648 ns                             ; 186.85 MHz ( period = 5.352 ns )                    ; I2C_Master:I2C_Master_inst|data[7][2]        ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 5.113 ns                ;
; 1244.656 ns                             ; 187.13 MHz ( period = 5.344 ns )                    ; I2C_Master:I2C_Master_inst|shift[3]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 5.104 ns                ;
; 1244.671 ns                             ; 187.65 MHz ( period = 5.329 ns )                    ; I2C_Master:I2C_Master_inst|shift[2]          ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 5.089 ns                ;
; 1244.671 ns                             ; 187.65 MHz ( period = 5.329 ns )                    ; I2C_Master:I2C_Master_inst|shift[2]          ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 5.089 ns                ;
; 1244.671 ns                             ; 187.65 MHz ( period = 5.329 ns )                    ; I2C_Master:I2C_Master_inst|shift[2]          ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 5.089 ns                ;
; 1244.671 ns                             ; 187.65 MHz ( period = 5.329 ns )                    ; I2C_Master:I2C_Master_inst|shift[2]          ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 5.089 ns                ;
; 1245.010 ns                             ; 200.40 MHz ( period = 4.990 ns )                    ; I2C_Master:I2C_Master_inst|setup[0]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.750 ns                ;
; 1245.168 ns                             ; 206.95 MHz ( period = 4.832 ns )                    ; I2C_Master:I2C_Master_inst|shift[1]          ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.592 ns                ;
; 1245.195 ns                             ; 208.12 MHz ( period = 4.805 ns )                    ; I2C_Master:I2C_Master_inst|shift[0]          ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.565 ns                ;
; 1245.233 ns                             ; 209.78 MHz ( period = 4.767 ns )                    ; I2C_Master:I2C_Master_inst|shift[2]          ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.527 ns                ;
; 1245.503 ns                             ; 222.37 MHz ( period = 4.497 ns )                    ; I2C_Master:I2C_Master_inst|shift[1]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.257 ns                ;
; 1245.530 ns                             ; 223.71 MHz ( period = 4.470 ns )                    ; I2C_Master:I2C_Master_inst|shift[0]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.230 ns                ;
; 1245.553 ns                             ; 224.87 MHz ( period = 4.447 ns )                    ; I2C_Master:I2C_Master_inst|shift[1]          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.207 ns                ;
; 1245.568 ns                             ; 225.63 MHz ( period = 4.432 ns )                    ; I2C_Master:I2C_Master_inst|shift[2]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.192 ns                ;
; 1245.580 ns                             ; 226.24 MHz ( period = 4.420 ns )                    ; I2C_Master:I2C_Master_inst|shift[0]          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.180 ns                ;
; 1245.618 ns                             ; 228.21 MHz ( period = 4.382 ns )                    ; I2C_Master:I2C_Master_inst|shift[2]          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.142 ns                ;
; 1245.737 ns                             ; 234.58 MHz ( period = 4.263 ns )                    ; I2C_Master:I2C_Master_inst|shift[1]          ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.023 ns                ;
; 1245.764 ns                             ; 236.07 MHz ( period = 4.236 ns )                    ; I2C_Master:I2C_Master_inst|shift[0]          ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.996 ns                ;
; 1245.782 ns                             ; 237.08 MHz ( period = 4.218 ns )                    ; I2C_Master:I2C_Master_inst|shift[1]          ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.978 ns                ;
; 1245.802 ns                             ; 238.21 MHz ( period = 4.198 ns )                    ; I2C_Master:I2C_Master_inst|shift[2]          ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.958 ns                ;
; 1245.809 ns                             ; 238.61 MHz ( period = 4.191 ns )                    ; I2C_Master:I2C_Master_inst|shift[0]          ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.951 ns                ;
; 1245.847 ns                             ; 240.79 MHz ( period = 4.153 ns )                    ; I2C_Master:I2C_Master_inst|shift[2]          ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.913 ns                ;
; 1246.197 ns                             ; 262.95 MHz ( period = 3.803 ns )                    ; I2C_Master:I2C_Master_inst|setup[2]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.563 ns                ;
; 1246.206 ns                             ; 263.57 MHz ( period = 3.794 ns )                    ; I2C_Master:I2C_Master_inst|shift[4]          ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.554 ns                ;
; 1246.206 ns                             ; 263.57 MHz ( period = 3.794 ns )                    ; I2C_Master:I2C_Master_inst|shift[4]          ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.554 ns                ;
; 1246.206 ns                             ; 263.57 MHz ( period = 3.794 ns )                    ; I2C_Master:I2C_Master_inst|shift[4]          ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.554 ns                ;
; 1246.206 ns                             ; 263.57 MHz ( period = 3.794 ns )                    ; I2C_Master:I2C_Master_inst|shift[4]          ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.554 ns                ;
; 1246.356 ns                             ; 274.42 MHz ( period = 3.644 ns )                    ; I2C_Master:I2C_Master_inst|shift[3]          ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.404 ns                ;
; 1246.356 ns                             ; 274.42 MHz ( period = 3.644 ns )                    ; I2C_Master:I2C_Master_inst|shift[3]          ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.404 ns                ;
; 1246.356 ns                             ; 274.42 MHz ( period = 3.644 ns )                    ; I2C_Master:I2C_Master_inst|shift[3]          ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.404 ns                ;
; 1246.356 ns                             ; 274.42 MHz ( period = 3.644 ns )                    ; I2C_Master:I2C_Master_inst|shift[3]          ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.404 ns                ;
; 1246.373 ns                             ; 275.71 MHz ( period = 3.627 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.387 ns                ;
; 1246.373 ns                             ; 275.71 MHz ( period = 3.627 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.387 ns                ;
; 1246.373 ns                             ; 275.71 MHz ( period = 3.627 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.387 ns                ;
; 1246.373 ns                             ; 275.71 MHz ( period = 3.627 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.387 ns                ;
; 1246.387 ns                             ; 276.78 MHz ( period = 3.613 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.373 ns                ;
; 1246.387 ns                             ; 276.78 MHz ( period = 3.613 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.373 ns                ;
; 1246.387 ns                             ; 276.78 MHz ( period = 3.613 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.373 ns                ;
; 1246.387 ns                             ; 276.78 MHz ( period = 3.613 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.373 ns                ;
; 1246.457 ns                             ; 282.25 MHz ( period = 3.543 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|data[7][2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.759 ns               ; 3.302 ns                ;
; 1246.457 ns                             ; 282.25 MHz ( period = 3.543 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.759 ns               ; 3.302 ns                ;
; 1246.458 ns                             ; 282.33 MHz ( period = 3.542 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|data[7][2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.759 ns               ; 3.301 ns                ;
; 1246.458 ns                             ; 282.33 MHz ( period = 3.542 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.759 ns               ; 3.301 ns                ;
; 1246.516 ns                             ; 287.03 MHz ( period = 3.484 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|data[7][4]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.749 ns               ; 3.233 ns                ;
; 1246.517 ns                             ; 287.11 MHz ( period = 3.483 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|data[7][4]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.749 ns               ; 3.232 ns                ;
; 1246.652 ns                             ; 298.69 MHz ( period = 3.348 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.108 ns                ;
; 1246.681 ns                             ; 301.30 MHz ( period = 3.319 ns )                    ; I2C_Master:I2C_Master_inst|previous_line_in  ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 3.080 ns                ;
; 1246.768 ns                             ; 309.41 MHz ( period = 3.232 ns )                    ; I2C_Master:I2C_Master_inst|shift[4]          ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.992 ns                ;
; 1246.779 ns                             ; 310.46 MHz ( period = 3.221 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.981 ns                ;
; 1246.855 ns                             ; 317.97 MHz ( period = 3.145 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|data[7][2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.759 ns               ; 2.904 ns                ;
; 1246.855 ns                             ; 317.97 MHz ( period = 3.145 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.759 ns               ; 2.904 ns                ;
; 1246.878 ns                             ; 320.31 MHz ( period = 3.122 ns )                    ; I2C_Master:I2C_Master_inst|previous_line_in  ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 2.883 ns                ;
; 1246.893 ns                             ; 321.85 MHz ( period = 3.107 ns )                    ; I2C_Master:I2C_Master_inst|setup[1]          ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.867 ns                ;
; 1246.910 ns                             ; 323.62 MHz ( period = 3.090 ns )                    ; I2C_Master:I2C_Master_inst|setup[0]          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.850 ns                ;
; 1246.914 ns                             ; 324.04 MHz ( period = 3.086 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|data[7][4]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.749 ns               ; 2.835 ns                ;
; 1246.918 ns                             ; 324.46 MHz ( period = 3.082 ns )                    ; I2C_Master:I2C_Master_inst|shift[3]          ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.842 ns                ;
; 1246.918 ns                             ; 324.46 MHz ( period = 3.082 ns )                    ; I2C_Master:I2C_Master_inst|setup[1]          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.842 ns                ;
; 1246.919 ns                             ; 324.57 MHz ( period = 3.081 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.841 ns                ;
; 1246.919 ns                             ; 324.57 MHz ( period = 3.081 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.841 ns                ;
; 1246.919 ns                             ; 324.57 MHz ( period = 3.081 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.841 ns                ;
; 1246.919 ns                             ; 324.57 MHz ( period = 3.081 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.841 ns                ;
; 1246.927 ns                             ; 325.41 MHz ( period = 3.073 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.833 ns                ;
; 1246.935 ns                             ; 326.26 MHz ( period = 3.065 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.825 ns                ;
; 1246.942 ns                             ; 327.01 MHz ( period = 3.058 ns )                    ; I2C_Master:I2C_Master_inst|shift[3]          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.818 ns                ;
; 1246.945 ns                             ; 327.33 MHz ( period = 3.055 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|previous_line_in  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.759 ns               ; 2.814 ns                ;
; 1246.945 ns                             ; 327.33 MHz ( period = 3.055 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|previous_mic_gain ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.759 ns               ; 2.814 ns                ;
; 1246.949 ns                             ; 327.76 MHz ( period = 3.051 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.811 ns                ;
; 1246.966 ns                             ; 329.60 MHz ( period = 3.034 ns )                    ; I2C_Master:I2C_Master_inst|shift[4]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.794 ns                ;
; 1247.002 ns                             ; 333.56 MHz ( period = 2.998 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.758 ns                ;
; 1247.010 ns                             ; 334.45 MHz ( period = 2.990 ns )                    ; I2C_Master:I2C_Master_inst|previous_mic_gain ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 2.751 ns                ;
; 1247.011 ns                             ; 334.56 MHz ( period = 2.989 ns )                    ; I2C_Master:I2C_Master_inst|previous_line_in  ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 2.750 ns                ;
; 1247.011 ns                             ; 334.56 MHz ( period = 2.989 ns )                    ; I2C_Master:I2C_Master_inst|previous_line_in  ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 2.750 ns                ;
; 1247.015 ns                             ; 335.01 MHz ( period = 2.985 ns )                    ; I2C_Master:I2C_Master_inst|previous_line_in  ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 2.746 ns                ;
; 1247.016 ns                             ; 335.12 MHz ( period = 2.984 ns )                    ; I2C_Master:I2C_Master_inst|previous_line_in  ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 2.745 ns                ;
; 1247.020 ns                             ; 335.57 MHz ( period = 2.980 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.740 ns                ;
; 1247.020 ns                             ; 335.57 MHz ( period = 2.980 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.740 ns                ;
; 1247.020 ns                             ; 335.57 MHz ( period = 2.980 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.740 ns                ;
; 1247.020 ns                             ; 335.57 MHz ( period = 2.980 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.740 ns                ;
; 1247.044 ns                             ; 338.29 MHz ( period = 2.956 ns )                    ; I2C_Master:I2C_Master_inst|shift[4]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.716 ns                ;
; 1247.046 ns                             ; 338.52 MHz ( period = 2.954 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.714 ns                ;
; 1247.082 ns                             ; 342.70 MHz ( period = 2.918 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.678 ns                ;
; 1247.107 ns                             ; 345.66 MHz ( period = 2.893 ns )                    ; I2C_Master:I2C_Master_inst|setup[0]          ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.653 ns                ;
; 1247.113 ns                             ; 346.38 MHz ( period = 2.887 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|previous_line_in  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.759 ns               ; 2.646 ns                ;
; 1247.113 ns                             ; 346.38 MHz ( period = 2.887 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|previous_mic_gain ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.759 ns               ; 2.646 ns                ;
; 1247.115 ns                             ; 346.62 MHz ( period = 2.885 ns )                    ; I2C_Master:I2C_Master_inst|setup[1]          ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.645 ns                ;
; 1247.123 ns                             ; 347.58 MHz ( period = 2.877 ns )                    ; I2C_Master:I2C_Master_inst|setup[3]          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.637 ns                ;
; 1247.158 ns                             ; 351.86 MHz ( period = 2.842 ns )                    ; I2C_Master:I2C_Master_inst|shift[4]          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.602 ns                ;
; 1247.183 ns                             ; 354.99 MHz ( period = 2.817 ns )                    ; I2C_Master:I2C_Master_inst|shift[3]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.577 ns                ;
; 1247.207 ns                             ; 358.04 MHz ( period = 2.793 ns )                    ; I2C_Master:I2C_Master_inst|previous_mic_gain ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 2.554 ns                ;
; 1247.222 ns                             ; 359.97 MHz ( period = 2.778 ns )                    ; I2C_Master:I2C_Master_inst|setup[0]          ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.538 ns                ;
; 1247.248 ns                             ; 363.37 MHz ( period = 2.752 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|previous_line_in  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.759 ns               ; 2.511 ns                ;
; 1247.248 ns                             ; 363.37 MHz ( period = 2.752 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|previous_mic_gain ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.759 ns               ; 2.511 ns                ;
; 1247.253 ns                             ; 364.03 MHz ( period = 2.747 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|previous_line_in  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.759 ns               ; 2.506 ns                ;
; 1247.253 ns                             ; 364.03 MHz ( period = 2.747 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|previous_mic_gain ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.759 ns               ; 2.506 ns                ;
; 1247.255 ns                             ; 364.30 MHz ( period = 2.745 ns )                    ; I2C_Master:I2C_Master_inst|setup[2]          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.505 ns                ;
; 1247.278 ns                             ; 367.38 MHz ( period = 2.722 ns )                    ; I2C_Master:I2C_Master_inst|shift[4]          ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.482 ns                ;
; 1247.309 ns                             ; 371.61 MHz ( period = 2.691 ns )                    ; I2C_Master:I2C_Master_inst|previous_line_in  ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 2.452 ns                ;
; 1247.320 ns                             ; 373.13 MHz ( period = 2.680 ns )                    ; I2C_Master:I2C_Master_inst|setup[3]          ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.440 ns                ;
; 1247.323 ns                             ; 373.55 MHz ( period = 2.677 ns )                    ; I2C_Master:I2C_Master_inst|shift[4]          ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.437 ns                ;
; 1247.329 ns                             ; 374.39 MHz ( period = 2.671 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.431 ns                ;
; 1247.329 ns                             ; 374.39 MHz ( period = 2.671 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.431 ns                ;
; 1247.333 ns                             ; 374.95 MHz ( period = 2.667 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.427 ns                ;
; 1247.334 ns                             ; 375.09 MHz ( period = 2.666 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.426 ns                ;
; 1247.340 ns                             ; 375.94 MHz ( period = 2.660 ns )                    ; I2C_Master:I2C_Master_inst|previous_mic_gain ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 2.421 ns                ;
; 1247.340 ns                             ; 375.94 MHz ( period = 2.660 ns )                    ; I2C_Master:I2C_Master_inst|previous_mic_gain ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 2.421 ns                ;
; 1247.344 ns                             ; 376.51 MHz ( period = 2.656 ns )                    ; I2C_Master:I2C_Master_inst|previous_mic_gain ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 2.417 ns                ;
; 1247.345 ns                             ; 376.65 MHz ( period = 2.655 ns )                    ; I2C_Master:I2C_Master_inst|previous_mic_gain ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 2.416 ns                ;
; 1247.389 ns                             ; 383.00 MHz ( period = 2.611 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.371 ns                ;
; 1247.389 ns                             ; 383.00 MHz ( period = 2.611 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.371 ns                ;
; 1247.392 ns                             ; 383.44 MHz ( period = 2.608 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.368 ns                ;
; 1247.393 ns                             ; 383.58 MHz ( period = 2.607 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.367 ns                ;
; 1247.394 ns                             ; 383.73 MHz ( period = 2.606 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.366 ns                ;
; 1247.405 ns                             ; 385.36 MHz ( period = 2.595 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|data[7][2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.759 ns               ; 2.354 ns                ;
; 1247.405 ns                             ; 385.36 MHz ( period = 2.595 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.759 ns               ; 2.354 ns                ;
; 1247.417 ns                             ; 387.15 MHz ( period = 2.583 ns )                    ; I2C_Master:I2C_Master_inst|shift[3]          ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.343 ns                ;
; 1247.435 ns                             ; 389.86 MHz ( period = 2.565 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.325 ns                ;
; 1247.439 ns                             ; 390.47 MHz ( period = 2.561 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.321 ns                ;
; 1247.439 ns                             ; 390.47 MHz ( period = 2.561 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.321 ns                ;
; 1247.443 ns                             ; 391.08 MHz ( period = 2.557 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.317 ns                ;
; 1247.444 ns                             ; 391.24 MHz ( period = 2.556 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.316 ns                ;
; 1247.452 ns                             ; 392.46 MHz ( period = 2.548 ns )                    ; I2C_Master:I2C_Master_inst|setup[2]          ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.308 ns                ;
; 1247.458 ns                             ; 393.39 MHz ( period = 2.542 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.302 ns                ;
; 1247.458 ns                             ; 393.39 MHz ( period = 2.542 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.302 ns                ;
; 1247.462 ns                             ; 394.01 MHz ( period = 2.538 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.298 ns                ;
; 1247.463 ns                             ; 394.17 MHz ( period = 2.537 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.297 ns                ;
; 1247.464 ns                             ; 394.32 MHz ( period = 2.536 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|data[7][4]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.749 ns               ; 2.285 ns                ;
; 1247.464 ns                             ; 394.32 MHz ( period = 2.536 ns )                    ; I2C_Master:I2C_Master_inst|shift[3]          ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.296 ns                ;
; 1247.481 ns                             ; 396.98 MHz ( period = 2.519 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.279 ns                ;
; 1247.538 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[0]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.222 ns                ;
; 1247.546 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[1]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.214 ns                ;
; 1247.582 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.178 ns                ;
; 1247.638 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|previous_mic_gain ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 2.123 ns                ;
; 1247.654 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.106 ns                ;
; 1247.737 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.023 ns                ;
; 1247.751 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[3]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.009 ns                ;
; 1247.774 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[0]          ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.986 ns                ;
; 1247.793 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[1]          ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.967 ns                ;
; 1247.795 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[0]          ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.965 ns                ;
; 1247.800 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[0]          ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.960 ns                ;
; 1247.803 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[1]          ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.957 ns                ;
; 1247.808 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[1]          ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.952 ns                ;
; 1247.883 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[2]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.877 ns                ;
; 1247.916 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.844 ns                ;
; 1247.967 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[3]          ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.793 ns                ;
; 1248.007 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.753 ns                ;
; 1248.008 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[3]          ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.752 ns                ;
; 1248.012 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|SCL_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.748 ns                ;
; 1248.012 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[3]          ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.748 ns                ;
; 1248.013 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[3]          ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.747 ns                ;
; 1248.041 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.719 ns                ;
; 1248.096 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.664 ns                ;
; 1248.099 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[2]          ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.661 ns                ;
; 1248.101 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.659 ns                ;
; 1248.115 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|SDA_I             ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.645 ns                ;
; 1248.120 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|SCL_I             ; I2C_Master:I2C_Master_inst|SCL_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.640 ns                ;
; 1248.140 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[2]          ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.620 ns                ;
; 1248.144 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[2]          ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.616 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                              ;                                              ;                                                                                               ;                                                                                               ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PHY_CLK125'                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------+---------------------------------------+-----------------------------------------------------------------------------------------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                               ; To                                    ; From Clock                                                                                    ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------+---------------------------------------+-----------------------------------------------------------------------------------------------+------------+-----------------------------+---------------------------+-------------------------+
; -2.080 ns                               ; None                                                ; IF_I_PWM[4]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[20]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.827 ns                ;
; -2.073 ns                               ; None                                                ; IF_I_PWM[7]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[23]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.254 ns                 ; 0.819 ns                ;
; -2.071 ns                               ; None                                                ; IF_Right_Data[13]                  ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.818 ns                ;
; -2.070 ns                               ; None                                                ; IF_Right_Data[11]                  ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[11] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.817 ns                ;
; -2.070 ns                               ; None                                                ; IF_Right_Data[7]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[7]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.817 ns                ;
; -2.070 ns                               ; None                                                ; IF_I_PWM[2]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[18]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.817 ns                ;
; -2.069 ns                               ; None                                                ; IF_Left_Data[10]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[26] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.816 ns                ;
; -2.069 ns                               ; None                                                ; IF_Q_PWM[4]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[4]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.816 ns                ;
; -2.069 ns                               ; None                                                ; IF_Q_PWM[2]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[2]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.816 ns                ;
; -2.068 ns                               ; None                                                ; IF_Q_PWM[13]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[13]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.815 ns                ;
; -1.953 ns                               ; None                                                ; Tx_fifo_ctrl:TXFC|AD_state.AD_WAIT ; NWire_rcv:MDC[0].M_IQ|DIFF_CLK.ia0    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.265 ns                 ; 0.688 ns                ;
; -1.936 ns                               ; None                                                ; sp_rcv_ctrl:SPC|spd_ack            ; NWire_rcv:SPD|DIFF_CLK.ia0            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.683 ns                ;
; -1.914 ns                               ; None                                                ; IF_Left_Data[8]                    ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[24] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.661 ns                ;
; -1.914 ns                               ; None                                                ; IF_Right_Data[12]                  ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.661 ns                ;
; -1.914 ns                               ; None                                                ; IF_Right_Data[4]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[4]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.661 ns                ;
; -1.914 ns                               ; None                                                ; IF_Right_Data[0]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[0]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.661 ns                ;
; -1.914 ns                               ; None                                                ; IF_Q_PWM[11]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[11]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.661 ns                ;
; -1.913 ns                               ; None                                                ; IF_Left_Data[12]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[28] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.660 ns                ;
; -1.913 ns                               ; None                                                ; IF_Left_Data[9]                    ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[25] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.660 ns                ;
; -1.913 ns                               ; None                                                ; IF_Left_Data[1]                    ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.660 ns                ;
; -1.913 ns                               ; None                                                ; IF_Right_Data[8]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[8]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.660 ns                ;
; -1.913 ns                               ; None                                                ; IF_Right_Data[6]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[6]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.660 ns                ;
; -1.913 ns                               ; None                                                ; IF_I_PWM[12]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[28]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.660 ns                ;
; -1.913 ns                               ; None                                                ; IF_I_PWM[6]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[22]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.660 ns                ;
; -1.913 ns                               ; None                                                ; IF_Q_PWM[14]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[14]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.660 ns                ;
; -1.913 ns                               ; None                                                ; IF_Q_PWM[10]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[10]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.660 ns                ;
; -1.913 ns                               ; None                                                ; IF_Q_PWM[9]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[9]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.660 ns                ;
; -1.913 ns                               ; None                                                ; IF_Q_PWM[8]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[8]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.660 ns                ;
; -1.913 ns                               ; None                                                ; IF_Left_Data[15]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[31] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.660 ns                ;
; -1.912 ns                               ; None                                                ; IF_Left_Data[14]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[30] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.659 ns                ;
; -1.912 ns                               ; None                                                ; IF_Left_Data[11]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[27] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.659 ns                ;
; -1.912 ns                               ; None                                                ; IF_Left_Data[7]                    ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.659 ns                ;
; -1.912 ns                               ; None                                                ; IF_Left_Data[6]                    ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.659 ns                ;
; -1.912 ns                               ; None                                                ; IF_Left_Data[4]                    ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.659 ns                ;
; -1.912 ns                               ; None                                                ; IF_Left_Data[3]                    ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.659 ns                ;
; -1.912 ns                               ; None                                                ; IF_Left_Data[2]                    ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.659 ns                ;
; -1.912 ns                               ; None                                                ; IF_Right_Data[15]                  ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.659 ns                ;
; -1.912 ns                               ; None                                                ; IF_Right_Data[9]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[9]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.659 ns                ;
; -1.912 ns                               ; None                                                ; IF_Right_Data[5]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[5]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.659 ns                ;
; -1.912 ns                               ; None                                                ; IF_Right_Data[3]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[3]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.659 ns                ;
; -1.912 ns                               ; None                                                ; IF_Right_Data[1]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[1]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.659 ns                ;
; -1.912 ns                               ; None                                                ; IF_I_PWM[14]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[30]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.659 ns                ;
; -1.912 ns                               ; None                                                ; IF_I_PWM[11]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[27]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.659 ns                ;
; -1.912 ns                               ; None                                                ; IF_I_PWM[10]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[26]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.659 ns                ;
; -1.912 ns                               ; None                                                ; IF_I_PWM[8]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[24]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.659 ns                ;
; -1.912 ns                               ; None                                                ; IF_I_PWM[3]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[19]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.659 ns                ;
; -1.912 ns                               ; None                                                ; IF_Q_PWM[12]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[12]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.659 ns                ;
; -1.912 ns                               ; None                                                ; IF_Q_PWM[7]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[7]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.659 ns                ;
; -1.912 ns                               ; None                                                ; IF_Q_PWM[6]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[6]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.659 ns                ;
; -1.912 ns                               ; None                                                ; IF_Q_PWM[3]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[3]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.659 ns                ;
; -1.912 ns                               ; None                                                ; IF_Q_PWM[1]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[1]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.659 ns                ;
; -1.912 ns                               ; None                                                ; IF_xmit_req                        ; NWire_xmit:P_IQPWM|DIFF_CLK.iq0       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.659 ns                ;
; -1.911 ns                               ; None                                                ; IF_Left_Data[13]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[29] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.658 ns                ;
; -1.911 ns                               ; None                                                ; IF_Left_Data[0]                    ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.658 ns                ;
; -1.911 ns                               ; None                                                ; IF_Right_Data[10]                  ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[10] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.658 ns                ;
; -1.911 ns                               ; None                                                ; IF_Right_Data[2]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[2]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.658 ns                ;
; -1.911 ns                               ; None                                                ; IF_I_PWM[13]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[29]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.658 ns                ;
; -1.911 ns                               ; None                                                ; IF_I_PWM[9]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[25]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.658 ns                ;
; -1.911 ns                               ; None                                                ; IF_I_PWM[5]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[21]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.658 ns                ;
; -1.911 ns                               ; None                                                ; IF_I_PWM[1]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[17]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.658 ns                ;
; -1.911 ns                               ; None                                                ; IF_Q_PWM[15]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[15]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.658 ns                ;
; -1.911 ns                               ; None                                                ; IF_Q_PWM[5]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[5]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.658 ns                ;
; -1.911 ns                               ; None                                                ; IF_I_PWM[15]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[31]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.658 ns                ;
; -1.910 ns                               ; None                                                ; IF_Left_Data[5]                    ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.657 ns                ;
; -1.910 ns                               ; None                                                ; IF_Right_Data[14]                  ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.657 ns                ;
; -1.910 ns                               ; None                                                ; IF_I_PWM[0]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[16]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.657 ns                ;
; -1.910 ns                               ; None                                                ; IF_Q_PWM[0]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[0]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.657 ns                ;
; -0.200 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[3][6]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.051 ns                  ; 5.251 ns                ;
; -0.200 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[2][5]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.051 ns                  ; 5.251 ns                ;
; -0.200 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[3][4]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.051 ns                  ; 5.251 ns                ;
; -0.170 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[3][2]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.045 ns                  ; 5.215 ns                ;
; -0.120 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[3][0]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.053 ns                  ; 5.173 ns                ;
; -0.120 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[3][1]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.053 ns                  ; 5.173 ns                ;
; -0.054 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[3][0]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.050 ns                  ; 5.104 ns                ;
; -0.054 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[2][0]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.050 ns                  ; 5.104 ns                ;
; -0.054 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[3][2]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.050 ns                  ; 5.104 ns                ;
; -0.054 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[2][2]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.050 ns                  ; 5.104 ns                ;
; -0.054 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[2][3]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.050 ns                  ; 5.104 ns                ;
; -0.021 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[15]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.045 ns                  ; 5.066 ns                ;
; -0.021 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[19]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.045 ns                  ; 5.066 ns                ;
; -0.021 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[11]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.045 ns                  ; 5.066 ns                ;
; -0.021 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[14]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.045 ns                  ; 5.066 ns                ;
; -0.021 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[18]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.045 ns                  ; 5.066 ns                ;
; -0.021 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[10]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.045 ns                  ; 5.066 ns                ;
; -0.021 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[13]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.045 ns                  ; 5.066 ns                ;
; -0.021 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[12]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.045 ns                  ; 5.066 ns                ;
; -0.021 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[17]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.045 ns                  ; 5.066 ns                ;
; -0.021 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[8]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.045 ns                  ; 5.066 ns                ;
; -0.021 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[9]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.045 ns                  ; 5.066 ns                ;
; -0.021 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[16]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.045 ns                  ; 5.066 ns                ;
; 0.003 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[35]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.044 ns                  ; 5.041 ns                ;
; 0.003 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[38]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.044 ns                  ; 5.041 ns                ;
; 0.003 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[34]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.044 ns                  ; 5.041 ns                ;
; 0.003 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[31]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.044 ns                  ; 5.041 ns                ;
; 0.003 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[37]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.044 ns                  ; 5.041 ns                ;
; 0.003 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[36]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.044 ns                  ; 5.041 ns                ;
; 0.003 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[33]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.044 ns                  ; 5.041 ns                ;
; 0.003 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[30]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.044 ns                  ; 5.041 ns                ;
; 0.003 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[32]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.044 ns                  ; 5.041 ns                ;
; 0.041 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[27]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.051 ns                  ; 5.010 ns                ;
; 0.041 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[28]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.051 ns                  ; 5.010 ns                ;
; 0.091 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|rdata[3]                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.057 ns                  ; 4.966 ns                ;
; 0.091 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|rdata[2]                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.057 ns                  ; 4.966 ns                ;
; 0.091 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|rdata[1]                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.057 ns                  ; 4.966 ns                ;
; 0.091 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|rdata[0]                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.057 ns                  ; 4.966 ns                ;
; 0.091 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|rdata[11]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.057 ns                  ; 4.966 ns                ;
; 0.091 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|rdata[10]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.057 ns                  ; 4.966 ns                ;
; 0.091 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|rdata[9]                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.057 ns                  ; 4.966 ns                ;
; 0.091 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|rdata[8]                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.057 ns                  ; 4.966 ns                ;
; 0.091 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|rdata[7]                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.057 ns                  ; 4.966 ns                ;
; 0.091 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|rdata[14]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.057 ns                  ; 4.966 ns                ;
; 0.091 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|rdata[6]                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.057 ns                  ; 4.966 ns                ;
; 0.091 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|rdata[13]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.057 ns                  ; 4.966 ns                ;
; 0.091 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|rdata[5]                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.057 ns                  ; 4.966 ns                ;
; 0.091 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|rdata[12]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.057 ns                  ; 4.966 ns                ;
; 0.091 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|rdata[4]                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.057 ns                  ; 4.966 ns                ;
; 0.091 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|DB_LEN[3][0]            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.065 ns                  ; 4.974 ns                ;
; 0.091 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|DB_LEN[2][1]            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.065 ns                  ; 4.974 ns                ;
; 0.091 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|DB_LEN[3][1]            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.065 ns                  ; 4.974 ns                ;
; 0.091 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|DB_LEN[3][2]            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.065 ns                  ; 4.974 ns                ;
; 0.091 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|DB_LEN[2][6]            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.065 ns                  ; 4.974 ns                ;
; 0.091 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|DB_LEN[3][6]            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.065 ns                  ; 4.974 ns                ;
; 0.091 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|DB_LEN[3][7]            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.065 ns                  ; 4.974 ns                ;
; 0.091 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|DB_LEN[3][8]            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.065 ns                  ; 4.974 ns                ;
; 0.091 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|DB_LEN[3][4]            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.065 ns                  ; 4.974 ns                ;
; 0.091 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|DB_LEN[2][3]            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.065 ns                  ; 4.974 ns                ;
; 0.091 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|DB_LEN[3][3]            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.065 ns                  ; 4.974 ns                ;
; 0.091 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|DB_LEN[3][9]            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.065 ns                  ; 4.974 ns                ;
; 0.106 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|DB_LEN[3][5]            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.063 ns                  ; 4.957 ns                ;
; 0.106 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|DB_LEN[1][7]            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.063 ns                  ; 4.957 ns                ;
; 0.106 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|DB_LEN[2][4]            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.063 ns                  ; 4.957 ns                ;
; 0.106 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|DB_LEN[2][9]            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.063 ns                  ; 4.957 ns                ;
; 0.106 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|DB_LEN[3][11]           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.063 ns                  ; 4.957 ns                ;
; 0.110 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[23]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.049 ns                  ; 4.939 ns                ;
; 0.110 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[7]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.049 ns                  ; 4.939 ns                ;
; 0.110 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[3]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.049 ns                  ; 4.939 ns                ;
; 0.110 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[26]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.049 ns                  ; 4.939 ns                ;
; 0.110 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[22]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.049 ns                  ; 4.939 ns                ;
; 0.110 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[6]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.049 ns                  ; 4.939 ns                ;
; 0.110 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.049 ns                  ; 4.939 ns                ;
; 0.110 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[25]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.049 ns                  ; 4.939 ns                ;
; 0.110 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[21]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.049 ns                  ; 4.939 ns                ;
; 0.110 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[5]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.049 ns                  ; 4.939 ns                ;
; 0.110 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[4]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.049 ns                  ; 4.939 ns                ;
; 0.110 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[1]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.049 ns                  ; 4.939 ns                ;
; 0.110 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.049 ns                  ; 4.939 ns                ;
; 0.110 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[20]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.049 ns                  ; 4.939 ns                ;
; 0.110 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[29]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.049 ns                  ; 4.939 ns                ;
; 0.110 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|rdata[24]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.049 ns                  ; 4.939 ns                ;
; 0.128 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[0][0]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.053 ns                  ; 4.925 ns                ;
; 0.128 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[1][0]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.053 ns                  ; 4.925 ns                ;
; 0.128 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[1][2]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.053 ns                  ; 4.925 ns                ;
; 0.130 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[0][2]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.050 ns                  ; 4.920 ns                ;
; 0.130 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[0][6]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.050 ns                  ; 4.920 ns                ;
; 0.130 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[1][5]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.050 ns                  ; 4.920 ns                ;
; 0.130 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[0][10]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.050 ns                  ; 4.920 ns                ;
; 0.130 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[0][3]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.050 ns                  ; 4.920 ns                ;
; 0.130 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[1][7]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.050 ns                  ; 4.920 ns                ;
; 0.130 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[0][13]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.050 ns                  ; 4.920 ns                ;
; 0.130 ns                                ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[3][9]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.056 ns                  ; 4.926 ns                ;
; 0.130 ns                                ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[3][8]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.056 ns                  ; 4.926 ns                ;
; 0.139 ns                                ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[3][1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.056 ns                  ; 4.917 ns                ;
; 0.139 ns                                ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[2][2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.056 ns                  ; 4.917 ns                ;
; 0.139 ns                                ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[3][2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.056 ns                  ; 4.917 ns                ;
; 0.139 ns                                ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[2][3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.056 ns                  ; 4.917 ns                ;
; 0.139 ns                                ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[3][3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.056 ns                  ; 4.917 ns                ;
; 0.144 ns                                ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[1][2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.057 ns                  ; 4.913 ns                ;
; 0.144 ns                                ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[0][5]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.057 ns                  ; 4.913 ns                ;
; 0.144 ns                                ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[2][7]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.057 ns                  ; 4.913 ns                ;
; 0.148 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|DB_LEN[2][0]            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.065 ns                  ; 4.917 ns                ;
; 0.148 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|DB_LEN[2][2]            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.065 ns                  ; 4.917 ns                ;
; 0.148 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|DB_LEN[2][5]            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.065 ns                  ; 4.917 ns                ;
; 0.148 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|DB_LEN[2][7]            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.065 ns                  ; 4.917 ns                ;
; 0.157 ns                                ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[0][1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.057 ns                  ; 4.900 ns                ;
; 0.157 ns                                ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[0][3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.057 ns                  ; 4.900 ns                ;
; 0.157 ns                                ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[0][10]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.057 ns                  ; 4.900 ns                ;
; 0.166 ns                                ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[3][0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.056 ns                  ; 4.890 ns                ;
; 0.166 ns                                ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[0][9]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.056 ns                  ; 4.890 ns                ;
; 0.177 ns                                ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[0][2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.057 ns                  ; 4.880 ns                ;
; 0.177 ns                                ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[1][9]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.057 ns                  ; 4.880 ns                ;
; 0.177 ns                                ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[0][8]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.057 ns                  ; 4.880 ns                ;
; 0.177 ns                                ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[1][8]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.057 ns                  ; 4.880 ns                ;
; 0.178 ns                                ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[0][0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.057 ns                  ; 4.879 ns                ;
; 0.178 ns                                ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[1][0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.057 ns                  ; 4.879 ns                ;
; 0.178 ns                                ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[1][3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.057 ns                  ; 4.879 ns                ;
; 0.178 ns                                ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[1][7]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.057 ns                  ; 4.879 ns                ;
; 0.178 ns                                ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[0][7]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.057 ns                  ; 4.879 ns                ;
; 0.192 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[2][1]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.048 ns                  ; 4.856 ns                ;
; 0.192 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[2][6]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.048 ns                  ; 4.856 ns                ;
; 0.192 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[3][5]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.048 ns                  ; 4.856 ns                ;
; 0.192 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[3][10]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.048 ns                  ; 4.856 ns                ;
; 0.192 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[3][9]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.048 ns                  ; 4.856 ns                ;
; 0.192 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[2][3]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.048 ns                  ; 4.856 ns                ;
; 0.192 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[3][3]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.048 ns                  ; 4.856 ns                ;
; 0.192 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[2][4]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.048 ns                  ; 4.856 ns                ;
; 0.192 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[3][7]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.048 ns                  ; 4.856 ns                ;
; 0.192 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[2][8]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.048 ns                  ; 4.856 ns                ;
; 0.192 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[3][11]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.048 ns                  ; 4.856 ns                ;
; 0.192 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[1][12]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.048 ns                  ; 4.856 ns                ;
; 0.192 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[2][13]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.048 ns                  ; 4.856 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                    ;                                       ;                                                                                               ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------+---------------------------------------+-----------------------------------------------------------------------------------------------+------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PHY_MDIO_clk'                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                              ; To                                 ; From Clock                                                                                    ; To Clock     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-----------------------------+---------------------------+-------------------------+
; 32.292 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|address[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.163 ns                 ; 4.871 ns                ;
; 32.292 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|address[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.163 ns                 ; 4.871 ns                ;
; 32.292 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|address[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.163 ns                 ; 4.871 ns                ;
; 32.489 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|preamble[2]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.163 ns                 ; 4.674 ns                ;
; 32.489 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|preamble[3]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.163 ns                 ; 4.674 ns                ;
; 32.489 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|preamble[0]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.163 ns                 ; 4.674 ns                ;
; 32.489 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|preamble[1]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.163 ns                 ; 4.674 ns                ;
; 32.489 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|preamble[4]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.163 ns                 ; 4.674 ns                ;
; 32.489 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|preamble[5]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.163 ns                 ; 4.674 ns                ;
; 32.489 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|preamble[6]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.163 ns                 ; 4.674 ns                ;
; 32.926 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|MDIO                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.174 ns                 ; 4.248 ns                ;
; 33.806 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|address2[0]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.163 ns                 ; 3.357 ns                ;
; 33.809 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|address2[1]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.163 ns                 ; 3.354 ns                ;
; 33.809 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|address2[2]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.163 ns                 ; 3.354 ns                ;
; 33.867 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|loop_count[1]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.174 ns                 ; 3.307 ns                ;
; 33.867 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|loop_count[2]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.174 ns                 ; 3.307 ns                ;
; 33.867 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|loop_count[0]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.174 ns                 ; 3.307 ns                ;
; 33.867 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|loop_count[3]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.174 ns                 ; 3.307 ns                ;
; 33.867 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|loop_count[4]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.174 ns                 ; 3.307 ns                ;
; 34.500 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|temp_address[1]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.163 ns                 ; 2.663 ns                ;
; 34.500 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|temp_address[2]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.163 ns                 ; 2.663 ns                ;
; 34.500 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|temp_address[3]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.163 ns                 ; 2.663 ns                ;
; 34.500 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|temp_address[4]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.163 ns                 ; 2.663 ns                ;
; 34.754 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|preamble2[1]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.162 ns                 ; 2.408 ns                ;
; 34.754 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|preamble2[2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.162 ns                 ; 2.408 ns                ;
; 34.754 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|preamble2[0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.162 ns                 ; 2.408 ns                ;
; 34.754 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|preamble2[3]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.162 ns                 ; 2.408 ns                ;
; 34.754 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|preamble2[5]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.162 ns                 ; 2.408 ns                ;
; 34.754 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|preamble2[4]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.162 ns                 ; 2.408 ns                ;
; 34.906 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|write[0]            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.163 ns                 ; 2.257 ns                ;
; 35.160 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|read_count[0]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.162 ns                 ; 2.002 ns                ;
; 35.160 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|read_count[1]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.162 ns                 ; 2.002 ns                ;
; 35.160 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|read_count[2]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.162 ns                 ; 2.002 ns                ;
; 35.160 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|read_count[3]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.162 ns                 ; 2.002 ns                ;
; 35.160 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|read_count[4]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.162 ns                 ; 2.002 ns                ;
; 35.425 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|read[0]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.163 ns                 ; 1.738 ns                ;
; 35.503 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|write_done          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.162 ns                 ; 1.659 ns                ;
; 35.917 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|temp_address[0]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.163 ns                 ; 1.246 ns                ;
; 36.116 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|read_done           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 37.161 ns                 ; 1.045 ns                ;
; 72.751 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[21]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.162 ns                 ; 4.411 ns                ;
; 72.751 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[20]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.162 ns                 ; 4.411 ns                ;
; 72.751 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[23]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.162 ns                 ; 4.411 ns                ;
; 72.751 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[22]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.162 ns                 ; 4.411 ns                ;
; 72.835 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[19]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.161 ns                 ; 4.326 ns                ;
; 72.835 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[18]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.161 ns                 ; 4.326 ns                ;
; 72.835 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[16]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.161 ns                 ; 4.326 ns                ;
; 72.835 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[17]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.161 ns                 ; 4.326 ns                ;
; 72.900 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[21]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.162 ns                 ; 4.262 ns                ;
; 72.900 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[20]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.162 ns                 ; 4.262 ns                ;
; 72.900 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[23]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.162 ns                 ; 4.262 ns                ;
; 72.900 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[22]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.162 ns                 ; 4.262 ns                ;
; 72.923 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[30]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.162 ns                 ; 4.239 ns                ;
; 72.923 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[31]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.162 ns                 ; 4.239 ns                ;
; 72.923 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[28]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.162 ns                 ; 4.239 ns                ;
; 72.923 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[29]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.162 ns                 ; 4.239 ns                ;
; 72.923 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[27]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.162 ns                 ; 4.239 ns                ;
; 72.923 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[26]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.162 ns                 ; 4.239 ns                ;
; 72.923 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[25]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.162 ns                 ; 4.239 ns                ;
; 72.923 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[24]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.162 ns                 ; 4.239 ns                ;
; 72.984 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[19]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.161 ns                 ; 4.177 ns                ;
; 72.984 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[18]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.161 ns                 ; 4.177 ns                ;
; 72.984 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[16]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.161 ns                 ; 4.177 ns                ;
; 72.984 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[17]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.161 ns                 ; 4.177 ns                ;
; 73.072 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[30]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.162 ns                 ; 4.090 ns                ;
; 73.072 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[31]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.162 ns                 ; 4.090 ns                ;
; 73.072 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[28]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.162 ns                 ; 4.090 ns                ;
; 73.072 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[29]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.162 ns                 ; 4.090 ns                ;
; 73.072 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[27]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.162 ns                 ; 4.090 ns                ;
; 73.072 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[26]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.162 ns                 ; 4.090 ns                ;
; 73.072 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[25]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.162 ns                 ; 4.090 ns                ;
; 73.072 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[24]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.162 ns                 ; 4.090 ns                ;
; 73.118 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[13]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.162 ns                 ; 4.044 ns                ;
; 73.118 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[14]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.162 ns                 ; 4.044 ns                ;
; 73.118 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[15]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.162 ns                 ; 4.044 ns                ;
; 73.118 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[12]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.162 ns                 ; 4.044 ns                ;
; 73.118 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[11]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.162 ns                 ; 4.044 ns                ;
; 73.118 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[10]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.162 ns                 ; 4.044 ns                ;
; 73.118 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[9]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.162 ns                 ; 4.044 ns                ;
; 73.118 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[8]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.162 ns                 ; 4.044 ns                ;
; 73.155 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[0]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.162 ns                 ; 4.007 ns                ;
; 73.155 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[1]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.162 ns                 ; 4.007 ns                ;
; 73.155 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[2]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.162 ns                 ; 4.007 ns                ;
; 73.155 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[7]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.162 ns                 ; 4.007 ns                ;
; 73.155 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[3]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.162 ns                 ; 4.007 ns                ;
; 73.155 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[4]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.162 ns                 ; 4.007 ns                ;
; 73.155 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[6]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.162 ns                 ; 4.007 ns                ;
; 73.155 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[5]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.162 ns                 ; 4.007 ns                ;
; 73.241 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|CS              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.173 ns                 ; 3.932 ns                ;
; 73.267 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[13]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.162 ns                 ; 3.895 ns                ;
; 73.267 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[14]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.162 ns                 ; 3.895 ns                ;
; 73.267 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[15]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.162 ns                 ; 3.895 ns                ;
; 73.267 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[12]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.162 ns                 ; 3.895 ns                ;
; 73.267 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[11]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.162 ns                 ; 3.895 ns                ;
; 73.267 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[10]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.162 ns                 ; 3.895 ns                ;
; 73.267 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[9]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.162 ns                 ; 3.895 ns                ;
; 73.267 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[8]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.162 ns                 ; 3.895 ns                ;
; 73.304 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[0]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.162 ns                 ; 3.858 ns                ;
; 73.304 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[1]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.162 ns                 ; 3.858 ns                ;
; 73.304 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[2]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.162 ns                 ; 3.858 ns                ;
; 73.304 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[7]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.162 ns                 ; 3.858 ns                ;
; 73.304 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[3]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.162 ns                 ; 3.858 ns                ;
; 73.304 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[4]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.162 ns                 ; 3.858 ns                ;
; 73.304 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[6]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.162 ns                 ; 3.858 ns                ;
; 73.304 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[5]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.162 ns                 ; 3.858 ns                ;
; 73.395 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|CS              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.173 ns                 ; 3.778 ns                ;
; 73.791 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[1]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.159 ns                 ; 3.368 ns                ;
; 73.791 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[2]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.159 ns                 ; 3.368 ns                ;
; 73.791 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[3]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.159 ns                 ; 3.368 ns                ;
; 73.791 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[4]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.159 ns                 ; 3.368 ns                ;
; 73.791 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[5]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.159 ns                 ; 3.368 ns                ;
; 73.791 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[6]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.159 ns                 ; 3.368 ns                ;
; 73.791 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[7]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.159 ns                 ; 3.368 ns                ;
; 73.791 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[8]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.159 ns                 ; 3.368 ns                ;
; 73.791 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[9]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.159 ns                 ; 3.368 ns                ;
; 73.791 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[10] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.159 ns                 ; 3.368 ns                ;
; 73.791 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[11] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.159 ns                 ; 3.368 ns                ;
; 73.791 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.159 ns                 ; 3.368 ns                ;
; 73.791 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.159 ns                 ; 3.368 ns                ;
; 73.791 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.159 ns                 ; 3.368 ns                ;
; 73.791 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.159 ns                 ; 3.368 ns                ;
; 73.945 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[1]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.159 ns                 ; 3.214 ns                ;
; 73.945 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[2]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.159 ns                 ; 3.214 ns                ;
; 73.945 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[3]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.159 ns                 ; 3.214 ns                ;
; 73.945 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[4]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.159 ns                 ; 3.214 ns                ;
; 73.945 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[5]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.159 ns                 ; 3.214 ns                ;
; 73.945 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[6]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.159 ns                 ; 3.214 ns                ;
; 73.945 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[7]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.159 ns                 ; 3.214 ns                ;
; 73.945 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[8]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.159 ns                 ; 3.214 ns                ;
; 73.945 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[9]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.159 ns                 ; 3.214 ns                ;
; 73.945 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[10] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.159 ns                 ; 3.214 ns                ;
; 73.945 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[11] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.159 ns                 ; 3.214 ns                ;
; 73.945 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.159 ns                 ; 3.214 ns                ;
; 73.945 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.159 ns                 ; 3.214 ns                ;
; 73.945 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.159 ns                 ; 3.214 ns                ;
; 73.945 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.159 ns                 ; 3.214 ns                ;
; 74.153 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM[0]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.161 ns                 ; 3.008 ns                ;
; 74.220 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|SI              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.161 ns                 ; 2.941 ns                ;
; 74.240 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|SI              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.161 ns                 ; 2.921 ns                ;
; 74.545 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM[0]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.161 ns                 ; 2.616 ns                ;
; 75.625 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|IP_flag         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.161 ns                 ; 1.536 ns                ;
; 75.660 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|IP_flag         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 77.161 ns                 ; 1.501 ns                ;
; 393.284 ns                              ; 148.90 MHz ( period = 6.716 ns )                    ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|This_MAC[37]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.743 ns                ; 6.459 ns                ;
; 393.284 ns                              ; 148.90 MHz ( period = 6.716 ns )                    ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|This_MAC[38]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.743 ns                ; 6.459 ns                ;
; 393.284 ns                              ; 148.90 MHz ( period = 6.716 ns )                    ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|This_MAC[39]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.743 ns                ; 6.459 ns                ;
; 393.284 ns                              ; 148.90 MHz ( period = 6.716 ns )                    ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|This_MAC[47]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.743 ns                ; 6.459 ns                ;
; 393.284 ns                              ; 148.90 MHz ( period = 6.716 ns )                    ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|This_MAC[46]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.743 ns                ; 6.459 ns                ;
; 393.284 ns                              ; 148.90 MHz ( period = 6.716 ns )                    ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|This_MAC[45]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.743 ns                ; 6.459 ns                ;
; 393.284 ns                              ; 148.90 MHz ( period = 6.716 ns )                    ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|This_MAC[44]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.743 ns                ; 6.459 ns                ;
; 393.415 ns                              ; 151.86 MHz ( period = 6.585 ns )                    ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[37]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.743 ns                ; 6.328 ns                ;
; 393.415 ns                              ; 151.86 MHz ( period = 6.585 ns )                    ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[38]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.743 ns                ; 6.328 ns                ;
; 393.415 ns                              ; 151.86 MHz ( period = 6.585 ns )                    ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[39]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.743 ns                ; 6.328 ns                ;
; 393.415 ns                              ; 151.86 MHz ( period = 6.585 ns )                    ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[47]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.743 ns                ; 6.328 ns                ;
; 393.415 ns                              ; 151.86 MHz ( period = 6.585 ns )                    ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[46]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.743 ns                ; 6.328 ns                ;
; 393.415 ns                              ; 151.86 MHz ( period = 6.585 ns )                    ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[45]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.743 ns                ; 6.328 ns                ;
; 393.415 ns                              ; 151.86 MHz ( period = 6.585 ns )                    ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[44]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.743 ns                ; 6.328 ns                ;
; 393.569 ns                              ; 155.50 MHz ( period = 6.431 ns )                    ; EEPROM:EEPROM_inst|shift_count[2] ; EEPROM:EEPROM_inst|This_MAC[37]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.743 ns                ; 6.174 ns                ;
; 393.569 ns                              ; 155.50 MHz ( period = 6.431 ns )                    ; EEPROM:EEPROM_inst|shift_count[2] ; EEPROM:EEPROM_inst|This_MAC[38]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.743 ns                ; 6.174 ns                ;
; 393.569 ns                              ; 155.50 MHz ( period = 6.431 ns )                    ; EEPROM:EEPROM_inst|shift_count[2] ; EEPROM:EEPROM_inst|This_MAC[39]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.743 ns                ; 6.174 ns                ;
; 393.569 ns                              ; 155.50 MHz ( period = 6.431 ns )                    ; EEPROM:EEPROM_inst|shift_count[2] ; EEPROM:EEPROM_inst|This_MAC[47]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.743 ns                ; 6.174 ns                ;
; 393.569 ns                              ; 155.50 MHz ( period = 6.431 ns )                    ; EEPROM:EEPROM_inst|shift_count[2] ; EEPROM:EEPROM_inst|This_MAC[46]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.743 ns                ; 6.174 ns                ;
; 393.569 ns                              ; 155.50 MHz ( period = 6.431 ns )                    ; EEPROM:EEPROM_inst|shift_count[2] ; EEPROM:EEPROM_inst|This_MAC[45]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.743 ns                ; 6.174 ns                ;
; 393.569 ns                              ; 155.50 MHz ( period = 6.431 ns )                    ; EEPROM:EEPROM_inst|shift_count[2] ; EEPROM:EEPROM_inst|This_MAC[44]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.743 ns                ; 6.174 ns                ;
; 393.601 ns                              ; 156.27 MHz ( period = 6.399 ns )                    ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|This_MAC[36]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.744 ns                ; 6.143 ns                ;
; 393.606 ns                              ; 156.40 MHz ( period = 6.394 ns )                    ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|This_MAC[27]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.744 ns                ; 6.138 ns                ;
; 393.606 ns                              ; 156.40 MHz ( period = 6.394 ns )                    ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|This_MAC[26]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.744 ns                ; 6.138 ns                ;
; 393.606 ns                              ; 156.40 MHz ( period = 6.394 ns )                    ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|This_MAC[25]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.744 ns                ; 6.138 ns                ;
; 393.606 ns                              ; 156.40 MHz ( period = 6.394 ns )                    ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|This_MAC[32]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.744 ns                ; 6.138 ns                ;
; 393.606 ns                              ; 156.40 MHz ( period = 6.394 ns )                    ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|This_MAC[33]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.744 ns                ; 6.138 ns                ;
; 393.606 ns                              ; 156.40 MHz ( period = 6.394 ns )                    ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|This_MAC[34]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.744 ns                ; 6.138 ns                ;
; 393.606 ns                              ; 156.40 MHz ( period = 6.394 ns )                    ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|This_MAC[35]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.744 ns                ; 6.138 ns                ;
; 393.606 ns                              ; 156.40 MHz ( period = 6.394 ns )                    ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|This_MAC[42]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.744 ns                ; 6.138 ns                ;
; 393.606 ns                              ; 156.40 MHz ( period = 6.394 ns )                    ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|This_MAC[43]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.744 ns                ; 6.138 ns                ;
; 393.606 ns                              ; 156.40 MHz ( period = 6.394 ns )                    ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|This_MAC[40]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.744 ns                ; 6.138 ns                ;
; 393.606 ns                              ; 156.40 MHz ( period = 6.394 ns )                    ; EEPROM:EEPROM_inst|shift_count[1] ; EEPROM:EEPROM_inst|This_MAC[41]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.744 ns                ; 6.138 ns                ;
; 393.648 ns                              ; 157.43 MHz ( period = 6.352 ns )                    ; EEPROM:EEPROM_inst|IP_flag        ; EEPROM:EEPROM_inst|This_MAC[37]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.743 ns                ; 6.095 ns                ;
; 393.648 ns                              ; 157.43 MHz ( period = 6.352 ns )                    ; EEPROM:EEPROM_inst|IP_flag        ; EEPROM:EEPROM_inst|This_MAC[38]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.743 ns                ; 6.095 ns                ;
; 393.648 ns                              ; 157.43 MHz ( period = 6.352 ns )                    ; EEPROM:EEPROM_inst|IP_flag        ; EEPROM:EEPROM_inst|This_MAC[39]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.743 ns                ; 6.095 ns                ;
; 393.648 ns                              ; 157.43 MHz ( period = 6.352 ns )                    ; EEPROM:EEPROM_inst|IP_flag        ; EEPROM:EEPROM_inst|This_MAC[47]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.743 ns                ; 6.095 ns                ;
; 393.648 ns                              ; 157.43 MHz ( period = 6.352 ns )                    ; EEPROM:EEPROM_inst|IP_flag        ; EEPROM:EEPROM_inst|This_MAC[46]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.743 ns                ; 6.095 ns                ;
; 393.648 ns                              ; 157.43 MHz ( period = 6.352 ns )                    ; EEPROM:EEPROM_inst|IP_flag        ; EEPROM:EEPROM_inst|This_MAC[45]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.743 ns                ; 6.095 ns                ;
; 393.648 ns                              ; 157.43 MHz ( period = 6.352 ns )                    ; EEPROM:EEPROM_inst|IP_flag        ; EEPROM:EEPROM_inst|This_MAC[44]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.743 ns                ; 6.095 ns                ;
; 393.701 ns                              ; 158.76 MHz ( period = 6.299 ns )                    ; EEPROM:EEPROM_inst|shift_count[5] ; EEPROM:EEPROM_inst|This_MAC[37]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.743 ns                ; 6.042 ns                ;
; 393.701 ns                              ; 158.76 MHz ( period = 6.299 ns )                    ; EEPROM:EEPROM_inst|shift_count[5] ; EEPROM:EEPROM_inst|This_MAC[38]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.743 ns                ; 6.042 ns                ;
; 393.701 ns                              ; 158.76 MHz ( period = 6.299 ns )                    ; EEPROM:EEPROM_inst|shift_count[5] ; EEPROM:EEPROM_inst|This_MAC[39]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.743 ns                ; 6.042 ns                ;
; 393.701 ns                              ; 158.76 MHz ( period = 6.299 ns )                    ; EEPROM:EEPROM_inst|shift_count[5] ; EEPROM:EEPROM_inst|This_MAC[47]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.743 ns                ; 6.042 ns                ;
; 393.701 ns                              ; 158.76 MHz ( period = 6.299 ns )                    ; EEPROM:EEPROM_inst|shift_count[5] ; EEPROM:EEPROM_inst|This_MAC[46]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.743 ns                ; 6.042 ns                ;
; 393.701 ns                              ; 158.76 MHz ( period = 6.299 ns )                    ; EEPROM:EEPROM_inst|shift_count[5] ; EEPROM:EEPROM_inst|This_MAC[45]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.743 ns                ; 6.042 ns                ;
; 393.701 ns                              ; 158.76 MHz ( period = 6.299 ns )                    ; EEPROM:EEPROM_inst|shift_count[5] ; EEPROM:EEPROM_inst|This_MAC[44]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.743 ns                ; 6.042 ns                ;
; 393.732 ns                              ; 159.54 MHz ( period = 6.268 ns )                    ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[36]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.744 ns                ; 6.012 ns                ;
; 393.734 ns                              ; 159.59 MHz ( period = 6.266 ns )                    ; MDIO:MDIO_inst|mask[0]            ; MDIO:MDIO_inst|MDIO                ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.761 ns                ; 6.027 ns                ;
; 393.737 ns                              ; 159.67 MHz ( period = 6.263 ns )                    ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[27]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.744 ns                ; 6.007 ns                ;
; 393.737 ns                              ; 159.67 MHz ( period = 6.263 ns )                    ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[26]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.744 ns                ; 6.007 ns                ;
; 393.737 ns                              ; 159.67 MHz ( period = 6.263 ns )                    ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[25]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.744 ns                ; 6.007 ns                ;
; 393.737 ns                              ; 159.67 MHz ( period = 6.263 ns )                    ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[32]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.744 ns                ; 6.007 ns                ;
; 393.737 ns                              ; 159.67 MHz ( period = 6.263 ns )                    ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[33]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.744 ns                ; 6.007 ns                ;
; 393.737 ns                              ; 159.67 MHz ( period = 6.263 ns )                    ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[34]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.744 ns                ; 6.007 ns                ;
; 393.737 ns                              ; 159.67 MHz ( period = 6.263 ns )                    ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[35]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.744 ns                ; 6.007 ns                ;
; 393.737 ns                              ; 159.67 MHz ( period = 6.263 ns )                    ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[42]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.744 ns                ; 6.007 ns                ;
; 393.737 ns                              ; 159.67 MHz ( period = 6.263 ns )                    ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[43]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.744 ns                ; 6.007 ns                ;
; 393.737 ns                              ; 159.67 MHz ( period = 6.263 ns )                    ; EEPROM:EEPROM_inst|shift_count[3] ; EEPROM:EEPROM_inst|This_MAC[40]    ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.744 ns                ; 6.007 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                   ;                                    ;                                                                                               ;              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PHY_RX_CLOCK'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                ; To                                                                                                                                                                   ; From Clock   ; To Clock     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+-----------------------------+---------------------------+-------------------------+
; 13.143 ns                               ; 72.92 MHz ( period = 13.714 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a14~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.242 ns                 ; 7.099 ns                ;
; 13.143 ns                               ; 72.92 MHz ( period = 13.714 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a14~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.247 ns                 ; 7.104 ns                ;
; 13.143 ns                               ; 72.92 MHz ( period = 13.714 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a14~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.242 ns                 ; 7.099 ns                ;
; 13.279 ns                               ; 74.39 MHz ( period = 13.442 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[11]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.782 ns                 ; 6.503 ns                ;
; 13.541 ns                               ; 77.41 MHz ( period = 12.918 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[13]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.782 ns                 ; 6.241 ns                ;
; 13.542 ns                               ; 77.42 MHz ( period = 12.916 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[12]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.782 ns                 ; 6.240 ns                ;
; 13.561 ns                               ; 77.65 MHz ( period = 12.878 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a15~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.247 ns                 ; 6.686 ns                ;
; 13.561 ns                               ; 77.65 MHz ( period = 12.878 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a15~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.252 ns                 ; 6.691 ns                ;
; 13.561 ns                               ; 77.65 MHz ( period = 12.878 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a15~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.247 ns                 ; 6.686 ns                ;
; 13.571 ns                               ; 77.77 MHz ( period = 12.858 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a8~porta_address_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.246 ns                 ; 6.675 ns                ;
; 13.571 ns                               ; 77.77 MHz ( period = 12.858 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a8~porta_datain_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.251 ns                 ; 6.680 ns                ;
; 13.571 ns                               ; 77.77 MHz ( period = 12.858 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a8~porta_we_reg        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.246 ns                 ; 6.675 ns                ;
; 13.790 ns                               ; 80.52 MHz ( period = 12.420 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[10]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.782 ns                 ; 5.992 ns                ;
; 13.844 ns                               ; 81.22 MHz ( period = 12.312 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[9]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.782 ns                 ; 5.938 ns                ;
; 13.974 ns                               ; 82.97 MHz ( period = 12.052 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a12~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.249 ns                 ; 6.275 ns                ;
; 13.974 ns                               ; 82.97 MHz ( period = 12.052 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a12~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.254 ns                 ; 6.280 ns                ;
; 13.974 ns                               ; 82.97 MHz ( period = 12.052 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a12~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.249 ns                 ; 6.275 ns                ;
; 13.987 ns                               ; 83.15 MHz ( period = 12.026 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|counter10a[8]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.727 ns                 ; 5.740 ns                ;
; 14.100 ns                               ; 84.75 MHz ( period = 11.800 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a4~porta_address_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.244 ns                 ; 6.144 ns                ;
; 14.100 ns                               ; 84.75 MHz ( period = 11.800 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a4~porta_datain_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.249 ns                 ; 6.149 ns                ;
; 14.100 ns                               ; 84.75 MHz ( period = 11.800 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a4~porta_we_reg        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.244 ns                 ; 6.144 ns                ;
; 14.125 ns                               ; 85.11 MHz ( period = 11.750 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a0~porta_address_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.249 ns                 ; 6.124 ns                ;
; 14.125 ns                               ; 85.11 MHz ( period = 11.750 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a0~porta_datain_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.254 ns                 ; 6.129 ns                ;
; 14.125 ns                               ; 85.11 MHz ( period = 11.750 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a0~porta_we_reg        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.249 ns                 ; 6.124 ns                ;
; 14.188 ns                               ; 86.03 MHz ( period = 11.624 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[8]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.782 ns                 ; 5.594 ns                ;
; 14.295 ns                               ; 87.64 MHz ( period = 11.410 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|counter10a[10]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.734 ns                 ; 5.439 ns                ;
; 14.296 ns                               ; 87.66 MHz ( period = 11.408 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|counter10a[9]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.734 ns                 ; 5.438 ns                ;
; 14.484 ns                               ; 90.65 MHz ( period = 11.032 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a6~porta_address_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.248 ns                 ; 5.764 ns                ;
; 14.484 ns                               ; 90.65 MHz ( period = 11.032 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a6~porta_datain_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.253 ns                 ; 5.769 ns                ;
; 14.484 ns                               ; 90.65 MHz ( period = 11.032 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a6~porta_we_reg        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.248 ns                 ; 5.764 ns                ;
; 14.835 ns                               ; 96.81 MHz ( period = 10.330 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[7]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.785 ns                 ; 4.950 ns                ;
; 14.836 ns                               ; 96.82 MHz ( period = 10.328 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[6]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.785 ns                 ; 4.949 ns                ;
; 15.175 ns                               ; 103.63 MHz ( period = 9.650 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a1~porta_address_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.263 ns                 ; 5.088 ns                ;
; 15.175 ns                               ; 103.63 MHz ( period = 9.650 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a1~porta_datain_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.268 ns                 ; 5.093 ns                ;
; 15.175 ns                               ; 103.63 MHz ( period = 9.650 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a1~porta_we_reg        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.263 ns                 ; 5.088 ns                ;
; 15.196 ns                               ; 104.08 MHz ( period = 9.608 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a5~porta_address_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.265 ns                 ; 5.069 ns                ;
; 15.196 ns                               ; 104.08 MHz ( period = 9.608 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a5~porta_datain_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.270 ns                 ; 5.074 ns                ;
; 15.196 ns                               ; 104.08 MHz ( period = 9.608 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a5~porta_we_reg        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.265 ns                 ; 5.069 ns                ;
; 15.230 ns                               ; 104.82 MHz ( period = 9.540 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[5]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.785 ns                 ; 4.555 ns                ;
; 15.327 ns                               ; 107.00 MHz ( period = 9.346 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a7~porta_address_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.249 ns                 ; 4.922 ns                ;
; 15.327 ns                               ; 107.00 MHz ( period = 9.346 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a7~porta_datain_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.254 ns                 ; 4.927 ns                ;
; 15.327 ns                               ; 107.00 MHz ( period = 9.346 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a7~porta_we_reg        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.249 ns                 ; 4.922 ns                ;
; 15.380 ns                               ; 108.23 MHz ( period = 9.240 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|counter10a[7]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.737 ns                 ; 4.357 ns                ;
; 15.465 ns                               ; 110.25 MHz ( period = 9.070 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[3]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.785 ns                 ; 4.320 ns                ;
; 15.517 ns                               ; 111.53 MHz ( period = 8.966 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|sub_parity9a2                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.734 ns                 ; 4.217 ns                ;
; 15.535 ns                               ; 111.98 MHz ( period = 8.930 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|counter10a[5]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.738 ns                 ; 4.203 ns                ;
; 15.536 ns                               ; 112.01 MHz ( period = 8.928 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[4]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.785 ns                 ; 4.249 ns                ;
; 15.565 ns                               ; 112.74 MHz ( period = 8.870 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|counter10a[2]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.735 ns                 ; 4.170 ns                ;
; 15.579 ns                               ; 113.10 MHz ( period = 8.842 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a2~porta_address_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.266 ns                 ; 4.687 ns                ;
; 15.579 ns                               ; 113.10 MHz ( period = 8.842 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a2~porta_datain_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.271 ns                 ; 4.692 ns                ;
; 15.579 ns                               ; 113.10 MHz ( period = 8.842 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a2~porta_we_reg        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.266 ns                 ; 4.687 ns                ;
; 15.585 ns                               ; 113.25 MHz ( period = 8.830 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a13~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.260 ns                 ; 4.675 ns                ;
; 15.585 ns                               ; 113.25 MHz ( period = 8.830 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a13~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.265 ns                 ; 4.680 ns                ;
; 15.585 ns                               ; 113.25 MHz ( period = 8.830 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a13~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.260 ns                 ; 4.675 ns                ;
; 15.588 ns                               ; 113.33 MHz ( period = 8.824 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a9~porta_address_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.262 ns                 ; 4.674 ns                ;
; 15.588 ns                               ; 113.33 MHz ( period = 8.824 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a9~porta_datain_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.267 ns                 ; 4.679 ns                ;
; 15.588 ns                               ; 113.33 MHz ( period = 8.824 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a9~porta_we_reg        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.262 ns                 ; 4.674 ns                ;
; 15.609 ns                               ; 113.87 MHz ( period = 8.782 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a11~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.266 ns                 ; 4.657 ns                ;
; 15.609 ns                               ; 113.87 MHz ( period = 8.782 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a11~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.271 ns                 ; 4.662 ns                ;
; 15.609 ns                               ; 113.87 MHz ( period = 8.782 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a11~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.266 ns                 ; 4.657 ns                ;
; 15.642 ns                               ; 114.73 MHz ( period = 8.716 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a10~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.264 ns                 ; 4.622 ns                ;
; 15.642 ns                               ; 114.73 MHz ( period = 8.716 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a10~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.269 ns                 ; 4.627 ns                ;
; 15.642 ns                               ; 114.73 MHz ( period = 8.716 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a10~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.264 ns                 ; 4.622 ns                ;
; 15.644 ns                               ; 114.78 MHz ( period = 8.712 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a3~porta_address_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.266 ns                 ; 4.622 ns                ;
; 15.644 ns                               ; 114.78 MHz ( period = 8.712 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a3~porta_datain_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.271 ns                 ; 4.627 ns                ;
; 15.644 ns                               ; 114.78 MHz ( period = 8.712 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a3~porta_we_reg        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.266 ns                 ; 4.622 ns                ;
; 15.651 ns                               ; 114.97 MHz ( period = 8.698 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|counter10a[6]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.737 ns                 ; 4.086 ns                ;
; 15.713 ns                               ; 116.63 MHz ( period = 8.574 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[13]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.778 ns                 ; 4.065 ns                ;
; 15.713 ns                               ; 116.63 MHz ( period = 8.574 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[14]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.778 ns                 ; 4.065 ns                ;
; 15.713 ns                               ; 116.63 MHz ( period = 8.574 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[12]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.778 ns                 ; 4.065 ns                ;
; 15.729 ns                               ; 117.07 MHz ( period = 8.542 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[5]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.786 ns                 ; 4.057 ns                ;
; 15.729 ns                               ; 117.07 MHz ( period = 8.542 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[2]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.786 ns                 ; 4.057 ns                ;
; 15.736 ns                               ; 117.26 MHz ( period = 8.528 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[11]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.783 ns                 ; 4.047 ns                ;
; 15.736 ns                               ; 117.26 MHz ( period = 8.528 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[10]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.783 ns                 ; 4.047 ns                ;
; 15.736 ns                               ; 117.26 MHz ( period = 8.528 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[9]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.783 ns                 ; 4.047 ns                ;
; 15.736 ns                               ; 117.26 MHz ( period = 8.528 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[8]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.783 ns                 ; 4.047 ns                ;
; 15.736 ns                               ; 117.26 MHz ( period = 8.528 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[7]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.783 ns                 ; 4.047 ns                ;
; 15.736 ns                               ; 117.26 MHz ( period = 8.528 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[6]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.783 ns                 ; 4.047 ns                ;
; 15.736 ns                               ; 117.26 MHz ( period = 8.528 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[4]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.783 ns                 ; 4.047 ns                ;
; 15.736 ns                               ; 117.26 MHz ( period = 8.528 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[3]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.783 ns                 ; 4.047 ns                ;
; 15.758 ns                               ; 117.87 MHz ( period = 8.484 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram|ram_block11a0~porta_address_reg0                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.209 ns                 ; 4.451 ns                ;
; 15.758 ns                               ; 117.87 MHz ( period = 8.484 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram|ram_block11a0~porta_datain_reg0                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.214 ns                 ; 4.456 ns                ;
; 15.758 ns                               ; 117.87 MHz ( period = 8.484 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram|ram_block11a0~porta_we_reg                                      ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.209 ns                 ; 4.451 ns                ;
; 15.884 ns                               ; 121.48 MHz ( period = 8.232 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[2]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.785 ns                 ; 3.901 ns                ;
; 16.059 ns                               ; 126.87 MHz ( period = 7.882 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|sub_parity9a0                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.737 ns                 ; 3.678 ns                ;
; 16.059 ns                               ; 126.87 MHz ( period = 7.882 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|sub_parity9a1                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.737 ns                 ; 3.678 ns                ;
; 16.059 ns                               ; 126.87 MHz ( period = 7.882 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|parity8                                                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.737 ns                 ; 3.678 ns                ;
; 16.065 ns                               ; 127.06 MHz ( period = 7.870 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|sub_parity9a3                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.782 ns                 ; 3.717 ns                ;
; 16.065 ns                               ; 127.06 MHz ( period = 7.870 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|sub_parity9a2                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.782 ns                 ; 3.717 ns                ;
; 16.083 ns                               ; 127.65 MHz ( period = 7.834 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|sub_parity9a0                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.785 ns                 ; 3.702 ns                ;
; 16.083 ns                               ; 127.65 MHz ( period = 7.834 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|sub_parity9a1                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.785 ns                 ; 3.702 ns                ;
; 16.083 ns                               ; 127.65 MHz ( period = 7.834 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|parity8                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.785 ns                 ; 3.702 ns                ;
; 16.083 ns                               ; 127.65 MHz ( period = 7.834 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[0]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.785 ns                 ; 3.702 ns                ;
; 16.142 ns                               ; 129.60 MHz ( period = 7.716 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|counter10a[3]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.737 ns                 ; 3.595 ns                ;
; 16.142 ns                               ; 129.60 MHz ( period = 7.716 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|counter10a[4]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.737 ns                 ; 3.595 ns                ;
; 16.219 ns                               ; 132.24 MHz ( period = 7.562 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[20]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.453 ns                 ; 4.234 ns                ;
; 16.219 ns                               ; 132.24 MHz ( period = 7.562 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[23]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.453 ns                 ; 4.234 ns                ;
; 16.219 ns                               ; 132.24 MHz ( period = 7.562 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[22]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.453 ns                 ; 4.234 ns                ;
; 16.219 ns                               ; 132.24 MHz ( period = 7.562 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[16]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.453 ns                 ; 4.234 ns                ;
; 16.219 ns                               ; 132.24 MHz ( period = 7.562 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[30]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.453 ns                 ; 4.234 ns                ;
; 16.283 ns                               ; 134.52 MHz ( period = 7.434 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[21]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.455 ns                 ; 4.172 ns                ;
; 16.283 ns                               ; 134.52 MHz ( period = 7.434 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[29]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.455 ns                 ; 4.172 ns                ;
; 16.283 ns                               ; 134.52 MHz ( period = 7.434 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[18]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.455 ns                 ; 4.172 ns                ;
; 16.283 ns                               ; 134.52 MHz ( period = 7.434 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[28]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.455 ns                 ; 4.172 ns                ;
; 16.283 ns                               ; 134.52 MHz ( period = 7.434 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[26]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.455 ns                 ; 4.172 ns                ;
; 16.283 ns                               ; 134.52 MHz ( period = 7.434 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[31]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.455 ns                 ; 4.172 ns                ;
; 16.283 ns                               ; 134.52 MHz ( period = 7.434 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[24]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.455 ns                 ; 4.172 ns                ;
; 16.304 ns                               ; 135.28 MHz ( period = 7.392 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[106]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.435 ns                 ; 4.131 ns                ;
; 16.304 ns                               ; 135.28 MHz ( period = 7.392 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[108]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.435 ns                 ; 4.131 ns                ;
; 16.304 ns                               ; 135.28 MHz ( period = 7.392 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[105]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.435 ns                 ; 4.131 ns                ;
; 16.304 ns                               ; 135.28 MHz ( period = 7.392 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[99]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.435 ns                 ; 4.131 ns                ;
; 16.304 ns                               ; 135.28 MHz ( period = 7.392 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[96]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.435 ns                 ; 4.131 ns                ;
; 16.304 ns                               ; 135.28 MHz ( period = 7.392 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[103]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.435 ns                 ; 4.131 ns                ;
; 16.304 ns                               ; 135.28 MHz ( period = 7.392 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[109]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.435 ns                 ; 4.131 ns                ;
; 16.304 ns                               ; 135.28 MHz ( period = 7.392 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[111]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.435 ns                 ; 4.131 ns                ;
; 16.304 ns                               ; 135.28 MHz ( period = 7.392 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[104]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.435 ns                 ; 4.131 ns                ;
; 16.321 ns                               ; 135.91 MHz ( period = 7.358 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[42]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.444 ns                 ; 4.123 ns                ;
; 16.342 ns                               ; 136.69 MHz ( period = 7.316 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[1]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.785 ns                 ; 3.443 ns                ;
; 16.403 ns                               ; 139.00 MHz ( period = 7.194 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[8]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.458 ns                 ; 4.055 ns                ;
; 16.608 ns                               ; 147.41 MHz ( period = 6.784 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|counter10a[1]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.737 ns                 ; 3.129 ns                ;
; 16.609 ns                               ; 147.45 MHz ( period = 6.782 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|counter10a[0]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.737 ns                 ; 3.128 ns                ;
; 16.661 ns                               ; 149.75 MHz ( period = 6.678 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|cntr_s2e:cntr_b|counter_reg_bit[0]                         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.788 ns                 ; 3.127 ns                ;
; 16.661 ns                               ; 149.75 MHz ( period = 6.678 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[1]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.788 ns                 ; 3.127 ns                ;
; 16.661 ns                               ; 149.75 MHz ( period = 6.678 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[0]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.788 ns                 ; 3.127 ns                ;
; 16.669 ns                               ; 150.11 MHz ( period = 6.662 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[100]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.438 ns                 ; 3.769 ns                ;
; 16.669 ns                               ; 150.11 MHz ( period = 6.662 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[101]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.438 ns                 ; 3.769 ns                ;
; 16.669 ns                               ; 150.11 MHz ( period = 6.662 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[102]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.438 ns                 ; 3.769 ns                ;
; 16.669 ns                               ; 150.11 MHz ( period = 6.662 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[110]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.438 ns                 ; 3.769 ns                ;
; 16.669 ns                               ; 150.11 MHz ( period = 6.662 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[71]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.438 ns                 ; 3.769 ns                ;
; 16.669 ns                               ; 150.11 MHz ( period = 6.662 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[79]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.438 ns                 ; 3.769 ns                ;
; 16.669 ns                               ; 150.11 MHz ( period = 6.662 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[87]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.438 ns                 ; 3.769 ns                ;
; 16.669 ns                               ; 150.11 MHz ( period = 6.662 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[94]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.438 ns                 ; 3.769 ns                ;
; 16.669 ns                               ; 150.11 MHz ( period = 6.662 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[95]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.438 ns                 ; 3.769 ns                ;
; 16.669 ns                               ; 150.11 MHz ( period = 6.662 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[93]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.438 ns                 ; 3.769 ns                ;
; 16.669 ns                               ; 150.11 MHz ( period = 6.662 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[92]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.438 ns                 ; 3.769 ns                ;
; 16.676 ns                               ; 150.42 MHz ( period = 6.648 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[52]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.451 ns                 ; 3.775 ns                ;
; 16.676 ns                               ; 150.42 MHz ( period = 6.648 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[48]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.451 ns                 ; 3.775 ns                ;
; 16.676 ns                               ; 150.42 MHz ( period = 6.648 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[59]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.451 ns                 ; 3.775 ns                ;
; 16.676 ns                               ; 150.42 MHz ( period = 6.648 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[50]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.451 ns                 ; 3.775 ns                ;
; 16.676 ns                               ; 150.42 MHz ( period = 6.648 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[49]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.451 ns                 ; 3.775 ns                ;
; 16.684 ns                               ; 150.78 MHz ( period = 6.632 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[68]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.442 ns                 ; 3.758 ns                ;
; 16.684 ns                               ; 150.78 MHz ( period = 6.632 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[70]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.442 ns                 ; 3.758 ns                ;
; 16.684 ns                               ; 150.78 MHz ( period = 6.632 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[76]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.442 ns                 ; 3.758 ns                ;
; 16.684 ns                               ; 150.78 MHz ( period = 6.632 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[78]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.442 ns                 ; 3.758 ns                ;
; 16.684 ns                               ; 150.78 MHz ( period = 6.632 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[84]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.442 ns                 ; 3.758 ns                ;
; 16.702 ns                               ; 151.61 MHz ( period = 6.596 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[35]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.457 ns                 ; 3.755 ns                ;
; 16.702 ns                               ; 151.61 MHz ( period = 6.596 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[11]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.457 ns                 ; 3.755 ns                ;
; 16.726 ns                               ; 152.72 MHz ( period = 6.548 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[37]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.443 ns                 ; 3.717 ns                ;
; 16.726 ns                               ; 152.72 MHz ( period = 6.548 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[36]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.443 ns                 ; 3.717 ns                ;
; 16.726 ns                               ; 152.72 MHz ( period = 6.548 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[46]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.443 ns                 ; 3.717 ns                ;
; 16.726 ns                               ; 152.72 MHz ( period = 6.548 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[44]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.443 ns                 ; 3.717 ns                ;
; 16.726 ns                               ; 152.72 MHz ( period = 6.548 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[38]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.443 ns                 ; 3.717 ns                ;
; 16.726 ns                               ; 152.72 MHz ( period = 6.548 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[40]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.443 ns                 ; 3.717 ns                ;
; 16.726 ns                               ; 152.72 MHz ( period = 6.548 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[41]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.443 ns                 ; 3.717 ns                ;
; 16.785 ns                               ; 155.52 MHz ( period = 6.430 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[19]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.457 ns                 ; 3.672 ns                ;
; 16.785 ns                               ; 155.52 MHz ( period = 6.430 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[15]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.457 ns                 ; 3.672 ns                ;
; 16.785 ns                               ; 155.52 MHz ( period = 6.430 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[14]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.457 ns                 ; 3.672 ns                ;
; 16.785 ns                               ; 155.52 MHz ( period = 6.430 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[17]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.457 ns                 ; 3.672 ns                ;
; 16.785 ns                               ; 155.52 MHz ( period = 6.430 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[7]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.457 ns                 ; 3.672 ns                ;
; 16.785 ns                               ; 155.52 MHz ( period = 6.430 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[13]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.457 ns                 ; 3.672 ns                ;
; 16.785 ns                               ; 155.52 MHz ( period = 6.430 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[12]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.457 ns                 ; 3.672 ns                ;
; 16.785 ns                               ; 155.52 MHz ( period = 6.430 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[9]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.457 ns                 ; 3.672 ns                ;
; 16.785 ns                               ; 155.52 MHz ( period = 6.430 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[10]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.457 ns                 ; 3.672 ns                ;
; 17.006 ns                               ; 167.00 MHz ( period = 5.988 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[66]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.449 ns                 ; 3.443 ns                ;
; 17.006 ns                               ; 167.00 MHz ( period = 5.988 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[58]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.449 ns                 ; 3.443 ns                ;
; 17.006 ns                               ; 167.00 MHz ( period = 5.988 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[62]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.449 ns                 ; 3.443 ns                ;
; 17.006 ns                               ; 167.00 MHz ( period = 5.988 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[56]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.449 ns                 ; 3.443 ns                ;
; 17.006 ns                               ; 167.00 MHz ( period = 5.988 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[60]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.449 ns                 ; 3.443 ns                ;
; 17.006 ns                               ; 167.00 MHz ( period = 5.988 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[63]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.449 ns                 ; 3.443 ns                ;
; 17.019 ns                               ; 167.73 MHz ( period = 5.962 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[107]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.440 ns                 ; 3.421 ns                ;
; 17.019 ns                               ; 167.73 MHz ( period = 5.962 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[72]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.440 ns                 ; 3.421 ns                ;
; 17.019 ns                               ; 167.73 MHz ( period = 5.962 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[74]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.440 ns                 ; 3.421 ns                ;
; 17.019 ns                               ; 167.73 MHz ( period = 5.962 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[80]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.440 ns                 ; 3.421 ns                ;
; 17.019 ns                               ; 167.73 MHz ( period = 5.962 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[82]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.440 ns                 ; 3.421 ns                ;
; 17.019 ns                               ; 167.73 MHz ( period = 5.962 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[55]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.440 ns                 ; 3.421 ns                ;
; 17.019 ns                               ; 167.73 MHz ( period = 5.962 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[47]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.440 ns                 ; 3.421 ns                ;
; 17.025 ns                               ; 168.07 MHz ( period = 5.950 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[43]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.449 ns                 ; 3.424 ns                ;
; 17.025 ns                               ; 168.07 MHz ( period = 5.950 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[45]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.449 ns                 ; 3.424 ns                ;
; 17.036 ns                               ; 168.69 MHz ( period = 5.928 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[98]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.437 ns                 ; 3.401 ns                ;
; 17.036 ns                               ; 168.69 MHz ( period = 5.928 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[97]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.437 ns                 ; 3.401 ns                ;
; 17.036 ns                               ; 168.69 MHz ( period = 5.928 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[86]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.437 ns                 ; 3.401 ns                ;
; 17.036 ns                               ; 168.69 MHz ( period = 5.928 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[90]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.437 ns                 ; 3.401 ns                ;
; 17.036 ns                               ; 168.69 MHz ( period = 5.928 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[91]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.437 ns                 ; 3.401 ns                ;
; 17.036 ns                               ; 168.69 MHz ( period = 5.928 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[88]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.437 ns                 ; 3.401 ns                ;
; 17.036 ns                               ; 168.69 MHz ( period = 5.928 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[89]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.437 ns                 ; 3.401 ns                ;
; 17.047 ns                               ; 169.32 MHz ( period = 5.906 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[54]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.450 ns                 ; 3.403 ns                ;
; 17.061 ns                               ; 170.13 MHz ( period = 5.878 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[27]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.448 ns                 ; 3.387 ns                ;
; 17.061 ns                               ; 170.13 MHz ( period = 5.878 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[25]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.448 ns                 ; 3.387 ns                ;
; 17.061 ns                               ; 170.13 MHz ( period = 5.878 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[34]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.448 ns                 ; 3.387 ns                ;
; 17.061 ns                               ; 170.13 MHz ( period = 5.878 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[39]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.448 ns                 ; 3.387 ns                ;
; 17.061 ns                               ; 170.13 MHz ( period = 5.878 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[33]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.448 ns                 ; 3.387 ns                ;
; 17.061 ns                               ; 170.13 MHz ( period = 5.878 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[32]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.448 ns                 ; 3.387 ns                ;
; 17.077 ns                               ; 171.06 MHz ( period = 5.846 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[64]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.449 ns                 ; 3.372 ns                ;
; 17.077 ns                               ; 171.06 MHz ( period = 5.846 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[67]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.449 ns                 ; 3.372 ns                ;
; 17.077 ns                               ; 171.06 MHz ( period = 5.846 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[75]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.449 ns                 ; 3.372 ns                ;
; 17.077 ns                               ; 171.06 MHz ( period = 5.846 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[83]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.449 ns                 ; 3.372 ns                ;
; 17.125 ns                               ; 173.91 MHz ( period = 5.750 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[69]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.449 ns                 ; 3.324 ns                ;
; 17.125 ns                               ; 173.91 MHz ( period = 5.750 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[65]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.449 ns                 ; 3.324 ns                ;
; 17.125 ns                               ; 173.91 MHz ( period = 5.750 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[77]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.449 ns                 ; 3.324 ns                ;
; 17.125 ns                               ; 173.91 MHz ( period = 5.750 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[73]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.449 ns                 ; 3.324 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                     ;                                                                                                                                                                      ;              ;              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                                   ; To                                                                                                                                                                     ; From Clock                                                                                    ; To Clock                                                                                      ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.552 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|wrptr_g[5]                                                                    ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a6~porta_address_reg0                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.419 ns                   ; 0.971 ns                 ;
; 0.596 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|wrptr_g[4]                                                                    ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a6~porta_address_reg0                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.418 ns                   ; 1.014 ns                 ;
; 0.620 ns                                ; FIFO:RXF|inptr[1]                                                                                                                                                      ; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated|ram_block1a4~porta_address_reg0                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.419 ns                   ; 1.039 ns                 ;
; 0.620 ns                                ; FIFO:RXF|inptr[3]                                                                                                                                                      ; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated|ram_block1a0~porta_address_reg0                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.424 ns                   ; 1.044 ns                 ;
; 0.621 ns                                ; FIFO:RXF|inptr[1]                                                                                                                                                      ; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated|ram_block1a6~porta_address_reg0                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.422 ns                   ; 1.043 ns                 ;
; 0.629 ns                                ; FIFO:RXF|inptr[0]                                                                                                                                                      ; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated|ram_block1a0~porta_address_reg0                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.424 ns                   ; 1.053 ns                 ;
; 0.637 ns                                ; FIFO:RXF|inptr[0]                                                                                                                                                      ; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated|ram_block1a4~porta_address_reg0                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.419 ns                   ; 1.056 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED11|LED                                                                                                                                              ; Led_flash:Flash_LED11|LED                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; CC_address[0]                                                                                                                                                          ; CC_address[0]                                                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; CC_address[1]                                                                                                                                                          ; CC_address[1]                                                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; CC_address[2]                                                                                                                                                          ; CC_address[2]                                                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:ser_no|id[7]                                                                                                                                                ; NWire_xmit:ser_no|id[7]                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[0]                                                                                                                                               ; debounce:de_dot|count[0]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[1]                                                                                                                                               ; debounce:de_dot|count[1]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[2]                                                                                                                                               ; debounce:de_dot|count[2]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[3]                                                                                                                                               ; debounce:de_dot|count[3]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[4]                                                                                                                                               ; debounce:de_dot|count[4]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[5]                                                                                                                                               ; debounce:de_dot|count[5]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[6]                                                                                                                                               ; debounce:de_dot|count[6]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[7]                                                                                                                                               ; debounce:de_dot|count[7]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[8]                                                                                                                                               ; debounce:de_dot|count[8]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[9]                                                                                                                                               ; debounce:de_dot|count[9]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[10]                                                                                                                                              ; debounce:de_dot|count[10]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[11]                                                                                                                                              ; debounce:de_dot|count[11]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[12]                                                                                                                                              ; debounce:de_dot|count[12]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[13]                                                                                                                                              ; debounce:de_dot|count[13]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[14]                                                                                                                                              ; debounce:de_dot|count[14]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[15]                                                                                                                                              ; debounce:de_dot|count[15]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[16]                                                                                                                                              ; debounce:de_dot|count[16]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[17]                                                                                                                                              ; debounce:de_dot|count[17]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[18]                                                                                                                                              ; debounce:de_dot|count[18]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|clean_pb                                                                                                                                               ; debounce:de_dot|clean_pb                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[0]                                                                                                                                               ; debounce:de_PTT|count[0]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[0]                                                                                                                                              ; debounce:de_dash|count[0]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[1]                                                                                                                                               ; debounce:de_PTT|count[1]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[1]                                                                                                                                              ; debounce:de_dash|count[1]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[2]                                                                                                                                               ; debounce:de_PTT|count[2]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[2]                                                                                                                                              ; debounce:de_dash|count[2]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[3]                                                                                                                                               ; debounce:de_PTT|count[3]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[3]                                                                                                                                              ; debounce:de_dash|count[3]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[4]                                                                                                                                               ; debounce:de_PTT|count[4]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[4]                                                                                                                                              ; debounce:de_dash|count[4]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[5]                                                                                                                                               ; debounce:de_PTT|count[5]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[5]                                                                                                                                              ; debounce:de_dash|count[5]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[6]                                                                                                                                               ; debounce:de_PTT|count[6]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[6]                                                                                                                                              ; debounce:de_dash|count[6]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[7]                                                                                                                                               ; debounce:de_PTT|count[7]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[7]                                                                                                                                              ; debounce:de_dash|count[7]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[8]                                                                                                                                               ; debounce:de_PTT|count[8]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[8]                                                                                                                                              ; debounce:de_dash|count[8]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[9]                                                                                                                                               ; debounce:de_PTT|count[9]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[9]                                                                                                                                              ; debounce:de_dash|count[9]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[10]                                                                                                                                              ; debounce:de_PTT|count[10]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ver2|TB_state.TB_DB                                                                                                                                        ; NWire_rcv:m_ver2|TB_state.TB_DB                                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[10]                                                                                                                                             ; debounce:de_dash|count[10]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[11]                                                                                                                                              ; debounce:de_PTT|count[11]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ver2|TB_state.TB_SYNC                                                                                                                                      ; NWire_rcv:m_ver2|TB_state.TB_SYNC                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[11]                                                                                                                                             ; debounce:de_dash|count[11]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ser|TB_state.TB_DB                                                                                                                                         ; NWire_rcv:m_ser|TB_state.TB_DB                                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[12]                                                                                                                                              ; debounce:de_PTT|count[12]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ver2|TB_state.TB_CALC                                                                                                                                      ; NWire_rcv:m_ver2|TB_state.TB_CALC                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[12]                                                                                                                                             ; debounce:de_dash|count[12]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ver3|TB_state.TB_DB                                                                                                                                        ; NWire_rcv:m_ver3|TB_state.TB_DB                                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ser|TB_state.TB_SYNC                                                                                                                                       ; NWire_rcv:m_ser|TB_state.TB_SYNC                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[13]                                                                                                                                              ; debounce:de_PTT|count[13]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ver4|TB_state.TB_DB                                                                                                                                        ; NWire_rcv:m_ver4|TB_state.TB_DB                                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[13]                                                                                                                                             ; debounce:de_dash|count[13]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ver3|TB_state.TB_SYNC                                                                                                                                      ; NWire_rcv:m_ver3|TB_state.TB_SYNC                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ser|TB_state.TB_CALC                                                                                                                                       ; NWire_rcv:m_ser|TB_state.TB_CALC                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[14]                                                                                                                                              ; debounce:de_PTT|count[14]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ver4|TB_state.TB_SYNC                                                                                                                                      ; NWire_rcv:m_ver4|TB_state.TB_SYNC                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:p_ser|TB_state.TB_SYNC                                                                                                                                       ; NWire_rcv:p_ser|TB_state.TB_SYNC                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:p_ser|TB_state.TB_DB                                                                                                                                         ; NWire_rcv:p_ser|TB_state.TB_DB                                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ver2|TB_state.TB_NEXT                                                                                                                                      ; NWire_rcv:m_ver2|TB_state.TB_NEXT                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[14]                                                                                                                                             ; debounce:de_dash|count[14]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ver3|TB_state.TB_CALC                                                                                                                                      ; NWire_rcv:m_ver3|TB_state.TB_CALC                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[15]                                                                                                                                              ; debounce:de_PTT|count[15]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ver4|TB_state.TB_CALC                                                                                                                                      ; NWire_rcv:m_ver4|TB_state.TB_CALC                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[15]                                                                                                                                             ; debounce:de_dash|count[15]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ser|TB_state.TB_NEXT                                                                                                                                       ; NWire_rcv:m_ser|TB_state.TB_NEXT                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[16]                                                                                                                                              ; debounce:de_PTT|count[16]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:p_ser|TB_state.TB_CALC                                                                                                                                       ; NWire_rcv:p_ser|TB_state.TB_CALC                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[16]                                                                                                                                             ; debounce:de_dash|count[16]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ver3|TB_state.TB_NEXT                                                                                                                                      ; NWire_rcv:m_ver3|TB_state.TB_NEXT                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[17]                                                                                                                                              ; debounce:de_PTT|count[17]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ver4|TB_state.TB_NEXT                                                                                                                                      ; NWire_rcv:m_ver4|TB_state.TB_NEXT                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:p_ser|TB_state.TB_NEXT                                                                                                                                       ; NWire_rcv:p_ser|TB_state.TB_NEXT                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[17]                                                                                                                                             ; debounce:de_dash|count[17]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[18]                                                                                                                                              ; debounce:de_PTT|count[18]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[18]                                                                                                                                             ; debounce:de_dash|count[18]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|clean_pb                                                                                                                                               ; debounce:de_PTT|clean_pb                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|clean_pb                                                                                                                                              ; debounce:de_dash|clean_pb                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED10|LED                                                                                                                                              ; Led_flash:Flash_LED10|LED                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED9|LED                                                                                                                                               ; Led_flash:Flash_LED9|LED                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED8|LED                                                                                                                                               ; Led_flash:Flash_LED8|LED                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED7|LED                                                                                                                                               ; Led_flash:Flash_LED7|LED                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED5|LED                                                                                                                                               ; Led_flash:Flash_LED5|LED                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED4|LED                                                                                                                                               ; Led_flash:Flash_LED4|LED                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED3|LED                                                                                                                                               ; Led_flash:Flash_LED3|LED                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED2|LED                                                                                                                                               ; Led_flash:Flash_LED2|LED                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED1|LED                                                                                                                                               ; Led_flash:Flash_LED1|LED                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:CCxmit|NW_state.NW_LOW                                                                                                                                      ; NWire_xmit:CCxmit|NW_state.NW_LOW                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:CCxmit|NW_state.NW_DATA_Q23                                                                                                                                 ; NWire_xmit:CCxmit|NW_state.NW_DATA_Q23                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:CCxmit|NW_state.NW_WAIT                                                                                                                                     ; NWire_xmit:CCxmit|NW_state.NW_WAIT                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:CCxmit|iack                                                                                                                                                 ; NWire_xmit:CCxmit|iack                                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:CCxmit|NW_state.NW_DATA_Q4                                                                                                                                  ; NWire_xmit:CCxmit|NW_state.NW_DATA_Q4                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:ser_no|NW_state.NW_IDLE                                                                                                                                     ; NWire_xmit:ser_no|NW_state.NW_IDLE                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:ser_no|dly_cnt[24]                                                                                                                                          ; NWire_xmit:ser_no|dly_cnt[24]                                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:ser_no|NW_state.NW_DATA_Q23                                                                                                                                 ; NWire_xmit:ser_no|NW_state.NW_DATA_Q23                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:ser_no|data_cnt[0]                                                                                                                                          ; NWire_xmit:ser_no|data_cnt[0]                                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:ser_no|data_cnt[2]                                                                                                                                          ; NWire_xmit:ser_no|data_cnt[2]                                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:ser_no|data_cnt[1]                                                                                                                                          ; NWire_xmit:ser_no|data_cnt[1]                                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:ser_no|iack                                                                                                                                                 ; NWire_xmit:ser_no|iack                                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:ser_no|NW_state.NW_WAIT                                                                                                                                     ; NWire_xmit:ser_no|NW_state.NW_WAIT                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:ser_no|NW_state.NW_DATA_Q4                                                                                                                                  ; NWire_xmit:ser_no|NW_state.NW_DATA_Q4                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; IF_PWM_state.PWM_IDLE                                                                                                                                                  ; IF_PWM_state.PWM_IDLE                                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; IF_SYNC_state.SYNC_FINISH                                                                                                                                              ; IF_SYNC_state.SYNC_FINISH                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a12                      ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a12                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a13                      ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a13                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; IF_SYNC_state.SYNC_IDLE                                                                                                                                                ; IF_SYNC_state.SYNC_IDLE                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a0                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a0                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; IF_SYNC_state.SYNC_RX_1_2                                                                                                                                              ; IF_SYNC_state.SYNC_RX_1_2                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo_ctrl:TXFC|IF_chan[0]                                                                                                                                           ; Tx_fifo_ctrl:TXFC|IF_chan[0]                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a11                      ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a11                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a10                      ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a10                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a9                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a9                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a8                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a8                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a7                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a7                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a6                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a6                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a5                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a5                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a4                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a4                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a3                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a3                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a2                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a2                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a1                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a1                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; IF_SYNC_state.SYNC_RX_3_4                                                                                                                                              ; IF_SYNC_state.SYNC_RX_3_4                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                               ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                               ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                               ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                               ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a9                               ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a9                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                               ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                               ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                               ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo_ctrl:TXFC|AD_state.AD_WAIT                                                                                                                                     ; Tx_fifo_ctrl:TXFC|AD_state.AD_WAIT                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a10                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a10                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo_ctrl:TXFC|AD_timer[5]                                                                                                                                          ; Tx_fifo_ctrl:TXFC|AD_timer[5]                                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                               ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo_ctrl:TXFC|AD_state.AD_PAD_CHK                                                                                                                                  ; Tx_fifo_ctrl:TXFC|AD_state.AD_PAD_CHK                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo_ctrl:TXFC|AD_state.AD_IDLE                                                                                                                                     ; Tx_fifo_ctrl:TXFC|AD_state.AD_IDLE                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a5                                        ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a5                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a9                                        ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a9                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a6                                        ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a6                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a10                                       ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a10                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a8                                        ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a8                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a4                                        ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a4                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a3                                        ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a3                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a0                                        ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a0                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                               ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a2                                        ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a2                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a7                                        ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a7                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; sp_rcv_ctrl:SPC|state                                                                                                                                                  ; sp_rcv_ctrl:SPC|state                                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a11                                       ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a11                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a12                                       ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a12                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a1                                        ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a1                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.665 ns                                ; FIFO:RXF|inptr[0]                                                                                                                                                      ; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated|ram_block1a14~porta_address_reg0                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.414 ns                   ; 1.079 ns                 ;
; 0.670 ns                                ; FIFO:RXF|inptr[0]                                                                                                                                                      ; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated|ram_block1a2~porta_address_reg0                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.409 ns                   ; 1.079 ns                 ;
; 0.706 ns                                ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd0[9]                                                                                                                                  ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd1[9]                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; NWire_rcv:MDC[1].M_IQ|DIFF_CLK.xd0[17]                                                                                                                                 ; NWire_rcv:MDC[1].M_IQ|DIFF_CLK.xd1[17]                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[4]                                                                                                                                          ; NWire_rcv:SPD|DIFF_CLK.xd1[4]                                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_ue9:dffpipe15|dffe16a[12] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_ue9:dffpipe15|dffe17a[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_ue9:dffpipe15|dffe16a[6]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_ue9:dffpipe15|dffe17a[6]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; NWire_rcv:SPD|DIFF_CLK.xr1                                                                                                                                             ; NWire_rcv:SPD|DIFF_CLK.xr2                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.707 ns                                ; IF_DFS1                                                                                                                                                                ; NWire_xmit:CCxmit|id[60]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:CCxmit|id[60]                                                                                                                                               ; NWire_xmit:CCxmit|id[59]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:CCxmit|id[57]                                                                                                                                               ; NWire_xmit:CCxmit|id[56]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:CCxmit|id[52]                                                                                                                                               ; NWire_xmit:CCxmit|id[51]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:CCxmit|id[48]                                                                                                                                               ; NWire_xmit:CCxmit|id[47]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:CCxmit|id[45]                                                                                                                                               ; NWire_xmit:CCxmit|id[44]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:CCxmit|id[34]                                                                                                                                               ; NWire_xmit:CCxmit|id[33]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:CCxmit|id[31]                                                                                                                                               ; NWire_xmit:CCxmit|id[30]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:CCxmit|id[28]                                                                                                                                               ; NWire_xmit:CCxmit|id[27]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:CCxmit|id[25]                                                                                                                                               ; NWire_xmit:CCxmit|id[24]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; IF_OC[4]                                                                                                                                                               ; NWire_xmit:CCxmit|id[15]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; IF_mode                                                                                                                                                                ; NWire_xmit:CCxmit|id[10]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; IF_ATTEN[0]                                                                                                                                                            ; NWire_xmit:CCxmit|id[5]                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; FIFO:RXF|mem_0_bypass[32]                                                                                                                                              ; FIFO:RXF|q[7]                                                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; FIFO:RXF|mem_0_bypass[27]                                                                                                                                              ; FIFO:RXF|q[2]                                                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; FIFO:RXF|mem_0_bypass[26]                                                                                                                                              ; FIFO:RXF|q[1]                                                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[11]                                                                                                                                         ; NWire_rcv:SPD|DIFF_CLK.xd1[11]                                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; debounce:de_dot|pb_history[0]                                                                                                                                          ; debounce:de_dot|pb_history[1]                                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd0[19]                                                                                                                                 ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd1[19]                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd0[30]                                                                                                                                 ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd1[30]                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd0[44]                                                                                                                                 ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd1[44]                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_rcv:MDC[1].M_IQ|DIFF_CLK.xd0[24]                                                                                                                                 ; NWire_rcv:MDC[1].M_IQ|DIFF_CLK.xd1[24]                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_rcv:p_ser|idata[33]                                                                                                                                              ; Penny_ALC[9]                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[12]                                                                                                                                         ; NWire_rcv:SPD|DIFF_CLK.xd1[12]                                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; cdc_sync:cdc_c23|q1[0]                                                                                                                                                 ; cdc_sync:cdc_c23|sigb[0]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_5f9:dffpipe16|dffe17a[0]                   ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_5f9:dffpipe16|dffe18a[0]                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.708 ns                                ; NWire_xmit:CCxmit|id[54]                                                                                                                                               ; NWire_xmit:CCxmit|id[53]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:CCxmit|id[53]                                                                                                                                               ; NWire_xmit:CCxmit|id[52]                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                                    ;                                                                                                                                                                        ;                                                                                               ;                                                                                               ;                            ;                            ;                          ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                                                                                                     ; To                                                                                                                                                                                                                                                     ; From Clock                                                                                    ; To Clock                                                                                      ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.566 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[0]                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.426 ns                   ; 0.992 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|NCONFIG                                                                                                                                                                                                     ; ASMI_interface:ASMI_int_inst|NCONFIG                                                                                                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|PHY_state.00001                                                                                                                                                                                                       ; Tx_MAC:Tx_MAC_inst|PHY_state.00001                                                                                                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[0]                                                                                                                                                                                              ; ASMI_interface:ASMI_int_inst|reset_delay[0]                                                                                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_control:Control_LED1|swap[0]                                                                                                                                                                                                         ; Led_control:Control_LED1|swap[0]                                                                                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_control:Control_LED1|swap[1]                                                                                                                                                                                                         ; Led_control:Control_LED1|swap[1]                                                                                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_control:Control_LED1|LED                                                                                                                                                                                                             ; Led_control:Control_LED1|LED                                                                                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_control:Control_LED0|swap[0]                                                                                                                                                                                                         ; Led_control:Control_LED0|swap[0]                                                                                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_control:Control_LED0|swap[1]                                                                                                                                                                                                         ; Led_control:Control_LED0|swap[1]                                                                                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_control:Control_LED0|LED                                                                                                                                                                                                             ; Led_control:Control_LED0|LED                                                                                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state|b_non_empty                             ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state|b_non_empty                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state|b_full                                  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state|b_full                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|add_msb_reg                                                                                                                  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|add_msb_reg                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a9                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a9                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|rdreq                                                                                                                                                                                                       ; ASMI_interface:ASMI_int_inst|rdreq                                                                                                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|erase_ACK                                                                                                                                                                                                   ; ASMI_interface:ASMI_int_inst|erase_ACK                                                                                                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a10                                                                                                                      ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a10                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|erase_done                                                                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|erase_done                                                                                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|send_more                                                                                                                                                                                                   ; ASMI_interface:ASMI_int_inst|send_more                                                                                                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[2]                                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[2]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|state[2]                                                                                                                                                                                                    ; ASMI_interface:ASMI_int_inst|state[2]                                                                                                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|state[3]                                                                                                                                                                                                    ; ASMI_interface:ASMI_int_inst|state[3]                                                                                                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|state[1]                                                                                                                                                                                                    ; ASMI_interface:ASMI_int_inst|state[1]                                                                                                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|shift_bytes                                                                                                                                                                                                 ; ASMI_interface:ASMI_int_inst|shift_bytes                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|start_wrpoll_reg                                                                                                             ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|start_wrpoll_reg                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|sector_erase                                                                                                                                                                                                ; ASMI_interface:ASMI_int_inst|sector_erase                                                                                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|write_enable                                                                                                                                                                                                ; ASMI_interface:ASMI_int_inst|write_enable                                                                                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|write                                                                                                                                                                                                       ; ASMI_interface:ASMI_int_inst|write                                                                                                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[2]                                                         ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[2]                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[1]                                                         ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[1]                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[0]                                                         ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[0]                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[1]                                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[1]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[0]                                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[0]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[0]                                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[0]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[1]                                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[1]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_prot_reg                                                                                                               ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_prot_reg                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|end_pgwrop_reg                                                                                                               ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|end_pgwrop_reg                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|counter2a[0]                                                       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|counter2a[0]                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|counter2a[1]                                                       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|counter2a[1]                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|ncs_reg                                                                                                                      ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|ncs_reg                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.663 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[6]                        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~portb_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.350 ns                   ; 1.013 ns                 ;
; 0.706 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[6]                                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[7]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.707 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe13a[5]                                                                                                  ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[5]                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe13a[9]                                                                                                  ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[9]                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_write_reg                                                                                                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_write_reg2                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.708 ns                                ; Led_control:Control_LED1|swap[0]                                                                                                                                                                                                         ; Led_control:Control_LED1|swap[1]                                                                                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[0]                                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[1]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[1]                                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[2]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[1]                                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[2]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[2]                                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[3]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[4]                                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[5]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                                                                                                                  ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe13a[6]                                                                                                  ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[6]                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe13a[4]                                                                                                  ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[4]                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[1]                                                                                                             ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[2]                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.709 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[3]                                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[4]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[5]                                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[6]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[2]                                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|parity1                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.710 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe13a[1]                                                                                                  ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[1]                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.716 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram|ram_block11a0~portb_address_reg0                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.354 ns                   ; 1.070 ns                 ;
; 0.720 ns                                ; Led_control:Control_LED1|swap[1]                                                                                                                                                                                                         ; Led_control:Control_LED1|period[11]                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.720 ns                                ; Led_control:Control_LED1|swap[1]                                                                                                                                                                                                         ; Led_control:Control_LED1|period[7]                                                                                                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.720 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|parity1                                                          ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[0]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.721 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|parity1                                                          ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[1]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.672 ns                 ;
; 0.730 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|parity1                                                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[2]                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.681 ns                 ;
; 0.730 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|parity1                                                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[1]                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.681 ns                 ;
; 0.731 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a9                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|rdptr_g[9]                                                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.682 ns                 ;
; 0.732 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[8]                        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[8]                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a9                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[8]                                                                                                  ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[8]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|parity1                                                          ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[2]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|parity1                                                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[0]                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|parity1                                                          ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[1]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.733 ns                                ; ASMI_interface:ASMI_int_inst|byte_count[8]                                                                                                                                                                                               ; ASMI_interface:ASMI_int_inst|byte_count[8]                                                                                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[2]                                                                                                             ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[3]                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.734 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state|cntr_7n7:count_usedw|counter_reg_bit[8] ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state|cntr_7n7:count_usedw|counter_reg_bit[8]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; ASMI_interface:ASMI_int_inst|address[23]                                                                                                                                                                                                 ; ASMI_interface:ASMI_int_inst|address[23]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr|cntr_kqi:auto_generated|counter_reg_bit[8]                                                        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr|cntr_kqi:auto_generated|counter_reg_bit[8]                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|parity1                                                          ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[0]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.735 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[0]                                                                                                             ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[1]                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[16]                                                                                                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[17]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[1]                                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|parity1                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.748 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[3]                                                                                                  ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.699 ns                 ;
; 0.748 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[1]                                                         ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|parity1                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.699 ns                 ;
; 0.749 ns                                ; PHY_count[4]                                                                                                                                                                                                                             ; PHY_count[2]                                                                                                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.700 ns                 ;
; 0.749 ns                                ; PHY_count[4]                                                                                                                                                                                                                             ; PHY_count[4]                                                                                                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.700 ns                 ;
; 0.753 ns                                ; Tx_MAC:Tx_MAC_inst|PHY_state.00001                                                                                                                                                                                                       ; Tx_MAC:Tx_MAC_inst|sync_TD[3]                                                                                                                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.704 ns                 ;
; 0.757 ns                                ; Tx_MAC:Tx_MAC_inst|PHY_state.00001                                                                                                                                                                                                       ; Tx_MAC:Tx_MAC_inst|sync_TD[2]                                                                                                                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.708 ns                 ;
; 0.760 ns                                ; Tx_MAC:Tx_MAC_inst|PHY_state.00001                                                                                                                                                                                                       ; Tx_MAC:Tx_MAC_inst|sync_TD[0]                                                                                                                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.711 ns                 ;
; 0.761 ns                                ; Tx_MAC:Tx_MAC_inst|PHY_state.00001                                                                                                                                                                                                       ; Tx_MAC:Tx_MAC_inst|sync_TD[1]                                                                                                                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.712 ns                 ;
; 0.769 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.720 ns                 ;
; 0.771 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.722 ns                 ;
; 0.773 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|rdptr_g[3]                                                                                                                                                   ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.724 ns                 ;
; 0.778 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.729 ns                 ;
; 0.796 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|counter2a[0]                                                       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|parity1                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.747 ns                 ;
; 0.863 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[8]                                                                                                                  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[9]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.814 ns                 ;
; 0.864 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[6]                                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[7]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.815 ns                 ;
; 0.865 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[2]                                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[3]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.816 ns                 ;
; 0.865 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[3]                                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[4]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.816 ns                 ;
; 0.868 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[5]                                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[6]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.819 ns                 ;
; 0.874 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe13a[2]                                                                                                  ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[2]                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.050 ns                  ; 0.824 ns                 ;
; 0.876 ns                                ; Led_control:Control_LED0|swap[1]                                                                                                                                                                                                         ; Led_control:Control_LED0|period[11]                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.827 ns                 ;
; 0.882 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[2]                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.426 ns                   ; 1.308 ns                 ;
; 0.883 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe13a[7]                                                                                                  ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[7]                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.048 ns                  ; 0.835 ns                 ;
; 0.887 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[4]                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.426 ns                   ; 1.313 ns                 ;
; 0.887 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[1]                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.426 ns                   ; 1.313 ns                 ;
; 0.887 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_data_cntr|cntr_kqi:auto_generated|counter_reg_bit[1]                                                        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|buf_empty_reg                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.048 ns                  ; 0.839 ns                 ;
; 0.888 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe13a[10]                                                                                                 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[10]                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.839 ns                 ;
; 0.889 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe13a[8]                                                                                                  ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[8]                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.840 ns                 ;
; 0.889 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[0]                                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|parity1                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.840 ns                 ;
; 0.890 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[7]                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.426 ns                   ; 1.316 ns                 ;
; 0.892 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a10                                                                                                                      ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.843 ns                 ;
; 0.894 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[6]                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.426 ns                   ; 1.320 ns                 ;
; 0.899 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[3]                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.426 ns                   ; 1.325 ns                 ;
; 0.902 ns                                ; Led_control:Control_LED0|swap[1]                                                                                                                                                                                                         ; Led_control:Control_LED0|period[7]                                                                                                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.853 ns                 ;
; 0.904 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[2]                                                         ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|parity1                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.855 ns                 ;
; 0.905 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[1]                                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|parity1                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.856 ns                 ;
; 0.914 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[5]                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.426 ns                   ; 1.340 ns                 ;
; 0.915 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[0]                        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~portb_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.350 ns                   ; 1.265 ns                 ;
; 0.915 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a10                                                                                                                      ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|rdptr_g[10]                                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.866 ns                 ;
; 0.915 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|rdptr_g[9]                                                                                                                                                   ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[8]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.866 ns                 ;
; 0.916 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|rdptr_g[10]                                                                                                                                                  ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[8]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.867 ns                 ;
; 0.916 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[3]                                                                                                             ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[4]                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.867 ns                 ;
; 0.918 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[2]                                                                                                  ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.048 ns                  ; 0.870 ns                 ;
; 0.918 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[6]                                                                                                  ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[6]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.869 ns                 ;
; 0.918 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[10]                                                                                                 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[9]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.869 ns                 ;
; 0.919 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[6]                                                                                                  ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.870 ns                 ;
; 0.919 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|rdptr_g[9]                                                                                                                                                   ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[9]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.870 ns                 ;
; 0.919 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|rdptr_g[10]                                                                                                                                                  ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[9]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.870 ns                 ;
; 0.921 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.872 ns                 ;
; 0.922 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.873 ns                 ;
; 0.924 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[3]                        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~portb_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.350 ns                   ; 1.274 ns                 ;
; 0.924 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.875 ns                 ;
; 0.927 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[7]                        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~portb_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.350 ns                   ; 1.277 ns                 ;
; 0.957 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|counter2a[1]                                                       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|parity1                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.908 ns                 ;
; 0.986 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[11]                                                                                                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[12]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.937 ns                 ;
; 0.988 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[22]                                                                                                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[23]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.939 ns                 ;
; 0.989 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[9]                                                                                                                  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[10]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.940 ns                 ;
; 0.991 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[12]                                                                                                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[13]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.942 ns                 ;
; 0.993 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[21]                                                                                                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[22]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.944 ns                 ;
; 0.993 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[1]                        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~portb_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.350 ns                   ; 1.343 ns                 ;
; 0.993 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[14]                                                                                                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[15]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.944 ns                 ;
; 0.994 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[15]                                                                                                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[16]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.945 ns                 ;
; 0.996 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[10]                                                                                                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[11]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.947 ns                 ;
; 1.007 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram|ram_block11a0~portb_address_reg0                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.354 ns                   ; 1.361 ns                 ;
; 1.012 ns                                ; Led_control:Control_LED0|swap[0]                                                                                                                                                                                                         ; Led_control:Control_LED0|swap[1]                                                                                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.963 ns                 ;
; 1.014 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[19]                                                                                                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[20]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.965 ns                 ;
; 1.014 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[18]                                                                                                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[19]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.965 ns                 ;
; 1.016 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[20]                                                                                                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[21]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.967 ns                 ;
; 1.024 ns                                ; PHY_count[4]                                                                                                                                                                                                                             ; PHY_count[0]                                                                                                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.975 ns                 ;
; 1.028 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram|ram_block11a0~portb_address_reg0                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.354 ns                   ; 1.382 ns                 ;
; 1.030 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram|ram_block11a0~portb_address_reg0                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.354 ns                   ; 1.384 ns                 ;
; 1.033 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[0]                                                                                                  ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.050 ns                  ; 0.983 ns                 ;
; 1.037 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                                                                                                          ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.988 ns                 ;
; 1.040 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.991 ns                 ;
; 1.043 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|start_wrpoll_reg                                                                                                             ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|start_wrpoll_reg2                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.048 ns                  ; 0.995 ns                 ;
; 1.045 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram|ram_block11a0~portb_address_reg0                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.354 ns                   ; 1.399 ns                 ;
; 1.050 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[4]                                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[5]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.001 ns                 ;
; 1.053 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[0]                                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[1]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.004 ns                 ;
; 1.055 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.006 ns                 ;
; 1.058 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[11]                                                                                                                                                                                             ; ASMI_interface:ASMI_int_inst|reset_delay[11]                                                                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.009 ns                 ;
; 1.059 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[7]                                                                                                                                                                                              ; ASMI_interface:ASMI_int_inst|reset_delay[7]                                                                                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.059 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[15]                                                                                                                                                                                             ; ASMI_interface:ASMI_int_inst|reset_delay[15]                                                                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.059 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[13]                                                                                                                                                                                             ; ASMI_interface:ASMI_int_inst|reset_delay[13]                                                                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.059 ns                                ; Led_control:Control_LED1|counter[6]                                                                                                                                                                                                      ; Led_control:Control_LED1|counter[6]                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.059 ns                                ; Led_control:Control_LED0|counter[0]                                                                                                                                                                                                      ; Led_control:Control_LED0|counter[0]                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.059 ns                                ; Led_control:Control_LED0|counter[6]                                                                                                                                                                                                      ; Led_control:Control_LED0|counter[6]                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.060 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[9]                                                                                                                                                                                              ; ASMI_interface:ASMI_int_inst|reset_delay[9]                                                                                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.011 ns                 ;
; 1.060 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[17]                                                                                                                                                                                             ; ASMI_interface:ASMI_int_inst|reset_delay[17]                                                                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.011 ns                 ;
; 1.060 ns                                ; Led_control:Control_LED0|counter[16]                                                                                                                                                                                                     ; Led_control:Control_LED0|counter[16]                                                                                                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.011 ns                 ;
; 1.060 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[4]                        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~portb_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.350 ns                   ; 1.410 ns                 ;
; 1.060 ns                                ; ASMI_interface:ASMI_int_inst|byte_count[2]                                                                                                                                                                                               ; ASMI_interface:ASMI_int_inst|byte_count[2]                                                                                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.011 ns                 ;
; 1.060 ns                                ; ASMI_interface:ASMI_int_inst|byte_count[0]                                                                                                                                                                                               ; ASMI_interface:ASMI_int_inst|byte_count[0]                                                                                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.011 ns                 ;
; 1.061 ns                                ; Led_control:Control_LED1|counter[0]                                                                                                                                                                                                      ; Led_control:Control_LED1|counter[0]                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.012 ns                 ;
; 1.062 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[23]                                                                                                                                                                                             ; ASMI_interface:ASMI_int_inst|reset_delay[23]                                                                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.013 ns                 ;
; 1.062 ns                                ; Led_control:Control_LED1|counter[4]                                                                                                                                                                                                      ; Led_control:Control_LED1|counter[4]                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.013 ns                 ;
; 1.062 ns                                ; Led_control:Control_LED0|counter[4]                                                                                                                                                                                                      ; Led_control:Control_LED0|counter[4]                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.013 ns                 ;
; 1.063 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[21]                                                                                                                                                                                             ; ASMI_interface:ASMI_int_inst|reset_delay[21]                                                                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.014 ns                 ;
; 1.063 ns                                ; ASMI_interface:ASMI_int_inst|byte_count[6]                                                                                                                                                                                               ; ASMI_interface:ASMI_int_inst|byte_count[6]                                                                                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.014 ns                 ;
; 1.065 ns                                ; Led_control:Control_LED0|counter[22]                                                                                                                                                                                                     ; Led_control:Control_LED0|counter[22]                                                                                                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.016 ns                 ;
; 1.068 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[3]                                                                                                                                                                                              ; ASMI_interface:ASMI_int_inst|reset_delay[3]                                                                                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.019 ns                 ;
; 1.068 ns                                ; Led_control:Control_LED0|counter[2]                                                                                                                                                                                                      ; Led_control:Control_LED0|counter[2]                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.019 ns                 ;
; 1.070 ns                                ; Led_control:Control_LED0|counter[12]                                                                                                                                                                                                     ; Led_control:Control_LED0|counter[12]                                                                                                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.021 ns                 ;
; 1.071 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[14]                                                                                                                                                                                             ; ASMI_interface:ASMI_int_inst|reset_delay[14]                                                                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.022 ns                 ;
; 1.071 ns                                ; ASMI_interface:ASMI_int_inst|page[2]                                                                                                                                                                                                     ; ASMI_interface:ASMI_int_inst|page[2]                                                                                                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.022 ns                 ;
; 1.071 ns                                ; ASMI_interface:ASMI_int_inst|address[16]                                                                                                                                                                                                 ; ASMI_interface:ASMI_int_inst|address[16]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.022 ns                 ;
; 1.072 ns                                ; Led_control:Control_LED1|counter[2]                                                                                                                                                                                                      ; Led_control:Control_LED1|counter[2]                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.072 ns                                ; Led_control:Control_LED1|counter[14]                                                                                                                                                                                                     ; Led_control:Control_LED1|counter[14]                                                                                                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.072 ns                                ; Led_control:Control_LED1|counter[10]                                                                                                                                                                                                     ; Led_control:Control_LED1|counter[10]                                                                                                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.072 ns                                ; Led_control:Control_LED1|counter[8]                                                                                                                                                                                                      ; Led_control:Control_LED1|counter[8]                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.072 ns                                ; Led_control:Control_LED0|counter[14]                                                                                                                                                                                                     ; Led_control:Control_LED0|counter[14]                                                                                                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                                                                                                      ;                                                                                                                                                                                                                                                        ;                                                                                               ;                                                                                               ;                            ;                            ;                          ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                           ; To                                                                                                                                                             ; From Clock                                                                                    ; To Clock                                                                                      ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|end_point[1]                                                                                                                                ; Tx_MAC:Tx_MAC_inst|end_point[1]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|end_point[2]                                                                                                                                ; Tx_MAC:Tx_MAC_inst|end_point[2]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; read_MAC                                                                                                                                                       ; read_MAC                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; read_IP                                                                                                                                                        ; read_IP                                                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[11]                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[11]                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[12]                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[12]                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|sp_fifo_rdreq                                                                                                                               ; Tx_MAC:Tx_MAC_inst|sp_fifo_rdreq                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[9]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[9]                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[9]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[9]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|Tx_fifo_rdreq                                                                                                                               ; Tx_MAC:Tx_MAC_inst|Tx_fifo_rdreq                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[10]                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[10]                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; write_PHY                                                                                                                                                      ; write_PHY                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[10]                    ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[10]                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[13]                                                                                                                                                      ; delay[13]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[15]                                                                                                                                                      ; delay[15]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[12]                                                                                                                                                      ; delay[12]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[5]                                                                                                                                                       ; delay[5]                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[11]                                                                                                                                                      ; delay[11]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[10]                                                                                                                                                      ; delay[10]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[0]                                                                                                                                                       ; delay[0]                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; DHCP_retries[0]                                                                                                                                                ; DHCP_retries[0]                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; DHCP_retries[1]                                                                                                                                                ; DHCP_retries[1]                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; use_IPIPA                                                                                                                                                      ; use_IPIPA                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.UDP                                                                                                                                ; Tx_MAC:Tx_MAC_inst|state_Tx.UDP                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.SPECTRUM                                                                                                                           ; Tx_MAC:Tx_MAC_inst|state_Tx.SPECTRUM                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[20]                                                                                                                                                      ; delay[20]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[23]                                                                                                                                                      ; delay[23]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[21]                                                                                                                                                      ; delay[21]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[18]                                                                                                                                                      ; delay[18]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[19]                                                                                                                                                      ; delay[19]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[17]                                                                                                                                                      ; delay[17]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; read_PHY                                                                                                                                                       ; read_PHY                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.DHCP_DISCOVER                                                                                                                      ; Tx_MAC:Tx_MAC_inst|state_Tx.DHCP_DISCOVER                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.METIS_DISCOVERY                                                                                                                    ; Tx_MAC:Tx_MAC_inst|state_Tx.METIS_DISCOVERY                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; DHCP:DHCP_inst|time_out                                                                                                                                        ; DHCP:DHCP_inst|time_out                                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.ARP                                                                                                                                ; Tx_MAC:Tx_MAC_inst|state_Tx.ARP                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.PING2                                                                                                                              ; Tx_MAC:Tx_MAC_inst|state_Tx.PING2                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.DHCP_REQUEST_RENEW                                                                                                                 ; Tx_MAC:Tx_MAC_inst|state_Tx.DHCP_REQUEST_RENEW                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.PING1                                                                                                                              ; Tx_MAC:Tx_MAC_inst|state_Tx.PING1                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Assigned_IP_valid                                                                                                                                              ; Assigned_IP_valid                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; renew[2]                                                                                                                                                       ; renew[2]                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; DHCP:DHCP_inst|DHCP_state.0001                                                                                                                                 ; DHCP:DHCP_inst|DHCP_state.0001                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|ARP_sent                                                                                                                                    ; Tx_MAC:Tx_MAC_inst|ARP_sent                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|ping_sent                                                                                                                                   ; Tx_MAC:Tx_MAC_inst|ping_sent                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; second_time                                                                                                                                                    ; second_time                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; DHCP:DHCP_inst|DHCP_state.0011                                                                                                                                 ; DHCP:DHCP_inst|DHCP_state.0011                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; start_up[2]                                                                                                                                                    ; start_up[2]                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.CRC                                                                                                                                ; Tx_MAC:Tx_MAC_inst|state_Tx.CRC                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; DHCP_start                                                                                                                                                     ; DHCP_start                                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; DHCP_discover_broadcast                                                                                                                                        ; DHCP_discover_broadcast                                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; DHCP:DHCP_inst|DHCP_request                                                                                                                                    ; DHCP:DHCP_inst|DHCP_request                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; DHCP_request_renew                                                                                                                                             ; DHCP_request_renew                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.RESET                                                                                                                              ; Tx_MAC:Tx_MAC_inst|state_Tx.RESET                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.663 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a1~portb_address_reg0             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.344 ns                   ; 1.007 ns                 ;
; 0.677 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a6~portb_address_reg0             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.343 ns                   ; 1.020 ns                 ;
; 0.677 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a1~portb_address_reg0             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.344 ns                   ; 1.021 ns                 ;
; 0.694 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a0~portb_address_reg0    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.350 ns                   ; 1.044 ns                 ;
; 0.706 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a0~portb_address_reg0    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.350 ns                   ; 1.056 ns                 ;
; 0.706 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe14a[0]           ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe15a[0]           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.707 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[5]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[5]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[4]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[4]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.708 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                    ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[6]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe14a[12]          ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe15a[12]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.709 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a3                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|parity5                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe14a[4]           ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe15a[4]           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe14a[3]           ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe15a[3]           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe14a[8]           ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe15a[8]           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe14a[11]          ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe15a[11]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.710 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[3]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[3]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[7]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[7]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.711 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[10]                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a1~portb_address_reg0             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.344 ns                   ; 1.055 ns                 ;
; 0.718 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a0~portb_address_reg0    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.350 ns                   ; 1.068 ns                 ;
; 0.720 ns                                ; renew_counter[51]                                                                                                                                              ; renew_counter[51]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.721 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a6~portb_address_reg0             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.330 ns                   ; 1.051 ns                 ;
; 0.727 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a6~portb_address_reg0             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.343 ns                   ; 1.070 ns                 ;
; 0.732 ns                                ; renew_timer[24]                                                                                                                                                ; renew_timer[24]                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; delay[24]                                                                                                                                                      ; delay[24]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; DHCP:DHCP_inst|time_count[24]                                                                                                                                  ; DHCP:DHCP_inst|time_count[24]                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.733 ns                                ; Tx_MAC:Tx_MAC_inst|ping_check_temp[11]                                                                                                                         ; Tx_MAC:Tx_MAC_inst|ping_check_sum[11]                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[21]                                                                                                                    ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[13]                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[12]                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a3                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.734 ns                                ; Tx_MAC:Tx_MAC_inst|ping_check_temp[9]                                                                                                                          ; Tx_MAC:Tx_MAC_inst|ping_check_sum[9]                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|rdptr_g[5]                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.735 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[13]                                                                                                                    ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[5]                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|cntr_s2e:cntr_b|counter_reg_bit[0]                           ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|rdptr_b[0]                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.744 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                          ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.695 ns                 ;
; 0.744 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|parity5                                   ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.695 ns                 ;
; 0.745 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|parity5                                   ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.696 ns                 ;
; 0.745 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|rdptr_g[7]                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.696 ns                 ;
; 0.746 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                          ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.697 ns                 ;
; 0.746 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[9]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|rdptr_g[9]                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.697 ns                 ;
; 0.748 ns                                ; Tx_MAC:Tx_MAC_inst|zero_count[8]                                                                                                                               ; Tx_MAC:Tx_MAC_inst|zero_count[8]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.699 ns                 ;
; 0.751 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|rdptr_g[1]                                                            ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_te9:rs_brp|dffe14a[1]                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.702 ns                 ;
; 0.755 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe15a[8]           ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_3f9:rs_bwp|dffe12a[6]                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.706 ns                 ;
; 0.757 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe15a[8]           ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_3f9:rs_bwp|dffe12a[8]                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.708 ns                 ;
; 0.758 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.709 ns                 ;
; 0.758 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.709 ns                 ;
; 0.758 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.709 ns                 ;
; 0.758 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe15a[8]           ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_3f9:rs_bwp|dffe12a[7]                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.709 ns                 ;
; 0.759 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[10] ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[9]                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.710 ns                 ;
; 0.764 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|rdptr_g[6]                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.715 ns                 ;
; 0.764 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|rdptr_g[3]                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.715 ns                 ;
; 0.764 ns                                ; DHCP:DHCP_inst|DHCP_state.0010                                                                                                                                 ; DHCP:DHCP_inst|DHCP_state.0011                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.715 ns                 ;
; 0.764 ns                                ; DHCP:DHCP_inst|DHCP_state.0010                                                                                                                                 ; DHCP:DHCP_inst|DHCP_request                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.715 ns                 ;
; 0.765 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.716 ns                 ;
; 0.767 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|rdptr_g[9]                                                   ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[9]                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.718 ns                 ;
; 0.772 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|rdptr_g[9]                                                   ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[10]                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.723 ns                 ;
; 0.772 ns                                ; DHCP:DHCP_inst|DHCP_state.0011                                                                                                                                 ; DHCP:DHCP_inst|DHCP_state.0000                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.723 ns                 ;
; 0.778 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a0                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.729 ns                 ;
; 0.785 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[3]                                                                                                                     ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[27]                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.736 ns                 ;
; 0.785 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[2]                                                                                                                     ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[10]                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.736 ns                 ;
; 0.785 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[2]                                                                                                                     ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[0]                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.736 ns                 ;
; 0.786 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[3]                                                                                                                     ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[25]                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.737 ns                 ;
; 0.802 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.CRC                                                                                                                                ; Tx_MAC:Tx_MAC_inst|interframe[2]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.753 ns                 ;
; 0.803 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.CRC                                                                                                                                ; Tx_MAC:Tx_MAC_inst|state_Tx.RESET                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.754 ns                 ;
; 0.838 ns                                ; renew[0]                                                                                                                                                       ; DHCP_discover_broadcast                                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.789 ns                 ;
; 0.862 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.PING2                                                                                                                              ; Tx_MAC:Tx_MAC_inst|ping_sent                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.813 ns                 ;
; 0.866 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                    ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.817 ns                 ;
; 0.867 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a0                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|parity5                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.818 ns                 ;
; 0.871 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe15a[1]           ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_3f9:rs_bwp|dffe12a[1]                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.822 ns                 ;
; 0.873 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe15a[1]           ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_3f9:rs_bwp|dffe12a[0]                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.824 ns                 ;
; 0.881 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[9]                                                                                                                     ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[1]                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.832 ns                 ;
; 0.887 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[1]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[1]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.838 ns                 ;
; 0.888 ns                                ; Tx_MAC:Tx_MAC_inst|ping_check_temp[15]                                                                                                                         ; Tx_MAC:Tx_MAC_inst|ping_check_sum[15]                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.839 ns                 ;
; 0.888 ns                                ; Tx_MAC:Tx_MAC_inst|ping_check_temp[8]                                                                                                                          ; Tx_MAC:Tx_MAC_inst|ping_check_sum[8]                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.839 ns                 ;
; 0.888 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe14a[2]           ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe15a[2]           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.839 ns                 ;
; 0.889 ns                                ; Tx_MAC:Tx_MAC_inst|ping_check_temp[14]                                                                                                                         ; Tx_MAC:Tx_MAC_inst|ping_check_sum[14]                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.840 ns                 ;
; 0.889 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe14a[5]           ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe15a[5]           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.840 ns                 ;
; 0.889 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe14a[1]           ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe15a[1]           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.840 ns                 ;
; 0.889 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe14a[9]           ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe15a[9]           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.840 ns                 ;
; 0.889 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[10] ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[10] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.840 ns                 ;
; 0.890 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[2]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[2]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.841 ns                 ;
; 0.890 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe14a[10]          ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe15a[10]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.841 ns                 ;
; 0.891 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|rdptr_g[0]                                                            ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_te9:rs_brp|dffe14a[1]                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.842 ns                 ;
; 0.892 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|cntr_s2e:cntr_b|counter_reg_bit[0]                                    ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|rdptr_b[0]                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.843 ns                 ;
; 0.897 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe15a[5]           ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_3f9:rs_bwp|dffe12a[5]                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.848 ns                 ;
; 0.903 ns                                ; Tx_MAC:Tx_MAC_inst|ping_check_temp[1]                                                                                                                          ; Tx_MAC:Tx_MAC_inst|ping_check_sum[1]                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.854 ns                 ;
; 0.903 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|rdptr_g[4]                                                            ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_te9:rs_brp|dffe14a[4]                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.854 ns                 ;
; 0.904 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[1]                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.855 ns                 ;
; 0.905 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe15a[11]          ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_3f9:rs_bwp|dffe12a[11]                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.856 ns                 ;
; 0.906 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe15a[11]          ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_3f9:rs_bwp|dffe12a[10]                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.857 ns                 ;
; 0.908 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|rdptr_g[4]                                                            ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_te9:rs_brp|dffe14a[5]                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.859 ns                 ;
; 0.910 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe15a[12]          ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_3f9:rs_bwp|dffe12a[11]                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.861 ns                 ;
; 0.913 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe15a[12]          ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_3f9:rs_bwp|dffe12a[10]                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.864 ns                 ;
; 0.914 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|rdptr_g[8]                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.865 ns                 ;
; 0.918 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe15a[2]           ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_3f9:rs_bwp|dffe12a[2]                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.869 ns                 ;
; 0.918 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|rdptr_g[10]                                                  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[9]                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.869 ns                 ;
; 0.919 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe15a[2]           ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_3f9:rs_bwp|dffe12a[0]                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.870 ns                 ;
; 0.919 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe15a[2]           ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_3f9:rs_bwp|dffe12a[1]                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.870 ns                 ;
; 0.920 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|rdptr_g[10]                                                  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[10]                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.871 ns                 ;
; 0.922 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[11]                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|rdptr_g[11]                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.873 ns                 ;
; 0.923 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[12]                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|rdptr_g[12]                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.874 ns                 ;
; 0.925 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.SPECTRUM                                                                                                                           ; Tx_MAC:Tx_MAC_inst|end_point[1]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.876 ns                 ;
; 0.925 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|cntr_s2e:cntr_b|counter_reg_bit[0]                                    ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a3~portb_address_reg0             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.350 ns                   ; 1.275 ns                 ;
; 0.928 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|rdptr_g[4]                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.879 ns                 ;
; 0.930 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|rdptr_g[6]                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.881 ns                 ;
; 0.938 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a1                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.889 ns                 ;
; 0.961 ns                                ; renew[2]                                                                                                                                                       ; renew[0]                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.912 ns                 ;
; 0.962 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|rdptr_g[3]                                                   ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[3]                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.050 ns                  ; 0.912 ns                 ;
; 0.962 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|rdptr_g[3]                                                   ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4]                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.050 ns                  ; 0.912 ns                 ;
; 0.972 ns                                ; start_up[1]                                                                                                                                                    ; start_up[0]                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.923 ns                 ;
; 0.986 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a1~portb_address_reg0             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.344 ns                   ; 1.330 ns                 ;
; 0.997 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a7~portb_address_reg0             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.358 ns                   ; 1.355 ns                 ;
; 1.009 ns                                ; DHCP_retries[0]                                                                                                                                                ; DHCP_retries[1]                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.960 ns                 ;
; 1.018 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a5~portb_address_reg0             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.341 ns                   ; 1.359 ns                 ;
; 1.018 ns                                ; DHCP_retries[1]                                                                                                                                                ; DHCP_retries[0]                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.969 ns                 ;
; 1.024 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a1~portb_address_reg0             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.357 ns                   ; 1.381 ns                 ;
; 1.026 ns                                ; second_time                                                                                                                                                    ; DHCP_request_renew                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.977 ns                 ;
; 1.028 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a6~portb_address_reg0             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.330 ns                   ; 1.358 ns                 ;
; 1.028 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a1~portb_address_reg0             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.344 ns                   ; 1.372 ns                 ;
; 1.028 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a0~portb_address_reg0    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.355 ns                   ; 1.383 ns                 ;
; 1.029 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a2~portb_address_reg0    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.339 ns                   ; 1.368 ns                 ;
; 1.030 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[9]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a7~portb_address_reg0             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.345 ns                   ; 1.375 ns                 ;
; 1.033 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[11]                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a2                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.984 ns                 ;
; 1.036 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[9]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a6~portb_address_reg0             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.330 ns                   ; 1.366 ns                 ;
; 1.040 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a0~portb_address_reg0    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.350 ns                   ; 1.390 ns                 ;
; 1.040 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.991 ns                 ;
; 1.042 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a7~portb_address_reg0             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.345 ns                   ; 1.387 ns                 ;
; 1.042 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[10]                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a6~portb_address_reg0             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.330 ns                   ; 1.372 ns                 ;
; 1.045 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[9]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a5~portb_address_reg0             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.328 ns                   ; 1.373 ns                 ;
; 1.045 ns                                ; Tx_MAC:Tx_MAC_inst|zero_count[0]                                                                                                                               ; Tx_MAC:Tx_MAC_inst|zero_count[0]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.996 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                            ;                                                                                                                                                                ;                                                                                               ;                                                                                               ;                            ;                            ;                          ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]'                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                                           ; From Clock                                                                                    ; To Clock                                                                                      ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.646 ns                                ; I2C_Master:I2C_Master_inst|setup[2]                 ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; I2C_Master:I2C_Master_inst|setup[3]                 ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; I2C_Master:I2C_Master_inst|setup[1]                 ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; I2C_Master:I2C_Master_inst|setup[0]                 ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; I2C_Master:I2C_Master_inst|shift[0]                 ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; I2C_Master:I2C_Master_inst|shift[3]                 ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.841 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|SCL_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.792 ns                 ;
; 0.928 ns                                ; I2C_Master:I2C_Master_inst|shift[2]                 ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.879 ns                 ;
; 0.938 ns                                ; I2C_Master:I2C_Master_inst|shift[1]                 ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.889 ns                 ;
; 0.954 ns                                ; I2C_Master:I2C_Master_inst|shift[4]                 ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.905 ns                 ;
; 1.029 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.980 ns                 ;
; 1.125 ns                                ; I2C_Master:I2C_Master_inst|setup[0]                 ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.076 ns                 ;
; 1.210 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|SCL_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.161 ns                 ;
; 1.278 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.229 ns                 ;
; 1.279 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.230 ns                 ;
; 1.283 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.234 ns                 ;
; 1.284 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.235 ns                 ;
; 1.374 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.325 ns                 ;
; 1.385 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.336 ns                 ;
; 1.389 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|SCL_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.340 ns                 ;
; 1.393 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.344 ns                 ;
; 1.397 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.348 ns                 ;
; 1.398 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.349 ns                 ;
; 1.410 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.361 ns                 ;
; 1.426 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.377 ns                 ;
; 1.541 ns                                ; I2C_Master:I2C_Master_inst|SDA_I                    ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.492 ns                 ;
; 1.582 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.533 ns                 ;
; 1.585 ns                                ; I2C_Master:I2C_Master_inst|shift[3]                 ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.536 ns                 ;
; 1.591 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.542 ns                 ;
; 1.594 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.545 ns                 ;
; 1.595 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|SCL_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.546 ns                 ;
; 1.596 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.547 ns                 ;
; 1.597 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.548 ns                 ;
; 1.641 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.592 ns                 ;
; 1.664 ns                                ; I2C_Master:I2C_Master_inst|setup[2]                 ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.615 ns                 ;
; 1.669 ns                                ; I2C_Master:I2C_Master_inst|setup[2]                 ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.620 ns                 ;
; 1.669 ns                                ; I2C_Master:I2C_Master_inst|setup[2]                 ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.620 ns                 ;
; 1.689 ns                                ; I2C_Master:I2C_Master_inst|SCL_I                    ; I2C_Master:I2C_Master_inst|SCL_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.640 ns                 ;
; 1.708 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.659 ns                 ;
; 1.713 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.664 ns                 ;
; 1.747 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.698 ns                 ;
; 1.768 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.719 ns                 ;
; 1.796 ns                                ; I2C_Master:I2C_Master_inst|setup[3]                 ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.747 ns                 ;
; 1.797 ns                                ; I2C_Master:I2C_Master_inst|setup[3]                 ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.748 ns                 ;
; 1.801 ns                                ; I2C_Master:I2C_Master_inst|setup[3]                 ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.752 ns                 ;
; 1.818 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.769 ns                 ;
; 1.821 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.772 ns                 ;
; 1.822 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.773 ns                 ;
; 1.826 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.777 ns                 ;
; 1.843 ns                                ; I2C_Master:I2C_Master_inst|shift[3]                 ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.794 ns                 ;
; 1.926 ns                                ; I2C_Master:I2C_Master_inst|setup[2]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.877 ns                 ;
; 1.980 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.931 ns                 ;
; 1.984 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.935 ns                 ;
; 1.992 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.943 ns                 ;
; 1.993 ns                                ; I2C_Master:I2C_Master_inst|shift[4]                 ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.944 ns                 ;
; 1.995 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.946 ns                 ;
; 2.002 ns                                ; I2C_Master:I2C_Master_inst|setup[1]                 ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.953 ns                 ;
; 2.002 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.953 ns                 ;
; 2.003 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.954 ns                 ;
; 2.006 ns                                ; I2C_Master:I2C_Master_inst|setup[1]                 ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.957 ns                 ;
; 2.006 ns                                ; I2C_Master:I2C_Master_inst|setup[1]                 ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.957 ns                 ;
; 2.010 ns                                ; I2C_Master:I2C_Master_inst|setup[0]                 ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.961 ns                 ;
; 2.014 ns                                ; I2C_Master:I2C_Master_inst|setup[0]                 ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.965 ns                 ;
; 2.058 ns                                ; I2C_Master:I2C_Master_inst|setup[3]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.009 ns                 ;
; 2.124 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.075 ns                 ;
; 2.166 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.117 ns                 ;
; 2.171 ns                                ; I2C_Master:I2C_Master_inst|previous_mic_gain        ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 2.123 ns                 ;
; 2.206 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.157 ns                 ;
; 2.214 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.165 ns                 ;
; 2.224 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.175 ns                 ;
; 2.225 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.176 ns                 ;
; 2.263 ns                                ; I2C_Master:I2C_Master_inst|setup[1]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.214 ns                 ;
; 2.271 ns                                ; I2C_Master:I2C_Master_inst|setup[0]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.222 ns                 ;
; 2.345 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|data[7][4]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.060 ns                  ; 2.285 ns                 ;
; 2.346 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.297 ns                 ;
; 2.347 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.298 ns                 ;
; 2.351 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.302 ns                 ;
; 2.351 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.302 ns                 ;
; 2.357 ns                                ; I2C_Master:I2C_Master_inst|setup[2]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.308 ns                 ;
; 2.365 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.316 ns                 ;
; 2.366 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.317 ns                 ;
; 2.370 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.321 ns                 ;
; 2.370 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.321 ns                 ;
; 2.392 ns                                ; I2C_Master:I2C_Master_inst|shift[3]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.343 ns                 ;
; 2.404 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|data[7][2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.050 ns                  ; 2.354 ns                 ;
; 2.404 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.050 ns                  ; 2.354 ns                 ;
; 2.431 ns                                ; I2C_Master:I2C_Master_inst|shift[2]                 ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.382 ns                 ;
; 2.464 ns                                ; I2C_Master:I2C_Master_inst|previous_mic_gain        ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 2.416 ns                 ;
; 2.465 ns                                ; I2C_Master:I2C_Master_inst|previous_mic_gain        ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 2.417 ns                 ;
; 2.469 ns                                ; I2C_Master:I2C_Master_inst|previous_mic_gain        ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 2.421 ns                 ;
; 2.469 ns                                ; I2C_Master:I2C_Master_inst|previous_mic_gain        ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 2.421 ns                 ;
; 2.475 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.426 ns                 ;
; 2.476 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.427 ns                 ;
; 2.477 ns                                ; I2C_Master:I2C_Master_inst|shift[0]                 ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.428 ns                 ;
; 2.478 ns                                ; I2C_Master:I2C_Master_inst|shift[0]                 ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.429 ns                 ;
; 2.480 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.431 ns                 ;
; 2.480 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.431 ns                 ;
; 2.489 ns                                ; I2C_Master:I2C_Master_inst|setup[3]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.440 ns                 ;
; 2.493 ns                                ; I2C_Master:I2C_Master_inst|shift[3]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.444 ns                 ;
; 2.500 ns                                ; I2C_Master:I2C_Master_inst|shift[1]                 ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.451 ns                 ;
; 2.500 ns                                ; I2C_Master:I2C_Master_inst|previous_line_in         ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 2.452 ns                 ;
; 2.531 ns                                ; I2C_Master:I2C_Master_inst|shift[4]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.482 ns                 ;
; 2.538 ns                                ; I2C_Master:I2C_Master_inst|shift[0]                 ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.489 ns                 ;
; 2.554 ns                                ; I2C_Master:I2C_Master_inst|setup[2]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.505 ns                 ;
; 2.556 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|previous_line_in  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.050 ns                  ; 2.506 ns                 ;
; 2.556 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|previous_mic_gain ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.050 ns                  ; 2.506 ns                 ;
; 2.561 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|previous_line_in  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.050 ns                  ; 2.511 ns                 ;
; 2.561 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|previous_mic_gain ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.050 ns                  ; 2.511 ns                 ;
; 2.577 ns                                ; I2C_Master:I2C_Master_inst|shift[1]                 ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.528 ns                 ;
; 2.602 ns                                ; I2C_Master:I2C_Master_inst|previous_mic_gain        ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 2.554 ns                 ;
; 2.626 ns                                ; I2C_Master:I2C_Master_inst|shift[3]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.577 ns                 ;
; 2.634 ns                                ; I2C_Master:I2C_Master_inst|shift[4]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.585 ns                 ;
; 2.651 ns                                ; I2C_Master:I2C_Master_inst|shift[4]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.602 ns                 ;
; 2.686 ns                                ; I2C_Master:I2C_Master_inst|setup[3]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.637 ns                 ;
; 2.694 ns                                ; I2C_Master:I2C_Master_inst|setup[1]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.645 ns                 ;
; 2.696 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|previous_line_in  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.050 ns                  ; 2.646 ns                 ;
; 2.696 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|previous_mic_gain ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.050 ns                  ; 2.646 ns                 ;
; 2.699 ns                                ; I2C_Master:I2C_Master_inst|shift[4]                 ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.650 ns                 ;
; 2.702 ns                                ; I2C_Master:I2C_Master_inst|setup[0]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.653 ns                 ;
; 2.728 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.679 ns                 ;
; 2.728 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.679 ns                 ;
; 2.728 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.679 ns                 ;
; 2.728 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.679 ns                 ;
; 2.765 ns                                ; I2C_Master:I2C_Master_inst|shift[4]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.716 ns                 ;
; 2.777 ns                                ; I2C_Master:I2C_Master_inst|shift[0]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.728 ns                 ;
; 2.793 ns                                ; I2C_Master:I2C_Master_inst|previous_line_in         ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 2.745 ns                 ;
; 2.794 ns                                ; I2C_Master:I2C_Master_inst|previous_line_in         ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 2.746 ns                 ;
; 2.798 ns                                ; I2C_Master:I2C_Master_inst|previous_line_in         ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 2.750 ns                 ;
; 2.798 ns                                ; I2C_Master:I2C_Master_inst|previous_line_in         ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 2.750 ns                 ;
; 2.799 ns                                ; I2C_Master:I2C_Master_inst|previous_mic_gain        ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 2.751 ns                 ;
; 2.864 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|previous_line_in  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.050 ns                  ; 2.814 ns                 ;
; 2.864 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|previous_mic_gain ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.050 ns                  ; 2.814 ns                 ;
; 2.867 ns                                ; I2C_Master:I2C_Master_inst|shift[3]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.818 ns                 ;
; 2.891 ns                                ; I2C_Master:I2C_Master_inst|setup[1]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.842 ns                 ;
; 2.895 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|data[7][4]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.060 ns                  ; 2.835 ns                 ;
; 2.899 ns                                ; I2C_Master:I2C_Master_inst|setup[0]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.850 ns                 ;
; 2.931 ns                                ; I2C_Master:I2C_Master_inst|previous_line_in         ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 2.883 ns                 ;
; 2.954 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|data[7][2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.050 ns                  ; 2.904 ns                 ;
; 2.954 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.050 ns                  ; 2.904 ns                 ;
; 2.986 ns                                ; I2C_Master:I2C_Master_inst|shift[2]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.937 ns                 ;
; 3.122 ns                                ; I2C_Master:I2C_Master_inst|shift[3]                 ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.073 ns                 ;
; 3.122 ns                                ; I2C_Master:I2C_Master_inst|shift[3]                 ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.073 ns                 ;
; 3.122 ns                                ; I2C_Master:I2C_Master_inst|shift[3]                 ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.073 ns                 ;
; 3.128 ns                                ; I2C_Master:I2C_Master_inst|previous_line_in         ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 3.080 ns                 ;
; 3.176 ns                                ; I2C_Master:I2C_Master_inst|shift[1]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.127 ns                 ;
; 3.261 ns                                ; I2C_Master:I2C_Master_inst|shift[4]                 ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.212 ns                 ;
; 3.261 ns                                ; I2C_Master:I2C_Master_inst|shift[4]                 ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.212 ns                 ;
; 3.261 ns                                ; I2C_Master:I2C_Master_inst|shift[4]                 ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.212 ns                 ;
; 3.268 ns                                ; I2C_Master:I2C_Master_inst|shift[2]                 ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.219 ns                 ;
; 3.292 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|data[7][4]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.060 ns                  ; 3.232 ns                 ;
; 3.293 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|data[7][4]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.060 ns                  ; 3.233 ns                 ;
; 3.306 ns                                ; I2C_Master:I2C_Master_inst|shift[0]                 ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.257 ns                 ;
; 3.333 ns                                ; I2C_Master:I2C_Master_inst|shift[1]                 ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.284 ns                 ;
; 3.351 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|data[7][2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.050 ns                  ; 3.301 ns                 ;
; 3.351 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.050 ns                  ; 3.301 ns                 ;
; 3.352 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|data[7][2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.050 ns                  ; 3.302 ns                 ;
; 3.352 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.050 ns                  ; 3.302 ns                 ;
; 3.526 ns                                ; I2C_Master:I2C_Master_inst|data[7][4]               ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.038 ns                  ; 3.488 ns                 ;
; 3.528 ns                                ; I2C_Master:I2C_Master_inst|shift[2]                 ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.479 ns                 ;
; 3.551 ns                                ; I2C_Master:I2C_Master_inst|setup[2]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.502 ns                 ;
; 3.566 ns                                ; I2C_Master:I2C_Master_inst|shift[0]                 ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.517 ns                 ;
; 3.593 ns                                ; I2C_Master:I2C_Master_inst|shift[1]                 ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.544 ns                 ;
; 4.007 ns                                ; I2C_Master:I2C_Master_inst|shift[2]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.958 ns                 ;
; 4.045 ns                                ; I2C_Master:I2C_Master_inst|shift[0]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.996 ns                 ;
; 4.072 ns                                ; I2C_Master:I2C_Master_inst|shift[1]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 4.023 ns                 ;
; 4.191 ns                                ; I2C_Master:I2C_Master_inst|shift[2]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 4.142 ns                 ;
; 4.229 ns                                ; I2C_Master:I2C_Master_inst|shift[0]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 4.180 ns                 ;
; 4.241 ns                                ; I2C_Master:I2C_Master_inst|shift[2]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 4.192 ns                 ;
; 4.256 ns                                ; I2C_Master:I2C_Master_inst|shift[1]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 4.207 ns                 ;
; 4.279 ns                                ; I2C_Master:I2C_Master_inst|shift[0]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 4.230 ns                 ;
; 4.283 ns                                ; I2C_Master:I2C_Master_inst|setup[0]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 4.234 ns                 ;
; 4.306 ns                                ; I2C_Master:I2C_Master_inst|shift[1]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 4.257 ns                 ;
; 4.410 ns                                ; I2C_Master:I2C_Master_inst|setup[1]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 4.361 ns                 ;
; 4.737 ns                                ; I2C_Master:I2C_Master_inst|shift[2]                 ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 4.688 ns                 ;
; 4.737 ns                                ; I2C_Master:I2C_Master_inst|shift[2]                 ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 4.688 ns                 ;
; 4.802 ns                                ; I2C_Master:I2C_Master_inst|shift[1]                 ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 4.753 ns                 ;
; 5.100 ns                                ; I2C_Master:I2C_Master_inst|data[7][2]               ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 5.052 ns                 ;
; 5.404 ns                                ; I2C_Master:I2C_Master_inst|data[7][0]               ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 5.356 ns                 ;
; 22.109 ns                               ; IF_Line_in                                          ; I2C_Master:I2C_Master_inst|previous_line_in  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.894 ns                 ; 1.215 ns                 ;
; 22.111 ns                               ; IF_Line_in                                          ; I2C_Master:I2C_Master_inst|data[7][2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.894 ns                 ; 1.217 ns                 ;
; 22.127 ns                               ; IF_Mic_boost                                        ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.894 ns                 ; 1.233 ns                 ;
; 22.127 ns                               ; IF_Mic_boost                                        ; I2C_Master:I2C_Master_inst|previous_mic_gain ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.894 ns                 ; 1.233 ns                 ;
; 22.397 ns                               ; IF_Line_in                                          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 1.504 ns                 ;
; 22.405 ns                               ; IF_Line_in                                          ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.894 ns                 ; 1.511 ns                 ;
; 22.483 ns                               ; IF_Mic_boost                                        ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 1.590 ns                 ;
; 22.690 ns                               ; IF_Line_in                                          ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 1.797 ns                 ;
; 22.691 ns                               ; IF_Line_in                                          ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 1.798 ns                 ;
; 22.695 ns                               ; IF_Line_in                                          ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 1.802 ns                 ;
; 22.695 ns                               ; IF_Line_in                                          ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 1.802 ns                 ;
; 22.776 ns                               ; IF_Mic_boost                                        ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 1.883 ns                 ;
; 22.777 ns                               ; IF_Mic_boost                                        ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 1.884 ns                 ;
; 22.781 ns                               ; IF_Mic_boost                                        ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 1.888 ns                 ;
; 22.781 ns                               ; IF_Mic_boost                                        ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 1.888 ns                 ;
; 22.828 ns                               ; IF_Line_in                                          ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 1.935 ns                 ;
; 22.914 ns                               ; IF_Mic_boost                                        ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 2.021 ns                 ;
; 23.025 ns                               ; IF_Line_in                                          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 2.132 ns                 ;
; 23.111 ns                               ; IF_Mic_boost                                        ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 2.218 ns                 ;
; 72.345 ns                               ; Tx_reset                                            ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -70.000 ns                 ; -70.068 ns                 ; 2.277 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                              ;                                                                                               ;                                                                                               ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PHY_CLK125'                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                                        ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; 0.646 ns                                ; NWire_xmit:M_LRAudio|id[31]                         ; NWire_xmit:M_LRAudio|id[31]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:P_IQPWM|id[31]                           ; NWire_xmit:P_IQPWM|id[31]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[1].M_IQ|TB_state.TB_DB                ; NWire_rcv:MDC[1].M_IQ|TB_state.TB_DB      ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[2].M_IQ|TB_state.TB_DB                ; NWire_rcv:MDC[2].M_IQ|TB_state.TB_DB      ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[1].M_IQ|TB_state.TB_SYNC              ; NWire_rcv:MDC[1].M_IQ|TB_state.TB_SYNC    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[3].M_IQ|TB_state.TB_DB                ; NWire_rcv:MDC[3].M_IQ|TB_state.TB_DB      ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[2].M_IQ|TB_state.TB_SYNC              ; NWire_rcv:MDC[2].M_IQ|TB_state.TB_SYNC    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[1].M_IQ|TB_state.TB_CALC              ; NWire_rcv:MDC[1].M_IQ|TB_state.TB_CALC    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[3].M_IQ|TB_state.TB_SYNC              ; NWire_rcv:MDC[3].M_IQ|TB_state.TB_SYNC    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[2].M_IQ|TB_state.TB_CALC              ; NWire_rcv:MDC[2].M_IQ|TB_state.TB_CALC    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[3].M_IQ|TB_state.TB_CALC              ; NWire_rcv:MDC[3].M_IQ|TB_state.TB_CALC    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[1].M_IQ|TB_state.TB_NEXT              ; NWire_rcv:MDC[1].M_IQ|TB_state.TB_NEXT    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[2].M_IQ|TB_state.TB_NEXT              ; NWire_rcv:MDC[2].M_IQ|TB_state.TB_NEXT    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[3].M_IQ|TB_state.TB_NEXT              ; NWire_rcv:MDC[3].M_IQ|TB_state.TB_NEXT    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; HB_counter[0]                                       ; HB_counter[0]                             ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:P_IQPWM|dly_cnt[25]                      ; NWire_xmit:P_IQPWM|dly_cnt[25]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:P_IQPWM|NW_state.NW_IDLE                 ; NWire_xmit:P_IQPWM|NW_state.NW_IDLE       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:M_LRAudio|NW_state.NW_LOW                ; NWire_xmit:M_LRAudio|NW_state.NW_LOW      ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:P_IQPWM|NW_state.NW_LOW                  ; NWire_xmit:P_IQPWM|NW_state.NW_LOW        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:P_IQPWM|NW_state.NW_DATA_Q23             ; NWire_xmit:P_IQPWM|NW_state.NW_DATA_Q23   ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:M_LRAudio|NW_state.NW_DATA_Q23           ; NWire_xmit:M_LRAudio|NW_state.NW_DATA_Q23 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[0].M_IQ|TB_state.TB_DB                ; NWire_rcv:MDC[0].M_IQ|TB_state.TB_DB      ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:P_IQPWM|iack                             ; NWire_xmit:P_IQPWM|iack                   ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:M_LRAudio|iack                           ; NWire_xmit:M_LRAudio|iack                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:P_MIC|TB_state.TB_DB                      ; NWire_rcv:P_MIC|TB_state.TB_DB            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:P_MIC|TB_state.TB_SYNC                    ; NWire_rcv:P_MIC|TB_state.TB_SYNC          ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[0].M_IQ|TB_state.TB_SYNC              ; NWire_rcv:MDC[0].M_IQ|TB_state.TB_SYNC    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[0].M_IQ|TB_state.TB_CALC              ; NWire_rcv:MDC[0].M_IQ|TB_state.TB_CALC    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:P_MIC|TB_state.TB_CALC                    ; NWire_rcv:P_MIC|TB_state.TB_CALC          ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:SPD|TB_state.TB_DB                        ; NWire_rcv:SPD|TB_state.TB_DB              ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:SPD|TB_state.TB_SYNC                      ; NWire_rcv:SPD|TB_state.TB_SYNC            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:P_MIC|TB_state.TB_NEXT                    ; NWire_rcv:P_MIC|TB_state.TB_NEXT          ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[0].M_IQ|TB_state.TB_NEXT              ; NWire_rcv:MDC[0].M_IQ|TB_state.TB_NEXT    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:SPD|TB_state.TB_CALC                      ; NWire_rcv:SPD|TB_state.TB_CALC            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:SPD|TB_state.TB_NEXT                      ; NWire_rcv:SPD|TB_state.TB_NEXT            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[0].M_IQ|irdy                          ; NWire_rcv:MDC[0].M_IQ|irdy                ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:P_MIC|irdy                                ; NWire_rcv:P_MIC|irdy                      ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:SPD|irdy                                  ; NWire_rcv:SPD|irdy                        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.705 ns                                ; NWire_xmit:M_LRAudio|id[15]                         ; NWire_xmit:M_LRAudio|id[14]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.656 ns                 ;
; 0.706 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[0]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[0]      ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; NWire_xmit:P_IQPWM|id[24]                           ; NWire_xmit:P_IQPWM|id[23]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[12]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[12]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.707 ns                                ; NWire_xmit:M_LRAudio|id[29]                         ; NWire_xmit:M_LRAudio|id[28]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:M_LRAudio|id[21]                         ; NWire_xmit:M_LRAudio|id[20]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[3]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[3]      ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[28]                 ; NWire_xmit:P_IQPWM|id[28]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:P_IQPWM|id[22]                           ; NWire_xmit:P_IQPWM|id[21]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:P_IQPWM|id[1]                            ; NWire_xmit:P_IQPWM|id[0]                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[31]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[31]     ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_rcv:P_MIC|d0                                  ; NWire_rcv:P_MIC|d1                        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.708 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[30]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[30]     ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:M_LRAudio|id[30]                         ; NWire_xmit:M_LRAudio|id[29]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[28]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[28]     ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[27]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[27]     ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[20]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[20]     ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[17]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[17]     ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:M_LRAudio|id[12]                         ; NWire_xmit:M_LRAudio|id[11]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[6]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[6]      ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:M_LRAudio|id[7]                          ; NWire_xmit:M_LRAudio|id[6]                ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:M_LRAudio|id[5]                          ; NWire_xmit:M_LRAudio|id[4]                ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[1]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[1]      ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:M_LRAudio|id[1]                          ; NWire_xmit:M_LRAudio|id[0]                ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:P_IQPWM|id[28]                           ; NWire_xmit:P_IQPWM|id[27]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:P_IQPWM|id[26]                           ; NWire_xmit:P_IQPWM|id[25]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[24]                 ; NWire_xmit:P_IQPWM|id[24]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[20]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[20]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:P_IQPWM|id[19]                           ; NWire_xmit:P_IQPWM|id[18]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:P_IQPWM|id[18]                           ; NWire_xmit:P_IQPWM|id[17]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[16]                 ; NWire_xmit:P_IQPWM|id[16]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:P_IQPWM|id[11]                           ; NWire_xmit:P_IQPWM|id[10]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[7]                  ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[7]        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:P_IQPWM|id[7]                            ; NWire_xmit:P_IQPWM|id[6]                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:P_IQPWM|id[2]                            ; NWire_xmit:P_IQPWM|id[1]                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_rcv:MDC[1].M_IQ|d3                            ; NWire_rcv:MDC[1].M_IQ|rdata[47]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.iq1                     ; NWire_xmit:P_IQPWM|DIFF_CLK.iq2           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_rcv:SPD|DIFF_CLK.ia1                          ; NWire_rcv:SPD|irdy                        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.709 ns                                ; NWire_xmit:M_LRAudio|id[13]                         ; NWire_xmit:M_LRAudio|id[12]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; NWire_xmit:M_LRAudio|id[11]                         ; NWire_xmit:M_LRAudio|id[10]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; NWire_xmit:M_LRAudio|id[6]                          ; NWire_xmit:M_LRAudio|id[5]                ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[2]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[2]      ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[26]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[26]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; NWire_xmit:P_IQPWM|id[27]                           ; NWire_xmit:P_IQPWM|id[26]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[22]                 ; NWire_xmit:P_IQPWM|id[22]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; NWire_xmit:P_IQPWM|id[10]                           ; NWire_xmit:P_IQPWM|id[9]                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; NWire_xmit:P_IQPWM|id[3]                            ; NWire_xmit:P_IQPWM|id[2]                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; NWire_rcv:MDC[1].M_IQ|d0                            ; NWire_rcv:MDC[1].M_IQ|d1                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.710 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[29]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[29]     ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; NWire_xmit:M_LRAudio|id[24]                         ; NWire_xmit:M_LRAudio|id[23]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; NWire_xmit:M_LRAudio|id[14]                         ; NWire_xmit:M_LRAudio|id[13]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; NWire_xmit:P_IQPWM|id[31]                           ; NWire_xmit:P_IQPWM|id[30]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[23]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[23]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; NWire_xmit:P_IQPWM|id[15]                           ; NWire_xmit:P_IQPWM|id[14]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; NWire_xmit:P_IQPWM|id[14]                           ; NWire_xmit:P_IQPWM|id[13]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; NWire_xmit:P_IQPWM|id[9]                            ; NWire_xmit:P_IQPWM|id[8]                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[31]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[31]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.711 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[22]               ; NWire_xmit:M_LRAudio|id[22]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.662 ns                 ;
; 0.718 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[35]                     ; NWire_rcv:MDC[1].M_IQ|idata[35]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.669 ns                 ;
; 0.719 ns                                ; NWire_rcv:MDC[1].M_IQ|d1                            ; NWire_rcv:MDC[1].M_IQ|d2                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.670 ns                 ;
; 0.719 ns                                ; NWire_rcv:MDC[2].M_IQ|data_cnt[5]                   ; NWire_rcv:MDC[2].M_IQ|data_cnt[5]         ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.670 ns                 ;
; 0.719 ns                                ; NWire_rcv:MDC[1].M_IQ|data_cnt[5]                   ; NWire_rcv:MDC[1].M_IQ|rcv_flag            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.670 ns                 ;
; 0.720 ns                                ; NWire_rcv:MDC[1].M_IQ|data_cnt[5]                   ; NWire_rcv:MDC[1].M_IQ|data_cnt[5]         ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.720 ns                                ; NWire_rcv:MDC[2].M_IQ|data_cnt[5]                   ; NWire_rcv:MDC[2].M_IQ|rcv_flag            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.720 ns                                ; NWire_rcv:P_MIC|data_cnt[3]                         ; NWire_rcv:P_MIC|data_cnt[3]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.721 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[35]                     ; NWire_rcv:MDC[1].M_IQ|rdata[34]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.672 ns                 ;
; 0.721 ns                                ; NWire_rcv:MDC[1].M_IQ|d1                            ; NWire_rcv:MDC[1].M_IQ|DBrise              ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.672 ns                 ;
; 0.723 ns                                ; NWire_rcv:P_MIC|d2                                  ; NWire_rcv:P_MIC|d3                        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.674 ns                 ;
; 0.723 ns                                ; NWire_rcv:P_MIC|d1                                  ; NWire_rcv:P_MIC|d2                        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.674 ns                 ;
; 0.723 ns                                ; NWire_rcv:P_MIC|d2                                  ; NWire_rcv:P_MIC|DBrise                    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.674 ns                 ;
; 0.723 ns                                ; NWire_rcv:MDC[0].M_IQ|data_cnt[4]                   ; NWire_rcv:MDC[0].M_IQ|rcv_flag            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.674 ns                 ;
; 0.724 ns                                ; NWire_rcv:MDC[2].M_IQ|d1                            ; NWire_rcv:MDC[2].M_IQ|d2                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.675 ns                 ;
; 0.724 ns                                ; NWire_rcv:MDC[3].M_IQ|data_cnt[4]                   ; NWire_rcv:MDC[3].M_IQ|rcv_flag            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.675 ns                 ;
; 0.731 ns                                ; NWire_rcv:MDC[3].M_IQ|d1                            ; NWire_rcv:MDC[3].M_IQ|d2                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.682 ns                 ;
; 0.732 ns                                ; NWire_rcv:MDC[2].M_IQ|DB_LEN[0][5]                  ; NWire_rcv:MDC[2].M_IQ|DB_LEN[1][5]        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[24]                     ; NWire_rcv:MDC[2].M_IQ|rdata[23]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; NWire_rcv:MDC[1].M_IQ|TB_state.TB_DB                ; NWire_rcv:MDC[1].M_IQ|TB_state.TB_CALC    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; NWire_rcv:MDC[3].M_IQ|tb_cnt[13]                    ; NWire_rcv:MDC[3].M_IQ|tb_cnt[13]          ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; NWire_rcv:MDC[0].M_IQ|rdata[38]                     ; NWire_rcv:MDC[0].M_IQ|rdata[37]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[25]                     ; NWire_rcv:MDC[1].M_IQ|rdata[24]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; HB_counter[25]                                      ; HB_counter[25]                            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; NWire_rcv:P_MIC|DBrise_cnt[4]                       ; NWire_rcv:P_MIC|DBrise_cnt[4]             ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; NWire_rcv:MDC[0].M_IQ|DB_LEN[0][13]                 ; NWire_rcv:MDC[0].M_IQ|DB_LEN[1][13]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; NWire_rcv:SPD|TB_state.TB_NEXT                      ; NWire_rcv:SPD|TB_state.TB_BIT             ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; NWire_rcv:SPD|tb_cnt[11]                            ; NWire_rcv:SPD|tb_cnt[11]                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[2].M_IQ|DBrise_cnt[5]                 ; NWire_rcv:MDC[2].M_IQ|DBrise_cnt[5]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[0].M_IQ|rdata[24]                     ; NWire_rcv:MDC[0].M_IQ|rdata[23]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[3].M_IQ|DB_LEN[1][13]                 ; NWire_rcv:MDC[3].M_IQ|DB_LEN[2][13]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[39]                     ; NWire_rcv:MDC[2].M_IQ|rdata[38]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[8]                      ; NWire_rcv:MDC[3].M_IQ|rdata[7]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[32]                     ; NWire_rcv:MDC[3].M_IQ|rdata[31]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[38]                     ; NWire_rcv:MDC[1].M_IQ|rdata[37]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[31]                     ; NWire_rcv:MDC[1].M_IQ|rdata[30]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[0].M_IQ|rdata[27]                     ; NWire_rcv:MDC[0].M_IQ|rdata[26]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[26]                     ; NWire_rcv:MDC[1].M_IQ|rdata[25]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[5]                      ; NWire_rcv:MDC[1].M_IQ|rdata[4]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[31]                     ; NWire_rcv:MDC[2].M_IQ|rdata[30]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[14]                     ; NWire_rcv:MDC[2].M_IQ|rdata[13]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[13]                     ; NWire_rcv:MDC[1].M_IQ|rdata[12]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[33]                     ; NWire_rcv:MDC[1].M_IQ|rdata[32]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[33]                     ; NWire_rcv:MDC[2].M_IQ|rdata[32]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:P_MIC|rdata[2]                            ; NWire_rcv:P_MIC|rdata[1]                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:P_MIC|rdata[14]                           ; NWire_rcv:P_MIC|rdata[13]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:P_MIC|rdata[1]                            ; NWire_rcv:P_MIC|rdata[0]                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[17]                     ; NWire_rcv:MDC[1].M_IQ|rdata[16]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:P_MIC|rdata[9]                            ; NWire_rcv:P_MIC|rdata[8]                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[0].M_IQ|DBrise_cnt[5]                 ; NWire_rcv:MDC[0].M_IQ|DBrise_cnt[5]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[0].M_IQ|DB_LEN[0][10]                 ; NWire_rcv:MDC[0].M_IQ|DB_LEN[1][10]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:P_MIC|DB_LEN[2][5]                        ; NWire_rcv:P_MIC|DB_LEN[3][5]              ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:P_MIC|DB_LEN[2][13]                       ; NWire_rcv:P_MIC|DB_LEN[3][13]             ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:P_MIC|DB_LEN[2][11]                       ; NWire_rcv:P_MIC|DB_LEN[3][11]             ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[0].M_IQ|TB_state.TB_DB                ; NWire_rcv:MDC[0].M_IQ|TB_state.TB_CALC    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[2].M_IQ|DB_LEN[2][5]                  ; NWire_rcv:MDC[2].M_IQ|DB_LEN[3][5]        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[2].M_IQ|DB_LEN[2][10]                 ; NWire_rcv:MDC[2].M_IQ|DB_LEN[3][10]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[2].M_IQ|DB_LEN[1][11]                 ; NWire_rcv:MDC[2].M_IQ|DB_LEN[2][11]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[32]                     ; NWire_rcv:MDC[1].M_IQ|rdata[31]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[23]                     ; NWire_rcv:MDC[1].M_IQ|rdata[22]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[3]                      ; NWire_rcv:MDC[1].M_IQ|rdata[2]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[19]                     ; NWire_rcv:MDC[1].M_IQ|rdata[18]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[2].M_IQ|d2                            ; NWire_rcv:MDC[2].M_IQ|DBrise              ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[37]                     ; NWire_rcv:MDC[1].M_IQ|rdata[36]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:P_MIC|rdata[12]                           ; NWire_rcv:P_MIC|rdata[11]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[22]                     ; NWire_rcv:MDC[1].M_IQ|rdata[21]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[7]                      ; NWire_rcv:MDC[3].M_IQ|rdata[6]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[2]                      ; NWire_rcv:MDC[1].M_IQ|rdata[1]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[0].M_IQ|rdata[30]                     ; NWire_rcv:MDC[0].M_IQ|rdata[29]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[46]                     ; NWire_rcv:MDC[1].M_IQ|rdata[45]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[0].M_IQ|rdata[29]                     ; NWire_rcv:MDC[0].M_IQ|rdata[28]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[10]                     ; NWire_rcv:MDC[3].M_IQ|rdata[9]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[9]                      ; NWire_rcv:MDC[3].M_IQ|rdata[8]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:P_MIC|DB_LEN[2][4]                        ; NWire_rcv:P_MIC|DB_LEN[3][4]              ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.735 ns                                ; NWire_rcv:MDC[2].M_IQ|DB_LEN[0][10]                 ; NWire_rcv:MDC[2].M_IQ|DB_LEN[1][10]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[40]                     ; NWire_rcv:MDC[2].M_IQ|rdata[39]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[4]                      ; NWire_rcv:MDC[1].M_IQ|rdata[3]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[32]                     ; NWire_rcv:MDC[2].M_IQ|rdata[31]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[15]                     ; NWire_rcv:MDC[1].M_IQ|rdata[14]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[27]                     ; NWire_rcv:MDC[2].M_IQ|rdata[26]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; NWire_rcv:P_MIC|rdata[8]                            ; NWire_rcv:P_MIC|rdata[7]                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[3]                      ; NWire_rcv:MDC[3].M_IQ|rdata[2]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[11]                     ; NWire_rcv:MDC[1].M_IQ|rdata[10]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[14]                     ; NWire_rcv:MDC[1].M_IQ|rdata[13]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[42]                     ; NWire_rcv:MDC[1].M_IQ|rdata[41]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[1]                      ; NWire_rcv:MDC[1].M_IQ|rdata[0]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[29]                     ; NWire_rcv:MDC[2].M_IQ|rdata[28]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[33]                     ; NWire_rcv:MDC[3].M_IQ|rdata[32]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; NWire_rcv:P_MIC|rdata[10]                           ; NWire_rcv:P_MIC|rdata[9]                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; NWire_rcv:MDC[0].M_IQ|DB_LEN[2][10]                 ; NWire_rcv:MDC[0].M_IQ|DB_LEN[3][10]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; NWire_rcv:MDC[0].M_IQ|DB_LEN[2][12]                 ; NWire_rcv:MDC[0].M_IQ|DB_LEN[3][12]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.736 ns                                ; NWire_rcv:MDC[1].M_IQ|DBrise_cnt[5]                 ; NWire_rcv:MDC[1].M_IQ|DBrise_cnt[5]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.687 ns                 ;
; 0.736 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[24]                     ; NWire_rcv:MDC[1].M_IQ|rdata[23]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.687 ns                 ;
; 0.736 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[36]                     ; NWire_rcv:MDC[2].M_IQ|rdata[35]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.687 ns                 ;
; 0.736 ns                                ; NWire_rcv:P_MIC|rdata[3]                            ; NWire_rcv:P_MIC|rdata[2]                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.687 ns                 ;
; 0.736 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[10]                     ; NWire_rcv:MDC[1].M_IQ|rdata[9]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.687 ns                 ;
; 0.736 ns                                ; NWire_rcv:MDC[0].M_IQ|DB_LEN[1][9]                  ; NWire_rcv:MDC[0].M_IQ|DB_LEN[2][9]        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.687 ns                 ;
; 0.736 ns                                ; NWire_xmit:P_IQPWM|NW_state.NW_DATA_Q4              ; NWire_xmit:P_IQPWM|iack                   ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.687 ns                 ;
; 0.739 ns                                ; NWire_rcv:SPD|DBrise_cnt[4]                         ; NWire_rcv:SPD|DBrise_cnt[4]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.690 ns                 ;
; 0.743 ns                                ; NWire_rcv:MDC[0].M_IQ|tb_cnt[13]                    ; NWire_rcv:MDC[0].M_IQ|tb_cnt[13]          ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.694 ns                 ;
; 0.743 ns                                ; NWire_rcv:P_MIC|tb_cnt[13]                          ; NWire_rcv:P_MIC|tb_cnt[13]                ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.694 ns                 ;
; 0.745 ns                                ; NWire_rcv:MDC[3].M_IQ|DB_LEN[0][1]                  ; NWire_rcv:MDC[3].M_IQ|DB_LEN[1][1]        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.696 ns                 ;
; 0.745 ns                                ; NWire_rcv:P_MIC|TB_state.TB_IDLE                    ; NWire_rcv:P_MIC|TB_state.TB_DB            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.696 ns                 ;
; 0.746 ns                                ; NWire_xmit:P_IQPWM|bcnt[7]                          ; NWire_xmit:P_IQPWM|bcnt[7]                ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.697 ns                 ;
; 0.747 ns                                ; NWire_rcv:MDC[3].M_IQ|DB_LEN[2][3]                  ; NWire_rcv:MDC[3].M_IQ|DB_LEN[3][3]        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.698 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                           ;            ;            ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PHY_MDIO_clk'                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------+--------------+--------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                                  ; From Clock   ; To Clock     ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------+--------------+--------------+----------------------------+----------------------------+--------------------------+
; 0.646 ns                                ; EEPROM:EEPROM_inst|CS                               ; EEPROM:EEPROM_inst|CS               ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[41]                 ; EEPROM:EEPROM_inst|EEPROM_write[41] ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EEPROM:EEPROM_inst|SCK                              ; EEPROM:EEPROM_inst|SCK              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|temp_address[0]                      ; MDIO:MDIO_inst|temp_address[0]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|MDIO2                                ; MDIO:MDIO_inst|MDIO2                ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|MDIO                                 ; MDIO:MDIO_inst|MDIO                 ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|address[2]                           ; MDIO:MDIO_inst|address[2]           ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|address[0]                           ; MDIO:MDIO_inst|address[0]           ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|address[1]                           ; MDIO:MDIO_inst|address[1]           ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|address2[1]                          ; MDIO:MDIO_inst|address2[1]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|address2[2]                          ; MDIO:MDIO_inst|address2[2]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|address2[0]                          ; MDIO:MDIO_inst|address2[0]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EEPROM:EEPROM_inst|IP_flag                          ; EEPROM:EEPROM_inst|IP_flag          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|previous_speed                       ; MDIO:MDIO_inst|previous_speed       ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|write[3]                             ; MDIO:MDIO_inst|write[3]             ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|write[1]                             ; MDIO:MDIO_inst|write[1]             ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|write[2]                             ; MDIO:MDIO_inst|write[2]             ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|read[1]                              ; MDIO:MDIO_inst|read[1]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|read[0]                              ; MDIO:MDIO_inst|read[0]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|read[2]                              ; MDIO:MDIO_inst|read[2]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EEPROM:EEPROM_inst|MAC_ready                        ; EEPROM:EEPROM_inst|MAC_ready        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|write_done                           ; MDIO:MDIO_inst|write_done           ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|read_done                            ; MDIO:MDIO_inst|read_done            ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.705 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[43]                 ; EEPROM:EEPROM_inst|EEPROM_write[44] ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.656 ns                 ;
; 0.705 ns                                ; MDIO:MDIO_inst|temp_reg_data[1]                     ; MDIO:MDIO_inst|temp_reg_data[2]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.656 ns                 ;
; 0.706 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[45]                 ; EEPROM:EEPROM_inst|EEPROM_write[46] ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.707 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[5]                   ; EEPROM:EEPROM_inst|EEPROM_read[6]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[42]                 ; EEPROM:EEPROM_inst|EEPROM_write[43] ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[14]                  ; EEPROM:EEPROM_inst|EEPROM_read[15]  ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; MDIO:MDIO_inst|temp_address[3]                      ; MDIO:MDIO_inst|temp_address[4]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.708 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[9]                   ; EEPROM:EEPROM_inst|EEPROM_read[10]  ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[10]                  ; EEPROM:EEPROM_inst|EEPROM_read[11]  ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[12]                  ; EEPROM:EEPROM_inst|EEPROM_read[13]  ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[13]                  ; EEPROM:EEPROM_inst|EEPROM_read[14]  ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; MDIO:MDIO_inst|temp_reg_data[2]                     ; MDIO:MDIO_inst|temp_reg_data[3]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.709 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[3]                   ; EEPROM:EEPROM_inst|EEPROM_read[4]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[8]                   ; EEPROM:EEPROM_inst|EEPROM_read[9]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[11]                  ; EEPROM:EEPROM_inst|EEPROM_read[12]  ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; MDIO:MDIO_inst|temp_reg_data[0]                     ; MDIO:MDIO_inst|temp_reg_data[1]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; MDIO:MDIO_inst|temp_reg_data[6]                     ; MDIO:MDIO_inst|register_data[6]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.710 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[44]                 ; EEPROM:EEPROM_inst|EEPROM_write[45] ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; MDIO:MDIO_inst|temp_address[2]                      ; MDIO:MDIO_inst|temp_address[3]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.719 ns                                ; MDIO:MDIO_inst|temp_address[0]                      ; MDIO:MDIO_inst|temp_address[1]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.670 ns                 ;
; 0.719 ns                                ; EEPROM:EEPROM_inst|This_MAC[32]                     ; EEPROM:EEPROM_inst|This_MAC[33]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.670 ns                 ;
; 0.719 ns                                ; MDIO:MDIO_inst|temp_reg_data[3]                     ; MDIO:MDIO_inst|register_data[3]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.670 ns                 ;
; 0.720 ns                                ; MDIO:MDIO_inst|preamble2[5]                         ; MDIO:MDIO_inst|preamble2[5]         ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.720 ns                                ; MDIO:MDIO_inst|temp_reg_data[5]                     ; MDIO:MDIO_inst|register_data[5]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.721 ns                                ; MDIO:MDIO_inst|address[2]                           ; MDIO:MDIO_inst|address[0]           ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.672 ns                 ;
; 0.721 ns                                ; MDIO:MDIO_inst|preamble[6]                          ; MDIO:MDIO_inst|preamble[6]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.672 ns                 ;
; 0.721 ns                                ; MDIO:MDIO_inst|temp_reg_data[3]                     ; MDIO:MDIO_inst|temp_reg_data[4]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.672 ns                 ;
; 0.722 ns                                ; MDIO:MDIO_inst|temp_reg_data[5]                     ; MDIO:MDIO_inst|temp_reg_data[6]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.673 ns                 ;
; 0.734 ns                                ; EEPROM:EEPROM_inst|This_MAC[12]                     ; EEPROM:EEPROM_inst|This_MAC[13]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.735 ns                                ; EEPROM:EEPROM_inst|This_MAC[13]                     ; EEPROM:EEPROM_inst|This_MAC[14]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; EEPROM:EEPROM_inst|This_MAC[4]                      ; EEPROM:EEPROM_inst|This_MAC[5]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.738 ns                                ; MDIO:MDIO_inst|address[1]                           ; MDIO:MDIO_inst|address[2]           ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.689 ns                 ;
; 0.745 ns                                ; MDIO:MDIO_inst|read_count[4]                        ; MDIO:MDIO_inst|read_count[4]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.696 ns                 ;
; 0.747 ns                                ; EEPROM:EEPROM_inst|This_MAC[26]                     ; EEPROM:EEPROM_inst|This_MAC[27]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.698 ns                 ;
; 0.757 ns                                ; EEPROM:EEPROM_inst|shift_count[5]                   ; EEPROM:EEPROM_inst|shift_count[5]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.708 ns                 ;
; 0.760 ns                                ; EEPROM:EEPROM_inst|This_IP[5]                       ; EEPROM:EEPROM_inst|This_IP[6]       ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.711 ns                 ;
; 0.765 ns                                ; EEPROM:EEPROM_inst|This_IP[1]                       ; EEPROM:EEPROM_inst|This_IP[2]       ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.716 ns                 ;
; 0.865 ns                                ; MDIO:MDIO_inst|temp_address[1]                      ; MDIO:MDIO_inst|temp_address[2]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.816 ns                 ;
; 0.882 ns                                ; EEPROM:EEPROM_inst|This_MAC[23]                     ; EEPROM:EEPROM_inst|This_MAC[24]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.050 ns                  ; 0.832 ns                 ;
; 0.887 ns                                ; MDIO:MDIO_inst|temp_reg_data[4]                     ; MDIO:MDIO_inst|temp_reg_data[5]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.838 ns                 ;
; 0.901 ns                                ; EEPROM:EEPROM_inst|This_MAC[42]                     ; EEPROM:EEPROM_inst|This_MAC[43]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.852 ns                 ;
; 0.903 ns                                ; EEPROM:EEPROM_inst|This_MAC[17]                     ; EEPROM:EEPROM_inst|This_MAC[18]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.854 ns                 ;
; 0.905 ns                                ; EEPROM:EEPROM_inst|This_MAC[16]                     ; EEPROM:EEPROM_inst|This_MAC[17]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.856 ns                 ;
; 0.905 ns                                ; EEPROM:EEPROM_inst|This_IP[12]                      ; EEPROM:EEPROM_inst|This_IP[13]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.856 ns                 ;
; 0.906 ns                                ; EEPROM:EEPROM_inst|This_MAC[30]                     ; EEPROM:EEPROM_inst|This_MAC[31]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.857 ns                 ;
; 0.913 ns                                ; EEPROM:EEPROM_inst|This_MAC[18]                     ; EEPROM:EEPROM_inst|This_MAC[19]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.864 ns                 ;
; 0.914 ns                                ; EEPROM:EEPROM_inst|This_MAC[29]                     ; EEPROM:EEPROM_inst|This_MAC[30]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.865 ns                 ;
; 0.914 ns                                ; EEPROM:EEPROM_inst|This_MAC[41]                     ; EEPROM:EEPROM_inst|This_MAC[42]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.865 ns                 ;
; 0.915 ns                                ; EEPROM:EEPROM_inst|This_MAC[28]                     ; EEPROM:EEPROM_inst|This_MAC[29]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.866 ns                 ;
; 0.915 ns                                ; EEPROM:EEPROM_inst|This_MAC[6]                      ; EEPROM:EEPROM_inst|This_MAC[7]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.866 ns                 ;
; 0.915 ns                                ; EEPROM:EEPROM_inst|This_MAC[5]                      ; EEPROM:EEPROM_inst|This_MAC[6]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.866 ns                 ;
; 0.915 ns                                ; EEPROM:EEPROM_inst|This_MAC[37]                     ; EEPROM:EEPROM_inst|This_MAC[38]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.866 ns                 ;
; 0.915 ns                                ; EEPROM:EEPROM_inst|This_MAC[38]                     ; EEPROM:EEPROM_inst|This_MAC[39]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.866 ns                 ;
; 0.916 ns                                ; EEPROM:EEPROM_inst|This_MAC[20]                     ; EEPROM:EEPROM_inst|This_MAC[21]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.867 ns                 ;
; 0.916 ns                                ; EEPROM:EEPROM_inst|This_MAC[46]                     ; EEPROM:EEPROM_inst|This_MAC[47]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.867 ns                 ;
; 0.916 ns                                ; EEPROM:EEPROM_inst|This_MAC[40]                     ; EEPROM:EEPROM_inst|This_MAC[41]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.867 ns                 ;
; 0.917 ns                                ; EEPROM:EEPROM_inst|This_IP[28]                      ; EEPROM:EEPROM_inst|This_IP[29]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.868 ns                 ;
; 0.918 ns                                ; EEPROM:EEPROM_inst|This_MAC[22]                     ; EEPROM:EEPROM_inst|This_MAC[23]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.869 ns                 ;
; 0.920 ns                                ; EEPROM:EEPROM_inst|This_MAC[33]                     ; EEPROM:EEPROM_inst|This_MAC[34]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.871 ns                 ;
; 0.921 ns                                ; EEPROM:EEPROM_inst|This_IP[7]                       ; EEPROM:EEPROM_inst|This_IP[8]       ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.872 ns                 ;
; 0.922 ns                                ; EEPROM:EEPROM_inst|This_IP[9]                       ; EEPROM:EEPROM_inst|This_IP[10]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.873 ns                 ;
; 0.926 ns                                ; EEPROM:EEPROM_inst|This_MAC[0]                      ; EEPROM:EEPROM_inst|This_MAC[1]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.877 ns                 ;
; 0.927 ns                                ; EEPROM:EEPROM_inst|This_MAC[11]                     ; EEPROM:EEPROM_inst|This_MAC[12]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.878 ns                 ;
; 0.928 ns                                ; EEPROM:EEPROM_inst|This_MAC[9]                      ; EEPROM:EEPROM_inst|This_MAC[10]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.879 ns                 ;
; 0.929 ns                                ; EEPROM:EEPROM_inst|This_MAC[1]                      ; EEPROM:EEPROM_inst|This_MAC[2]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.880 ns                 ;
; 0.930 ns                                ; EEPROM:EEPROM_inst|This_MAC[14]                     ; EEPROM:EEPROM_inst|This_MAC[15]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.881 ns                 ;
; 0.989 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[2]                   ; EEPROM:EEPROM_inst|EEPROM_read[3]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.940 ns                 ;
; 1.015 ns                                ; MDIO:MDIO_inst|address[1]                           ; MDIO:MDIO_inst|address[0]           ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.966 ns                 ;
; 1.018 ns                                ; MDIO:MDIO_inst|read[2]                              ; MDIO:MDIO_inst|MDIO2                ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.969 ns                 ;
; 1.033 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[7]                   ; EEPROM:EEPROM_inst|EEPROM_read[8]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.984 ns                 ;
; 1.033 ns                                ; EEPROM:EEPROM_inst|This_IP[22]                      ; EEPROM:EEPROM_inst|This_IP[23]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.984 ns                 ;
; 1.034 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[1]                   ; EEPROM:EEPROM_inst|EEPROM_read[2]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.985 ns                 ;
; 1.044 ns                                ; EEPROM:EEPROM_inst|This_IP[30]                      ; EEPROM:EEPROM_inst|This_IP[31]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.995 ns                 ;
; 1.046 ns                                ; MDIO:MDIO_inst|address[0]                           ; MDIO:MDIO_inst|address[2]           ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.997 ns                 ;
; 1.047 ns                                ; EEPROM:EEPROM_inst|This_IP[20]                      ; EEPROM:EEPROM_inst|This_IP[21]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.998 ns                 ;
; 1.050 ns                                ; EEPROM:EEPROM_inst|This_IP[17]                      ; EEPROM:EEPROM_inst|This_IP[18]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.001 ns                 ;
; 1.053 ns                                ; MDIO:MDIO_inst|address2[0]                          ; MDIO:MDIO_inst|address2[1]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.004 ns                 ;
; 1.059 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[4]                   ; EEPROM:EEPROM_inst|EEPROM_read[5]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.059 ns                                ; MDIO:MDIO_inst|preamble[4]                          ; MDIO:MDIO_inst|preamble[4]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.059 ns                                ; MDIO:MDIO_inst|preamble2[2]                         ; MDIO:MDIO_inst|preamble2[2]         ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.059 ns                                ; MDIO:MDIO_inst|preamble2[0]                         ; MDIO:MDIO_inst|preamble2[0]         ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.060 ns                                ; MDIO:MDIO_inst|read_count[0]                        ; MDIO:MDIO_inst|read_count[0]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.011 ns                 ;
; 1.061 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[6]                   ; EEPROM:EEPROM_inst|EEPROM_read[7]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.012 ns                 ;
; 1.061 ns                                ; MDIO:MDIO_inst|preamble[2]                          ; MDIO:MDIO_inst|preamble[2]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.012 ns                 ;
; 1.061 ns                                ; MDIO:MDIO_inst|preamble2[4]                         ; MDIO:MDIO_inst|preamble2[4]         ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.012 ns                 ;
; 1.062 ns                                ; MDIO:MDIO_inst|read_count[2]                        ; MDIO:MDIO_inst|read_count[2]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.013 ns                 ;
; 1.063 ns                                ; MDIO:MDIO_inst|preamble[0]                          ; MDIO:MDIO_inst|preamble[0]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.014 ns                 ;
; 1.065 ns                                ; EEPROM:EEPROM_inst|This_IP[27]                      ; EEPROM:EEPROM_inst|This_IP[28]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.016 ns                 ;
; 1.069 ns                                ; EEPROM:EEPROM_inst|This_IP[24]                      ; EEPROM:EEPROM_inst|This_IP[25]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.020 ns                 ;
; 1.071 ns                                ; MDIO:MDIO_inst|preamble2[1]                         ; MDIO:MDIO_inst|preamble2[1]         ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.022 ns                 ;
; 1.075 ns                                ; MDIO:MDIO_inst|write[3]                             ; MDIO:MDIO_inst|write[1]             ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.026 ns                 ;
; 1.078 ns                                ; MDIO:MDIO_inst|preamble[3]                          ; MDIO:MDIO_inst|preamble[3]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.029 ns                 ;
; 1.079 ns                                ; MDIO:MDIO_inst|preamble[5]                          ; MDIO:MDIO_inst|preamble[5]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.030 ns                 ;
; 1.079 ns                                ; MDIO:MDIO_inst|read_count[1]                        ; MDIO:MDIO_inst|read_count[1]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.030 ns                 ;
; 1.080 ns                                ; MDIO:MDIO_inst|preamble2[3]                         ; MDIO:MDIO_inst|preamble2[3]         ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.031 ns                 ;
; 1.080 ns                                ; MDIO:MDIO_inst|loop_count[3]                        ; MDIO:MDIO_inst|loop_count[3]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.031 ns                 ;
; 1.081 ns                                ; MDIO:MDIO_inst|read_count[3]                        ; MDIO:MDIO_inst|read_count[3]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.032 ns                 ;
; 1.082 ns                                ; EEPROM:EEPROM_inst|shift_count[2]                   ; EEPROM:EEPROM_inst|shift_count[2]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.033 ns                 ;
; 1.084 ns                                ; MDIO:MDIO_inst|loop_count[0]                        ; MDIO:MDIO_inst|loop_count[0]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.035 ns                 ;
; 1.084 ns                                ; MDIO:MDIO_inst|write[1]                             ; MDIO:MDIO_inst|write[2]             ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.035 ns                 ;
; 1.085 ns                                ; MDIO:MDIO_inst|loop_count[2]                        ; MDIO:MDIO_inst|loop_count[2]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.036 ns                 ;
; 1.088 ns                                ; MDIO:MDIO_inst|preamble[1]                          ; MDIO:MDIO_inst|preamble[1]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.039 ns                 ;
; 1.097 ns                                ; MDIO:MDIO_inst|address[0]                           ; MDIO:MDIO_inst|address[1]           ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.048 ns                 ;
; 1.097 ns                                ; MDIO:MDIO_inst|loop_count[1]                        ; MDIO:MDIO_inst|loop_count[1]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.048 ns                 ;
; 1.099 ns                                ; MDIO:MDIO_inst|loop_count[4]                        ; MDIO:MDIO_inst|loop_count[4]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.050 ns                 ;
; 1.100 ns                                ; EEPROM:EEPROM_inst|shift_count[1]                   ; EEPROM:EEPROM_inst|shift_count[1]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.051 ns                 ;
; 1.102 ns                                ; EEPROM:EEPROM_inst|This_MAC[36]                     ; EEPROM:EEPROM_inst|This_MAC[37]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.050 ns                  ; 1.052 ns                 ;
; 1.116 ns                                ; EEPROM:EEPROM_inst|shift_count[3]                   ; EEPROM:EEPROM_inst|shift_count[3]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.067 ns                 ;
; 1.132 ns                                ; EEPROM:EEPROM_inst|shift_count[4]                   ; EEPROM:EEPROM_inst|shift_count[4]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.083 ns                 ;
; 1.137 ns                                ; EEPROM:EEPROM_inst|shift_count[0]                   ; EEPROM:EEPROM_inst|shift_count[0]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.088 ns                 ;
; 1.155 ns                                ; EEPROM:EEPROM_inst|This_IP[14]                      ; EEPROM:EEPROM_inst|This_IP[15]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.106 ns                 ;
; 1.165 ns                                ; EEPROM:EEPROM_inst|EEPROM[3]                        ; EEPROM:EEPROM_inst|EEPROM[1]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.060 ns                  ; 1.105 ns                 ;
; 1.176 ns                                ; MDIO:MDIO_inst|read[0]                              ; MDIO:MDIO_inst|read[2]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.127 ns                 ;
; 1.181 ns                                ; EEPROM:EEPROM_inst|SI                               ; EEPROM:EEPROM_inst|SI               ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.132 ns                 ;
; 1.181 ns                                ; EEPROM:EEPROM_inst|This_IP[19]                      ; EEPROM:EEPROM_inst|This_IP[20]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.048 ns                  ; 1.133 ns                 ;
; 1.181 ns                                ; EEPROM:EEPROM_inst|This_IP[26]                      ; EEPROM:EEPROM_inst|This_IP[27]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.132 ns                 ;
; 1.183 ns                                ; EEPROM:EEPROM_inst|This_IP[29]                      ; EEPROM:EEPROM_inst|This_IP[30]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.134 ns                 ;
; 1.188 ns                                ; EEPROM:EEPROM_inst|This_IP[21]                      ; EEPROM:EEPROM_inst|This_IP[22]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.139 ns                 ;
; 1.202 ns                                ; MDIO:MDIO_inst|write[0]                             ; MDIO:MDIO_inst|preamble[2]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.153 ns                 ;
; 1.202 ns                                ; MDIO:MDIO_inst|write[0]                             ; MDIO:MDIO_inst|preamble[3]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.153 ns                 ;
; 1.202 ns                                ; MDIO:MDIO_inst|write[0]                             ; MDIO:MDIO_inst|preamble[0]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.153 ns                 ;
; 1.202 ns                                ; MDIO:MDIO_inst|write[0]                             ; MDIO:MDIO_inst|preamble[1]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.153 ns                 ;
; 1.202 ns                                ; MDIO:MDIO_inst|write[0]                             ; MDIO:MDIO_inst|preamble[4]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.153 ns                 ;
; 1.202 ns                                ; MDIO:MDIO_inst|write[0]                             ; MDIO:MDIO_inst|preamble[5]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.153 ns                 ;
; 1.202 ns                                ; MDIO:MDIO_inst|write[0]                             ; MDIO:MDIO_inst|preamble[6]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.153 ns                 ;
; 1.216 ns                                ; MDIO:MDIO_inst|write[0]                             ; MDIO:MDIO_inst|write[0]             ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.167 ns                 ;
; 1.221 ns                                ; EEPROM:EEPROM_inst|EEPROM[0]                        ; EEPROM:EEPROM_inst|IP_flag          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.172 ns                 ;
; 1.223 ns                                ; EEPROM:EEPROM_inst|This_IP[8]                       ; EEPROM:EEPROM_inst|This_IP[9]       ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.174 ns                 ;
; 1.233 ns                                ; EEPROM:EEPROM_inst|This_IP[2]                       ; EEPROM:EEPROM_inst|This_IP[3]       ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.184 ns                 ;
; 1.237 ns                                ; MDIO:MDIO_inst|write[3]                             ; MDIO:MDIO_inst|write[2]             ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.188 ns                 ;
; 1.248 ns                                ; MDIO:MDIO_inst|read[1]                              ; MDIO:MDIO_inst|temp_address[1]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.199 ns                 ;
; 1.249 ns                                ; MDIO:MDIO_inst|read[1]                              ; MDIO:MDIO_inst|temp_address[2]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.200 ns                 ;
; 1.255 ns                                ; EEPROM:EEPROM_inst|EEPROM[3]                        ; EEPROM:EEPROM_inst|EEPROM_write[41] ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.206 ns                 ;
; 1.259 ns                                ; MDIO:MDIO_inst|read[1]                              ; MDIO:MDIO_inst|temp_address[3]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.210 ns                 ;
; 1.261 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[46]                 ; EEPROM:EEPROM_inst|EEPROM_write[47] ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.052 ns                  ; 1.209 ns                 ;
; 1.265 ns                                ; MDIO:MDIO_inst|read[1]                              ; MDIO:MDIO_inst|temp_address[4]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.216 ns                 ;
; 1.272 ns                                ; EEPROM:EEPROM_inst|This_IP[4]                       ; EEPROM:EEPROM_inst|This_IP[5]       ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.223 ns                 ;
; 1.280 ns                                ; MDIO:MDIO_inst|write[0]                             ; MDIO:MDIO_inst|write[2]             ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.231 ns                 ;
; 1.281 ns                                ; MDIO:MDIO_inst|write[0]                             ; MDIO:MDIO_inst|write[1]             ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.232 ns                 ;
; 1.282 ns                                ; EEPROM:EEPROM_inst|This_MAC[2]                      ; EEPROM:EEPROM_inst|This_MAC[3]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.052 ns                  ; 1.230 ns                 ;
; 1.288 ns                                ; EEPROM:EEPROM_inst|This_MAC[19]                     ; EEPROM:EEPROM_inst|This_MAC[20]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.052 ns                  ; 1.236 ns                 ;
; 1.299 ns                                ; EEPROM:EEPROM_inst|This_MAC[21]                     ; EEPROM:EEPROM_inst|This_MAC[22]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.250 ns                 ;
; 1.305 ns                                ; EEPROM:EEPROM_inst|This_IP[25]                      ; EEPROM:EEPROM_inst|This_IP[26]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.256 ns                 ;
; 1.306 ns                                ; EEPROM:EEPROM_inst|This_IP[13]                      ; EEPROM:EEPROM_inst|This_IP[14]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.257 ns                 ;
; 1.322 ns                                ; EEPROM:EEPROM_inst|This_MAC[35]                     ; EEPROM:EEPROM_inst|This_MAC[36]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.273 ns                 ;
; 1.324 ns                                ; MDIO:MDIO_inst|read[2]                              ; MDIO:MDIO_inst|read[0]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.275 ns                 ;
; 1.335 ns                                ; MDIO:MDIO_inst|read[1]                              ; MDIO:MDIO_inst|read[0]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.286 ns                 ;
; 1.336 ns                                ; EEPROM:EEPROM_inst|This_MAC[7]                      ; EEPROM:EEPROM_inst|This_MAC[8]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.287 ns                 ;
; 1.337 ns                                ; MDIO:MDIO_inst|read[1]                              ; MDIO:MDIO_inst|read[2]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.288 ns                 ;
; 1.339 ns                                ; MDIO:MDIO_inst|previous_speed                       ; MDIO:MDIO_inst|write_done           ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.290 ns                 ;
; 1.343 ns                                ; EEPROM:EEPROM_inst|This_IP[11]                      ; EEPROM:EEPROM_inst|This_IP[12]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.294 ns                 ;
; 1.349 ns                                ; MDIO:MDIO_inst|read[0]                              ; MDIO:MDIO_inst|MDIO2                ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.300 ns                 ;
; 1.364 ns                                ; MDIO:MDIO_inst|read[0]                              ; MDIO:MDIO_inst|preamble2[1]         ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.050 ns                  ; 1.314 ns                 ;
; 1.364 ns                                ; MDIO:MDIO_inst|read[0]                              ; MDIO:MDIO_inst|preamble2[2]         ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.050 ns                  ; 1.314 ns                 ;
; 1.364 ns                                ; MDIO:MDIO_inst|read[0]                              ; MDIO:MDIO_inst|preamble2[0]         ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.050 ns                  ; 1.314 ns                 ;
; 1.364 ns                                ; MDIO:MDIO_inst|read[0]                              ; MDIO:MDIO_inst|preamble2[3]         ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.050 ns                  ; 1.314 ns                 ;
; 1.364 ns                                ; MDIO:MDIO_inst|read[0]                              ; MDIO:MDIO_inst|preamble2[5]         ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.050 ns                  ; 1.314 ns                 ;
; 1.364 ns                                ; MDIO:MDIO_inst|read[0]                              ; MDIO:MDIO_inst|preamble2[4]         ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.050 ns                  ; 1.314 ns                 ;
; 1.364 ns                                ; MDIO:MDIO_inst|read[0]                              ; MDIO:MDIO_inst|read_count[0]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.050 ns                  ; 1.314 ns                 ;
; 1.364 ns                                ; MDIO:MDIO_inst|read[0]                              ; MDIO:MDIO_inst|read_count[1]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.050 ns                  ; 1.314 ns                 ;
; 1.364 ns                                ; MDIO:MDIO_inst|read[0]                              ; MDIO:MDIO_inst|read_count[2]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.050 ns                  ; 1.314 ns                 ;
; 1.364 ns                                ; MDIO:MDIO_inst|read[0]                              ; MDIO:MDIO_inst|read_count[3]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.050 ns                  ; 1.314 ns                 ;
; 1.364 ns                                ; MDIO:MDIO_inst|read[0]                              ; MDIO:MDIO_inst|read_count[4]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.050 ns                  ; 1.314 ns                 ;
; 1.365 ns                                ; EEPROM:EEPROM_inst|This_MAC[39]                     ; EEPROM:EEPROM_inst|This_MAC[40]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.048 ns                  ; 1.317 ns                 ;
; 1.383 ns                                ; MDIO:MDIO_inst|read[0]                              ; MDIO:MDIO_inst|read[1]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.334 ns                 ;
; 1.386 ns                                ; EEPROM:EEPROM_inst|EEPROM[1]                        ; EEPROM:EEPROM_inst|EEPROM_write[41] ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.038 ns                  ; 1.348 ns                 ;
; 1.388 ns                                ; EEPROM:EEPROM_inst|This_MAC[44]                     ; EEPROM:EEPROM_inst|This_MAC[45]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.339 ns                 ;
; 1.391 ns                                ; EEPROM:EEPROM_inst|This_MAC[34]                     ; EEPROM:EEPROM_inst|This_MAC[35]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.342 ns                 ;
; 1.395 ns                                ; MDIO:MDIO_inst|write[1]                             ; MDIO:MDIO_inst|write[3]             ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.346 ns                 ;
; 1.416 ns                                ; EEPROM:EEPROM_inst|This_MAC[43]                     ; EEPROM:EEPROM_inst|This_MAC[44]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.050 ns                  ; 1.366 ns                 ;
; 1.425 ns                                ; EEPROM:EEPROM_inst|shift_count[5]                   ; EEPROM:EEPROM_inst|EEPROM[2]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.048 ns                  ; 1.377 ns                 ;
; 1.432 ns                                ; EEPROM:EEPROM_inst|This_IP[23]                      ; EEPROM:EEPROM_inst|This_IP[24]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.383 ns                 ;
; 1.464 ns                                ; EEPROM:EEPROM_inst|EEPROM[2]                        ; EEPROM:EEPROM_inst|EEPROM[0]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.050 ns                  ; 1.414 ns                 ;
; 1.503 ns                                ; EEPROM:EEPROM_inst|EEPROM[0]                        ; EEPROM:EEPROM_inst|EEPROM_write[41] ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.037 ns                  ; 1.466 ns                 ;
; 1.504 ns                                ; MDIO:MDIO_inst|mask[6]                              ; MDIO:MDIO_inst|mask[6]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.455 ns                 ;
; 1.509 ns                                ; MDIO:MDIO_inst|write[2]                             ; MDIO:MDIO_inst|write[3]             ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.460 ns                 ;
; 1.529 ns                                ; MDIO:MDIO_inst|preamble2[5]                         ; MDIO:MDIO_inst|preamble2[0]         ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.480 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                     ;              ;              ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------+--------------+--------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PHY_RX_CLOCK'                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------+--------------+--------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                                        ; From Clock   ; To Clock     ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------+--------------+--------------+----------------------------+----------------------------+--------------------------+
; -2.316 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[98]                   ; Rx_MAC:Rx_MAC_inst|FromPort[2]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.998 ns                   ; 0.682 ns                 ;
; -2.313 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[107]                  ; Rx_MAC:Rx_MAC_inst|FromMAC[43]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.998 ns                   ; 0.685 ns                 ;
; -2.313 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[83]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[19]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.997 ns                   ; 0.684 ns                 ;
; -2.313 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[86]                   ; Rx_MAC:Rx_MAC_inst|ToPort[6]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.998 ns                   ; 0.685 ns                 ;
; -2.312 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[1]                    ; Rx_MAC:Rx_MAC_inst|ping_data[48][1]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.997 ns                   ; 0.685 ns                 ;
; -2.312 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[6]                    ; Rx_MAC:Rx_MAC_inst|ping_data[48][6]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.997 ns                   ; 0.685 ns                 ;
; -2.311 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[110]                  ; Rx_MAC:Rx_MAC_inst|FromMAC[46]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.997 ns                   ; 0.686 ns                 ;
; -2.302 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[71]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[7]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.997 ns                   ; 0.695 ns                 ;
; -2.300 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[70]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[6]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.998 ns                   ; 0.698 ns                 ;
; -2.300 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[0]                    ; Rx_MAC:Rx_MAC_inst|ping_data[6][0]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.996 ns                   ; 0.696 ns                 ;
; -2.299 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[68]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[4]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.998 ns                   ; 0.699 ns                 ;
; -2.299 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[8]                    ; Rx_MAC:Rx_MAC_inst|To_IP[8]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.996 ns                   ; 0.697 ns                 ;
; -2.298 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[69]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[5]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.996 ns                   ; 0.698 ns                 ;
; -2.296 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[73]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[9]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.996 ns                   ; 0.700 ns                 ;
; -2.287 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[78]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[14]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.998 ns                   ; 0.711 ns                 ;
; -2.287 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[5]                    ; Rx_MAC:Rx_MAC_inst|ping_data[48][5]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.997 ns                   ; 0.710 ns                 ;
; -2.271 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[49]                   ; Rx_MAC:Rx_MAC_inst|FromIP[17]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.996 ns                   ; 0.725 ns                 ;
; -2.263 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[50]                   ; Rx_MAC:Rx_MAC_inst|FromIP[18]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.996 ns                   ; 0.733 ns                 ;
; -2.155 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[108]                  ; Rx_MAC:Rx_MAC_inst|FromMAC[44]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.995 ns                   ; 0.840 ns                 ;
; -2.150 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[108]                  ; Rx_MAC:Rx_MAC_inst|FromPort[12]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.995 ns                   ; 0.845 ns                 ;
; -2.134 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[82]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[18]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.998 ns                   ; 0.864 ns                 ;
; -2.131 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[91]                   ; Rx_MAC:Rx_MAC_inst|ToPort[11]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.998 ns                   ; 0.867 ns                 ;
; -2.121 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[72]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[8]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.998 ns                   ; 0.877 ns                 ;
; -2.119 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[79]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[15]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.997 ns                   ; 0.878 ns                 ;
; -2.119 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[74]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[10]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.998 ns                   ; 0.879 ns                 ;
; -2.119 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[4]                    ; Rx_MAC:Rx_MAC_inst|ping_data[48][4]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.997 ns                   ; 0.878 ns                 ;
; -2.119 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[90]                   ; Rx_MAC:Rx_MAC_inst|ToPort[10]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.998 ns                   ; 0.879 ns                 ;
; -2.118 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[65]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[1]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.996 ns                   ; 0.878 ns                 ;
; -2.118 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[67]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[3]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.997 ns                   ; 0.879 ns                 ;
; -2.118 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[88]                   ; Rx_MAC:Rx_MAC_inst|ToPort[8]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.998 ns                   ; 0.880 ns                 ;
; -2.117 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[75]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[11]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.997 ns                   ; 0.880 ns                 ;
; -2.115 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[2]                    ; Rx_MAC:Rx_MAC_inst|ping_data[48][2]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.997 ns                   ; 0.882 ns                 ;
; -2.103 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[89]                   ; Rx_MAC:Rx_MAC_inst|ToPort[9]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.998 ns                   ; 0.895 ns                 ;
; -2.102 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[96]                   ; Rx_MAC:Rx_MAC_inst|FromPort[0]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.995 ns                   ; 0.893 ns                 ;
; -2.100 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[62]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[6]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.996 ns                   ; 0.896 ns                 ;
; -2.100 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[3]                    ; Rx_MAC:Rx_MAC_inst|ping_data[48][3]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.997 ns                   ; 0.897 ns                 ;
; -2.095 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[29]                   ; Rx_MAC:Rx_MAC_inst|To_IP[29]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.996 ns                   ; 0.901 ns                 ;
; -2.093 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[60]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[12]         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.996 ns                   ; 0.903 ns                 ;
; -2.093 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[9]                    ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[9]         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.996 ns                   ; 0.903 ns                 ;
; -2.086 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[21]                   ; Rx_MAC:Rx_MAC_inst|To_IP[21]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.996 ns                   ; 0.910 ns                 ;
; -1.964 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[13]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[13]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.996 ns                   ; 1.032 ns                 ;
; -1.949 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[45]                   ; Rx_MAC:Rx_MAC_inst|FromIP[13]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.997 ns                   ; 1.048 ns                 ;
; -1.938 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[48]                   ; Rx_MAC:Rx_MAC_inst|FromIP[16]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.995 ns                   ; 1.057 ns                 ;
; -1.928 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[15]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[15]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.996 ns                   ; 1.068 ns                 ;
; -1.889 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[56]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[0]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.996 ns                   ; 1.107 ns                 ;
; -1.889 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[18]                   ; Rx_MAC:Rx_MAC_inst|Length[2]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.997 ns                   ; 1.108 ns                 ;
; -1.881 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[60]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[4]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.996 ns                   ; 1.115 ns                 ;
; -1.881 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[14]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[14]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.996 ns                   ; 1.115 ns                 ;
; -1.847 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[103]                  ; Rx_MAC:Rx_MAC_inst|FromPort[7]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.995 ns                   ; 1.148 ns                 ;
; -1.831 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[100]                  ; Rx_MAC:Rx_MAC_inst|FromMAC[36]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.992 ns                   ; 1.161 ns                 ;
; -1.820 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[67]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[11]         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 3.007 ns                   ; 1.187 ns                 ;
; -1.813 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[104]                  ; Rx_MAC:Rx_MAC_inst|FromMAC[40]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.994 ns                   ; 1.181 ns                 ;
; -1.811 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[0]                    ; Rx_MAC:Rx_MAC_inst|ping_data[35][0]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.996 ns                   ; 1.185 ns                 ;
; -1.798 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[105]                  ; Rx_MAC:Rx_MAC_inst|FromMAC[41]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 3.005 ns                   ; 1.207 ns                 ;
; -1.792 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[0]                    ; Rx_MAC:Rx_MAC_inst|ping_data[43][0]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.995 ns                   ; 1.203 ns                 ;
; -1.792 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[0]                    ; Rx_MAC:Rx_MAC_inst|ping_data[59][0]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.995 ns                   ; 1.203 ns                 ;
; -1.791 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[109]                  ; Rx_MAC:Rx_MAC_inst|FromPort[13]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.988 ns                   ; 1.197 ns                 ;
; -1.791 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[100]                  ; Rx_MAC:Rx_MAC_inst|FromPort[4]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.992 ns                   ; 1.201 ns                 ;
; -1.791 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[80]                   ; Rx_MAC:Rx_MAC_inst|ToPort[0]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.989 ns                   ; 1.198 ns                 ;
; -1.790 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[80]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[16]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.989 ns                   ; 1.199 ns                 ;
; -1.787 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[109]                  ; Rx_MAC:Rx_MAC_inst|FromMAC[45]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.988 ns                   ; 1.201 ns                 ;
; -1.784 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[99]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[35]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 3.003 ns                   ; 1.219 ns                 ;
; -1.781 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[102]                  ; Rx_MAC:Rx_MAC_inst|FromMAC[38]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 3.000 ns                   ; 1.219 ns                 ;
; -1.774 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[39]                   ; Rx_MAC:Rx_MAC_inst|FromIP[7]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.991 ns                   ; 1.217 ns                 ;
; -1.765 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[24]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[24]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.999 ns                   ; 1.234 ns                 ;
; -1.764 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[110]                  ; Rx_MAC:Rx_MAC_inst|FromPort[14]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.992 ns                   ; 1.228 ns                 ;
; -1.762 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[84]                   ; Rx_MAC:Rx_MAC_inst|ToPort[4]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.993 ns                   ; 1.231 ns                 ;
; -1.755 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[77]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[13]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.991 ns                   ; 1.236 ns                 ;
; -1.755 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[10]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[10]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.998 ns                   ; 1.243 ns                 ;
; -1.746 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[102]                  ; Rx_MAC:Rx_MAC_inst|FromPort[6]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.985 ns                   ; 1.239 ns                 ;
; -1.734 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[57]                   ; Rx_MAC:Rx_MAC_inst|FromIP[25]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.993 ns                   ; 1.259 ns                 ;
; -1.733 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[2]                    ; Rx_MAC:Rx_MAC_inst|ping_data[58][2]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.992 ns                   ; 1.259 ns                 ;
; -1.729 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[51]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[3]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.996 ns                   ; 1.267 ns                 ;
; -1.726 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[75]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[19]         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.997 ns                   ; 1.271 ns                 ;
; -1.724 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[49]                   ; Rx_MAC:Rx_MAC_inst|UDP_check[1]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.995 ns                   ; 1.271 ns                 ;
; -1.721 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[49]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[1]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.995 ns                   ; 1.274 ns                 ;
; -1.708 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[105]                  ; Rx_MAC:Rx_MAC_inst|FromPort[9]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.988 ns                   ; 1.280 ns                 ;
; -1.704 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[87]                   ; Rx_MAC:Rx_MAC_inst|ToPort[7]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.997 ns                   ; 1.293 ns                 ;
; -1.704 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[25]                   ; Rx_MAC:Rx_MAC_inst|To_IP[25]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.999 ns                   ; 1.295 ns                 ;
; -1.676 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[87]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[23]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.997 ns                   ; 1.321 ns                 ;
; -1.663 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[99]                   ; Rx_MAC:Rx_MAC_inst|FromPort[3]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 3.001 ns                   ; 1.338 ns                 ;
; -1.656 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[56]                   ; Rx_MAC:Rx_MAC_inst|UDP_check[8]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.997 ns                   ; 1.341 ns                 ;
; -1.654 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[59]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[11]         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.994 ns                   ; 1.340 ns                 ;
; -1.643 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[97]                   ; Rx_MAC:Rx_MAC_inst|FromPort[1]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.993 ns                   ; 1.350 ns                 ;
; -1.639 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[52]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[4]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 3.003 ns                   ; 1.364 ns                 ;
; -1.629 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[24]                   ; Rx_MAC:Rx_MAC_inst|Length[8]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.998 ns                   ; 1.369 ns                 ;
; -1.616 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[37]                   ; Rx_MAC:Rx_MAC_inst|FromIP[5]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.996 ns                   ; 1.380 ns                 ;
; -1.614 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[103]                  ; Rx_MAC:Rx_MAC_inst|FromMAC[39]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 3.003 ns                   ; 1.389 ns                 ;
; -1.614 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[63]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[7]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.996 ns                   ; 1.382 ns                 ;
; -1.608 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[83]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[27]         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.997 ns                   ; 1.389 ns                 ;
; -1.607 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[94]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[30]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.991 ns                   ; 1.384 ns                 ;
; -1.606 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[85]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[29]         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.997 ns                   ; 1.391 ns                 ;
; -1.606 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[94]                   ; Rx_MAC:Rx_MAC_inst|ToPort[14]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.991 ns                   ; 1.385 ns                 ;
; -1.605 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[28]                   ; Rx_MAC:Rx_MAC_inst|To_IP[28]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.996 ns                   ; 1.391 ns                 ;
; -1.600 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[107]                  ; Rx_MAC:Rx_MAC_inst|FromPort[11]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.990 ns                   ; 1.390 ns                 ;
; -1.595 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[95]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[31]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.991 ns                   ; 1.396 ns                 ;
; -1.595 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[95]                   ; Rx_MAC:Rx_MAC_inst|ToPort[15]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.991 ns                   ; 1.396 ns                 ;
; -1.578 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[0]                    ; Rx_MAC:Rx_MAC_inst|ping_data[22][0]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.996 ns                   ; 1.418 ns                 ;
; -1.576 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[0]                    ; Rx_MAC:Rx_MAC_inst|ping_data[53][0]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.996 ns                   ; 1.420 ns                 ;
; -1.575 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[4]                    ; Rx_MAC:Rx_MAC_inst|ping_data[28][4]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.989 ns                   ; 1.414 ns                 ;
; -1.575 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[4]                    ; Rx_MAC:Rx_MAC_inst|ping_data[30][4]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.989 ns                   ; 1.414 ns                 ;
; -1.574 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[73]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[17]         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.997 ns                   ; 1.423 ns                 ;
; -1.574 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[32]                   ; Rx_MAC:Rx_MAC_inst|FromIP[0]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.999 ns                   ; 1.425 ns                 ;
; -1.574 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[23]                   ; Rx_MAC:Rx_MAC_inst|Length[7]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 3.000 ns                   ; 1.426 ns                 ;
; -1.571 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[0]                    ; Rx_MAC:Rx_MAC_inst|ping_data[46][0]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.984 ns                   ; 1.413 ns                 ;
; -1.570 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[0]                    ; Rx_MAC:Rx_MAC_inst|ping_data[44][0]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.984 ns                   ; 1.414 ns                 ;
; -1.568 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[33]                   ; Rx_MAC:Rx_MAC_inst|FromIP[1]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.995 ns                   ; 1.427 ns                 ;
; -1.563 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[11]                   ; Rx_MAC:Rx_MAC_inst|To_IP[11]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.989 ns                   ; 1.426 ns                 ;
; -1.560 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[61]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[5]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.996 ns                   ; 1.436 ns                 ;
; -1.559 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[27]                   ; Rx_MAC:Rx_MAC_inst|Length[11]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 3.005 ns                   ; 1.446 ns                 ;
; -1.556 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[25]                   ; Rx_MAC:Rx_MAC_inst|DHCP_IP[25]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.995 ns                   ; 1.439 ns                 ;
; -1.553 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[56]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[8]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.996 ns                   ; 1.443 ns                 ;
; -1.541 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[25]                   ; Rx_MAC:Rx_MAC_inst|Length[9]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 3.005 ns                   ; 1.464 ns                 ;
; -1.539 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[2]                    ; Rx_MAC:Rx_MAC_inst|ping_data[30][2]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.989 ns                   ; 1.450 ns                 ;
; -1.538 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[0]                    ; Rx_MAC:Rx_MAC_inst|ping_data[29][0]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 3.004 ns                   ; 1.466 ns                 ;
; -1.536 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[2]                    ; Rx_MAC:Rx_MAC_inst|ping_data[28][2]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.989 ns                   ; 1.453 ns                 ;
; -1.536 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[52]                   ; Rx_MAC:Rx_MAC_inst|UDP_check[4]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.995 ns                   ; 1.459 ns                 ;
; -1.533 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[93]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[29]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.991 ns                   ; 1.458 ns                 ;
; -1.532 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[93]                   ; Rx_MAC:Rx_MAC_inst|ToPort[13]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.991 ns                   ; 1.459 ns                 ;
; -1.531 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[57]                   ; Rx_MAC:Rx_MAC_inst|UDP_check[9]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.997 ns                   ; 1.466 ns                 ;
; -1.525 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[0]                    ; Rx_MAC:Rx_MAC_inst|ping_data[58][0]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 3.007 ns                   ; 1.482 ns                 ;
; -1.522 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[3]                    ; Rx_MAC:Rx_MAC_inst|ping_data[50][3]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.992 ns                   ; 1.470 ns                 ;
; -1.520 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[3]                    ; Rx_MAC:Rx_MAC_inst|ping_data[58][3]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.992 ns                   ; 1.472 ns                 ;
; -1.519 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[2]                    ; Rx_MAC:Rx_MAC_inst|ping_data[34][2]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.994 ns                   ; 1.475 ns                 ;
; -1.516 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[2]                    ; Rx_MAC:Rx_MAC_inst|ping_data[50][2]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.994 ns                   ; 1.478 ns                 ;
; -1.516 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[31]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[31]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 3.000 ns                   ; 1.484 ns                 ;
; -1.515 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[3]                    ; Rx_MAC:Rx_MAC_inst|ping_data[34][3]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.994 ns                   ; 1.479 ns                 ;
; -1.493 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[92]                   ; Rx_MAC:Rx_MAC_inst|ToPort[12]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.991 ns                   ; 1.498 ns                 ;
; -1.492 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[92]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[28]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.991 ns                   ; 1.499 ns                 ;
; -1.489 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[3]                    ; Rx_MAC:Rx_MAC_inst|ping_data[56][3]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.995 ns                   ; 1.506 ns                 ;
; -1.488 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[3]                    ; Rx_MAC:Rx_MAC_inst|ping_data[32][3]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.995 ns                   ; 1.507 ns                 ;
; -1.487 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[11]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[11]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.996 ns                   ; 1.509 ns                 ;
; -1.485 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[27]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[27]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 3.005 ns                   ; 1.520 ns                 ;
; -1.472 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[88]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[24]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 3.014 ns                   ; 1.542 ns                 ;
; -1.464 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[51]                   ; Rx_MAC:Rx_MAC_inst|FromIP[19]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.998 ns                   ; 1.534 ns                 ;
; -1.462 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[101]                  ; Rx_MAC:Rx_MAC_inst|FromPort[5]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.985 ns                   ; 1.523 ns                 ;
; -1.462 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[4]                    ; Rx_MAC:Rx_MAC_inst|ping_data[18][4]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 3.006 ns                   ; 1.544 ns                 ;
; -1.460 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[111]                  ; Rx_MAC:Rx_MAC_inst|FromMAC[47]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.988 ns                   ; 1.528 ns                 ;
; -1.460 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[101]                  ; Rx_MAC:Rx_MAC_inst|FromMAC[37]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.985 ns                   ; 1.525 ns                 ;
; -1.459 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[22]                   ; Rx_MAC:Rx_MAC_inst|To_IP[22]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.993 ns                   ; 1.534 ns                 ;
; -1.456 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[111]                  ; Rx_MAC:Rx_MAC_inst|FromPort[15]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.988 ns                   ; 1.532 ns                 ;
; -1.454 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[41]                   ; Rx_MAC:Rx_MAC_inst|FromIP[9]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.996 ns                   ; 1.542 ns                 ;
; -1.446 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[48]                   ; Rx_MAC:Rx_MAC_inst|UDP_check[0]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.995 ns                   ; 1.549 ns                 ;
; -1.438 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[0]                    ; Rx_MAC:Rx_MAC_inst|ping_data[19][0]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.997 ns                   ; 1.559 ns                 ;
; -1.436 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[0]                    ; Rx_MAC:Rx_MAC_inst|ping_data[11][0]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.997 ns                   ; 1.561 ns                 ;
; -1.433 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[50]                   ; Rx_MAC:Rx_MAC_inst|UDP_check[2]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.995 ns                   ; 1.562 ns                 ;
; -1.432 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[53]                   ; Rx_MAC:Rx_MAC_inst|UDP_check[5]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.997 ns                   ; 1.565 ns                 ;
; -1.429 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[0]                    ; Rx_MAC:Rx_MAC_inst|ping_data[21][0]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.990 ns                   ; 1.561 ns                 ;
; -1.419 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[46]                   ; Rx_MAC:Rx_MAC_inst|FromIP[14]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 3.003 ns                   ; 1.584 ns                 ;
; -1.413 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[31]                   ; Rx_MAC:Rx_MAC_inst|DHCP_IP[31]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.987 ns                   ; 1.574 ns                 ;
; -1.411 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[26]                   ; Rx_MAC:Rx_MAC_inst|DHCP_IP[26]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.988 ns                   ; 1.577 ns                 ;
; -1.405 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[1]                    ; Rx_MAC:Rx_MAC_inst|To_IP[1]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.997 ns                   ; 1.592 ns                 ;
; -1.400 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[104]                  ; Rx_MAC:Rx_MAC_inst|FromPort[8]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 3.010 ns                   ; 1.610 ns                 ;
; -1.397 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[0]                    ; Rx_MAC:Rx_MAC_inst|ping_data[18][0]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 3.021 ns                   ; 1.624 ns                 ;
; -1.397 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[0]                    ; Rx_MAC:Rx_MAC_inst|ping_data[26][0]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 3.021 ns                   ; 1.624 ns                 ;
; -1.396 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[36]                   ; Rx_MAC:Rx_MAC_inst|FromIP[4]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 3.003 ns                   ; 1.607 ns                 ;
; -1.393 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[87]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[39]         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 3.011 ns                   ; 1.618 ns                 ;
; -1.386 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[69]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[13]         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.996 ns                   ; 1.610 ns                 ;
; -1.378 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[23]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[23]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 3.002 ns                   ; 1.624 ns                 ;
; -1.376 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[9]                    ; Rx_MAC:Rx_MAC_inst|PC_sequence_number[9]  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.997 ns                   ; 1.621 ns                 ;
; -1.376 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[0]                    ; Rx_MAC:Rx_MAC_inst|ping_data[8][0]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 3.006 ns                   ; 1.630 ns                 ;
; -1.368 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[43]                   ; Rx_MAC:Rx_MAC_inst|FromIP[11]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.990 ns                   ; 1.622 ns                 ;
; -1.364 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[4]                    ; Rx_MAC:Rx_MAC_inst|To_IP[4]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.997 ns                   ; 1.633 ns                 ;
; -1.362 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[59]                   ; Rx_MAC:Rx_MAC_inst|UDP_check[11]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.995 ns                   ; 1.633 ns                 ;
; -1.361 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[68]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[20]         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 3.012 ns                   ; 1.651 ns                 ;
; -1.360 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[24]                   ; Rx_MAC:Rx_MAC_inst|PC_sequence_number[24] ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 3.000 ns                   ; 1.640 ns                 ;
; -1.356 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[19]                   ; Rx_MAC:Rx_MAC_inst|To_IP[19]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.989 ns                   ; 1.633 ns                 ;
; -1.343 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[44]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_IP[28]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.995 ns                   ; 1.652 ns                 ;
; -1.342 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[0]                    ; Rx_MAC:Rx_MAC_inst|ping_data[2][0]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 3.006 ns                   ; 1.664 ns                 ;
; -1.340 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[0]                    ; Rx_MAC:Rx_MAC_inst|ping_data[10][0]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 3.006 ns                   ; 1.666 ns                 ;
; -1.339 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[95]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[47]         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.999 ns                   ; 1.660 ns                 ;
; -1.329 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[71]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[15]         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 3.012 ns                   ; 1.683 ns                 ;
; -1.328 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[76]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[20]         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 3.003 ns                   ; 1.675 ns                 ;
; -1.327 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[23]                   ; Rx_MAC:Rx_MAC_inst|PC_sequence_number[23] ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 3.001 ns                   ; 1.674 ns                 ;
; -1.327 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[28]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[28]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 3.000 ns                   ; 1.673 ns                 ;
; -1.320 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[16]                   ; Rx_MAC:Rx_MAC_inst|Length[0]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.999 ns                   ; 1.679 ns                 ;
; -1.313 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[86]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[38]         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 3.012 ns                   ; 1.699 ns                 ;
; -1.305 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[8]                    ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[8]         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.995 ns                   ; 1.690 ns                 ;
; -1.302 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[31]                   ; Rx_MAC:Rx_MAC_inst|To_IP[31]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.991 ns                   ; 1.689 ns                 ;
; -1.301 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[46]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_IP[30]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.995 ns                   ; 1.694 ns                 ;
; -1.292 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[7]                    ; Rx_MAC:Rx_MAC_inst|To_IP[7]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.997 ns                   ; 1.705 ns                 ;
; -1.290 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[54]                   ; Rx_MAC:Rx_MAC_inst|UDP_check[6]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.996 ns                   ; 1.706 ns                 ;
; -1.288 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[75]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[27]         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 3.010 ns                   ; 1.722 ns                 ;
; -1.282 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[16]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[16]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 3.001 ns                   ; 1.719 ns                 ;
; -1.271 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[92]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[44]         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.999 ns                   ; 1.728 ns                 ;
; -1.271 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[64]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[16]         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 3.001 ns                   ; 1.730 ns                 ;
; -1.270 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[3]                    ; Rx_MAC:Rx_MAC_inst|ping_data[29][3]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.989 ns                   ; 1.719 ns                 ;
; -1.270 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[5]                    ; Rx_MAC:Rx_MAC_inst|ping_data[40][5]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.994 ns                   ; 1.724 ns                 ;
; -1.269 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[3]                    ; Rx_MAC:Rx_MAC_inst|ping_data[31][3]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.989 ns                   ; 1.720 ns                 ;
; -1.267 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[0]                    ; Rx_MAC:Rx_MAC_inst|ping_data[51][0]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.997 ns                   ; 1.730 ns                 ;
; -1.267 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[5]                    ; Rx_MAC:Rx_MAC_inst|ping_data[42][5]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.994 ns                   ; 1.727 ns                 ;
; -1.263 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[51]                   ; Rx_MAC:Rx_MAC_inst|UDP_check[3]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.997 ns                   ; 1.734 ns                 ;
; -1.259 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[80]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[24]         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 3.006 ns                   ; 1.747 ns                 ;
; -1.256 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[23]                   ; Rx_MAC:Rx_MAC_inst|To_IP[23]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.998 ns                   ; 1.742 ns                 ;
; -1.255 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[34]                   ; Rx_MAC:Rx_MAC_inst|FromIP[2]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.994 ns                   ; 1.739 ns                 ;
; -1.255 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[0]                    ; Rx_MAC:Rx_MAC_inst|ping_data[55][0]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 3.003 ns                   ; 1.748 ns                 ;
; -1.254 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[0]                    ; Rx_MAC:Rx_MAC_inst|ping_data[39][0]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 3.003 ns                   ; 1.749 ns                 ;
; -1.253 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[94]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[46]         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.999 ns                   ; 1.746 ns                 ;
; -1.253 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[2]                    ; Rx_MAC:Rx_MAC_inst|ping_data[42][2]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.994 ns                   ; 1.741 ns                 ;
; -1.252 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[30]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[30]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 3.002 ns                   ; 1.750 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                           ;              ;              ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------+--------------+--------------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+
; Slack ; Required tsu ; Actual tsu ; From                                                                                                                                          ; To                                                                                                                           ; To Clock     ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+
; N/A   ; None         ; 6.679 ns   ; PHY_DV                                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[2]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 6.679 ns   ; PHY_DV                                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[1]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 6.679 ns   ; PHY_DV                                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[0]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 6.679 ns   ; PHY_DV                                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[3]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 3.910 ns   ; PHY_DV                                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                            ; PHY_RX_CLOCK ;
; N/A   ; None         ; 3.634 ns   ; ATLAS_A9                                                                                                                                      ; NWire_rcv:MDC[1].M_IQ|d0                                                                                                     ; PHY_CLK125   ;
; N/A   ; None         ; 3.295 ns   ; ATLAS_A8                                                                                                                                      ; NWire_rcv:MDC[2].M_IQ|d0                                                                                                     ; PHY_CLK125   ;
; N/A   ; None         ; 3.175 ns   ; ATLAS_A7                                                                                                                                      ; NWire_rcv:MDC[3].M_IQ|d0                                                                                                     ; PHY_CLK125   ;
; N/A   ; None         ; 3.112 ns   ; PHY_RX[0]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[0]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 3.110 ns   ; PHY_RX[0]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[4]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 3.095 ns   ; PHY_RX[3]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[3]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 3.091 ns   ; PHY_RX[3]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[7]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 3.011 ns   ; PHY_RX[2]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[2]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 3.010 ns   ; ATLAS_A11                                                                                                                                     ; NWire_rcv:P_MIC|d0                                                                                                           ; PHY_CLK125   ;
; N/A   ; None         ; 3.007 ns   ; PHY_RX[2]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[6]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 2.943 ns   ; PHY_RX[1]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[1]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 2.941 ns   ; PHY_RX[1]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[5]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 2.817 ns   ; ATLAS_A12                                                                                                                                     ; NWire_rcv:SPD|d0                                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; 2.449 ns   ; ATLAS_A10                                                                                                                                     ; NWire_rcv:MDC[0].M_IQ|d0                                                                                                     ; PHY_CLK125   ;
; N/A   ; None         ; 0.780 ns   ; ATLAS_C15                                                                                                                                     ; debounce:de_PTT|pb_history[0]                                                                                                ; PHY_CLK125   ;
; N/A   ; None         ; 0.648 ns   ; ATLAS_C23                                                                                                                                     ; cdc_sync:cdc_c23|q1[0]                                                                                                       ; PHY_CLK125   ;
; N/A   ; None         ; 0.539 ns   ; ATLAS_C22                                                                                                                                     ; cdc_sync:cdc_c22|q1[0]                                                                                                       ; PHY_CLK125   ;
; N/A   ; None         ; 0.405 ns   ; ATLAS_A3                                                                                                                                      ; NWire_rcv:m_ver3|d0                                                                                                          ; PHY_CLK125   ;
; N/A   ; None         ; 0.295 ns   ; ATLAS_A2                                                                                                                                      ; NWire_rcv:m_ver4|d0                                                                                                          ; PHY_CLK125   ;
; N/A   ; None         ; 0.090 ns   ; ATLAS_A5                                                                                                                                      ; NWire_rcv:p_ser|d0                                                                                                           ; PHY_CLK125   ;
; N/A   ; None         ; 0.063 ns   ; ATLAS_A4                                                                                                                                      ; NWire_rcv:m_ver2|d0                                                                                                          ; PHY_CLK125   ;
; N/A   ; None         ; 0.054 ns   ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|LED                                                                                                     ; PHY_CLK125   ;
; N/A   ; None         ; 0.023 ns   ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[5]                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; 0.023 ns   ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[4]                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; 0.023 ns   ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[7]                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; 0.023 ns   ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[6]                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; 0.023 ns   ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[11]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; 0.023 ns   ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[8]                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; 0.023 ns   ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[9]                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; 0.023 ns   ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[10]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; 0.023 ns   ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[2]                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; 0.023 ns   ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[0]                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; 0.023 ns   ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[3]                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; 0.023 ns   ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[1]                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; -0.122 ns  ; ATLAS_A6                                                                                                                                      ; NWire_rcv:m_ser|d0                                                                                                           ; PHY_CLK125   ;
; N/A   ; None         ; -0.227 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[18]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; -0.227 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[16]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; -0.227 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[19]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; -0.227 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[17]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; -0.227 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[20]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; -0.227 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[22]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; -0.227 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[23]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; -0.227 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[21]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; -0.227 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[15]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; -0.227 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[13]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; -0.227 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[14]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; -0.227 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[12]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; -0.759 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_DATA0 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[0] ; PHY_CLK125   ;
; N/A   ; None         ; -2.584 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|address[1]                                                                                                    ; PHY_CLK125   ;
; N/A   ; None         ; -2.584 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|address[0]                                                                                                    ; PHY_CLK125   ;
; N/A   ; None         ; -2.584 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|address[2]                                                                                                    ; PHY_CLK125   ;
; N/A   ; None         ; -2.781 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[6]                                                                                                   ; PHY_CLK125   ;
; N/A   ; None         ; -2.781 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[5]                                                                                                   ; PHY_CLK125   ;
; N/A   ; None         ; -2.781 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[4]                                                                                                   ; PHY_CLK125   ;
; N/A   ; None         ; -2.781 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[1]                                                                                                   ; PHY_CLK125   ;
; N/A   ; None         ; -2.781 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[0]                                                                                                   ; PHY_CLK125   ;
; N/A   ; None         ; -2.781 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[3]                                                                                                   ; PHY_CLK125   ;
; N/A   ; None         ; -2.781 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[2]                                                                                                   ; PHY_CLK125   ;
; N/A   ; None         ; -2.992 ns  ; IN2                                                                                                                                           ; debounce:de_PTT|pb_history[0]                                                                                                ; PHY_CLK125   ;
; N/A   ; None         ; -3.119 ns  ; IN1                                                                                                                                           ; debounce:de_dot|pb_history[0]                                                                                                ; PHY_CLK125   ;
; N/A   ; None         ; -3.218 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|MDIO                                                                                                          ; PHY_CLK125   ;
; N/A   ; None         ; -3.277 ns  ; PHY_MDIO                                                                                                                                      ; MDIO:MDIO_inst|temp_reg_data[0]                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; -3.483 ns  ; IN0                                                                                                                                           ; debounce:de_dash|pb_history[0]                                                                                               ; PHY_CLK125   ;
; N/A   ; None         ; -4.161 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|loop_count[4]                                                                                                 ; PHY_CLK125   ;
; N/A   ; None         ; -4.161 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|loop_count[3]                                                                                                 ; PHY_CLK125   ;
; N/A   ; None         ; -4.161 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|loop_count[0]                                                                                                 ; PHY_CLK125   ;
; N/A   ; None         ; -4.161 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|loop_count[2]                                                                                                 ; PHY_CLK125   ;
; N/A   ; None         ; -4.161 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|loop_count[1]                                                                                                 ; PHY_CLK125   ;
; N/A   ; None         ; -5.198 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|write[0]                                                                                                      ; PHY_CLK125   ;
; N/A   ; None         ; -5.474 ns  ; CONFIG                                                                                                                                        ; EEPROM:EEPROM_inst|This_MAC[0]                                                                                               ; PHY_CLK125   ;
; N/A   ; None         ; -5.797 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|write_done                                                                                                    ; PHY_CLK125   ;
; N/A   ; None         ; -6.082 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|REG_data[0][9]                                                                                                ; PHY_CLK125   ;
; N/A   ; None         ; -6.240 ns  ; CONFIG                                                                                                                                        ; EEPROM:EEPROM_inst|This_IP[0]                                                                                                ; PHY_CLK125   ;
; N/A   ; None         ; -6.322 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|previous_speed                                                                                                ; PHY_CLK125   ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                                                                                 ; To                                                                                                                                           ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------+
; N/A   ; None         ; 20.260 ns  ; MDIO:MDIO_inst|write[0]                                                                                                                                                              ; PHY_MDC                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 20.128 ns  ; MDIO:MDIO_inst|write[1]                                                                                                                                                              ; PHY_MDC                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 20.108 ns  ; MDIO:MDIO_inst|write[2]                                                                                                                                                              ; PHY_MDC                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 19.911 ns  ; MDIO:MDIO_inst|write[3]                                                                                                                                                              ; PHY_MDC                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 19.867 ns  ; MDIO:MDIO_inst|read[2]                                                                                                                                                               ; PHY_MDC                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 19.640 ns  ; MDIO:MDIO_inst|read[0]                                                                                                                                                               ; PHY_MDC                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 19.362 ns  ; MDIO:MDIO_inst|read[1]                                                                                                                                                               ; PHY_MDC                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 17.489 ns  ; MDIO:MDIO_inst|write[0]                                                                                                                                                              ; PHY_MDIO                                                                                                                                     ; PHY_CLK125 ;
; N/A   ; None         ; 17.357 ns  ; MDIO:MDIO_inst|write[1]                                                                                                                                                              ; PHY_MDIO                                                                                                                                     ; PHY_CLK125 ;
; N/A   ; None         ; 17.337 ns  ; MDIO:MDIO_inst|write[2]                                                                                                                                                              ; PHY_MDIO                                                                                                                                     ; PHY_CLK125 ;
; N/A   ; None         ; 17.140 ns  ; MDIO:MDIO_inst|write[3]                                                                                                                                                              ; PHY_MDIO                                                                                                                                     ; PHY_CLK125 ;
; N/A   ; None         ; 16.436 ns  ; NWire_xmit:ser_no|id[0]                                                                                                                                                              ; ATLAS_C18                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 16.312 ns  ; EEPROM:EEPROM_inst|CS                                                                                                                                                                ; NODE_ADDR_CS                                                                                                                                 ; PHY_CLK125 ;
; N/A   ; None         ; 16.272 ns  ; MDIO:MDIO_inst|MDIO                                                                                                                                                                  ; PHY_MDIO                                                                                                                                     ; PHY_CLK125 ;
; N/A   ; None         ; 16.105 ns  ; EEPROM:EEPROM_inst|SI                                                                                                                                                                ; SI                                                                                                                                           ; PHY_CLK125 ;
; N/A   ; None         ; 16.061 ns  ; MDIO:MDIO_inst|read[0]                                                                                                                                                               ; PHY_MDIO                                                                                                                                     ; PHY_CLK125 ;
; N/A   ; None         ; 15.920 ns  ; MDIO:MDIO_inst|read[1]                                                                                                                                                               ; PHY_MDIO                                                                                                                                     ; PHY_CLK125 ;
; N/A   ; None         ; 15.785 ns  ; MDIO:MDIO_inst|MDIO2                                                                                                                                                                 ; PHY_MDIO                                                                                                                                     ; PHY_CLK125 ;
; N/A   ; None         ; 15.720 ns  ; MDIO:MDIO_inst|read[2]                                                                                                                                                               ; PHY_MDIO                                                                                                                                     ; PHY_CLK125 ;
; N/A   ; None         ; 15.591 ns  ; I2C_Master:I2C_Master_inst|SCL_I                                                                                                                                                     ; ATLAS_A20                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 15.582 ns  ; NWire_xmit:ser_no|NW_state.NW_DATA_Q1                                                                                                                                                ; ATLAS_C18                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 15.510 ns  ; NWire_xmit:ser_no|NW_state.NW_DATA_Q23                                                                                                                                               ; ATLAS_C18                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 14.629 ns  ; PHY_MDIO_clk                                                                                                                                                                         ; PHY_MDC                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 14.599 ns  ; EEPROM:EEPROM_inst|SCK                                                                                                                                                               ; SCK                                                                                                                                          ; PHY_CLK125 ;
; N/A   ; None         ; 14.470 ns  ; NWire_xmit:CCxmit|id[0]                                                                                                                                                              ; ATLAS_C20                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 14.004 ns  ; NWire_xmit:P_IQPWM|id[0]                                                                                                                                                             ; ATLAS_C19                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 13.955 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[0] ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ;
; N/A   ; None         ; 13.899 ns  ; NWire_xmit:CCxmit|NW_state.NW_DATA_Q23                                                                                                                                               ; ATLAS_C20                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 13.663 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|add_msb_reg                                                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ;
; N/A   ; None         ; 13.598 ns  ; NWire_xmit:CCxmit|NW_state.NW_DATA_Q1                                                                                                                                                ; ATLAS_C20                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 13.452 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[1] ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ;
; N/A   ; None         ; 13.398 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[7]                                                       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ;
; N/A   ; None         ; 13.234 ns  ; NWire_xmit:P_IQPWM|NW_state.NW_DATA_Q1                                                                                                                                               ; ATLAS_C19                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 13.049 ns  ; Led_flash:Flash_LED5|LED                                                                                                                                                             ; RAM_A5                                                                                                                                       ; PHY_CLK125 ;
; N/A   ; None         ; 13.038 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|stage2_reg                                                               ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ;
; N/A   ; None         ; 13.031 ns  ; NWire_xmit:P_IQPWM|NW_state.NW_DATA_Q23                                                                                                                                              ; ATLAS_C19                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 12.945 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[7]                                                       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ;
; N/A   ; None         ; 12.827 ns  ; Led_control:Control_LED1|LED                                                                                                                                                         ; RAM_A6                                                                                                                                       ; PHY_CLK125 ;
; N/A   ; None         ; 12.807 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|stage4_reg                                                               ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ;
; N/A   ; None         ; 12.753 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_reg                                                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ;
; N/A   ; None         ; 12.687 ns  ; I2C_Master:I2C_Master_inst|SDA_I                                                                                                                                                     ; ATLAS_A21                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 12.516 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|ncs_reg                                                                  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SCE  ; PHY_CLK125 ;
; N/A   ; None         ; 12.347 ns  ; Led_flash:Flash_LED9|LED                                                                                                                                                             ; RAM_A11                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 11.926 ns  ; Led_control:Control_LED0|LED                                                                                                                                                         ; RAM_A0                                                                                                                                       ; PHY_CLK125 ;
; N/A   ; None         ; 11.844 ns  ; Led_flash:Flash_LED2|LED                                                                                                                                                             ; RAM_A2                                                                                                                                       ; PHY_CLK125 ;
; N/A   ; None         ; 11.832 ns  ; Led_flash:Flash_LED8|LED                                                                                                                                                             ; RAM_A10                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 11.826 ns  ; Led_flash:Flash_LED7|LED                                                                                                                                                             ; RAM_A7                                                                                                                                       ; PHY_CLK125 ;
; N/A   ; None         ; 11.800 ns  ; Led_flash:Flash_LED4|LED                                                                                                                                                             ; RAM_A4                                                                                                                                       ; PHY_CLK125 ;
; N/A   ; None         ; 11.498 ns  ; NWire_rcv:SPD|DIFF_CLK.xr2                                                                                                                                                           ; ATLAS_C21                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 11.310 ns  ; ASMI_interface:ASMI_int_inst|NCONFIG                                                                                                                                                 ; NCONFIG                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 11.057 ns  ; Led_flash:Flash_LED11|LED                                                                                                                                                            ; RAM_A13                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 10.954 ns  ; Led_flash:Flash_LED1|LED                                                                                                                                                             ; RAM_A1                                                                                                                                       ; PHY_CLK125 ;
; N/A   ; None         ; 10.588 ns  ; Tx_MAC:Tx_MAC_inst|Tx_CTL                                                                                                                                                            ; PHY_TX_EN                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 10.548 ns  ; NWire_xmit:M_LRAudio|NW_state.NW_DATA_Q23                                                                                                                                            ; ATLAS_C24                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 10.497 ns  ; Tx_MAC:Tx_MAC_inst|TD[0]                                                                                                                                                             ; PHY_TX[0]                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 10.433 ns  ; NWire_xmit:M_LRAudio|NW_state.NW_DATA_Q1                                                                                                                                             ; ATLAS_C24                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 10.369 ns  ; Tx_MAC:Tx_MAC_inst|TD[1]                                                                                                                                                             ; PHY_TX[1]                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 10.365 ns  ; NWire_xmit:M_LRAudio|id[0]                                                                                                                                                           ; ATLAS_C24                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 10.323 ns  ; Led_flash:Flash_LED10|LED                                                                                                                                                            ; RAM_A12                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 10.316 ns  ; Tx_MAC:Tx_MAC_inst|TD[2]                                                                                                                                                             ; PHY_TX[2]                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 10.169 ns  ; Tx_MAC:Tx_MAC_inst|TD[3]                                                                                                                                                             ; PHY_TX[3]                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 9.687 ns   ; Led_flash:Flash_LED3|LED                                                                                                                                                             ; RAM_A3                                                                                                                                       ; PHY_CLK125 ;
; N/A   ; None         ; 8.209 ns   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]                                                                                        ; PHY_TX_CLOCK                                                                                                                                 ; PHY_CLK125 ;
; N/A   ; None         ; 8.194 ns   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]                                                                                        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_DCLK ; PHY_CLK125 ;
; N/A   ; None         ; 6.736 ns   ; HB_counter[25]                                                                                                                                                                       ; HEART_BEAT                                                                                                                                   ; PHY_CLK125 ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                                                                                    ;
+---------------+-------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+
; Minimum Slack ; Required th ; Actual th ; From                                                                                                                                          ; To                                                                                                                           ; To Clock     ;
+---------------+-------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+
; N/A           ; None        ; 6.513 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|previous_speed                                                                                                ; PHY_CLK125   ;
; N/A           ; None        ; 6.431 ns  ; CONFIG                                                                                                                                        ; EEPROM:EEPROM_inst|This_IP[0]                                                                                                ; PHY_CLK125   ;
; N/A           ; None        ; 6.273 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|REG_data[0][9]                                                                                                ; PHY_CLK125   ;
; N/A           ; None        ; 5.988 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|write_done                                                                                                    ; PHY_CLK125   ;
; N/A           ; None        ; 5.665 ns  ; CONFIG                                                                                                                                        ; EEPROM:EEPROM_inst|This_MAC[0]                                                                                               ; PHY_CLK125   ;
; N/A           ; None        ; 5.389 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|write[0]                                                                                                      ; PHY_CLK125   ;
; N/A           ; None        ; 4.352 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|loop_count[4]                                                                                                 ; PHY_CLK125   ;
; N/A           ; None        ; 4.352 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|loop_count[3]                                                                                                 ; PHY_CLK125   ;
; N/A           ; None        ; 4.352 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|loop_count[0]                                                                                                 ; PHY_CLK125   ;
; N/A           ; None        ; 4.352 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|loop_count[2]                                                                                                 ; PHY_CLK125   ;
; N/A           ; None        ; 4.352 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|loop_count[1]                                                                                                 ; PHY_CLK125   ;
; N/A           ; None        ; 3.674 ns  ; IN0                                                                                                                                           ; debounce:de_dash|pb_history[0]                                                                                               ; PHY_CLK125   ;
; N/A           ; None        ; 3.468 ns  ; PHY_MDIO                                                                                                                                      ; MDIO:MDIO_inst|temp_reg_data[0]                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; 3.409 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|MDIO                                                                                                          ; PHY_CLK125   ;
; N/A           ; None        ; 3.310 ns  ; IN1                                                                                                                                           ; debounce:de_dot|pb_history[0]                                                                                                ; PHY_CLK125   ;
; N/A           ; None        ; 3.183 ns  ; IN2                                                                                                                                           ; debounce:de_PTT|pb_history[0]                                                                                                ; PHY_CLK125   ;
; N/A           ; None        ; 2.972 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[6]                                                                                                   ; PHY_CLK125   ;
; N/A           ; None        ; 2.972 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[5]                                                                                                   ; PHY_CLK125   ;
; N/A           ; None        ; 2.972 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[4]                                                                                                   ; PHY_CLK125   ;
; N/A           ; None        ; 2.972 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[1]                                                                                                   ; PHY_CLK125   ;
; N/A           ; None        ; 2.972 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[0]                                                                                                   ; PHY_CLK125   ;
; N/A           ; None        ; 2.972 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[3]                                                                                                   ; PHY_CLK125   ;
; N/A           ; None        ; 2.972 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[2]                                                                                                   ; PHY_CLK125   ;
; N/A           ; None        ; 2.775 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|address[1]                                                                                                    ; PHY_CLK125   ;
; N/A           ; None        ; 2.775 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|address[0]                                                                                                    ; PHY_CLK125   ;
; N/A           ; None        ; 2.775 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|address[2]                                                                                                    ; PHY_CLK125   ;
; N/A           ; None        ; 0.950 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_DATA0 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[0] ; PHY_CLK125   ;
; N/A           ; None        ; 0.418 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[18]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.418 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[16]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.418 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[19]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.418 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[17]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.418 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[20]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.418 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[22]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.418 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[23]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.418 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[21]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.418 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[15]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.418 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[13]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.418 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[14]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.418 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[12]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.313 ns  ; ATLAS_A6                                                                                                                                      ; NWire_rcv:m_ser|d0                                                                                                           ; PHY_CLK125   ;
; N/A           ; None        ; 0.168 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[5]                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; 0.168 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[4]                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; 0.168 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[7]                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; 0.168 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[6]                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; 0.168 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[11]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.168 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[8]                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; 0.168 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[9]                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; 0.168 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[10]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.168 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[2]                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; 0.168 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[0]                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; 0.168 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[3]                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; 0.168 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[1]                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; 0.137 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|LED                                                                                                     ; PHY_CLK125   ;
; N/A           ; None        ; 0.128 ns  ; ATLAS_A4                                                                                                                                      ; NWire_rcv:m_ver2|d0                                                                                                          ; PHY_CLK125   ;
; N/A           ; None        ; 0.101 ns  ; ATLAS_A5                                                                                                                                      ; NWire_rcv:p_ser|d0                                                                                                           ; PHY_CLK125   ;
; N/A           ; None        ; -0.104 ns ; ATLAS_A2                                                                                                                                      ; NWire_rcv:m_ver4|d0                                                                                                          ; PHY_CLK125   ;
; N/A           ; None        ; -0.214 ns ; ATLAS_A3                                                                                                                                      ; NWire_rcv:m_ver3|d0                                                                                                          ; PHY_CLK125   ;
; N/A           ; None        ; -0.348 ns ; ATLAS_C22                                                                                                                                     ; cdc_sync:cdc_c22|q1[0]                                                                                                       ; PHY_CLK125   ;
; N/A           ; None        ; -0.457 ns ; ATLAS_C23                                                                                                                                     ; cdc_sync:cdc_c23|q1[0]                                                                                                       ; PHY_CLK125   ;
; N/A           ; None        ; -0.589 ns ; ATLAS_C15                                                                                                                                     ; debounce:de_PTT|pb_history[0]                                                                                                ; PHY_CLK125   ;
; N/A           ; None        ; -2.258 ns ; ATLAS_A10                                                                                                                                     ; NWire_rcv:MDC[0].M_IQ|d0                                                                                                     ; PHY_CLK125   ;
; N/A           ; None        ; -2.626 ns ; ATLAS_A12                                                                                                                                     ; NWire_rcv:SPD|d0                                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; -2.750 ns ; PHY_RX[1]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[5]                                                                                               ; PHY_RX_CLOCK ;
; N/A           ; None        ; -2.752 ns ; PHY_RX[1]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[1]                                                                                               ; PHY_RX_CLOCK ;
; N/A           ; None        ; -2.816 ns ; PHY_RX[2]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[6]                                                                                               ; PHY_RX_CLOCK ;
; N/A           ; None        ; -2.819 ns ; ATLAS_A11                                                                                                                                     ; NWire_rcv:P_MIC|d0                                                                                                           ; PHY_CLK125   ;
; N/A           ; None        ; -2.820 ns ; PHY_RX[2]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[2]                                                                                               ; PHY_RX_CLOCK ;
; N/A           ; None        ; -2.900 ns ; PHY_RX[3]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[7]                                                                                               ; PHY_RX_CLOCK ;
; N/A           ; None        ; -2.904 ns ; PHY_RX[3]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[3]                                                                                               ; PHY_RX_CLOCK ;
; N/A           ; None        ; -2.919 ns ; PHY_RX[0]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[4]                                                                                               ; PHY_RX_CLOCK ;
; N/A           ; None        ; -2.921 ns ; PHY_RX[0]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[0]                                                                                               ; PHY_RX_CLOCK ;
; N/A           ; None        ; -2.984 ns ; ATLAS_A7                                                                                                                                      ; NWire_rcv:MDC[3].M_IQ|d0                                                                                                     ; PHY_CLK125   ;
; N/A           ; None        ; -3.104 ns ; ATLAS_A8                                                                                                                                      ; NWire_rcv:MDC[2].M_IQ|d0                                                                                                     ; PHY_CLK125   ;
; N/A           ; None        ; -3.443 ns ; ATLAS_A9                                                                                                                                      ; NWire_rcv:MDC[1].M_IQ|d0                                                                                                     ; PHY_CLK125   ;
; N/A           ; None        ; -3.719 ns ; PHY_DV                                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                            ; PHY_RX_CLOCK ;
; N/A           ; None        ; -6.488 ns ; PHY_DV                                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[2]                                                                                               ; PHY_RX_CLOCK ;
; N/A           ; None        ; -6.488 ns ; PHY_DV                                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[1]                                                                                               ; PHY_RX_CLOCK ;
; N/A           ; None        ; -6.488 ns ; PHY_DV                                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[0]                                                                                               ; PHY_RX_CLOCK ;
; N/A           ; None        ; -6.488 ns ; PHY_DV                                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[3]                                                                                               ; PHY_RX_CLOCK ;
+---------------+-------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin                              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+----------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; ATLAS_C18                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ATLAS_A20                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ATLAS_A21                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ATLAS_C19                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ATLAS_C20                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ATLAS_C21                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ATLAS_C24                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A0                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A1                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A2                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A3                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A4                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A5                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A6                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A7                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A8                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A9                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A10                          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A11                          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A12                          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A13                          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEART_BEAT                       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_TX[0]                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_TX[1]                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_TX[2]                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_TX[3]                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_TX_CLOCK                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_TX_EN                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_MDC                          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_RESET_N                      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SCK                              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SI                               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; NODE_ADDR_CS                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; NCONFIG                          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; cycloneii_asmiblock2~ALTERA_DCLK ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; cycloneii_asmiblock2~ALTERA_SCE  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; cycloneii_asmiblock2~ALTERA_SDO  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_MDIO                         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+----------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+--------------------------------------------------------------------------------------+
; Input Transition Times                                                               ;
+-----------------------------------+--------------+-----------------+-----------------+
; Pin                               ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-----------------------------------+--------------+-----------------+-----------------+
; PHY_INT_N                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK_25MHZ                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_MDIO                          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_CLK125                        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_DV                            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MODE2                             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_RX_CLOCK                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CONFIG                            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cycloneii_asmiblock2~ALTERA_DATA0 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_RX[0]                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_RX[2]                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_RX[1]                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_RX[3]                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_C23                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_C22                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_C15                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IN2                               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IN0                               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IN1                               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_A12                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_A5                          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_A6                          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_A3                          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_A2                          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_A4                          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_A9                          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_A8                          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_A10                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_A7                          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_A11                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-----------------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ATLAS_C18                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-009 s                 ; 3.59e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-009 s                ; 3.59e-009 s                ; Yes                       ; Yes                       ;
; ATLAS_A20                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.33 V              ; -0.00205 V          ; 0.092 V                              ; 0.051 V                              ; 3.98e-009 s                 ; 3.76e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.33 V             ; -0.00205 V         ; 0.092 V                             ; 0.051 V                             ; 3.98e-009 s                ; 3.76e-009 s                ; Yes                       ; Yes                       ;
; ATLAS_A21                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00569 V          ; 0.066 V                              ; 0.016 V                              ; 6.89e-010 s                 ; 6.77e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00569 V         ; 0.066 V                             ; 0.016 V                             ; 6.89e-010 s                ; 6.77e-010 s                ; Yes                       ; Yes                       ;
; ATLAS_C19                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00569 V          ; 0.066 V                              ; 0.016 V                              ; 6.89e-010 s                 ; 6.77e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00569 V         ; 0.066 V                             ; 0.016 V                             ; 6.89e-010 s                ; 6.77e-010 s                ; Yes                       ; Yes                       ;
; ATLAS_C20                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00569 V          ; 0.066 V                              ; 0.016 V                              ; 6.89e-010 s                 ; 6.77e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00569 V         ; 0.066 V                             ; 0.016 V                             ; 6.89e-010 s                ; 6.77e-010 s                ; Yes                       ; Yes                       ;
; ATLAS_C21                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00569 V          ; 0.066 V                              ; 0.016 V                              ; 6.89e-010 s                 ; 6.77e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00569 V         ; 0.066 V                             ; 0.016 V                             ; 6.89e-010 s                ; 6.77e-010 s                ; Yes                       ; Yes                       ;
; ATLAS_C24                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00494 V          ; 0.078 V                              ; 0.02 V                               ; 9.09e-010 s                 ; 8.86e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00494 V         ; 0.078 V                             ; 0.02 V                              ; 9.09e-010 s                ; 8.86e-010 s                ; Yes                       ; Yes                       ;
; RAM_A0                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-009 s                 ; 3.59e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-009 s                ; 3.59e-009 s                ; Yes                       ; Yes                       ;
; RAM_A1                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-009 s                 ; 3.59e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-009 s                ; 3.59e-009 s                ; Yes                       ; Yes                       ;
; RAM_A2                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-009 s                 ; 3.59e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-009 s                ; 3.59e-009 s                ; Yes                       ; Yes                       ;
; RAM_A3                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; RAM_A4                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-009 s                 ; 3.59e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-009 s                ; 3.59e-009 s                ; Yes                       ; Yes                       ;
; RAM_A5                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; RAM_A6                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-009 s                 ; 3.59e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-009 s                ; 3.59e-009 s                ; Yes                       ; Yes                       ;
; RAM_A7                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; RAM_A8                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-009 s                 ; 3.59e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-009 s                ; 3.59e-009 s                ; Yes                       ; Yes                       ;
; RAM_A9                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; RAM_A10                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00494 V          ; 0.078 V                              ; 0.02 V                               ; 9.09e-010 s                 ; 8.86e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00494 V         ; 0.078 V                             ; 0.02 V                              ; 9.09e-010 s                ; 8.86e-010 s                ; Yes                       ; Yes                       ;
; RAM_A11                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.33 V              ; -0.00205 V          ; 0.092 V                              ; 0.051 V                              ; 3.98e-009 s                 ; 3.76e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.33 V             ; -0.00205 V         ; 0.092 V                             ; 0.051 V                             ; 3.98e-009 s                ; 3.76e-009 s                ; Yes                       ; Yes                       ;
; RAM_A12                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00494 V          ; 0.078 V                              ; 0.02 V                               ; 9.09e-010 s                 ; 8.86e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00494 V         ; 0.078 V                             ; 0.02 V                              ; 9.09e-010 s                ; 8.86e-010 s                ; Yes                       ; Yes                       ;
; RAM_A13                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00494 V          ; 0.078 V                              ; 0.02 V                               ; 9.09e-010 s                 ; 8.86e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00494 V         ; 0.078 V                             ; 0.02 V                              ; 9.09e-010 s                ; 8.86e-010 s                ; Yes                       ; Yes                       ;
; HEART_BEAT                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00494 V          ; 0.078 V                              ; 0.02 V                               ; 9.09e-010 s                 ; 8.86e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00494 V         ; 0.078 V                             ; 0.02 V                              ; 9.09e-010 s                ; 8.86e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX[0]                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX[1]                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX[2]                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX[3]                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX_CLOCK                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX_EN                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; PHY_MDC                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-009 s                 ; 3.59e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-009 s                ; 3.59e-009 s                ; Yes                       ; Yes                       ;
; PHY_RESET_N                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00494 V          ; 0.078 V                              ; 0.02 V                               ; 9.09e-010 s                 ; 8.86e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00494 V         ; 0.078 V                             ; 0.02 V                              ; 9.09e-010 s                ; 8.86e-010 s                ; Yes                       ; Yes                       ;
; SCK                              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; SI                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; NODE_ADDR_CS                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; NCONFIG                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; cycloneii_asmiblock2~ALTERA_DCLK ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-007 V                  ; 2.34 V              ; -0.00834 V          ; 0.106 V                              ; 0.015 V                              ; 6.53e-010 s                 ; 5.54e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-007 V                 ; 2.34 V             ; -0.00834 V         ; 0.106 V                             ; 0.015 V                             ; 6.53e-010 s                ; 5.54e-010 s                ; Yes                       ; Yes                       ;
; cycloneii_asmiblock2~ALTERA_SCE  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.64e-007 V                  ; 2.34 V              ; -0.00313 V          ; 0.188 V                              ; 0.034 V                              ; 1.58e-009 s                 ; 1.58e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.64e-007 V                 ; 2.34 V             ; -0.00313 V         ; 0.188 V                             ; 0.034 V                             ; 1.58e-009 s                ; 1.58e-009 s                ; Yes                       ; Yes                       ;
; cycloneii_asmiblock2~ALTERA_SDO  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.64e-007 V                  ; 2.34 V              ; -0.00313 V          ; 0.188 V                              ; 0.034 V                              ; 1.58e-009 s                 ; 1.58e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.64e-007 V                 ; 2.34 V             ; -0.00313 V         ; 0.188 V                             ; 0.034 V                             ; 1.58e-009 s                ; 1.58e-009 s                ; Yes                       ; Yes                       ;
; PHY_MDIO                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-007 V                  ; 2.34 V              ; -0.0034 V           ; 0.118 V                              ; 0.019 V                              ; 8.67e-010 s                 ; 1.08e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-007 V                 ; 2.34 V             ; -0.0034 V          ; 0.118 V                             ; 0.019 V                             ; 8.67e-010 s                ; 1.08e-009 s                ; Yes                       ; Yes                       ;
+----------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ATLAS_C18     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-009 s                 ; 2.29e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-009 s                ; 2.29e-009 s                ; No                        ; Yes                       ;
; ATLAS_A20     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-009 s                 ; 2.37e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-009 s                ; 2.37e-009 s                ; No                        ; Yes                       ;
; ATLAS_A21     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.72 V              ; -0.0402 V           ; 0.163 V                              ; 0.079 V                              ; 4.51e-010 s                 ; 4.33e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.72 V             ; -0.0402 V          ; 0.163 V                             ; 0.079 V                             ; 4.51e-010 s                ; 4.33e-010 s                ; No                        ; Yes                       ;
; ATLAS_C19     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.72 V              ; -0.0402 V           ; 0.163 V                              ; 0.079 V                              ; 4.51e-010 s                 ; 4.33e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.72 V             ; -0.0402 V          ; 0.163 V                             ; 0.079 V                             ; 4.51e-010 s                ; 4.33e-010 s                ; No                        ; Yes                       ;
; ATLAS_C20     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.72 V              ; -0.0402 V           ; 0.163 V                              ; 0.079 V                              ; 4.51e-010 s                 ; 4.33e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.72 V             ; -0.0402 V          ; 0.163 V                             ; 0.079 V                             ; 4.51e-010 s                ; 4.33e-010 s                ; No                        ; Yes                       ;
; ATLAS_C21     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.72 V              ; -0.0402 V           ; 0.163 V                              ; 0.079 V                              ; 4.51e-010 s                 ; 4.33e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.72 V             ; -0.0402 V          ; 0.163 V                             ; 0.079 V                             ; 4.51e-010 s                ; 4.33e-010 s                ; No                        ; Yes                       ;
; ATLAS_C24     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; RAM_A0        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-009 s                 ; 2.29e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-009 s                ; 2.29e-009 s                ; No                        ; Yes                       ;
; RAM_A1        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-009 s                 ; 2.29e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-009 s                ; 2.29e-009 s                ; No                        ; Yes                       ;
; RAM_A2        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-009 s                 ; 2.29e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-009 s                ; 2.29e-009 s                ; No                        ; Yes                       ;
; RAM_A3        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; RAM_A4        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-009 s                 ; 2.29e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-009 s                ; 2.29e-009 s                ; No                        ; Yes                       ;
; RAM_A5        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; RAM_A6        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-009 s                 ; 2.29e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-009 s                ; 2.29e-009 s                ; No                        ; Yes                       ;
; RAM_A7        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; RAM_A8        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-009 s                 ; 2.29e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-009 s                ; 2.29e-009 s                ; No                        ; Yes                       ;
; RAM_A9        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; RAM_A10       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; RAM_A11       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-009 s                 ; 2.37e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-009 s                ; 2.37e-009 s                ; No                        ; Yes                       ;
; RAM_A12       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; RAM_A13       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; HEART_BEAT    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; PHY_TX[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX_CLOCK  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX_EN     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; PHY_MDC       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-009 s                 ; 2.29e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-009 s                ; 2.29e-009 s                ; No                        ; Yes                       ;
; PHY_RESET_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; SCK           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; SI            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; NODE_ADDR_CS  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; NCONFIG       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; PHY_MDIO      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-008 V                  ; 2.7 V               ; -0.0208 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-010 s                 ; 6.71e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-008 V                 ; 2.7 V              ; -0.0208 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-010 s                ; 6.71e-010 s                ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Aug 14 17:06:51 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Metis -c Metis --timing_analysis_only
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "PHY_RX_CLOCK" is an undefined clock
Warning: PLL "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" input frequency requirement of 48.0 MHz overrides default required fmax of 25.0 MHz -- Slack information will be reported
Warning: PLL "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" input frequency requirement of 12.5 MHz overrides default required fmax of 25.0 MHz -- Slack information will be reported
Warning: PLL "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]" input frequency requirement of 0.8 MHz overrides default required fmax of 25.0 MHz -- Slack information will be reported
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Rx_MAC:Rx_MAC_inst|PHY_100T_state" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is -4.247 ns for clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" between source register "reset" and destination register "NWire_rcv:m_ver4|DB_LEN[3][0]"
    Info: + Largest register to register requirement is 0.556 ns
        Info: + Setup relationship between source and destination is 0.833 ns
            Info: + Latch edge is 1.535 ns
                Info: Clock period of Destination clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" is 20.833 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.702 ns
                Info: Clock period of Source clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" is 80.000 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.037 ns
            Info: + Shortest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" to destination register is 4.386 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G8; Fanout = 2597; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
                Info: 3: + IC(1.333 ns) + CELL(0.680 ns) = 4.386 ns; Loc. = FF_X54_Y35_N7; Fanout = 4; REG Node = 'NWire_rcv:m_ver4|DB_LEN[3][0]'
                Info: Total cell delay = 0.680 ns ( 15.50 % )
                Info: Total interconnect delay = 3.706 ns ( 84.50 % )
            Info: - Longest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" to source register is 4.423 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G7; Fanout = 677; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]~clkctrl'
                Info: 3: + IC(1.370 ns) + CELL(0.680 ns) = 4.423 ns; Loc. = FF_X45_Y20_N13; Fanout = 1219; REG Node = 'reset'
                Info: Total cell delay = 0.680 ns ( 15.37 % )
                Info: Total interconnect delay = 3.743 ns ( 84.63 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: - Micro setup delay of destination is -0.021 ns
    Info: - Longest register to register delay is 4.803 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X45_Y20_N13; Fanout = 1219; REG Node = 'reset'
        Info: 2: + IC(0.414 ns) + CELL(0.177 ns) = 0.591 ns; Loc. = LCCOMB_X45_Y20_N22; Fanout = 405; COMB Node = 'IF_rst~0'
        Info: 3: + IC(2.047 ns) + CELL(0.177 ns) = 2.815 ns; Loc. = LCCOMB_X53_Y33_N10; Fanout = 72; COMB Node = 'NWire_rcv:m_ver4|DB_LEN[2][9]~1'
        Info: 4: + IC(1.193 ns) + CELL(0.795 ns) = 4.803 ns; Loc. = FF_X54_Y35_N7; Fanout = 4; REG Node = 'NWire_rcv:m_ver4|DB_LEN[3][0]'
        Info: Total cell delay = 1.149 ns ( 23.92 % )
        Info: Total interconnect delay = 3.654 ns ( 76.08 % )
Warning: Can't achieve timing requirement Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]' along 1241 path(s). See Report window for details.
Info: Slack time is 9.919 ns for clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" between source register "EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0]" and destination register "ASMI_interface:ASMI_int_inst|address[20]"
    Info: Fmax is 49.6 MHz (period= 20.162 ns)
    Info: + Largest register to register requirement is 19.784 ns
        Info: + Setup relationship between source and destination is 20.000 ns
            Info: + Latch edge is 21.535 ns
                Info: Clock period of Destination clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" is 40.000 ns with inverted offset of 21.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 1.535 ns
                Info: Clock period of Source clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" is 40.000 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.024 ns
            Info: + Shortest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" to destination register is 4.408 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G6; Fanout = 369; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
                Info: 3: + IC(1.355 ns) + CELL(0.680 ns) = 4.408 ns; Loc. = FF_X22_Y29_N13; Fanout = 6; REG Node = 'ASMI_interface:ASMI_int_inst|address[20]'
                Info: Total cell delay = 0.680 ns ( 15.43 % )
                Info: Total interconnect delay = 3.728 ns ( 84.57 % )
            Info: - Longest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" to source register is 4.384 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G6; Fanout = 369; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
                Info: 3: + IC(1.331 ns) + CELL(0.680 ns) = 4.384 ns; Loc. = FF_X23_Y32_N17; Fanout = 2; REG Node = 'EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0]'
                Info: Total cell delay = 0.680 ns ( 15.51 % )
                Info: Total interconnect delay = 3.704 ns ( 84.49 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: - Micro setup delay of destination is -0.021 ns
    Info: - Longest register to register delay is 9.865 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X23_Y32_N17; Fanout = 2; REG Node = 'EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0]'
        Info: 2: + IC(0.571 ns) + CELL(0.565 ns) = 1.136 ns; Loc. = LCCOMB_X22_Y32_N10; Fanout = 2; COMB Node = 'EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|op_1~1'
        Info: 3: + IC(0.000 ns) + CELL(0.073 ns) = 1.209 ns; Loc. = LCCOMB_X22_Y32_N12; Fanout = 2; COMB Node = 'EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|op_1~3'
        Info: 4: + IC(0.000 ns) + CELL(0.073 ns) = 1.282 ns; Loc. = LCCOMB_X22_Y32_N14; Fanout = 2; COMB Node = 'EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|op_1~5'
        Info: 5: + IC(0.000 ns) + CELL(0.073 ns) = 1.355 ns; Loc. = LCCOMB_X22_Y32_N16; Fanout = 2; COMB Node = 'EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|op_1~7'
        Info: 6: + IC(0.000 ns) + CELL(0.607 ns) = 1.962 ns; Loc. = LCCOMB_X22_Y32_N18; Fanout = 1; COMB Node = 'EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|op_1~8'
        Info: 7: + IC(0.789 ns) + CELL(0.398 ns) = 3.149 ns; Loc. = LCCOMB_X22_Y32_N6; Fanout = 1; COMB Node = 'ASMI_interface:ASMI_int_inst|LessThan0~1'
        Info: 8: + IC(0.310 ns) + CELL(0.472 ns) = 3.931 ns; Loc. = LCCOMB_X22_Y32_N8; Fanout = 4; COMB Node = 'ASMI_interface:ASMI_int_inst|LessThan0~2'
        Info: 9: + IC(1.505 ns) + CELL(0.177 ns) = 5.613 ns; Loc. = LCCOMB_X23_Y28_N0; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|always0~0'
        Info: 10: + IC(0.484 ns) + CELL(0.565 ns) = 6.662 ns; Loc. = LCCOMB_X23_Y29_N0; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~1'
        Info: 11: + IC(0.000 ns) + CELL(0.073 ns) = 6.735 ns; Loc. = LCCOMB_X23_Y29_N2; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~4'
        Info: 12: + IC(0.000 ns) + CELL(0.073 ns) = 6.808 ns; Loc. = LCCOMB_X23_Y29_N4; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~7'
        Info: 13: + IC(0.000 ns) + CELL(0.073 ns) = 6.881 ns; Loc. = LCCOMB_X23_Y29_N6; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~10'
        Info: 14: + IC(0.000 ns) + CELL(0.073 ns) = 6.954 ns; Loc. = LCCOMB_X23_Y29_N8; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~13'
        Info: 15: + IC(0.000 ns) + CELL(0.073 ns) = 7.027 ns; Loc. = LCCOMB_X23_Y29_N10; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~16'
        Info: 16: + IC(0.000 ns) + CELL(0.073 ns) = 7.100 ns; Loc. = LCCOMB_X23_Y29_N12; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~19'
        Info: 17: + IC(0.000 ns) + CELL(0.073 ns) = 7.173 ns; Loc. = LCCOMB_X23_Y29_N14; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~22'
        Info: 18: + IC(0.000 ns) + CELL(0.073 ns) = 7.246 ns; Loc. = LCCOMB_X23_Y29_N16; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~25'
        Info: 19: + IC(0.000 ns) + CELL(0.073 ns) = 7.319 ns; Loc. = LCCOMB_X23_Y29_N18; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~28'
        Info: 20: + IC(0.000 ns) + CELL(0.073 ns) = 7.392 ns; Loc. = LCCOMB_X23_Y29_N20; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~31'
        Info: 21: + IC(0.000 ns) + CELL(0.073 ns) = 7.465 ns; Loc. = LCCOMB_X23_Y29_N22; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~34'
        Info: 22: + IC(0.000 ns) + CELL(0.607 ns) = 8.072 ns; Loc. = LCCOMB_X23_Y29_N24; Fanout = 1; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~36'
        Info: 23: + IC(0.701 ns) + CELL(0.177 ns) = 8.950 ns; Loc. = LCCOMB_X22_Y29_N24; Fanout = 1; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~38'
        Info: 24: + IC(0.450 ns) + CELL(0.465 ns) = 9.865 ns; Loc. = FF_X22_Y29_N13; Fanout = 6; REG Node = 'ASMI_interface:ASMI_int_inst|address[20]'
        Info: Total cell delay = 5.055 ns ( 51.24 % )
        Info: Total interconnect delay = 4.810 ns ( 48.76 % )
Info: Slack time is -986 ps for clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" between source register "EEPROM:EEPROM_inst|This_IP[22]" and destination register "Assigned_IP_valid"
    Info: + Largest register to register requirement is 2.358 ns
        Info: + Setup relationship between source and destination is 1.535 ns
            Info: + Latch edge is 1.535 ns
                Info: Clock period of Destination clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" is 80.000 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PHY_MDIO_clk" is 400.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 1.063 ns
            Info: + Shortest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" to destination register is 4.427 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G7; Fanout = 677; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]~clkctrl'
                Info: 3: + IC(1.374 ns) + CELL(0.680 ns) = 4.427 ns; Loc. = FF_X29_Y22_N5; Fanout = 64; REG Node = 'Assigned_IP_valid'
                Info: Total cell delay = 0.680 ns ( 15.36 % )
                Info: Total interconnect delay = 3.747 ns ( 84.64 % )
            Info: - Longest clock path from clock "PHY_MDIO_clk" to source register is 3.364 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X35_Y1_N23; Fanout = 3; CLK Node = 'PHY_MDIO_clk'
                Info: 2: + IC(1.348 ns) + CELL(0.000 ns) = 1.348 ns; Loc. = CLKCTRL_G19; Fanout = 183; COMB Node = 'PHY_MDIO_clk~clkctrl'
                Info: 3: + IC(1.336 ns) + CELL(0.680 ns) = 3.364 ns; Loc. = FF_X27_Y22_N7; Fanout = 4; REG Node = 'EEPROM:EEPROM_inst|This_IP[22]'
                Info: Total cell delay = 0.680 ns ( 20.21 % )
                Info: Total interconnect delay = 2.684 ns ( 79.79 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: - Micro setup delay of destination is -0.021 ns
    Info: - Longest register to register delay is 3.344 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X27_Y22_N7; Fanout = 4; REG Node = 'EEPROM:EEPROM_inst|This_IP[22]'
        Info: 2: + IC(0.607 ns) + CELL(0.489 ns) = 1.096 ns; Loc. = LCCOMB_X27_Y22_N14; Fanout = 1; COMB Node = 'Equal1~6'
        Info: 3: + IC(0.734 ns) + CELL(0.177 ns) = 2.007 ns; Loc. = LCCOMB_X29_Y22_N2; Fanout = 1; COMB Node = 'Equal1~9'
        Info: 4: + IC(0.303 ns) + CELL(0.487 ns) = 2.797 ns; Loc. = LCCOMB_X29_Y22_N10; Fanout = 1; COMB Node = 'Assigned_IP_valid~1'
        Info: 5: + IC(0.255 ns) + CELL(0.177 ns) = 3.229 ns; Loc. = LCCOMB_X29_Y22_N4; Fanout = 1; COMB Node = 'Assigned_IP_valid~2'
        Info: 6: + IC(0.000 ns) + CELL(0.115 ns) = 3.344 ns; Loc. = FF_X29_Y22_N5; Fanout = 64; REG Node = 'Assigned_IP_valid'
        Info: Total cell delay = 1.445 ns ( 43.21 % )
        Info: Total interconnect delay = 1.899 ns ( 56.79 % )
Warning: Can't achieve timing requirement Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]' along 32 path(s). See Report window for details.
Info: Slack time is -2.469 ns for clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]" between source register "IF_Mic_boost" and destination register "I2C_Master:I2C_Master_inst|state[1]"
    Info: + Largest register to register requirement is -0.251 ns
        Info: + Setup relationship between source and destination is 0.001 ns
            Info: + Latch edge is 0.001 ns
                Info: Clock period of Destination clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]" is 1250.000 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" is 20.833 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.012 ns
            Info: + Shortest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]" to destination register is 4.409 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G9; Fanout = 20; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]~clkctrl'
                Info: 3: + IC(1.356 ns) + CELL(0.680 ns) = 4.409 ns; Loc. = FF_X37_Y22_N1; Fanout = 16; REG Node = 'I2C_Master:I2C_Master_inst|state[1]'
                Info: Total cell delay = 0.680 ns ( 15.42 % )
                Info: Total interconnect delay = 3.729 ns ( 84.58 % )
            Info: - Longest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" to source register is 4.421 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G8; Fanout = 2597; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
                Info: 3: + IC(1.368 ns) + CELL(0.680 ns) = 4.421 ns; Loc. = FF_X38_Y22_N19; Fanout = 3; REG Node = 'IF_Mic_boost'
                Info: Total cell delay = 0.680 ns ( 15.38 % )
                Info: Total interconnect delay = 3.741 ns ( 84.62 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: - Micro setup delay of destination is -0.021 ns
    Info: - Longest register to register delay is 2.218 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X38_Y22_N19; Fanout = 3; REG Node = 'IF_Mic_boost'
        Info: 2: + IC(0.391 ns) + CELL(0.177 ns) = 0.568 ns; Loc. = LCCOMB_X38_Y22_N12; Fanout = 2; COMB Node = 'I2C_Master:I2C_Master_inst|setup[3]~0'
        Info: 3: + IC(0.271 ns) + CELL(0.177 ns) = 1.016 ns; Loc. = LCCOMB_X38_Y22_N6; Fanout = 3; COMB Node = 'I2C_Master:I2C_Master_inst|Selector1~0'
        Info: 4: + IC(0.282 ns) + CELL(0.177 ns) = 1.475 ns; Loc. = LCCOMB_X38_Y22_N2; Fanout = 1; COMB Node = 'I2C_Master:I2C_Master_inst|Selector2~0'
        Info: 5: + IC(0.451 ns) + CELL(0.177 ns) = 2.103 ns; Loc. = LCCOMB_X37_Y22_N0; Fanout = 1; COMB Node = 'I2C_Master:I2C_Master_inst|state[1]~feeder'
        Info: 6: + IC(0.000 ns) + CELL(0.115 ns) = 2.218 ns; Loc. = FF_X37_Y22_N1; Fanout = 16; REG Node = 'I2C_Master:I2C_Master_inst|state[1]'
        Info: Total cell delay = 0.823 ns ( 37.11 % )
        Info: Total interconnect delay = 1.395 ns ( 62.89 % )
Warning: Can't achieve timing requirement Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]' along 19 path(s). See Report window for details.
Info: Slack time is -2.08 ns for clock "PHY_CLK125" between source register "IF_I_PWM[4]" and destination register "NWire_xmit:P_IQPWM|DIFF_CLK.id0[20]"
    Info: + Largest register to register requirement is -1.253 ns
        Info: + Setup relationship between source and destination is 0.125 ns
            Info: + Latch edge is 0.166 ns
                Info: Clock period of Destination clock "PHY_CLK125" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.041 ns
                Info: Clock period of Source clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" is 20.833 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -1.138 ns
            Info: + Shortest clock path from clock "PHY_CLK125" to destination register is 3.274 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'PHY_CLK125'
                Info: 2: + IC(0.000 ns) + CELL(1.018 ns) = 1.018 ns; Loc. = IOIBUF_X67_Y22_N1; Fanout = 5; COMB Node = 'PHY_CLK125~input'
                Info: 3: + IC(0.197 ns) + CELL(0.000 ns) = 1.215 ns; Loc. = CLKCTRL_G5; Fanout = 1391; COMB Node = 'PHY_CLK125~inputclkctrl'
                Info: 4: + IC(1.379 ns) + CELL(0.680 ns) = 3.274 ns; Loc. = FF_X42_Y27_N11; Fanout = 1; REG Node = 'NWire_xmit:P_IQPWM|DIFF_CLK.id0[20]'
                Info: Total cell delay = 1.698 ns ( 51.86 % )
                Info: Total interconnect delay = 1.576 ns ( 48.14 % )
            Info: - Longest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" to source register is 4.412 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G8; Fanout = 2597; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
                Info: 3: + IC(1.359 ns) + CELL(0.680 ns) = 4.412 ns; Loc. = FF_X43_Y27_N29; Fanout = 1; REG Node = 'IF_I_PWM[4]'
                Info: Total cell delay = 0.680 ns ( 15.41 % )
                Info: Total interconnect delay = 3.732 ns ( 84.59 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: - Micro setup delay of destination is -0.021 ns
    Info: - Longest register to register delay is 0.827 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X43_Y27_N29; Fanout = 1; REG Node = 'IF_I_PWM[4]'
        Info: 2: + IC(0.535 ns) + CELL(0.177 ns) = 0.712 ns; Loc. = LCCOMB_X42_Y27_N10; Fanout = 1; COMB Node = 'NWire_xmit:P_IQPWM|DIFF_CLK.id0[20]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.827 ns; Loc. = FF_X42_Y27_N11; Fanout = 1; REG Node = 'NWire_xmit:P_IQPWM|DIFF_CLK.id0[20]'
        Info: Total cell delay = 0.292 ns ( 35.31 % )
        Info: Total interconnect delay = 0.535 ns ( 64.69 % )
Warning: Can't achieve timing requirement Clock Setup: 'PHY_CLK125' along 90 path(s). See Report window for details.
Info: Slack time is 32.292 ns for clock "PHY_MDIO_clk" between source register "write_PHY" and destination register "MDIO:MDIO_inst|address[2]"
    Info: + Largest register to register requirement is 37.163 ns
        Info: + Setup relationship between source and destination is 38.465 ns
            Info: + Latch edge is 40.000 ns
                Info: Clock period of Destination clock "PHY_MDIO_clk" is 400.000 ns with inverted offset of 200.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 1.535 ns
                Info: Clock period of Source clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" is 80.000 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -1.062 ns
            Info: + Shortest clock path from clock "PHY_MDIO_clk" to destination register is 3.365 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X35_Y1_N23; Fanout = 3; CLK Node = 'PHY_MDIO_clk'
                Info: 2: + IC(1.348 ns) + CELL(0.000 ns) = 1.348 ns; Loc. = CLKCTRL_G19; Fanout = 183; COMB Node = 'PHY_MDIO_clk~clkctrl'
                Info: 3: + IC(1.337 ns) + CELL(0.680 ns) = 3.365 ns; Loc. = FF_X35_Y24_N13; Fanout = 3; REG Node = 'MDIO:MDIO_inst|address[2]'
                Info: Total cell delay = 0.680 ns ( 20.21 % )
                Info: Total interconnect delay = 2.685 ns ( 79.79 % )
            Info: - Longest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" to source register is 4.427 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G7; Fanout = 677; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]~clkctrl'
                Info: 3: + IC(1.374 ns) + CELL(0.680 ns) = 4.427 ns; Loc. = FF_X32_Y24_N21; Fanout = 3; REG Node = 'write_PHY'
                Info: Total cell delay = 0.680 ns ( 15.36 % )
                Info: Total interconnect delay = 3.747 ns ( 84.64 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: - Micro setup delay of destination is -0.021 ns
    Info: - Longest register to register delay is 4.871 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X32_Y24_N21; Fanout = 3; REG Node = 'write_PHY'
        Info: 2: + IC(0.606 ns) + CELL(0.489 ns) = 1.095 ns; Loc. = LCCOMB_X33_Y24_N26; Fanout = 3; COMB Node = 'MDIO:MDIO_inst|loop_count[2]~5'
        Info: 3: + IC(0.560 ns) + CELL(0.486 ns) = 2.141 ns; Loc. = LCCOMB_X34_Y24_N2; Fanout = 1; COMB Node = 'MDIO:MDIO_inst|preamble[2]~7'
        Info: 4: + IC(0.468 ns) + CELL(0.177 ns) = 2.786 ns; Loc. = LCCOMB_X35_Y24_N0; Fanout = 2; COMB Node = 'MDIO:MDIO_inst|preamble[2]~8'
        Info: 5: + IC(0.555 ns) + CELL(0.471 ns) = 3.812 ns; Loc. = LCCOMB_X35_Y24_N14; Fanout = 3; COMB Node = 'MDIO:MDIO_inst|address[0]~0'
        Info: 6: + IC(0.264 ns) + CELL(0.795 ns) = 4.871 ns; Loc. = FF_X35_Y24_N13; Fanout = 3; REG Node = 'MDIO:MDIO_inst|address[2]'
        Info: Total cell delay = 2.418 ns ( 49.64 % )
        Info: Total interconnect delay = 2.453 ns ( 50.36 % )
Info: No valid register-to-register data paths exist for clock "CLK_25MHZ"
Info: Slack time is 13.143 ns for clock "PHY_RX_CLOCK" between source register "Rx_MAC:Rx_MAC_inst|Rx_enable" and destination memory "PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a14~porta_address_reg0"
    Info: Fmax is 72.92 MHz (period= 13.714 ns)
    Info: + Largest register to memory requirement is 20.242 ns
        Info: + Setup relationship between source and destination is 20.000 ns
            Info: + Latch edge is 20.000 ns
                Info: Clock period of Destination clock "PHY_RX_CLOCK" is 40.000 ns with inverted offset of 20.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PHY_RX_CLOCK" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.435 ns
            Info: + Shortest clock path from clock "PHY_RX_CLOCK" to destination memory is 6.655 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_210; Fanout = 1; CLK Node = 'PHY_RX_CLOCK'
                Info: 2: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = IOIBUF_X34_Y43_N8; Fanout = 2; COMB Node = 'PHY_RX_CLOCK~input'
                Info: 3: + IC(0.842 ns) + CELL(0.941 ns) = 2.757 ns; Loc. = FF_X33_Y40_N5; Fanout = 120; REG Node = 'Rx_MAC:Rx_MAC_inst|PHY_100T_state'
                Info: 4: + IC(1.454 ns) + CELL(0.000 ns) = 4.211 ns; Loc. = CLKCTRL_G13; Fanout = 1572; COMB Node = 'Rx_MAC:Rx_MAC_inst|PHY_100T_state~clkctrl'
                Info: 5: + IC(1.338 ns) + CELL(1.106 ns) = 6.655 ns; Loc. = M9K_X58_Y15_N0; Fanout = 0; MEM Node = 'PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a14~porta_address_reg0'
                Info: Total cell delay = 3.021 ns ( 45.39 % )
                Info: Total interconnect delay = 3.634 ns ( 54.61 % )
            Info: - Longest clock path from clock "PHY_RX_CLOCK" to source register is 6.220 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_210; Fanout = 1; CLK Node = 'PHY_RX_CLOCK'
                Info: 2: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = IOIBUF_X34_Y43_N8; Fanout = 2; COMB Node = 'PHY_RX_CLOCK~input'
                Info: 3: + IC(0.842 ns) + CELL(0.941 ns) = 2.757 ns; Loc. = FF_X33_Y40_N5; Fanout = 120; REG Node = 'Rx_MAC:Rx_MAC_inst|PHY_100T_state'
                Info: 4: + IC(1.454 ns) + CELL(0.000 ns) = 4.211 ns; Loc. = CLKCTRL_G13; Fanout = 1572; COMB Node = 'Rx_MAC:Rx_MAC_inst|PHY_100T_state~clkctrl'
                Info: 5: + IC(1.329 ns) + CELL(0.680 ns) = 6.220 ns; Loc. = FF_X41_Y11_N23; Fanout = 4; REG Node = 'Rx_MAC:Rx_MAC_inst|Rx_enable'
                Info: Total cell delay = 2.595 ns ( 41.72 % )
                Info: Total interconnect delay = 3.625 ns ( 58.28 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: - Micro setup delay of destination is -0.068 ns
    Info: - Longest register to memory delay is 7.099 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X41_Y11_N23; Fanout = 4; REG Node = 'Rx_MAC:Rx_MAC_inst|Rx_enable'
        Info: 2: + IC(1.580 ns) + CELL(0.437 ns) = 2.017 ns; Loc. = LCCOMB_X45_Y19_N16; Fanout = 32; COMB Node = 'PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|decode_177:decode12|eq_node[1]'
        Info: 3: + IC(3.868 ns) + CELL(1.214 ns) = 7.099 ns; Loc. = M9K_X58_Y15_N0; Fanout = 0; MEM Node = 'PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a14~porta_address_reg0'
        Info: Total cell delay = 1.651 ns ( 23.26 % )
        Info: Total interconnect delay = 5.448 ns ( 76.74 % )
Info: Minimum slack time is 552 ps for clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" between source register "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|wrptr_g[5]" and destination memory "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a6~porta_address_reg0"
    Info: + Shortest register to memory delay is 0.971 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X38_Y26_N3; Fanout = 10; REG Node = 'SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|wrptr_g[5]'
        Info: 2: + IC(0.884 ns) + CELL(0.087 ns) = 0.971 ns; Loc. = M9K_X40_Y26_N0; Fanout = 0; MEM Node = 'SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a6~porta_address_reg0'
        Info: Total cell delay = 0.087 ns ( 8.96 % )
        Info: Total interconnect delay = 0.884 ns ( 91.04 % )
    Info: - Smallest register to memory requirement is 0.419 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 1.535 ns
                Info: Clock period of Destination clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" is 20.833 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 1.535 ns
                Info: Clock period of Source clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" is 20.833 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.426 ns
            Info: + Longest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" to destination memory is 4.842 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G8; Fanout = 2597; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
                Info: 3: + IC(1.363 ns) + CELL(1.106 ns) = 4.842 ns; Loc. = M9K_X40_Y26_N0; Fanout = 0; MEM Node = 'SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a6~porta_address_reg0'
                Info: Total cell delay = 1.106 ns ( 22.84 % )
                Info: Total interconnect delay = 3.736 ns ( 77.16 % )
            Info: - Shortest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" to source register is 4.416 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G8; Fanout = 2597; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
                Info: 3: + IC(1.363 ns) + CELL(0.680 ns) = 4.416 ns; Loc. = FF_X38_Y26_N3; Fanout = 10; REG Node = 'SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|wrptr_g[5]'
                Info: Total cell delay = 0.680 ns ( 15.40 % )
                Info: Total interconnect delay = 3.736 ns ( 84.60 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: + Micro hold delay of destination is 0.254 ns
Info: Minimum slack time is 566 ps for clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" between source register "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[0]" and destination memory "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0"
    Info: + Shortest register to memory delay is 0.992 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X22_Y28_N11; Fanout = 3; REG Node = 'ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[0]'
        Info: 2: + IC(0.905 ns) + CELL(0.087 ns) = 0.992 ns; Loc. = M9K_X24_Y28_N0; Fanout = 0; MEM Node = 'ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0'
        Info: Total cell delay = 0.087 ns ( 8.77 % )
        Info: Total interconnect delay = 0.905 ns ( 91.23 % )
    Info: - Smallest register to memory requirement is 0.426 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 1.535 ns
                Info: Clock period of Destination clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" is 40.000 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 1.535 ns
                Info: Clock period of Source clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" is 40.000 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.433 ns
            Info: + Longest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" to destination memory is 4.831 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G6; Fanout = 369; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
                Info: 3: + IC(1.352 ns) + CELL(1.106 ns) = 4.831 ns; Loc. = M9K_X24_Y28_N0; Fanout = 0; MEM Node = 'ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0'
                Info: Total cell delay = 1.106 ns ( 22.89 % )
                Info: Total interconnect delay = 3.725 ns ( 77.11 % )
            Info: - Shortest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" to source register is 4.398 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G6; Fanout = 369; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
                Info: 3: + IC(1.345 ns) + CELL(0.680 ns) = 4.398 ns; Loc. = FF_X22_Y28_N11; Fanout = 3; REG Node = 'ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[0]'
                Info: Total cell delay = 0.680 ns ( 15.46 % )
                Info: Total interconnect delay = 3.718 ns ( 84.54 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: + Micro hold delay of destination is 0.254 ns
Info: Minimum slack time is 646 ps for clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" between source register "Tx_MAC:Tx_MAC_inst|end_point[1]" and destination register "Tx_MAC:Tx_MAC_inst|end_point[1]"
    Info: + Shortest register to register delay is 0.597 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X23_Y22_N27; Fanout = 2; REG Node = 'Tx_MAC:Tx_MAC_inst|end_point[1]'
        Info: 2: + IC(0.000 ns) + CELL(0.482 ns) = 0.482 ns; Loc. = LCCOMB_X23_Y22_N26; Fanout = 1; COMB Node = 'Tx_MAC:Tx_MAC_inst|Selector165~0'
        Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.597 ns; Loc. = FF_X23_Y22_N27; Fanout = 2; REG Node = 'Tx_MAC:Tx_MAC_inst|end_point[1]'
        Info: Total cell delay = 0.597 ns ( 100.00 % )
    Info: - Smallest register to register requirement is -0.049 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 41.535 ns
                Info: Clock period of Destination clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" is 80.000 ns with inverted offset of 41.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 41.535 ns
                Info: Clock period of Source clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" is 80.000 ns with inverted offset of 41.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" to destination register is 4.420 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G7; Fanout = 677; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]~clkctrl'
                Info: 3: + IC(1.367 ns) + CELL(0.680 ns) = 4.420 ns; Loc. = FF_X23_Y22_N27; Fanout = 2; REG Node = 'Tx_MAC:Tx_MAC_inst|end_point[1]'
                Info: Total cell delay = 0.680 ns ( 15.38 % )
                Info: Total interconnect delay = 3.740 ns ( 84.62 % )
            Info: - Shortest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" to source register is 4.420 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G7; Fanout = 677; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]~clkctrl'
                Info: 3: + IC(1.367 ns) + CELL(0.680 ns) = 4.420 ns; Loc. = FF_X23_Y22_N27; Fanout = 2; REG Node = 'Tx_MAC:Tx_MAC_inst|end_point[1]'
                Info: Total cell delay = 0.680 ns ( 15.38 % )
                Info: Total interconnect delay = 3.740 ns ( 84.62 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: + Micro hold delay of destination is 0.212 ns
Info: Minimum slack time is 646 ps for clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]" between source register "I2C_Master:I2C_Master_inst|setup[2]" and destination register "I2C_Master:I2C_Master_inst|setup[2]"
    Info: + Shortest register to register delay is 0.597 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X38_Y22_N25; Fanout = 4; REG Node = 'I2C_Master:I2C_Master_inst|setup[2]'
        Info: 2: + IC(0.000 ns) + CELL(0.482 ns) = 0.482 ns; Loc. = LCCOMB_X38_Y22_N24; Fanout = 1; COMB Node = 'I2C_Master:I2C_Master_inst|setup[2]~5'
        Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.597 ns; Loc. = FF_X38_Y22_N25; Fanout = 4; REG Node = 'I2C_Master:I2C_Master_inst|setup[2]'
        Info: Total cell delay = 0.597 ns ( 100.00 % )
    Info: - Smallest register to register requirement is -0.049 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 1.535 ns
                Info: Clock period of Destination clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]" is 1250.000 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 1.535 ns
                Info: Clock period of Source clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]" is 1250.000 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]" to destination register is 4.409 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G9; Fanout = 20; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]~clkctrl'
                Info: 3: + IC(1.356 ns) + CELL(0.680 ns) = 4.409 ns; Loc. = FF_X38_Y22_N25; Fanout = 4; REG Node = 'I2C_Master:I2C_Master_inst|setup[2]'
                Info: Total cell delay = 0.680 ns ( 15.42 % )
                Info: Total interconnect delay = 3.729 ns ( 84.58 % )
            Info: - Shortest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]" to source register is 4.409 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G9; Fanout = 20; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]~clkctrl'
                Info: 3: + IC(1.356 ns) + CELL(0.680 ns) = 4.409 ns; Loc. = FF_X38_Y22_N25; Fanout = 4; REG Node = 'I2C_Master:I2C_Master_inst|setup[2]'
                Info: Total cell delay = 0.680 ns ( 15.42 % )
                Info: Total interconnect delay = 3.729 ns ( 84.58 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: + Micro hold delay of destination is 0.212 ns
Info: Minimum slack time is 646 ps for clock "PHY_CLK125" between source register "NWire_xmit:M_LRAudio|id[31]" and destination register "NWire_xmit:M_LRAudio|id[31]"
    Info: + Shortest register to register delay is 0.597 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X48_Y27_N25; Fanout = 2; REG Node = 'NWire_xmit:M_LRAudio|id[31]'
        Info: 2: + IC(0.000 ns) + CELL(0.482 ns) = 0.482 ns; Loc. = LCCOMB_X48_Y27_N24; Fanout = 1; COMB Node = 'NWire_xmit:M_LRAudio|id~32'
        Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.597 ns; Loc. = FF_X48_Y27_N25; Fanout = 2; REG Node = 'NWire_xmit:M_LRAudio|id[31]'
        Info: Total cell delay = 0.597 ns ( 100.00 % )
    Info: - Smallest register to register requirement is -0.049 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "PHY_CLK125" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PHY_CLK125" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "PHY_CLK125" to destination register is 3.267 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'PHY_CLK125'
                Info: 2: + IC(0.000 ns) + CELL(1.018 ns) = 1.018 ns; Loc. = IOIBUF_X67_Y22_N1; Fanout = 5; COMB Node = 'PHY_CLK125~input'
                Info: 3: + IC(0.197 ns) + CELL(0.000 ns) = 1.215 ns; Loc. = CLKCTRL_G5; Fanout = 1391; COMB Node = 'PHY_CLK125~inputclkctrl'
                Info: 4: + IC(1.372 ns) + CELL(0.680 ns) = 3.267 ns; Loc. = FF_X48_Y27_N25; Fanout = 2; REG Node = 'NWire_xmit:M_LRAudio|id[31]'
                Info: Total cell delay = 1.698 ns ( 51.97 % )
                Info: Total interconnect delay = 1.569 ns ( 48.03 % )
            Info: - Shortest clock path from clock "PHY_CLK125" to source register is 3.267 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'PHY_CLK125'
                Info: 2: + IC(0.000 ns) + CELL(1.018 ns) = 1.018 ns; Loc. = IOIBUF_X67_Y22_N1; Fanout = 5; COMB Node = 'PHY_CLK125~input'
                Info: 3: + IC(0.197 ns) + CELL(0.000 ns) = 1.215 ns; Loc. = CLKCTRL_G5; Fanout = 1391; COMB Node = 'PHY_CLK125~inputclkctrl'
                Info: 4: + IC(1.372 ns) + CELL(0.680 ns) = 3.267 ns; Loc. = FF_X48_Y27_N25; Fanout = 2; REG Node = 'NWire_xmit:M_LRAudio|id[31]'
                Info: Total cell delay = 1.698 ns ( 51.97 % )
                Info: Total interconnect delay = 1.569 ns ( 48.03 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: + Micro hold delay of destination is 0.212 ns
Info: Minimum slack time is 646 ps for clock "PHY_MDIO_clk" between source register "EEPROM:EEPROM_inst|CS" and destination register "EEPROM:EEPROM_inst|CS"
    Info: + Shortest register to register delay is 0.597 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X36_Y25_N9; Fanout = 5; REG Node = 'EEPROM:EEPROM_inst|CS'
        Info: 2: + IC(0.000 ns) + CELL(0.482 ns) = 0.482 ns; Loc. = LCCOMB_X36_Y25_N8; Fanout = 1; COMB Node = 'EEPROM:EEPROM_inst|CS~6'
        Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.597 ns; Loc. = FF_X36_Y25_N9; Fanout = 5; REG Node = 'EEPROM:EEPROM_inst|CS'
        Info: Total cell delay = 0.597 ns ( 100.00 % )
    Info: - Smallest register to register requirement is -0.049 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "PHY_MDIO_clk" is 400.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PHY_MDIO_clk" is 400.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "PHY_MDIO_clk" to destination register is 3.375 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X35_Y1_N23; Fanout = 3; CLK Node = 'PHY_MDIO_clk'
                Info: 2: + IC(1.348 ns) + CELL(0.000 ns) = 1.348 ns; Loc. = CLKCTRL_G19; Fanout = 183; COMB Node = 'PHY_MDIO_clk~clkctrl'
                Info: 3: + IC(1.347 ns) + CELL(0.680 ns) = 3.375 ns; Loc. = FF_X36_Y25_N9; Fanout = 5; REG Node = 'EEPROM:EEPROM_inst|CS'
                Info: Total cell delay = 0.680 ns ( 20.15 % )
                Info: Total interconnect delay = 2.695 ns ( 79.85 % )
            Info: - Shortest clock path from clock "PHY_MDIO_clk" to source register is 3.375 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X35_Y1_N23; Fanout = 3; CLK Node = 'PHY_MDIO_clk'
                Info: 2: + IC(1.348 ns) + CELL(0.000 ns) = 1.348 ns; Loc. = CLKCTRL_G19; Fanout = 183; COMB Node = 'PHY_MDIO_clk~clkctrl'
                Info: 3: + IC(1.347 ns) + CELL(0.680 ns) = 3.375 ns; Loc. = FF_X36_Y25_N9; Fanout = 5; REG Node = 'EEPROM:EEPROM_inst|CS'
                Info: Total cell delay = 0.680 ns ( 20.15 % )
                Info: Total interconnect delay = 2.695 ns ( 79.85 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: + Micro hold delay of destination is 0.212 ns
Info: Minimum slack time is -2.316 ns for clock "PHY_RX_CLOCK" between source register "Rx_MAC:Rx_MAC_inst|PHY_output[98]" and destination register "Rx_MAC:Rx_MAC_inst|FromPort[2]"
    Info: + Shortest register to register delay is 0.682 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X20_Y13_N1; Fanout = 4; REG Node = 'Rx_MAC:Rx_MAC_inst|PHY_output[98]'
        Info: 2: + IC(0.390 ns) + CELL(0.177 ns) = 0.567 ns; Loc. = LCCOMB_X20_Y13_N2; Fanout = 1; COMB Node = 'Rx_MAC:Rx_MAC_inst|FromPort[2]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.682 ns; Loc. = FF_X20_Y13_N3; Fanout = 1; REG Node = 'Rx_MAC:Rx_MAC_inst|FromPort[2]'
        Info: Total cell delay = 0.292 ns ( 42.82 % )
        Info: Total interconnect delay = 0.390 ns ( 57.18 % )
    Info: - Smallest register to register requirement is 2.998 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "PHY_RX_CLOCK" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PHY_RX_CLOCK" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 3.047 ns
            Info: + Longest clock path from clock "PHY_RX_CLOCK" to destination register is 6.220 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_210; Fanout = 1; CLK Node = 'PHY_RX_CLOCK'
                Info: 2: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = IOIBUF_X34_Y43_N8; Fanout = 2; COMB Node = 'PHY_RX_CLOCK~input'
                Info: 3: + IC(0.842 ns) + CELL(0.941 ns) = 2.757 ns; Loc. = FF_X33_Y40_N5; Fanout = 120; REG Node = 'Rx_MAC:Rx_MAC_inst|PHY_100T_state'
                Info: 4: + IC(1.454 ns) + CELL(0.000 ns) = 4.211 ns; Loc. = CLKCTRL_G13; Fanout = 1572; COMB Node = 'Rx_MAC:Rx_MAC_inst|PHY_100T_state~clkctrl'
                Info: 5: + IC(1.329 ns) + CELL(0.680 ns) = 6.220 ns; Loc. = FF_X20_Y13_N3; Fanout = 1; REG Node = 'Rx_MAC:Rx_MAC_inst|FromPort[2]'
                Info: Total cell delay = 2.595 ns ( 41.72 % )
                Info: Total interconnect delay = 3.625 ns ( 58.28 % )
            Info: - Shortest clock path from clock "PHY_RX_CLOCK" to source register is 3.173 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_210; Fanout = 1; CLK Node = 'PHY_RX_CLOCK'
                Info: 2: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = IOIBUF_X34_Y43_N8; Fanout = 2; COMB Node = 'PHY_RX_CLOCK~input'
                Info: 3: + IC(0.197 ns) + CELL(0.000 ns) = 1.171 ns; Loc. = CLKCTRL_G12; Fanout = 122; COMB Node = 'PHY_RX_CLOCK~inputclkctrl'
                Info: 4: + IC(1.322 ns) + CELL(0.680 ns) = 3.173 ns; Loc. = FF_X20_Y13_N1; Fanout = 4; REG Node = 'Rx_MAC:Rx_MAC_inst|PHY_output[98]'
                Info: Total cell delay = 1.654 ns ( 52.13 % )
                Info: Total interconnect delay = 1.519 ns ( 47.87 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: + Micro hold delay of destination is 0.212 ns
Warning: Can't achieve minimum setup and hold requirement PHY_RX_CLOCK along 689 path(s). See Report window for details.
Info: tsu for register "Rx_MAC:Rx_MAC_inst|PHY_byte[2]" (data pin = "PHY_DV", clock pin = "PHY_RX_CLOCK") is 6.679 ns
    Info: + Longest pin to register delay is 9.895 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_239; Fanout = 1; PIN Node = 'PHY_DV'
        Info: 2: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = IOIBUF_X1_Y43_N15; Fanout = 27; COMB Node = 'PHY_DV~input'
        Info: 3: + IC(4.838 ns) + CELL(0.473 ns) = 6.315 ns; Loc. = LCCOMB_X33_Y40_N16; Fanout = 4; COMB Node = 'Rx_MAC:Rx_MAC_inst|PHY_byte[3]~0'
        Info: 4: + IC(2.785 ns) + CELL(0.795 ns) = 9.895 ns; Loc. = FF_X33_Y18_N27; Fanout = 1; REG Node = 'Rx_MAC:Rx_MAC_inst|PHY_byte[2]'
        Info: Total cell delay = 2.272 ns ( 22.96 % )
        Info: Total interconnect delay = 7.623 ns ( 77.04 % )
    Info: + Micro setup delay of destination is -0.021 ns
    Info: - Shortest clock path from clock "PHY_RX_CLOCK" to destination register is 3.195 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_210; Fanout = 1; CLK Node = 'PHY_RX_CLOCK'
        Info: 2: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = IOIBUF_X34_Y43_N8; Fanout = 2; COMB Node = 'PHY_RX_CLOCK~input'
        Info: 3: + IC(0.197 ns) + CELL(0.000 ns) = 1.171 ns; Loc. = CLKCTRL_G12; Fanout = 122; COMB Node = 'PHY_RX_CLOCK~inputclkctrl'
        Info: 4: + IC(1.344 ns) + CELL(0.680 ns) = 3.195 ns; Loc. = FF_X33_Y18_N27; Fanout = 1; REG Node = 'Rx_MAC:Rx_MAC_inst|PHY_byte[2]'
        Info: Total cell delay = 1.654 ns ( 51.77 % )
        Info: Total interconnect delay = 1.541 ns ( 48.23 % )
Info: tco from clock "PHY_CLK125" to destination pin "PHY_MDC" through register "MDIO:MDIO_inst|write[0]" is 20.260 ns
    Info: + Longest clock path from clock "PHY_CLK125" to source register is 9.579 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'PHY_CLK125'
        Info: 2: + IC(0.000 ns) + CELL(1.018 ns) = 1.018 ns; Loc. = IOIBUF_X67_Y22_N1; Fanout = 5; COMB Node = 'PHY_CLK125~input'
        Info: 3: + IC(2.363 ns) + CELL(-1.846 ns) = 1.535 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'
        Info: 4: + IC(2.373 ns) + CELL(0.000 ns) = 3.908 ns; Loc. = CLKCTRL_G6; Fanout = 369; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
        Info: 5: + IC(1.365 ns) + CELL(0.941 ns) = 6.214 ns; Loc. = FF_X35_Y1_N23; Fanout = 3; CLK Node = 'PHY_MDIO_clk'
        Info: 6: + IC(1.348 ns) + CELL(0.000 ns) = 7.562 ns; Loc. = CLKCTRL_G19; Fanout = 183; COMB Node = 'PHY_MDIO_clk~clkctrl'
        Info: 7: + IC(1.337 ns) + CELL(0.680 ns) = 9.579 ns; Loc. = FF_X34_Y24_N1; Fanout = 34; REG Node = 'MDIO:MDIO_inst|write[0]'
        Info: Total cell delay = 0.793 ns ( 8.28 % )
        Info: Total interconnect delay = 8.786 ns ( 91.72 % )
    Info: + Micro clock to output delay of source is 0.261 ns
    Info: + Longest register to pin delay is 10.420 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X34_Y24_N1; Fanout = 34; REG Node = 'MDIO:MDIO_inst|write[0]'
        Info: 2: + IC(0.937 ns) + CELL(0.177 ns) = 1.114 ns; Loc. = LCCOMB_X35_Y24_N28; Fanout = 3; COMB Node = 'MDIO:MDIO_inst|LessThan0~0'
        Info: 3: + IC(2.393 ns) + CELL(0.410 ns) = 3.917 ns; Loc. = LCCOMB_X35_Y8_N16; Fanout = 1; COMB Node = 'MDIO:MDIO_inst|clock~0'
        Info: 4: + IC(2.466 ns) + CELL(4.037 ns) = 10.420 ns; Loc. = IOOBUF_X61_Y43_N16; Fanout = 1; COMB Node = 'PHY_MDC~output'
        Info: 5: + IC(0.000 ns) + CELL(0.000 ns) = 10.420 ns; Loc. = PIN_184; Fanout = 0; PIN Node = 'PHY_MDC'
        Info: Total cell delay = 4.624 ns ( 44.38 % )
        Info: Total interconnect delay = 5.796 ns ( 55.62 % )
Info: th for register "MDIO:MDIO_inst|previous_speed" (data pin = "MODE2", clock pin = "PHY_CLK125") is 6.513 ns
    Info: + Longest clock path from clock "PHY_CLK125" to destination register is 9.578 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'PHY_CLK125'
        Info: 2: + IC(0.000 ns) + CELL(1.018 ns) = 1.018 ns; Loc. = IOIBUF_X67_Y22_N1; Fanout = 5; COMB Node = 'PHY_CLK125~input'
        Info: 3: + IC(2.363 ns) + CELL(-1.846 ns) = 1.535 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'
        Info: 4: + IC(2.373 ns) + CELL(0.000 ns) = 3.908 ns; Loc. = CLKCTRL_G6; Fanout = 369; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
        Info: 5: + IC(1.365 ns) + CELL(0.941 ns) = 6.214 ns; Loc. = FF_X35_Y1_N23; Fanout = 3; CLK Node = 'PHY_MDIO_clk'
        Info: 6: + IC(1.348 ns) + CELL(0.000 ns) = 7.562 ns; Loc. = CLKCTRL_G19; Fanout = 183; COMB Node = 'PHY_MDIO_clk~clkctrl'
        Info: 7: + IC(1.336 ns) + CELL(0.680 ns) = 9.578 ns; Loc. = FF_X33_Y24_N5; Fanout = 3; REG Node = 'MDIO:MDIO_inst|previous_speed'
        Info: Total cell delay = 0.793 ns ( 8.28 % )
        Info: Total interconnect delay = 8.785 ns ( 91.72 % )
    Info: + Micro hold delay of destination is 0.212 ns
    Info: - Shortest pin to register delay is 3.277 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_34; Fanout = 1; PIN Node = 'MODE2'
        Info: 2: + IC(0.000 ns) + CELL(1.018 ns) = 1.018 ns; Loc. = IOIBUF_X0_Y21_N22; Fanout = 4; COMB Node = 'MODE2~input'
        Info: 3: + IC(1.739 ns) + CELL(0.405 ns) = 3.162 ns; Loc. = LCCOMB_X33_Y24_N4; Fanout = 1; COMB Node = 'MDIO:MDIO_inst|previous_speed~2'
        Info: 4: + IC(0.000 ns) + CELL(0.115 ns) = 3.277 ns; Loc. = FF_X33_Y24_N5; Fanout = 3; REG Node = 'MDIO:MDIO_inst|previous_speed'
        Info: Total cell delay = 1.538 ns ( 46.93 % )
        Info: Total interconnect delay = 1.739 ns ( 53.07 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 202 megabytes
    Info: Processing ended: Sun Aug 14 17:06:59 2011
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08


