\doxysection{Arches\+::Units\+::Unit\+Memory\+Base Struct Reference}
\hypertarget{class_arches_1_1_units_1_1_unit_memory_base}{}\label{class_arches_1_1_units_1_1_unit_memory_base}\index{Arches::Units::UnitMemoryBase@{Arches::Units::UnitMemoryBase}}


Class describes general layout structure of main memory.  




{\ttfamily \#include $<$unit-\/memory-\/base.\+hpp$>$}

Inheritance diagram for Arches\+::Units\+::Unit\+Memory\+Base\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=1.038961cm]{class_arches_1_1_units_1_1_unit_memory_base}
\end{center}
\end{figure}
\doxysubsubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{class_arches_1_1_units_1_1_unit_memory_base_a90e2a879ebecbc06a456d3a13652c858}\label{class_arches_1_1_units_1_1_unit_memory_base_a90e2a879ebecbc06a456d3a13652c858} 
{\bfseries Unit\+Memory\+Base} (uint clients, uint servers)
\end{DoxyCompactItemize}
\doxysubsection*{Public Member Functions inherited from \mbox{\hyperlink{class_arches_1_1_units_1_1_unit_base}{Arches\+::\+Units\+::\+Unit\+Base}}}
\begin{DoxyCompactItemize}
\item 
virtual void {\bfseries clock\+\_\+rise} ()=0
\item 
virtual void {\bfseries clock\+\_\+fall} ()=0
\end{DoxyCompactItemize}
\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{class_arches_1_1_units_1_1_unit_memory_base_a4ae1f4d7e132198e2cf959e6514d3566}\label{class_arches_1_1_units_1_1_unit_memory_base_a4ae1f4d7e132198e2cf959e6514d3566} 
\mbox{\hyperlink{class_interconnection_network}{Interconnection\+Network}}$<$ \mbox{\hyperlink{struct_arches_1_1_units_1_1_memory_request}{Memory\+Request}}, \mbox{\hyperlink{struct_arches_1_1_units_1_1_memory_return}{Memory\+Return}} $>$ {\bfseries interconnect}
\end{DoxyCompactItemize}
\doxysubsection*{Public Attributes inherited from \mbox{\hyperlink{class_arches_1_1_units_1_1_unit_base}{Arches\+::\+Units\+::\+Unit\+Base}}}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_arches_1_1_simulator}{Simulator}} \texorpdfstring{$\ast$}{*} {\bfseries simulator} \{nullptr\}
\item 
uint64\+\_\+t {\bfseries unit\+\_\+id} \{\texorpdfstring{$\sim$}{\string~}0ull\}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Class describes general layout structure of main memory. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/u1320313/\+Dev/arches-\/v2/arches-\/v2/src/arches/units/unit-\/memory-\/base.\+hpp\end{DoxyCompactItemize}
