v 20150101 2
L 400 700 600 700 3 0 0 0 -1 -1
L 400 100 600 100 3 0 0 0 -1 -1
A 40 400 398 311 98 3 0 2 0 -1 -1
A 140 400 398 311 98 3 0 2 0 -1 -1
L 300 700 300 800 3 0 0 0 -1 -1
L 300 100 300 0 3 0 0 0 -1 -1
L 300 500 425 500 3 0 2 0 100 100
L 300 300 425 300 3 0 2 0 100 100
A 600 500 400 270 76 3 0 0 0 -1 -1
A 600 300 400 14 76 3 0 0 0 -1 -1
P 1000 400 1300 400 1 0 1
{
T 1000 250 5 8 0 1 0 0 1
pinnumber=1
T 1000 250 5 8 0 1 0 0 1
pinseq=1
T 1000 450 5 8 0 1 0 0 1
pinlabel=OUT
T 1100 250 5 8 0 1 0 0 1
pintype=out
}
P 300 100 0 100 1 0 1
{
T 200 150 5 8 0 1 0 0 1
pinnumber=2
T 200 150 5 8 0 1 0 0 1
pinseq=2
T -50 150 5 8 0 1 0 0 1
pinlabel=IN0
T 350 0 5 8 0 1 0 0 1
pintype=in
}
P 300 300 0 300 1 0 1
{
T 200 350 5 8 0 1 0 0 1
pinnumber=3
T 200 350 5 8 0 1 0 0 1
pinseq=3
T -50 350 5 8 0 1 0 0 1
pinlabel=IN1
T 350 0 5 8 0 1 0 0 1
pintype=in
}
P 300 500 0 500 1 0 1
{
T 200 550 5 8 0 1 0 0 1
pinnumber=4
T 200 550 5 8 0 1 0 0 1
pinseq=4
T -50 550 5 8 0 1 0 0 1
pinlabel=IN2
T 350 750 5 8 0 1 0 0 1
pintype=in
}
P 300 700 0 700 1 0 1
{
T 200 750 5 8 0 1 0 0 1
pinnumber=5
T 200 750 5 8 0 1 0 0 1
pinseq=5
T -50 750 5 8 0 1 0 0 1
pinlabel=IN3
T 350 750 5 8 0 1 0 0 1
pintype=in
}
T 850 350 5 10 1 1 0 6 1
refdes=U?
T 200 900 5 8 0 0 0 0 1
device=xor
T 200 1600 9 10 0 0 0 0 1
numslots=0
T 200 1050 9 10 0 0 0 0 1
footprint=unknown
T 200 1400 5 10 0 1 0 0 1
description=4 Input Exclusive OR Gate
T 200 1250 5 8 0 1 0 0 1
comment=VERILOG_PORTS=POSITIONAL
