# RISC-V-FYP
The purpose of this final year project (FYP) is to design and implement a 5-stage pipelined RISC-V processor in VHDL as an education tool.

RISC-V_Top:
  -> Contains the VHDL Modules and Testbenches associated with the FYP

RISC-V_Package: 
  -> Contains the component declarations for the RISC-V sub-modules
