// Seed: 2817010521
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  reg id_5, id_6, id_7;
  assign id_2 = 1;
  always
    if (1'd0)
      if (1 <-> (id_5 * 1))
        wait (1) begin
          force id_2 = id_6;
        end
      else id_1 = id_3 & 1;
    else $display(id_7 + id_4, 1, 1);
  reg id_8, id_9 = id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = 1;
  wire id_8;
  module_0(
      id_3, id_3, id_3, id_6
  );
endmodule
