#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Mar  1 12:07:47 2019
# Process ID: 44876
# Current directory: D:/GitHub/ENES-246/-8SevenSegDisplays/2_HexTo7SegDisplay
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent35908 D:\GitHub\ENES-246\-8SevenSegDisplays\2_HexTo7SegDisplay\hexTo7seg.xpr
# Log file: D:/GitHub/ENES-246/-8SevenSegDisplays/2_HexTo7SegDisplay/vivado.log
# Journal file: D:/GitHub/ENES-246/-8SevenSegDisplays/2_HexTo7SegDisplay\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/GitHub/ENES-246/-8SevenSegDisplays/2_HexTo7SegDisplay/hexTo7seg.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/FoersterGame/Documents/GitHub/ENES247/lab2-7segDisplayofAdders/Lab2_3_hexTo7seg' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'D:/GitHub/ENES-246/-8SevenSegDisplays/2_HexTo7SegDisplay/hexTo7seg.ip_user_files', nor could it be found using path 'C:/Users/FoersterGame/Documents/GitHub/ENES247/lab2-7segDisplayofAdders/Lab2_3_hexTo7seg/hexTo7seg.ip_user_files'.
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:nexys4_ddr:part0:1.1. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 701.227 ; gain = 82.859
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Mar  1 12:09:03 2019] Launched synth_1...
Run output will be captured here: D:/GitHub/ENES-246/-8SevenSegDisplays/2_HexTo7SegDisplay/hexTo7seg.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Mar  1 12:09:50 2019] Launched impl_1...
Run output will be captured here: D:/GitHub/ENES-246/-8SevenSegDisplays/2_HexTo7SegDisplay/hexTo7seg.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Mar  1 12:11:28 2019] Launched impl_1...
Run output will be captured here: D:/GitHub/ENES-246/-8SevenSegDisplays/2_HexTo7SegDisplay/hexTo7seg.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A4023DA
set_property PROGRAM.FILE {D:/GitHub/ENES-246/-8SevenSegDisplays/2_HexTo7SegDisplay/hexTo7seg.runs/impl_1/hexTo7seg.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/GitHub/ENES-246/-8SevenSegDisplays/2_HexTo7SegDisplay/hexTo7seg.runs/impl_1/hexTo7seg.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Mar  1 12:15:38 2019] Launched synth_1...
Run output will be captured here: D:/GitHub/ENES-246/-8SevenSegDisplays/2_HexTo7SegDisplay/hexTo7seg.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 4
[Fri Mar  1 12:47:01 2019] Launched synth_1...
Run output will be captured here: D:/GitHub/ENES-246/-8SevenSegDisplays/2_HexTo7SegDisplay/hexTo7seg.runs/synth_1/runme.log
[Fri Mar  1 12:47:01 2019] Launched impl_1...
Run output will be captured here: D:/GitHub/ENES-246/-8SevenSegDisplays/2_HexTo7SegDisplay/hexTo7seg.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Mar  1 13:11:10 2019] Launched synth_1...
Run output will be captured here: D:/GitHub/ENES-246/-8SevenSegDisplays/2_HexTo7SegDisplay/hexTo7seg.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Mar  1 13:11:48 2019] Launched impl_1...
Run output will be captured here: D:/GitHub/ENES-246/-8SevenSegDisplays/2_HexTo7SegDisplay/hexTo7seg.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Mar  1 13:13:05 2019] Launched impl_1...
Run output will be captured here: D:/GitHub/ENES-246/-8SevenSegDisplays/2_HexTo7SegDisplay/hexTo7seg.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/GitHub/ENES-246/-8SevenSegDisplays/2_HexTo7SegDisplay/hexTo7seg.runs/impl_1/hexTo7seg.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: hexTo7seg
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1833.152 ; gain = 72.238
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hexTo7seg' [D:/GitHub/ENES-246/-8SevenSegDisplays/2_HexTo7SegDisplay/hexTo7seg.srcs/sources_1/new/hexTo7seg.v:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/GitHub/ENES-246/-8SevenSegDisplays/2_HexTo7SegDisplay/hexTo7seg.srcs/sources_1/new/hexTo7seg.v:18]
INFO: [Synth 8-6157] synthesizing module 'HEXto7segment' [D:/GitHub/ENES-246/-8SevenSegDisplays/2_HexTo7SegDisplay/hexTo7seg.srcs/sources_1/imports/Lab2_3_hexTo7seg/BCDto7SegmentDisplay.v:6]
INFO: [Synth 8-6155] done synthesizing module 'HEXto7segment' (1#1) [D:/GitHub/ENES-246/-8SevenSegDisplays/2_HexTo7SegDisplay/hexTo7seg.srcs/sources_1/imports/Lab2_3_hexTo7seg/BCDto7SegmentDisplay.v:6]
WARNING: [Synth 8-689] width (7) of port connection 'carry' does not match port width (1) of module 'HEXto7segment' [D:/GitHub/ENES-246/-8SevenSegDisplays/2_HexTo7SegDisplay/hexTo7seg.srcs/sources_1/new/hexTo7seg.v:18]
WARNING: [Synth 8-350] instance 'i2' of module 'HEXto7segment' requires 3 connections, but only 2 given [D:/GitHub/ENES-246/-8SevenSegDisplays/2_HexTo7SegDisplay/hexTo7seg.srcs/sources_1/new/hexTo7seg.v:18]
WARNING: [Synth 8-3848] Net bcd in module/entity hexTo7seg does not have driver. [D:/GitHub/ENES-246/-8SevenSegDisplays/2_HexTo7SegDisplay/hexTo7seg.srcs/sources_1/new/hexTo7seg.v:4]
WARNING: [Synth 8-3848] Net seg in module/entity hexTo7seg does not have driver. [D:/GitHub/ENES-246/-8SevenSegDisplays/2_HexTo7SegDisplay/hexTo7seg.srcs/sources_1/new/hexTo7seg.v:17]
INFO: [Synth 8-6155] done synthesizing module 'hexTo7seg' (2#1) [D:/GitHub/ENES-246/-8SevenSegDisplays/2_HexTo7SegDisplay/hexTo7seg.srcs/sources_1/new/hexTo7seg.v:2]
WARNING: [Synth 8-3917] design hexTo7seg has port carry driven by constant 0
WARNING: [Synth 8-3917] design hexTo7seg has port AN[7] driven by constant 1
WARNING: [Synth 8-3917] design hexTo7seg has port AN[6] driven by constant 1
WARNING: [Synth 8-3917] design hexTo7seg has port AN[5] driven by constant 1
WARNING: [Synth 8-3917] design hexTo7seg has port AN[4] driven by constant 1
WARNING: [Synth 8-3917] design hexTo7seg has port AN[3] driven by constant 1
WARNING: [Synth 8-3917] design hexTo7seg has port AN[2] driven by constant 1
WARNING: [Synth 8-3917] design hexTo7seg has port AN[1] driven by constant 1
WARNING: [Synth 8-3917] design hexTo7seg has port AN[0] driven by constant 0
WARNING: [Synth 8-3331] design HEXto7segment has unconnected port carry
WARNING: [Synth 8-3331] design hexTo7seg has unconnected port bcd[3]
WARNING: [Synth 8-3331] design hexTo7seg has unconnected port bcd[2]
WARNING: [Synth 8-3331] design hexTo7seg has unconnected port bcd[1]
WARNING: [Synth 8-3331] design hexTo7seg has unconnected port bcd[0]
WARNING: [Synth 8-3331] design hexTo7seg has unconnected port CB
WARNING: [Synth 8-3331] design hexTo7seg has unconnected port CC
WARNING: [Synth 8-3331] design hexTo7seg has unconnected port CD
WARNING: [Synth 8-3331] design hexTo7seg has unconnected port CE
WARNING: [Synth 8-3331] design hexTo7seg has unconnected port CF
WARNING: [Synth 8-3331] design hexTo7seg has unconnected port CG
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1872.250 ; gain = 111.336
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1872.250 ; gain = 111.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1872.250 ; gain = 111.336
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 9 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/GitHub/ENES-246/-8SevenSegDisplays/2_HexTo7SegDisplay/hexTo7seg.srcs/constrs_1/imports/ENES246/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [D:/GitHub/ENES-246/-8SevenSegDisplays/2_HexTo7SegDisplay/hexTo7seg.srcs/constrs_1/imports/ENES246/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.090 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2242.992 ; gain = 482.078
9 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2242.992 ; gain = 482.078
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Mar  1 13:16:35 2019] Launched synth_1...
Run output will be captured here: D:/GitHub/ENES-246/-8SevenSegDisplays/2_HexTo7SegDisplay/hexTo7seg.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Mar  1 13:18:11 2019] Launched synth_1...
Run output will be captured here: D:/GitHub/ENES-246/-8SevenSegDisplays/2_HexTo7SegDisplay/hexTo7seg.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Mar  1 13:18:43 2019] Launched synth_1...
Run output will be captured here: D:/GitHub/ENES-246/-8SevenSegDisplays/2_HexTo7SegDisplay/hexTo7seg.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Mar  1 13:19:15 2019] Launched impl_1...
Run output will be captured here: D:/GitHub/ENES-246/-8SevenSegDisplays/2_HexTo7SegDisplay/hexTo7seg.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/GitHub/ENES-246/-8SevenSegDisplays/2_HexTo7SegDisplay/hexTo7seg.srcs/constrs_1/imports/ENES246/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [D:/GitHub/ENES-246/-8SevenSegDisplays/2_HexTo7SegDisplay/hexTo7seg.srcs/constrs_1/imports/ENES246/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2249.262 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Mar  1 13:20:33 2019] Launched impl_1...
Run output will be captured here: D:/GitHub/ENES-246/-8SevenSegDisplays/2_HexTo7SegDisplay/hexTo7seg.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/GitHub/ENES-246/-8SevenSegDisplays/2_HexTo7SegDisplay/hexTo7seg.runs/impl_1/hexTo7seg.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
