{
  "module_name": "videocc-sm8150.c",
  "hash_id": "67574bd50b4d7fb3a8eae9c5e872978dec971283662edb02fb96cef2dbe015a8",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/qcom/videocc-sm8150.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/module.h>\n#include <linux/platform_device.h>\n#include <linux/regmap.h>\n\n#include <dt-bindings/clock/qcom,videocc-sm8150.h>\n\n#include \"common.h\"\n#include \"clk-alpha-pll.h\"\n#include \"clk-branch.h\"\n#include \"clk-rcg.h\"\n#include \"clk-regmap.h\"\n#include \"reset.h\"\n#include \"gdsc.h\"\n\nenum {\n\tP_BI_TCXO,\n\tP_VIDEO_PLL0_OUT_MAIN,\n};\n\nstatic struct pll_vco trion_vco[] = {\n\t{ 249600000, 2000000000, 0 },\n};\n\nstatic struct alpha_pll_config video_pll0_config = {\n\t.l = 0x14,\n\t.alpha = 0xD555,\n\t.config_ctl_val = 0x20485699,\n\t.config_ctl_hi_val = 0x00002267,\n\t.config_ctl_hi1_val = 0x00000024,\n\t.test_ctl_hi1_val = 0x00000020,\n\t.user_ctl_val = 0x00000000,\n\t.user_ctl_hi_val = 0x00000805,\n\t.user_ctl_hi1_val = 0x000000D0,\n};\n\nstatic struct clk_alpha_pll video_pll0 = {\n\t.offset = 0x42c,\n\t.vco_table = trion_vco,\n\t.num_vco = ARRAY_SIZE(trion_vco),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_TRION],\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"video_pll0\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"bi_tcxo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_trion_ops,\n\t\t},\n\t},\n};\n\nstatic const struct parent_map video_cc_parent_map_0[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_VIDEO_PLL0_OUT_MAIN, 1 },\n};\n\nstatic const struct clk_parent_data video_cc_parent_data_0[] = {\n\t{ .fw_name = \"bi_tcxo\" },\n\t{ .hw = &video_pll0.clkr.hw },\n};\n\nstatic const struct freq_tbl ftbl_video_cc_iris_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(200000000, P_VIDEO_PLL0_OUT_MAIN, 2, 0, 0),\n\tF(240000000, P_VIDEO_PLL0_OUT_MAIN, 2, 0, 0),\n\tF(338000000, P_VIDEO_PLL0_OUT_MAIN, 2, 0, 0),\n\tF(365000000, P_VIDEO_PLL0_OUT_MAIN, 2, 0, 0),\n\tF(444000000, P_VIDEO_PLL0_OUT_MAIN, 2, 0, 0),\n\tF(533000000, P_VIDEO_PLL0_OUT_MAIN, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 video_cc_iris_clk_src = {\n\t.cmd_rcgr = 0x7f0,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = video_cc_parent_map_0,\n\t.freq_tbl = ftbl_video_cc_iris_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"video_cc_iris_clk_src\",\n\t\t.parent_data = video_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(video_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_branch video_cc_iris_ahb_clk = {\n\t.halt_reg = 0x8f4,\n\t.halt_check = BRANCH_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x8f4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"video_cc_iris_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&video_cc_iris_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch video_cc_mvs0_core_clk = {\n\t.halt_reg = 0x890,\n\t.halt_check = BRANCH_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x890,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"video_cc_mvs0_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&video_cc_iris_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch video_cc_mvs1_core_clk = {\n\t.halt_reg = 0x8d0,\n\t.halt_check = BRANCH_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x8d0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"video_cc_mvs1_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&video_cc_iris_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch video_cc_mvsc_core_clk = {\n\t.halt_reg = 0x850,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x850,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"video_cc_mvsc_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&video_cc_iris_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct gdsc venus_gdsc = {\n\t.gdscr = 0x814,\n\t.pd = {\n\t\t.name = \"venus_gdsc\",\n\t},\n\t.flags = 0,\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc vcodec0_gdsc = {\n\t.gdscr = 0x874,\n\t.pd = {\n\t\t.name = \"vcodec0_gdsc\",\n\t},\n\t.flags = HW_CTRL,\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc vcodec1_gdsc = {\n\t.gdscr = 0x8b4,\n\t.pd = {\n\t\t.name = \"vcodec1_gdsc\",\n\t},\n\t.flags = HW_CTRL,\n\t.pwrsts = PWRSTS_OFF_ON,\n};\nstatic struct clk_regmap *video_cc_sm8150_clocks[] = {\n\t[VIDEO_CC_IRIS_AHB_CLK] = &video_cc_iris_ahb_clk.clkr,\n\t[VIDEO_CC_IRIS_CLK_SRC] = &video_cc_iris_clk_src.clkr,\n\t[VIDEO_CC_MVS0_CORE_CLK] = &video_cc_mvs0_core_clk.clkr,\n\t[VIDEO_CC_MVS1_CORE_CLK] = &video_cc_mvs1_core_clk.clkr,\n\t[VIDEO_CC_MVSC_CORE_CLK] = &video_cc_mvsc_core_clk.clkr,\n\t[VIDEO_CC_PLL0] = &video_pll0.clkr,\n};\n\nstatic struct gdsc *video_cc_sm8150_gdscs[] = {\n\t[VENUS_GDSC] = &venus_gdsc,\n\t[VCODEC0_GDSC] = &vcodec0_gdsc,\n\t[VCODEC1_GDSC] = &vcodec1_gdsc,\n};\n\nstatic const struct regmap_config video_cc_sm8150_regmap_config = {\n\t.reg_bits\t= 32,\n\t.reg_stride\t= 4,\n\t.val_bits\t= 32,\n\t.max_register\t= 0xb94,\n\t.fast_io\t= true,\n};\n\nstatic const struct qcom_reset_map video_cc_sm8150_resets[] = {\n\t[VIDEO_CC_MVSC_CORE_CLK_BCR] = { 0x850, 2 },\n\t[VIDEO_CC_INTERFACE_BCR] = { 0x8f0 },\n\t[VIDEO_CC_MVS0_BCR] = { 0x870 },\n\t[VIDEO_CC_MVS1_BCR] = { 0x8b0 },\n\t[VIDEO_CC_MVSC_BCR] = { 0x810 },\n};\n\nstatic const struct qcom_cc_desc video_cc_sm8150_desc = {\n\t.config = &video_cc_sm8150_regmap_config,\n\t.clks = video_cc_sm8150_clocks,\n\t.num_clks = ARRAY_SIZE(video_cc_sm8150_clocks),\n\t.resets = video_cc_sm8150_resets,\n\t.num_resets = ARRAY_SIZE(video_cc_sm8150_resets),\n\t.gdscs = video_cc_sm8150_gdscs,\n\t.num_gdscs = ARRAY_SIZE(video_cc_sm8150_gdscs),\n};\n\nstatic const struct of_device_id video_cc_sm8150_match_table[] = {\n\t{ .compatible = \"qcom,sm8150-videocc\" },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, video_cc_sm8150_match_table);\n\nstatic int video_cc_sm8150_probe(struct platform_device *pdev)\n{\n\tstruct regmap *regmap;\n\n\tregmap = qcom_cc_map(pdev, &video_cc_sm8150_desc);\n\tif (IS_ERR(regmap))\n\t\treturn PTR_ERR(regmap);\n\n\tclk_trion_pll_configure(&video_pll0, regmap, &video_pll0_config);\n\n\t \n\tregmap_update_bits(regmap, 0x984, 0x1, 0x1);\n\n\treturn qcom_cc_really_probe(pdev, &video_cc_sm8150_desc, regmap);\n}\n\nstatic struct platform_driver video_cc_sm8150_driver = {\n\t.probe = video_cc_sm8150_probe,\n\t.driver = {\n\t\t.name\t= \"video_cc-sm8150\",\n\t\t.of_match_table = video_cc_sm8150_match_table,\n\t},\n};\n\nstatic int __init video_cc_sm8150_init(void)\n{\n\treturn platform_driver_register(&video_cc_sm8150_driver);\n}\nsubsys_initcall(video_cc_sm8150_init);\n\nstatic void __exit video_cc_sm8150_exit(void)\n{\n\tplatform_driver_unregister(&video_cc_sm8150_driver);\n}\nmodule_exit(video_cc_sm8150_exit);\n\nMODULE_LICENSE(\"GPL v2\");\nMODULE_DESCRIPTION(\"QTI VIDEOCC SM8150 Driver\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}