Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: TopModule.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TopModule.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TopModule"
Output Format                      : NGC
Target Device                      : xc3s250e-4-tq144

---- Source Options
Top Module Name                    : TopModule
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "WriteHandler.v" in library work
Compiling verilog file "shiftreg16_out.v" in library work
Module <WriteHandler> compiled
Compiling verilog file "shiftreg16_in.v" in library work
Module <shiftreg16_out> compiled
Compiling verilog file "RegisterSelect.v" in library work
Module <shiftreg16_in> compiled
Compiling verilog file "ReadHandler.v" in library work
Module <RegisterSelect> compiled
Compiling verilog file "rategen.v" in library work
Module <ReadHandler> compiled
Compiling verilog file "Protection.v" in library work
Module <rategen> compiled
Compiling verilog file "PREADY_Setter.v" in library work
Module <Protection> compiled
Compiling verilog file "ErrorHandler.v" in library work
Module <PREADY_Setter> compiled
Compiling verilog file "control.v" in library work
Module <ErrorHandler> compiled
Compiling verilog file "TopMod_spi.v" in library work
Module <control> compiled
Compiling verilog file "APB_interface.v" in library work
Module <TopMod_spi> compiled
Compiling verilog file "TopModule.v" in library work
Module <APB_interface> compiled
Module <TopModule> compiled
No errors in compilation
Analysis of file <"TopModule.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <TopModule> in library <work>.

Analyzing hierarchy for module <TopMod_spi> in library <work>.

Analyzing hierarchy for module <APB_interface> in library <work>.

Analyzing hierarchy for module <rategen> in library <work>.

Analyzing hierarchy for module <shiftreg16_in> in library <work>.

Analyzing hierarchy for module <shiftreg16_out> in library <work>.

Analyzing hierarchy for module <control> in library <work> with parameters.
	Done = "101"
	Init = "000"
	Load = "001"
	Shift = "011"
	Wait1 = "010"
	Wait2 = "100"

Analyzing hierarchy for module <ErrorHandler> in library <work>.

Analyzing hierarchy for module <RegisterSelect> in library <work>.

Analyzing hierarchy for module <WriteHandler> in library <work>.

Analyzing hierarchy for module <ReadHandler> in library <work>.

Analyzing hierarchy for module <PREADY_Setter> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <TopModule>.
Module <TopModule> is correct for synthesis.
 
Analyzing module <TopMod_spi> in library <work>.
Module <TopMod_spi> is correct for synthesis.
 
Analyzing module <rategen> in library <work>.
Module <rategen> is correct for synthesis.
 
Analyzing module <shiftreg16_in> in library <work>.
Module <shiftreg16_in> is correct for synthesis.
 
Analyzing module <shiftreg16_out> in library <work>.
Module <shiftreg16_out> is correct for synthesis.
 
Analyzing module <control> in library <work>.
	Done = 3'b101
	Init = 3'b000
	Load = 3'b001
	Shift = 3'b011
	Wait1 = 3'b010
	Wait2 = 3'b100
Module <control> is correct for synthesis.
 
Analyzing module <APB_interface> in library <work>.
WARNING:Xst:2211 - "Protection.v" line 46: Instantiating black box module <Protection>.
Module <APB_interface> is correct for synthesis.
 
Analyzing module <ErrorHandler> in library <work>.
Module <ErrorHandler> is correct for synthesis.
 
Analyzing module <RegisterSelect> in library <work>.
Module <RegisterSelect> is correct for synthesis.
 
Analyzing module <WriteHandler> in library <work>.
Module <WriteHandler> is correct for synthesis.
 
Analyzing module <ReadHandler> in library <work>.
Module <ReadHandler> is correct for synthesis.
 
Analyzing module <PREADY_Setter> in library <work>.
Module <PREADY_Setter> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <rategen>.
    Related source file is "rategen.v".
    Found 4-bit up counter for signal <cntr>.
    Summary:
	inferred   1 Counter(s).
Unit <rategen> synthesized.


Synthesizing Unit <shiftreg16_in>.
    Related source file is "shiftreg16_in.v".
    Found 16-bit register for signal <data>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <shiftreg16_in> synthesized.


Synthesizing Unit <shiftreg16_out>.
    Related source file is "shiftreg16_out.v".
    Found 16-bit register for signal <data>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <shiftreg16_out> synthesized.


Synthesizing Unit <control>.
    Related source file is "control.v".
    Found finite state machine <FSM_0> for signal <curr_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 6                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | nrst                      (negative)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit up counter for signal <cnt>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
Unit <control> synthesized.


Synthesizing Unit <ErrorHandler>.
    Related source file is "ErrorHandler.v".
Unit <ErrorHandler> synthesized.


Synthesizing Unit <RegisterSelect>.
    Related source file is "RegisterSelect.v".
Unit <RegisterSelect> synthesized.


Synthesizing Unit <WriteHandler>.
    Related source file is "WriteHandler.v".
    Found 16-bit register for signal <reg_APB_data_out>.
    Found 1-bit register for signal <reg_PREADY_W>.
    Found 1-bit register for signal <reg_SPI_send>.
    Summary:
	inferred  18 D-type flip-flop(s).
Unit <WriteHandler> synthesized.


Synthesizing Unit <ReadHandler>.
    Related source file is "ReadHandler.v".
    Found 16-bit register for signal <reg_PRDATA>.
    Found 1-bit register for signal <reg_PREADY_R>.
    Summary:
	inferred  17 D-type flip-flop(s).
Unit <ReadHandler> synthesized.


Synthesizing Unit <PREADY_Setter>.
    Related source file is "PREADY_Setter.v".
Unit <PREADY_Setter> synthesized.


Synthesizing Unit <TopMod_spi>.
    Related source file is "TopMod_spi.v".
Unit <TopMod_spi> synthesized.


Synthesizing Unit <APB_interface>.
    Related source file is "APB_interface.v".
WARNING:Xst:647 - Input <PSTRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <APB_interface> synthesized.


Synthesizing Unit <TopModule>.
    Related source file is "TopModule.v".
Unit <TopModule> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
# Registers                                            : 7
 1-bit register                                        : 3
 16-bit register                                       : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <SPI_module/spi_control/curr_state/FSM> on signal <curr_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 101   | 101
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 2
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
# Registers                                            : 67
 Flip-Flops                                            : 67

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <TopModule> ...

Optimizing unit <shiftreg16_in> ...

Optimizing unit <shiftreg16_out> ...

Optimizing unit <WriteHandler> ...

Optimizing unit <ReadHandler> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TopModule, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 79
 Flip-Flops                                            : 79

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TopModule.ngr
Top Level Output File Name         : TopModule
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 49

Cell Usage :
# BELS                             : 49
#      GND                         : 1
#      INV                         : 4
#      LUT2                        : 7
#      LUT3                        : 21
#      LUT3_L                      : 1
#      LUT4                        : 11
#      LUT4_D                      : 2
#      LUT4_L                      : 1
#      VCC                         : 1
# FlipFlops/Latches                : 79
#      FDR                         : 1
#      FDRE                        : 71
#      FDRS                        : 3
#      FDSE                        : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 46
#      IBUF                        : 25
#      OBUF                        : 21
# Others                           : 1
#      Protection                  : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250etq144-4 

 Number of Slices:                       50  out of   2448     2%  
 Number of Slice Flip Flops:             79  out of   4896     1%  
 Number of 4 input LUTs:                 47  out of   4896     0%  
 Number of IOs:                          49
 Number of bonded IOBs:                  47  out of    108    43%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
PCLK                               | BUFGP                  | 79    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 4.754ns (Maximum Frequency: 210.349MHz)
   Minimum input arrival time before clock: 5.401ns
   Maximum output required time after clock: 5.970ns
   Maximum combinational path delay: 1.218ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'PCLK'
  Clock period: 4.754ns (frequency: 210.349MHz)
  Total number of paths / destination ports: 422 / 125
-------------------------------------------------------------------------
Delay:               4.754ns (Levels of Logic = 2)
  Source:            SPI_module/spi_control/curr_state_FSM_FFd2 (FF)
  Destination:       SPI_module/shiftregister16_in/data_15 (FF)
  Source Clock:      PCLK rising
  Destination Clock: PCLK rising

  Data Path: SPI_module/spi_control/curr_state_FSM_FFd2 to SPI_module/shiftregister16_in/data_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q            13   0.591   0.987  SPI_module/spi_control/curr_state_FSM_FFd2 (SPI_module/spi_control/curr_state_FSM_FFd2)
     LUT4_D:I3->LO         1   0.704   0.179  SPI_module/rate_generator/sampling11 (N21)
     LUT2:I1->O           16   0.704   1.034  SPI_module/rate_generator/sampling2 (SPI_module/sampling)
     FDRE:CE                   0.555          SPI_module/shiftregister16_in/data_0
    ----------------------------------------
    Total                      4.754ns (2.554ns logic, 2.200ns route)
                                       (53.7% logic, 46.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PCLK'
  Total number of paths / destination ports: 235 / 130
-------------------------------------------------------------------------
Offset:              5.401ns (Levels of Logic = 3)
  Source:            PADDR (PAD)
  Destination:       APB_if/APB_Read/reg_PRDATA_15 (FF)
  Destination Clock: PCLK rising

  Data Path: PADDR to APB_if/APB_Read/reg_PRDATA_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  PADDR_IBUF (PADDR_IBUF)
     LUT2:I0->O            1   0.704   0.424  APB_if/APB_Read/reg_PRDATA_not0001_SW0 (N3)
     LUT4:I3->O           16   0.704   1.034  APB_if/APB_Read/reg_PRDATA_not0001 (APB_if/APB_Read/reg_PRDATA_not0001)
     FDRE:CE                   0.555          APB_if/APB_Read/reg_PRDATA_0
    ----------------------------------------
    Total                      5.401ns (3.181ns logic, 2.220ns route)
                                       (58.9% logic, 41.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PCLK'
  Total number of paths / destination ports: 21 / 20
-------------------------------------------------------------------------
Offset:              5.970ns (Levels of Logic = 2)
  Source:            SPI_module/spi_control/curr_state_FSM_FFd2 (FF)
  Destination:       SS (PAD)
  Source Clock:      PCLK rising

  Data Path: SPI_module/spi_control/curr_state_FSM_FFd2 to SS
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q            13   0.591   0.983  SPI_module/spi_control/curr_state_FSM_FFd2 (SPI_module/spi_control/curr_state_FSM_FFd2)
     INV:I->O              1   0.704   0.420  SPI_module/spi_control/curr_state_FSM_Out51_INV_0 (SS_OBUF)
     OBUF:I->O                 3.272          SS_OBUF (SS)
    ----------------------------------------
    Total                      5.970ns (4.567ns logic, 1.403ns route)
                                       (76.5% logic, 23.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               1.218ns (Levels of Logic = 1)
  Source:            PPROT<2> (PAD)
  Destination:       APB_if/APB_Prot:PPROT<2> (PAD)

  Data Path: PPROT<2> to APB_if/APB_Prot:PPROT<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             0   1.218   0.000  PPROT_2_IBUF (PPROT_2_IBUF)
    Protection:PPROT<2>        0.000          APB_if/APB_Prot
    ----------------------------------------
    Total                      1.218ns (1.218ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.58 secs
 
--> 

Total memory usage is 246528 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

