.include "macros.inc"
.file "targimpl.c"

# 0x801F3BE0 - 0x801F5760
.text
.balign 4

.fn __TRK_get_MSR, global
/* 801F3BE0 001F0CC0  7C 60 00 A6 */	mfmsr r3
/* 801F3BE4 001F0CC4  4E 80 00 20 */	blr
.endfn __TRK_get_MSR

.fn __TRK_set_MSR, global
/* 801F3BE8 001F0CC8  7C 60 01 24 */	mtmsr r3
/* 801F3BEC 001F0CCC  4E 80 00 20 */	blr
.endfn __TRK_set_MSR

.fn TRK_ppc_memcpy, local
/* 801F3BF0 001F0CD0  7D 00 00 A6 */	mfmsr r8
/* 801F3BF4 001F0CD4  39 40 00 00 */	li r10, 0x0
.L_801F3BF8:
/* 801F3BF8 001F0CD8  7C 0A 28 00 */	cmpw r10, r5
/* 801F3BFC 001F0CDC  41 82 00 24 */	beq .L_801F3C20
/* 801F3C00 001F0CE0  7C E0 01 24 */	mtmsr r7
/* 801F3C04 001F0CE4  7C 00 04 AC */	sync
/* 801F3C08 001F0CE8  7D 2A 20 AE */	lbzx r9, r10, r4
/* 801F3C0C 001F0CEC  7C C0 01 24 */	mtmsr r6
/* 801F3C10 001F0CF0  7C 00 04 AC */	sync
/* 801F3C14 001F0CF4  7D 2A 19 AE */	stbx r9, r10, r3
/* 801F3C18 001F0CF8  39 4A 00 01 */	addi r10, r10, 0x1
/* 801F3C1C 001F0CFC  4B FF FF DC */	b .L_801F3BF8
.L_801F3C20:
/* 801F3C20 001F0D00  7D 00 01 24 */	mtmsr r8
/* 801F3C24 001F0D04  7C 00 04 AC */	sync
/* 801F3C28 001F0D08  4E 80 00 20 */	blr
.endfn TRK_ppc_memcpy

.fn TRKInterruptHandler, global
/* 801F3C2C 001F0D0C  7C 5A 03 A6 */	mtsrr0 r2
/* 801F3C30 001F0D10  7C 9B 03 A6 */	mtsrr1 r4
/* 801F3C34 001F0D14  7C 93 42 A6 */	mfsprg r4, 3
/* 801F3C38 001F0D18  7C 40 00 26 */	mfcr r2
/* 801F3C3C 001F0D1C  7C 53 43 A6 */	mtsprg 3, r2
/* 801F3C40 001F0D20  3C 40 80 38 */	lis r2, gTRKState@h
/* 801F3C44 001F0D24  60 42 0C D4 */	ori r2, r2, gTRKState@l
/* 801F3C48 001F0D28  80 42 00 8C */	lwz r2, 0x8c(r2)
/* 801F3C4C 001F0D2C  60 42 80 02 */	ori r2, r2, 0x8002
/* 801F3C50 001F0D30  68 42 80 02 */	xori r2, r2, 0x8002
/* 801F3C54 001F0D34  7C 00 04 AC */	sync
/* 801F3C58 001F0D38  7C 40 01 24 */	mtmsr r2
/* 801F3C5C 001F0D3C  7C 00 04 AC */	sync
/* 801F3C60 001F0D40  3C 40 80 38 */	lis r2, TRK_saved_exceptionID@h
/* 801F3C64 001F0D44  60 42 0C D0 */	ori r2, r2, TRK_saved_exceptionID@l
/* 801F3C68 001F0D48  B0 62 00 00 */	sth r3, 0x0(r2)
/* 801F3C6C 001F0D4C  2C 03 05 00 */	cmpwi r3, 0x500
/* 801F3C70 001F0D50  40 82 00 84 */	bne .L_801F3CF4
/* 801F3C74 001F0D54  3C 40 80 38 */	lis r2, gTRKCPUState@h
/* 801F3C78 001F0D58  60 42 0D 78 */	ori r2, r2, gTRKCPUState@l
/* 801F3C7C 001F0D5C  7C 68 02 A6 */	mflr r3
/* 801F3C80 001F0D60  90 62 04 2C */	stw r3, 0x42c(r2)
/* 801F3C84 001F0D64  48 00 20 99 */	bl TRKUARTInterruptHandler
/* 801F3C88 001F0D68  3C 40 80 38 */	lis r2, gTRKCPUState@h
/* 801F3C8C 001F0D6C  60 42 0D 78 */	ori r2, r2, gTRKCPUState@l
/* 801F3C90 001F0D70  80 62 04 2C */	lwz r3, 0x42c(r2)
/* 801F3C94 001F0D74  7C 68 03 A6 */	mtlr r3
/* 801F3C98 001F0D78  3C 40 80 38 */	lis r2, gTRKState@h
/* 801F3C9C 001F0D7C  60 42 0C D4 */	ori r2, r2, gTRKState@l
/* 801F3CA0 001F0D80  80 42 00 A0 */	lwz r2, 0xa0(r2)
/* 801F3CA4 001F0D84  88 42 00 00 */	lbz r2, 0x0(r2)
/* 801F3CA8 001F0D88  2C 02 00 00 */	cmpwi r2, 0x0
/* 801F3CAC 001F0D8C  41 82 00 2C */	beq .L_801F3CD8
/* 801F3CB0 001F0D90  3C 40 80 2B */	lis r2, gTRKExceptionStatus@h
/* 801F3CB4 001F0D94  60 42 76 34 */	ori r2, r2, gTRKExceptionStatus@l
/* 801F3CB8 001F0D98  88 42 00 0C */	lbz r2, 0xc(r2)
/* 801F3CBC 001F0D9C  2C 02 00 01 */	cmpwi r2, 0x1
/* 801F3CC0 001F0DA0  41 82 00 18 */	beq .L_801F3CD8
/* 801F3CC4 001F0DA4  3C 40 80 38 */	lis r2, gTRKState@h
/* 801F3CC8 001F0DA8  60 42 0C D4 */	ori r2, r2, gTRKState@l
/* 801F3CCC 001F0DAC  38 60 00 01 */	li r3, 0x1
/* 801F3CD0 001F0DB0  98 62 00 9C */	stb r3, 0x9c(r2)
/* 801F3CD4 001F0DB4  48 00 00 20 */	b .L_801F3CF4
.L_801F3CD8:
/* 801F3CD8 001F0DB8  3C 40 80 38 */	lis r2, gTRKSaveState@h
/* 801F3CDC 001F0DBC  60 42 11 A8 */	ori r2, r2, gTRKSaveState@l
/* 801F3CE0 001F0DC0  80 62 00 88 */	lwz r3, 0x88(r2)
/* 801F3CE4 001F0DC4  7C 6F F1 20 */	mtcrf 255, r3
/* 801F3CE8 001F0DC8  80 62 00 0C */	lwz r3, 0xc(r2)
/* 801F3CEC 001F0DCC  80 42 00 08 */	lwz r2, 0x8(r2)
/* 801F3CF0 001F0DD0  4C 00 00 64 */	rfi
.L_801F3CF4:
/* 801F3CF4 001F0DD4  3C 40 80 38 */	lis r2, TRK_saved_exceptionID@h
/* 801F3CF8 001F0DD8  60 42 0C D0 */	ori r2, r2, TRK_saved_exceptionID@l
/* 801F3CFC 001F0DDC  A0 62 00 00 */	lhz r3, 0x0(r2)
/* 801F3D00 001F0DE0  3C 40 80 2B */	lis r2, gTRKExceptionStatus@h
/* 801F3D04 001F0DE4  60 42 76 34 */	ori r2, r2, gTRKExceptionStatus@l
/* 801F3D08 001F0DE8  88 42 00 0C */	lbz r2, 0xc(r2)
/* 801F3D0C 001F0DEC  2C 02 00 00 */	cmpwi r2, 0x0
/* 801F3D10 001F0DF0  40 82 00 B0 */	bne TRKExceptionHandler
/* 801F3D14 001F0DF4  3C 40 80 38 */	lis r2, gTRKCPUState@h
/* 801F3D18 001F0DF8  60 42 0D 78 */	ori r2, r2, gTRKCPUState@l
/* 801F3D1C 001F0DFC  90 02 00 00 */	stw r0, 0x0(r2)
/* 801F3D20 001F0E00  90 22 00 04 */	stw r1, 0x4(r2)
/* 801F3D24 001F0E04  7C 11 42 A6 */	mfsprg r0, 1
/* 801F3D28 001F0E08  90 02 00 08 */	stw r0, 0x8(r2)
/* 801F3D2C 001F0E0C  B0 62 02 F8 */	sth r3, 0x2f8(r2)
/* 801F3D30 001F0E10  B0 62 02 FA */	sth r3, 0x2fa(r2)
/* 801F3D34 001F0E14  7C 12 42 A6 */	mfsprg r0, 2
/* 801F3D38 001F0E18  90 02 00 0C */	stw r0, 0xc(r2)
/* 801F3D3C 001F0E1C  BC 82 00 10 */	stmw r4, 0x10(r2)
/* 801F3D40 001F0E20  7F 7A 02 A6 */	mfsrr0 r27
/* 801F3D44 001F0E24  7F 88 02 A6 */	mflr r28
/* 801F3D48 001F0E28  7F B3 42 A6 */	mfsprg r29, 3
/* 801F3D4C 001F0E2C  7F C9 02 A6 */	mfctr r30
/* 801F3D50 001F0E30  7F E1 02 A6 */	mfxer r31
/* 801F3D54 001F0E34  BF 62 00 80 */	stmw r27, 0x80(r2)
/* 801F3D58 001F0E38  48 00 1B 81 */	bl TRKSaveExtended1Block
/* 801F3D5C 001F0E3C  3C 40 80 2B */	lis r2, gTRKExceptionStatus@h
/* 801F3D60 001F0E40  60 42 76 34 */	ori r2, r2, gTRKExceptionStatus@l
/* 801F3D64 001F0E44  38 60 00 01 */	li r3, 0x1
/* 801F3D68 001F0E48  98 62 00 0C */	stb r3, 0xc(r2)
/* 801F3D6C 001F0E4C  3C 40 80 38 */	lis r2, gTRKState@h
/* 801F3D70 001F0E50  60 42 0C D4 */	ori r2, r2, gTRKState@l
/* 801F3D74 001F0E54  80 02 00 8C */	lwz r0, 0x8c(r2)
/* 801F3D78 001F0E58  7C 00 04 AC */	sync
/* 801F3D7C 001F0E5C  7C 00 01 24 */	mtmsr r0
/* 801F3D80 001F0E60  7C 00 04 AC */	sync
/* 801F3D84 001F0E64  80 02 00 80 */	lwz r0, 0x80(r2)
/* 801F3D88 001F0E68  7C 08 03 A6 */	mtlr r0
/* 801F3D8C 001F0E6C  80 02 00 84 */	lwz r0, 0x84(r2)
/* 801F3D90 001F0E70  7C 09 03 A6 */	mtctr r0
/* 801F3D94 001F0E74  80 02 00 88 */	lwz r0, 0x88(r2)
/* 801F3D98 001F0E78  7C 01 03 A6 */	mtxer r0
/* 801F3D9C 001F0E7C  80 02 00 94 */	lwz r0, 0x94(r2)
/* 801F3DA0 001F0E80  7C 12 03 A6 */	mtdsisr r0
/* 801F3DA4 001F0E84  80 02 00 90 */	lwz r0, 0x90(r2)
/* 801F3DA8 001F0E88  7C 13 03 A6 */	mtdar r0
/* 801F3DAC 001F0E8C  B8 62 00 0C */	lmw r3, 0xc(r2)
/* 801F3DB0 001F0E90  80 02 00 00 */	lwz r0, 0x0(r2)
/* 801F3DB4 001F0E94  80 22 00 04 */	lwz r1, 0x4(r2)
/* 801F3DB8 001F0E98  80 42 00 08 */	lwz r2, 0x8(r2)
/* 801F3DBC 001F0E9C  48 00 08 14 */	b TRKPostInterruptEvent
.endfn TRKInterruptHandler

.fn TRKExceptionHandler, global
/* 801F3DC0 001F0EA0  3C 40 80 2B */	lis r2, gTRKExceptionStatus@h
/* 801F3DC4 001F0EA4  60 42 76 34 */	ori r2, r2, gTRKExceptionStatus@l
/* 801F3DC8 001F0EA8  B0 62 00 08 */	sth r3, 0x8(r2)
/* 801F3DCC 001F0EAC  7C 7A 02 A6 */	mfsrr0 r3
/* 801F3DD0 001F0EB0  90 62 00 00 */	stw r3, 0x0(r2)
/* 801F3DD4 001F0EB4  A0 62 00 08 */	lhz r3, 0x8(r2)
/* 801F3DD8 001F0EB8  2C 03 02 00 */	cmpwi r3, 0x200
/* 801F3DDC 001F0EBC  41 82 00 50 */	beq .L_801F3E2C
/* 801F3DE0 001F0EC0  2C 03 03 00 */	cmpwi r3, 0x300
/* 801F3DE4 001F0EC4  41 82 00 48 */	beq .L_801F3E2C
/* 801F3DE8 001F0EC8  2C 03 04 00 */	cmpwi r3, 0x400
/* 801F3DEC 001F0ECC  41 82 00 40 */	beq .L_801F3E2C
/* 801F3DF0 001F0ED0  2C 03 06 00 */	cmpwi r3, 0x600
/* 801F3DF4 001F0ED4  41 82 00 38 */	beq .L_801F3E2C
/* 801F3DF8 001F0ED8  2C 03 07 00 */	cmpwi r3, 0x700
/* 801F3DFC 001F0EDC  41 82 00 30 */	beq .L_801F3E2C
/* 801F3E00 001F0EE0  2C 03 08 00 */	cmpwi r3, 0x800
/* 801F3E04 001F0EE4  41 82 00 28 */	beq .L_801F3E2C
/* 801F3E08 001F0EE8  2C 03 10 00 */	cmpwi r3, 0x1000
/* 801F3E0C 001F0EEC  41 82 00 20 */	beq .L_801F3E2C
/* 801F3E10 001F0EF0  2C 03 11 00 */	cmpwi r3, 0x1100
/* 801F3E14 001F0EF4  41 82 00 18 */	beq .L_801F3E2C
/* 801F3E18 001F0EF8  2C 03 12 00 */	cmpwi r3, 0x1200
/* 801F3E1C 001F0EFC  41 82 00 10 */	beq .L_801F3E2C
/* 801F3E20 001F0F00  2C 03 13 00 */	cmpwi r3, 0x1300
/* 801F3E24 001F0F04  41 82 00 08 */	beq .L_801F3E2C
/* 801F3E28 001F0F08  48 00 00 10 */	b .L_801F3E38
.L_801F3E2C:
/* 801F3E2C 001F0F0C  7C 7A 02 A6 */	mfsrr0 r3
/* 801F3E30 001F0F10  38 63 00 04 */	addi r3, r3, 0x4
/* 801F3E34 001F0F14  7C 7A 03 A6 */	mtsrr0 r3
.L_801F3E38:
/* 801F3E38 001F0F18  3C 40 80 2B */	lis r2, gTRKExceptionStatus@h
/* 801F3E3C 001F0F1C  60 42 76 34 */	ori r2, r2, gTRKExceptionStatus@l
/* 801F3E40 001F0F20  38 60 00 01 */	li r3, 0x1
/* 801F3E44 001F0F24  98 62 00 0D */	stb r3, 0xd(r2)
/* 801F3E48 001F0F28  7C 73 42 A6 */	mfsprg r3, 3
/* 801F3E4C 001F0F2C  7C 6F F1 20 */	mtcrf 255, r3
/* 801F3E50 001F0F30  7C 51 42 A6 */	mfsprg r2, 1
/* 801F3E54 001F0F34  7C 72 42 A6 */	mfsprg r3, 2
/* 801F3E58 001F0F38  4C 00 00 64 */	rfi
.endfn TRKExceptionHandler

.fn TRKSwapAndGo, global
/* 801F3E5C 001F0F3C  3C 60 80 38 */	lis r3, gTRKState@h
/* 801F3E60 001F0F40  60 63 0C D4 */	ori r3, r3, gTRKState@l
/* 801F3E64 001F0F44  BC 03 00 00 */	stmw r0, 0x0(r3)
/* 801F3E68 001F0F48  7C 00 00 A6 */	mfmsr r0
/* 801F3E6C 001F0F4C  90 03 00 8C */	stw r0, 0x8c(r3)
/* 801F3E70 001F0F50  7C 08 02 A6 */	mflr r0
/* 801F3E74 001F0F54  90 03 00 80 */	stw r0, 0x80(r3)
/* 801F3E78 001F0F58  7C 09 02 A6 */	mfctr r0
/* 801F3E7C 001F0F5C  90 03 00 84 */	stw r0, 0x84(r3)
/* 801F3E80 001F0F60  7C 01 02 A6 */	mfxer r0
/* 801F3E84 001F0F64  90 03 00 88 */	stw r0, 0x88(r3)
/* 801F3E88 001F0F68  7C 12 02 A6 */	mfdsisr r0
/* 801F3E8C 001F0F6C  90 03 00 94 */	stw r0, 0x94(r3)
/* 801F3E90 001F0F70  7C 13 02 A6 */	mfdar r0
/* 801F3E94 001F0F74  90 03 00 90 */	stw r0, 0x90(r3)
/* 801F3E98 001F0F78  38 20 80 02 */	li r1, -0x7ffe
/* 801F3E9C 001F0F7C  7C 21 08 F8 */	nor r1, r1, r1
/* 801F3EA0 001F0F80  7C 60 00 A6 */	mfmsr r3
/* 801F3EA4 001F0F84  7C 63 08 38 */	and r3, r3, r1
/* 801F3EA8 001F0F88  7C 60 01 24 */	mtmsr r3
/* 801F3EAC 001F0F8C  3C 40 80 38 */	lis r2, gTRKState@h
/* 801F3EB0 001F0F90  60 42 0C D4 */	ori r2, r2, gTRKState@l
/* 801F3EB4 001F0F94  80 42 00 A0 */	lwz r2, 0xa0(r2)
/* 801F3EB8 001F0F98  88 42 00 00 */	lbz r2, 0x0(r2)
/* 801F3EBC 001F0F9C  2C 02 00 00 */	cmpwi r2, 0x0
/* 801F3EC0 001F0FA0  41 82 00 18 */	beq .L_801F3ED8
/* 801F3EC4 001F0FA4  3C 40 80 38 */	lis r2, gTRKState@h
/* 801F3EC8 001F0FA8  60 42 0C D4 */	ori r2, r2, gTRKState@l
/* 801F3ECC 001F0FAC  38 60 00 01 */	li r3, 0x1
/* 801F3ED0 001F0FB0  98 62 00 9C */	stb r3, 0x9c(r2)
/* 801F3ED4 001F0FB4  48 00 00 4C */	b TRKInterruptHandlerEnableInterrupts
.L_801F3ED8:
/* 801F3ED8 001F0FB8  3C 40 80 2B */	lis r2, gTRKExceptionStatus@h
/* 801F3EDC 001F0FBC  60 42 76 34 */	ori r2, r2, gTRKExceptionStatus@l
/* 801F3EE0 001F0FC0  38 60 00 00 */	li r3, 0x0
/* 801F3EE4 001F0FC4  98 62 00 0C */	stb r3, 0xc(r2)
/* 801F3EE8 001F0FC8  48 00 1B A9 */	bl TRKRestoreExtended1Block
/* 801F3EEC 001F0FCC  3C 40 80 38 */	lis r2, gTRKCPUState@h
/* 801F3EF0 001F0FD0  60 42 0D 78 */	ori r2, r2, gTRKCPUState@l
/* 801F3EF4 001F0FD4  BB 62 00 80 */	lmw r27, 0x80(r2)
/* 801F3EF8 001F0FD8  7F 7A 03 A6 */	mtsrr0 r27
/* 801F3EFC 001F0FDC  7F 88 03 A6 */	mtlr r28
/* 801F3F00 001F0FE0  7F AF F1 20 */	mtcrf 255, r29
/* 801F3F04 001F0FE4  7F C9 03 A6 */	mtctr r30
/* 801F3F08 001F0FE8  7F E1 03 A6 */	mtxer r31
/* 801F3F0C 001F0FEC  B8 62 00 0C */	lmw r3, 0xc(r2)
/* 801F3F10 001F0FF0  80 02 00 00 */	lwz r0, 0x0(r2)
/* 801F3F14 001F0FF4  80 22 00 04 */	lwz r1, 0x4(r2)
/* 801F3F18 001F0FF8  80 42 00 08 */	lwz r2, 0x8(r2)
/* 801F3F1C 001F0FFC  4C 00 00 64 */	rfi
.endfn TRKSwapAndGo

.fn TRKInterruptHandlerEnableInterrupts, global
/* 801F3F20 001F1000  3C 40 80 38 */	lis r2, gTRKState@h
/* 801F3F24 001F1004  60 42 0C D4 */	ori r2, r2, gTRKState@l
/* 801F3F28 001F1008  80 02 00 8C */	lwz r0, 0x8c(r2)
/* 801F3F2C 001F100C  7C 00 04 AC */	sync
/* 801F3F30 001F1010  7C 00 01 24 */	mtmsr r0
/* 801F3F34 001F1014  7C 00 04 AC */	sync
/* 801F3F38 001F1018  80 02 00 80 */	lwz r0, 0x80(r2)
/* 801F3F3C 001F101C  7C 08 03 A6 */	mtlr r0
/* 801F3F40 001F1020  80 02 00 84 */	lwz r0, 0x84(r2)
/* 801F3F44 001F1024  7C 09 03 A6 */	mtctr r0
/* 801F3F48 001F1028  80 02 00 88 */	lwz r0, 0x88(r2)
/* 801F3F4C 001F102C  7C 01 03 A6 */	mtxer r0
/* 801F3F50 001F1030  80 02 00 94 */	lwz r0, 0x94(r2)
/* 801F3F54 001F1034  7C 12 03 A6 */	mtdsisr r0
/* 801F3F58 001F1038  80 02 00 90 */	lwz r0, 0x90(r2)
/* 801F3F5C 001F103C  7C 13 03 A6 */	mtdar r0
/* 801F3F60 001F1040  B8 62 00 0C */	lmw r3, 0xc(r2)
/* 801F3F64 001F1044  80 02 00 00 */	lwz r0, 0x0(r2)
/* 801F3F68 001F1048  80 22 00 04 */	lwz r1, 0x4(r2)
/* 801F3F6C 001F104C  80 42 00 08 */	lwz r2, 0x8(r2)
/* 801F3F70 001F1050  48 00 06 60 */	b TRKPostInterruptEvent
.endfn TRKInterruptHandlerEnableInterrupts

.fn TRKTargetSetInputPendingPtr, global
/* 801F3F74 001F1054  3C 80 80 38 */	lis r4, gTRKState@ha
/* 801F3F78 001F1058  38 84 0C D4 */	addi r4, r4, gTRKState@l
/* 801F3F7C 001F105C  90 64 00 A0 */	stw r3, 0xa0(r4)
/* 801F3F80 001F1060  4E 80 00 20 */	blr
.endfn TRKTargetSetInputPendingPtr

.fn TRKTargetStop, global
/* 801F3F84 001F1064  3C 60 80 38 */	lis r3, gTRKState@ha
/* 801F3F88 001F1068  38 00 00 01 */	li r0, 0x1
/* 801F3F8C 001F106C  38 83 0C D4 */	addi r4, r3, gTRKState@l
/* 801F3F90 001F1070  38 60 00 00 */	li r3, 0x0
/* 801F3F94 001F1074  90 04 00 98 */	stw r0, 0x98(r4)
/* 801F3F98 001F1078  4E 80 00 20 */	blr
.endfn TRKTargetStop

.fn TRKTargetSetStopped, global
/* 801F3F9C 001F107C  3C 80 80 38 */	lis r4, gTRKState@ha
/* 801F3FA0 001F1080  38 84 0C D4 */	addi r4, r4, gTRKState@l
/* 801F3FA4 001F1084  90 64 00 98 */	stw r3, 0x98(r4)
/* 801F3FA8 001F1088  4E 80 00 20 */	blr
.endfn TRKTargetSetStopped

.fn TRKTargetStopped, global
/* 801F3FAC 001F108C  3C 60 80 38 */	lis r3, gTRKState@ha
/* 801F3FB0 001F1090  38 63 0C D4 */	addi r3, r3, gTRKState@l
/* 801F3FB4 001F1094  80 63 00 98 */	lwz r3, 0x98(r3)
/* 801F3FB8 001F1098  4E 80 00 20 */	blr
.endfn TRKTargetStopped

.fn TRKTargetFlushCache, global
/* 801F3FBC 001F109C  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801F3FC0 001F10A0  7C 08 02 A6 */	mflr r0
/* 801F3FC4 001F10A4  7C 04 28 40 */	cmplw r4, r5
/* 801F3FC8 001F10A8  90 01 00 14 */	stw r0, 0x14(r1)
/* 801F3FCC 001F10AC  40 80 00 18 */	bge .L_801F3FE4
/* 801F3FD0 001F10B0  7C 83 23 78 */	mr r3, r4
/* 801F3FD4 001F10B4  7C 84 28 50 */	subf r4, r4, r5
/* 801F3FD8 001F10B8  4B FF FB 19 */	bl TRK_flush_cache
/* 801F3FDC 001F10BC  38 60 00 00 */	li r3, 0x0
/* 801F3FE0 001F10C0  48 00 00 08 */	b .L_801F3FE8
.L_801F3FE4:
/* 801F3FE4 001F10C4  38 60 07 00 */	li r3, 0x700
.L_801F3FE8:
/* 801F3FE8 001F10C8  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801F3FEC 001F10CC  7C 08 03 A6 */	mtlr r0
/* 801F3FF0 001F10D0  38 21 00 10 */	addi r1, r1, 0x10
/* 801F3FF4 001F10D4  4E 80 00 20 */	blr
.endfn TRKTargetFlushCache

.fn TRKTargetSupportRequest, global
/* 801F3FF8 001F10D8  94 21 FF C0 */	stwu r1, -0x40(r1)
/* 801F3FFC 001F10DC  7C 08 02 A6 */	mflr r0
/* 801F4000 001F10E0  3C 60 80 38 */	lis r3, gTRKCPUState@ha
/* 801F4004 001F10E4  90 01 00 44 */	stw r0, 0x44(r1)
/* 801F4008 001F10E8  BF 61 00 2C */	stmw r27, 0x2c(r1)
/* 801F400C 001F10EC  3B E3 0D 78 */	addi r31, r3, gTRKCPUState@l
/* 801F4010 001F10F0  80 1F 00 0C */	lwz r0, 0xc(r31)
/* 801F4014 001F10F4  54 1C 06 3E */	clrlwi r28, r0, 24
/* 801F4018 001F10F8  28 1C 00 D1 */	cmplwi r28, 0xd1
/* 801F401C 001F10FC  41 82 00 40 */	beq .L_801F405C
/* 801F4020 001F1100  28 1C 00 D0 */	cmplwi r28, 0xd0
/* 801F4024 001F1104  41 82 00 38 */	beq .L_801F405C
/* 801F4028 001F1108  28 1C 00 D2 */	cmplwi r28, 0xd2
/* 801F402C 001F110C  41 82 00 30 */	beq .L_801F405C
/* 801F4030 001F1110  28 1C 00 D3 */	cmplwi r28, 0xd3
/* 801F4034 001F1114  41 82 00 28 */	beq .L_801F405C
/* 801F4038 001F1118  28 1C 00 D4 */	cmplwi r28, 0xd4
/* 801F403C 001F111C  41 82 00 20 */	beq .L_801F405C
/* 801F4040 001F1120  38 61 00 10 */	addi r3, r1, 0x10
/* 801F4044 001F1124  38 80 00 04 */	li r4, 0x4
/* 801F4048 001F1128  4B FF B2 65 */	bl TRKConstructEvent
/* 801F404C 001F112C  38 61 00 10 */	addi r3, r1, 0x10
/* 801F4050 001F1130  4B FF B2 75 */	bl TRKPostEvent
/* 801F4054 001F1134  38 60 00 00 */	li r3, 0x0
/* 801F4058 001F1138  48 00 01 94 */	b .L_801F41EC
.L_801F405C:
/* 801F405C 001F113C  28 1C 00 D2 */	cmplwi r28, 0xd2
/* 801F4060 001F1140  40 82 00 50 */	bne .L_801F40B0
/* 801F4064 001F1144  3C 60 80 38 */	lis r3, gTRKCPUState@ha
/* 801F4068 001F1148  38 C1 00 08 */	addi r6, r1, 0x8
/* 801F406C 001F114C  38 83 0D 78 */	addi r4, r3, gTRKCPUState@l
/* 801F4070 001F1150  80 04 00 14 */	lwz r0, 0x14(r4)
/* 801F4074 001F1154  80 64 00 10 */	lwz r3, 0x10(r4)
/* 801F4078 001F1158  80 A4 00 18 */	lwz r5, 0x18(r4)
/* 801F407C 001F115C  54 04 06 3E */	clrlwi r4, r0, 24
/* 801F4080 001F1160  4B FF F3 71 */	bl HandleOpenFileSupportRequest
/* 801F4084 001F1164  88 01 00 08 */	lbz r0, 0x8(r1)
/* 801F4088 001F1168  7C 7E 1B 78 */	mr r30, r3
/* 801F408C 001F116C  28 00 00 00 */	cmplwi r0, 0x0
/* 801F4090 001F1170  40 82 00 14 */	bne .L_801F40A4
/* 801F4094 001F1174  2C 1E 00 00 */	cmpwi r30, 0x0
/* 801F4098 001F1178  41 82 00 0C */	beq .L_801F40A4
/* 801F409C 001F117C  38 00 00 01 */	li r0, 0x1
/* 801F40A0 001F1180  98 01 00 08 */	stb r0, 0x8(r1)
.L_801F40A4:
/* 801F40A4 001F1184  88 01 00 08 */	lbz r0, 0x8(r1)
/* 801F40A8 001F1188  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F40AC 001F118C  48 00 01 28 */	b .L_801F41D4
.L_801F40B0:
/* 801F40B0 001F1190  28 1C 00 D3 */	cmplwi r28, 0xd3
/* 801F40B4 001F1194  40 82 00 44 */	bne .L_801F40F8
/* 801F40B8 001F1198  3C 60 80 38 */	lis r3, gTRKCPUState@ha
/* 801F40BC 001F119C  38 81 00 08 */	addi r4, r1, 0x8
/* 801F40C0 001F11A0  38 63 0D 78 */	addi r3, r3, gTRKCPUState@l
/* 801F40C4 001F11A4  80 63 00 10 */	lwz r3, 0x10(r3)
/* 801F40C8 001F11A8  4B FF F2 09 */	bl HandleCloseFileSupportRequest
/* 801F40CC 001F11AC  88 01 00 08 */	lbz r0, 0x8(r1)
/* 801F40D0 001F11B0  7C 7E 1B 78 */	mr r30, r3
/* 801F40D4 001F11B4  28 00 00 00 */	cmplwi r0, 0x0
/* 801F40D8 001F11B8  40 82 00 14 */	bne .L_801F40EC
/* 801F40DC 001F11BC  2C 1E 00 00 */	cmpwi r30, 0x0
/* 801F40E0 001F11C0  41 82 00 0C */	beq .L_801F40EC
/* 801F40E4 001F11C4  38 00 00 01 */	li r0, 0x1
/* 801F40E8 001F11C8  98 01 00 08 */	stb r0, 0x8(r1)
.L_801F40EC:
/* 801F40EC 001F11CC  88 01 00 08 */	lbz r0, 0x8(r1)
/* 801F40F0 001F11D0  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F40F4 001F11D4  48 00 00 E0 */	b .L_801F41D4
.L_801F40F8:
/* 801F40F8 001F11D8  28 1C 00 D4 */	cmplwi r28, 0xd4
/* 801F40FC 001F11DC  40 82 00 68 */	bne .L_801F4164
/* 801F4100 001F11E0  3C 60 80 38 */	lis r3, gTRKCPUState@ha
/* 801F4104 001F11E4  38 81 00 0C */	addi r4, r1, 0xc
/* 801F4108 001F11E8  3B A3 0D 78 */	addi r29, r3, gTRKCPUState@l
/* 801F410C 001F11EC  38 C1 00 08 */	addi r6, r1, 0x8
/* 801F4110 001F11F0  80 7D 00 14 */	lwz r3, 0x14(r29)
/* 801F4114 001F11F4  80 1D 00 18 */	lwz r0, 0x18(r29)
/* 801F4118 001F11F8  80 E3 00 00 */	lwz r7, 0x0(r3)
/* 801F411C 001F11FC  80 7D 00 10 */	lwz r3, 0x10(r29)
/* 801F4120 001F1200  54 05 06 3E */	clrlwi r5, r0, 24
/* 801F4124 001F1204  90 E1 00 0C */	stw r7, 0xc(r1)
/* 801F4128 001F1208  4B FF F0 19 */	bl HandlePositionFileSupportRequest
/* 801F412C 001F120C  88 01 00 08 */	lbz r0, 0x8(r1)
/* 801F4130 001F1210  7C 7E 1B 78 */	mr r30, r3
/* 801F4134 001F1214  28 00 00 00 */	cmplwi r0, 0x0
/* 801F4138 001F1218  40 82 00 14 */	bne .L_801F414C
/* 801F413C 001F121C  2C 1E 00 00 */	cmpwi r30, 0x0
/* 801F4140 001F1220  41 82 00 0C */	beq .L_801F414C
/* 801F4144 001F1224  38 00 00 01 */	li r0, 0x1
/* 801F4148 001F1228  98 01 00 08 */	stb r0, 0x8(r1)
.L_801F414C:
/* 801F414C 001F122C  88 61 00 08 */	lbz r3, 0x8(r1)
/* 801F4150 001F1230  80 01 00 0C */	lwz r0, 0xc(r1)
/* 801F4154 001F1234  90 7F 00 0C */	stw r3, 0xc(r31)
/* 801F4158 001F1238  80 7D 00 14 */	lwz r3, 0x14(r29)
/* 801F415C 001F123C  90 03 00 00 */	stw r0, 0x0(r3)
/* 801F4160 001F1240  48 00 00 74 */	b .L_801F41D4
.L_801F4164:
/* 801F4164 001F1244  3C 60 80 38 */	lis r3, gTRKCPUState@ha
/* 801F4168 001F1248  20 1C 00 D1 */	subfic r0, r28, 0xd1
/* 801F416C 001F124C  3B A3 0D 78 */	addi r29, r3, gTRKCPUState@l
/* 801F4170 001F1250  38 C1 00 08 */	addi r6, r1, 0x8
/* 801F4174 001F1254  80 7D 00 10 */	lwz r3, 0x10(r29)
/* 801F4178 001F1258  7C 00 00 34 */	cntlzw r0, r0
/* 801F417C 001F125C  83 7D 00 14 */	lwz r27, 0x14(r29)
/* 801F4180 001F1260  54 08 D9 7E */	srwi r8, r0, 5
/* 801F4184 001F1264  80 9D 00 18 */	lwz r4, 0x18(r29)
/* 801F4188 001F1268  54 63 06 3E */	clrlwi r3, r3, 24
/* 801F418C 001F126C  7F 65 DB 78 */	mr r5, r27
/* 801F4190 001F1270  38 E0 00 01 */	li r7, 0x1
/* 801F4194 001F1274  4B FF F5 A9 */	bl TRKSuppAccessFile
/* 801F4198 001F1278  88 01 00 08 */	lbz r0, 0x8(r1)
/* 801F419C 001F127C  7C 7E 1B 78 */	mr r30, r3
/* 801F41A0 001F1280  28 00 00 00 */	cmplwi r0, 0x0
/* 801F41A4 001F1284  40 82 00 14 */	bne .L_801F41B8
/* 801F41A8 001F1288  2C 1E 00 00 */	cmpwi r30, 0x0
/* 801F41AC 001F128C  41 82 00 0C */	beq .L_801F41B8
/* 801F41B0 001F1290  38 00 00 01 */	li r0, 0x1
/* 801F41B4 001F1294  98 01 00 08 */	stb r0, 0x8(r1)
.L_801F41B8:
/* 801F41B8 001F1298  88 01 00 08 */	lbz r0, 0x8(r1)
/* 801F41BC 001F129C  28 1C 00 D1 */	cmplwi r28, 0xd1
/* 801F41C0 001F12A0  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F41C4 001F12A4  40 82 00 10 */	bne .L_801F41D4
/* 801F41C8 001F12A8  80 7D 00 18 */	lwz r3, 0x18(r29)
/* 801F41CC 001F12AC  80 9B 00 00 */	lwz r4, 0x0(r27)
/* 801F41D0 001F12B0  4B FF F9 21 */	bl TRK_flush_cache
.L_801F41D4:
/* 801F41D4 001F12B4  3C 80 80 38 */	lis r4, gTRKCPUState@ha
/* 801F41D8 001F12B8  7F C3 F3 78 */	mr r3, r30
/* 801F41DC 001F12BC  38 A4 0D 78 */	addi r5, r4, gTRKCPUState@l
/* 801F41E0 001F12C0  80 85 00 80 */	lwz r4, 0x80(r5)
/* 801F41E4 001F12C4  38 04 00 04 */	addi r0, r4, 0x4
/* 801F41E8 001F12C8  90 05 00 80 */	stw r0, 0x80(r5)
.L_801F41EC:
/* 801F41EC 001F12CC  BB 61 00 2C */	lmw r27, 0x2c(r1)
/* 801F41F0 001F12D0  80 01 00 44 */	lwz r0, 0x44(r1)
/* 801F41F4 001F12D4  7C 08 03 A6 */	mtlr r0
/* 801F41F8 001F12D8  38 21 00 40 */	addi r1, r1, 0x40
/* 801F41FC 001F12DC  4E 80 00 20 */	blr
.endfn TRKTargetSupportRequest

.fn TRKTargetGetPC, global
/* 801F4200 001F12E0  3C 60 80 38 */	lis r3, gTRKCPUState@ha
/* 801F4204 001F12E4  38 63 0D 78 */	addi r3, r3, gTRKCPUState@l
/* 801F4208 001F12E8  80 63 00 80 */	lwz r3, 0x80(r3)
/* 801F420C 001F12EC  4E 80 00 20 */	blr
.endfn TRKTargetGetPC

.fn TRKTargetStepOutOfRange, global
/* 801F4210 001F12F0  2C 05 00 00 */	cmpwi r5, 0x0
/* 801F4214 001F12F4  41 82 00 0C */	beq .L_801F4220
/* 801F4218 001F12F8  38 60 07 03 */	li r3, 0x703
/* 801F421C 001F12FC  4E 80 00 20 */	blr
.L_801F4220:
/* 801F4220 001F1300  3C A0 80 38 */	lis r5, gTRKCPUState@ha
/* 801F4224 001F1304  38 E0 00 01 */	li r7, 0x1
/* 801F4228 001F1308  38 A5 0D 78 */	addi r5, r5, gTRKCPUState@l
/* 801F422C 001F130C  3C C0 80 2B */	lis r6, gTRKStepStatus@ha
/* 801F4230 001F1310  80 05 01 F8 */	lwz r0, 0x1f8(r5)
/* 801F4234 001F1314  38 C6 76 44 */	addi r6, r6, gTRKStepStatus@l
/* 801F4238 001F1318  28 07 00 00 */	cmplwi r7, 0x0
/* 801F423C 001F131C  98 E6 00 04 */	stb r7, 0x4(r6)
/* 801F4240 001F1320  60 00 04 00 */	ori r0, r0, 0x400
/* 801F4244 001F1324  90 66 00 0C */	stw r3, 0xc(r6)
/* 801F4248 001F1328  90 86 00 10 */	stw r4, 0x10(r6)
/* 801F424C 001F132C  90 E6 00 00 */	stw r7, 0x0(r6)
/* 801F4250 001F1330  90 05 01 F8 */	stw r0, 0x1f8(r5)
/* 801F4254 001F1334  41 82 00 0C */	beq .L_801F4260
/* 801F4258 001F1338  28 07 00 10 */	cmplwi r7, 0x10
/* 801F425C 001F133C  40 82 00 18 */	bne .L_801F4274
.L_801F4260:
/* 801F4260 001F1340  3C 60 80 2B */	lis r3, gTRKStepStatus@ha
/* 801F4264 001F1344  38 83 76 44 */	addi r4, r3, gTRKStepStatus@l
/* 801F4268 001F1348  80 64 00 08 */	lwz r3, 0x8(r4)
/* 801F426C 001F134C  38 03 FF FF */	addi r0, r3, -0x1
/* 801F4270 001F1350  90 04 00 08 */	stw r0, 0x8(r4)
.L_801F4274:
/* 801F4274 001F1354  3C 60 80 38 */	lis r3, gTRKState@ha
/* 801F4278 001F1358  38 00 00 00 */	li r0, 0x0
/* 801F427C 001F135C  38 83 0C D4 */	addi r4, r3, gTRKState@l
/* 801F4280 001F1360  38 60 00 00 */	li r3, 0x0
/* 801F4284 001F1364  90 04 00 98 */	stw r0, 0x98(r4)
/* 801F4288 001F1368  4E 80 00 20 */	blr
.endfn TRKTargetStepOutOfRange

.fn TRKTargetSingleStep, global
/* 801F428C 001F136C  2C 04 00 00 */	cmpwi r4, 0x0
/* 801F4290 001F1370  41 82 00 0C */	beq .L_801F429C
/* 801F4294 001F1374  38 60 07 03 */	li r3, 0x703
/* 801F4298 001F1378  4E 80 00 20 */	blr
.L_801F429C:
/* 801F429C 001F137C  3C 80 80 38 */	lis r4, gTRKCPUState@ha
/* 801F42A0 001F1380  3C A0 80 2B */	lis r5, gTRKStepStatus@ha
/* 801F42A4 001F1384  38 84 0D 78 */	addi r4, r4, gTRKCPUState@l
/* 801F42A8 001F1388  38 E0 00 00 */	li r7, 0x0
/* 801F42AC 001F138C  80 04 01 F8 */	lwz r0, 0x1f8(r4)
/* 801F42B0 001F1390  38 C5 76 44 */	addi r6, r5, gTRKStepStatus@l
/* 801F42B4 001F1394  38 A0 00 01 */	li r5, 0x1
/* 801F42B8 001F1398  98 E6 00 04 */	stb r7, 0x4(r6)
/* 801F42BC 001F139C  60 00 04 00 */	ori r0, r0, 0x400
/* 801F42C0 001F13A0  90 66 00 08 */	stw r3, 0x8(r6)
/* 801F42C4 001F13A4  90 A6 00 00 */	stw r5, 0x0(r6)
/* 801F42C8 001F13A8  90 04 01 F8 */	stw r0, 0x1f8(r4)
/* 801F42CC 001F13AC  48 00 00 08 */	b .L_801F42D4
/* 801F42D0 001F13B0  40 82 00 10 */	bne .L_801F42E0
.L_801F42D4:
/* 801F42D4 001F13B4  80 66 00 08 */	lwz r3, 0x8(r6)
/* 801F42D8 001F13B8  38 03 FF FF */	addi r0, r3, -0x1
/* 801F42DC 001F13BC  90 06 00 08 */	stw r0, 0x8(r6)
.L_801F42E0:
/* 801F42E0 001F13C0  3C 60 80 38 */	lis r3, gTRKState@ha
/* 801F42E4 001F13C4  38 00 00 00 */	li r0, 0x0
/* 801F42E8 001F13C8  38 83 0C D4 */	addi r4, r3, gTRKState@l
/* 801F42EC 001F13CC  38 60 00 00 */	li r3, 0x0
/* 801F42F0 001F13D0  90 04 00 98 */	stw r0, 0x98(r4)
/* 801F42F4 001F13D4  4E 80 00 20 */	blr
.endfn TRKTargetSingleStep

.fn TRKTargetAddExceptionInfo, global
/* 801F42F8 001F13D8  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801F42FC 001F13DC  7C 08 02 A6 */	mflr r0
/* 801F4300 001F13E0  3C 80 80 2B */	lis r4, gTRKExceptionStatus@ha
/* 801F4304 001F13E4  90 01 00 24 */	stw r0, 0x24(r1)
/* 801F4308 001F13E8  38 84 76 34 */	addi r4, r4, gTRKExceptionStatus@l
/* 801F430C 001F13EC  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 801F4310 001F13F0  7C 7F 1B 78 */	mr r31, r3
/* 801F4314 001F13F4  80 84 00 00 */	lwz r4, 0x0(r4)
/* 801F4318 001F13F8  4B FF BB C9 */	bl TRKAppendBuffer1_ui32
/* 801F431C 001F13FC  2C 03 00 00 */	cmpwi r3, 0x0
/* 801F4320 001F1400  40 82 00 18 */	bne .L_801F4338
/* 801F4324 001F1404  3C 80 80 2B */	lis r4, gTRKExceptionStatus@ha
/* 801F4328 001F1408  38 61 00 08 */	addi r3, r1, 0x8
/* 801F432C 001F140C  38 84 76 34 */	addi r4, r4, gTRKExceptionStatus@l
/* 801F4330 001F1410  80 84 00 00 */	lwz r4, 0x0(r4)
/* 801F4334 001F1414  48 00 0F DD */	bl TRKTargetReadInstruction
.L_801F4338:
/* 801F4338 001F1418  2C 03 00 00 */	cmpwi r3, 0x0
/* 801F433C 001F141C  40 82 00 10 */	bne .L_801F434C
/* 801F4340 001F1420  80 81 00 08 */	lwz r4, 0x8(r1)
/* 801F4344 001F1424  7F E3 FB 78 */	mr r3, r31
/* 801F4348 001F1428  4B FF BB 99 */	bl TRKAppendBuffer1_ui32
.L_801F434C:
/* 801F434C 001F142C  2C 03 00 00 */	cmpwi r3, 0x0
/* 801F4350 001F1430  40 82 00 18 */	bne .L_801F4368
/* 801F4354 001F1434  3C 80 80 2B */	lis r4, gTRKExceptionStatus@ha
/* 801F4358 001F1438  7F E3 FB 78 */	mr r3, r31
/* 801F435C 001F143C  38 84 76 34 */	addi r4, r4, gTRKExceptionStatus@l
/* 801F4360 001F1440  A0 84 00 08 */	lhz r4, 0x8(r4)
/* 801F4364 001F1444  4B FF BC 55 */	bl TRKAppendBuffer1_ui16
.L_801F4368:
/* 801F4368 001F1448  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801F436C 001F144C  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 801F4370 001F1450  7C 08 03 A6 */	mtlr r0
/* 801F4374 001F1454  38 21 00 20 */	addi r1, r1, 0x20
/* 801F4378 001F1458  4E 80 00 20 */	blr
.endfn TRKTargetAddExceptionInfo

.fn TRKTargetAddStopInfo, global
/* 801F437C 001F145C  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801F4380 001F1460  7C 08 02 A6 */	mflr r0
/* 801F4384 001F1464  3C 80 80 38 */	lis r4, gTRKCPUState@ha
/* 801F4388 001F1468  90 01 00 24 */	stw r0, 0x24(r1)
/* 801F438C 001F146C  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 801F4390 001F1470  7C 7F 1B 78 */	mr r31, r3
/* 801F4394 001F1474  93 C1 00 18 */	stw r30, 0x18(r1)
/* 801F4398 001F1478  3B C4 0D 78 */	addi r30, r4, gTRKCPUState@l
/* 801F439C 001F147C  93 A1 00 14 */	stw r29, 0x14(r1)
/* 801F43A0 001F1480  93 81 00 10 */	stw r28, 0x10(r1)
/* 801F43A4 001F1484  80 9E 00 80 */	lwz r4, 0x80(r30)
/* 801F43A8 001F1488  4B FF BB 39 */	bl TRKAppendBuffer1_ui32
/* 801F43AC 001F148C  2C 03 00 00 */	cmpwi r3, 0x0
/* 801F43B0 001F1490  40 82 00 10 */	bne .L_801F43C0
/* 801F43B4 001F1494  80 9E 00 80 */	lwz r4, 0x80(r30)
/* 801F43B8 001F1498  38 61 00 08 */	addi r3, r1, 0x8
/* 801F43BC 001F149C  48 00 0F 55 */	bl TRKTargetReadInstruction
.L_801F43C0:
/* 801F43C0 001F14A0  2C 03 00 00 */	cmpwi r3, 0x0
/* 801F43C4 001F14A4  40 82 00 10 */	bne .L_801F43D4
/* 801F43C8 001F14A8  80 81 00 08 */	lwz r4, 0x8(r1)
/* 801F43CC 001F14AC  7F E3 FB 78 */	mr r3, r31
/* 801F43D0 001F14B0  4B FF BB 11 */	bl TRKAppendBuffer1_ui32
.L_801F43D4:
/* 801F43D4 001F14B4  2C 03 00 00 */	cmpwi r3, 0x0
/* 801F43D8 001F14B8  40 82 00 1C */	bne .L_801F43F4
/* 801F43DC 001F14BC  3C 80 80 38 */	lis r4, gTRKCPUState@ha
/* 801F43E0 001F14C0  7F E3 FB 78 */	mr r3, r31
/* 801F43E4 001F14C4  38 84 0D 78 */	addi r4, r4, gTRKCPUState@l
/* 801F43E8 001F14C8  80 04 02 F8 */	lwz r0, 0x2f8(r4)
/* 801F43EC 001F14CC  54 04 04 3E */	clrlwi r4, r0, 16
/* 801F43F0 001F14D0  4B FF BB C9 */	bl TRKAppendBuffer1_ui16
.L_801F43F4:
/* 801F43F4 001F14D4  2C 03 00 00 */	cmpwi r3, 0x0
/* 801F43F8 001F14D8  40 82 00 5C */	bne .L_801F4454
/* 801F43FC 001F14DC  3C 60 80 38 */	lis r3, gTRKCPUState@ha
/* 801F4400 001F14E0  3B 80 00 00 */	li r28, 0x0
/* 801F4404 001F14E4  3B A3 0D 78 */	addi r29, r3, gTRKCPUState@l
/* 801F4408 001F14E8  7F BE EB 78 */	mr r30, r29
.L_801F440C:
/* 801F440C 001F14EC  80 1E 00 00 */	lwz r0, 0x0(r30)
/* 801F4410 001F14F0  7F E3 FB 78 */	mr r3, r31
/* 801F4414 001F14F4  54 04 04 3E */	clrlwi r4, r0, 16
/* 801F4418 001F14F8  4B FF BA C9 */	bl TRKAppendBuffer1_ui32
/* 801F441C 001F14FC  3B 9C 00 01 */	addi r28, r28, 0x1
/* 801F4420 001F1500  3B DE 00 04 */	addi r30, r30, 0x4
/* 801F4424 001F1504  2C 1C 00 20 */	cmpwi r28, 0x20
/* 801F4428 001F1508  41 80 FF E4 */	blt .L_801F440C
/* 801F442C 001F150C  3B C0 00 00 */	li r30, 0x0
.L_801F4430:
/* 801F4430 001F1510  80 1D 00 9C */	lwz r0, 0x9c(r29)
/* 801F4434 001F1514  7F E3 FB 78 */	mr r3, r31
/* 801F4438 001F1518  38 A0 00 00 */	li r5, 0x0
/* 801F443C 001F151C  54 06 04 3E */	clrlwi r6, r0, 16
/* 801F4440 001F1520  4B FF B9 A5 */	bl TRKAppendBuffer1_ui64
/* 801F4444 001F1524  3B DE 00 01 */	addi r30, r30, 0x1
/* 801F4448 001F1528  3B BD 00 08 */	addi r29, r29, 0x8
/* 801F444C 001F152C  2C 1E 00 20 */	cmpwi r30, 0x20
/* 801F4450 001F1530  41 80 FF E0 */	blt .L_801F4430
.L_801F4454:
/* 801F4454 001F1534  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801F4458 001F1538  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 801F445C 001F153C  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 801F4460 001F1540  83 A1 00 14 */	lwz r29, 0x14(r1)
/* 801F4464 001F1544  83 81 00 10 */	lwz r28, 0x10(r1)
/* 801F4468 001F1548  7C 08 03 A6 */	mtlr r0
/* 801F446C 001F154C  38 21 00 20 */	addi r1, r1, 0x20
/* 801F4470 001F1550  4E 80 00 20 */	blr
.endfn TRKTargetAddStopInfo

.fn TRKTargetInterrupt, global
/* 801F4474 001F1554  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801F4478 001F1558  7C 08 02 A6 */	mflr r0
/* 801F447C 001F155C  90 01 00 14 */	stw r0, 0x14(r1)
/* 801F4480 001F1560  88 03 00 00 */	lbz r0, 0x0(r3)
/* 801F4484 001F1564  38 60 00 00 */	li r3, 0x0
/* 801F4488 001F1568  2C 00 00 05 */	cmpwi r0, 0x5
/* 801F448C 001F156C  40 80 01 34 */	bge .L_801F45C0
/* 801F4490 001F1570  2C 00 00 03 */	cmpwi r0, 0x3
/* 801F4494 001F1574  40 80 00 08 */	bge .L_801F449C
/* 801F4498 001F1578  48 00 01 28 */	b .L_801F45C0
.L_801F449C:
/* 801F449C 001F157C  3C 80 80 2B */	lis r4, gTRKStepStatus@ha
/* 801F44A0 001F1580  38 A4 76 44 */	addi r5, r4, gTRKStepStatus@l
/* 801F44A4 001F1584  80 05 00 00 */	lwz r0, 0x0(r5)
/* 801F44A8 001F1588  2C 00 00 00 */	cmpwi r0, 0x0
/* 801F44AC 001F158C  41 82 00 EC */	beq .L_801F4598
/* 801F44B0 001F1590  3C 80 80 38 */	lis r4, gTRKCPUState@ha
/* 801F44B4 001F1594  38 E0 00 01 */	li r7, 0x1
/* 801F44B8 001F1598  38 C4 0D 78 */	addi r6, r4, gTRKCPUState@l
/* 801F44BC 001F159C  80 06 01 F8 */	lwz r0, 0x1f8(r6)
/* 801F44C0 001F15A0  54 00 05 A8 */	rlwinm r0, r0, 0, 22, 20
/* 801F44C4 001F15A4  90 06 01 F8 */	stw r0, 0x1f8(r6)
/* 801F44C8 001F15A8  41 82 00 64 */	beq .L_801F452C
/* 801F44CC 001F15AC  80 06 02 F8 */	lwz r0, 0x2f8(r6)
/* 801F44D0 001F15B0  54 00 04 3E */	clrlwi r0, r0, 16
/* 801F44D4 001F15B4  28 00 0D 00 */	cmplwi r0, 0xd00
/* 801F44D8 001F15B8  40 82 00 54 */	bne .L_801F452C
/* 801F44DC 001F15BC  88 05 00 04 */	lbz r0, 0x4(r5)
/* 801F44E0 001F15C0  2C 00 00 01 */	cmpwi r0, 0x1
/* 801F44E4 001F15C4  41 82 00 28 */	beq .L_801F450C
/* 801F44E8 001F15C8  40 80 00 44 */	bge .L_801F452C
/* 801F44EC 001F15CC  2C 00 00 00 */	cmpwi r0, 0x0
/* 801F44F0 001F15D0  40 80 00 08 */	bge .L_801F44F8
/* 801F44F4 001F15D4  48 00 00 38 */	b .L_801F452C
.L_801F44F8:
/* 801F44F8 001F15D8  80 05 00 08 */	lwz r0, 0x8(r5)
/* 801F44FC 001F15DC  28 00 00 00 */	cmplwi r0, 0x0
/* 801F4500 001F15E0  41 82 00 2C */	beq .L_801F452C
/* 801F4504 001F15E4  38 E0 00 00 */	li r7, 0x0
/* 801F4508 001F15E8  48 00 00 24 */	b .L_801F452C
.L_801F450C:
/* 801F450C 001F15EC  80 86 00 80 */	lwz r4, 0x80(r6)
/* 801F4510 001F15F0  80 05 00 0C */	lwz r0, 0xc(r5)
/* 801F4514 001F15F4  7C 04 00 40 */	cmplw r4, r0
/* 801F4518 001F15F8  41 80 00 14 */	blt .L_801F452C
/* 801F451C 001F15FC  80 05 00 10 */	lwz r0, 0x10(r5)
/* 801F4520 001F1600  7C 04 00 40 */	cmplw r4, r0
/* 801F4524 001F1604  41 81 00 08 */	bgt .L_801F452C
/* 801F4528 001F1608  38 E0 00 00 */	li r7, 0x0
.L_801F452C:
/* 801F452C 001F160C  2C 07 00 00 */	cmpwi r7, 0x0
/* 801F4530 001F1610  41 82 00 14 */	beq .L_801F4544
/* 801F4534 001F1614  3C 80 80 2B */	lis r4, gTRKStepStatus@ha
/* 801F4538 001F1618  38 00 00 00 */	li r0, 0x0
/* 801F453C 001F161C  90 04 76 44 */	stw r0, gTRKStepStatus@l(r4)
/* 801F4540 001F1620  48 00 00 58 */	b .L_801F4598
.L_801F4544:
/* 801F4544 001F1624  3C 80 80 2B */	lis r4, gTRKStepStatus@ha
/* 801F4548 001F1628  80 06 01 F8 */	lwz r0, 0x1f8(r6)
/* 801F454C 001F162C  38 84 76 44 */	addi r4, r4, gTRKStepStatus@l
/* 801F4550 001F1630  38 A0 00 01 */	li r5, 0x1
/* 801F4554 001F1634  88 E4 00 04 */	lbz r7, 0x4(r4)
/* 801F4558 001F1638  60 00 04 00 */	ori r0, r0, 0x400
/* 801F455C 001F163C  90 A4 00 00 */	stw r5, 0x0(r4)
/* 801F4560 001F1640  28 07 00 00 */	cmplwi r7, 0x0
/* 801F4564 001F1644  90 06 01 F8 */	stw r0, 0x1f8(r6)
/* 801F4568 001F1648  41 82 00 0C */	beq .L_801F4574
/* 801F456C 001F164C  28 07 00 10 */	cmplwi r7, 0x10
/* 801F4570 001F1650  40 82 00 18 */	bne .L_801F4588
.L_801F4574:
/* 801F4574 001F1654  3C 80 80 2B */	lis r4, gTRKStepStatus@ha
/* 801F4578 001F1658  38 A4 76 44 */	addi r5, r4, gTRKStepStatus@l
/* 801F457C 001F165C  80 85 00 08 */	lwz r4, 0x8(r5)
/* 801F4580 001F1660  38 04 FF FF */	addi r0, r4, -0x1
/* 801F4584 001F1664  90 05 00 08 */	stw r0, 0x8(r5)
.L_801F4588:
/* 801F4588 001F1668  3C 80 80 38 */	lis r4, gTRKState@ha
/* 801F458C 001F166C  38 00 00 00 */	li r0, 0x0
/* 801F4590 001F1670  38 84 0C D4 */	addi r4, r4, gTRKState@l
/* 801F4594 001F1674  90 04 00 98 */	stw r0, 0x98(r4)
.L_801F4598:
/* 801F4598 001F1678  3C 80 80 2B */	lis r4, gTRKStepStatus@ha
/* 801F459C 001F167C  80 04 76 44 */	lwz r0, gTRKStepStatus@l(r4)
/* 801F45A0 001F1680  2C 00 00 00 */	cmpwi r0, 0x0
/* 801F45A4 001F1684  40 82 00 1C */	bne .L_801F45C0
/* 801F45A8 001F1688  3C 60 80 38 */	lis r3, gTRKState@ha
/* 801F45AC 001F168C  38 00 00 01 */	li r0, 0x1
/* 801F45B0 001F1690  38 83 0C D4 */	addi r4, r3, gTRKState@l
/* 801F45B4 001F1694  38 60 00 90 */	li r3, 0x90
/* 801F45B8 001F1698  90 04 00 98 */	stw r0, 0x98(r4)
/* 801F45BC 001F169C  4B FF F4 5D */	bl TRKDoNotifyStopped
.L_801F45C0:
/* 801F45C0 001F16A0  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801F45C4 001F16A4  7C 08 03 A6 */	mtlr r0
/* 801F45C8 001F16A8  38 21 00 10 */	addi r1, r1, 0x10
/* 801F45CC 001F16AC  4E 80 00 20 */	blr
.endfn TRKTargetInterrupt

.fn TRKPostInterruptEvent, global
/* 801F45D0 001F16B0  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801F45D4 001F16B4  7C 08 02 A6 */	mflr r0
/* 801F45D8 001F16B8  3C 60 80 38 */	lis r3, gTRKState@ha
/* 801F45DC 001F16BC  90 01 00 24 */	stw r0, 0x24(r1)
/* 801F45E0 001F16C0  38 63 0C D4 */	addi r3, r3, gTRKState@l
/* 801F45E4 001F16C4  80 03 00 9C */	lwz r0, 0x9c(r3)
/* 801F45E8 001F16C8  2C 00 00 00 */	cmpwi r0, 0x0
/* 801F45EC 001F16CC  41 82 00 10 */	beq .L_801F45FC
/* 801F45F0 001F16D0  38 00 00 00 */	li r0, 0x0
/* 801F45F4 001F16D4  90 03 00 9C */	stw r0, 0x9c(r3)
/* 801F45F8 001F16D8  48 00 00 74 */	b .L_801F466C
.L_801F45FC:
/* 801F45FC 001F16DC  3C 60 80 38 */	lis r3, gTRKCPUState@ha
/* 801F4600 001F16E0  38 63 0D 78 */	addi r3, r3, gTRKCPUState@l
/* 801F4604 001F16E4  80 03 02 F8 */	lwz r0, 0x2f8(r3)
/* 801F4608 001F16E8  54 00 04 3E */	clrlwi r0, r0, 16
/* 801F460C 001F16EC  2C 00 0D 00 */	cmpwi r0, 0xd00
/* 801F4610 001F16F0  41 82 00 14 */	beq .L_801F4624
/* 801F4614 001F16F4  40 80 00 44 */	bge .L_801F4658
/* 801F4618 001F16F8  2C 00 07 00 */	cmpwi r0, 0x700
/* 801F461C 001F16FC  41 82 00 08 */	beq .L_801F4624
/* 801F4620 001F1700  48 00 00 38 */	b .L_801F4658
.L_801F4624:
/* 801F4624 001F1704  3C 80 80 38 */	lis r4, gTRKCPUState@ha
/* 801F4628 001F1708  38 61 00 08 */	addi r3, r1, 0x8
/* 801F462C 001F170C  38 84 0D 78 */	addi r4, r4, gTRKCPUState@l
/* 801F4630 001F1710  80 84 00 80 */	lwz r4, 0x80(r4)
/* 801F4634 001F1714  48 00 0C DD */	bl TRKTargetReadInstruction
/* 801F4638 001F1718  80 61 00 08 */	lwz r3, 0x8(r1)
/* 801F463C 001F171C  3C 03 F0 20 */	addis r0, r3, 0xf020
/* 801F4640 001F1720  28 00 00 00 */	cmplwi r0, 0x0
/* 801F4644 001F1724  40 82 00 0C */	bne .L_801F4650
/* 801F4648 001F1728  38 80 00 05 */	li r4, 0x5
/* 801F464C 001F172C  48 00 00 10 */	b .L_801F465C
.L_801F4650:
/* 801F4650 001F1730  38 80 00 03 */	li r4, 0x3
/* 801F4654 001F1734  48 00 00 08 */	b .L_801F465C
.L_801F4658:
/* 801F4658 001F1738  38 80 00 04 */	li r4, 0x4
.L_801F465C:
/* 801F465C 001F173C  38 61 00 0C */	addi r3, r1, 0xc
/* 801F4660 001F1740  4B FF AC 4D */	bl TRKConstructEvent
/* 801F4664 001F1744  38 61 00 0C */	addi r3, r1, 0xc
/* 801F4668 001F1748  4B FF AC 5D */	bl TRKPostEvent
.L_801F466C:
/* 801F466C 001F174C  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801F4670 001F1750  7C 08 03 A6 */	mtlr r0
/* 801F4674 001F1754  38 21 00 20 */	addi r1, r1, 0x20
/* 801F4678 001F1758  4E 80 00 20 */	blr
.endfn TRKPostInterruptEvent

.fn TRKTargetCPUType, global
/* 801F467C 001F175C  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801F4680 001F1760  7C 08 02 A6 */	mflr r0
/* 801F4684 001F1764  90 01 00 14 */	stw r0, 0x14(r1)
/* 801F4688 001F1768  38 00 00 00 */	li r0, 0x0
/* 801F468C 001F176C  93 E1 00 0C */	stw r31, 0xc(r1)
/* 801F4690 001F1770  7C 7F 1B 78 */	mr r31, r3
/* 801F4694 001F1774  98 03 00 00 */	stb r0, 0x0(r3)
/* 801F4698 001F1778  48 00 15 B1 */	bl TRKTargetCPUMinorType
/* 801F469C 001F177C  98 7F 00 01 */	stb r3, 0x1(r31)
/* 801F46A0 001F1780  3C 60 80 38 */	lis r3, gTRKBigEndian@ha
/* 801F46A4 001F1784  38 80 00 04 */	li r4, 0x4
/* 801F46A8 001F1788  38 00 00 08 */	li r0, 0x8
/* 801F46AC 001F178C  80 A3 F2 F0 */	lwz r5, gTRKBigEndian@l(r3)
/* 801F46B0 001F1790  38 60 00 00 */	li r3, 0x0
/* 801F46B4 001F1794  98 BF 00 02 */	stb r5, 0x2(r31)
/* 801F46B8 001F1798  98 9F 00 03 */	stb r4, 0x3(r31)
/* 801F46BC 001F179C  98 1F 00 04 */	stb r0, 0x4(r31)
/* 801F46C0 001F17A0  98 9F 00 05 */	stb r4, 0x5(r31)
/* 801F46C4 001F17A4  98 1F 00 06 */	stb r0, 0x6(r31)
/* 801F46C8 001F17A8  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801F46CC 001F17AC  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 801F46D0 001F17B0  7C 08 03 A6 */	mtlr r0
/* 801F46D4 001F17B4  38 21 00 10 */	addi r1, r1, 0x10
/* 801F46D8 001F17B8  4E 80 00 20 */	blr
.endfn TRKTargetCPUType

.fn TRKTargetSupportMask, global
/* 801F46DC 001F17BC  38 00 00 7A */	li r0, 0x7a
/* 801F46E0 001F17C0  39 00 00 00 */	li r8, 0x0
/* 801F46E4 001F17C4  98 03 00 00 */	stb r0, 0x0(r3)
/* 801F46E8 001F17C8  38 E0 00 4F */	li r7, 0x4f
/* 801F46EC 001F17CC  38 C0 00 07 */	li r6, 0x7
/* 801F46F0 001F17D0  38 A0 00 01 */	li r5, 0x1
/* 801F46F4 001F17D4  99 03 00 01 */	stb r8, 0x1(r3)
/* 801F46F8 001F17D8  38 80 00 03 */	li r4, 0x3
/* 801F46FC 001F17DC  38 00 00 80 */	li r0, 0x80
/* 801F4700 001F17E0  98 E3 00 02 */	stb r7, 0x2(r3)
/* 801F4704 001F17E4  98 C3 00 03 */	stb r6, 0x3(r3)
/* 801F4708 001F17E8  99 03 00 04 */	stb r8, 0x4(r3)
/* 801F470C 001F17EC  99 03 00 05 */	stb r8, 0x5(r3)
/* 801F4710 001F17F0  99 03 00 06 */	stb r8, 0x6(r3)
/* 801F4714 001F17F4  99 03 00 07 */	stb r8, 0x7(r3)
/* 801F4718 001F17F8  99 03 00 08 */	stb r8, 0x8(r3)
/* 801F471C 001F17FC  99 03 00 09 */	stb r8, 0x9(r3)
/* 801F4720 001F1800  99 03 00 0A */	stb r8, 0xa(r3)
/* 801F4724 001F1804  99 03 00 0B */	stb r8, 0xb(r3)
/* 801F4728 001F1808  99 03 00 0C */	stb r8, 0xc(r3)
/* 801F472C 001F180C  99 03 00 0D */	stb r8, 0xd(r3)
/* 801F4730 001F1810  99 03 00 0E */	stb r8, 0xe(r3)
/* 801F4734 001F1814  99 03 00 0F */	stb r8, 0xf(r3)
/* 801F4738 001F1818  98 A3 00 10 */	stb r5, 0x10(r3)
/* 801F473C 001F181C  99 03 00 11 */	stb r8, 0x11(r3)
/* 801F4740 001F1820  98 83 00 12 */	stb r4, 0x12(r3)
/* 801F4744 001F1824  99 03 00 13 */	stb r8, 0x13(r3)
/* 801F4748 001F1828  99 03 00 14 */	stb r8, 0x14(r3)
/* 801F474C 001F182C  99 03 00 15 */	stb r8, 0x15(r3)
/* 801F4750 001F1830  99 03 00 16 */	stb r8, 0x16(r3)
/* 801F4754 001F1834  99 03 00 17 */	stb r8, 0x17(r3)
/* 801F4758 001F1838  99 03 00 18 */	stb r8, 0x18(r3)
/* 801F475C 001F183C  99 03 00 19 */	stb r8, 0x19(r3)
/* 801F4760 001F1840  98 83 00 1A */	stb r4, 0x1a(r3)
/* 801F4764 001F1844  99 03 00 1B */	stb r8, 0x1b(r3)
/* 801F4768 001F1848  99 03 00 1C */	stb r8, 0x1c(r3)
/* 801F476C 001F184C  99 03 00 1D */	stb r8, 0x1d(r3)
/* 801F4770 001F1850  99 03 00 1E */	stb r8, 0x1e(r3)
/* 801F4774 001F1854  98 03 00 1F */	stb r0, 0x1f(r3)
/* 801F4778 001F1858  38 60 00 00 */	li r3, 0x0
/* 801F477C 001F185C  4E 80 00 20 */	blr
.endfn TRKTargetSupportMask

.fn TRKTargetVersions, global
/* 801F4780 001F1860  38 00 00 02 */	li r0, 0x2
/* 801F4784 001F1864  38 A0 00 00 */	li r5, 0x0
/* 801F4788 001F1868  98 03 00 00 */	stb r0, 0x0(r3)
/* 801F478C 001F186C  38 80 00 01 */	li r4, 0x1
/* 801F4790 001F1870  38 00 00 0A */	li r0, 0xa
/* 801F4794 001F1874  98 A3 00 01 */	stb r5, 0x1(r3)
/* 801F4798 001F1878  98 83 00 02 */	stb r4, 0x2(r3)
/* 801F479C 001F187C  98 03 00 03 */	stb r0, 0x3(r3)
/* 801F47A0 001F1880  38 60 00 00 */	li r3, 0x0
/* 801F47A4 001F1884  4E 80 00 20 */	blr
.endfn TRKTargetVersions

.fn TRKTargetAccessExtended2, global
/* 801F47A8 001F1888  94 21 FE D0 */	stwu r1, -0x130(r1)
/* 801F47AC 001F188C  7C 08 02 A6 */	mflr r0
/* 801F47B0 001F1890  90 01 01 34 */	stw r0, 0x134(r1)
/* 801F47B4 001F1894  BE 61 00 FC */	stmw r19, 0xfc(r1)
/* 801F47B8 001F1898  7C 97 23 78 */	mr r23, r4
/* 801F47BC 001F189C  28 17 00 1F */	cmplwi r23, 0x1f
/* 801F47C0 001F18A0  7C 7B 1B 78 */	mr r27, r3
/* 801F47C4 001F18A4  7C B8 2B 78 */	mr r24, r5
/* 801F47C8 001F18A8  7C D9 33 78 */	mr r25, r6
/* 801F47CC 001F18AC  7C FA 3B 78 */	mr r26, r7
/* 801F47D0 001F18B0  40 81 00 0C */	ble .L_801F47DC
/* 801F47D4 001F18B4  38 60 07 01 */	li r3, 0x701
/* 801F47D8 001F18B8  48 00 03 F4 */	b .L_801F4BCC
.L_801F47DC:
/* 801F47DC 001F18BC  3C 60 80 28 */	lis r3, "@300"@ha
/* 801F47E0 001F18C0  3C A0 80 2B */	lis r5, gTRKExceptionStatus@ha
/* 801F47E4 001F18C4  3B A3 A3 28 */	addi r29, r3, "@300"@l
/* 801F47E8 001F18C8  3C 80 7C 99 */	lis r4, 0x7c99
/* 801F47EC 001F18CC  80 1D 00 00 */	lwz r0, 0x0(r29)
/* 801F47F0 001F18D0  3B E5 76 34 */	addi r31, r5, gTRKExceptionStatus@l
/* 801F47F4 001F18D4  81 1D 00 04 */	lwz r8, 0x4(r29)
/* 801F47F8 001F18D8  3C 60 4E 80 */	lis r3, 0x4e80
/* 801F47FC 001F18DC  80 FD 00 24 */	lwz r7, 0x24(r29)
/* 801F4800 001F18E0  38 C4 E2 A6 */	addi r6, r4, -0x1d5a
/* 801F4804 001F18E4  90 01 00 C4 */	stw r0, 0xc4(r1)
/* 801F4808 001F18E8  38 03 00 20 */	addi r0, r3, 0x20
/* 801F480C 001F18EC  82 7F 00 00 */	lwz r19, 0x0(r31)
/* 801F4810 001F18F0  3B C0 00 00 */	li r30, 0x0
/* 801F4814 001F18F4  82 DF 00 0C */	lwz r22, 0xc(r31)
/* 801F4818 001F18F8  3C A0 90 83 */	lis r5, 0x9083
/* 801F481C 001F18FC  91 01 00 C8 */	stw r8, 0xc8(r1)
/* 801F4820 001F1900  38 61 00 C4 */	addi r3, r1, 0xc4
/* 801F4824 001F1904  82 9F 00 04 */	lwz r20, 0x4(r31)
/* 801F4828 001F1908  38 80 00 28 */	li r4, 0x28
/* 801F482C 001F190C  90 E1 00 E8 */	stw r7, 0xe8(r1)
/* 801F4830 001F1910  82 BF 00 08 */	lwz r21, 0x8(r31)
/* 801F4834 001F1914  83 9D 00 08 */	lwz r28, 0x8(r29)
/* 801F4838 001F1918  81 9D 00 0C */	lwz r12, 0xc(r29)
/* 801F483C 001F191C  81 7D 00 10 */	lwz r11, 0x10(r29)
/* 801F4840 001F1920  81 5D 00 14 */	lwz r10, 0x14(r29)
/* 801F4844 001F1924  81 3D 00 18 */	lwz r9, 0x18(r29)
/* 801F4848 001F1928  81 1D 00 1C */	lwz r8, 0x1c(r29)
/* 801F484C 001F192C  80 FD 00 20 */	lwz r7, 0x20(r29)
/* 801F4850 001F1930  92 61 00 14 */	stw r19, 0x14(r1)
/* 801F4854 001F1934  92 81 00 18 */	stw r20, 0x18(r1)
/* 801F4858 001F1938  92 A1 00 1C */	stw r21, 0x1c(r1)
/* 801F485C 001F193C  92 C1 00 20 */	stw r22, 0x20(r1)
/* 801F4860 001F1940  9B DF 00 0D */	stb r30, 0xd(r31)
/* 801F4864 001F1944  93 81 00 CC */	stw r28, 0xcc(r1)
/* 801F4868 001F1948  91 81 00 D0 */	stw r12, 0xd0(r1)
/* 801F486C 001F194C  91 61 00 D4 */	stw r11, 0xd4(r1)
/* 801F4870 001F1950  91 41 00 D8 */	stw r10, 0xd8(r1)
/* 801F4874 001F1954  91 21 00 DC */	stw r9, 0xdc(r1)
/* 801F4878 001F1958  91 01 00 E0 */	stw r8, 0xe0(r1)
/* 801F487C 001F195C  90 E1 00 E4 */	stw r7, 0xe4(r1)
/* 801F4880 001F1960  90 C1 00 C4 */	stw r6, 0xc4(r1)
/* 801F4884 001F1964  90 A1 00 C8 */	stw r5, 0xc8(r1)
/* 801F4888 001F1968  90 01 00 E8 */	stw r0, 0xe8(r1)
/* 801F488C 001F196C  4B FF F2 65 */	bl TRK_flush_cache
/* 801F4890 001F1970  3C 60 80 38 */	lis r3, TRKvalue128_temp@ha
/* 801F4894 001F1974  39 81 00 C4 */	addi r12, r1, 0xc4
/* 801F4898 001F1978  38 83 12 3C */	addi r4, r3, TRKvalue128_temp@l
/* 801F489C 001F197C  38 61 00 08 */	addi r3, r1, 0x8
/* 801F48A0 001F1980  7D 89 03 A6 */	mtctr r12
/* 801F48A4 001F1984  4E 80 04 21 */	bctrl
/* 801F48A8 001F1988  3C 60 80 28 */	lis r3, "@300"@ha
/* 801F48AC 001F198C  80 A1 00 08 */	lwz r5, 0x8(r1)
/* 801F48B0 001F1990  3B A3 A3 28 */	addi r29, r3, "@300"@l
/* 801F48B4 001F1994  3C 80 7C 99 */	lis r4, 0x7c99
/* 801F48B8 001F1998  81 1D 00 00 */	lwz r8, 0x0(r29)
/* 801F48BC 001F199C  3C 60 4E 80 */	lis r3, 0x4e80
/* 801F48C0 001F19A0  80 1D 00 04 */	lwz r0, 0x4(r29)
/* 801F48C4 001F19A4  64 BE A0 00 */	oris r30, r5, 0xa000
/* 801F48C8 001F19A8  80 FD 00 24 */	lwz r7, 0x24(r29)
/* 801F48CC 001F19AC  38 A4 E3 A6 */	addi r5, r4, -0x1c5a
/* 801F48D0 001F19B0  90 01 00 A0 */	stw r0, 0xa0(r1)
/* 801F48D4 001F19B4  38 03 00 20 */	addi r0, r3, 0x20
/* 801F48D8 001F19B8  83 9D 00 08 */	lwz r28, 0x8(r29)
/* 801F48DC 001F19BC  3C C0 80 83 */	lis r6, 0x8083
/* 801F48E0 001F19C0  91 01 00 9C */	stw r8, 0x9c(r1)
/* 801F48E4 001F19C4  38 61 00 9C */	addi r3, r1, 0x9c
/* 801F48E8 001F19C8  81 9D 00 0C */	lwz r12, 0xc(r29)
/* 801F48EC 001F19CC  38 80 00 28 */	li r4, 0x28
/* 801F48F0 001F19D0  90 E1 00 C0 */	stw r7, 0xc0(r1)
/* 801F48F4 001F19D4  81 7D 00 10 */	lwz r11, 0x10(r29)
/* 801F48F8 001F19D8  81 5D 00 14 */	lwz r10, 0x14(r29)
/* 801F48FC 001F19DC  81 3D 00 18 */	lwz r9, 0x18(r29)
/* 801F4900 001F19E0  81 1D 00 1C */	lwz r8, 0x1c(r29)
/* 801F4904 001F19E4  80 FD 00 20 */	lwz r7, 0x20(r29)
/* 801F4908 001F19E8  93 C1 00 08 */	stw r30, 0x8(r1)
/* 801F490C 001F19EC  93 81 00 A4 */	stw r28, 0xa4(r1)
/* 801F4910 001F19F0  91 81 00 A8 */	stw r12, 0xa8(r1)
/* 801F4914 001F19F4  91 61 00 AC */	stw r11, 0xac(r1)
/* 801F4918 001F19F8  91 41 00 B0 */	stw r10, 0xb0(r1)
/* 801F491C 001F19FC  91 21 00 B4 */	stw r9, 0xb4(r1)
/* 801F4920 001F1A00  91 01 00 B8 */	stw r8, 0xb8(r1)
/* 801F4924 001F1A04  90 E1 00 BC */	stw r7, 0xbc(r1)
/* 801F4928 001F1A08  90 C1 00 9C */	stw r6, 0x9c(r1)
/* 801F492C 001F1A0C  90 A1 00 A0 */	stw r5, 0xa0(r1)
/* 801F4930 001F1A10  90 01 00 C0 */	stw r0, 0xc0(r1)
/* 801F4934 001F1A14  4B FF F1 BD */	bl TRK_flush_cache
/* 801F4938 001F1A18  3C 60 80 38 */	lis r3, TRKvalue128_temp@ha
/* 801F493C 001F1A1C  39 81 00 9C */	addi r12, r1, 0x9c
/* 801F4940 001F1A20  38 83 12 3C */	addi r4, r3, TRKvalue128_temp@l
/* 801F4944 001F1A24  38 61 00 08 */	addi r3, r1, 0x8
/* 801F4948 001F1A28  7D 89 03 A6 */	mtctr r12
/* 801F494C 001F1A2C  4E 80 04 21 */	bctrl
/* 801F4950 001F1A30  3C 60 80 28 */	lis r3, "@300"@ha
/* 801F4954 001F1A34  3C 80 7C 91 */	lis r4, 0x7c91
/* 801F4958 001F1A38  3B A3 A3 28 */	addi r29, r3, "@300"@l
/* 801F495C 001F1A3C  3C 60 4E 80 */	lis r3, 0x4e80
/* 801F4960 001F1A40  81 1D 00 00 */	lwz r8, 0x0(r29)
/* 801F4964 001F1A44  3B C0 00 00 */	li r30, 0x0
/* 801F4968 001F1A48  80 DD 00 04 */	lwz r6, 0x4(r29)
/* 801F496C 001F1A4C  38 A4 E3 A6 */	addi r5, r4, -0x1c5a
/* 801F4970 001F1A50  80 FD 00 24 */	lwz r7, 0x24(r29)
/* 801F4974 001F1A54  38 03 00 20 */	addi r0, r3, 0x20
/* 801F4978 001F1A58  90 C1 00 78 */	stw r6, 0x78(r1)
/* 801F497C 001F1A5C  3C C0 80 83 */	lis r6, 0x8083
/* 801F4980 001F1A60  83 9D 00 08 */	lwz r28, 0x8(r29)
/* 801F4984 001F1A64  38 61 00 74 */	addi r3, r1, 0x74
/* 801F4988 001F1A68  91 01 00 74 */	stw r8, 0x74(r1)
/* 801F498C 001F1A6C  38 80 00 28 */	li r4, 0x28
/* 801F4990 001F1A70  81 9D 00 0C */	lwz r12, 0xc(r29)
/* 801F4994 001F1A74  90 E1 00 98 */	stw r7, 0x98(r1)
/* 801F4998 001F1A78  81 7D 00 10 */	lwz r11, 0x10(r29)
/* 801F499C 001F1A7C  81 5D 00 14 */	lwz r10, 0x14(r29)
/* 801F49A0 001F1A80  81 3D 00 18 */	lwz r9, 0x18(r29)
/* 801F49A4 001F1A84  81 1D 00 1C */	lwz r8, 0x1c(r29)
/* 801F49A8 001F1A88  80 FD 00 20 */	lwz r7, 0x20(r29)
/* 801F49AC 001F1A8C  93 C1 00 08 */	stw r30, 0x8(r1)
/* 801F49B0 001F1A90  93 81 00 7C */	stw r28, 0x7c(r1)
/* 801F49B4 001F1A94  91 81 00 80 */	stw r12, 0x80(r1)
/* 801F49B8 001F1A98  91 61 00 84 */	stw r11, 0x84(r1)
/* 801F49BC 001F1A9C  91 41 00 88 */	stw r10, 0x88(r1)
/* 801F49C0 001F1AA0  91 21 00 8C */	stw r9, 0x8c(r1)
/* 801F49C4 001F1AA4  91 01 00 90 */	stw r8, 0x90(r1)
/* 801F49C8 001F1AA8  90 E1 00 94 */	stw r7, 0x94(r1)
/* 801F49CC 001F1AAC  90 C1 00 74 */	stw r6, 0x74(r1)
/* 801F49D0 001F1AB0  90 A1 00 78 */	stw r5, 0x78(r1)
/* 801F49D4 001F1AB4  90 01 00 98 */	stw r0, 0x98(r1)
/* 801F49D8 001F1AB8  4B FF F1 19 */	bl TRK_flush_cache
/* 801F49DC 001F1ABC  3C 60 80 38 */	lis r3, TRKvalue128_temp@ha
/* 801F49E0 001F1AC0  39 81 00 74 */	addi r12, r1, 0x74
/* 801F49E4 001F1AC4  38 83 12 3C */	addi r4, r3, TRKvalue128_temp@l
/* 801F49E8 001F1AC8  38 61 00 08 */	addi r3, r1, 0x8
/* 801F49EC 001F1ACC  7D 89 03 A6 */	mtctr r12
/* 801F49F0 001F1AD0  4E 80 04 21 */	bctrl
/* 801F49F4 001F1AD4  38 00 00 00 */	li r0, 0x0
/* 801F49F8 001F1AD8  57 7E A8 14 */	slwi r30, r27, 21
/* 801F49FC 001F1ADC  90 19 00 00 */	stw r0, 0x0(r25)
/* 801F4A00 001F1AE0  3B A1 00 4C */	addi r29, r1, 0x4c
/* 801F4A04 001F1AE4  3B 81 00 24 */	addi r28, r1, 0x24
/* 801F4A08 001F1AE8  38 60 00 00 */	li r3, 0x0
/* 801F4A0C 001F1AEC  48 00 01 70 */	b .L_801F4B7C
.L_801F4A10:
/* 801F4A10 001F1AF0  2C 1A 00 00 */	cmpwi r26, 0x0
/* 801F4A14 001F1AF4  41 82 00 AC */	beq .L_801F4AC0
/* 801F4A18 001F1AF8  3C 60 80 28 */	lis r3, "@307"@ha
/* 801F4A1C 001F1AFC  85 83 A3 50 */	lwzu r12, "@307"@l(r3)
/* 801F4A20 001F1B00  67 C0 E0 03 */	oris r0, r30, 0xe003
/* 801F4A24 001F1B04  81 63 00 04 */	lwz r11, 0x4(r3)
/* 801F4A28 001F1B08  81 43 00 08 */	lwz r10, 0x8(r3)
/* 801F4A2C 001F1B0C  81 23 00 0C */	lwz r9, 0xc(r3)
/* 801F4A30 001F1B10  81 03 00 10 */	lwz r8, 0x10(r3)
/* 801F4A34 001F1B14  80 E3 00 14 */	lwz r7, 0x14(r3)
/* 801F4A38 001F1B18  80 C3 00 18 */	lwz r6, 0x18(r3)
/* 801F4A3C 001F1B1C  80 A3 00 1C */	lwz r5, 0x1c(r3)
/* 801F4A40 001F1B20  80 83 00 20 */	lwz r4, 0x20(r3)
/* 801F4A44 001F1B24  80 63 00 24 */	lwz r3, 0x24(r3)
/* 801F4A48 001F1B28  91 81 00 4C */	stw r12, 0x4c(r1)
/* 801F4A4C 001F1B2C  91 61 00 50 */	stw r11, 0x50(r1)
/* 801F4A50 001F1B30  91 41 00 54 */	stw r10, 0x54(r1)
/* 801F4A54 001F1B34  91 21 00 58 */	stw r9, 0x58(r1)
/* 801F4A58 001F1B38  91 01 00 5C */	stw r8, 0x5c(r1)
/* 801F4A5C 001F1B3C  90 E1 00 60 */	stw r7, 0x60(r1)
/* 801F4A60 001F1B40  90 C1 00 64 */	stw r6, 0x64(r1)
/* 801F4A64 001F1B44  90 A1 00 68 */	stw r5, 0x68(r1)
/* 801F4A68 001F1B48  90 81 00 6C */	stw r4, 0x6c(r1)
/* 801F4A6C 001F1B4C  90 61 00 70 */	stw r3, 0x70(r1)
/* 801F4A70 001F1B50  41 82 00 08 */	beq .L_801F4A78
/* 801F4A74 001F1B54  67 C0 F0 03 */	oris r0, r30, 0xf003
.L_801F4A78:
/* 801F4A78 001F1B58  3C 60 4E 80 */	lis r3, 0x4e80
/* 801F4A7C 001F1B5C  90 01 00 4C */	stw r0, 0x4c(r1)
/* 801F4A80 001F1B60  38 03 00 20 */	addi r0, r3, 0x20
/* 801F4A84 001F1B64  7F A3 EB 78 */	mr r3, r29
/* 801F4A88 001F1B68  90 01 00 70 */	stw r0, 0x70(r1)
/* 801F4A8C 001F1B6C  38 80 00 28 */	li r4, 0x28
/* 801F4A90 001F1B70  4B FF F0 61 */	bl TRK_flush_cache
/* 801F4A94 001F1B74  3C 60 80 38 */	lis r3, TRKvalue128_temp@ha
/* 801F4A98 001F1B78  39 81 00 4C */	addi r12, r1, 0x4c
/* 801F4A9C 001F1B7C  38 83 12 3C */	addi r4, r3, TRKvalue128_temp@l
/* 801F4AA0 001F1B80  38 61 00 0C */	addi r3, r1, 0xc
/* 801F4AA4 001F1B84  7D 89 03 A6 */	mtctr r12
/* 801F4AA8 001F1B88  4E 80 04 21 */	bctrl
/* 801F4AAC 001F1B8C  80 A1 00 0C */	lwz r5, 0xc(r1)
/* 801F4AB0 001F1B90  7F 03 C3 78 */	mr r3, r24
/* 801F4AB4 001F1B94  80 C1 00 10 */	lwz r6, 0x10(r1)
/* 801F4AB8 001F1B98  4B FF B3 2D */	bl TRKAppendBuffer1_ui64
/* 801F4ABC 001F1B9C  48 00 00 AC */	b .L_801F4B68
.L_801F4AC0:
/* 801F4AC0 001F1BA0  7F 03 C3 78 */	mr r3, r24
/* 801F4AC4 001F1BA4  38 81 00 0C */	addi r4, r1, 0xc
/* 801F4AC8 001F1BA8  4B FF AE D1 */	bl TRKReadBuffer1_ui64
/* 801F4ACC 001F1BAC  3C 60 80 28 */	lis r3, "@307"@ha
/* 801F4AD0 001F1BB0  85 83 A3 50 */	lwzu r12, "@307"@l(r3)
/* 801F4AD4 001F1BB4  2C 1A 00 00 */	cmpwi r26, 0x0
/* 801F4AD8 001F1BB8  67 C0 E0 03 */	oris r0, r30, 0xe003
/* 801F4ADC 001F1BBC  81 63 00 04 */	lwz r11, 0x4(r3)
/* 801F4AE0 001F1BC0  81 43 00 08 */	lwz r10, 0x8(r3)
/* 801F4AE4 001F1BC4  81 23 00 0C */	lwz r9, 0xc(r3)
/* 801F4AE8 001F1BC8  81 03 00 10 */	lwz r8, 0x10(r3)
/* 801F4AEC 001F1BCC  80 E3 00 14 */	lwz r7, 0x14(r3)
/* 801F4AF0 001F1BD0  80 C3 00 18 */	lwz r6, 0x18(r3)
/* 801F4AF4 001F1BD4  80 A3 00 1C */	lwz r5, 0x1c(r3)
/* 801F4AF8 001F1BD8  80 83 00 20 */	lwz r4, 0x20(r3)
/* 801F4AFC 001F1BDC  80 63 00 24 */	lwz r3, 0x24(r3)
/* 801F4B00 001F1BE0  91 81 00 24 */	stw r12, 0x24(r1)
/* 801F4B04 001F1BE4  91 61 00 28 */	stw r11, 0x28(r1)
/* 801F4B08 001F1BE8  91 41 00 2C */	stw r10, 0x2c(r1)
/* 801F4B0C 001F1BEC  91 21 00 30 */	stw r9, 0x30(r1)
/* 801F4B10 001F1BF0  91 01 00 34 */	stw r8, 0x34(r1)
/* 801F4B14 001F1BF4  90 E1 00 38 */	stw r7, 0x38(r1)
/* 801F4B18 001F1BF8  90 C1 00 3C */	stw r6, 0x3c(r1)
/* 801F4B1C 001F1BFC  90 A1 00 40 */	stw r5, 0x40(r1)
/* 801F4B20 001F1C00  90 81 00 44 */	stw r4, 0x44(r1)
/* 801F4B24 001F1C04  90 61 00 48 */	stw r3, 0x48(r1)
/* 801F4B28 001F1C08  41 82 00 08 */	beq .L_801F4B30
/* 801F4B2C 001F1C0C  67 C0 F0 03 */	oris r0, r30, 0xf003
.L_801F4B30:
/* 801F4B30 001F1C10  3C 60 4E 80 */	lis r3, 0x4e80
/* 801F4B34 001F1C14  90 01 00 24 */	stw r0, 0x24(r1)
/* 801F4B38 001F1C18  38 03 00 20 */	addi r0, r3, 0x20
/* 801F4B3C 001F1C1C  7F 83 E3 78 */	mr r3, r28
/* 801F4B40 001F1C20  90 01 00 48 */	stw r0, 0x48(r1)
/* 801F4B44 001F1C24  38 80 00 28 */	li r4, 0x28
/* 801F4B48 001F1C28  4B FF EF A9 */	bl TRK_flush_cache
/* 801F4B4C 001F1C2C  3C 60 80 38 */	lis r3, TRKvalue128_temp@ha
/* 801F4B50 001F1C30  39 81 00 24 */	addi r12, r1, 0x24
/* 801F4B54 001F1C34  38 83 12 3C */	addi r4, r3, TRKvalue128_temp@l
/* 801F4B58 001F1C38  38 61 00 0C */	addi r3, r1, 0xc
/* 801F4B5C 001F1C3C  7D 89 03 A6 */	mtctr r12
/* 801F4B60 001F1C40  4E 80 04 21 */	bctrl
/* 801F4B64 001F1C44  38 60 00 00 */	li r3, 0x0
.L_801F4B68:
/* 801F4B68 001F1C48  80 99 00 00 */	lwz r4, 0x0(r25)
/* 801F4B6C 001F1C4C  3F DE 00 20 */	addis r30, r30, 0x20
/* 801F4B70 001F1C50  3B 7B 00 01 */	addi r27, r27, 0x1
/* 801F4B74 001F1C54  38 04 00 08 */	addi r0, r4, 0x8
/* 801F4B78 001F1C58  90 19 00 00 */	stw r0, 0x0(r25)
.L_801F4B7C:
/* 801F4B7C 001F1C5C  7C 1B B8 40 */	cmplw r27, r23
/* 801F4B80 001F1C60  41 81 00 0C */	bgt .L_801F4B8C
/* 801F4B84 001F1C64  2C 03 00 00 */	cmpwi r3, 0x0
/* 801F4B88 001F1C68  41 82 FE 88 */	beq .L_801F4A10
.L_801F4B8C:
/* 801F4B8C 001F1C6C  88 1F 00 0D */	lbz r0, 0xd(r31)
/* 801F4B90 001F1C70  28 00 00 00 */	cmplwi r0, 0x0
/* 801F4B94 001F1C74  41 82 00 10 */	beq .L_801F4BA4
/* 801F4B98 001F1C78  38 00 00 00 */	li r0, 0x0
/* 801F4B9C 001F1C7C  38 60 07 02 */	li r3, 0x702
/* 801F4BA0 001F1C80  90 19 00 00 */	stw r0, 0x0(r25)
.L_801F4BA4:
/* 801F4BA4 001F1C84  3C 80 80 2B */	lis r4, gTRKExceptionStatus@ha
/* 801F4BA8 001F1C88  80 C1 00 14 */	lwz r6, 0x14(r1)
/* 801F4BAC 001F1C8C  38 E4 76 34 */	addi r7, r4, gTRKExceptionStatus@l
/* 801F4BB0 001F1C90  80 A1 00 18 */	lwz r5, 0x18(r1)
/* 801F4BB4 001F1C94  80 81 00 1C */	lwz r4, 0x1c(r1)
/* 801F4BB8 001F1C98  80 01 00 20 */	lwz r0, 0x20(r1)
/* 801F4BBC 001F1C9C  90 C7 00 00 */	stw r6, 0x0(r7)
/* 801F4BC0 001F1CA0  90 A7 00 04 */	stw r5, 0x4(r7)
/* 801F4BC4 001F1CA4  90 87 00 08 */	stw r4, 0x8(r7)
/* 801F4BC8 001F1CA8  90 07 00 0C */	stw r0, 0xc(r7)
.L_801F4BCC:
/* 801F4BCC 001F1CAC  BA 61 00 FC */	lmw r19, 0xfc(r1)
/* 801F4BD0 001F1CB0  80 01 01 34 */	lwz r0, 0x134(r1)
/* 801F4BD4 001F1CB4  7C 08 03 A6 */	mtlr r0
/* 801F4BD8 001F1CB8  38 21 01 30 */	addi r1, r1, 0x130
/* 801F4BDC 001F1CBC  4E 80 00 20 */	blr
.endfn TRKTargetAccessExtended2

.fn TRKTargetAccessExtended1, global
/* 801F4BE0 001F1CC0  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801F4BE4 001F1CC4  7C 08 02 A6 */	mflr r0
/* 801F4BE8 001F1CC8  28 04 00 60 */	cmplwi r4, 0x60
/* 801F4BEC 001F1CCC  90 01 00 24 */	stw r0, 0x24(r1)
/* 801F4BF0 001F1CD0  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 801F4BF4 001F1CD4  93 C1 00 18 */	stw r30, 0x18(r1)
/* 801F4BF8 001F1CD8  7C DE 33 78 */	mr r30, r6
/* 801F4BFC 001F1CDC  40 81 00 0C */	ble .L_801F4C08
/* 801F4C00 001F1CE0  38 60 07 01 */	li r3, 0x701
/* 801F4C04 001F1CE4  48 00 01 34 */	b .L_801F4D38
.L_801F4C08:
/* 801F4C08 001F1CE8  3C C0 80 2B */	lis r6, gTRKExceptionStatus@ha
/* 801F4C0C 001F1CEC  38 00 00 00 */	li r0, 0x0
/* 801F4C10 001F1CF0  3B E6 76 34 */	addi r31, r6, gTRKExceptionStatus@l
/* 801F4C14 001F1CF4  7C 03 20 40 */	cmplw r3, r4
/* 801F4C18 001F1CF8  80 DF 00 0C */	lwz r6, 0xc(r31)
/* 801F4C1C 001F1CFC  81 5F 00 00 */	lwz r10, 0x0(r31)
/* 801F4C20 001F1D00  81 3F 00 04 */	lwz r9, 0x4(r31)
/* 801F4C24 001F1D04  81 1F 00 08 */	lwz r8, 0x8(r31)
/* 801F4C28 001F1D08  98 1F 00 0D */	stb r0, 0xd(r31)
/* 801F4C2C 001F1D0C  91 41 00 08 */	stw r10, 0x8(r1)
/* 801F4C30 001F1D10  91 21 00 0C */	stw r9, 0xc(r1)
/* 801F4C34 001F1D14  91 01 00 10 */	stw r8, 0x10(r1)
/* 801F4C38 001F1D18  90 C1 00 14 */	stw r6, 0x14(r1)
/* 801F4C3C 001F1D1C  90 1E 00 00 */	stw r0, 0x0(r30)
/* 801F4C40 001F1D20  41 81 00 B8 */	bgt .L_801F4CF8
/* 801F4C44 001F1D24  7C 83 20 50 */	subf r4, r3, r4
/* 801F4C48 001F1D28  3D 00 80 38 */	lis r8, gTRKCPUState@ha
/* 801F4C4C 001F1D2C  38 04 00 01 */	addi r0, r4, 0x1
/* 801F4C50 001F1D30  80 9E 00 00 */	lwz r4, 0x0(r30)
/* 801F4C54 001F1D34  54 06 10 3A */	slwi r6, r0, 2
/* 801F4C58 001F1D38  2C 07 00 00 */	cmpwi r7, 0x0
/* 801F4C5C 001F1D3C  7C 84 32 14 */	add r4, r4, r6
/* 801F4C60 001F1D40  38 E8 0D 78 */	addi r7, r8, gTRKCPUState@l
/* 801F4C64 001F1D44  54 63 10 3A */	slwi r3, r3, 2
/* 801F4C68 001F1D48  90 9E 00 00 */	stw r4, 0x0(r30)
/* 801F4C6C 001F1D4C  7C 87 1A 14 */	add r4, r7, r3
/* 801F4C70 001F1D50  38 84 01 A8 */	addi r4, r4, 0x1a8
/* 801F4C74 001F1D54  41 82 00 14 */	beq .L_801F4C88
/* 801F4C78 001F1D58  7C A3 2B 78 */	mr r3, r5
/* 801F4C7C 001F1D5C  7C 05 03 78 */	mr r5, r0
/* 801F4C80 001F1D60  4B FF B0 01 */	bl TRKAppendBuffer_ui32
/* 801F4C84 001F1D64  48 00 00 74 */	b .L_801F4CF8
.L_801F4C88:
/* 801F4C88 001F1D68  38 67 01 EC */	addi r3, r7, 0x1ec
/* 801F4C8C 001F1D6C  7C 04 18 40 */	cmplw r4, r3
/* 801F4C90 001F1D70  41 81 00 24 */	bgt .L_801F4CB4
/* 801F4C94 001F1D74  38 C6 FF FC */	addi r6, r6, -0x4
/* 801F4C98 001F1D78  38 67 01 E8 */	addi r3, r7, 0x1e8
/* 801F4C9C 001F1D7C  7C C4 32 14 */	add r6, r4, r6
/* 801F4CA0 001F1D80  7C 06 18 40 */	cmplw r6, r3
/* 801F4CA4 001F1D84  41 80 00 10 */	blt .L_801F4CB4
/* 801F4CA8 001F1D88  3C 60 80 2B */	lis r3, gTRKRestoreFlags@ha
/* 801F4CAC 001F1D8C  38 C0 00 01 */	li r6, 0x1
/* 801F4CB0 001F1D90  98 C3 76 28 */	stb r6, gTRKRestoreFlags@l(r3)
.L_801F4CB4:
/* 801F4CB4 001F1D94  3C 60 80 38 */	lis r3, gTRKCPUState@ha
/* 801F4CB8 001F1D98  38 63 0D 78 */	addi r3, r3, gTRKCPUState@l
/* 801F4CBC 001F1D9C  38 C3 02 78 */	addi r6, r3, 0x278
/* 801F4CC0 001F1DA0  7C 04 30 40 */	cmplw r4, r6
/* 801F4CC4 001F1DA4  41 81 00 28 */	bgt .L_801F4CEC
/* 801F4CC8 001F1DA8  54 03 10 3A */	slwi r3, r0, 2
/* 801F4CCC 001F1DAC  38 63 FF FC */	addi r3, r3, -0x4
/* 801F4CD0 001F1DB0  7C 64 1A 14 */	add r3, r4, r3
/* 801F4CD4 001F1DB4  7C 03 30 40 */	cmplw r3, r6
/* 801F4CD8 001F1DB8  41 80 00 14 */	blt .L_801F4CEC
/* 801F4CDC 001F1DBC  3C 60 80 2B */	lis r3, gTRKRestoreFlags@ha
/* 801F4CE0 001F1DC0  38 C0 00 01 */	li r6, 0x1
/* 801F4CE4 001F1DC4  38 63 76 28 */	addi r3, r3, gTRKRestoreFlags@l
/* 801F4CE8 001F1DC8  98 C3 00 01 */	stb r6, 0x1(r3)
.L_801F4CEC:
/* 801F4CEC 001F1DCC  7C A3 2B 78 */	mr r3, r5
/* 801F4CF0 001F1DD0  7C 05 03 78 */	mr r5, r0
/* 801F4CF4 001F1DD4  4B FF AB 1D */	bl TRKReadBuffer_ui32
.L_801F4CF8:
/* 801F4CF8 001F1DD8  88 1F 00 0D */	lbz r0, 0xd(r31)
/* 801F4CFC 001F1DDC  28 00 00 00 */	cmplwi r0, 0x0
/* 801F4D00 001F1DE0  41 82 00 10 */	beq .L_801F4D10
/* 801F4D04 001F1DE4  38 00 00 00 */	li r0, 0x0
/* 801F4D08 001F1DE8  38 60 07 02 */	li r3, 0x702
/* 801F4D0C 001F1DEC  90 1E 00 00 */	stw r0, 0x0(r30)
.L_801F4D10:
/* 801F4D10 001F1DF0  3C 80 80 2B */	lis r4, gTRKExceptionStatus@ha
/* 801F4D14 001F1DF4  80 C1 00 08 */	lwz r6, 0x8(r1)
/* 801F4D18 001F1DF8  38 E4 76 34 */	addi r7, r4, gTRKExceptionStatus@l
/* 801F4D1C 001F1DFC  80 A1 00 0C */	lwz r5, 0xc(r1)
/* 801F4D20 001F1E00  80 81 00 10 */	lwz r4, 0x10(r1)
/* 801F4D24 001F1E04  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801F4D28 001F1E08  90 C7 00 00 */	stw r6, 0x0(r7)
/* 801F4D2C 001F1E0C  90 A7 00 04 */	stw r5, 0x4(r7)
/* 801F4D30 001F1E10  90 87 00 08 */	stw r4, 0x8(r7)
/* 801F4D34 001F1E14  90 07 00 0C */	stw r0, 0xc(r7)
.L_801F4D38:
/* 801F4D38 001F1E18  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801F4D3C 001F1E1C  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 801F4D40 001F1E20  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 801F4D44 001F1E24  7C 08 03 A6 */	mtlr r0
/* 801F4D48 001F1E28  38 21 00 20 */	addi r1, r1, 0x20
/* 801F4D4C 001F1E2C  4E 80 00 20 */	blr
.endfn TRKTargetAccessExtended1

.fn TRKTargetAccessFP, global
/* 801F4D50 001F1E30  94 21 FF 10 */	stwu r1, -0xf0(r1)
/* 801F4D54 001F1E34  7C 08 02 A6 */	mflr r0
/* 801F4D58 001F1E38  90 01 00 F4 */	stw r0, 0xf4(r1)
/* 801F4D5C 001F1E3C  BE 81 00 C0 */	stmw r20, 0xc0(r1)
/* 801F4D60 001F1E40  7C 9C 23 78 */	mr r28, r4
/* 801F4D64 001F1E44  28 1C 00 21 */	cmplwi r28, 0x21
/* 801F4D68 001F1E48  7C 74 1B 78 */	mr r20, r3
/* 801F4D6C 001F1E4C  7C BD 2B 78 */	mr r29, r5
/* 801F4D70 001F1E50  7C DE 33 78 */	mr r30, r6
/* 801F4D74 001F1E54  7C FF 3B 78 */	mr r31, r7
/* 801F4D78 001F1E58  40 81 00 0C */	ble .L_801F4D84
/* 801F4D7C 001F1E5C  38 60 07 01 */	li r3, 0x701
/* 801F4D80 001F1E60  48 00 04 88 */	b .L_801F5208
.L_801F4D84:
/* 801F4D84 001F1E64  3C 60 80 2B */	lis r3, gTRKExceptionStatus@ha
/* 801F4D88 001F1E68  38 00 00 00 */	li r0, 0x0
/* 801F4D8C 001F1E6C  3B 63 76 34 */	addi r27, r3, gTRKExceptionStatus@l
/* 801F4D90 001F1E70  80 7B 00 0C */	lwz r3, 0xc(r27)
/* 801F4D94 001F1E74  80 DB 00 00 */	lwz r6, 0x0(r27)
/* 801F4D98 001F1E78  80 BB 00 04 */	lwz r5, 0x4(r27)
/* 801F4D9C 001F1E7C  80 9B 00 08 */	lwz r4, 0x8(r27)
/* 801F4DA0 001F1E80  90 C1 00 10 */	stw r6, 0x10(r1)
/* 801F4DA4 001F1E84  90 A1 00 14 */	stw r5, 0x14(r1)
/* 801F4DA8 001F1E88  90 81 00 18 */	stw r4, 0x18(r1)
/* 801F4DAC 001F1E8C  90 61 00 1C */	stw r3, 0x1c(r1)
/* 801F4DB0 001F1E90  98 1B 00 0D */	stb r0, 0xd(r27)
/* 801F4DB4 001F1E94  4B FF EE 2D */	bl __TRK_get_MSR
/* 801F4DB8 001F1E98  60 63 20 00 */	ori r3, r3, 0x2000
/* 801F4DBC 001F1E9C  4B FF EE 2D */	bl __TRK_set_MSR
/* 801F4DC0 001F1EA0  38 00 00 00 */	li r0, 0x0
/* 801F4DC4 001F1EA4  7E 96 A3 78 */	mr r22, r20
/* 801F4DC8 001F1EA8  90 1E 00 00 */	stw r0, 0x0(r30)
/* 801F4DCC 001F1EAC  56 9A A8 14 */	slwi r26, r20, 21
/* 801F4DD0 001F1EB0  3A A1 00 98 */	addi r21, r1, 0x98
/* 801F4DD4 001F1EB4  3B 21 00 48 */	addi r25, r1, 0x48
/* 801F4DD8 001F1EB8  3B 01 00 70 */	addi r24, r1, 0x70
/* 801F4DDC 001F1EBC  3A E1 00 20 */	addi r23, r1, 0x20
/* 801F4DE0 001F1EC0  38 60 00 00 */	li r3, 0x0
/* 801F4DE4 001F1EC4  48 00 03 D4 */	b .L_801F51B8
.L_801F4DE8:
/* 801F4DE8 001F1EC8  2C 1F 00 00 */	cmpwi r31, 0x0
/* 801F4DEC 001F1ECC  41 82 01 E0 */	beq .L_801F4FCC
/* 801F4DF0 001F1ED0  3C 60 80 28 */	lis r3, "@314"@ha
/* 801F4DF4 001F1ED4  28 16 00 20 */	cmplwi r22, 0x20
/* 801F4DF8 001F1ED8  39 83 A3 78 */	addi r12, r3, "@314"@l
/* 801F4DFC 001F1EDC  81 6C 00 00 */	lwz r11, 0x0(r12)
/* 801F4E00 001F1EE0  81 4C 00 04 */	lwz r10, 0x4(r12)
/* 801F4E04 001F1EE4  81 2C 00 08 */	lwz r9, 0x8(r12)
/* 801F4E08 001F1EE8  81 0C 00 0C */	lwz r8, 0xc(r12)
/* 801F4E0C 001F1EEC  80 EC 00 10 */	lwz r7, 0x10(r12)
/* 801F4E10 001F1EF0  80 CC 00 14 */	lwz r6, 0x14(r12)
/* 801F4E14 001F1EF4  80 AC 00 18 */	lwz r5, 0x18(r12)
/* 801F4E18 001F1EF8  80 8C 00 1C */	lwz r4, 0x1c(r12)
/* 801F4E1C 001F1EFC  80 6C 00 20 */	lwz r3, 0x20(r12)
/* 801F4E20 001F1F00  80 0C 00 24 */	lwz r0, 0x24(r12)
/* 801F4E24 001F1F04  91 61 00 98 */	stw r11, 0x98(r1)
/* 801F4E28 001F1F08  91 41 00 9C */	stw r10, 0x9c(r1)
/* 801F4E2C 001F1F0C  91 21 00 A0 */	stw r9, 0xa0(r1)
/* 801F4E30 001F1F10  91 01 00 A4 */	stw r8, 0xa4(r1)
/* 801F4E34 001F1F14  90 E1 00 A8 */	stw r7, 0xa8(r1)
/* 801F4E38 001F1F18  90 C1 00 AC */	stw r6, 0xac(r1)
/* 801F4E3C 001F1F1C  90 A1 00 B0 */	stw r5, 0xb0(r1)
/* 801F4E40 001F1F20  90 81 00 B4 */	stw r4, 0xb4(r1)
/* 801F4E44 001F1F24  90 61 00 B8 */	stw r3, 0xb8(r1)
/* 801F4E48 001F1F28  90 01 00 BC */	stw r0, 0xbc(r1)
/* 801F4E4C 001F1F2C  40 80 00 4C */	bge .L_801F4E98
/* 801F4E50 001F1F30  2C 1F 00 00 */	cmpwi r31, 0x0
/* 801F4E54 001F1F34  67 40 C8 03 */	oris r0, r26, 0xc803
/* 801F4E58 001F1F38  41 82 00 08 */	beq .L_801F4E60
/* 801F4E5C 001F1F3C  67 40 D8 03 */	oris r0, r26, 0xd803
.L_801F4E60:
/* 801F4E60 001F1F40  3C 60 4E 80 */	lis r3, 0x4e80
/* 801F4E64 001F1F44  90 01 00 98 */	stw r0, 0x98(r1)
/* 801F4E68 001F1F48  38 03 00 20 */	addi r0, r3, 0x20
/* 801F4E6C 001F1F4C  7E A3 AB 78 */	mr r3, r21
/* 801F4E70 001F1F50  90 01 00 BC */	stw r0, 0xbc(r1)
/* 801F4E74 001F1F54  38 80 00 28 */	li r4, 0x28
/* 801F4E78 001F1F58  4B FF EC 79 */	bl TRK_flush_cache
/* 801F4E7C 001F1F5C  3C 60 80 38 */	lis r3, TRKvalue128_temp@ha
/* 801F4E80 001F1F60  39 81 00 98 */	addi r12, r1, 0x98
/* 801F4E84 001F1F64  38 83 12 3C */	addi r4, r3, TRKvalue128_temp@l
/* 801F4E88 001F1F68  38 61 00 08 */	addi r3, r1, 0x8
/* 801F4E8C 001F1F6C  7D 89 03 A6 */	mtctr r12
/* 801F4E90 001F1F70  4E 80 04 21 */	bctrl
/* 801F4E94 001F1F74  48 00 01 24 */	b .L_801F4FB8
.L_801F4E98:
/* 801F4E98 001F1F78  40 82 00 28 */	bne .L_801F4EC0
/* 801F4E9C 001F1F7C  80 81 00 08 */	lwz r4, 0x8(r1)
/* 801F4EA0 001F1F80  38 00 00 00 */	li r0, 0x0
/* 801F4EA4 001F1F84  80 A1 00 0C */	lwz r5, 0xc(r1)
/* 801F4EA8 001F1F88  38 60 FF FF */	li r3, -0x1
/* 801F4EAC 001F1F8C  7C 80 00 38 */	and r0, r4, r0
/* 801F4EB0 001F1F90  7C A3 18 38 */	and r3, r5, r3
/* 801F4EB4 001F1F94  90 01 00 08 */	stw r0, 0x8(r1)
/* 801F4EB8 001F1F98  90 61 00 0C */	stw r3, 0xc(r1)
/* 801F4EBC 001F1F9C  48 00 00 FC */	b .L_801F4FB8
.L_801F4EC0:
/* 801F4EC0 001F1FA0  28 16 00 21 */	cmplwi r22, 0x21
/* 801F4EC4 001F1FA4  40 82 00 F4 */	bne .L_801F4FB8
/* 801F4EC8 001F1FA8  2C 1F 00 00 */	cmpwi r31, 0x0
/* 801F4ECC 001F1FAC  40 82 00 0C */	bne .L_801F4ED8
/* 801F4ED0 001F1FB0  80 01 00 0C */	lwz r0, 0xc(r1)
/* 801F4ED4 001F1FB4  90 01 00 08 */	stw r0, 0x8(r1)
.L_801F4ED8:
/* 801F4ED8 001F1FB8  3C 60 80 28 */	lis r3, "@300"@ha
/* 801F4EDC 001F1FBC  2C 1F 00 00 */	cmpwi r31, 0x0
/* 801F4EE0 001F1FC0  39 83 A3 28 */	addi r12, r3, "@300"@l
/* 801F4EE4 001F1FC4  81 6C 00 00 */	lwz r11, 0x0(r12)
/* 801F4EE8 001F1FC8  81 4C 00 04 */	lwz r10, 0x4(r12)
/* 801F4EEC 001F1FCC  81 2C 00 08 */	lwz r9, 0x8(r12)
/* 801F4EF0 001F1FD0  81 0C 00 0C */	lwz r8, 0xc(r12)
/* 801F4EF4 001F1FD4  80 EC 00 10 */	lwz r7, 0x10(r12)
/* 801F4EF8 001F1FD8  80 CC 00 14 */	lwz r6, 0x14(r12)
/* 801F4EFC 001F1FDC  80 AC 00 18 */	lwz r5, 0x18(r12)
/* 801F4F00 001F1FE0  80 8C 00 1C */	lwz r4, 0x1c(r12)
/* 801F4F04 001F1FE4  80 6C 00 20 */	lwz r3, 0x20(r12)
/* 801F4F08 001F1FE8  80 0C 00 24 */	lwz r0, 0x24(r12)
/* 801F4F0C 001F1FEC  91 61 00 48 */	stw r11, 0x48(r1)
/* 801F4F10 001F1FF0  91 41 00 4C */	stw r10, 0x4c(r1)
/* 801F4F14 001F1FF4  91 21 00 50 */	stw r9, 0x50(r1)
/* 801F4F18 001F1FF8  91 01 00 54 */	stw r8, 0x54(r1)
/* 801F4F1C 001F1FFC  90 E1 00 58 */	stw r7, 0x58(r1)
/* 801F4F20 001F2000  90 C1 00 5C */	stw r6, 0x5c(r1)
/* 801F4F24 001F2004  90 A1 00 60 */	stw r5, 0x60(r1)
/* 801F4F28 001F2008  90 81 00 64 */	stw r4, 0x64(r1)
/* 801F4F2C 001F200C  90 61 00 68 */	stw r3, 0x68(r1)
/* 801F4F30 001F2010  90 01 00 6C */	stw r0, 0x6c(r1)
/* 801F4F34 001F2014  41 82 00 1C */	beq .L_801F4F50
/* 801F4F38 001F2018  3C 60 7C 9F */	lis r3, 0x7c9f
/* 801F4F3C 001F201C  3C 00 90 83 */	lis r0, 0x9083
/* 801F4F40 001F2020  38 63 FA A6 */	addi r3, r3, -0x55a
/* 801F4F44 001F2024  90 01 00 4C */	stw r0, 0x4c(r1)
/* 801F4F48 001F2028  90 61 00 48 */	stw r3, 0x48(r1)
/* 801F4F4C 001F202C  48 00 00 18 */	b .L_801F4F64
.L_801F4F50:
/* 801F4F50 001F2030  3C 60 7C 9F */	lis r3, 0x7c9f
/* 801F4F54 001F2034  3C 80 80 83 */	lis r4, 0x8083
/* 801F4F58 001F2038  38 03 FB A6 */	addi r0, r3, -0x45a
/* 801F4F5C 001F203C  90 81 00 48 */	stw r4, 0x48(r1)
/* 801F4F60 001F2040  90 01 00 4C */	stw r0, 0x4c(r1)
.L_801F4F64:
/* 801F4F64 001F2044  3C 80 4E 80 */	lis r4, 0x4e80
/* 801F4F68 001F2048  7F 23 CB 78 */	mr r3, r25
/* 801F4F6C 001F204C  38 04 00 20 */	addi r0, r4, 0x20
/* 801F4F70 001F2050  38 80 00 28 */	li r4, 0x28
/* 801F4F74 001F2054  90 01 00 6C */	stw r0, 0x6c(r1)
/* 801F4F78 001F2058  4B FF EB 79 */	bl TRK_flush_cache
/* 801F4F7C 001F205C  3C 60 80 38 */	lis r3, TRKvalue128_temp@ha
/* 801F4F80 001F2060  39 81 00 48 */	addi r12, r1, 0x48
/* 801F4F84 001F2064  38 83 12 3C */	addi r4, r3, TRKvalue128_temp@l
/* 801F4F88 001F2068  38 61 00 08 */	addi r3, r1, 0x8
/* 801F4F8C 001F206C  7D 89 03 A6 */	mtctr r12
/* 801F4F90 001F2070  4E 80 04 21 */	bctrl
/* 801F4F94 001F2074  2C 1F 00 00 */	cmpwi r31, 0x0
/* 801F4F98 001F2078  41 82 00 20 */	beq .L_801F4FB8
/* 801F4F9C 001F207C  80 61 00 08 */	lwz r3, 0x8(r1)
/* 801F4FA0 001F2080  38 80 00 00 */	li r4, 0x0
/* 801F4FA4 001F2084  38 00 FF FF */	li r0, -0x1
/* 801F4FA8 001F2088  7C 63 00 38 */	and r3, r3, r0
/* 801F4FAC 001F208C  7C 80 20 38 */	and r0, r4, r4
/* 801F4FB0 001F2090  90 61 00 0C */	stw r3, 0xc(r1)
/* 801F4FB4 001F2094  90 01 00 08 */	stw r0, 0x8(r1)
.L_801F4FB8:
/* 801F4FB8 001F2098  80 A1 00 08 */	lwz r5, 0x8(r1)
/* 801F4FBC 001F209C  7F A3 EB 78 */	mr r3, r29
/* 801F4FC0 001F20A0  80 C1 00 0C */	lwz r6, 0xc(r1)
/* 801F4FC4 001F20A4  4B FF AE 21 */	bl TRKAppendBuffer1_ui64
/* 801F4FC8 001F20A8  48 00 01 DC */	b .L_801F51A4
.L_801F4FCC:
/* 801F4FCC 001F20AC  7F A3 EB 78 */	mr r3, r29
/* 801F4FD0 001F20B0  38 81 00 08 */	addi r4, r1, 0x8
/* 801F4FD4 001F20B4  4B FF A9 C5 */	bl TRKReadBuffer1_ui64
/* 801F4FD8 001F20B8  3C 60 80 28 */	lis r3, "@314"@ha
/* 801F4FDC 001F20BC  28 16 00 20 */	cmplwi r22, 0x20
/* 801F4FE0 001F20C0  3A 83 A3 78 */	addi r20, r3, "@314"@l
/* 801F4FE4 001F20C4  38 60 00 00 */	li r3, 0x0
/* 801F4FE8 001F20C8  81 94 00 00 */	lwz r12, 0x0(r20)
/* 801F4FEC 001F20CC  81 74 00 04 */	lwz r11, 0x4(r20)
/* 801F4FF0 001F20D0  81 54 00 08 */	lwz r10, 0x8(r20)
/* 801F4FF4 001F20D4  81 34 00 0C */	lwz r9, 0xc(r20)
/* 801F4FF8 001F20D8  81 14 00 10 */	lwz r8, 0x10(r20)
/* 801F4FFC 001F20DC  80 F4 00 14 */	lwz r7, 0x14(r20)
/* 801F5000 001F20E0  80 D4 00 18 */	lwz r6, 0x18(r20)
/* 801F5004 001F20E4  80 B4 00 1C */	lwz r5, 0x1c(r20)
/* 801F5008 001F20E8  80 94 00 20 */	lwz r4, 0x20(r20)
/* 801F500C 001F20EC  80 14 00 24 */	lwz r0, 0x24(r20)
/* 801F5010 001F20F0  91 81 00 70 */	stw r12, 0x70(r1)
/* 801F5014 001F20F4  91 61 00 74 */	stw r11, 0x74(r1)
/* 801F5018 001F20F8  91 41 00 78 */	stw r10, 0x78(r1)
/* 801F501C 001F20FC  91 21 00 7C */	stw r9, 0x7c(r1)
/* 801F5020 001F2100  91 01 00 80 */	stw r8, 0x80(r1)
/* 801F5024 001F2104  90 E1 00 84 */	stw r7, 0x84(r1)
/* 801F5028 001F2108  90 C1 00 88 */	stw r6, 0x88(r1)
/* 801F502C 001F210C  90 A1 00 8C */	stw r5, 0x8c(r1)
/* 801F5030 001F2110  90 81 00 90 */	stw r4, 0x90(r1)
/* 801F5034 001F2114  90 01 00 94 */	stw r0, 0x94(r1)
/* 801F5038 001F2118  40 80 00 50 */	bge .L_801F5088
/* 801F503C 001F211C  2C 1F 00 00 */	cmpwi r31, 0x0
/* 801F5040 001F2120  67 40 C8 03 */	oris r0, r26, 0xc803
/* 801F5044 001F2124  41 82 00 08 */	beq .L_801F504C
/* 801F5048 001F2128  67 40 D8 03 */	oris r0, r26, 0xd803
.L_801F504C:
/* 801F504C 001F212C  3C 60 4E 80 */	lis r3, 0x4e80
/* 801F5050 001F2130  90 01 00 70 */	stw r0, 0x70(r1)
/* 801F5054 001F2134  38 03 00 20 */	addi r0, r3, 0x20
/* 801F5058 001F2138  7F 03 C3 78 */	mr r3, r24
/* 801F505C 001F213C  90 01 00 94 */	stw r0, 0x94(r1)
/* 801F5060 001F2140  38 80 00 28 */	li r4, 0x28
/* 801F5064 001F2144  4B FF EA 8D */	bl TRK_flush_cache
/* 801F5068 001F2148  3C 60 80 38 */	lis r3, TRKvalue128_temp@ha
/* 801F506C 001F214C  39 81 00 70 */	addi r12, r1, 0x70
/* 801F5070 001F2150  38 83 12 3C */	addi r4, r3, TRKvalue128_temp@l
/* 801F5074 001F2154  38 61 00 08 */	addi r3, r1, 0x8
/* 801F5078 001F2158  7D 89 03 A6 */	mtctr r12
/* 801F507C 001F215C  4E 80 04 21 */	bctrl
/* 801F5080 001F2160  38 60 00 00 */	li r3, 0x0
/* 801F5084 001F2164  48 00 01 20 */	b .L_801F51A4
.L_801F5088:
/* 801F5088 001F2168  40 82 00 24 */	bne .L_801F50AC
/* 801F508C 001F216C  80 01 00 08 */	lwz r0, 0x8(r1)
/* 801F5090 001F2170  38 80 FF FF */	li r4, -0x1
/* 801F5094 001F2174  80 A1 00 0C */	lwz r5, 0xc(r1)
/* 801F5098 001F2178  7C 00 18 38 */	and r0, r0, r3
/* 801F509C 001F217C  7C A4 20 38 */	and r4, r5, r4
/* 801F50A0 001F2180  90 01 00 08 */	stw r0, 0x8(r1)
/* 801F50A4 001F2184  90 81 00 0C */	stw r4, 0xc(r1)
/* 801F50A8 001F2188  48 00 00 FC */	b .L_801F51A4
.L_801F50AC:
/* 801F50AC 001F218C  28 16 00 21 */	cmplwi r22, 0x21
/* 801F50B0 001F2190  40 82 00 F4 */	bne .L_801F51A4
/* 801F50B4 001F2194  2C 1F 00 00 */	cmpwi r31, 0x0
/* 801F50B8 001F2198  40 82 00 0C */	bne .L_801F50C4
/* 801F50BC 001F219C  80 01 00 0C */	lwz r0, 0xc(r1)
/* 801F50C0 001F21A0  90 01 00 08 */	stw r0, 0x8(r1)
.L_801F50C4:
/* 801F50C4 001F21A4  3C 60 80 28 */	lis r3, "@300"@ha
/* 801F50C8 001F21A8  2C 1F 00 00 */	cmpwi r31, 0x0
/* 801F50CC 001F21AC  39 83 A3 28 */	addi r12, r3, "@300"@l
/* 801F50D0 001F21B0  81 6C 00 00 */	lwz r11, 0x0(r12)
/* 801F50D4 001F21B4  81 4C 00 04 */	lwz r10, 0x4(r12)
/* 801F50D8 001F21B8  81 2C 00 08 */	lwz r9, 0x8(r12)
/* 801F50DC 001F21BC  81 0C 00 0C */	lwz r8, 0xc(r12)
/* 801F50E0 001F21C0  80 EC 00 10 */	lwz r7, 0x10(r12)
/* 801F50E4 001F21C4  80 CC 00 14 */	lwz r6, 0x14(r12)
/* 801F50E8 001F21C8  80 AC 00 18 */	lwz r5, 0x18(r12)
/* 801F50EC 001F21CC  80 8C 00 1C */	lwz r4, 0x1c(r12)
/* 801F50F0 001F21D0  80 6C 00 20 */	lwz r3, 0x20(r12)
/* 801F50F4 001F21D4  80 0C 00 24 */	lwz r0, 0x24(r12)
/* 801F50F8 001F21D8  91 61 00 20 */	stw r11, 0x20(r1)
/* 801F50FC 001F21DC  91 41 00 24 */	stw r10, 0x24(r1)
/* 801F5100 001F21E0  91 21 00 28 */	stw r9, 0x28(r1)
/* 801F5104 001F21E4  91 01 00 2C */	stw r8, 0x2c(r1)
/* 801F5108 001F21E8  90 E1 00 30 */	stw r7, 0x30(r1)
/* 801F510C 001F21EC  90 C1 00 34 */	stw r6, 0x34(r1)
/* 801F5110 001F21F0  90 A1 00 38 */	stw r5, 0x38(r1)
/* 801F5114 001F21F4  90 81 00 3C */	stw r4, 0x3c(r1)
/* 801F5118 001F21F8  90 61 00 40 */	stw r3, 0x40(r1)
/* 801F511C 001F21FC  90 01 00 44 */	stw r0, 0x44(r1)
/* 801F5120 001F2200  41 82 00 1C */	beq .L_801F513C
/* 801F5124 001F2204  3C 60 7C 9F */	lis r3, 0x7c9f
/* 801F5128 001F2208  3C 00 90 83 */	lis r0, 0x9083
/* 801F512C 001F220C  38 63 FA A6 */	addi r3, r3, -0x55a
/* 801F5130 001F2210  90 01 00 24 */	stw r0, 0x24(r1)
/* 801F5134 001F2214  90 61 00 20 */	stw r3, 0x20(r1)
/* 801F5138 001F2218  48 00 00 18 */	b .L_801F5150
.L_801F513C:
/* 801F513C 001F221C  3C 60 7C 9F */	lis r3, 0x7c9f
/* 801F5140 001F2220  3C 80 80 83 */	lis r4, 0x8083
/* 801F5144 001F2224  38 03 FB A6 */	addi r0, r3, -0x45a
/* 801F5148 001F2228  90 81 00 20 */	stw r4, 0x20(r1)
/* 801F514C 001F222C  90 01 00 24 */	stw r0, 0x24(r1)
.L_801F5150:
/* 801F5150 001F2230  3C 80 4E 80 */	lis r4, 0x4e80
/* 801F5154 001F2234  7E E3 BB 78 */	mr r3, r23
/* 801F5158 001F2238  38 04 00 20 */	addi r0, r4, 0x20
/* 801F515C 001F223C  38 80 00 28 */	li r4, 0x28
/* 801F5160 001F2240  90 01 00 44 */	stw r0, 0x44(r1)
/* 801F5164 001F2244  4B FF E9 8D */	bl TRK_flush_cache
/* 801F5168 001F2248  3C 60 80 38 */	lis r3, TRKvalue128_temp@ha
/* 801F516C 001F224C  39 81 00 20 */	addi r12, r1, 0x20
/* 801F5170 001F2250  38 83 12 3C */	addi r4, r3, TRKvalue128_temp@l
/* 801F5174 001F2254  38 61 00 08 */	addi r3, r1, 0x8
/* 801F5178 001F2258  7D 89 03 A6 */	mtctr r12
/* 801F517C 001F225C  4E 80 04 21 */	bctrl
/* 801F5180 001F2260  2C 1F 00 00 */	cmpwi r31, 0x0
/* 801F5184 001F2264  38 60 00 00 */	li r3, 0x0
/* 801F5188 001F2268  41 82 00 1C */	beq .L_801F51A4
/* 801F518C 001F226C  80 A1 00 08 */	lwz r5, 0x8(r1)
/* 801F5190 001F2270  38 80 FF FF */	li r4, -0x1
/* 801F5194 001F2274  7C 60 18 38 */	and r0, r3, r3
/* 801F5198 001F2278  7C A4 20 38 */	and r4, r5, r4
/* 801F519C 001F227C  90 01 00 08 */	stw r0, 0x8(r1)
/* 801F51A0 001F2280  90 81 00 0C */	stw r4, 0xc(r1)
.L_801F51A4:
/* 801F51A4 001F2284  80 9E 00 00 */	lwz r4, 0x0(r30)
/* 801F51A8 001F2288  3F 5A 00 20 */	addis r26, r26, 0x20
/* 801F51AC 001F228C  3A D6 00 01 */	addi r22, r22, 0x1
/* 801F51B0 001F2290  38 04 00 08 */	addi r0, r4, 0x8
/* 801F51B4 001F2294  90 1E 00 00 */	stw r0, 0x0(r30)
.L_801F51B8:
/* 801F51B8 001F2298  7C 16 E0 40 */	cmplw r22, r28
/* 801F51BC 001F229C  41 81 00 0C */	bgt .L_801F51C8
/* 801F51C0 001F22A0  2C 03 00 00 */	cmpwi r3, 0x0
/* 801F51C4 001F22A4  41 82 FC 24 */	beq .L_801F4DE8
.L_801F51C8:
/* 801F51C8 001F22A8  88 1B 00 0D */	lbz r0, 0xd(r27)
/* 801F51CC 001F22AC  28 00 00 00 */	cmplwi r0, 0x0
/* 801F51D0 001F22B0  41 82 00 10 */	beq .L_801F51E0
/* 801F51D4 001F22B4  38 00 00 00 */	li r0, 0x0
/* 801F51D8 001F22B8  38 60 07 02 */	li r3, 0x702
/* 801F51DC 001F22BC  90 1E 00 00 */	stw r0, 0x0(r30)
.L_801F51E0:
/* 801F51E0 001F22C0  3C 80 80 2B */	lis r4, gTRKExceptionStatus@ha
/* 801F51E4 001F22C4  80 C1 00 10 */	lwz r6, 0x10(r1)
/* 801F51E8 001F22C8  38 E4 76 34 */	addi r7, r4, gTRKExceptionStatus@l
/* 801F51EC 001F22CC  80 A1 00 14 */	lwz r5, 0x14(r1)
/* 801F51F0 001F22D0  80 81 00 18 */	lwz r4, 0x18(r1)
/* 801F51F4 001F22D4  80 01 00 1C */	lwz r0, 0x1c(r1)
/* 801F51F8 001F22D8  90 C7 00 00 */	stw r6, 0x0(r7)
/* 801F51FC 001F22DC  90 A7 00 04 */	stw r5, 0x4(r7)
/* 801F5200 001F22E0  90 87 00 08 */	stw r4, 0x8(r7)
/* 801F5204 001F22E4  90 07 00 0C */	stw r0, 0xc(r7)
.L_801F5208:
/* 801F5208 001F22E8  BA 81 00 C0 */	lmw r20, 0xc0(r1)
/* 801F520C 001F22EC  80 01 00 F4 */	lwz r0, 0xf4(r1)
/* 801F5210 001F22F0  7C 08 03 A6 */	mtlr r0
/* 801F5214 001F22F4  38 21 00 F0 */	addi r1, r1, 0xf0
/* 801F5218 001F22F8  4E 80 00 20 */	blr
.endfn TRKTargetAccessFP

.fn TRKTargetAccessDefault, global
/* 801F521C 001F22FC  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801F5220 001F2300  7C 08 02 A6 */	mflr r0
/* 801F5224 001F2304  28 04 00 24 */	cmplwi r4, 0x24
/* 801F5228 001F2308  90 01 00 24 */	stw r0, 0x24(r1)
/* 801F522C 001F230C  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 801F5230 001F2310  7C DF 33 78 */	mr r31, r6
/* 801F5234 001F2314  93 C1 00 18 */	stw r30, 0x18(r1)
/* 801F5238 001F2318  40 81 00 0C */	ble .L_801F5244
/* 801F523C 001F231C  38 60 07 01 */	li r3, 0x701
/* 801F5240 001F2320  48 00 00 B8 */	b .L_801F52F8
.L_801F5244:
/* 801F5244 001F2324  3C C0 80 2B */	lis r6, gTRKExceptionStatus@ha
/* 801F5248 001F2328  7C 83 20 50 */	subf r4, r3, r4
/* 801F524C 001F232C  3B C6 76 34 */	addi r30, r6, gTRKExceptionStatus@l
/* 801F5250 001F2330  3C C0 80 38 */	lis r6, gTRKCPUState@ha
/* 801F5254 001F2334  81 3E 00 0C */	lwz r9, 0xc(r30)
/* 801F5258 001F2338  39 00 00 00 */	li r8, 0x0
/* 801F525C 001F233C  39 84 00 01 */	addi r12, r4, 0x1
/* 801F5260 001F2340  81 7E 00 00 */	lwz r11, 0x0(r30)
/* 801F5264 001F2344  81 5E 00 04 */	lwz r10, 0x4(r30)
/* 801F5268 001F2348  2C 07 00 00 */	cmpwi r7, 0x0
/* 801F526C 001F234C  80 FE 00 08 */	lwz r7, 0x8(r30)
/* 801F5270 001F2350  55 80 10 3A */	slwi r0, r12, 2
/* 801F5274 001F2354  99 1E 00 0D */	stb r8, 0xd(r30)
/* 801F5278 001F2358  54 64 10 3A */	slwi r4, r3, 2
/* 801F527C 001F235C  38 66 0D 78 */	addi r3, r6, gTRKCPUState@l
/* 801F5280 001F2360  91 61 00 08 */	stw r11, 0x8(r1)
/* 801F5284 001F2364  7C 83 22 14 */	add r4, r3, r4
/* 801F5288 001F2368  91 41 00 0C */	stw r10, 0xc(r1)
/* 801F528C 001F236C  90 E1 00 10 */	stw r7, 0x10(r1)
/* 801F5290 001F2370  91 21 00 14 */	stw r9, 0x14(r1)
/* 801F5294 001F2374  90 1F 00 00 */	stw r0, 0x0(r31)
/* 801F5298 001F2378  41 82 00 14 */	beq .L_801F52AC
/* 801F529C 001F237C  7C A3 2B 78 */	mr r3, r5
/* 801F52A0 001F2380  7D 85 63 78 */	mr r5, r12
/* 801F52A4 001F2384  4B FF A9 DD */	bl TRKAppendBuffer_ui32
/* 801F52A8 001F2388  48 00 00 10 */	b .L_801F52B8
.L_801F52AC:
/* 801F52AC 001F238C  7C A3 2B 78 */	mr r3, r5
/* 801F52B0 001F2390  7D 85 63 78 */	mr r5, r12
/* 801F52B4 001F2394  4B FF A5 5D */	bl TRKReadBuffer_ui32
.L_801F52B8:
/* 801F52B8 001F2398  88 1E 00 0D */	lbz r0, 0xd(r30)
/* 801F52BC 001F239C  28 00 00 00 */	cmplwi r0, 0x0
/* 801F52C0 001F23A0  41 82 00 10 */	beq .L_801F52D0
/* 801F52C4 001F23A4  38 00 00 00 */	li r0, 0x0
/* 801F52C8 001F23A8  38 60 07 02 */	li r3, 0x702
/* 801F52CC 001F23AC  90 1F 00 00 */	stw r0, 0x0(r31)
.L_801F52D0:
/* 801F52D0 001F23B0  3C 80 80 2B */	lis r4, gTRKExceptionStatus@ha
/* 801F52D4 001F23B4  80 C1 00 08 */	lwz r6, 0x8(r1)
/* 801F52D8 001F23B8  38 E4 76 34 */	addi r7, r4, gTRKExceptionStatus@l
/* 801F52DC 001F23BC  80 A1 00 0C */	lwz r5, 0xc(r1)
/* 801F52E0 001F23C0  80 81 00 10 */	lwz r4, 0x10(r1)
/* 801F52E4 001F23C4  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801F52E8 001F23C8  90 C7 00 00 */	stw r6, 0x0(r7)
/* 801F52EC 001F23CC  90 A7 00 04 */	stw r5, 0x4(r7)
/* 801F52F0 001F23D0  90 87 00 08 */	stw r4, 0x8(r7)
/* 801F52F4 001F23D4  90 07 00 0C */	stw r0, 0xc(r7)
.L_801F52F8:
/* 801F52F8 001F23D8  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801F52FC 001F23DC  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 801F5300 001F23E0  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 801F5304 001F23E4  7C 08 03 A6 */	mtlr r0
/* 801F5308 001F23E8  38 21 00 20 */	addi r1, r1, 0x20
/* 801F530C 001F23EC  4E 80 00 20 */	blr
.endfn TRKTargetAccessDefault

.fn TRKTargetReadInstruction, global
/* 801F5310 001F23F0  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801F5314 001F23F4  7C 08 02 A6 */	mflr r0
/* 801F5318 001F23F8  38 C0 00 00 */	li r6, 0x0
/* 801F531C 001F23FC  38 E0 00 01 */	li r7, 0x1
/* 801F5320 001F2400  90 01 00 14 */	stw r0, 0x14(r1)
/* 801F5324 001F2404  38 00 00 04 */	li r0, 0x4
/* 801F5328 001F2408  38 A1 00 08 */	addi r5, r1, 0x8
/* 801F532C 001F240C  90 01 00 08 */	stw r0, 0x8(r1)
/* 801F5330 001F2410  48 00 00 2D */	bl TRKTargetAccessMemory
/* 801F5334 001F2414  2C 03 00 00 */	cmpwi r3, 0x0
/* 801F5338 001F2418  40 82 00 14 */	bne .L_801F534C
/* 801F533C 001F241C  80 01 00 08 */	lwz r0, 0x8(r1)
/* 801F5340 001F2420  28 00 00 04 */	cmplwi r0, 0x4
/* 801F5344 001F2424  41 82 00 08 */	beq .L_801F534C
/* 801F5348 001F2428  38 60 07 00 */	li r3, 0x700
.L_801F534C:
/* 801F534C 001F242C  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801F5350 001F2430  7C 08 03 A6 */	mtlr r0
/* 801F5354 001F2434  38 21 00 10 */	addi r1, r1, 0x10
/* 801F5358 001F2438  4E 80 00 20 */	blr
.endfn TRKTargetReadInstruction

.fn TRKTargetAccessMemory, global
/* 801F535C 001F243C  94 21 FF C0 */	stwu r1, -0x40(r1)
/* 801F5360 001F2440  7C 08 02 A6 */	mflr r0
/* 801F5364 001F2444  3C C0 80 2B */	lis r6, gTRKExceptionStatus@ha
/* 801F5368 001F2448  90 01 00 44 */	stw r0, 0x44(r1)
/* 801F536C 001F244C  38 00 00 00 */	li r0, 0x0
/* 801F5370 001F2450  BF 21 00 24 */	stmw r25, 0x24(r1)
/* 801F5374 001F2454  3B E6 76 34 */	addi r31, r6, gTRKExceptionStatus@l
/* 801F5378 001F2458  7C 9B 23 78 */	mr r27, r4
/* 801F537C 001F245C  7C BC 2B 78 */	mr r28, r5
/* 801F5380 001F2460  7C 7A 1B 78 */	mr r26, r3
/* 801F5384 001F2464  7C FD 3B 78 */	mr r29, r7
/* 801F5388 001F2468  7F 63 DB 78 */	mr r3, r27
/* 801F538C 001F246C  80 9F 00 0C */	lwz r4, 0xc(r31)
/* 801F5390 001F2470  81 1F 00 00 */	lwz r8, 0x0(r31)
/* 801F5394 001F2474  80 DF 00 04 */	lwz r6, 0x4(r31)
/* 801F5398 001F2478  80 BF 00 08 */	lwz r5, 0x8(r31)
/* 801F539C 001F247C  91 01 00 08 */	stw r8, 0x8(r1)
/* 801F53A0 001F2480  90 C1 00 0C */	stw r6, 0xc(r1)
/* 801F53A4 001F2484  90 A1 00 10 */	stw r5, 0x10(r1)
/* 801F53A8 001F2488  90 81 00 14 */	stw r4, 0x14(r1)
/* 801F53AC 001F248C  98 1F 00 0D */	stb r0, 0xd(r31)
/* 801F53B0 001F2490  48 00 04 B1 */	bl TRKTargetTranslate
/* 801F53B4 001F2494  7F A0 00 34 */	cntlzw r0, r29
/* 801F53B8 001F2498  80 9C 00 00 */	lwz r4, 0x0(r28)
/* 801F53BC 001F249C  7C 79 1B 78 */	mr r25, r3
/* 801F53C0 001F24A0  54 05 D9 7E */	srwi r5, r0, 5
/* 801F53C4 001F24A4  48 00 00 E5 */	bl TRKValidMemory32
/* 801F53C8 001F24A8  7C 7E 1B 79 */	mr. r30, r3
/* 801F53CC 001F24AC  41 82 00 10 */	beq .L_801F53DC
/* 801F53D0 001F24B0  38 00 00 00 */	li r0, 0x0
/* 801F53D4 001F24B4  90 1C 00 00 */	stw r0, 0x0(r28)
/* 801F53D8 001F24B8  48 00 00 78 */	b .L_801F5450
.L_801F53DC:
/* 801F53DC 001F24BC  4B FF E8 05 */	bl __TRK_get_MSR
/* 801F53E0 001F24C0  3C 80 80 38 */	lis r4, gTRKCPUState@ha
/* 801F53E4 001F24C4  2C 1D 00 00 */	cmpwi r29, 0x0
/* 801F53E8 001F24C8  38 84 0D 78 */	addi r4, r4, gTRKCPUState@l
/* 801F53EC 001F24CC  7C 68 1B 78 */	mr r8, r3
/* 801F53F0 001F24D0  80 04 01 F8 */	lwz r0, 0x1f8(r4)
/* 801F53F4 001F24D4  54 00 06 F6 */	rlwinm r0, r0, 0, 27, 27
/* 801F53F8 001F24D8  7D 07 03 78 */	or r7, r8, r0
/* 801F53FC 001F24DC  41 82 00 1C */	beq .L_801F5418
/* 801F5400 001F24E0  80 BC 00 00 */	lwz r5, 0x0(r28)
/* 801F5404 001F24E4  7F 43 D3 78 */	mr r3, r26
/* 801F5408 001F24E8  7F 24 CB 78 */	mr r4, r25
/* 801F540C 001F24EC  7D 06 43 78 */	mr r6, r8
/* 801F5410 001F24F0  4B FF E7 E1 */	bl TRK_ppc_memcpy
/* 801F5414 001F24F4  48 00 00 3C */	b .L_801F5450
.L_801F5418:
/* 801F5418 001F24F8  80 BC 00 00 */	lwz r5, 0x0(r28)
/* 801F541C 001F24FC  7F 23 CB 78 */	mr r3, r25
/* 801F5420 001F2500  7F 44 D3 78 */	mr r4, r26
/* 801F5424 001F2504  7C E6 3B 78 */	mr r6, r7
/* 801F5428 001F2508  7D 07 43 78 */	mr r7, r8
/* 801F542C 001F250C  4B FF E7 C5 */	bl TRK_ppc_memcpy
/* 801F5430 001F2510  80 9C 00 00 */	lwz r4, 0x0(r28)
/* 801F5434 001F2514  7F 23 CB 78 */	mr r3, r25
/* 801F5438 001F2518  4B FF E6 B9 */	bl TRK_flush_cache
/* 801F543C 001F251C  7C 1B C8 40 */	cmplw r27, r25
/* 801F5440 001F2520  41 82 00 10 */	beq .L_801F5450
/* 801F5444 001F2524  80 9C 00 00 */	lwz r4, 0x0(r28)
/* 801F5448 001F2528  7F 63 DB 78 */	mr r3, r27
/* 801F544C 001F252C  4B FF E6 A5 */	bl TRK_flush_cache
.L_801F5450:
/* 801F5450 001F2530  88 1F 00 0D */	lbz r0, 0xd(r31)
/* 801F5454 001F2534  28 00 00 00 */	cmplwi r0, 0x0
/* 801F5458 001F2538  41 82 00 10 */	beq .L_801F5468
/* 801F545C 001F253C  38 00 00 00 */	li r0, 0x0
/* 801F5460 001F2540  3B C0 07 02 */	li r30, 0x702
/* 801F5464 001F2544  90 1C 00 00 */	stw r0, 0x0(r28)
.L_801F5468:
/* 801F5468 001F2548  3C 60 80 2B */	lis r3, gTRKExceptionStatus@ha
/* 801F546C 001F254C  80 C1 00 08 */	lwz r6, 0x8(r1)
/* 801F5470 001F2550  38 E3 76 34 */	addi r7, r3, gTRKExceptionStatus@l
/* 801F5474 001F2554  80 A1 00 0C */	lwz r5, 0xc(r1)
/* 801F5478 001F2558  80 81 00 10 */	lwz r4, 0x10(r1)
/* 801F547C 001F255C  7F C3 F3 78 */	mr r3, r30
/* 801F5480 001F2560  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801F5484 001F2564  90 C7 00 00 */	stw r6, 0x0(r7)
/* 801F5488 001F2568  90 A7 00 04 */	stw r5, 0x4(r7)
/* 801F548C 001F256C  90 87 00 08 */	stw r4, 0x8(r7)
/* 801F5490 001F2570  90 07 00 0C */	stw r0, 0xc(r7)
/* 801F5494 001F2574  BB 21 00 24 */	lmw r25, 0x24(r1)
/* 801F5498 001F2578  80 01 00 44 */	lwz r0, 0x44(r1)
/* 801F549C 001F257C  7C 08 03 A6 */	mtlr r0
/* 801F54A0 001F2580  38 21 00 40 */	addi r1, r1, 0x40
/* 801F54A4 001F2584  4E 80 00 20 */	blr
.endfn TRKTargetAccessMemory

.fn TRKValidMemory32, global
/* 801F54A8 001F2588  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801F54AC 001F258C  7C 08 02 A6 */	mflr r0
/* 801F54B0 001F2590  90 01 00 24 */	stw r0, 0x24(r1)
/* 801F54B4 001F2594  BF 41 00 08 */	stmw r26, 0x8(r1)
/* 801F54B8 001F2598  7F 64 1A 14 */	add r27, r4, r3
/* 801F54BC 001F259C  3B 7B FF FF */	addi r27, r27, -0x1
/* 801F54C0 001F25A0  7C BA 2B 78 */	mr r26, r5
/* 801F54C4 001F25A4  7C 1B 18 40 */	cmplw r27, r3
/* 801F54C8 001F25A8  38 A0 07 00 */	li r5, 0x700
/* 801F54CC 001F25AC  40 80 00 0C */	bge .L_801F54D8
/* 801F54D0 001F25B0  38 60 07 00 */	li r3, 0x700
/* 801F54D4 001F25B4  48 00 02 70 */	b .L_801F5744
.L_801F54D8:
/* 801F54D8 001F25B8  3C 80 80 28 */	lis r4, gTRKMemMap@ha
/* 801F54DC 001F25BC  38 C0 00 00 */	li r6, 0x0
/* 801F54E0 001F25C0  3B E4 A3 18 */	addi r31, r4, gTRKMemMap@l
/* 801F54E4 001F25C4  80 1F 00 04 */	lwz r0, 0x4(r31)
/* 801F54E8 001F25C8  7C 03 00 40 */	cmplw r3, r0
/* 801F54EC 001F25CC  41 81 02 54 */	bgt .L_801F5740
/* 801F54F0 001F25D0  80 1F 00 00 */	lwz r0, 0x0(r31)
/* 801F54F4 001F25D4  7C 1B 00 40 */	cmplw r27, r0
/* 801F54F8 001F25D8  41 80 02 48 */	blt .L_801F5740
/* 801F54FC 001F25DC  57 40 06 3F */	clrlwi. r0, r26, 24
/* 801F5500 001F25E0  40 82 00 18 */	bne .L_801F5518
/* 801F5504 001F25E4  54 C0 20 36 */	slwi r0, r6, 4
/* 801F5508 001F25E8  7C 9F 02 14 */	add r4, r31, r0
/* 801F550C 001F25EC  80 04 00 08 */	lwz r0, 0x8(r4)
/* 801F5510 001F25F0  2C 00 00 00 */	cmpwi r0, 0x0
/* 801F5514 001F25F4  41 82 00 2C */	beq .L_801F5540
.L_801F5518:
/* 801F5518 001F25F8  57 40 06 3E */	clrlwi r0, r26, 24
/* 801F551C 001F25FC  28 00 00 01 */	cmplwi r0, 0x1
/* 801F5520 001F2600  40 82 00 28 */	bne .L_801F5548
/* 801F5524 001F2604  3C 80 80 28 */	lis r4, gTRKMemMap@ha
/* 801F5528 001F2608  54 C0 20 36 */	slwi r0, r6, 4
/* 801F552C 001F260C  38 84 A3 18 */	addi r4, r4, gTRKMemMap@l
/* 801F5530 001F2610  7C 84 02 14 */	add r4, r4, r0
/* 801F5534 001F2614  80 04 00 0C */	lwz r0, 0xc(r4)
/* 801F5538 001F2618  2C 00 00 00 */	cmpwi r0, 0x0
/* 801F553C 001F261C  40 82 00 0C */	bne .L_801F5548
.L_801F5540:
/* 801F5540 001F2620  38 A0 07 00 */	li r5, 0x700
/* 801F5544 001F2624  48 00 01 FC */	b .L_801F5740
.L_801F5548:
/* 801F5548 001F2628  3C 80 80 28 */	lis r4, gTRKMemMap@ha
/* 801F554C 001F262C  54 DD 20 36 */	slwi r29, r6, 4
/* 801F5550 001F2630  38 84 A3 18 */	addi r4, r4, gTRKMemMap@l
/* 801F5554 001F2634  38 A0 00 00 */	li r5, 0x0
/* 801F5558 001F2638  7C 04 E8 2E */	lwzx r0, r4, r29
/* 801F555C 001F263C  7C 03 00 40 */	cmplw r3, r0
/* 801F5560 001F2640  40 80 00 E8 */	bge .L_801F5648
/* 801F5564 001F2644  7C 03 00 50 */	subf r0, r3, r0
/* 801F5568 001F2648  38 C0 07 00 */	li r6, 0x700
/* 801F556C 001F264C  7F C0 1A 14 */	add r30, r0, r3
/* 801F5570 001F2650  3B DE FF FF */	addi r30, r30, -0x1
/* 801F5574 001F2654  7C 1E 18 40 */	cmplw r30, r3
/* 801F5578 001F2658  40 80 00 08 */	bge .L_801F5580
/* 801F557C 001F265C  48 00 00 C8 */	b .L_801F5644
.L_801F5580:
/* 801F5580 001F2660  80 1F 00 04 */	lwz r0, 0x4(r31)
/* 801F5584 001F2664  38 A0 00 00 */	li r5, 0x0
/* 801F5588 001F2668  7C 03 00 40 */	cmplw r3, r0
/* 801F558C 001F266C  41 81 00 B8 */	bgt .L_801F5644
/* 801F5590 001F2670  80 1F 00 00 */	lwz r0, 0x0(r31)
/* 801F5594 001F2674  7C 1E 00 40 */	cmplw r30, r0
/* 801F5598 001F2678  41 80 00 AC */	blt .L_801F5644
/* 801F559C 001F267C  57 40 06 3F */	clrlwi. r0, r26, 24
/* 801F55A0 001F2680  40 82 00 18 */	bne .L_801F55B8
/* 801F55A4 001F2684  54 A0 20 36 */	slwi r0, r5, 4
/* 801F55A8 001F2688  7C 84 02 14 */	add r4, r4, r0
/* 801F55AC 001F268C  80 04 00 08 */	lwz r0, 0x8(r4)
/* 801F55B0 001F2690  2C 00 00 00 */	cmpwi r0, 0x0
/* 801F55B4 001F2694  41 82 00 2C */	beq .L_801F55E0
.L_801F55B8:
/* 801F55B8 001F2698  57 40 06 3E */	clrlwi r0, r26, 24
/* 801F55BC 001F269C  28 00 00 01 */	cmplwi r0, 0x1
/* 801F55C0 001F26A0  40 82 00 28 */	bne .L_801F55E8
/* 801F55C4 001F26A4  3C 80 80 28 */	lis r4, gTRKMemMap@ha
/* 801F55C8 001F26A8  54 A0 20 36 */	slwi r0, r5, 4
/* 801F55CC 001F26AC  38 84 A3 18 */	addi r4, r4, gTRKMemMap@l
/* 801F55D0 001F26B0  7C 84 02 14 */	add r4, r4, r0
/* 801F55D4 001F26B4  80 04 00 0C */	lwz r0, 0xc(r4)
/* 801F55D8 001F26B8  2C 00 00 00 */	cmpwi r0, 0x0
/* 801F55DC 001F26BC  40 82 00 0C */	bne .L_801F55E8
.L_801F55E0:
/* 801F55E0 001F26C0  38 C0 07 00 */	li r6, 0x700
/* 801F55E4 001F26C4  48 00 00 60 */	b .L_801F5644
.L_801F55E8:
/* 801F55E8 001F26C8  3C 80 80 28 */	lis r4, gTRKMemMap@ha
/* 801F55EC 001F26CC  54 BC 20 36 */	slwi r28, r5, 4
/* 801F55F0 001F26D0  38 84 A3 18 */	addi r4, r4, gTRKMemMap@l
/* 801F55F4 001F26D4  38 C0 00 00 */	li r6, 0x0
/* 801F55F8 001F26D8  7C 04 E0 2E */	lwzx r0, r4, r28
/* 801F55FC 001F26DC  7C 03 00 40 */	cmplw r3, r0
/* 801F5600 001F26E0  40 80 00 14 */	bge .L_801F5614
/* 801F5604 001F26E4  7F 45 D3 78 */	mr r5, r26
/* 801F5608 001F26E8  7C 83 00 50 */	subf r4, r3, r0
/* 801F560C 001F26EC  4B FF FE 9D */	bl TRKValidMemory32
/* 801F5610 001F26F0  7C 66 1B 78 */	mr r6, r3
.L_801F5614:
/* 801F5614 001F26F4  2C 06 00 00 */	cmpwi r6, 0x0
/* 801F5618 001F26F8  40 82 00 2C */	bne .L_801F5644
/* 801F561C 001F26FC  3C 60 80 28 */	lis r3, gTRKMemMap@ha
/* 801F5620 001F2700  38 03 A3 18 */	addi r0, r3, gTRKMemMap@l
/* 801F5624 001F2704  7C 60 E2 14 */	add r3, r0, r28
/* 801F5628 001F2708  80 63 00 04 */	lwz r3, 0x4(r3)
/* 801F562C 001F270C  7C 1E 18 40 */	cmplw r30, r3
/* 801F5630 001F2710  40 81 00 14 */	ble .L_801F5644
/* 801F5634 001F2714  7F 45 D3 78 */	mr r5, r26
/* 801F5638 001F2718  7C 83 F0 50 */	subf r4, r3, r30
/* 801F563C 001F271C  4B FF FE 6D */	bl TRKValidMemory32
/* 801F5640 001F2720  7C 66 1B 78 */	mr r6, r3
.L_801F5644:
/* 801F5644 001F2724  7C C5 33 78 */	mr r5, r6
.L_801F5648:
/* 801F5648 001F2728  2C 05 00 00 */	cmpwi r5, 0x0
/* 801F564C 001F272C  40 82 00 F4 */	bne .L_801F5740
/* 801F5650 001F2730  3C 60 80 28 */	lis r3, gTRKMemMap@ha
/* 801F5654 001F2734  38 83 A3 18 */	addi r4, r3, gTRKMemMap@l
/* 801F5658 001F2738  3B 84 00 04 */	addi r28, r4, 0x4
/* 801F565C 001F273C  7C 7C E8 2E */	lwzx r3, r28, r29
/* 801F5660 001F2740  7C 1B 18 40 */	cmplw r27, r3
/* 801F5664 001F2744  40 81 00 DC */	ble .L_801F5740
/* 801F5668 001F2748  7C 03 D8 50 */	subf r0, r3, r27
/* 801F566C 001F274C  38 C0 07 00 */	li r6, 0x700
/* 801F5670 001F2750  7F C0 1A 14 */	add r30, r0, r3
/* 801F5674 001F2754  3B DE FF FF */	addi r30, r30, -0x1
/* 801F5678 001F2758  7C 1E 18 40 */	cmplw r30, r3
/* 801F567C 001F275C  40 80 00 08 */	bge .L_801F5684
/* 801F5680 001F2760  48 00 00 BC */	b .L_801F573C
.L_801F5684:
/* 801F5684 001F2764  80 1F 00 04 */	lwz r0, 0x4(r31)
/* 801F5688 001F2768  38 A0 00 00 */	li r5, 0x0
/* 801F568C 001F276C  7C 03 00 40 */	cmplw r3, r0
/* 801F5690 001F2770  41 81 00 AC */	bgt .L_801F573C
/* 801F5694 001F2774  80 1F 00 00 */	lwz r0, 0x0(r31)
/* 801F5698 001F2778  7C 1E 00 40 */	cmplw r30, r0
/* 801F569C 001F277C  41 80 00 A0 */	blt .L_801F573C
/* 801F56A0 001F2780  57 40 06 3F */	clrlwi. r0, r26, 24
/* 801F56A4 001F2784  40 82 00 18 */	bne .L_801F56BC
/* 801F56A8 001F2788  54 A0 20 36 */	slwi r0, r5, 4
/* 801F56AC 001F278C  7C 84 02 14 */	add r4, r4, r0
/* 801F56B0 001F2790  80 04 00 08 */	lwz r0, 0x8(r4)
/* 801F56B4 001F2794  2C 00 00 00 */	cmpwi r0, 0x0
/* 801F56B8 001F2798  41 82 00 2C */	beq .L_801F56E4
.L_801F56BC:
/* 801F56BC 001F279C  57 40 06 3E */	clrlwi r0, r26, 24
/* 801F56C0 001F27A0  28 00 00 01 */	cmplwi r0, 0x1
/* 801F56C4 001F27A4  40 82 00 28 */	bne .L_801F56EC
/* 801F56C8 001F27A8  3C 80 80 28 */	lis r4, gTRKMemMap@ha
/* 801F56CC 001F27AC  54 A0 20 36 */	slwi r0, r5, 4
/* 801F56D0 001F27B0  38 84 A3 18 */	addi r4, r4, gTRKMemMap@l
/* 801F56D4 001F27B4  7C 84 02 14 */	add r4, r4, r0
/* 801F56D8 001F27B8  80 04 00 0C */	lwz r0, 0xc(r4)
/* 801F56DC 001F27BC  2C 00 00 00 */	cmpwi r0, 0x0
/* 801F56E0 001F27C0  40 82 00 0C */	bne .L_801F56EC
.L_801F56E4:
/* 801F56E4 001F27C4  38 C0 07 00 */	li r6, 0x700
/* 801F56E8 001F27C8  48 00 00 54 */	b .L_801F573C
.L_801F56EC:
/* 801F56EC 001F27CC  3C 80 80 28 */	lis r4, gTRKMemMap@ha
/* 801F56F0 001F27D0  54 BB 20 36 */	slwi r27, r5, 4
/* 801F56F4 001F27D4  38 84 A3 18 */	addi r4, r4, gTRKMemMap@l
/* 801F56F8 001F27D8  38 C0 00 00 */	li r6, 0x0
/* 801F56FC 001F27DC  7C 04 D8 2E */	lwzx r0, r4, r27
/* 801F5700 001F27E0  7C 03 00 40 */	cmplw r3, r0
/* 801F5704 001F27E4  40 80 00 14 */	bge .L_801F5718
/* 801F5708 001F27E8  7F 45 D3 78 */	mr r5, r26
/* 801F570C 001F27EC  7C 83 00 50 */	subf r4, r3, r0
/* 801F5710 001F27F0  4B FF FD 99 */	bl TRKValidMemory32
/* 801F5714 001F27F4  7C 66 1B 78 */	mr r6, r3
.L_801F5718:
/* 801F5718 001F27F8  2C 06 00 00 */	cmpwi r6, 0x0
/* 801F571C 001F27FC  40 82 00 20 */	bne .L_801F573C
/* 801F5720 001F2800  7C 7C D8 2E */	lwzx r3, r28, r27
/* 801F5724 001F2804  7C 1E 18 40 */	cmplw r30, r3
/* 801F5728 001F2808  40 81 00 14 */	ble .L_801F573C
/* 801F572C 001F280C  7F 45 D3 78 */	mr r5, r26
/* 801F5730 001F2810  7C 83 F0 50 */	subf r4, r3, r30
/* 801F5734 001F2814  4B FF FD 75 */	bl TRKValidMemory32
/* 801F5738 001F2818  7C 66 1B 78 */	mr r6, r3
.L_801F573C:
/* 801F573C 001F281C  7C C5 33 78 */	mr r5, r6
.L_801F5740:
/* 801F5740 001F2820  7C A3 2B 78 */	mr r3, r5
.L_801F5744:
/* 801F5744 001F2824  BB 41 00 08 */	lmw r26, 0x8(r1)
/* 801F5748 001F2828  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801F574C 001F282C  7C 08 03 A6 */	mtlr r0
/* 801F5750 001F2830  38 21 00 20 */	addi r1, r1, 0x20
/* 801F5754 001F2834  4E 80 00 20 */	blr
.endfn TRKValidMemory32
/* 801F5758 001F2838  00 00 00 00 */	.4byte 0x00000000 /* invalid */
/* 801F575C 001F283C  00 00 00 00 */	.4byte 0x00000000 /* invalid */

# 0x8027A318 - 0x8027A3A0
.rodata
.balign 8

.obj gTRKMemMap, global
	.4byte 0x00000000
	.4byte 0xFFFFFFFF
	.4byte 0x00000001
	.4byte 0x00000001
.endobj gTRKMemMap

.obj "@300", local
	.4byte 0x60000000
	.4byte 0x60000000
	.4byte 0x60000000
	.4byte 0x60000000
	.4byte 0x60000000
	.4byte 0x60000000
	.4byte 0x60000000
	.4byte 0x60000000
	.4byte 0x60000000
	.4byte 0x60000000
.endobj "@300"

.obj "@307", local
	.4byte 0x60000000
	.4byte 0x60000000
	.4byte 0x60000000
	.4byte 0x60000000
	.4byte 0x60000000
	.4byte 0x60000000
	.4byte 0x60000000
	.4byte 0x60000000
	.4byte 0x60000000
	.4byte 0x60000000
.endobj "@307"

.obj "@314", local
	.4byte 0x60000000
	.4byte 0x60000000
	.4byte 0x60000000
	.4byte 0x60000000
	.4byte 0x60000000
	.4byte 0x60000000
	.4byte 0x60000000
	.4byte 0x60000000
	.4byte 0x60000000
	.4byte 0x60000000
.endobj "@314"

# 0x802B7628 - 0x802B7658
.data
.balign 8

.obj gTRKRestoreFlags, global
	.4byte 0x00000000
	.4byte 0x00000000
	.byte 0x00
.endobj gTRKRestoreFlags
	.byte 0x00, 0x00, 0x00

.obj gTRKExceptionStatus, local
	.4byte 0x00000000
	.4byte 0x00000000
	.4byte 0x00000000
	.4byte 0x01000000
.endobj gTRKExceptionStatus

.obj gTRKStepStatus, local
	.4byte 0x00000000
	.4byte 0x00000000
	.4byte 0x00000000
	.4byte 0x00000000
	.4byte 0x00000000
.endobj gTRKStepStatus

# 0x80380CD0 - 0x80381250
.section .bss, "wa", @nobits
.balign 8

.obj TRK_saved_exceptionID, local
	.skip 0x2
.endobj TRK_saved_exceptionID
	.skip 0x2

.obj gTRKState, global
	.skip 0xA4
.endobj gTRKState

.obj gTRKCPUState, global
	.skip 0x430
.endobj gTRKCPUState

.obj gTRKSaveState, global
	.skip 0x94
.endobj gTRKSaveState

.obj TRKvalue128_temp, global
	.skip 0x10
.endobj TRKvalue128_temp
	.skip 0x4
