-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity GN_inference_dense_latency_ap_fixed_8_4_5_3_0_ap_fixed_8_4_5_3_0_config5_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read4 : IN STD_LOGIC_VECTOR (7 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of GN_inference_dense_latency_ap_fixed_8_4_5_3_0_ap_fixed_8_4_5_3_0_config5_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv11_7F3 : STD_LOGIC_VECTOR (10 downto 0) := "11111110011";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv8_F6 : STD_LOGIC_VECTOR (7 downto 0) := "11110110";
    constant ap_const_lv8_A : STD_LOGIC_VECTOR (7 downto 0) := "00001010";

attribute shreg_extract : string;
    signal p_read16_reg_520 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal p_read_8_reg_527 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln818_4_reg_532 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln818_7_reg_537 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln813_7_fu_411_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln813_7_reg_542 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln813_10_fu_429_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln813_10_reg_547 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln813_13_fu_441_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln813_13_reg_552 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1270_fu_97_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal shl_ln_fu_156_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_fu_164_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln1273_5_fu_180_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln1273_fu_188_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_3_fu_192_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln1273_7_fu_213_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln1273_7_fu_213_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln1273_8_fu_227_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln1273_8_fu_227_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln1273_fu_221_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1273_3_fu_235_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_5_fu_239_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln1270_fu_97_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1273_4_fu_265_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1273_fu_269_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1273_fu_269_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal shl_ln1273_s_fu_281_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln1273_s_fu_281_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1273_5_fu_289_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln1273_9_fu_273_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_6_fu_293_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln1273_1_fu_309_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln1273_2_fu_317_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln1273_2_fu_317_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln1273_1_fu_309_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1273_6_fu_325_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_7_fu_329_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1273_4_fu_265_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_8_fu_345_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1273_7_fu_361_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln1273_3_fu_365_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln1273_3_fu_365_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_9_fu_373_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1273_7_fu_361_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_10_fu_389_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln818_9_fu_335_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln813_6_fu_405_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln818_6_fu_245_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln_fu_170_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln818_8_fu_299_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln818_1_fu_379_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln813_9_fu_423_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln813_8_fu_417_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln818_2_fu_395_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln813_12_fu_435_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln818_s_fu_351_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln1273_6_fu_450_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1273_2_fu_447_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_4_fu_457_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln818_5_fu_463_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln813_4_fu_478_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln813_fu_473_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln813_11_fu_489_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln813_14_fu_493_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln813_5_fu_483_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_ce_reg : STD_LOGIC;
    signal ap_return_0_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_return_1_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_return_2_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_return_3_int_reg : STD_LOGIC_VECTOR (7 downto 0);

    component GN_inference_mul_8s_5s_11_1_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;



begin
    mul_8s_5s_11_1_0_U2 : component GN_inference_mul_8s_5s_11_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 11)
    port map (
        din0 => p_read2,
        din1 => mul_ln1270_fu_97_p1,
        dout => mul_ln1270_fu_97_p2);





    ap_ce_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_ce_reg <= ap_ce;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln813_10_reg_547 <= add_ln813_10_fu_429_p2;
                add_ln813_13_reg_552 <= add_ln813_13_fu_441_p2;
                add_ln813_7_reg_542 <= add_ln813_7_fu_411_p2;
                p_read16_reg_520 <= p_read1;
                p_read_8_reg_527 <= p_read;
                trunc_ln818_4_reg_532 <= r_V_3_fu_192_p2(10 downto 3);
                trunc_ln818_7_reg_537 <= mul_ln1270_fu_97_p2(10 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce_reg)) then
                ap_return_0_int_reg <= add_ln813_10_reg_547;
                ap_return_1_int_reg <= add_ln813_7_reg_542;
                ap_return_2_int_reg <= add_ln813_14_fu_493_p2;
                ap_return_3_int_reg <= add_ln813_5_fu_483_p2;
            end if;
        end if;
    end process;
    add_ln813_10_fu_429_p2 <= std_logic_vector(unsigned(add_ln813_9_fu_423_p2) + unsigned(add_ln813_8_fu_417_p2));
    add_ln813_11_fu_489_p2 <= std_logic_vector(unsigned(p_read_8_reg_527) + unsigned(p_read16_reg_520));
    add_ln813_12_fu_435_p2 <= std_logic_vector(unsigned(trunc_ln818_2_fu_395_p4) + unsigned(ap_const_lv8_F6));
    add_ln813_13_fu_441_p2 <= std_logic_vector(unsigned(add_ln813_12_fu_435_p2) + unsigned(trunc_ln818_s_fu_351_p4));
    add_ln813_14_fu_493_p2 <= std_logic_vector(unsigned(add_ln813_13_reg_552) + unsigned(add_ln813_11_fu_489_p2));
    add_ln813_4_fu_478_p2 <= std_logic_vector(unsigned(trunc_ln818_7_reg_537) + unsigned(ap_const_lv8_F6));
    add_ln813_5_fu_483_p2 <= std_logic_vector(unsigned(add_ln813_4_fu_478_p2) + unsigned(add_ln813_fu_473_p2));
    add_ln813_6_fu_405_p2 <= std_logic_vector(unsigned(trunc_ln818_9_fu_335_p4) + unsigned(ap_const_lv8_F6));
    add_ln813_7_fu_411_p2 <= std_logic_vector(unsigned(add_ln813_6_fu_405_p2) + unsigned(trunc_ln818_6_fu_245_p4));
    add_ln813_8_fu_417_p2 <= std_logic_vector(unsigned(trunc_ln_fu_170_p4) + unsigned(trunc_ln818_8_fu_299_p4));
    add_ln813_9_fu_423_p2 <= std_logic_vector(unsigned(trunc_ln818_1_fu_379_p4) + unsigned(ap_const_lv8_A));
    add_ln813_fu_473_p2 <= std_logic_vector(unsigned(trunc_ln818_4_reg_532) + unsigned(trunc_ln818_5_fu_463_p4));
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_return_0_assign_proc : process(add_ln813_10_reg_547, ap_ce_reg, ap_return_0_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_0 <= ap_return_0_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_0 <= add_ln813_10_reg_547;
        else 
            ap_return_0 <= "XXXXXXXX";
        end if; 
    end process;


    ap_return_1_assign_proc : process(add_ln813_7_reg_542, ap_ce_reg, ap_return_1_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_1 <= ap_return_1_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_1 <= add_ln813_7_reg_542;
        else 
            ap_return_1 <= "XXXXXXXX";
        end if; 
    end process;


    ap_return_2_assign_proc : process(add_ln813_14_fu_493_p2, ap_ce_reg, ap_return_2_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_2 <= ap_return_2_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_2 <= add_ln813_14_fu_493_p2;
        else 
            ap_return_2 <= "XXXXXXXX";
        end if; 
    end process;


    ap_return_3_assign_proc : process(add_ln813_5_fu_483_p2, ap_ce_reg, ap_return_3_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_3 <= ap_return_3_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_3 <= add_ln813_5_fu_483_p2;
        else 
            ap_return_3 <= "XXXXXXXX";
        end if; 
    end process;

    mul_ln1270_fu_97_p1 <= ap_const_lv11_7F3(5 - 1 downto 0);
    r_V_10_fu_389_p2 <= std_logic_vector(unsigned(shl_ln1273_3_fu_365_p3) + unsigned(sext_ln1273_7_fu_361_p1));
    r_V_3_fu_192_p2 <= std_logic_vector(unsigned(shl_ln_fu_156_p3) + unsigned(sext_ln1273_fu_188_p1));
    r_V_4_fu_457_p2 <= std_logic_vector(unsigned(shl_ln1273_6_fu_450_p3) + unsigned(sext_ln1273_2_fu_447_p1));
    r_V_5_fu_239_p2 <= std_logic_vector(unsigned(sub_ln1273_fu_221_p2) - unsigned(sext_ln1273_3_fu_235_p1));
    r_V_6_fu_293_p2 <= std_logic_vector(signed(sext_ln1273_5_fu_289_p1) - signed(shl_ln1273_9_fu_273_p3));
    r_V_7_fu_329_p2 <= std_logic_vector(unsigned(shl_ln1273_1_fu_309_p3) + unsigned(sext_ln1273_6_fu_325_p1));
    r_V_8_fu_345_p2 <= std_logic_vector(unsigned(shl_ln1273_1_fu_309_p3) + unsigned(sext_ln1273_4_fu_265_p1));
    r_V_9_fu_373_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(shl_ln1273_3_fu_365_p3));
    r_V_fu_164_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(shl_ln_fu_156_p3));
        sext_ln1273_2_fu_447_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_read16_reg_520),11));

        sext_ln1273_3_fu_235_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1273_8_fu_227_p3),11));

    sext_ln1273_4_fu_265_p0 <= p_read3;
        sext_ln1273_4_fu_265_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1273_4_fu_265_p0),11));

        sext_ln1273_5_fu_289_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1273_s_fu_281_p3),11));

        sext_ln1273_6_fu_325_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1273_2_fu_317_p3),11));

    sext_ln1273_7_fu_361_p0 <= p_read4;
        sext_ln1273_7_fu_361_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1273_7_fu_361_p0),11));

        sext_ln1273_fu_188_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1273_5_fu_180_p3),11));

    shl_ln1273_1_fu_309_p1 <= p_read3;
    shl_ln1273_1_fu_309_p3 <= (shl_ln1273_1_fu_309_p1 & ap_const_lv3_0);
    shl_ln1273_2_fu_317_p1 <= p_read3;
    shl_ln1273_2_fu_317_p3 <= (shl_ln1273_2_fu_317_p1 & ap_const_lv1_0);
    shl_ln1273_3_fu_365_p1 <= p_read4;
    shl_ln1273_3_fu_365_p3 <= (shl_ln1273_3_fu_365_p1 & ap_const_lv3_0);
    shl_ln1273_5_fu_180_p3 <= (p_read & ap_const_lv1_0);
    shl_ln1273_6_fu_450_p3 <= (p_read16_reg_520 & ap_const_lv3_0);
    shl_ln1273_7_fu_213_p1 <= p_read2;
    shl_ln1273_7_fu_213_p3 <= (shl_ln1273_7_fu_213_p1 & ap_const_lv3_0);
    shl_ln1273_8_fu_227_p1 <= p_read2;
    shl_ln1273_8_fu_227_p3 <= (shl_ln1273_8_fu_227_p1 & ap_const_lv1_0);
    shl_ln1273_9_fu_273_p3 <= (trunc_ln1273_fu_269_p1 & ap_const_lv4_0);
    shl_ln1273_s_fu_281_p1 <= p_read3;
    shl_ln1273_s_fu_281_p3 <= (shl_ln1273_s_fu_281_p1 & ap_const_lv2_0);
    shl_ln_fu_156_p3 <= (p_read & ap_const_lv3_0);
    sub_ln1273_fu_221_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(shl_ln1273_7_fu_213_p3));
    trunc_ln1273_fu_269_p0 <= p_read3;
    trunc_ln1273_fu_269_p1 <= trunc_ln1273_fu_269_p0(7 - 1 downto 0);
    trunc_ln818_1_fu_379_p4 <= r_V_9_fu_373_p2(10 downto 3);
    trunc_ln818_2_fu_395_p4 <= r_V_10_fu_389_p2(10 downto 3);
    trunc_ln818_5_fu_463_p4 <= r_V_4_fu_457_p2(10 downto 3);
    trunc_ln818_6_fu_245_p4 <= r_V_5_fu_239_p2(10 downto 3);
    trunc_ln818_8_fu_299_p4 <= r_V_6_fu_293_p2(10 downto 3);
    trunc_ln818_9_fu_335_p4 <= r_V_7_fu_329_p2(10 downto 3);
    trunc_ln818_s_fu_351_p4 <= r_V_8_fu_345_p2(10 downto 3);
    trunc_ln_fu_170_p4 <= r_V_fu_164_p2(10 downto 3);
end behav;
