//----------------------------------------------------------------------------
// Task
//----------------------------------------------------------------------------

module serial_to_parallel
# (
    parameter width = 8
)
(
    input                      clk,
    input                      rst,

    input                      serial_valid,
    input                      serial_data,

    output                parallel_valid,
    output logic [width - 1:0] parallel_data
);
    // Task:
    // Implement a module that converts single-bit serial data to the multi-bit parallel value.
    //
    // The module should accept one-bit values with valid interface in a serial manner.
    // After accumulating 'width' bits and receiving last 'serial_valid' input,
    // the module should assert the 'parallel_valid' at the same clock cycle
    // and output 'parallel_data' value.
    //
    // Note:
    // Check the waveform diagram in the README for better understanding.

logic [$clog2(width):0] count;
wire [$clog2(width):0] current_count;
assign current_count = count + '1;
assign parallel_valid = clk ? current_count == width : count == width - 1;
always @(posedge clk) begin
	if (rst) begin
		count <= '0;
	end else begin
		if (serial_valid) begin
			if (count == width - 1) begin
				count <= '0;
			end else begin
				count <= count + '1;
			end
		end
	end
end

always @(posedge clk) begin
	if (rst) begin
		parallel_data <= '0;
	end else begin
		if (serial_valid) begin
			parallel_data[count] <= serial_data;
		end
	end
end

endmodule
