Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9abc2409c62646de9c92a91b529f1143 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RegFlags_behav xil_defaultlib.tb_RegFlags -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.RegFlags [regflags_default]
Compiling architecture tb of entity xil_defaultlib.tb_regflags
Built simulation snapshot tb_RegFlags_behav
