<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4817" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4817{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4817{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4817{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4817{left:190px;bottom:943px;letter-spacing:-0.11px;}
#t5_4817{left:528px;bottom:943px;letter-spacing:-0.14px;}
#t6_4817{left:528px;bottom:921px;letter-spacing:-0.12px;}
#t7_4817{left:528px;bottom:904px;letter-spacing:-0.14px;}
#t8_4817{left:190px;bottom:880px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t9_4817{left:528px;bottom:880px;letter-spacing:-0.14px;}
#ta_4817{left:82px;bottom:855px;letter-spacing:-0.17px;}
#tb_4817{left:139px;bottom:855px;letter-spacing:-0.16px;}
#tc_4817{left:190px;bottom:855px;letter-spacing:-0.14px;}
#td_4817{left:434px;bottom:855px;letter-spacing:-0.12px;}
#te_4817{left:528px;bottom:855px;letter-spacing:-0.12px;}
#tf_4817{left:190px;bottom:831px;letter-spacing:-0.13px;}
#tg_4817{left:528px;bottom:831px;letter-spacing:-0.13px;}
#th_4817{left:82px;bottom:807px;letter-spacing:-0.16px;}
#ti_4817{left:139px;bottom:807px;letter-spacing:-0.15px;}
#tj_4817{left:190px;bottom:807px;letter-spacing:-0.16px;}
#tk_4817{left:434px;bottom:807px;letter-spacing:-0.14px;}
#tl_4817{left:528px;bottom:807px;letter-spacing:-0.12px;word-spacing:-0.56px;}
#tm_4817{left:528px;bottom:790px;letter-spacing:-0.11px;}
#tn_4817{left:190px;bottom:765px;letter-spacing:-0.13px;}
#to_4817{left:528px;bottom:765px;letter-spacing:-0.13px;}
#tp_4817{left:82px;bottom:741px;letter-spacing:-0.17px;}
#tq_4817{left:139px;bottom:741px;letter-spacing:-0.16px;}
#tr_4817{left:190px;bottom:741px;letter-spacing:-0.14px;}
#ts_4817{left:434px;bottom:741px;letter-spacing:-0.13px;}
#tt_4817{left:528px;bottom:741px;letter-spacing:-0.12px;}
#tu_4817{left:190px;bottom:716px;letter-spacing:-0.13px;}
#tv_4817{left:528px;bottom:716px;letter-spacing:-0.13px;}
#tw_4817{left:82px;bottom:692px;letter-spacing:-0.16px;}
#tx_4817{left:139px;bottom:692px;letter-spacing:-0.16px;}
#ty_4817{left:190px;bottom:692px;letter-spacing:-0.15px;}
#tz_4817{left:434px;bottom:692px;letter-spacing:-0.13px;}
#t10_4817{left:528px;bottom:692px;letter-spacing:-0.12px;}
#t11_4817{left:190px;bottom:668px;letter-spacing:-0.14px;}
#t12_4817{left:528px;bottom:668px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t13_4817{left:528px;bottom:651px;letter-spacing:-0.12px;}
#t14_4817{left:528px;bottom:634px;letter-spacing:-0.11px;}
#t15_4817{left:528px;bottom:617px;letter-spacing:-0.11px;}
#t16_4817{left:528px;bottom:600px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t17_4817{left:82px;bottom:576px;letter-spacing:-0.17px;}
#t18_4817{left:139px;bottom:576px;letter-spacing:-0.16px;}
#t19_4817{left:190px;bottom:576px;letter-spacing:-0.15px;}
#t1a_4817{left:434px;bottom:576px;letter-spacing:-0.13px;}
#t1b_4817{left:528px;bottom:576px;letter-spacing:-0.12px;}
#t1c_4817{left:190px;bottom:551px;letter-spacing:-0.14px;}
#t1d_4817{left:528px;bottom:551px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1e_4817{left:528px;bottom:535px;letter-spacing:-0.11px;word-spacing:-0.61px;}
#t1f_4817{left:528px;bottom:518px;letter-spacing:-0.09px;word-spacing:0.01px;}
#t1g_4817{left:82px;bottom:493px;letter-spacing:-0.14px;}
#t1h_4817{left:139px;bottom:493px;letter-spacing:-0.16px;}
#t1i_4817{left:190px;bottom:493px;letter-spacing:-0.14px;}
#t1j_4817{left:434px;bottom:493px;letter-spacing:-0.13px;}
#t1k_4817{left:528px;bottom:493px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1l_4817{left:190px;bottom:469px;letter-spacing:-0.14px;}
#t1m_4817{left:528px;bottom:469px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1n_4817{left:528px;bottom:452px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1o_4817{left:528px;bottom:435px;letter-spacing:-0.11px;}
#t1p_4817{left:82px;bottom:411px;letter-spacing:-0.16px;}
#t1q_4817{left:139px;bottom:411px;letter-spacing:-0.16px;}
#t1r_4817{left:190px;bottom:411px;letter-spacing:-0.15px;}
#t1s_4817{left:434px;bottom:411px;letter-spacing:-0.13px;}
#t1t_4817{left:528px;bottom:411px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1u_4817{left:528px;bottom:394px;letter-spacing:-0.12px;}
#t1v_4817{left:190px;bottom:370px;letter-spacing:-0.14px;}
#t1w_4817{left:528px;bottom:370px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1x_4817{left:528px;bottom:353px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1y_4817{left:528px;bottom:336px;letter-spacing:-0.11px;}
#t1z_4817{left:528px;bottom:319px;letter-spacing:-0.1px;}
#t20_4817{left:83px;bottom:295px;letter-spacing:-0.16px;}
#t21_4817{left:139px;bottom:295px;letter-spacing:-0.16px;}
#t22_4817{left:190px;bottom:295px;letter-spacing:-0.15px;}
#t23_4817{left:434px;bottom:295px;letter-spacing:-0.11px;}
#t24_4817{left:528px;bottom:295px;letter-spacing:-0.11px;}
#t25_4817{left:528px;bottom:273px;letter-spacing:-0.11px;word-spacing:-0.87px;}
#t26_4817{left:528px;bottom:257px;letter-spacing:-0.11px;}
#t27_4817{left:528px;bottom:240px;letter-spacing:-0.11px;}
#t28_4817{left:528px;bottom:223px;letter-spacing:-0.12px;}
#t29_4817{left:528px;bottom:206px;letter-spacing:-0.12px;}
#t2a_4817{left:528px;bottom:189px;letter-spacing:-0.11px;}
#t2b_4817{left:528px;bottom:173px;letter-spacing:-0.12px;}
#t2c_4817{left:528px;bottom:156px;letter-spacing:-0.11px;}
#t2d_4817{left:528px;bottom:134px;letter-spacing:-0.12px;}
#t2e_4817{left:528px;bottom:118px;letter-spacing:-0.12px;}
#t2f_4817{left:91px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2g_4817{left:177px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2h_4817{left:125px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2i_4817{left:91px;bottom:1049px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t2j_4817{left:215px;bottom:1031px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t2k_4817{left:101px;bottom:1008px;letter-spacing:-0.12px;}
#t2l_4817{left:102px;bottom:991px;letter-spacing:-0.14px;}
#t2m_4817{left:225px;bottom:991px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t2n_4817{left:456px;bottom:991px;letter-spacing:-0.15px;}
#t2o_4817{left:642px;bottom:991px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t2p_4817{left:88px;bottom:967px;letter-spacing:-0.17px;}
#t2q_4817{left:144px;bottom:967px;letter-spacing:-0.16px;}

.s1_4817{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4817{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4817{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4817{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4817{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4817" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4817Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4817" style="-webkit-user-select: none;"><object width="935" height="1210" data="4817/4817.svg" type="image/svg+xml" id="pdf4817" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4817" class="t s1_4817">Vol. 4 </span><span id="t2_4817" class="t s1_4817">2-295 </span>
<span id="t3_4817" class="t s2_4817">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4817" class="t s3_4817">2:0 </span><span id="t5_4817" class="t s3_4817">PKG_Cx_Monitor </span>
<span id="t6_4817" class="t s3_4817">Configures Package Cx state threshold for </span>
<span id="t7_4817" class="t s3_4817">MSR_PKG_HDC_DEEP_RESIDENCY. </span>
<span id="t8_4817" class="t s3_4817">63: 3 </span><span id="t9_4817" class="t s3_4817">Reserved </span>
<span id="ta_4817" class="t s3_4817">653H </span><span id="tb_4817" class="t s3_4817">1619 </span><span id="tc_4817" class="t s3_4817">MSR_CORE_HDC_RESIDENCY </span><span id="td_4817" class="t s3_4817">Core </span><span id="te_4817" class="t s3_4817">Core HDC Idle Residency (R/O) </span>
<span id="tf_4817" class="t s3_4817">63:0 </span><span id="tg_4817" class="t s3_4817">Core_Cx_Duty_Cycle_Cnt </span>
<span id="th_4817" class="t s3_4817">655H </span><span id="ti_4817" class="t s3_4817">1621 </span><span id="tj_4817" class="t s3_4817">MSR_PKG_HDC_SHALLOW_RESIDENCY </span><span id="tk_4817" class="t s3_4817">Package </span><span id="tl_4817" class="t s3_4817">Accumulate the cycles the package was in C2 state and </span>
<span id="tm_4817" class="t s3_4817">at least one logical processor was in forced idle (R/O) </span>
<span id="tn_4817" class="t s3_4817">63:0 </span><span id="to_4817" class="t s3_4817">Pkg_C2_Duty_Cycle_Cnt </span>
<span id="tp_4817" class="t s3_4817">656H </span><span id="tq_4817" class="t s3_4817">1622 </span><span id="tr_4817" class="t s3_4817">MSR_PKG_HDC_DEEP_RESIDENCY </span><span id="ts_4817" class="t s3_4817">Package </span><span id="tt_4817" class="t s3_4817">Package Cx HDC Idle Residency (R/O) </span>
<span id="tu_4817" class="t s3_4817">63:0 </span><span id="tv_4817" class="t s3_4817">Pkg_Cx_Duty_Cycle_Cnt </span>
<span id="tw_4817" class="t s3_4817">658H </span><span id="tx_4817" class="t s3_4817">1624 </span><span id="ty_4817" class="t s3_4817">MSR_WEIGHTED_CORE_C0 </span><span id="tz_4817" class="t s3_4817">Package </span><span id="t10_4817" class="t s3_4817">Core-count Weighted C0 Residency (R/O) </span>
<span id="t11_4817" class="t s3_4817">63:0 </span><span id="t12_4817" class="t s3_4817">Increment at the same rate as the TSC. The increment </span>
<span id="t13_4817" class="t s3_4817">each cycle is weighted by the number of processor </span>
<span id="t14_4817" class="t s3_4817">cores in the package that reside in C0. If N cores are </span>
<span id="t15_4817" class="t s3_4817">simultaneously in C0, then each cycle the counter </span>
<span id="t16_4817" class="t s3_4817">increments by N. </span>
<span id="t17_4817" class="t s3_4817">659H </span><span id="t18_4817" class="t s3_4817">1625 </span><span id="t19_4817" class="t s3_4817">MSR_ANY_CORE_C0 </span><span id="t1a_4817" class="t s3_4817">Package </span><span id="t1b_4817" class="t s3_4817">Any Core C0 Residency (R/O) </span>
<span id="t1c_4817" class="t s3_4817">63:0 </span><span id="t1d_4817" class="t s3_4817">Increment at the same rate as the TSC. The increment </span>
<span id="t1e_4817" class="t s3_4817">each cycle is one if any processor core in the package is </span>
<span id="t1f_4817" class="t s3_4817">in C0. </span>
<span id="t1g_4817" class="t s3_4817">65AH </span><span id="t1h_4817" class="t s3_4817">1626 </span><span id="t1i_4817" class="t s3_4817">MSR_ANY_GFXE_C0 </span><span id="t1j_4817" class="t s3_4817">Package </span><span id="t1k_4817" class="t s3_4817">Any Graphics Engine C0 Residency (R/O) </span>
<span id="t1l_4817" class="t s3_4817">63:0 </span><span id="t1m_4817" class="t s3_4817">Increment at the same rate as the TSC. The increment </span>
<span id="t1n_4817" class="t s3_4817">each cycle is one if any processor graphic device’s </span>
<span id="t1o_4817" class="t s3_4817">compute engines are in C0. </span>
<span id="t1p_4817" class="t s3_4817">65BH </span><span id="t1q_4817" class="t s3_4817">1627 </span><span id="t1r_4817" class="t s3_4817">MSR_CORE_GFXE_OVERLAP_C0 </span><span id="t1s_4817" class="t s3_4817">Package </span><span id="t1t_4817" class="t s3_4817">Core and Graphics Engine Overlapped C0 Residency </span>
<span id="t1u_4817" class="t s3_4817">(R/O) </span>
<span id="t1v_4817" class="t s3_4817">63:0 </span><span id="t1w_4817" class="t s3_4817">Increment at the same rate as the TSC. The increment </span>
<span id="t1x_4817" class="t s3_4817">each cycle is one if at least one compute engine of the </span>
<span id="t1y_4817" class="t s3_4817">processor graphics is in C0 and at least one processor </span>
<span id="t1z_4817" class="t s3_4817">core in the package is also in C0. </span>
<span id="t20_4817" class="t s3_4817">65CH </span><span id="t21_4817" class="t s3_4817">1628 </span><span id="t22_4817" class="t s3_4817">MSR_PLATFORM_POWER_LIMIT </span><span id="t23_4817" class="t s3_4817">Platform </span><span id="t24_4817" class="t s3_4817">Platform Power Limit Control (R/W-L) </span>
<span id="t25_4817" class="t s3_4817">Allows platform BIOS to limit power consumption of the </span>
<span id="t26_4817" class="t s3_4817">platform devices to the specified values. The Long </span>
<span id="t27_4817" class="t s3_4817">Duration power consumption is specified via </span>
<span id="t28_4817" class="t s3_4817">Platform_Power_Limit_1 and </span>
<span id="t29_4817" class="t s3_4817">Platform_Power_Limit_1_Time. The Short Duration </span>
<span id="t2a_4817" class="t s3_4817">power consumption limit is specified via the </span>
<span id="t2b_4817" class="t s3_4817">Platform_Power_Limit_2 with duration chosen by the </span>
<span id="t2c_4817" class="t s3_4817">processor. </span>
<span id="t2d_4817" class="t s3_4817">The processor implements an exponential-weighted </span>
<span id="t2e_4817" class="t s3_4817">algorithm in the placement of the time windows. </span>
<span id="t2f_4817" class="t s4_4817">Table 2-39. </span><span id="t2g_4817" class="t s4_4817">Additional MSRs Supported by 6th Generation, 7th Generation, 8th Generation, 9th Generation, </span>
<span id="t2h_4817" class="t s4_4817">10th Generation, 11th Generation, 12th Generation, and 13th Generation Intel® Core™ Processors, </span>
<span id="t2i_4817" class="t s4_4817">Intel® Xeon® Scalable Processor Family, 2nd, 3rd, and 4th Generation Intel® Xeon® Scalable Processor Family, </span>
<span id="t2j_4817" class="t s4_4817">8th Generation Intel® Core™ i3 Processors, and Intel® Xeon® E Processors </span>
<span id="t2k_4817" class="t s5_4817">Register </span>
<span id="t2l_4817" class="t s5_4817">Address </span><span id="t2m_4817" class="t s5_4817">Register Name / Bit Fields </span><span id="t2n_4817" class="t s5_4817">Scope </span><span id="t2o_4817" class="t s5_4817">Bit Description </span>
<span id="t2p_4817" class="t s5_4817">Hex </span><span id="t2q_4817" class="t s5_4817">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
