# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../FIR_Filter_v1.srcs/sources_1/new/FIR_filter.vhd" \
"../../../../FIR_Filter_v1.srcs/sim_1/new/FIR_filter_tb.vhd" \

# Do not sort compile order
nosort
