library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity Reg32 is port(
	DATAIN   : in std_logic_vector(31 downto 0);
	CLK, RST : in std_logic;
	DATAOUT  : out std_logic_vector(31 downto 0));
end Reg32;

