Analysis & Synthesis report for keyboard_interface
Thu Oct 20 13:43:28 2011
Quartus II Version 8.0 Build 215 05/29/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. State Machine - |keyboard_interface|shift_detector:shft|cur_state
  8. State Machine - |keyboard_interface|ps2_rec:rec|current_state
  9. User-Specified and Inferred Latches
 10. Logic Cells Representing Combinational Loops
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Oct 20 13:43:28 2011    ;
; Quartus II Version                 ; 8.0 Build 215 05/29/2008 SJ Full Version ;
; Revision Name                      ; keyboard_interface                       ;
; Top-level Entity Name              ; keyboard_interface                       ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 25                                       ;
;     Total combinational functions  ; 25                                       ;
;     Dedicated logic registers      ; 17                                       ;
; Total registers                    ; 17                                       ;
; Total pins                         ; 61                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 0                                        ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                          ;
+--------------------------------------------------------------+--------------------+--------------------+
; Option                                                       ; Setting            ; Default Value      ;
+--------------------------------------------------------------+--------------------+--------------------+
; Device                                                       ; EP2C35F672C6       ;                    ;
; Top-level entity name                                        ; keyboard_interface ; keyboard_interface ;
; Family name                                                  ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                      ; Off                ;                    ;
; Use smart compilation                                        ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation          ; 1                  ; 1                  ;
; Restructure Multiplexers                                     ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                          ; Off                ; Off                ;
; Preserve fewer node names                                    ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                    ; Off                ; Off                ;
; Verilog Version                                              ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                 ; VHDL93             ; VHDL93             ;
; State Machine Processing                                     ; Auto               ; Auto               ;
; Safe State Machine                                           ; Off                ; Off                ;
; Extract Verilog State Machines                               ; On                 ; On                 ;
; Extract VHDL State Machines                                  ; On                 ; On                 ;
; Ignore Verilog initial constructs                            ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                 ; On                 ;
; Parallel Synthesis                                           ; Off                ; Off                ;
; DSP Block Balancing                                          ; Auto               ; Auto               ;
; NOT Gate Push-Back                                           ; On                 ; On                 ;
; Power-Up Don't Care                                          ; On                 ; On                 ;
; Remove Redundant Logic Cells                                 ; Off                ; Off                ;
; Remove Duplicate Registers                                   ; On                 ; On                 ;
; Ignore CARRY Buffers                                         ; Off                ; Off                ;
; Ignore CASCADE Buffers                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore LCELL Buffers                                         ; Off                ; Off                ;
; Ignore SOFT Buffers                                          ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                ; Off                ;
; Optimization Technique                                       ; Balanced           ; Balanced           ;
; Carry Chain Length                                           ; 70                 ; 70                 ;
; Auto Carry Chains                                            ; On                 ; On                 ;
; Auto Open-Drain Pins                                         ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                ; Off                ;
; Perform gate-level register retiming                         ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax       ; On                 ; On                 ;
; Auto ROM Replacement                                         ; On                 ; On                 ;
; Auto RAM Replacement                                         ; On                 ; On                 ;
; Auto Shift Register Replacement                              ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                ; On                 ; On                 ;
; Strict RAM Replacement                                       ; Off                ; Off                ;
; Allow Synchronous Control Signals                            ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                            ; Off                ; Off                ;
; Auto Resource Sharing                                        ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                           ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                           ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives            ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                ; Off                ;
; Synchronization Register Chain Length                        ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation ; Normal compilation ;
; HDL message level                                            ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                ; 100                ;
; Clock MUX Protection                                         ; On                 ; On                 ;
; Block Design Naming                                          ; Auto               ; Auto               ;
; SDC constraint protection                                    ; Off                ; Off                ;
; Synthesis Effort                                             ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                 ; On                 ;
+--------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                             ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------+
; dec_7seg_hex.vhd                 ; yes             ; User VHDL File  ; C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/dec_7seg_hex.vhd       ;
; hex_to_seven.vhd                 ; yes             ; User VHDL File  ; C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/hex_to_seven.vhd       ;
; keyboard_interface.vhd           ; yes             ; User VHDL File  ; C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/keyboard_interface.vhd ;
; ps2_rec.vhd                      ; yes             ; User VHDL File  ; C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/ps2_rec.vhd            ;
; scan_code_to_ascii.vhd           ; yes             ; User VHDL File  ; C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/scan_code_to_ascii.vhd ;
; shift_detector.vhd               ; yes             ; User VHDL File  ; C:/Users/prototype/Desktop/CompOrg/lab5/ps2_receiver/shift_detector.vhd     ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 25    ;
;                                             ;       ;
; Total combinational functions               ; 25    ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 15    ;
;     -- 3 input functions                    ; 7     ;
;     -- <=2 input functions                  ; 3     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 25    ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 17    ;
;     -- Dedicated logic registers            ; 17    ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 61    ;
; Maximum fan-out node                        ; clock ;
; Maximum fan-out                             ; 17    ;
; Total fan-out                               ; 146   ;
; Average fan-out                             ; 1.42  ;
+---------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                          ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                  ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------+--------------+
; |keyboard_interface        ; 25 (0)            ; 17 (0)       ; 0           ; 0            ; 0       ; 0         ; 61   ; 0            ; |keyboard_interface                                  ; work         ;
;    |hex_to_seven:sev|      ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |keyboard_interface|hex_to_seven:sev                 ; work         ;
;       |dec_7seg_hex:d0|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |keyboard_interface|hex_to_seven:sev|dec_7seg_hex:d0 ; work         ;
;    |ps2_rec:rec|           ; 23 (23)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |keyboard_interface|ps2_rec:rec                      ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |keyboard_interface|shift_detector:shft|cur_state ;
+-----------------+-----------------+--------------+----------------+
; Name            ; cur_state.break ; cur_state.up ; cur_state.down ;
+-----------------+-----------------+--------------+----------------+
; cur_state.down  ; 0               ; 0            ; 0              ;
; cur_state.up    ; 0               ; 1            ; 1              ;
; cur_state.break ; 1               ; 0            ; 1              ;
+-----------------+-----------------+--------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |keyboard_interface|ps2_rec:rec|current_state                           ;
+-----------------------+--------------------+-----------------------+--------------------+
; Name                  ; current_state.done ; current_state.receive ; current_state.idle ;
+-----------------------+--------------------+-----------------------+--------------------+
; current_state.idle    ; 0                  ; 0                     ; 0                  ;
; current_state.receive ; 0                  ; 1                     ; 1                  ;
; current_state.done    ; 1                  ; 0                     ; 1                  ;
+-----------------------+--------------------+-----------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                           ;
+-----------------------------------------------------+--------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal            ; Free of Timing Hazards ;
+-----------------------------------------------------+--------------------------------+------------------------+
; hex_to_seven:sev|dec_7seg_hex:d0|segment_data[6]    ; ps2_rec:rec|current_state.done ; yes                    ;
; hex_to_seven:sev|dec_7seg_hex:d0|segment_data[5]    ; ps2_rec:rec|current_state.done ; yes                    ;
; hex_to_seven:sev|dec_7seg_hex:d0|segment_data[4]    ; ps2_rec:rec|current_state.done ; yes                    ;
; hex_to_seven:sev|dec_7seg_hex:d0|segment_data[3]    ; ps2_rec:rec|current_state.done ; yes                    ;
; hex_to_seven:sev|dec_7seg_hex:d0|segment_data[2]    ; ps2_rec:rec|current_state.done ; yes                    ;
; hex_to_seven:sev|dec_7seg_hex:d0|segment_data[1]    ; ps2_rec:rec|current_state.done ; yes                    ;
; hex_to_seven:sev|dec_7seg_hex:d0|segment_data[0]    ; ps2_rec:rec|current_state.done ; yes                    ;
; hex_to_seven:sev|dec_7seg_hex:d1|segment_data[5]    ; ps2_rec:rec|current_state.done ; yes                    ;
; hex_to_seven:sev|dec_7seg_hex:d1|segment_data[4]    ; ps2_rec:rec|current_state.done ; yes                    ;
; hex_to_seven:sev|dec_7seg_hex:d1|segment_data[3]    ; ps2_rec:rec|current_state.done ; yes                    ;
; hex_to_seven:sev|dec_7seg_hex:d1|segment_data[0]    ; ps2_rec:rec|current_state.done ; yes                    ;
; Number of user-specified and inferred latches = 11  ;                                ;                        ;
+-----------------------------------------------------+--------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; ps2_rec:rec|current_n[3]~0                             ;   ;
; ps2_rec:rec|current_n[2]~1                             ;   ;
; ps2_rec:rec|current_n[1]~2                             ;   ;
; ps2_rec:rec|current_n[0]~3                             ;   ;
; Number of logic cells representing combinational loops ; 4 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+----------------------------------------+-----------------------------------------+
; Register name                          ; Reason for Removal                      ;
+----------------------------------------+-----------------------------------------+
; ps2_rec:rec|current_data[9..10]        ; Lost fanout                             ;
; ps2_rec:rec|current_data[2..7]         ; Merged with ps2_rec:rec|current_data[8] ;
; shift_detector:shft|shift              ; Lost fanout                             ;
; shift_detector:shft|cur_state.down     ; Lost fanout                             ;
; shift_detector:shft|cur_state.break    ; Lost fanout                             ;
; shift_detector:shft|cur_state.up       ; Lost fanout                             ;
; ps2_rec:rec|current_data[8]            ; Merged with ps2_rec:rec|current_data[1] ;
; Total Number of Removed Registers = 13 ;                                         ;
+----------------------------------------+-----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 17    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 17    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |keyboard_interface|ps2_rec:rec|Selector8                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |keyboard_interface|ps2_rec:rec|next_state~7             ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |keyboard_interface|ps2_rec:rec|Selector10               ;
; 165:1              ; 2 bits    ; 220 LEs       ; 216 LEs              ; 4 LEs                  ; No         ; |keyboard_interface|scan_code_to_ascii:ascii|ascii[3]~89 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 8.0 Build 215 05/29/2008 SJ Full Version
    Info: Processing started: Thu Oct 20 13:43:11 2011
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off keyboard_interface -c keyboard_interface
Info: Found 2 design units, including 1 entities, in source file dec_7seg_hex.vhd
    Info: Found design unit 1: dec_7seg_hex-a
    Info: Found entity 1: dec_7seg_hex
Info: Found 2 design units, including 1 entities, in source file hex_to_seven.vhd
    Info: Found design unit 1: hex_to_seven-a
    Info: Found entity 1: hex_to_seven
Info: Found 2 design units, including 1 entities, in source file keyboard_interface.vhd
    Info: Found design unit 1: keyboard_interface-bdf_type
    Info: Found entity 1: keyboard_interface
Info: Found 2 design units, including 1 entities, in source file ps2_rec.vhd
    Info: Found design unit 1: ps2_rec-arch
    Info: Found entity 1: ps2_rec
Info: Found 2 design units, including 1 entities, in source file scan_code_to_ascii.vhd
    Info: Found design unit 1: scan_code_to_ascii-arch
    Info: Found entity 1: scan_code_to_ascii
Info: Found 2 design units, including 1 entities, in source file shift_detector.vhd
    Info: Found design unit 1: shift_detector-arch
    Info: Found entity 1: shift_detector
Info: Found 2 design units, including 1 entities, in source file test_ps2_rec.vhd
    Info: Found design unit 1: test_ps2_rec-arch_test
    Info: Found entity 1: test_ps2_rec
Info: Found 2 design units, including 1 entities, in source file test_scan_code_to_ascii.vhd
    Info: Found design unit 1: test_scan_code_to_ascii-test_arch
    Info: Found entity 1: test_scan_code_to_ascii
Info: Found 2 design units, including 1 entities, in source file test_shift_detector.vhd
    Info: Found design unit 1: test_shift_detector-test_arch
    Info: Found entity 1: test_shift_detector
Info: Elaborating entity "keyboard_interface" for the top level hierarchy
Info: Elaborating entity "ps2_rec" for hierarchy "ps2_rec:rec"
Warning (10492): VHDL Process Statement warning at ps2_rec.vhd(71): signal "rec_en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ps2_rec.vhd(77): signal "next_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ps2_rec.vhd(78): signal "next_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ps2_rec.vhd(79): signal "next_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ps2_rec.vhd(80): signal "next_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ps2_rec.vhd(81): signal "next_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ps2_rec.vhd(82): signal "next_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ps2_rec.vhd(83): signal "next_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ps2_rec.vhd(84): signal "next_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ps2_rec.vhd(85): signal "next_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ps2_rec.vhd(86): signal "next_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ps2_rec.vhd(93): signal "rec_en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ps2_rec.vhd(94): signal "next_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ps2_rec.vhd(97): signal "next_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ps2_rec.vhd(98): signal "next_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ps2_rec.vhd(99): signal "next_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ps2_rec.vhd(100): signal "next_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ps2_rec.vhd(101): signal "next_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ps2_rec.vhd(102): signal "next_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ps2_rec.vhd(103): signal "next_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ps2_rec.vhd(104): signal "next_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ps2_rec.vhd(105): signal "next_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ps2_rec.vhd(106): signal "next_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ps2_rec.vhd(117): signal "next_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ps2_rec.vhd(118): signal "next_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ps2_rec.vhd(119): signal "next_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ps2_rec.vhd(120): signal "next_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ps2_rec.vhd(121): signal "next_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ps2_rec.vhd(122): signal "next_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ps2_rec.vhd(123): signal "next_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ps2_rec.vhd(124): signal "next_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ps2_rec.vhd(125): signal "next_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ps2_rec.vhd(126): signal "next_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ps2_rec.vhd(129): signal "next_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "hex_to_seven" for hierarchy "hex_to_seven:sev"
Info: Elaborating entity "dec_7seg_hex" for hierarchy "hex_to_seven:sev|dec_7seg_hex:d0"
Warning (10492): VHDL Process Statement warning at dec_7seg_hex.vhd(19): signal "en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at dec_7seg_hex.vhd(16): inferring latch(es) for signal or variable "segment_data", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "segment_data[0]" at dec_7seg_hex.vhd(16)
Info (10041): Inferred latch for "segment_data[1]" at dec_7seg_hex.vhd(16)
Info (10041): Inferred latch for "segment_data[2]" at dec_7seg_hex.vhd(16)
Info (10041): Inferred latch for "segment_data[3]" at dec_7seg_hex.vhd(16)
Info (10041): Inferred latch for "segment_data[4]" at dec_7seg_hex.vhd(16)
Info (10041): Inferred latch for "segment_data[5]" at dec_7seg_hex.vhd(16)
Info (10041): Inferred latch for "segment_data[6]" at dec_7seg_hex.vhd(16)
Info: Elaborating entity "shift_detector" for hierarchy "shift_detector:shft"
Info: Elaborating entity "scan_code_to_ascii" for hierarchy "scan_code_to_ascii:ascii"
Warning (10631): VHDL Process Statement warning at scan_code_to_ascii.vhd(15): inferring latch(es) for signal or variable "ascii", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "ascii[0]" at scan_code_to_ascii.vhd(15)
Info (10041): Inferred latch for "ascii[1]" at scan_code_to_ascii.vhd(15)
Info (10041): Inferred latch for "ascii[2]" at scan_code_to_ascii.vhd(15)
Info (10041): Inferred latch for "ascii[3]" at scan_code_to_ascii.vhd(15)
Info (10041): Inferred latch for "ascii[4]" at scan_code_to_ascii.vhd(15)
Info (10041): Inferred latch for "ascii[5]" at scan_code_to_ascii.vhd(15)
Info (10041): Inferred latch for "ascii[6]" at scan_code_to_ascii.vhd(15)
Info (10041): Inferred latch for "ascii[7]" at scan_code_to_ascii.vhd(15)
Info: Duplicate registers merged to single register
    Info (13350): Duplicate register "ps2_rec:rec|current_data[5]" merged to single register "ps2_rec:rec|current_data[8]"
    Info (13350): Duplicate register "ps2_rec:rec|current_data[4]" merged to single register "ps2_rec:rec|current_data[8]"
    Info (13350): Duplicate register "ps2_rec:rec|current_data[7]" merged to single register "ps2_rec:rec|current_data[8]"
    Info (13350): Duplicate register "ps2_rec:rec|current_data[3]" merged to single register "ps2_rec:rec|current_data[8]"
    Info (13350): Duplicate register "ps2_rec:rec|current_data[6]" merged to single register "ps2_rec:rec|current_data[8]"
    Info (13350): Duplicate register "ps2_rec:rec|current_data[2]" merged to single register "ps2_rec:rec|current_data[8]"
Info: State machine "|keyboard_interface|shift_detector:shft|cur_state" contains 3 states
Info: State machine "|keyboard_interface|ps2_rec:rec|current_state" contains 3 states
Info: Selected Auto state machine encoding method for state machine "|keyboard_interface|shift_detector:shft|cur_state"
Info: Encoding result for state machine "|keyboard_interface|shift_detector:shft|cur_state"
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit "shift_detector:shft|cur_state.break"
        Info: Encoded state bit "shift_detector:shft|cur_state.up"
        Info: Encoded state bit "shift_detector:shft|cur_state.down"
    Info: State "|keyboard_interface|shift_detector:shft|cur_state.down" uses code string "000"
    Info: State "|keyboard_interface|shift_detector:shft|cur_state.up" uses code string "011"
    Info: State "|keyboard_interface|shift_detector:shft|cur_state.break" uses code string "101"
Info: Selected Auto state machine encoding method for state machine "|keyboard_interface|ps2_rec:rec|current_state"
Info: Encoding result for state machine "|keyboard_interface|ps2_rec:rec|current_state"
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit "ps2_rec:rec|current_state.done"
        Info: Encoded state bit "ps2_rec:rec|current_state.receive"
        Info: Encoded state bit "ps2_rec:rec|current_state.idle"
    Info: State "|keyboard_interface|ps2_rec:rec|current_state.idle" uses code string "000"
    Info: State "|keyboard_interface|ps2_rec:rec|current_state.receive" uses code string "011"
    Info: State "|keyboard_interface|ps2_rec:rec|current_state.done" uses code string "101"
Warning: The following bidir pins have no drivers
    Warning: Bidir "ps2d" has no driver
    Warning: Bidir "ps2c" has no driver
Info: Duplicate LATCH primitives merged into single LATCH primitive
    Info: Duplicate LATCH primitive "hex_to_seven:sev|dec_7seg_hex:d0|segment_data[2]" merged with LATCH primitive "hex_to_seven:sev|dec_7seg_hex:d0|segment_data[6]"
    Info: Duplicate LATCH primitive "hex_to_seven:sev|dec_7seg_hex:d0|segment_data[1]" merged with LATCH primitive "hex_to_seven:sev|dec_7seg_hex:d0|segment_data[6]"
    Info: Duplicate LATCH primitive "hex_to_seven:sev|dec_7seg_hex:d1|segment_data[5]" merged with LATCH primitive "hex_to_seven:sev|dec_7seg_hex:d0|segment_data[5]"
    Info: Duplicate LATCH primitive "hex_to_seven:sev|dec_7seg_hex:d1|segment_data[4]" merged with LATCH primitive "hex_to_seven:sev|dec_7seg_hex:d0|segment_data[5]"
    Info: Duplicate LATCH primitive "hex_to_seven:sev|dec_7seg_hex:d1|segment_data[3]" merged with LATCH primitive "hex_to_seven:sev|dec_7seg_hex:d0|segment_data[5]"
    Info: Duplicate LATCH primitive "hex_to_seven:sev|dec_7seg_hex:d0|segment_data[4]" merged with LATCH primitive "hex_to_seven:sev|dec_7seg_hex:d0|segment_data[5]"
    Info: Duplicate LATCH primitive "hex_to_seven:sev|dec_7seg_hex:d1|segment_data[0]" merged with LATCH primitive "hex_to_seven:sev|dec_7seg_hex:d0|segment_data[0]"
Info: Duplicate registers merged to single register
    Info (13350): Duplicate register "ps2_rec:rec|current_data[8]" merged to single register "ps2_rec:rec|current_data[1]"
Info: Duplicate LATCH primitives merged into single LATCH primitive
    Info: Duplicate LATCH primitive "hex_to_seven:sev|dec_7seg_hex:d0|segment_data[3]" merged with LATCH primitive "hex_to_seven:sev|dec_7seg_hex:d0|segment_data[5]"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "display[0]" is stuck at GND
    Warning (13410): Pin "display[4]" is stuck at GND
    Warning (13410): Pin "display[5]" is stuck at GND
    Warning (13410): Pin "display[7]" is stuck at GND
    Warning (13410): Pin "display[11]" is stuck at GND
    Warning (13410): Pin "display[12]" is stuck at GND
    Warning (13410): Pin "display[14]" is stuck at GND
    Warning (13410): Pin "display[15]" is stuck at GND
    Warning (13410): Pin "display[16]" is stuck at GND
    Warning (13410): Pin "display[17]" is stuck at GND
    Warning (13410): Pin "display[18]" is stuck at GND
    Warning (13410): Pin "display[19]" is stuck at GND
    Warning (13410): Pin "display[20]" is stuck at VCC
    Warning (13410): Pin "display[21]" is stuck at GND
    Warning (13410): Pin "display[22]" is stuck at GND
    Warning (13410): Pin "display[23]" is stuck at GND
    Warning (13410): Pin "display[24]" is stuck at GND
    Warning (13410): Pin "display[25]" is stuck at GND
    Warning (13410): Pin "display[26]" is stuck at GND
    Warning (13410): Pin "display[27]" is stuck at VCC
    Warning (13410): Pin "display[28]" is stuck at GND
    Warning (13410): Pin "display[29]" is stuck at GND
    Warning (13410): Pin "display[30]" is stuck at GND
    Warning (13410): Pin "display[31]" is stuck at GND
    Warning (13410): Pin "display[32]" is stuck at GND
    Warning (13410): Pin "display[33]" is stuck at GND
    Warning (13410): Pin "display[34]" is stuck at VCC
    Warning (13410): Pin "display[35]" is stuck at GND
    Warning (13410): Pin "display[36]" is stuck at GND
    Warning (13410): Pin "display[37]" is stuck at GND
    Warning (13410): Pin "display[38]" is stuck at GND
    Warning (13410): Pin "display[39]" is stuck at GND
    Warning (13410): Pin "display[40]" is stuck at GND
    Warning (13410): Pin "display[41]" is stuck at VCC
    Warning (13410): Pin "display[42]" is stuck at GND
    Warning (13410): Pin "display[43]" is stuck at GND
    Warning (13410): Pin "display[44]" is stuck at GND
    Warning (13410): Pin "display[45]" is stuck at GND
    Warning (13410): Pin "display[46]" is stuck at GND
    Warning (13410): Pin "display[47]" is stuck at GND
    Warning (13410): Pin "display[48]" is stuck at VCC
    Warning (13410): Pin "display[49]" is stuck at VCC
    Warning (13410): Pin "display[50]" is stuck at GND
    Warning (13410): Pin "display[51]" is stuck at GND
    Warning (13410): Pin "display[52]" is stuck at VCC
    Warning (13410): Pin "display[53]" is stuck at VCC
    Warning (13410): Pin "display[54]" is stuck at GND
    Warning (13410): Pin "display[55]" is stuck at GND
Info: 6 registers lost all their fanouts during netlist optimizations. The first 6 are displayed below.
    Info: Register "ps2_rec:rec|current_data[10]" lost all its fanouts during netlist optimizations.
    Info: Register "ps2_rec:rec|current_data[9]" lost all its fanouts during netlist optimizations.
    Info: Register "shift_detector:shft|shift" lost all its fanouts during netlist optimizations.
    Info: Register "shift_detector:shft|cur_state.down" lost all its fanouts during netlist optimizations.
    Info: Register "shift_detector:shft|cur_state.break" lost all its fanouts during netlist optimizations.
    Info: Register "shift_detector:shft|cur_state.up" lost all its fanouts during netlist optimizations.
Info: Implemented 98 device resources after synthesis - the final resource count might be different
    Info: Implemented 3 input pins
    Info: Implemented 56 output pins
    Info: Implemented 2 bidirectional pins
    Info: Implemented 37 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 89 warnings
    Info: Peak virtual memory: 226 megabytes
    Info: Processing ended: Thu Oct 20 13:43:29 2011
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:05


