Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\GitHub\3d_printer\btn_led\hps_system.qsys --block-symbol-file --output-directory=D:\GitHub\3d_printer\btn_led\hps_system --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading btn_led/hps_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 18.1]
Progress: Parameterizing module hps_0
Progress: Adding keys [altera_avalon_pio 18.1]
Progress: Parameterizing module keys
Progress: Adding leds [altera_avalon_pio 18.1]
Progress: Parameterizing module leds
Progress: Adding sw [altera_avalon_pio 18.1]
Progress: Parameterizing module sw
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: hps_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: hps_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_system.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Info: hps_system.keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: hps_system.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: hps_system.hps_0: hps_0.h2f_mpu_events must be exported, or connected to a matching conduit.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\GitHub\3d_printer\btn_led\hps_system.qsys --synthesis=VERILOG --output-directory=D:\GitHub\3d_printer\btn_led\hps_system\synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading btn_led/hps_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 18.1]
Progress: Parameterizing module hps_0
Progress: Adding keys [altera_avalon_pio 18.1]
Progress: Parameterizing module keys
Progress: Adding leds [altera_avalon_pio 18.1]
Progress: Parameterizing module leds
Progress: Adding sw [altera_avalon_pio 18.1]
Progress: Parameterizing module sw
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: hps_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: hps_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_system.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Info: hps_system.keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: hps_system.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: hps_system.hps_0: hps_0.h2f_mpu_events must be exported, or connected to a matching conduit.
Info: hps_system: Generating hps_system "hps_system" for QUARTUS_SYNTH
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Info: hps_0: "hps_system" instantiated altera_hps "hps_0"
Info: keys: Starting RTL generation for module 'hps_system_keys'
Info: keys:   Generation command is [exec D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_system_keys --dir=C:/Users/ISM/AppData/Local/Temp/alt7869_6457226118089732479.dir/0002_keys_gen/ --quartus_dir=D:/programms/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ISM/AppData/Local/Temp/alt7869_6457226118089732479.dir/0002_keys_gen//hps_system_keys_component_configuration.pl  --do_build_sim=0  ]
Info: keys: Done RTL generation for module 'hps_system_keys'
Info: keys: "hps_system" instantiated altera_avalon_pio "keys"
Info: leds: Starting RTL generation for module 'hps_system_leds'
Info: leds:   Generation command is [exec D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_system_leds --dir=C:/Users/ISM/AppData/Local/Temp/alt7869_6457226118089732479.dir/0003_leds_gen/ --quartus_dir=D:/programms/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ISM/AppData/Local/Temp/alt7869_6457226118089732479.dir/0003_leds_gen//hps_system_leds_component_configuration.pl  --do_build_sim=0  ]
Info: leds: Done RTL generation for module 'hps_system_leds'
Info: leds: "hps_system" instantiated altera_avalon_pio "leds"
Info: sw: Starting RTL generation for module 'hps_system_sw'
Info: sw:   Generation command is [exec D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_system_sw --dir=C:/Users/ISM/AppData/Local/Temp/alt7869_6457226118089732479.dir/0004_sw_gen/ --quartus_dir=D:/programms/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ISM/AppData/Local/Temp/alt7869_6457226118089732479.dir/0004_sw_gen//hps_system_sw_component_configuration.pl  --do_build_sim=0  ]
Info: sw: Done RTL generation for module 'hps_system_sw'
Info: sw: "hps_system" instantiated altera_avalon_pio "sw"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "hps_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "hps_system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Error: Generation stopped, 37 or more modules remaining
Info: hps_system: Done "hps_system" with 23 modules, 11 files
Error: qsys-generate failed with exit code 1: 1 Error, 3 Warnings
Info: Stopping: Create HDL design files for synthesis
