{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670820603904 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670820603905 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 11 20:50:03 2022 " "Processing started: Sun Dec 11 20:50:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670820603905 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670820603905 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RockPaperScissor -c RockPaperScissor " "Command: quartus_map --read_settings_files=on --write_settings_files=off RockPaperScissor -c RockPaperScissor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670820603906 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670820605031 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670820605031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rockpaperscissorcases.v 1 1 " "Found 1 design units, including 1 entities, in source file rockpaperscissorcases.v" { { "Info" "ISGN_ENTITY_NAME" "1 RockPaperScissorCases " "Found entity 1: RockPaperScissorCases" {  } { { "RockPaperScissorCases.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/RockPaperScissorCases.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670820622936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670820622936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scoreboard.v 1 1 " "Found 1 design units, including 1 entities, in source file scoreboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 scoreboard " "Found entity 1: scoreboard" {  } { { "scoreboard.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/scoreboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670820622944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670820622944 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rockpaperscissor.v 1 1 " "Using design file rockpaperscissor.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RockPaperScissor " "Found entity 1: RockPaperScissor" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670820623101 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670820623101 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RockPaperScissor " "Elaborating entity \"RockPaperScissor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670820623107 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rockpaperscissor.v(99) " "Verilog HDL assignment warning at rockpaperscissor.v(99): truncated value with size 32 to match size of target (8)" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670820623112 "|RockPaperScissor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rockpaperscissor.v(150) " "Verilog HDL assignment warning at rockpaperscissor.v(150): truncated value with size 32 to match size of target (4)" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670820623114 "|RockPaperScissor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rockpaperscissor.v(155) " "Verilog HDL assignment warning at rockpaperscissor.v(155): truncated value with size 32 to match size of target (4)" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670820623115 "|RockPaperScissor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rockpaperscissor.v(160) " "Verilog HDL assignment warning at rockpaperscissor.v(160): truncated value with size 32 to match size of target (4)" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670820623115 "|RockPaperScissor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rockpaperscissor.v(165) " "Verilog HDL assignment warning at rockpaperscissor.v(165): truncated value with size 32 to match size of target (4)" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670820623115 "|RockPaperScissor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rockpaperscissor.v(170) " "Verilog HDL assignment warning at rockpaperscissor.v(170): truncated value with size 32 to match size of target (4)" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670820623115 "|RockPaperScissor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rockpaperscissor.v(179) " "Verilog HDL assignment warning at rockpaperscissor.v(179): truncated value with size 32 to match size of target (4)" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670820623116 "|RockPaperScissor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rockpaperscissor.v(184) " "Verilog HDL assignment warning at rockpaperscissor.v(184): truncated value with size 32 to match size of target (4)" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670820623116 "|RockPaperScissor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rockpaperscissor.v(189) " "Verilog HDL assignment warning at rockpaperscissor.v(189): truncated value with size 32 to match size of target (4)" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670820623117 "|RockPaperScissor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rockpaperscissor.v(194) " "Verilog HDL assignment warning at rockpaperscissor.v(194): truncated value with size 32 to match size of target (4)" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670820623117 "|RockPaperScissor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rockpaperscissor.v(199) " "Verilog HDL assignment warning at rockpaperscissor.v(199): truncated value with size 32 to match size of target (4)" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670820623118 "|RockPaperScissor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rockpaperscissor.v(208) " "Verilog HDL assignment warning at rockpaperscissor.v(208): truncated value with size 32 to match size of target (4)" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670820623118 "|RockPaperScissor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rockpaperscissor.v(213) " "Verilog HDL assignment warning at rockpaperscissor.v(213): truncated value with size 32 to match size of target (4)" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670820623118 "|RockPaperScissor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rockpaperscissor.v(218) " "Verilog HDL assignment warning at rockpaperscissor.v(218): truncated value with size 32 to match size of target (4)" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670820623119 "|RockPaperScissor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rockpaperscissor.v(223) " "Verilog HDL assignment warning at rockpaperscissor.v(223): truncated value with size 32 to match size of target (4)" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670820623119 "|RockPaperScissor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rockpaperscissor.v(228) " "Verilog HDL assignment warning at rockpaperscissor.v(228): truncated value with size 32 to match size of target (4)" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670820623119 "|RockPaperScissor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rockpaperscissor.v(237) " "Verilog HDL assignment warning at rockpaperscissor.v(237): truncated value with size 32 to match size of target (4)" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670820623119 "|RockPaperScissor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rockpaperscissor.v(242) " "Verilog HDL assignment warning at rockpaperscissor.v(242): truncated value with size 32 to match size of target (4)" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670820623121 "|RockPaperScissor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rockpaperscissor.v(247) " "Verilog HDL assignment warning at rockpaperscissor.v(247): truncated value with size 32 to match size of target (4)" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670820623121 "|RockPaperScissor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rockpaperscissor.v(252) " "Verilog HDL assignment warning at rockpaperscissor.v(252): truncated value with size 32 to match size of target (4)" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670820623121 "|RockPaperScissor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rockpaperscissor.v(257) " "Verilog HDL assignment warning at rockpaperscissor.v(257): truncated value with size 32 to match size of target (4)" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670820623122 "|RockPaperScissor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 rockpaperscissor.v(273) " "Verilog HDL assignment warning at rockpaperscissor.v(273): truncated value with size 32 to match size of target (9)" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670820623123 "|RockPaperScissor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rockpaperscissor.v(283) " "Verilog HDL assignment warning at rockpaperscissor.v(283): truncated value with size 32 to match size of target (8)" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670820623124 "|RockPaperScissor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR rockpaperscissor.v(14) " "Output port \"DRAM_ADDR\" at rockpaperscissor.v(14) has no driver" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670820623128 "|RockPaperScissor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA rockpaperscissor.v(15) " "Output port \"DRAM_BA\" at rockpaperscissor.v(15) has no driver" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670820623129 "|RockPaperScissor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N rockpaperscissor.v(16) " "Output port \"DRAM_CAS_N\" at rockpaperscissor.v(16) has no driver" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670820623130 "|RockPaperScissor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE rockpaperscissor.v(17) " "Output port \"DRAM_CKE\" at rockpaperscissor.v(17) has no driver" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670820623130 "|RockPaperScissor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK rockpaperscissor.v(18) " "Output port \"DRAM_CLK\" at rockpaperscissor.v(18) has no driver" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670820623130 "|RockPaperScissor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N rockpaperscissor.v(19) " "Output port \"DRAM_CS_N\" at rockpaperscissor.v(19) has no driver" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670820623130 "|RockPaperScissor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM rockpaperscissor.v(21) " "Output port \"DRAM_LDQM\" at rockpaperscissor.v(21) has no driver" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670820623130 "|RockPaperScissor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N rockpaperscissor.v(22) " "Output port \"DRAM_RAS_N\" at rockpaperscissor.v(22) has no driver" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670820623130 "|RockPaperScissor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM rockpaperscissor.v(23) " "Output port \"DRAM_UDQM\" at rockpaperscissor.v(23) has no driver" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670820623130 "|RockPaperScissor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N rockpaperscissor.v(24) " "Output port \"DRAM_WE_N\" at rockpaperscissor.v(24) has no driver" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670820623130 "|RockPaperScissor"}
{ "Warning" "WSGN_SEARCH_FILE" "clockdivider100.v 1 1 " "Using design file clockdivider100.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider100 " "Found entity 1: ClockDivider100" {  } { { "clockdivider100.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/clockdivider100.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670820623218 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670820623218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider100 ClockDivider100:CLK_MUT " "Elaborating entity \"ClockDivider100\" for hierarchy \"ClockDivider100:CLK_MUT\"" {  } { { "rockpaperscissor.v" "CLK_MUT" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670820623218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RockPaperScissorCases RockPaperScissorCases:Cases_MUT " "Elaborating entity \"RockPaperScissorCases\" for hierarchy \"RockPaperScissorCases:Cases_MUT\"" {  } { { "rockpaperscissor.v" "Cases_MUT" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670820623226 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670820625032 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670820625032 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670820625032 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670820625032 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670820625032 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670820625032 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670820625032 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670820625032 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670820625032 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670820625032 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670820625032 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670820625032 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670820625032 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670820625032 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670820625032 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670820625032 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670820625032 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670820625032 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670820625032 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670820625032 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670820625032 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670820625032 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670820625032 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670820625032 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670820625032 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670820625032 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670820625032 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670820625032 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670820625032 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670820625032 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670820625032 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670820625032 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1670820625032 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1670820625032 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670820625637 "|RockPaperScissor|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670820625637 "|RockPaperScissor|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670820625637 "|RockPaperScissor|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670820625637 "|RockPaperScissor|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670820625637 "|RockPaperScissor|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670820625637 "|RockPaperScissor|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670820625637 "|RockPaperScissor|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670820625637 "|RockPaperScissor|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670820625637 "|RockPaperScissor|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670820625637 "|RockPaperScissor|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670820625637 "|RockPaperScissor|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670820625637 "|RockPaperScissor|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670820625637 "|RockPaperScissor|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670820625637 "|RockPaperScissor|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670820625637 "|RockPaperScissor|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670820625637 "|RockPaperScissor|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670820625637 "|RockPaperScissor|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670820625637 "|RockPaperScissor|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670820625637 "|RockPaperScissor|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670820625637 "|RockPaperScissor|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670820625637 "|RockPaperScissor|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670820625637 "|RockPaperScissor|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670820625637 "|RockPaperScissor|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670820625637 "|RockPaperScissor|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670820625637 "|RockPaperScissor|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670820625637 "|RockPaperScissor|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670820625637 "|RockPaperScissor|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670820625637 "|RockPaperScissor|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670820625637 "|RockPaperScissor|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670820625637 "|RockPaperScissor|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670820625637 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670820625818 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670820627660 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670820627660 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670820627819 "|RockPaperScissor|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670820627819 "|RockPaperScissor|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670820627819 "|RockPaperScissor|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670820627819 "|RockPaperScissor|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670820627819 "|RockPaperScissor|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670820627819 "|RockPaperScissor|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "rockpaperscissor.v" "" { Text "C:/Users/dsica/OneDrive/Escritorio/Embedded/fpgaProjects/RockPaperScissor/rockpaperscissor.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670820627819 "|RockPaperScissor|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1670820627819 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "431 " "Implemented 431 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670820627821 ""} { "Info" "ICUT_CUT_TM_OPINS" "81 " "Implemented 81 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670820627821 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1670820627821 ""} { "Info" "ICUT_CUT_TM_LCELLS" "302 " "Implemented 302 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670820627821 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670820627821 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 109 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 109 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670820627887 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 11 20:50:27 2022 " "Processing ended: Sun Dec 11 20:50:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670820627887 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670820627887 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670820627887 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670820627887 ""}
