$date
	Sat May 03 19:30:07 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module reg_file_tb $end
$var wire 36 ! w_rs1_data [35:0] $end
$var wire 36 " w_rs2_data [35:0] $end
$var reg 1 # r_clk $end
$var reg 2 $ r_rd [1:0] $end
$var reg 2 % r_rs1 [1:0] $end
$var reg 2 & r_rs2 [1:0] $end
$var reg 1 ' r_rst $end
$var reg 36 ( r_wdata [35:0] $end
$var reg 1 ) r_wen $end
$scope module dut $end
$var wire 1 * i_clk $end
$var wire 2 + i_rd [1:0] $end
$var wire 2 , i_rs1 [1:0] $end
$var wire 2 - i_rs2 [1:0] $end
$var wire 1 . i_rst $end
$var wire 36 / i_wdata [35:0] $end
$var wire 1 0 i_wen $end
$var integer 32 1 i [31:0] $end
$var reg 36 2 o_rs1_data [35:0] $end
$var reg 36 3 o_rs2_data [35:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 3
bx 2
b0 1
x0
bx /
x.
bx -
bx ,
bx +
x*
x)
bx (
x'
bx &
bx %
bx $
x#
bx "
bx !
$end
#50000
1'
1.
1#
1*
#100000
0#
0*
#150000
b0 3
b0 "
b0 2
b0 !
0'
0.
b100 1
1#
1*
#200000
0#
0*
#250000
b10001 (
b10001 /
1)
10
1#
1*
#300000
0#
0*
#350000
b10001 3
b10001 "
b10001 2
b10001 !
1#
1*
#400000
0#
0*
#450000
b0 2
b0 !
b100010 (
b100010 /
b1 %
b1 ,
b1 $
b1 +
1#
1*
#500000
0#
0*
#550000
b110011 (
b110011 /
b10 %
b10 ,
b10 $
b10 +
1#
1*
#600000
0#
0*
#650000
b100100011010001010110011110001001 (
b100100011010001010110011110001001 /
b11 %
b11 ,
b11 $
b11 +
1#
1*
#700000
0#
0*
#750000
b100100011010001010110011110001001 2
b100100011010001010110011110001001 !
b10101010101 (
b10101010101 /
0)
00
1#
1*
#800000
0#
0*
#850000
1#
1*
#900000
0#
0*
#950000
1'
1.
1#
1*
#1000000
0#
0*
#1050000
b0 3
b0 "
b0 2
b0 !
0'
0.
b100 1
1#
1*
#1100000
0#
0*
#1150000
b0 %
b0 ,
1#
1*
#1200000
0#
0*
#1250000
b1 &
b1 -
b1 %
b1 ,
1#
1*
#1300000
0#
0*
#1350000
b10 &
b10 -
b10 %
b10 ,
1#
1*
#1400000
0#
0*
#1450000
b11 &
b11 -
b11 %
b11 ,
1#
1*
#1500000
0#
0*
#1550000
1#
1*
