{"vcs1":{"timestamp_begin":1731421613.640625027, "rt":3.40, "ut":0.96, "st":0.26}}
{"vcselab":{"timestamp_begin":1731421617.108292457, "rt":2.04, "ut":0.30, "st":0.18}}
{"link":{"timestamp_begin":1731421619.234755343, "rt":0.42, "ut":0.16, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731421612.974592956}
{"VCS_COMP_START_TIME": 1731421612.974592956}
{"VCS_COMP_END_TIME": 1731421662.920572139}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 336656}}
{"stitch_vcselab": {"peak_mem": 231592}}
