$date
	Mon May 20 15:31:41 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mac_6_top_formal_verification_random_tb $end
$var wire 1 ! out_5__gfpga $end
$var wire 1 " out_5__bench $end
$var wire 1 # out_4__gfpga $end
$var wire 1 $ out_4__bench $end
$var wire 1 % out_3__gfpga $end
$var wire 1 & out_3__bench $end
$var wire 1 ' out_2__gfpga $end
$var wire 1 ( out_2__bench $end
$var wire 1 ) out_1__gfpga $end
$var wire 1 * out_1__bench $end
$var wire 1 + out_0__gfpga $end
$var wire 1 , out_0__bench $end
$var reg 1 - a_0_ $end
$var reg 1 . a_1_ $end
$var reg 1 / a_2_ $end
$var reg 1 0 a_3_ $end
$var reg 1 1 a_4_ $end
$var reg 1 2 a_5_ $end
$var reg 1 3 b_0_ $end
$var reg 1 4 b_1_ $end
$var reg 1 5 b_2_ $end
$var reg 1 6 b_3_ $end
$var reg 1 7 b_4_ $end
$var reg 1 8 b_5_ $end
$var reg 1 9 c_0_ $end
$var reg 1 : c_1_ $end
$var reg 1 ; c_2_ $end
$var reg 1 < c_3_ $end
$var reg 1 = c_4_ $end
$var reg 1 > c_5_ $end
$var reg 1 ? clk $end
$var reg 1 @ out_0__flag $end
$var reg 1 A out_1__flag $end
$var reg 1 B out_2__flag $end
$var reg 1 C out_3__flag $end
$var reg 1 D out_4__flag $end
$var reg 1 E out_5__flag $end
$var reg 1 F sim_start $end
$var integer 32 G nb_error [31:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 G
0F
0E
0D
0C
0B
0A
0@
0?
1>
0=
0<
1;
1:
09
18
17
06
15
14
03
12
01
10
1/
0.
1-
0,
0+
0*
0)
1(
1'
0&
0%
0$
0#
1"
1!
$end
#1000
1?
#2000
1%
1)
1'
1#
1!
0+
1&
1*
1$
1=
19
08
05
13
11
0?
#3000
1?
#4000
1+
1%
0'
0#
0!
1)
0"
0$
0(
1,
0>
0=
0;
0:
18
07
03
00
0?
#5000
1?
#6000
0%
1#
0'
0!
1)
1$
0&
0"
1:
16
02
01
10
0/
0-
0?
#7000
1?
#8000
1#
1%
0!
0)
0+
1$
0"
1&
0*
0,
1>
1=
1<
0:
09
06
04
11
1.
1-
0?
#9000
1?
#10000
0%
0'
0#
1!
0&
1"
0$
0(
0>
0=
1;
13
00
1/
0.
0-
0?
#11000
1?
#12000
1'
0#
0!
1%
1)
1(
0"
0$
1*
1&
0<
08
17
16
10
0/
1.
0?
#13000
1?
#14000
0'
1%
0)
0!
0#
0+
0(
0"
0$
0*
1&
1>
1<
19
00
1-
0?
#15000
1?
#16000
0!
1%
1'
0#
0)
0"
1(
0;
1:
15
14
12
10
1/
0?
#17000
1?
#18000
0#
1'
1!
0%
0)
0$
1"
0&
0<
05
04
01
0/
0.
0?
#19000
1?
#20000
0?
