In archive /home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//liblldCommon.a_clang_-O2:

Args.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3lld4args13getCGOptLevelEi>:
   0:	cmp	w0, #0x3
   4:	b.eq	10 <_ZN3lld4args13getCGOptLevelEi+0x10>  // b.none
   8:	b.ge	14 <_ZN3lld4args13getCGOptLevelEi+0x14>  // b.tcont
   c:	mov	w0, #0x2                   	// #2
  10:	ret
  14:	stp	x29, x30, [sp, #-16]!
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
  20:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
  24:	adrp	x3, 0 <_ZN3lld4args13getCGOptLevelEi>
  28:	add	x0, x0, #0x0
  2c:	add	x1, x1, #0x0
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x19                  	// #25
  38:	bl	0 <__assert_fail>

000000000000003c <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl>:
  3c:	sub	sp, sp, #0xb0
  40:	stp	x29, x30, [sp, #128]
  44:	str	x21, [sp, #144]
  48:	stp	x20, x19, [sp, #160]
  4c:	add	x29, sp, #0x80
  50:	mov	x21, x2
  54:	mov	x20, x0
  58:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
  5c:	cbz	x0, 1ec <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x1b0>
  60:	ldr	w8, [x0, #56]
  64:	mov	x19, x0
  68:	cbz	w8, 204 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x1c8>
  6c:	ldr	x8, [x19, #48]
  70:	ldr	x21, [x8]
  74:	cbz	x21, 88 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x4c>
  78:	mov	x0, x21
  7c:	bl	0 <strlen>
  80:	mov	x1, x0
  84:	b	8c <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x50>
  88:	mov	x1, xzr
  8c:	sub	x3, x29, #0x30
  90:	mov	w2, #0xa                   	// #10
  94:	mov	x0, x21
  98:	bl	0 <_ZN4llvm18getAsSignedIntegerENS_9StringRefEjRx>
  9c:	tbz	w0, #0, 188 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x14c>
  a0:	ldr	w8, [x19, #40]
  a4:	ldr	w9, [x20, #192]
  a8:	cmp	w9, w8
  ac:	b.ls	224 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x1e8>  // b.plast
  b0:	ldr	x9, [x20, #184]
  b4:	ldr	x0, [x9, x8, lsl #3]
  b8:	stur	x0, [x29, #-16]
  bc:	cbz	x0, c4 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x88>
  c0:	bl	0 <strlen>
  c4:	adrp	x10, 0 <_ZN3lld4args13getCGOptLevelEi>
  c8:	mov	w8, #0x305                 	// #773
  cc:	sub	x9, x29, #0x10
  d0:	add	x10, x10, #0x0
  d4:	stur	x0, [x29, #-8]
  d8:	strh	w8, [sp, #40]
  dc:	stp	x9, x10, [sp, #24]
  e0:	ldr	w8, [x19, #56]
  e4:	cbz	w8, 204 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x1c8>
  e8:	ldr	x8, [x19, #48]
  ec:	ldr	x9, [x8]
  f0:	adrp	x8, 0 <_ZN3lld4args13getCGOptLevelEi>
  f4:	add	x8, x8, #0x0
  f8:	ldrb	w10, [x9]
  fc:	cbz	w10, 190 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x154>
 100:	add	x10, sp, #0x18
 104:	mov	w11, #0x302                 	// #770
 108:	mov	w12, #0x103                 	// #259
 10c:	stp	x10, x9, [sp, #48]
 110:	mov	w9, #0x2                   	// #2
 114:	stp	x8, xzr, [sp]
 118:	strh	w11, [sp, #64]
 11c:	strh	w12, [sp, #16]
 120:	ldrb	w10, [sp, #65]
 124:	ldr	x11, [sp, #48]
 128:	mov	w12, #0x2                   	// #2
 12c:	add	x13, sp, #0x30
 130:	cmp	w10, #0x1
 134:	csel	w10, w9, w12, eq  // eq = none
 138:	mov	w14, #0x3                   	// #3
 13c:	csel	x9, x11, x13, eq  // eq = none
 140:	cmp	w10, #0x2
 144:	stp	x9, x8, [x29, #-48]
 148:	sturb	w10, [x29, #-32]
 14c:	sturb	w14, [x29, #-31]
 150:	b.ne	1dc <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x1a0>  // b.any
 154:	ldrb	w8, [x9, #16]
 158:	cbz	w8, 168 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x12c>
 15c:	ldrb	w8, [x9, #17]
 160:	cmp	w8, #0x1
 164:	b.ne	1dc <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x1a0>  // b.any
 168:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 16c:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
 170:	adrp	x3, 0 <_ZN3lld4args13getCGOptLevelEi>
 174:	add	x0, x0, #0x0
 178:	add	x1, x1, #0x0
 17c:	add	x3, x3, #0x0
 180:	mov	w2, #0xb8                  	// #184
 184:	bl	0 <__assert_fail>
 188:	ldur	x21, [x29, #-48]
 18c:	b	1ec <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x1b0>
 190:	ldr	x9, [sp, #40]
 194:	ldur	q0, [sp, #24]
 198:	mov	w10, #0x103                 	// #259
 19c:	stp	x8, xzr, [sp]
 1a0:	str	x9, [sp, #64]
 1a4:	and	w9, w9, #0xff
 1a8:	cmp	w9, #0x1
 1ac:	str	q0, [sp, #48]
 1b0:	strh	w10, [sp, #16]
 1b4:	b.eq	1cc <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x190>  // b.none
 1b8:	cbnz	w9, 120 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0xe4>
 1bc:	mov	w8, #0x100                 	// #256
 1c0:	stp	xzr, xzr, [x29, #-48]
 1c4:	sturh	w8, [x29, #-32]
 1c8:	b	1dc <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x1a0>
 1cc:	ldr	q0, [sp]
 1d0:	ldr	x8, [sp, #16]
 1d4:	stur	q0, [x29, #-48]
 1d8:	stur	x8, [x29, #-32]
 1dc:	bl	0 <_ZN3lld12errorHandlerEv>
 1e0:	sub	x1, x29, #0x30
 1e4:	bl	0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
 1e8:	mov	x21, xzr
 1ec:	mov	x0, x21
 1f0:	ldp	x20, x19, [sp, #160]
 1f4:	ldr	x21, [sp, #144]
 1f8:	ldp	x29, x30, [sp, #128]
 1fc:	add	sp, sp, #0xb0
 200:	ret
 204:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 208:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
 20c:	adrp	x3, 0 <_ZN3lld4args13getCGOptLevelEi>
 210:	add	x0, x0, #0x0
 214:	add	x1, x1, #0x0
 218:	add	x3, x3, #0x0
 21c:	mov	w2, #0x99                  	// #153
 220:	bl	0 <__assert_fail>
 224:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 228:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
 22c:	adrp	x3, 0 <_ZN3lld4args13getCGOptLevelEi>
 230:	add	x0, x0, #0x0
 234:	add	x1, x1, #0x0
 238:	add	x3, x3, #0x0
 23c:	mov	w2, #0x95                  	// #149
 240:	bl	0 <__assert_fail>

0000000000000244 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi>:
 244:	sub	sp, sp, #0x60
 248:	stp	x29, x30, [sp, #16]
 24c:	str	x25, [sp, #32]
 250:	stp	x24, x23, [sp, #48]
 254:	stp	x22, x21, [sp, #64]
 258:	stp	x20, x19, [sp, #80]
 25c:	add	x29, sp, #0x10
 260:	mov	w19, w1
 264:	str	w1, [sp]
 268:	mov	x1, sp
 26c:	mov	w2, #0x1                   	// #1
 270:	mov	x21, x0
 274:	mov	x20, x8
 278:	stp	xzr, xzr, [x8]
 27c:	str	xzr, [x8, #16]
 280:	bl	0 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE>
 284:	ldr	x23, [x21, #8]
 288:	lsr	x24, x0, #32
 28c:	and	x8, x0, #0xffffffff
 290:	cmp	x8, x24
 294:	add	x22, x23, w0, uxtw #3
 298:	b.eq	2d0 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x8c>  // b.none
 29c:	lsl	x9, x24, #3
 2a0:	mov	w21, w19
 2a4:	sub	x25, x9, x8, lsl #3
 2a8:	b	2b8 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x74>
 2ac:	subs	x25, x25, #0x8
 2b0:	add	x22, x22, #0x8
 2b4:	b.eq	370 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x12c>  // b.none
 2b8:	cbz	w19, 2ac <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x68>
 2bc:	ldr	x0, [x22]
 2c0:	cbz	x0, 2ac <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x68>
 2c4:	mov	x1, x21
 2c8:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
 2cc:	tbz	w0, #0, 2ac <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x68>
 2d0:	add	x23, x23, x24, lsl #3
 2d4:	cmp	x22, x23
 2d8:	b.eq	370 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x12c>  // b.none
 2dc:	mov	w21, w19
 2e0:	ldr	x8, [x22]
 2e4:	ldr	w9, [x8, #56]
 2e8:	cbz	w9, 38c <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x148>
 2ec:	ldr	x8, [x8, #48]
 2f0:	ldr	x0, [x8]
 2f4:	str	x0, [sp]
 2f8:	cbz	x0, 300 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0xbc>
 2fc:	bl	0 <strlen>
 300:	ldp	x1, x8, [x20, #8]
 304:	str	x0, [sp, #8]
 308:	cmp	x1, x8
 30c:	b.eq	328 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0xe4>  // b.none
 310:	ldr	q0, [sp]
 314:	str	q0, [x1]
 318:	ldr	x8, [x20, #8]
 31c:	add	x8, x8, #0x10
 320:	str	x8, [x20, #8]
 324:	b	334 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0xf0>
 328:	mov	x2, sp
 32c:	mov	x0, x20
 330:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 334:	add	x22, x22, #0x8
 338:	cmp	x22, x23
 33c:	b.ne	350 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x10c>  // b.any
 340:	b	370 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x12c>
 344:	add	x22, x22, #0x8
 348:	cmp	x23, x22
 34c:	b.eq	370 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x12c>  // b.none
 350:	cbz	w19, 344 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x100>
 354:	ldr	x0, [x22]
 358:	cbz	x0, 344 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x100>
 35c:	mov	x1, x21
 360:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
 364:	tbz	w0, #0, 344 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x100>
 368:	cmp	x23, x22
 36c:	b.ne	2e0 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x9c>  // b.any
 370:	ldp	x20, x19, [sp, #80]
 374:	ldp	x22, x21, [sp, #64]
 378:	ldp	x24, x23, [sp, #48]
 37c:	ldr	x25, [sp, #32]
 380:	ldp	x29, x30, [sp, #16]
 384:	add	sp, sp, #0x60
 388:	ret
 38c:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 390:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
 394:	adrp	x3, 0 <_ZN3lld4args13getCGOptLevelEi>
 398:	add	x0, x0, #0x0
 39c:	add	x1, x1, #0x0
 3a0:	add	x3, x3, #0x0
 3a4:	mov	w2, #0x99                  	// #153
 3a8:	bl	0 <__assert_fail>

00000000000003ac <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm>:
 3ac:	sub	sp, sp, #0xe0
 3b0:	stp	x29, x30, [sp, #128]
 3b4:	str	x27, [sp, #144]
 3b8:	stp	x26, x25, [sp, #160]
 3bc:	stp	x24, x23, [sp, #176]
 3c0:	stp	x22, x21, [sp, #192]
 3c4:	stp	x20, x19, [sp, #208]
 3c8:	add	x29, sp, #0x80
 3cc:	mov	w20, w1
 3d0:	stp	x2, x3, [x29, #-16]
 3d4:	stur	w1, [x29, #-48]
 3d8:	sub	x1, x29, #0x30
 3dc:	mov	w2, #0x1                   	// #1
 3e0:	mov	x19, x4
 3e4:	mov	x21, x0
 3e8:	bl	0 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE>
 3ec:	ldr	x8, [x21, #8]
 3f0:	lsr	x9, x0, #32
 3f4:	cmp	x9, w0, uxtw
 3f8:	add	x25, x8, x9, lsl #3
 3fc:	add	x24, x8, w0, uxtw #3
 400:	b.eq	430 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x84>  // b.none
 404:	mov	w21, w20
 408:	b	418 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x6c>
 40c:	sub	x25, x25, #0x8
 410:	cmp	x25, x24
 414:	b.eq	43c <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x90>  // b.none
 418:	cbz	w20, 40c <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x60>
 41c:	ldur	x0, [x25, #-8]
 420:	cbz	x0, 40c <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x60>
 424:	mov	x1, x21
 428:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
 42c:	tbz	w0, #0, 40c <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x60>
 430:	cmp	x24, x25
 434:	b.ne	448 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x9c>  // b.any
 438:	b	5a8 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x1fc>
 43c:	mov	x25, x24
 440:	cmp	x24, x25
 444:	b.eq	5a8 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x1fc>  // b.none
 448:	sub	x8, x29, #0x30
 44c:	mov	w21, w20
 450:	add	x26, x8, #0x10
 454:	mov	w27, #0x3d                  	// #61
 458:	b	468 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0xbc>
 45c:	mov	x25, x24
 460:	cmp	x24, x25
 464:	b.eq	5a8 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x1fc>  // b.none
 468:	ldr	x8, [x25, #-8]!
 46c:	ldr	w9, [x8, #56]
 470:	cbz	w9, 5cc <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x220>
 474:	ldr	x8, [x8, #48]
 478:	ldr	x0, [x8]
 47c:	str	x0, [sp, #56]
 480:	cbz	x0, 488 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0xdc>
 484:	bl	0 <strlen>
 488:	str	x0, [sp, #64]
 48c:	add	x0, sp, #0x38
 490:	add	x1, sp, #0x20
 494:	mov	w2, #0x1                   	// #1
 498:	mov	x3, xzr
 49c:	strb	w27, [sp, #32]
 4a0:	bl	0 <_ZNK4llvm9StringRef4findES0_m>
 4a4:	cmn	x0, #0x1
 4a8:	b.eq	4d4 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x128>  // b.none
 4ac:	mov	x8, x0
 4b0:	ldp	x0, x9, [sp, #56]
 4b4:	cmp	x9, x8
 4b8:	csel	x2, x9, x8, cc  // cc = lo, ul, last
 4bc:	csinc	x8, x9, x8, ls  // ls = plast
 4c0:	add	x23, x0, x8
 4c4:	sub	x22, x9, x8
 4c8:	stp	x0, x2, [x29, #-48]
 4cc:	stp	x23, x22, [x29, #-32]
 4d0:	b	4ec <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x140>
 4d4:	ldur	q0, [sp, #56]
 4d8:	mov	x22, xzr
 4dc:	mov	x23, xzr
 4e0:	stur	q0, [x29, #-48]
 4e4:	stp	xzr, xzr, [x26]
 4e8:	ldp	x0, x2, [x29, #-48]
 4ec:	ldur	x8, [x29, #-8]
 4f0:	cmp	x2, x8
 4f4:	b.ne	508 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x15c>  // b.any
 4f8:	cbz	x2, 53c <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x190>
 4fc:	ldur	x1, [x29, #-16]
 500:	bl	0 <bcmp>
 504:	cbz	w0, 53c <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x190>
 508:	cmp	x25, x24
 50c:	b.ne	520 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x174>  // b.any
 510:	b	460 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0xb4>
 514:	sub	x25, x25, #0x8
 518:	cmp	x25, x24
 51c:	b.eq	45c <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0xb0>  // b.none
 520:	cbz	w20, 514 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x168>
 524:	ldur	x0, [x25, #-8]
 528:	cbz	x0, 514 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x168>
 52c:	mov	x1, x21
 530:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
 534:	tbz	w0, #0, 514 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x168>
 538:	b	460 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0xb4>
 53c:	add	x3, sp, #0x38
 540:	mov	x0, x23
 544:	mov	x1, x22
 548:	mov	w2, wzr
 54c:	bl	0 <_ZN4llvm20getAsUnsignedIntegerENS_9StringRefEjRy>
 550:	tbz	w0, #0, 5a4 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x1f8>
 554:	mov	w8, #0x503                 	// #1283
 558:	adrp	x9, 0 <_ZN3lld4args13getCGOptLevelEi>
 55c:	add	x9, x9, #0x0
 560:	sub	x10, x29, #0x10
 564:	strh	w8, [sp, #24]
 568:	adrp	x8, 0 <_ZN3lld4args13getCGOptLevelEi>
 56c:	add	x11, sp, #0x8
 570:	add	x8, x8, #0x0
 574:	stp	x9, x10, [sp, #8]
 578:	mov	w9, #0x302                 	// #770
 57c:	stp	x11, x8, [sp, #32]
 580:	add	x8, sp, #0x20
 584:	strh	w9, [sp, #48]
 588:	mov	w9, #0x502                 	// #1282
 58c:	stp	x8, x26, [sp, #56]
 590:	strh	w9, [sp, #72]
 594:	bl	0 <_ZN3lld12errorHandlerEv>
 598:	add	x1, sp, #0x38
 59c:	bl	0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
 5a0:	b	5a8 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x1fc>
 5a4:	ldr	x19, [sp, #56]
 5a8:	mov	x0, x19
 5ac:	ldp	x20, x19, [sp, #208]
 5b0:	ldp	x22, x21, [sp, #192]
 5b4:	ldp	x24, x23, [sp, #176]
 5b8:	ldp	x26, x25, [sp, #160]
 5bc:	ldr	x27, [sp, #144]
 5c0:	ldp	x29, x30, [sp, #128]
 5c4:	add	sp, sp, #0xe0
 5c8:	ret
 5cc:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 5d0:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
 5d4:	adrp	x3, 0 <_ZN3lld4args13getCGOptLevelEi>
 5d8:	add	x0, x0, #0x0
 5dc:	add	x1, x1, #0x0
 5e0:	add	x3, x3, #0x0
 5e4:	mov	w2, #0x99                  	// #153
 5e8:	bl	0 <__assert_fail>

00000000000005ec <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE>:
 5ec:	sub	sp, sp, #0x70
 5f0:	stp	x29, x30, [sp, #48]
 5f4:	stp	x24, x23, [sp, #64]
 5f8:	stp	x22, x21, [sp, #80]
 5fc:	stp	x20, x19, [sp, #96]
 600:	add	x29, sp, #0x30
 604:	mov	x19, x8
 608:	add	x8, sp, #0x10
 60c:	add	x22, x8, #0x10
 610:	stp	x22, xzr, [sp, #16]
 614:	ldr	q0, [x0]
 618:	sub	x0, x29, #0x10
 61c:	add	x1, sp, #0x10
 620:	mov	w2, #0xa                   	// #10
 624:	mov	w3, #0xffffffff            	// #-1
 628:	mov	w4, #0x1                   	// #1
 62c:	stur	q0, [x29, #-16]
 630:	bl	0 <_ZNK4llvm9StringRef5splitERNS_15SmallVectorImplIS0_EEcib>
 634:	ldr	w8, [sp, #24]
 638:	ldr	x20, [sp, #16]
 63c:	stp	xzr, xzr, [x19]
 640:	str	xzr, [x19, #16]
 644:	cbz	w8, 714 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x128>
 648:	adrp	x21, 0 <_ZN3lld4args13getCGOptLevelEi>
 64c:	lsl	x23, x8, #4
 650:	add	x21, x21, #0x0
 654:	b	670 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x84>
 658:	mov	x2, sp
 65c:	mov	x0, x19
 660:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 664:	subs	x23, x23, #0x10
 668:	add	x20, x20, #0x10
 66c:	b.eq	710 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x124>  // b.none
 670:	ldr	q0, [x20]
 674:	mov	x0, sp
 678:	mov	w2, #0x6                   	// #6
 67c:	mov	x1, x21
 680:	mov	x3, xzr
 684:	str	q0, [sp]
 688:	bl	0 <_ZNK4llvm9StringRef17find_first_not_ofES0_m>
 68c:	ldp	x9, x8, [sp]
 690:	mov	w2, #0x6                   	// #6
 694:	mov	x3, #0xffffffffffffffff    	// #-1
 698:	mov	x1, x21
 69c:	cmp	x0, x8
 6a0:	csel	x10, x0, x8, cc  // cc = lo, ul, last
 6a4:	add	x9, x9, x10
 6a8:	sub	x24, x8, x10
 6ac:	sub	x0, x29, #0x10
 6b0:	stp	x9, x24, [x29, #-16]
 6b4:	bl	0 <_ZNK4llvm9StringRef16find_last_not_ofES0_m>
 6b8:	ldur	x8, [x29, #-8]
 6bc:	add	x9, x0, #0x1
 6c0:	cmp	x9, x8
 6c4:	csinc	x9, x8, x0, cs  // cs = hs, nlast
 6c8:	sub	x9, x24, x9
 6cc:	subs	x9, x8, x9
 6d0:	b.cc	73c <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x150>  // b.lo, b.ul, b.last
 6d4:	ldur	x8, [x29, #-16]
 6d8:	stp	x8, x9, [sp]
 6dc:	b.eq	664 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x78>  // b.none
 6e0:	ldrb	w8, [x8]
 6e4:	cmp	w8, #0x23
 6e8:	b.eq	664 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x78>  // b.none
 6ec:	ldp	x1, x8, [x19, #8]
 6f0:	cmp	x1, x8
 6f4:	b.eq	658 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x6c>  // b.none
 6f8:	ldr	q0, [sp]
 6fc:	str	q0, [x1]
 700:	ldr	x8, [x19, #8]
 704:	add	x8, x8, #0x10
 708:	str	x8, [x19, #8]
 70c:	b	664 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x78>
 710:	ldr	x20, [sp, #16]
 714:	cmp	x20, x22
 718:	b.eq	724 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x138>  // b.none
 71c:	mov	x0, x20
 720:	bl	0 <free>
 724:	ldp	x20, x19, [sp, #96]
 728:	ldp	x22, x21, [sp, #80]
 72c:	ldp	x24, x23, [sp, #64]
 730:	ldp	x29, x30, [sp, #48]
 734:	add	sp, sp, #0x70
 738:	ret
 73c:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 740:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
 744:	adrp	x3, 0 <_ZN3lld4args13getCGOptLevelEi>
 748:	add	x0, x0, #0x0
 74c:	add	x1, x1, #0x0
 750:	add	x3, x3, #0x0
 754:	mov	w2, #0x28b                 	// #651
 758:	bl	0 <__assert_fail>

000000000000075c <_ZN3lld4args21getFilenameWithoutExeEN4llvm9StringRefE>:
 75c:	sub	sp, sp, #0x20
 760:	stp	x29, x30, [sp, #16]
 764:	add	x29, sp, #0x10
 768:	stp	x0, x1, [sp]
 76c:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
 770:	add	x1, x1, #0x0
 774:	mov	x0, sp
 778:	mov	w2, #0x4                   	// #4
 77c:	bl	0 <_ZNK4llvm9StringRef14endswith_lowerES0_>
 780:	ldp	x8, x1, [sp]
 784:	mov	w2, #0x2                   	// #2
 788:	tbz	w0, #0, 798 <_ZN3lld4args21getFilenameWithoutExeEN4llvm9StringRefE+0x3c>
 78c:	mov	x0, x8
 790:	bl	0 <_ZN4llvm3sys4path4stemENS_9StringRefENS1_5StyleE>
 794:	b	7a0 <_ZN3lld4args21getFilenameWithoutExeEN4llvm9StringRefE+0x44>
 798:	mov	x0, x8
 79c:	bl	0 <_ZN4llvm3sys4path8filenameENS_9StringRefENS1_5StyleE>
 7a0:	ldp	x29, x30, [sp, #16]
 7a4:	add	sp, sp, #0x20
 7a8:	ret

Disassembly of section .text._ZNK4llvm3opt7ArgList10getLastArgIJjEEEPNS0_3ArgEDpT_:

0000000000000000 <_ZNK4llvm3opt7ArgList10getLastArgIJjEEEPNS0_3ArgEDpT_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	add	x29, sp, #0x10
  18:	mov	w19, w1
  1c:	str	w1, [sp, #8]
  20:	add	x1, sp, #0x8
  24:	mov	w2, #0x1                   	// #1
  28:	mov	x20, x0
  2c:	bl	0 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE>
  30:	ldr	x21, [x20, #8]
  34:	lsr	x23, x0, #32
  38:	and	x8, x0, #0xffffffff
  3c:	cmp	x8, x23
  40:	add	x22, x21, w0, uxtw #3
  44:	b.eq	7c <_ZNK4llvm3opt7ArgList10getLastArgIJjEEEPNS0_3ArgEDpT_+0x7c>  // b.none
  48:	lsl	x9, x23, #3
  4c:	mov	w20, w19
  50:	sub	x24, x9, x8, lsl #3
  54:	b	64 <_ZNK4llvm3opt7ArgList10getLastArgIJjEEEPNS0_3ArgEDpT_+0x64>
  58:	subs	x24, x24, #0x8
  5c:	add	x22, x22, #0x8
  60:	b.eq	e4 <_ZNK4llvm3opt7ArgList10getLastArgIJjEEEPNS0_3ArgEDpT_+0xe4>  // b.none
  64:	cbz	w19, 58 <_ZNK4llvm3opt7ArgList10getLastArgIJjEEEPNS0_3ArgEDpT_+0x58>
  68:	ldr	x0, [x22]
  6c:	cbz	x0, 58 <_ZNK4llvm3opt7ArgList10getLastArgIJjEEEPNS0_3ArgEDpT_+0x58>
  70:	mov	x1, x20
  74:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
  78:	tbz	w0, #0, 58 <_ZNK4llvm3opt7ArgList10getLastArgIJjEEEPNS0_3ArgEDpT_+0x58>
  7c:	add	x23, x21, x23, lsl #3
  80:	cmp	x22, x23
  84:	b.eq	e4 <_ZNK4llvm3opt7ArgList10getLastArgIJjEEEPNS0_3ArgEDpT_+0xe4>  // b.none
  88:	mov	w21, w19
  8c:	ldr	x20, [x22], #8
  90:	ldr	x8, [x20, #16]
  94:	cmp	x8, #0x0
  98:	csel	x8, x20, x8, eq  // eq = none
  9c:	ldrb	w9, [x8, #44]
  a0:	cmp	x22, x23
  a4:	orr	w9, w9, #0x1
  a8:	strb	w9, [x8, #44]
  ac:	b.ne	c0 <_ZNK4llvm3opt7ArgList10getLastArgIJjEEEPNS0_3ArgEDpT_+0xc0>  // b.any
  b0:	b	e8 <_ZNK4llvm3opt7ArgList10getLastArgIJjEEEPNS0_3ArgEDpT_+0xe8>
  b4:	add	x22, x22, #0x8
  b8:	cmp	x23, x22
  bc:	b.eq	e8 <_ZNK4llvm3opt7ArgList10getLastArgIJjEEEPNS0_3ArgEDpT_+0xe8>  // b.none
  c0:	cbz	w19, b4 <_ZNK4llvm3opt7ArgList10getLastArgIJjEEEPNS0_3ArgEDpT_+0xb4>
  c4:	ldr	x0, [x22]
  c8:	cbz	x0, b4 <_ZNK4llvm3opt7ArgList10getLastArgIJjEEEPNS0_3ArgEDpT_+0xb4>
  cc:	mov	x1, x21
  d0:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
  d4:	tbz	w0, #0, b4 <_ZNK4llvm3opt7ArgList10getLastArgIJjEEEPNS0_3ArgEDpT_+0xb4>
  d8:	cmp	x23, x22
  dc:	b.ne	8c <_ZNK4llvm3opt7ArgList10getLastArgIJjEEEPNS0_3ArgEDpT_+0x8c>  // b.any
  e0:	b	e8 <_ZNK4llvm3opt7ArgList10getLastArgIJjEEEPNS0_3ArgEDpT_+0xe8>
  e4:	mov	x20, xzr
  e8:	mov	x0, x20
  ec:	ldp	x20, x19, [sp, #64]
  f0:	ldp	x22, x21, [sp, #48]
  f4:	ldp	x24, x23, [sp, #32]
  f8:	ldp	x29, x30, [sp, #16]
  fc:	add	sp, sp, #0x50
 100:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_:

0000000000000000 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	ldp	x20, x24, [x0]
  1c:	mov	x9, #0x7ffffffffffffff0    	// #9223372036854775792
  20:	sub	x8, x24, x20
  24:	cmp	x8, x9
  28:	b.eq	108 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x108>  // b.none
  2c:	asr	x9, x8, #4
  30:	cmp	x8, #0x0
  34:	csinc	x10, x9, xzr, ne  // ne = any
  38:	adds	x9, x10, x9
  3c:	lsr	x11, x9, #59
  40:	cset	w10, cs  // cs = hs, nlast
  44:	cmp	x11, #0x0
  48:	cset	w11, ne  // ne = any
  4c:	orr	w10, w10, w11
  50:	mov	x8, #0x7ffffffffffffff     	// #576460752303423487
  54:	cmp	w10, #0x0
  58:	csel	x25, x8, x9, ne  // ne = any
  5c:	sub	x8, x1, x20
  60:	mov	x23, x2
  64:	mov	x19, x0
  68:	mov	x21, x1
  6c:	asr	x26, x8, #4
  70:	cbz	x25, 84 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x84>
  74:	lsl	x0, x25, #4
  78:	bl	0 <_Znwm>
  7c:	mov	x22, x0
  80:	b	88 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x88>
  84:	mov	x22, xzr
  88:	ldr	q0, [x23]
  8c:	cmp	x20, x21
  90:	mov	x8, x22
  94:	str	q0, [x22, x26, lsl #4]
  98:	b.eq	b8 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xb8>  // b.none
  9c:	mov	x8, x22
  a0:	mov	x9, x20
  a4:	ldr	q0, [x9], #16
  a8:	cmp	x21, x9
  ac:	str	q0, [x8]
  b0:	add	x8, x8, #0x10
  b4:	b.ne	a4 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xa4>  // b.any
  b8:	cmp	x24, x21
  bc:	add	x23, x8, #0x10
  c0:	b.eq	d8 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xd8>  // b.none
  c4:	ldr	q0, [x21], #16
  c8:	cmp	x24, x21
  cc:	str	q0, [x23]
  d0:	add	x23, x23, #0x10
  d4:	b.ne	c4 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xc4>  // b.any
  d8:	cbz	x20, e4 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xe4>
  dc:	mov	x0, x20
  e0:	bl	0 <_ZdlPv>
  e4:	add	x8, x22, x25, lsl #4
  e8:	stp	x22, x23, [x19]
  ec:	str	x8, [x19, #16]
  f0:	ldp	x20, x19, [sp, #64]
  f4:	ldp	x22, x21, [sp, #48]
  f8:	ldp	x24, x23, [sp, #32]
  fc:	ldp	x26, x25, [sp, #16]
 100:	ldp	x29, x30, [sp], #80
 104:	ret
 108:	adrp	x0, 0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 10c:	add	x0, x0, #0x0
 110:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_:

0000000000000000 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	ldp	x20, x24, [x0]
  1c:	mov	x9, #0x7ffffffffffffff0    	// #9223372036854775792
  20:	sub	x8, x24, x20
  24:	cmp	x8, x9
  28:	b.eq	108 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x108>  // b.none
  2c:	asr	x9, x8, #4
  30:	cmp	x8, #0x0
  34:	csinc	x10, x9, xzr, ne  // ne = any
  38:	adds	x9, x10, x9
  3c:	lsr	x11, x9, #59
  40:	cset	w10, cs  // cs = hs, nlast
  44:	cmp	x11, #0x0
  48:	cset	w11, ne  // ne = any
  4c:	orr	w10, w10, w11
  50:	mov	x8, #0x7ffffffffffffff     	// #576460752303423487
  54:	cmp	w10, #0x0
  58:	csel	x25, x8, x9, ne  // ne = any
  5c:	sub	x8, x1, x20
  60:	mov	x23, x2
  64:	mov	x19, x0
  68:	mov	x21, x1
  6c:	asr	x26, x8, #4
  70:	cbz	x25, 84 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x84>
  74:	lsl	x0, x25, #4
  78:	bl	0 <_Znwm>
  7c:	mov	x22, x0
  80:	b	88 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x88>
  84:	mov	x22, xzr
  88:	ldr	q0, [x23]
  8c:	cmp	x20, x21
  90:	mov	x8, x22
  94:	str	q0, [x22, x26, lsl #4]
  98:	b.eq	b8 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xb8>  // b.none
  9c:	mov	x8, x22
  a0:	mov	x9, x20
  a4:	ldr	q0, [x9], #16
  a8:	cmp	x21, x9
  ac:	str	q0, [x8]
  b0:	add	x8, x8, #0x10
  b4:	b.ne	a4 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xa4>  // b.any
  b8:	cmp	x24, x21
  bc:	add	x23, x8, #0x10
  c0:	b.eq	d8 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xd8>  // b.none
  c4:	ldr	q0, [x21], #16
  c8:	cmp	x24, x21
  cc:	str	q0, [x23]
  d0:	add	x23, x23, #0x10
  d4:	b.ne	c4 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xc4>  // b.any
  d8:	cbz	x20, e4 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xe4>
  dc:	mov	x0, x20
  e0:	bl	0 <_ZdlPv>
  e4:	add	x8, x22, x25, lsl #4
  e8:	stp	x22, x23, [x19]
  ec:	str	x8, [x19, #16]
  f0:	ldp	x20, x19, [sp, #64]
  f4:	ldp	x22, x21, [sp, #48]
  f8:	ldp	x24, x23, [sp, #32]
  fc:	ldp	x26, x25, [sp, #16]
 100:	ldp	x29, x30, [sp], #80
 104:	ret
 108:	adrp	x0, 0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 10c:	add	x0, x0, #0x0
 110:	bl	0 <_ZSt20__throw_length_errorPKc>

DWARF.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>:
   0:	sub	sp, sp, #0x130
   4:	stp	x29, x30, [sp, #208]
   8:	stp	x28, x27, [sp, #224]
   c:	stp	x26, x25, [sp, #240]
  10:	stp	x24, x23, [sp, #256]
  14:	stp	x22, x21, [sp, #272]
  18:	stp	x20, x19, [sp, #288]
  1c:	add	x29, sp, #0xd0
  20:	ldr	x20, [x1]
  24:	movi	v0.2d, #0x0
  28:	mov	x8, x0
  2c:	mov	x19, x0
  30:	str	xzr, [x1]
  34:	stur	q0, [x0, #24]
  38:	stur	q0, [x0, #40]
  3c:	str	x20, [x0]
  40:	str	q0, [x8, #8]!
  44:	str	wzr, [x0, #56]
  48:	mov	x0, x20
  4c:	str	x8, [sp, #16]
  50:	bl	0 <_ZN4llvm12DWARFContext16parseNormalUnitsEv>
  54:	ldr	w8, [x20, #72]
  58:	ldr	x27, [x20, #16]
  5c:	cmn	w8, #0x1
  60:	b.eq	6c <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x6c>  // b.none
  64:	cbnz	w8, 74 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x74>
  68:	b	3e4 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x3e4>
  6c:	ldr	w8, [x20, #24]
  70:	cbz	w8, 3e4 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x3e4>
  74:	add	x28, x27, w8, uxtw #3
  78:	add	x25, x19, #0x10
  7c:	add	x8, x19, #0x18
  80:	stp	x25, x8, [sp, #24]
  84:	add	x8, x19, #0x20
  88:	adrp	x20, 0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
  8c:	str	x8, [sp, #8]
  90:	add	x8, sp, #0x60
  94:	add	x20, x20, #0x0
  98:	add	x8, x8, #0x10
  9c:	str	x8, [sp]
  a0:	b	b4 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0xb4>
  a4:	stur	xzr, [x29, #-32]
  a8:	add	x27, x27, #0x8
  ac:	cmp	x27, x28
  b0:	b.eq	3e4 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x3e4>  // b.none
  b4:	ldr	x0, [x19]
  b8:	ldr	x1, [x27]
  bc:	sub	x8, x29, #0x20
  c0:	sub	x3, x29, #0x10
  c4:	mov	x2, x20
  c8:	bl	0 <_ZN4llvm12DWARFContext19getLineTableForUnitEPNS_9DWARFUnitENS_12function_refIFvNS_5ErrorEEEE>
  cc:	ldurb	w11, [x29, #-24]
  d0:	ubfiz	w10, w11, #1, #1
  d4:	and	w9, w11, #0xfffffffd
  d8:	orr	w8, w10, w9
  dc:	sturb	w8, [x29, #-24]
  e0:	tbnz	w11, #0, 118 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x118>
  e4:	cbnz	w10, 424 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x424>
  e8:	ldur	x26, [x29, #-32]
  ec:	cbz	x26, 13c <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x13c>
  f0:	ldr	x9, [sp, #32]
  f4:	ldr	x8, [x25]
  f8:	ldr	x9, [x9]
  fc:	cmp	x8, x9
 100:	b.eq	148 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x148>  // b.none
 104:	str	x26, [x8]
 108:	ldr	x8, [x25]
 10c:	mov	x9, x25
 110:	add	x8, x8, #0x8
 114:	b	1ec <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x1ec>
 118:	ldur	x8, [x29, #-32]
 11c:	sub	x0, x29, #0x28
 120:	sturb	w9, [x29, #-24]
 124:	orr	x8, x8, #0x1
 128:	stp	x8, xzr, [x29, #-40]
 12c:	bl	440 <_ZZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EEENK3$_0clENS2_5ErrorE>
 130:	ldur	x8, [x29, #-40]
 134:	cbnz	x8, 42c <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x42c>
 138:	ldurb	w8, [x29, #-24]
 13c:	tbnz	w8, #1, 424 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x424>
 140:	tbz	w8, #0, a8 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0xa8>
 144:	b	3cc <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x3cc>
 148:	ldr	x9, [sp, #16]
 14c:	ldr	x22, [x9]
 150:	sub	x23, x8, x22
 154:	mov	x8, #0x7ffffffffffffff8    	// #9223372036854775800
 158:	cmp	x23, x8
 15c:	b.eq	434 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x434>  // b.none
 160:	asr	x21, x23, #3
 164:	cmp	x23, #0x0
 168:	csinc	x8, x21, xzr, ne  // ne = any
 16c:	adds	x8, x8, x21
 170:	lsr	x10, x8, #60
 174:	cset	w9, cs  // cs = hs, nlast
 178:	cmp	x10, #0x0
 17c:	cset	w10, ne  // ne = any
 180:	orr	w9, w9, w10
 184:	cmp	w9, #0x0
 188:	mov	x9, #0xfffffffffffffff     	// #1152921504606846975
 18c:	csel	x20, x9, x8, ne  // ne = any
 190:	cbz	x20, 1a4 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x1a4>
 194:	lsl	x0, x20, #3
 198:	bl	0 <_Znwm>
 19c:	mov	x24, x0
 1a0:	b	1a8 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x1a8>
 1a4:	mov	x24, xzr
 1a8:	add	x21, x24, x21, lsl #3
 1ac:	cmp	x23, #0x1
 1b0:	str	x26, [x21]
 1b4:	b.lt	1c8 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x1c8>  // b.tstop
 1b8:	mov	x0, x24
 1bc:	mov	x1, x22
 1c0:	mov	x2, x23
 1c4:	bl	0 <memmove>
 1c8:	add	x21, x21, #0x8
 1cc:	cbz	x22, 1d8 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x1d8>
 1d0:	mov	x0, x22
 1d4:	bl	0 <_ZdlPv>
 1d8:	ldr	x8, [sp, #16]
 1dc:	ldr	x9, [sp, #32]
 1e0:	str	x24, [x8]
 1e4:	add	x8, x24, x20, lsl #3
 1e8:	str	x21, [x25]
 1ec:	str	x8, [x9]
 1f0:	ldr	x22, [x27]
 1f4:	mov	w1, wzr
 1f8:	mov	x0, x22
 1fc:	bl	0 <_ZN4llvm9DWARFUnit19extractDIEsIfNeededEb>
 200:	ldr	x20, [x22, #544]
 204:	ldr	x21, [x22, #552]
 208:	cmp	x20, x21
 20c:	b.eq	3b4 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x3b4>  // b.none
 210:	add	x22, x26, #0x8
 214:	b	224 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x224>
 218:	add	x20, x20, #0x18
 21c:	cmp	x20, x21
 220:	b.eq	3b4 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x3b4>  // b.none
 224:	ldr	x8, [x27]
 228:	stp	x8, x20, [x29, #-56]
 22c:	cbz	x20, 404 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x404>
 230:	cbz	x8, 404 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x404>
 234:	ldr	x8, [x20, #16]
 238:	cbz	x8, 218 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x218>
 23c:	ldrh	w8, [x8, #4]
 240:	cmp	w8, #0x34
 244:	b.ne	218 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x218>  // b.any
 248:	add	x8, sp, #0x60
 24c:	sub	x0, x29, #0x38
 250:	mov	w1, #0x3f                  	// #63
 254:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
 258:	ldrb	w8, [sp, #144]
 25c:	cbz	w8, 218 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x218>
 260:	add	x0, sp, #0x60
 264:	bl	0 <_ZNK4llvm14DWARFFormValue21getAsUnsignedConstantEv>
 268:	tst	x1, #0xff
 26c:	b.eq	218 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x218>  // b.none
 270:	cbz	x0, 218 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x218>
 274:	add	x8, sp, #0x60
 278:	sub	x0, x29, #0x38
 27c:	mov	w1, #0x3a                  	// #58
 280:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
 284:	ldrb	w8, [sp, #144]
 288:	cbz	w8, 2a4 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x2a4>
 28c:	add	x0, sp, #0x60
 290:	bl	0 <_ZNK4llvm14DWARFFormValue21getAsUnsignedConstantEv>
 294:	tst	x1, #0xff
 298:	b.eq	2a4 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x2a4>  // b.none
 29c:	mov	x23, x0
 2a0:	b	2a8 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x2a8>
 2a4:	mov	x23, xzr
 2a8:	and	x1, x23, #0xffffffff
 2ac:	mov	x0, x22
 2b0:	bl	0 <_ZNK4llvm14DWARFDebugLine8Prologue14hasFileAtIndexEm>
 2b4:	tbz	w0, #0, 218 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x218>
 2b8:	add	x8, sp, #0x60
 2bc:	sub	x0, x29, #0x38
 2c0:	mov	w1, #0x3b                  	// #59
 2c4:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
 2c8:	ldrb	w8, [sp, #144]
 2cc:	cbz	w8, 2e8 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x2e8>
 2d0:	add	x0, sp, #0x60
 2d4:	bl	0 <_ZNK4llvm14DWARFFormValue21getAsUnsignedConstantEv>
 2d8:	tst	x1, #0xff
 2dc:	b.eq	2e8 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x2e8>  // b.none
 2e0:	mov	x24, x0
 2e4:	b	2ec <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x2ec>
 2e8:	mov	x24, xzr
 2ec:	add	x8, sp, #0x60
 2f0:	sub	x0, x29, #0x38
 2f4:	mov	w1, #0x6e                  	// #110
 2f8:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
 2fc:	add	x8, sp, #0x28
 300:	sub	x0, x29, #0x38
 304:	mov	w1, #0x3                   	// #3
 308:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
 30c:	ldrb	w8, [sp, #88]
 310:	cbz	w8, 334 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x334>
 314:	add	x0, sp, #0x28
 318:	bl	0 <_ZNK4llvm14DWARFFormValue12getAsCStringEv>
 31c:	tst	x1, #0xff
 320:	b.eq	334 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x334>  // b.none
 324:	mov	x25, x0
 328:	ldrb	w8, [sp, #144]
 32c:	cbnz	w8, 344 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x344>
 330:	b	358 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x358>
 334:	adrp	x25, 0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 338:	add	x25, x25, #0x0
 33c:	ldrb	w8, [sp, #144]
 340:	cbz	w8, 358 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x358>
 344:	add	x0, sp, #0x60
 348:	bl	0 <_ZNK4llvm14DWARFFormValue12getAsCStringEv>
 34c:	tst	x1, #0xff
 350:	b.eq	358 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x358>  // b.none
 354:	mov	x25, x0
 358:	cbz	x25, 218 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x218>
 35c:	mov	x0, x25
 360:	bl	0 <strlen>
 364:	cbz	x0, 218 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x218>
 368:	stp	x25, x0, [sp, #96]
 36c:	ldr	x0, [sp, #8]
 370:	add	x1, sp, #0x60
 374:	add	x2, sp, #0x28
 378:	str	x26, [sp, #112]
 37c:	stp	w23, w24, [sp, #120]
 380:	bl	0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 384:	tbnz	w0, #0, 218 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x218>
 388:	ldr	x3, [sp, #40]
 38c:	ldr	x0, [sp, #8]
 390:	add	x1, sp, #0x60
 394:	add	x2, sp, #0x60
 398:	bl	0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 39c:	ldr	q0, [sp, #96]
 3a0:	ldr	x8, [sp]
 3a4:	str	q0, [x0]
 3a8:	ldr	q0, [x8]
 3ac:	str	q0, [x0, #16]
 3b0:	b	218 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x218>
 3b4:	ldurb	w8, [x29, #-24]
 3b8:	tbnz	w8, #1, 424 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x424>
 3bc:	ldr	x25, [sp, #24]
 3c0:	adrp	x20, 0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 3c4:	add	x20, x20, #0x0
 3c8:	tbz	w8, #0, a8 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0xa8>
 3cc:	ldur	x0, [x29, #-32]
 3d0:	cbz	x0, a4 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0xa4>
 3d4:	ldr	x8, [x0]
 3d8:	ldr	x8, [x8, #8]
 3dc:	blr	x8
 3e0:	b	a4 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0xa4>
 3e4:	ldp	x20, x19, [sp, #288]
 3e8:	ldp	x22, x21, [sp, #272]
 3ec:	ldp	x24, x23, [sp, #256]
 3f0:	ldp	x26, x25, [sp, #240]
 3f4:	ldp	x28, x27, [sp, #224]
 3f8:	ldp	x29, x30, [sp, #208]
 3fc:	add	sp, sp, #0x130
 400:	ret
 404:	adrp	x0, 0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 408:	adrp	x1, 0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 40c:	adrp	x3, 0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 410:	add	x0, x0, #0x0
 414:	add	x1, x1, #0x0
 418:	add	x3, x3, #0x0
 41c:	mov	w2, #0x3c                  	// #60
 420:	bl	0 <__assert_fail>
 424:	sub	x0, x29, #0x20
 428:	bl	0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 42c:	sub	x0, x29, #0x28
 430:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
 434:	adrp	x0, 0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 438:	add	x0, x0, #0x0
 43c:	bl	0 <_ZSt20__throw_length_errorPKc>

0000000000000440 <_ZZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EEENK3$_0clENS2_5ErrorE>:
 440:	sub	sp, sp, #0xa0
 444:	stp	x29, x30, [sp, #112]
 448:	str	x21, [sp, #128]
 44c:	stp	x20, x19, [sp, #144]
 450:	add	x29, sp, #0x70
 454:	ldr	x8, [x0]
 458:	str	xzr, [x0]
 45c:	tst	x8, #0xfffffffffffffffe
 460:	and	x19, x8, #0xfffffffffffffffe
 464:	cset	w8, ne  // ne = any
 468:	orr	x8, x19, x8
 46c:	stp	xzr, x8, [sp]
 470:	cbz	x19, 568 <_ZZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EEENK3$_0clENS2_5ErrorE+0x128>
 474:	str	xzr, [sp, #8]
 478:	ldr	x8, [x19]
 47c:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
 480:	mov	x0, x19
 484:	ldr	x8, [x8, #48]
 488:	ldr	x1, [x1]
 48c:	blr	x8
 490:	tbz	w0, #0, 574 <_ZZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EEENK3$_0clENS2_5ErrorE+0x134>
 494:	mov	w8, #0x1                   	// #1
 498:	str	x8, [sp, #16]
 49c:	ldp	x21, x20, [x19, #8]
 4a0:	cmp	x21, x20
 4a4:	b.eq	5a0 <_ZZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EEENK3$_0clENS2_5ErrorE+0x160>  // b.none
 4a8:	mov	w8, #0x1                   	// #1
 4ac:	stur	x8, [x29, #-40]
 4b0:	ldr	x8, [x21]
 4b4:	str	xzr, [x21]
 4b8:	sub	x0, x29, #0x8
 4bc:	stur	x8, [x29, #-8]
 4c0:	add	x8, x29, #0x18
 4c4:	bl	9d8 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC1ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENK3$_0clENS_5ErrorEEUlRNS_13ErrorInfoBaseEE_JEEES9_S3_ISA_S5_ISA_EEOT_DpOT0_>
 4c8:	add	x8, sp, #0x18
 4cc:	sub	x0, x29, #0x28
 4d0:	add	x1, x29, #0x18
 4d4:	bl	0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 4d8:	ldr	x8, [sp, #24]
 4dc:	ldr	x9, [x29, #24]
 4e0:	orr	x8, x8, #0x1
 4e4:	stp	x8, xzr, [sp, #16]
 4e8:	cbnz	x9, 560 <_ZZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EEENK3$_0clENS2_5ErrorE+0x120>
 4ec:	add	x21, x21, #0x8
 4f0:	ldur	x0, [x29, #-8]
 4f4:	cbz	x0, 504 <_ZZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EEENK3$_0clENS2_5ErrorE+0xc4>
 4f8:	ldr	x8, [x0]
 4fc:	ldr	x8, [x8, #8]
 500:	blr	x8
 504:	ldur	x8, [x29, #-40]
 508:	stur	xzr, [x29, #-8]
 50c:	cbnz	x8, 5f4 <_ZZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EEENK3$_0clENS2_5ErrorE+0x1b4>
 510:	cmp	x20, x21
 514:	b.eq	5a0 <_ZZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EEENK3$_0clENS2_5ErrorE+0x160>  // b.none
 518:	ldr	x8, [sp, #16]
 51c:	sub	x0, x29, #0x8
 520:	orr	x8, x8, #0x1
 524:	stur	x8, [x29, #-40]
 528:	ldr	x8, [x21]
 52c:	str	xzr, [x21], #8
 530:	stur	x8, [x29, #-8]
 534:	add	x8, x29, #0x18
 538:	bl	9d8 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC1ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENK3$_0clENS_5ErrorEEUlRNS_13ErrorInfoBaseEE_JEEES9_S3_ISA_S5_ISA_EEOT_DpOT0_>
 53c:	add	x8, sp, #0x18
 540:	sub	x0, x29, #0x28
 544:	add	x1, x29, #0x18
 548:	bl	0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 54c:	ldr	x8, [sp, #24]
 550:	ldr	x9, [x29, #24]
 554:	orr	x8, x8, #0x1
 558:	stp	x8, xzr, [sp, #16]
 55c:	cbz	x9, 4f0 <_ZZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EEENK3$_0clENS2_5ErrorE+0xb0>
 560:	add	x0, x29, #0x18
 564:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
 568:	mov	w8, #0x1                   	// #1
 56c:	str	x8, [sp, #16]
 570:	b	5b0 <_ZZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EEENK3$_0clENS2_5ErrorE+0x170>
 574:	add	x8, sp, #0x10
 578:	add	x0, sp, #0x18
 57c:	str	x19, [sp, #24]
 580:	bl	9d8 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC1ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENK3$_0clENS_5ErrorEEUlRNS_13ErrorInfoBaseEE_JEEES9_S3_ISA_S5_ISA_EEOT_DpOT0_>
 584:	ldr	x0, [sp, #24]
 588:	cbz	x0, 598 <_ZZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EEENK3$_0clENS2_5ErrorE+0x158>
 58c:	ldr	x8, [x0]
 590:	ldr	x8, [x8, #8]
 594:	blr	x8
 598:	str	xzr, [sp, #24]
 59c:	b	5b0 <_ZZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EEENK3$_0clENS2_5ErrorE+0x170>
 5a0:	ldr	x8, [x19]
 5a4:	mov	x0, x19
 5a8:	ldr	x8, [x8, #8]
 5ac:	blr	x8
 5b0:	ldr	x8, [sp, #16]
 5b4:	tst	x8, #0xfffffffffffffffe
 5b8:	and	x9, x8, #0xfffffffffffffffe
 5bc:	cset	w8, ne  // ne = any
 5c0:	orr	x8, x9, x8
 5c4:	str	x8, [sp, #16]
 5c8:	cbnz	x9, 5fc <_ZZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EEENK3$_0clENS2_5ErrorE+0x1bc>
 5cc:	cbnz	x8, 66c <_ZZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EEENK3$_0clENS2_5ErrorE+0x22c>
 5d0:	ldr	x8, [sp, #8]
 5d4:	cbnz	x8, 674 <_ZZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EEENK3$_0clENS2_5ErrorE+0x234>
 5d8:	ldr	x8, [sp]
 5dc:	cbnz	x8, 67c <_ZZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EEENK3$_0clENS2_5ErrorE+0x23c>
 5e0:	ldp	x20, x19, [sp, #144]
 5e4:	ldr	x21, [sp, #128]
 5e8:	ldp	x29, x30, [sp, #112]
 5ec:	add	sp, sp, #0xa0
 5f0:	ret
 5f4:	sub	x0, x29, #0x28
 5f8:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
 5fc:	sturb	wzr, [x29, #-24]
 600:	stp	xzr, xzr, [sp, #40]
 604:	adrp	x10, 0 <_ZTVN4llvm18raw_string_ostreamE>
 608:	ldr	x10, [x10]
 60c:	sub	x8, x29, #0x28
 610:	mov	w9, #0x1                   	// #1
 614:	adrp	x1, 0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 618:	add	x11, x8, #0x10
 61c:	str	w9, [sp, #56]
 620:	add	x9, x10, #0x10
 624:	add	x1, x1, #0x0
 628:	add	x0, sp, #0x18
 62c:	stp	x11, xzr, [x29, #-40]
 630:	stp	x9, xzr, [sp, #24]
 634:	str	x8, [sp, #64]
 638:	bl	0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 63c:	adrp	x1, 0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 640:	add	x1, x1, #0x0
 644:	bl	0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 648:	add	x1, sp, #0x10
 64c:	bl	0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 650:	add	x0, sp, #0x18
 654:	bl	0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 658:	ldr	x0, [x0]
 65c:	adrp	x1, 0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 660:	add	x1, x1, #0x0
 664:	mov	w2, #0x2c9                 	// #713
 668:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
 66c:	add	x0, sp, #0x10
 670:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
 674:	add	x0, sp, #0x8
 678:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
 67c:	mov	x0, sp
 680:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>

0000000000000684 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE>:
 684:	sub	sp, sp, #0xa0
 688:	stp	x29, x30, [sp, #96]
 68c:	stp	x24, x23, [sp, #112]
 690:	stp	x22, x21, [sp, #128]
 694:	stp	x20, x19, [sp, #144]
 698:	add	x29, sp, #0x60
 69c:	add	x20, x0, #0x20
 6a0:	mov	x21, x0
 6a4:	stp	x1, x2, [x29, #-24]
 6a8:	sub	x1, x29, #0x18
 6ac:	mov	x2, sp
 6b0:	mov	x0, x20
 6b4:	mov	x19, x8
 6b8:	bl	0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 6bc:	ldr	x8, [x21, #40]
 6c0:	ldr	w9, [x21, #56]
 6c4:	ldr	x10, [sp]
 6c8:	tst	w0, #0x1
 6cc:	add	x8, x8, x9, lsl #5
 6d0:	csel	x23, x10, x8, ne  // ne = any
 6d4:	cmp	x8, x23
 6d8:	b.eq	780 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0xfc>  // b.none
 6dc:	add	x8, sp, #0x28
 6e0:	add	x22, x8, #0x10
 6e4:	ldr	x21, [x21, #32]
 6e8:	stp	x22, xzr, [sp, #40]
 6ec:	strb	wzr, [sp, #56]
 6f0:	ldr	x8, [x23, #16]
 6f4:	ldr	w1, [x23, #24]
 6f8:	add	x5, sp, #0x28
 6fc:	mov	w4, #0x2                   	// #2
 700:	add	x0, x8, #0x8
 704:	mov	w6, #0x2                   	// #2
 708:	mov	x2, xzr
 70c:	mov	x3, xzr
 710:	bl	0 <_ZNK4llvm14DWARFDebugLine8Prologue18getFileNameByIndexEmNS_9StringRefENS_19DILineInfoSpecifier16FileLineInfoKindERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_3sys4path5StyleE>
 714:	tbz	w0, #0, 78c <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x108>
 718:	ldr	x8, [x20]
 71c:	cmp	x8, x21
 720:	b.ne	824 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x1a0>  // b.any
 724:	ldp	x20, x21, [sp, #40]
 728:	mov	x8, sp
 72c:	add	x24, x8, #0x10
 730:	str	x24, [sp]
 734:	cbnz	x20, 73c <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0xb8>
 738:	cbnz	x21, 844 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x1c0>
 73c:	cmp	x21, #0x10
 740:	mov	x0, x24
 744:	stur	x21, [x29, #-8]
 748:	b.cc	768 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0xe4>  // b.lo, b.ul, b.last
 74c:	mov	x0, sp
 750:	sub	x1, x29, #0x8
 754:	mov	x2, xzr
 758:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 75c:	ldur	x8, [x29, #-8]
 760:	str	x0, [sp]
 764:	str	x8, [sp, #16]
 768:	cbz	x21, 7a4 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x120>
 76c:	cmp	x21, #0x1
 770:	b.ne	798 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x114>  // b.any
 774:	ldrb	w8, [x20]
 778:	strb	w8, [x0]
 77c:	b	7a4 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x120>
 780:	strb	wzr, [x19]
 784:	strb	wzr, [x19, #40]
 788:	b	80c <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x188>
 78c:	strb	wzr, [x19]
 790:	strb	wzr, [x19, #40]
 794:	b	7fc <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x178>
 798:	mov	x1, x20
 79c:	mov	x2, x21
 7a0:	bl	0 <memcpy>
 7a4:	ldur	x8, [x29, #-8]
 7a8:	ldr	x9, [sp]
 7ac:	add	x10, x19, #0x10
 7b0:	str	x8, [sp, #8]
 7b4:	strb	wzr, [x9, x8]
 7b8:	ldr	x9, [sp]
 7bc:	ldr	w8, [x23, #28]
 7c0:	str	x10, [x19]
 7c4:	cmp	x9, x24
 7c8:	str	w8, [sp, #32]
 7cc:	b.eq	7e0 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x15c>  // b.none
 7d0:	ldr	x10, [sp, #16]
 7d4:	str	x9, [x19]
 7d8:	str	x10, [x19, #16]
 7dc:	b	7e8 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x164>
 7e0:	ldr	q0, [x24]
 7e4:	str	q0, [x10]
 7e8:	ldr	x9, [sp, #8]
 7ec:	str	w8, [x19, #32]
 7f0:	mov	w8, #0x1                   	// #1
 7f4:	strb	w8, [x19, #40]
 7f8:	str	x9, [x19, #8]
 7fc:	ldr	x0, [sp, #40]
 800:	cmp	x0, x22
 804:	b.eq	80c <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x188>  // b.none
 808:	bl	0 <_ZdlPv>
 80c:	ldp	x20, x19, [sp, #144]
 810:	ldp	x22, x21, [sp, #128]
 814:	ldp	x24, x23, [sp, #112]
 818:	ldp	x29, x30, [sp, #96]
 81c:	add	sp, sp, #0xa0
 820:	ret
 824:	adrp	x0, 0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 828:	adrp	x1, 0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 82c:	adrp	x3, 0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 830:	add	x0, x0, #0x0
 834:	add	x1, x1, #0x0
 838:	add	x3, x3, #0x0
 83c:	mov	w2, #0x4b9                 	// #1209
 840:	bl	0 <__assert_fail>
 844:	adrp	x0, 0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 848:	add	x0, x0, #0x0
 84c:	bl	0 <_ZSt19__throw_logic_errorPKc>

0000000000000850 <_ZN3lld10DWARFCache13getDILineInfoEmm>:
 850:	sub	sp, sp, #0xc0
 854:	stp	x29, x30, [sp, #112]
 858:	stp	x26, x25, [sp, #128]
 85c:	stp	x24, x23, [sp, #144]
 860:	stp	x22, x21, [sp, #160]
 864:	stp	x20, x19, [sp, #176]
 868:	add	x29, sp, #0x70
 86c:	adrp	x11, 0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 870:	add	x11, x11, #0x0
 874:	ldr	x11, [x11]
 878:	add	x9, sp, #0x8
 87c:	mov	w10, #0x3e                  	// #62
 880:	mov	w12, #0x9                   	// #9
 884:	add	x22, x9, #0x10
 888:	add	x23, x9, #0x30
 88c:	strb	wzr, [sp, #72]
 890:	strb	wzr, [sp, #88]
 894:	stp	xzr, xzr, [sp, #96]
 898:	strh	w10, [sp, #32]
 89c:	strh	w10, [sp, #64]
 8a0:	stp	x22, x12, [sp, #8]
 8a4:	stp	x23, x12, [sp, #40]
 8a8:	str	x11, [sp, #24]
 8ac:	str	x11, [sp, #56]
 8b0:	ldp	x25, x26, [x0, #8]
 8b4:	mov	x19, x8
 8b8:	cmp	x25, x26
 8bc:	b.eq	910 <_ZN3lld10DWARFCache13getDILineInfoEmm+0xc0>  // b.none
 8c0:	mov	x20, x2
 8c4:	mov	x21, x1
 8c8:	add	x24, x9, #0x40
 8cc:	ldr	x0, [x25], #8
 8d0:	add	x5, sp, #0x8
 8d4:	mov	w4, #0x2                   	// #2
 8d8:	mov	x1, x21
 8dc:	mov	x2, x20
 8e0:	mov	x3, xzr
 8e4:	bl	0 <_ZNK4llvm14DWARFDebugLine9LineTable25getFileLineInfoForAddressENS_6object16SectionedAddressEPKcNS_19DILineInfoSpecifier16FileLineInfoKindERNS_10DILineInfoE>
 8e8:	tbnz	w0, #0, 91c <_ZN3lld10DWARFCache13getDILineInfoEmm+0xcc>
 8ec:	cmp	x26, x25
 8f0:	b.ne	8cc <_ZN3lld10DWARFCache13getDILineInfoEmm+0x7c>  // b.any
 8f4:	ldr	x0, [sp, #40]
 8f8:	strb	wzr, [x19]
 8fc:	strb	wzr, [x19, #104]
 900:	cmp	x0, x23
 904:	b.eq	9ac <_ZN3lld10DWARFCache13getDILineInfoEmm+0x15c>  // b.none
 908:	bl	0 <_ZdlPv>
 90c:	b	9ac <_ZN3lld10DWARFCache13getDILineInfoEmm+0x15c>
 910:	strb	wzr, [x19]
 914:	strb	wzr, [x19, #104]
 918:	b	9ac <_ZN3lld10DWARFCache13getDILineInfoEmm+0x15c>
 91c:	ldr	x8, [sp, #8]
 920:	add	x9, x19, #0x10
 924:	str	x9, [x19]
 928:	cmp	x8, x22
 92c:	b.eq	940 <_ZN3lld10DWARFCache13getDILineInfoEmm+0xf0>  // b.none
 930:	ldr	x9, [sp, #24]
 934:	str	x8, [x19]
 938:	str	x9, [x19, #16]
 93c:	b	948 <_ZN3lld10DWARFCache13getDILineInfoEmm+0xf8>
 940:	ldr	q0, [x22]
 944:	str	q0, [x9]
 948:	ldr	x8, [sp, #40]
 94c:	ldr	x10, [sp, #16]
 950:	add	x9, x19, #0x30
 954:	stp	x22, xzr, [sp, #8]
 958:	cmp	x8, x23
 95c:	strb	wzr, [sp, #24]
 960:	str	x10, [x19, #8]
 964:	str	x9, [x19, #32]
 968:	b.eq	97c <_ZN3lld10DWARFCache13getDILineInfoEmm+0x12c>  // b.none
 96c:	ldr	x9, [sp, #56]
 970:	str	x8, [x19, #32]
 974:	str	x9, [x19, #48]
 978:	b	984 <_ZN3lld10DWARFCache13getDILineInfoEmm+0x134>
 97c:	ldr	q0, [x23]
 980:	str	q0, [x9]
 984:	ldr	x8, [sp, #48]
 988:	stp	x23, xzr, [sp, #40]
 98c:	strb	wzr, [sp, #56]
 990:	ldr	x9, [x24, #32]
 994:	ldp	q0, q1, [x24]
 998:	mov	w10, #0x1                   	// #1
 99c:	str	x8, [x19, #40]
 9a0:	str	x9, [x19, #96]
 9a4:	stp	q0, q1, [x19, #64]
 9a8:	strb	w10, [x19, #104]
 9ac:	ldr	x0, [sp, #8]
 9b0:	cmp	x0, x22
 9b4:	b.eq	9bc <_ZN3lld10DWARFCache13getDILineInfoEmm+0x16c>  // b.none
 9b8:	bl	0 <_ZdlPv>
 9bc:	ldp	x20, x19, [sp, #176]
 9c0:	ldp	x22, x21, [sp, #160]
 9c4:	ldp	x24, x23, [sp, #144]
 9c8:	ldp	x26, x25, [sp, #128]
 9cc:	ldp	x29, x30, [sp, #112]
 9d0:	add	sp, sp, #0xc0
 9d4:	ret

00000000000009d8 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC1ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENK3$_0clENS_5ErrorEEUlRNS_13ErrorInfoBaseEE_JEEES9_S3_ISA_S5_ISA_EEOT_DpOT0_>:
 9d8:	sub	sp, sp, #0x70
 9dc:	stp	x29, x30, [sp, #64]
 9e0:	str	x21, [sp, #80]
 9e4:	stp	x20, x19, [sp, #96]
 9e8:	add	x29, sp, #0x40
 9ec:	mov	x21, x0
 9f0:	ldr	x0, [x0]
 9f4:	adrp	x1, 0 <_ZN4llvm13ErrorInfoBase2IDE>
 9f8:	mov	x19, x8
 9fc:	ldr	x9, [x0]
 a00:	ldr	x9, [x9, #48]
 a04:	ldr	x1, [x1]
 a08:	blr	x9
 a0c:	ldr	x20, [x21]
 a10:	str	xzr, [x21]
 a14:	tbz	w0, #0, a94 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC1ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENK3$_0clENS_5ErrorEEUlRNS_13ErrorInfoBaseEE_JEEES9_S3_ISA_S5_ISA_EEOT_DpOT0_+0xbc>
 a18:	ldr	x8, [x20]
 a1c:	adrp	x1, 0 <_ZN4llvm13ErrorInfoBase2IDE>
 a20:	mov	x0, x20
 a24:	ldr	x8, [x8, #48]
 a28:	ldr	x1, [x1]
 a2c:	blr	x8
 a30:	tbz	w0, #0, ab0 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC1ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENK3$_0clENS_5ErrorEEUlRNS_13ErrorInfoBaseEE_JEEES9_S3_ISA_S5_ISA_EEOT_DpOT0_+0xd8>
 a34:	ldr	x8, [x20]
 a38:	mov	x0, x20
 a3c:	add	x21, sp, #0x8
 a40:	ldr	x9, [x8, #24]
 a44:	add	x8, sp, #0x8
 a48:	blr	x9
 a4c:	mov	w8, #0x104                 	// #260
 a50:	sturh	w8, [x29, #-8]
 a54:	stp	x21, xzr, [x29, #-24]
 a58:	bl	0 <_ZN3lld12errorHandlerEv>
 a5c:	sub	x1, x29, #0x18
 a60:	bl	0 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE>
 a64:	ldr	x0, [sp, #8]
 a68:	add	x8, x21, #0x10
 a6c:	cmp	x0, x8
 a70:	b.eq	a78 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC1ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENK3$_0clENS_5ErrorEEUlRNS_13ErrorInfoBaseEE_JEEES9_S3_ISA_S5_ISA_EEOT_DpOT0_+0xa0>  // b.none
 a74:	bl	0 <_ZdlPv>
 a78:	mov	w8, #0x1                   	// #1
 a7c:	str	x8, [x19]
 a80:	ldr	x8, [x20]
 a84:	mov	x0, x20
 a88:	ldr	x8, [x8, #8]
 a8c:	blr	x8
 a90:	b	a9c <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC1ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENK3$_0clENS_5ErrorEEUlRNS_13ErrorInfoBaseEE_JEEES9_S3_ISA_S5_ISA_EEOT_DpOT0_+0xc4>
 a94:	orr	x8, x20, #0x1
 a98:	str	x8, [x19]
 a9c:	ldp	x20, x19, [sp, #96]
 aa0:	ldr	x21, [sp, #80]
 aa4:	ldp	x29, x30, [sp, #64]
 aa8:	add	sp, sp, #0x70
 aac:	ret
 ab0:	adrp	x0, 0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 ab4:	adrp	x1, 0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 ab8:	adrp	x3, 0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 abc:	add	x0, x0, #0x0
 ac0:	add	x1, x1, #0x0
 ac4:	add	x3, x3, #0x0
 ac8:	mov	w2, #0x329                 	// #809
 acc:	bl	0 <__assert_fail>

0000000000000ad0 <_ZN4llvm12function_refIFvNS_5ErrorEEE11callback_fnIZN3lld10DWARFCacheC1ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS8_EEE3$_0EEvlS1_>:
 ad0:	sub	sp, sp, #0x20
 ad4:	stp	x29, x30, [sp, #16]
 ad8:	add	x29, sp, #0x10
 adc:	ldr	x8, [x1]
 ae0:	add	x0, sp, #0x8
 ae4:	orr	x8, x8, #0x1
 ae8:	str	x8, [sp, #8]
 aec:	str	xzr, [x1]
 af0:	bl	440 <_ZZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EEENK3$_0clENS2_5ErrorE>
 af4:	ldr	x8, [sp, #8]
 af8:	cbnz	x8, b08 <_ZN4llvm12function_refIFvNS_5ErrorEEE11callback_fnIZN3lld10DWARFCacheC1ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS8_EEE3$_0EEvlS1_+0x38>
 afc:	ldp	x29, x30, [sp, #16]
 b00:	add	sp, sp, #0x20
 b04:	ret
 b08:	add	x0, sp, #0x8
 b0c:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>

Disassembly of section .text._ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE:

0000000000000000 <_ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x8, [x1]
  10:	mov	x19, x0
  14:	ands	x8, x8, #0xfffffffffffffffe
  18:	b.eq	34 <_ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE+0x34>  // b.none
  1c:	ldr	x9, [x8]
  20:	mov	x0, x8
  24:	mov	x1, x19
  28:	ldr	x9, [x9, #16]
  2c:	blr	x9
  30:	b	80 <_ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE+0x80>
  34:	ldp	x9, x8, [x19, #16]
  38:	sub	x9, x9, x8
  3c:	cmp	x9, #0x6
  40:	b.hi	5c <_ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE+0x5c>  // b.pmore
  44:	adrp	x1, 0 <_ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE>
  48:	add	x1, x1, #0x0
  4c:	mov	w2, #0x7                   	// #7
  50:	mov	x0, x19
  54:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  58:	b	80 <_ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE+0x80>
  5c:	mov	w9, #0x6563                	// #25955
  60:	mov	w10, #0x7573                	// #30067
  64:	movk	w9, #0x7373, lsl #16
  68:	movk	w10, #0x6363, lsl #16
  6c:	stur	w9, [x8, #3]
  70:	str	w10, [x8]
  74:	ldr	x8, [x19, #24]
  78:	add	x8, x8, #0x7
  7c:	str	x8, [x19, #24]
  80:	mov	x0, x19
  84:	ldr	x19, [sp, #16]
  88:	ldp	x29, x30, [sp], #32
  8c:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	mov	x19, x0
  18:	cbz	x1, 2c <_ZN4llvm11raw_ostreamlsEPKc+0x2c>
  1c:	mov	x0, x20
  20:	bl	0 <strlen>
  24:	mov	x21, x0
  28:	b	30 <_ZN4llvm11raw_ostreamlsEPKc+0x30>
  2c:	mov	x21, xzr
  30:	ldp	x8, x0, [x19, #16]
  34:	sub	x8, x8, x0
  38:	cmp	x21, x8
  3c:	b.ls	5c <_ZN4llvm11raw_ostreamlsEPKc+0x5c>  // b.plast
  40:	mov	x0, x19
  44:	mov	x1, x20
  48:	mov	x2, x21
  4c:	ldp	x20, x19, [sp, #32]
  50:	ldr	x21, [sp, #16]
  54:	ldp	x29, x30, [sp], #48
  58:	b	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  5c:	cbz	x21, 78 <_ZN4llvm11raw_ostreamlsEPKc+0x78>
  60:	mov	x1, x20
  64:	mov	x2, x21
  68:	bl	0 <memcpy>
  6c:	ldr	x8, [x19, #24]
  70:	add	x8, x8, x21
  74:	str	x8, [x19, #24]
  78:	mov	x0, x19
  7c:	ldp	x20, x19, [sp, #32]
  80:	ldr	x21, [sp, #16]
  84:	ldp	x29, x30, [sp], #48
  88:	ret

Disassembly of section .text._ZN4llvm18raw_string_ostream3strB5cxx11Ev:

0000000000000000 <_ZN4llvm18raw_string_ostream3strB5cxx11Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x8, [x0, #24]
  10:	ldr	x9, [x0, #8]
  14:	mov	x19, x0
  18:	cmp	x8, x9
  1c:	b.eq	28 <_ZN4llvm18raw_string_ostream3strB5cxx11Ev+0x28>  // b.none
  20:	mov	x0, x19
  24:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
  28:	ldr	x0, [x19, #40]
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZN4llvm9ErrorList4joinENS_5ErrorES1_:

0000000000000000 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #16]
   8:	str	x25, [sp, #32]
   c:	stp	x24, x23, [sp, #48]
  10:	stp	x22, x21, [sp, #64]
  14:	stp	x20, x19, [sp, #80]
  18:	add	x29, sp, #0x10
  1c:	mov	x19, x8
  20:	ldr	x8, [x0]
  24:	mov	x21, x1
  28:	tst	x8, #0xfffffffffffffffe
  2c:	and	x9, x8, #0xfffffffffffffffe
  30:	cset	w8, ne  // ne = any
  34:	orr	x8, x9, x8
  38:	str	x8, [x0]
  3c:	cbz	x9, 16c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x16c>
  40:	ldr	x8, [x21]
  44:	mov	x20, x0
  48:	tst	x8, #0xfffffffffffffffe
  4c:	and	x9, x8, #0xfffffffffffffffe
  50:	cset	w8, ne  // ne = any
  54:	orr	x8, x9, x8
  58:	str	x8, [x21]
  5c:	cbz	x9, 254 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x254>
  60:	ldr	x9, [x20]
  64:	ands	x0, x9, #0xfffffffffffffffe
  68:	b.eq	114 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x114>  // b.none
  6c:	ldr	x8, [x0]
  70:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
  74:	ldr	x8, [x8, #48]
  78:	ldr	x1, [x1]
  7c:	blr	x8
  80:	tbz	w0, #0, 110 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x110>
  84:	ldr	x8, [x21]
  88:	ldr	x9, [x20]
  8c:	ands	x0, x8, #0xfffffffffffffffe
  90:	and	x24, x9, #0xfffffffffffffffe
  94:	b.eq	1f4 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x1f4>  // b.none
  98:	ldr	x8, [x0]
  9c:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
  a0:	ldr	x8, [x8, #48]
  a4:	ldr	x1, [x1]
  a8:	blr	x8
  ac:	ldr	x8, [x21]
  b0:	and	x22, x8, #0xfffffffffffffffe
  b4:	tbz	w0, #0, 1f8 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x1f8>
  b8:	str	xzr, [x21]
  bc:	ldp	x21, x25, [x22, #8]
  c0:	cmp	x21, x25
  c4:	b.eq	224 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x224>  // b.none
  c8:	add	x23, x24, #0x8
  cc:	b	e8 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0xe8>
  d0:	mov	x0, x23
  d4:	mov	x2, x21
  d8:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
  dc:	add	x21, x21, #0x8
  e0:	cmp	x25, x21
  e4:	b.eq	224 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x224>  // b.none
  e8:	ldp	x1, x8, [x24, #16]
  ec:	cmp	x1, x8
  f0:	b.eq	d0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0xd0>  // b.none
  f4:	ldr	x8, [x21]
  f8:	str	xzr, [x21]
  fc:	str	x8, [x1]
 100:	ldr	x8, [x24, #16]
 104:	add	x8, x8, #0x8
 108:	str	x8, [x24, #16]
 10c:	b	dc <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0xdc>
 110:	ldr	x8, [x21]
 114:	ands	x0, x8, #0xfffffffffffffffe
 118:	b.eq	180 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x180>  // b.none
 11c:	ldr	x8, [x0]
 120:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
 124:	ldr	x8, [x8, #48]
 128:	ldr	x1, [x1]
 12c:	blr	x8
 130:	tbz	w0, #0, 180 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x180>
 134:	ldr	x8, [x21]
 138:	add	x2, x29, #0x18
 13c:	and	x0, x8, #0xfffffffffffffffe
 140:	ldr	x1, [x0, #8]!
 144:	ldr	x8, [x20]
 148:	and	x8, x8, #0xfffffffffffffffe
 14c:	str	x8, [x29, #24]
 150:	str	xzr, [x20]
 154:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 158:	ldr	x0, [x29, #24]
 15c:	cbz	x0, 16c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x16c>
 160:	ldr	x8, [x0]
 164:	ldr	x8, [x8, #8]
 168:	blr	x8
 16c:	ldr	x8, [x21]
 170:	orr	x8, x8, #0x1
 174:	str	x8, [x19]
 178:	str	xzr, [x21]
 17c:	b	264 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x264>
 180:	mov	w0, #0x20                  	// #32
 184:	bl	0 <_Znwm>
 188:	ldr	x8, [x20]
 18c:	add	x1, sp, #0x8
 190:	mov	x2, sp
 194:	mov	x22, x0
 198:	and	x8, x8, #0xfffffffffffffffe
 19c:	str	x8, [sp, #8]
 1a0:	str	xzr, [x20]
 1a4:	ldr	x8, [x21]
 1a8:	and	x8, x8, #0xfffffffffffffffe
 1ac:	str	x8, [sp]
 1b0:	str	xzr, [x21]
 1b4:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 1b8:	ldr	x0, [sp]
 1bc:	orr	x8, x22, #0x1
 1c0:	str	x8, [x19]
 1c4:	cbz	x0, 1d4 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x1d4>
 1c8:	ldr	x8, [x0]
 1cc:	ldr	x8, [x8, #8]
 1d0:	blr	x8
 1d4:	ldr	x0, [sp, #8]
 1d8:	str	xzr, [sp]
 1dc:	cbz	x0, 1ec <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x1ec>
 1e0:	ldr	x8, [x0]
 1e4:	ldr	x8, [x8, #8]
 1e8:	blr	x8
 1ec:	str	xzr, [sp, #8]
 1f0:	b	264 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x264>
 1f4:	mov	x22, xzr
 1f8:	str	x22, [x29, #24]
 1fc:	str	xzr, [x21]
 200:	ldp	x1, x8, [x24, #16]
 204:	cmp	x1, x8
 208:	b.eq	234 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x234>  // b.none
 20c:	str	xzr, [x29, #24]
 210:	str	x22, [x1], #8
 214:	str	x1, [x24, #16]
 218:	ldr	x0, [x29, #24]
 21c:	cbnz	x0, 248 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x248>
 220:	b	254 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x254>
 224:	cbz	x22, 254 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x254>
 228:	ldr	x8, [x22]
 22c:	mov	x0, x22
 230:	b	24c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x24c>
 234:	add	x0, x24, #0x8
 238:	add	x2, x29, #0x18
 23c:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 240:	ldr	x0, [x29, #24]
 244:	cbz	x0, 254 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x254>
 248:	ldr	x8, [x0]
 24c:	ldr	x8, [x8, #8]
 250:	blr	x8
 254:	ldr	x8, [x20]
 258:	orr	x8, x8, #0x1
 25c:	str	x8, [x19]
 260:	str	xzr, [x20]
 264:	ldp	x20, x19, [sp, #80]
 268:	ldp	x22, x21, [sp, #64]
 26c:	ldp	x24, x23, [sp, #48]
 270:	ldr	x25, [sp, #32]
 274:	ldp	x29, x30, [sp, #16]
 278:	add	sp, sp, #0x60
 27c:	ret

Disassembly of section .text._ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_:

0000000000000000 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	adrp	x8, 0 <_ZTVN4llvm9ErrorListE>
  14:	ldr	x8, [x8]
  18:	mov	x20, x0
  1c:	mov	x19, x0
  20:	mov	x22, x1
  24:	add	x8, x8, #0x10
  28:	str	x8, [x0]
  2c:	str	xzr, [x20, #8]!
  30:	stp	xzr, xzr, [x0, #16]
  34:	ldr	x0, [x1]
  38:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
  3c:	mov	x21, x2
  40:	ldr	x8, [x0]
  44:	ldr	x8, [x8, #48]
  48:	ldr	x1, [x1]
  4c:	blr	x8
  50:	tbnz	w0, #0, f4 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_+0xf4>
  54:	ldr	x0, [x21]
  58:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
  5c:	ldr	x8, [x0]
  60:	ldr	x8, [x8, #48]
  64:	ldr	x1, [x1]
  68:	blr	x8
  6c:	tbnz	w0, #0, f4 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_+0xf4>
  70:	ldp	x1, x8, [x19, #16]
  74:	cmp	x1, x8
  78:	b.eq	98 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_+0x98>  // b.none
  7c:	ldr	x8, [x22]
  80:	str	xzr, [x22]
  84:	str	x8, [x1]
  88:	ldr	x8, [x19, #16]
  8c:	add	x1, x8, #0x8
  90:	str	x1, [x19, #16]
  94:	b	a8 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_+0xa8>
  98:	mov	x0, x20
  9c:	mov	x2, x22
  a0:	bl	0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
  a4:	ldr	x1, [x19, #16]
  a8:	ldr	x8, [x19, #24]
  ac:	cmp	x1, x8
  b0:	b.eq	dc <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_+0xdc>  // b.none
  b4:	ldr	x8, [x21]
  b8:	str	xzr, [x21]
  bc:	str	x8, [x1]
  c0:	ldr	x8, [x19, #16]
  c4:	add	x8, x8, #0x8
  c8:	str	x8, [x19, #16]
  cc:	ldp	x20, x19, [sp, #32]
  d0:	ldp	x22, x21, [sp, #16]
  d4:	ldp	x29, x30, [sp], #48
  d8:	ret
  dc:	mov	x0, x20
  e0:	mov	x2, x21
  e4:	ldp	x20, x19, [sp, #32]
  e8:	ldp	x22, x21, [sp, #16]
  ec:	ldp	x29, x30, [sp], #48
  f0:	b	0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
  f4:	adrp	x0, 0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
  f8:	adrp	x1, 0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
  fc:	adrp	x3, 0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
 100:	add	x0, x0, #0x0
 104:	add	x1, x1, #0x0
 108:	add	x3, x3, #0x0
 10c:	mov	w2, #0x182                 	// #386
 110:	bl	0 <__assert_fail>

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	ldp	x20, x24, [x0]
  1c:	mov	x9, #0x7ffffffffffffff8    	// #9223372036854775800
  20:	sub	x8, x24, x20
  24:	cmp	x8, x9
  28:	b.eq	144 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x144>  // b.none
  2c:	asr	x9, x8, #3
  30:	cmp	x8, #0x0
  34:	csinc	x10, x9, xzr, ne  // ne = any
  38:	adds	x9, x10, x9
  3c:	lsr	x11, x9, #60
  40:	cset	w10, cs  // cs = hs, nlast
  44:	cmp	x11, #0x0
  48:	cset	w11, ne  // ne = any
  4c:	orr	w10, w10, w11
  50:	mov	x8, #0xfffffffffffffff     	// #1152921504606846975
  54:	cmp	w10, #0x0
  58:	csel	x25, x8, x9, ne  // ne = any
  5c:	sub	x8, x1, x20
  60:	mov	x23, x2
  64:	mov	x19, x0
  68:	mov	x21, x1
  6c:	asr	x26, x8, #3
  70:	cbz	x25, 84 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x84>
  74:	lsl	x0, x25, #3
  78:	bl	0 <_Znwm>
  7c:	mov	x22, x0
  80:	b	88 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x88>
  84:	mov	x22, xzr
  88:	ldr	x8, [x23]
  8c:	str	xzr, [x23]
  90:	cmp	x20, x21
  94:	mov	x23, x22
  98:	str	x8, [x22, x26, lsl #3]
  9c:	b.eq	e4 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xe4>  // b.none
  a0:	mov	x23, x22
  a4:	mov	x26, x20
  a8:	b	bc <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xbc>
  ac:	str	xzr, [x26], #8
  b0:	cmp	x21, x26
  b4:	add	x23, x23, #0x8
  b8:	b.eq	e4 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xe4>  // b.none
  bc:	ldr	x8, [x26]
  c0:	str	xzr, [x26]
  c4:	str	x8, [x23]
  c8:	ldr	x0, [x26]
  cc:	cbz	x0, ac <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xac>
  d0:	ldr	x8, [x0]
  d4:	ldr	x8, [x8, #8]
  d8:	blr	x8
  dc:	b	ac <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xac>
  e0:	str	xzr, [x21], #8
  e4:	cmp	x24, x21
  e8:	add	x23, x23, #0x8
  ec:	b.eq	114 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x114>  // b.none
  f0:	ldr	x8, [x21]
  f4:	str	xzr, [x21]
  f8:	str	x8, [x23]
  fc:	ldr	x0, [x21]
 100:	cbz	x0, e0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xe0>
 104:	ldr	x8, [x0]
 108:	ldr	x8, [x8, #8]
 10c:	blr	x8
 110:	b	e0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xe0>
 114:	cbz	x20, 120 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x120>
 118:	mov	x0, x20
 11c:	bl	0 <_ZdlPv>
 120:	add	x8, x22, x25, lsl #3
 124:	stp	x22, x23, [x19]
 128:	str	x8, [x19, #16]
 12c:	ldp	x20, x19, [sp, #64]
 130:	ldp	x22, x21, [sp, #48]
 134:	ldp	x24, x23, [sp, #32]
 138:	ldp	x26, x25, [sp, #16]
 13c:	ldp	x29, x30, [sp], #80
 140:	ret
 144:	adrp	x0, 0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 148:	add	x0, x0, #0x0
 14c:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	ldp	x8, x9, [x0]
  18:	ldr	x10, [x0, #16]
  1c:	mov	x20, x2
  20:	mov	x19, x0
  24:	sub	x11, x1, x8
  28:	cmp	x9, x10
  2c:	asr	x21, x11, #3
  30:	b.eq	cc <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_+0xcc>  // b.none
  34:	cmp	x9, x1
  38:	b.eq	e0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_+0xe0>  // b.none
  3c:	ldur	x10, [x9, #-8]
  40:	add	x22, x8, x21, lsl #3
  44:	stp	xzr, x10, [x9, #-8]
  48:	ldr	x9, [x19, #8]
  4c:	sub	x8, x9, #0x8
  50:	add	x10, x9, #0x8
  54:	sub	x9, x8, x22
  58:	cmp	x9, #0x1
  5c:	str	x10, [x19, #8]
  60:	b.lt	a8 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_+0xa8>  // b.tstop
  64:	lsr	x9, x9, #3
  68:	add	x23, x9, #0x1
  6c:	mov	x24, x8
  70:	b	84 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_+0x84>
  74:	sub	x23, x23, #0x1
  78:	cmp	x23, #0x1
  7c:	mov	x8, x24
  80:	b.le	a8 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_+0xa8>
  84:	ldr	x9, [x24, #-8]!
  88:	str	xzr, [x24]
  8c:	ldr	x0, [x8]
  90:	str	x9, [x8]
  94:	cbz	x0, 74 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_+0x74>
  98:	ldr	x8, [x0]
  9c:	ldr	x8, [x8, #8]
  a0:	blr	x8
  a4:	b	74 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_+0x74>
  a8:	ldr	x8, [x20]
  ac:	str	xzr, [x20]
  b0:	ldr	x0, [x22]
  b4:	str	x8, [x22]
  b8:	cbz	x0, f8 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_+0xf8>
  bc:	ldr	x8, [x0]
  c0:	ldr	x8, [x8, #8]
  c4:	blr	x8
  c8:	b	f8 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_+0xf8>
  cc:	add	x1, x8, x21, lsl #3
  d0:	mov	x0, x19
  d4:	mov	x2, x20
  d8:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_>
  dc:	b	f8 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_+0xf8>
  e0:	ldr	x8, [x20]
  e4:	str	xzr, [x20]
  e8:	str	x8, [x9]
  ec:	ldr	x8, [x19, #8]
  f0:	add	x8, x8, #0x8
  f4:	str	x8, [x19, #8]
  f8:	ldr	x8, [x19]
  fc:	ldp	x20, x19, [sp, #48]
 100:	ldp	x24, x23, [sp, #16]
 104:	add	x0, x8, x21, lsl #3
 108:	ldp	x22, x21, [sp, #32]
 10c:	ldp	x29, x30, [sp], #64
 110:	ret

Disassembly of section .text._ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv:

0000000000000000 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm4dbgsEv>
  14:	ldp	x9, x8, [x0, #16]
  18:	sub	x9, x9, x8
  1c:	cmp	x9, #0x39
  20:	b.hi	38 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv+0x38>  // b.pmore
  24:	adrp	x1, 0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
  28:	add	x1, x1, #0x0
  2c:	mov	w2, #0x3a                  	// #58
  30:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  34:	b	64 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv+0x64>
  38:	adrp	x9, 0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
  3c:	add	x9, x9, #0x0
  40:	ldur	q0, [x9, #42]
  44:	ldp	q2, q1, [x9, #16]
  48:	ldr	q3, [x9]
  4c:	stur	q0, [x8, #42]
  50:	stp	q2, q1, [x8, #16]
  54:	str	q3, [x8]
  58:	ldr	x8, [x0, #24]
  5c:	add	x8, x8, #0x3a
  60:	str	x8, [x0, #24]
  64:	ldrb	w20, [x19, #8]
  68:	bl	0 <_ZN4llvm4dbgsEv>
  6c:	ldp	x9, x8, [x0, #16]
  70:	sub	x9, x9, x8
  74:	tbnz	w20, #0, 94 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv+0x94>
  78:	cmp	x9, #0x82
  7c:	b.hi	d4 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv+0xd4>  // b.pmore
  80:	adrp	x1, 0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
  84:	add	x1, x1, #0x0
  88:	mov	w2, #0x83                  	// #131
  8c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  90:	bl	0 <abort>
  94:	cmp	x9, #0x26
  98:	b.hi	118 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv+0x118>  // b.pmore
  9c:	adrp	x1, 0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
  a0:	add	x1, x1, #0x0
  a4:	mov	w2, #0x27                  	// #39
  a8:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  ac:	ldrb	w8, [x19, #8]
  b0:	tbz	w8, #0, 144 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv+0x144>
  b4:	ldr	x19, [x19]
  b8:	bl	0 <_ZN4llvm4dbgsEv>
  bc:	ldr	x8, [x19]
  c0:	mov	x1, x0
  c4:	mov	x0, x19
  c8:	ldr	x8, [x8, #16]
  cc:	blr	x8
  d0:	bl	0 <abort>
  d4:	adrp	x9, 0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
  d8:	add	x9, x9, #0x0
  dc:	ldp	q1, q0, [x9, #32]
  e0:	ldp	q2, q3, [x9]
  e4:	stp	q1, q0, [x8, #32]
  e8:	ldp	q0, q1, [x9, #96]
  ec:	stp	q2, q3, [x8]
  f0:	ldp	q2, q3, [x9, #64]
  f4:	mov	w9, #0x2964                	// #10596
  f8:	movk	w9, #0xa2e, lsl #16
  fc:	stur	w9, [x8, #127]
 100:	stp	q0, q1, [x8, #96]
 104:	stp	q2, q3, [x8, #64]
 108:	ldr	x8, [x0, #24]
 10c:	add	x8, x8, #0x83
 110:	str	x8, [x0, #24]
 114:	bl	0 <abort>
 118:	adrp	x9, 0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
 11c:	add	x9, x9, #0x0
 120:	ldur	x10, [x9, #31]
 124:	ldp	q1, q0, [x9]
 128:	stur	x10, [x8, #31]
 12c:	stp	q1, q0, [x8]
 130:	ldr	x8, [x0, #24]
 134:	add	x8, x8, #0x27
 138:	str	x8, [x0, #24]
 13c:	ldrb	w8, [x19, #8]
 140:	tbnz	w8, #0, b4 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv+0xb4>
 144:	adrp	x0, 0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
 148:	adrp	x1, 0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
 14c:	adrp	x3, 0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
 150:	add	x0, x0, #0x0
 154:	add	x1, x1, #0x0
 158:	add	x3, x3, #0x0
 15c:	mov	w2, #0x281                 	// #641
 160:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	stp	x28, x27, [sp, #16]
   8:	stp	x26, x25, [sp, #32]
   c:	stp	x24, x23, [sp, #48]
  10:	stp	x22, x21, [sp, #64]
  14:	stp	x20, x19, [sp, #80]
  18:	mov	x29, sp
  1c:	ldr	w22, [x0, #24]
  20:	mov	x19, x2
  24:	cbz	w22, e4 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0xe4>
  28:	ldr	x8, [x1]
  2c:	mov	x21, x1
  30:	cmn	x8, #0x2
  34:	b.cs	11c <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0x11c>  // b.hs, b.nlast
  38:	ldr	x1, [x21, #8]
  3c:	ldr	x24, [x0, #8]
  40:	mov	x0, x8
  44:	bl	0 <_ZN4llvm10hash_valueENS_9StringRefE>
  48:	ldp	x20, x21, [x21]
  4c:	sub	w26, w22, #0x1
  50:	mov	x25, xzr
  54:	and	w8, w26, w0
  58:	mov	w27, #0x1                   	// #1
  5c:	mov	w28, w8
  60:	add	x23, x24, x28, lsl #5
  64:	ldr	x22, [x23]
  68:	cmn	x22, #0x2
  6c:	b.eq	84 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0x84>  // b.none
  70:	cmn	x22, #0x1
  74:	b.ne	90 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0x90>  // b.any
  78:	cmn	x20, #0x1
  7c:	b.eq	dc <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0xdc>  // b.none
  80:	b	b8 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0xb8>
  84:	cmn	x20, #0x2
  88:	b.eq	dc <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0xdc>  // b.none
  8c:	b	b8 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0xb8>
  90:	add	x8, x24, x28, lsl #5
  94:	ldr	x8, [x8, #8]
  98:	cmp	x21, x8
  9c:	b.ne	b8 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0xb8>  // b.any
  a0:	cbz	x21, dc <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0xdc>
  a4:	mov	x0, x20
  a8:	mov	x1, x22
  ac:	mov	x2, x21
  b0:	bl	0 <bcmp>
  b4:	cbz	w0, dc <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0xdc>
  b8:	cmn	x22, #0x1
  bc:	b.eq	10c <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0x10c>  // b.none
  c0:	cmn	x22, #0x2
  c4:	add	w8, w28, w27
  c8:	ccmp	x25, #0x0, #0x0, eq  // eq = none
  cc:	add	w27, w27, #0x1
  d0:	csel	x25, x25, x23, ne  // ne = any
  d4:	and	w8, w8, w26
  d8:	b	5c <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0x5c>
  dc:	mov	w0, #0x1                   	// #1
  e0:	b	ec <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0xec>
  e4:	mov	x23, xzr
  e8:	mov	w0, wzr
  ec:	str	x23, [x19]
  f0:	ldp	x20, x19, [sp, #80]
  f4:	ldp	x22, x21, [sp, #64]
  f8:	ldp	x24, x23, [sp, #48]
  fc:	ldp	x26, x25, [sp, #32]
 100:	ldp	x28, x27, [sp, #16]
 104:	ldp	x29, x30, [sp], #96
 108:	ret
 10c:	cmp	x25, #0x0
 110:	mov	w0, wzr
 114:	csel	x23, x23, x25, eq  // eq = none
 118:	b	ec <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0xec>
 11c:	adrp	x0, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_>
 120:	adrp	x1, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_>
 124:	adrp	x3, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_>
 128:	add	x0, x0, #0x0
 12c:	add	x1, x1, #0x0
 130:	add	x3, x3, #0x0
 134:	mov	w2, #0x252                 	// #594
 138:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E20InsertIntoBucketImplIS2_EEPSA_RKS2_RKT_SE_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E20InsertIntoBucketImplIS2_EEPSA_RKS2_RKT_SE_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	ldr	w8, [x0, #16]
  14:	ldr	w1, [x0, #24]
  18:	ldr	x9, [x0]
  1c:	mov	x20, x2
  20:	lsl	w10, w8, #2
  24:	add	w10, w10, #0x4
  28:	add	w11, w1, w1, lsl #1
  2c:	mov	x19, x0
  30:	add	x9, x9, #0x1
  34:	cmp	w10, w11
  38:	str	x9, [x0]
  3c:	b.cs	94 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E20InsertIntoBucketImplIS2_EEPSA_RKS2_RKT_SE_+0x94>  // b.hs, b.nlast
  40:	ldr	w9, [x19, #20]
  44:	mvn	w8, w8
  48:	add	w8, w1, w8
  4c:	sub	w8, w8, w9
  50:	cmp	w8, w1, lsr #3
  54:	b.ls	98 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E20InsertIntoBucketImplIS2_EEPSA_RKS2_RKT_SE_+0x98>  // b.plast
  58:	cbz	x3, b8 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E20InsertIntoBucketImplIS2_EEPSA_RKS2_RKT_SE_+0xb8>
  5c:	ldr	w8, [x19, #16]
  60:	add	w8, w8, #0x1
  64:	str	w8, [x19, #16]
  68:	ldr	x8, [x3]
  6c:	cmn	x8, #0x1
  70:	b.eq	80 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E20InsertIntoBucketImplIS2_EEPSA_RKS2_RKT_SE_+0x80>  // b.none
  74:	ldr	w8, [x19, #20]
  78:	sub	w8, w8, #0x1
  7c:	str	w8, [x19, #20]
  80:	ldp	x20, x19, [sp, #32]
  84:	ldp	x29, x30, [sp, #16]
  88:	mov	x0, x3
  8c:	add	sp, sp, #0x30
  90:	ret
  94:	lsl	w1, w1, #1
  98:	mov	x0, x19
  9c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E20InsertIntoBucketImplIS2_EEPSA_RKS2_RKT_SE_>
  a0:	add	x2, sp, #0x8
  a4:	mov	x0, x19
  a8:	mov	x1, x20
  ac:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E20InsertIntoBucketImplIS2_EEPSA_RKS2_RKT_SE_>
  b0:	ldr	x3, [sp, #8]
  b4:	cbnz	x3, 5c <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E20InsertIntoBucketImplIS2_EEPSA_RKS2_RKT_SE_+0x5c>
  b8:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E20InsertIntoBucketImplIS2_EEPSA_RKS2_RKT_SE_>
  bc:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E20InsertIntoBucketImplIS2_EEPSA_RKS2_RKT_SE_>
  c0:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E20InsertIntoBucketImplIS2_EEPSA_RKS2_RKT_SE_>
  c4:	add	x0, x0, #0x0
  c8:	add	x1, x1, #0x0
  cc:	add	x3, x3, #0x0
  d0:	mov	w2, #0x22f                 	// #559
  d4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj:

0000000000000000 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	sub	w8, w1, #0x1
  14:	orr	x8, x8, x8, lsr #1
  18:	orr	x8, x8, x8, lsr #2
  1c:	orr	x8, x8, x8, lsr #4
  20:	orr	x8, x8, x8, lsr #8
  24:	orr	x8, x8, x8, lsr #16
  28:	lsr	x9, x8, #32
  2c:	orr	w8, w9, w8
  30:	add	w9, w8, #0x1
  34:	ldr	w21, [x0, #24]
  38:	ldr	x20, [x0, #8]
  3c:	cmp	w9, #0x40
  40:	mov	w9, #0x40                  	// #64
  44:	csinc	w8, w9, w8, ls  // ls = plast
  48:	mov	x19, x0
  4c:	str	w8, [x0, #24]
  50:	lsl	x0, x8, #5
  54:	bl	0 <_Znwm>
  58:	str	x0, [x19, #8]
  5c:	cbz	x20, 84 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x84>
  60:	add	x2, x20, x21, lsl #5
  64:	mov	x0, x19
  68:	mov	x1, x20
  6c:	bl	0 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj>
  70:	mov	x0, x20
  74:	ldp	x20, x19, [sp, #32]
  78:	ldr	x21, [sp, #16]
  7c:	ldp	x29, x30, [sp], #48
  80:	b	0 <_ZdlPv>
  84:	ldr	w8, [x19, #24]
  88:	str	xzr, [x19, #16]
  8c:	sub	w9, w8, #0x1
  90:	tst	w8, w9
  94:	b.ne	10c <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x10c>  // b.any
  98:	cbz	w8, fc <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0xfc>
  9c:	lsl	x8, x8, #5
  a0:	subs	x10, x8, #0x20
  a4:	adrp	x9, 0 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj>
  a8:	b.eq	e4 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0xe4>  // b.none
  ac:	lsr	x10, x10, #5
  b0:	ldr	q0, [x9]
  b4:	add	x11, x10, #0x1
  b8:	and	x12, x11, #0xffffffffffffffe
  bc:	add	x10, x0, x12, lsl #5
  c0:	add	x13, x0, #0x20
  c4:	mov	x14, x12
  c8:	stur	q0, [x13, #-32]
  cc:	str	q0, [x13], #64
  d0:	subs	x14, x14, #0x2
  d4:	b.ne	c8 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0xc8>  // b.any
  d8:	cmp	x11, x12
  dc:	b.ne	e8 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0xe8>  // b.any
  e0:	b	fc <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0xfc>
  e4:	mov	x10, x0
  e8:	ldr	q0, [x9]
  ec:	add	x8, x0, x8
  f0:	str	q0, [x10], #32
  f4:	cmp	x8, x10
  f8:	b.ne	f0 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0xf0>  // b.any
  fc:	ldp	x20, x19, [sp, #32]
 100:	ldr	x21, [sp, #16]
 104:	ldp	x29, x30, [sp], #48
 108:	ret
 10c:	adrp	x0, 0 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj>
 110:	adrp	x1, 0 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj>
 114:	adrp	x3, 0 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj>
 118:	add	x0, x0, #0x0
 11c:	add	x1, x1, #0x0
 120:	add	x3, x3, #0x0
 124:	mov	w2, #0x15c                 	// #348
 128:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E18moveFromOldBucketsEPSA_SD_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E18moveFromOldBucketsEPSA_SD_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldr	w8, [x0, #24]
  14:	str	xzr, [x0, #16]
  18:	sub	w9, w8, #0x1
  1c:	tst	w8, w9
  20:	b.ne	120 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E18moveFromOldBucketsEPSA_SD_+0x120>  // b.any
  24:	mov	x19, x2
  28:	mov	x20, x1
  2c:	mov	x21, x0
  30:	cbz	w8, 98 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E18moveFromOldBucketsEPSA_SD_+0x98>
  34:	ldr	x9, [x21, #8]
  38:	lsl	x10, x8, #5
  3c:	subs	x11, x10, #0x20
  40:	adrp	x10, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E18moveFromOldBucketsEPSA_SD_>
  44:	b.eq	80 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E18moveFromOldBucketsEPSA_SD_+0x80>  // b.none
  48:	lsr	x11, x11, #5
  4c:	ldr	q0, [x10]
  50:	add	x12, x11, #0x1
  54:	and	x13, x12, #0xffffffffffffffe
  58:	add	x11, x9, x13, lsl #5
  5c:	add	x14, x9, #0x20
  60:	mov	x15, x13
  64:	stur	q0, [x14, #-32]
  68:	str	q0, [x14], #64
  6c:	subs	x15, x15, #0x2
  70:	b.ne	64 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E18moveFromOldBucketsEPSA_SD_+0x64>  // b.any
  74:	cmp	x12, x13
  78:	b.ne	84 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E18moveFromOldBucketsEPSA_SD_+0x84>  // b.any
  7c:	b	98 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E18moveFromOldBucketsEPSA_SD_+0x98>
  80:	mov	x11, x9
  84:	ldr	q0, [x10]
  88:	add	x8, x9, x8, lsl #5
  8c:	str	q0, [x11], #32
  90:	cmp	x8, x11
  94:	b.ne	8c <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E18moveFromOldBucketsEPSA_SD_+0x8c>  // b.any
  98:	cmp	x20, x19
  9c:	b.ne	bc <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E18moveFromOldBucketsEPSA_SD_+0xbc>  // b.any
  a0:	ldp	x20, x19, [sp, #32]
  a4:	ldr	x21, [sp, #16]
  a8:	ldp	x29, x30, [sp], #48
  ac:	ret
  b0:	add	x20, x20, #0x20
  b4:	cmp	x19, x20
  b8:	b.eq	a0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E18moveFromOldBucketsEPSA_SD_+0xa0>  // b.none
  bc:	ldr	x8, [x20]
  c0:	cmn	x8, #0x3
  c4:	b.hi	b0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E18moveFromOldBucketsEPSA_SD_+0xb0>  // b.pmore
  c8:	add	x2, x29, #0x18
  cc:	mov	x0, x21
  d0:	mov	x1, x20
  d4:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E18moveFromOldBucketsEPSA_SD_>
  d8:	tbnz	w0, #0, 100 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E18moveFromOldBucketsEPSA_SD_+0x100>
  dc:	ldr	x8, [x29, #24]
  e0:	ldr	q0, [x20]
  e4:	str	q0, [x8]
  e8:	ldr	q0, [x20, #16]
  ec:	str	q0, [x8, #16]
  f0:	ldr	w8, [x21, #16]
  f4:	add	w8, w8, #0x1
  f8:	str	w8, [x21, #16]
  fc:	b	b0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E18moveFromOldBucketsEPSA_SD_+0xb0>
 100:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E18moveFromOldBucketsEPSA_SD_>
 104:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E18moveFromOldBucketsEPSA_SD_>
 108:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E18moveFromOldBucketsEPSA_SD_>
 10c:	add	x0, x0, #0x0
 110:	add	x1, x1, #0x0
 114:	add	x3, x3, #0x0
 118:	mov	w2, #0x17a                 	// #378
 11c:	bl	0 <__assert_fail>
 120:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E18moveFromOldBucketsEPSA_SD_>
 124:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E18moveFromOldBucketsEPSA_SD_>
 128:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E18moveFromOldBucketsEPSA_SD_>
 12c:	add	x0, x0, #0x0
 130:	add	x1, x1, #0x0
 134:	add	x3, x3, #0x0
 138:	mov	w2, #0x15c                 	// #348
 13c:	bl	0 <__assert_fail>

ErrorHandler.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3lld4outsEv>:
       0:	adrp	x8, 0 <_ZN3lld4outsEv>
       4:	ldr	x8, [x8]
       8:	ldr	x0, [x8]
       c:	cbz	x0, 14 <_ZN3lld4outsEv+0x14>
      10:	ret
      14:	b	0 <_ZN4llvm4outsEv>

0000000000000018 <_ZN3lld4errsEv>:
      18:	adrp	x8, 8 <_ZN3lld4outsEv+0x8>
      1c:	ldr	x8, [x8]
      20:	ldr	x0, [x8]
      24:	cbz	x0, 2c <_ZN3lld4errsEv+0x14>
      28:	ret
      2c:	b	0 <_ZN4llvm4errsEv>

0000000000000030 <_ZN3lld12errorHandlerEv>:
      30:	stp	x29, x30, [sp, #-16]!
      34:	mov	x29, sp
      38:	adrp	x8, 0 <_ZN3lld4outsEv>
      3c:	add	x8, x8, #0x0
      40:	ldarb	w8, [x8]
      44:	tbz	w8, #0, 58 <_ZN3lld12errorHandlerEv+0x28>
      48:	adrp	x0, 0 <_ZN3lld4outsEv>
      4c:	add	x0, x0, #0x0
      50:	ldp	x29, x30, [sp], #16
      54:	ret
      58:	adrp	x0, 0 <_ZN3lld4outsEv>
      5c:	add	x0, x0, #0x0
      60:	bl	0 <__cxa_guard_acquire>
      64:	cbz	w0, 48 <_ZN3lld12errorHandlerEv+0x18>
      68:	adrp	x0, 0 <_ZN3lld4outsEv>
      6c:	adrp	x1, 0 <_ZN3lld4outsEv>
      70:	adrp	x2, 0 <__dso_handle>
      74:	add	x0, x0, #0x0
      78:	add	x1, x1, #0x0
      7c:	add	x2, x2, #0x0
      80:	bl	0 <__cxa_atexit>
      84:	adrp	x0, 0 <_ZN3lld4outsEv>
      88:	add	x0, x0, #0x0
      8c:	bl	0 <__cxa_guard_release>
      90:	b	48 <_ZN3lld12errorHandlerEv+0x18>

0000000000000094 <_ZN3lld7exitLldEi>:
      94:	stp	x29, x30, [sp, #-48]!
      98:	str	x21, [sp, #16]
      9c:	stp	x20, x19, [sp, #32]
      a0:	mov	x29, sp
      a4:	adrp	x20, 0 <_ZN3lld4outsEv>
      a8:	add	x20, x20, #0x0
      ac:	ldarb	w8, [x20]
      b0:	mov	w19, w0
      b4:	tbnz	w8, #0, f0 <_ZN3lld7exitLldEi+0x5c>
      b8:	adrp	x0, 0 <_ZN3lld4outsEv>
      bc:	add	x0, x0, #0x0
      c0:	bl	0 <__cxa_guard_acquire>
      c4:	cbz	w0, f0 <_ZN3lld7exitLldEi+0x5c>
      c8:	adrp	x0, 0 <_ZN3lld4outsEv>
      cc:	adrp	x1, 0 <_ZN3lld4outsEv>
      d0:	adrp	x2, 0 <__dso_handle>
      d4:	add	x0, x0, #0x0
      d8:	add	x1, x1, #0x0
      dc:	add	x2, x2, #0x0
      e0:	bl	0 <__cxa_atexit>
      e4:	adrp	x0, 0 <_ZN3lld4outsEv>
      e8:	add	x0, x0, #0x0
      ec:	bl	0 <__cxa_guard_release>
      f0:	adrp	x21, 0 <_ZN3lld4outsEv>
      f4:	ldr	x8, [x21]
      f8:	cbz	x8, 14c <_ZN3lld7exitLldEi+0xb8>
      fc:	ldarb	w8, [x20]
     100:	tbnz	w8, #0, 13c <_ZN3lld7exitLldEi+0xa8>
     104:	adrp	x0, 0 <_ZN3lld4outsEv>
     108:	add	x0, x0, #0x0
     10c:	bl	0 <__cxa_guard_acquire>
     110:	cbz	w0, 13c <_ZN3lld7exitLldEi+0xa8>
     114:	adrp	x0, 0 <_ZN3lld4outsEv>
     118:	adrp	x1, 0 <_ZN3lld4outsEv>
     11c:	adrp	x2, 0 <__dso_handle>
     120:	add	x0, x0, #0x0
     124:	add	x1, x1, #0x0
     128:	add	x2, x2, #0x0
     12c:	bl	0 <__cxa_atexit>
     130:	adrp	x0, 0 <_ZN3lld4outsEv>
     134:	add	x0, x0, #0x0
     138:	bl	0 <__cxa_guard_release>
     13c:	ldr	x0, [x21]
     140:	ldr	x8, [x0]
     144:	ldr	x8, [x8, #48]
     148:	blr	x8
     14c:	bl	0 <_ZN4llvm13llvm_shutdownEv>
     150:	bl	0 <_ZN3lld4outsEv>
     154:	bl	0 <_ZN3lld4outsEv>
     158:	bl	18 <_ZN3lld4errsEv>
     15c:	bl	0 <_ZN3lld4outsEv>
     160:	mov	w0, w19
     164:	bl	0 <_exit>

0000000000000168 <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE>:
     168:	sub	sp, sp, #0x120
     16c:	stp	x29, x30, [sp, #240]
     170:	stp	x28, x21, [sp, #256]
     174:	stp	x20, x19, [sp, #272]
     178:	add	x29, sp, #0xf0
     17c:	adrp	x8, 0 <_ZN3lld4outsEv>
     180:	add	x20, sp, #0x60
     184:	ldr	d0, [x8]
     188:	mov	w8, #0x1                   	// #1
     18c:	str	w8, [sp, #80]
     190:	add	x8, x20, #0x10
     194:	stp	xzr, xzr, [sp, #64]
     198:	str	x8, [sp, #96]
     19c:	adrp	x8, 0 <_ZTVN4llvm19raw_svector_ostreamE>
     1a0:	ldr	x8, [x8]
     1a4:	mov	x19, x0
     1a8:	add	x0, sp, #0x30
     1ac:	mov	x1, xzr
     1b0:	add	x8, x8, #0x10
     1b4:	mov	x2, xzr
     1b8:	mov	w3, wzr
     1bc:	stp	x8, xzr, [sp, #48]
     1c0:	str	d0, [sp, #104]
     1c4:	str	x20, [sp, #88]
     1c8:	add	x21, sp, #0x30
     1cc:	bl	0 <_ZN4llvm11raw_ostream16SetBufferAndModeEPcmNS0_10BufferKindE>
     1d0:	adrp	x8, 0 <_ZTVN4llvm27DiagnosticPrinterRawOStreamE>
     1d4:	ldr	x8, [x8]
     1d8:	add	x1, sp, #0x20
     1dc:	mov	x0, x19
     1e0:	add	x8, x8, #0x10
     1e4:	stp	x8, x21, [sp, #32]
     1e8:	ldr	x8, [x19]
     1ec:	ldr	x8, [x8, #24]
     1f0:	blr	x8
     1f4:	ldrb	w8, [x19, #12]
     1f8:	sub	w9, w8, #0x2
     1fc:	cmp	w9, #0x2
     200:	b.cc	244 <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0xdc>  // b.lo, b.ul, b.last
     204:	cmp	w8, #0x1
     208:	b.eq	26c <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0x104>  // b.none
     20c:	cbnz	w8, 29c <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0x134>
     210:	mov	w8, #0x106                 	// #262
     214:	add	x9, sp, #0x60
     218:	strh	w8, [sp, #24]
     21c:	adrp	x8, 0 <_ZN3lld4outsEv>
     220:	stp	x9, xzr, [sp, #8]
     224:	add	x8, x8, #0x0
     228:	ldarb	w8, [x8]
     22c:	tbz	w8, #0, 30c <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0x1a4>
     230:	adrp	x0, 0 <_ZN3lld4outsEv>
     234:	add	x0, x0, #0x0
     238:	add	x1, sp, #0x8
     23c:	bl	1120 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
     240:	b	29c <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0x134>
     244:	mov	w8, #0x106                 	// #262
     248:	strh	w8, [sp, #24]
     24c:	adrp	x8, 0 <_ZN3lld4outsEv>
     250:	stp	x20, xzr, [sp, #8]
     254:	add	x8, x8, #0x0
     258:	ldarb	w8, [x8]
     25c:	tbz	w8, #0, 2d0 <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0x168>
     260:	add	x1, sp, #0x8
     264:	bl	de4 <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE>
     268:	b	29c <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0x134>
     26c:	mov	w8, #0x106                 	// #262
     270:	add	x9, sp, #0x60
     274:	strh	w8, [sp, #24]
     278:	adrp	x8, 0 <_ZN3lld4outsEv>
     27c:	stp	x9, xzr, [sp, #8]
     280:	add	x8, x8, #0x0
     284:	ldarb	w8, [x8]
     288:	tbz	w8, #0, 348 <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0x1e0>
     28c:	adrp	x0, 0 <_ZN3lld4outsEv>
     290:	add	x0, x0, #0x0
     294:	add	x1, sp, #0x8
     298:	bl	ebc <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE>
     29c:	add	x0, sp, #0x30
     2a0:	bl	0 <_ZN4llvm11raw_ostreamD2Ev>
     2a4:	ldr	x0, [sp, #96]
     2a8:	add	x8, sp, #0x60
     2ac:	add	x8, x8, #0x10
     2b0:	cmp	x0, x8
     2b4:	b.eq	2bc <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0x154>  // b.none
     2b8:	bl	0 <free>
     2bc:	ldp	x20, x19, [sp, #272]
     2c0:	ldp	x28, x21, [sp, #256]
     2c4:	ldp	x29, x30, [sp, #240]
     2c8:	add	sp, sp, #0x120
     2cc:	ret
     2d0:	adrp	x0, 0 <_ZN3lld4outsEv>
     2d4:	add	x0, x0, #0x0
     2d8:	bl	0 <__cxa_guard_acquire>
     2dc:	cbz	w0, 260 <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0xf8>
     2e0:	adrp	x0, 0 <_ZN3lld4outsEv>
     2e4:	adrp	x1, 0 <_ZN3lld4outsEv>
     2e8:	adrp	x2, 0 <__dso_handle>
     2ec:	add	x0, x0, #0x0
     2f0:	add	x1, x1, #0x0
     2f4:	add	x2, x2, #0x0
     2f8:	bl	0 <__cxa_atexit>
     2fc:	adrp	x0, 0 <_ZN3lld4outsEv>
     300:	add	x0, x0, #0x0
     304:	bl	0 <__cxa_guard_release>
     308:	b	260 <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0xf8>
     30c:	adrp	x0, 0 <_ZN3lld4outsEv>
     310:	add	x0, x0, #0x0
     314:	bl	0 <__cxa_guard_acquire>
     318:	cbz	w0, 230 <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0xc8>
     31c:	adrp	x0, 0 <_ZN3lld4outsEv>
     320:	adrp	x1, 0 <_ZN3lld4outsEv>
     324:	adrp	x2, 0 <__dso_handle>
     328:	add	x0, x0, #0x0
     32c:	add	x1, x1, #0x0
     330:	add	x2, x2, #0x0
     334:	bl	0 <__cxa_atexit>
     338:	adrp	x0, 0 <_ZN3lld4outsEv>
     33c:	add	x0, x0, #0x0
     340:	bl	0 <__cxa_guard_release>
     344:	b	230 <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0xc8>
     348:	adrp	x0, 0 <_ZN3lld4outsEv>
     34c:	add	x0, x0, #0x0
     350:	bl	0 <__cxa_guard_acquire>
     354:	cbz	w0, 28c <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0x124>
     358:	adrp	x0, 0 <_ZN3lld4outsEv>
     35c:	adrp	x1, 0 <_ZN3lld4outsEv>
     360:	adrp	x2, 0 <__dso_handle>
     364:	add	x0, x0, #0x0
     368:	add	x1, x1, #0x0
     36c:	add	x2, x2, #0x0
     370:	bl	0 <__cxa_atexit>
     374:	adrp	x0, 0 <_ZN3lld4outsEv>
     378:	add	x0, x0, #0x0
     37c:	bl	0 <__cxa_guard_release>
     380:	b	28c <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0x124>

0000000000000384 <_ZN3lld10checkErrorEN4llvm5ErrorE>:
     384:	sub	sp, sp, #0xa0
     388:	stp	x29, x30, [sp, #112]
     38c:	str	x21, [sp, #128]
     390:	stp	x20, x19, [sp, #144]
     394:	add	x29, sp, #0x70
     398:	ldr	x8, [x0]
     39c:	str	xzr, [x0]
     3a0:	tst	x8, #0xfffffffffffffffe
     3a4:	and	x19, x8, #0xfffffffffffffffe
     3a8:	cset	w8, ne  // ne = any
     3ac:	orr	x8, x19, x8
     3b0:	stp	xzr, x8, [sp]
     3b4:	cbz	x19, 4ac <_ZN3lld10checkErrorEN4llvm5ErrorE+0x128>
     3b8:	str	xzr, [sp, #8]
     3bc:	ldr	x8, [x19]
     3c0:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
     3c4:	mov	x0, x19
     3c8:	ldr	x8, [x8, #48]
     3cc:	ldr	x1, [x1]
     3d0:	blr	x8
     3d4:	tbz	w0, #0, 4b8 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x134>
     3d8:	mov	w8, #0x1                   	// #1
     3dc:	str	x8, [sp, #16]
     3e0:	ldp	x21, x20, [x19, #8]
     3e4:	cmp	x21, x20
     3e8:	b.eq	4e4 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x160>  // b.none
     3ec:	mov	w8, #0x1                   	// #1
     3f0:	stur	x8, [x29, #-40]
     3f4:	ldr	x8, [x21]
     3f8:	str	xzr, [x21]
     3fc:	sub	x0, x29, #0x8
     400:	stur	x8, [x29, #-8]
     404:	add	x8, x29, #0x18
     408:	bl	1b54 <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEE3$_0JEEES2_St10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS5_EEOT_DpOT0_>
     40c:	add	x8, sp, #0x18
     410:	sub	x0, x29, #0x28
     414:	add	x1, x29, #0x18
     418:	bl	0 <_ZN3lld4outsEv>
     41c:	ldr	x8, [sp, #24]
     420:	ldr	x9, [x29, #24]
     424:	orr	x8, x8, #0x1
     428:	stp	x8, xzr, [sp, #16]
     42c:	cbnz	x9, 4a4 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x120>
     430:	add	x21, x21, #0x8
     434:	ldur	x0, [x29, #-8]
     438:	cbz	x0, 448 <_ZN3lld10checkErrorEN4llvm5ErrorE+0xc4>
     43c:	ldr	x8, [x0]
     440:	ldr	x8, [x8, #8]
     444:	blr	x8
     448:	ldur	x8, [x29, #-40]
     44c:	stur	xzr, [x29, #-8]
     450:	cbnz	x8, 538 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x1b4>
     454:	cmp	x20, x21
     458:	b.eq	4e4 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x160>  // b.none
     45c:	ldr	x8, [sp, #16]
     460:	sub	x0, x29, #0x8
     464:	orr	x8, x8, #0x1
     468:	stur	x8, [x29, #-40]
     46c:	ldr	x8, [x21]
     470:	str	xzr, [x21], #8
     474:	stur	x8, [x29, #-8]
     478:	add	x8, x29, #0x18
     47c:	bl	1b54 <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEE3$_0JEEES2_St10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS5_EEOT_DpOT0_>
     480:	add	x8, sp, #0x18
     484:	sub	x0, x29, #0x28
     488:	add	x1, x29, #0x18
     48c:	bl	0 <_ZN3lld4outsEv>
     490:	ldr	x8, [sp, #24]
     494:	ldr	x9, [x29, #24]
     498:	orr	x8, x8, #0x1
     49c:	stp	x8, xzr, [sp, #16]
     4a0:	cbz	x9, 434 <_ZN3lld10checkErrorEN4llvm5ErrorE+0xb0>
     4a4:	add	x0, x29, #0x18
     4a8:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
     4ac:	mov	w8, #0x1                   	// #1
     4b0:	str	x8, [sp, #16]
     4b4:	b	4f4 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x170>
     4b8:	add	x8, sp, #0x10
     4bc:	add	x0, sp, #0x18
     4c0:	str	x19, [sp, #24]
     4c4:	bl	1b54 <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEE3$_0JEEES2_St10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS5_EEOT_DpOT0_>
     4c8:	ldr	x0, [sp, #24]
     4cc:	cbz	x0, 4dc <_ZN3lld10checkErrorEN4llvm5ErrorE+0x158>
     4d0:	ldr	x8, [x0]
     4d4:	ldr	x8, [x8, #8]
     4d8:	blr	x8
     4dc:	str	xzr, [sp, #24]
     4e0:	b	4f4 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x170>
     4e4:	ldr	x8, [x19]
     4e8:	mov	x0, x19
     4ec:	ldr	x8, [x8, #8]
     4f0:	blr	x8
     4f4:	ldr	x8, [sp, #16]
     4f8:	tst	x8, #0xfffffffffffffffe
     4fc:	and	x9, x8, #0xfffffffffffffffe
     500:	cset	w8, ne  // ne = any
     504:	orr	x8, x9, x8
     508:	str	x8, [sp, #16]
     50c:	cbnz	x9, 540 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x1bc>
     510:	cbnz	x8, 5b0 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x22c>
     514:	ldr	x8, [sp, #8]
     518:	cbnz	x8, 5b8 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x234>
     51c:	ldr	x8, [sp]
     520:	cbnz	x8, 5c0 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x23c>
     524:	ldp	x20, x19, [sp, #144]
     528:	ldr	x21, [sp, #128]
     52c:	ldp	x29, x30, [sp, #112]
     530:	add	sp, sp, #0xa0
     534:	ret
     538:	sub	x0, x29, #0x28
     53c:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
     540:	sturb	wzr, [x29, #-24]
     544:	stp	xzr, xzr, [sp, #40]
     548:	adrp	x10, 0 <_ZTVN4llvm18raw_string_ostreamE>
     54c:	ldr	x10, [x10]
     550:	sub	x8, x29, #0x28
     554:	mov	w9, #0x1                   	// #1
     558:	adrp	x1, 0 <_ZN3lld4outsEv>
     55c:	add	x11, x8, #0x10
     560:	str	w9, [sp, #56]
     564:	add	x9, x10, #0x10
     568:	add	x1, x1, #0x0
     56c:	add	x0, sp, #0x18
     570:	stp	x11, xzr, [x29, #-40]
     574:	stp	x9, xzr, [sp, #24]
     578:	str	x8, [sp, #64]
     57c:	bl	0 <_ZN3lld4outsEv>
     580:	adrp	x1, 0 <_ZN3lld4outsEv>
     584:	add	x1, x1, #0x0
     588:	bl	0 <_ZN3lld4outsEv>
     58c:	add	x1, sp, #0x10
     590:	bl	0 <_ZN3lld4outsEv>
     594:	add	x0, sp, #0x18
     598:	bl	0 <_ZN3lld4outsEv>
     59c:	ldr	x0, [x0]
     5a0:	adrp	x1, 0 <_ZN3lld4outsEv>
     5a4:	add	x1, x1, #0x0
     5a8:	mov	w2, #0x2c9                 	// #713
     5ac:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
     5b0:	add	x0, sp, #0x10
     5b4:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
     5b8:	add	x0, sp, #0x8
     5bc:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
     5c0:	mov	x0, sp
     5c4:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>

00000000000005c8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE>:
     5c8:	sub	sp, sp, #0x140
     5cc:	stp	x29, x30, [sp, #224]
     5d0:	stp	x28, x27, [sp, #240]
     5d4:	stp	x26, x25, [sp, #256]
     5d8:	stp	x24, x23, [sp, #272]
     5dc:	stp	x22, x21, [sp, #288]
     5e0:	stp	x20, x19, [sp, #304]
     5e4:	add	x29, sp, #0xe0
     5e8:	ldrb	w9, [x0, #51]
     5ec:	mov	x19, x8
     5f0:	cbz	w9, a1c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x454>
     5f4:	adrp	x8, 0 <_ZN3lld4outsEv>
     5f8:	str	x0, [sp, #8]
     5fc:	add	x8, x8, #0x0
     600:	ldarb	w8, [x8]
     604:	adrp	x21, 0 <_ZN3lld4outsEv>
     608:	mov	x22, x1
     60c:	add	x21, x21, #0x0
     610:	tbz	w8, #0, b5c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x594>
     614:	sub	x8, x29, #0x30
     618:	mov	x0, x22
     61c:	bl	0 <_ZNK4llvm5Twine3strB5cxx11Ev>
     620:	add	x8, sp, #0x30
     624:	add	x9, sp, #0x50
     628:	add	x10, sp, #0x10
     62c:	add	x11, sp, #0x70
     630:	mov	x27, xzr
     634:	add	x22, x19, #0x10
     638:	add	x23, x8, #0x10
     63c:	add	x20, x9, #0x10
     640:	add	x28, x10, #0x10
     644:	add	x24, x11, #0x10
     648:	ldp	x0, x8, [x29, #-48]
     64c:	add	x3, x21, x27
     650:	movi	v0.2d, #0x0
     654:	sub	x2, x29, #0x50
     658:	add	x1, x0, x8
     65c:	mov	w4, wzr
     660:	stp	q0, q0, [x29, #-80]
     664:	bl	0 <_ZN3lld4outsEv>
     668:	tbz	w0, #0, 6e4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x11c>
     66c:	ldp	x8, x9, [x29, #-80]
     670:	cmp	x8, x9
     674:	b.eq	c6c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x6a4>  // b.none
     678:	sub	x9, x9, x8
     67c:	cmp	x9, #0x78
     680:	b.eq	70c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x144>  // b.none
     684:	cmp	x9, #0x90
     688:	b.ne	c6c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x6a4>  // b.any
     68c:	ldrb	w9, [x8, #40]
     690:	cbz	w9, 764 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x19c>
     694:	ldp	x25, x8, [x8, #24]
     698:	mov	x0, x23
     69c:	str	x23, [sp, #48]
     6a0:	sub	x26, x8, x25
     6a4:	cmp	x26, #0x10
     6a8:	str	x26, [sp, #16]
     6ac:	b.cc	6cc <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x104>  // b.lo, b.ul, b.last
     6b0:	add	x0, sp, #0x30
     6b4:	add	x1, sp, #0x10
     6b8:	mov	x2, xzr
     6bc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
     6c0:	ldr	x8, [sp, #16]
     6c4:	str	x0, [sp, #48]
     6c8:	str	x8, [sp, #64]
     6cc:	cbz	x26, 788 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x1c0>
     6d0:	cmp	x26, #0x1
     6d4:	b.ne	77c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x1b4>  // b.any
     6d8:	ldrb	w8, [x25]
     6dc:	strb	w8, [x0]
     6e0:	b	788 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x1c0>
     6e4:	mov	w25, #0x3                   	// #3
     6e8:	ldur	x0, [x29, #-80]
     6ec:	cbz	x0, 6f4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x12c>
     6f0:	bl	0 <_ZdlPv>
     6f4:	cmp	w25, #0x3
     6f8:	b.ne	b24 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x55c>  // b.any
     6fc:	add	x27, x27, #0x20
     700:	cmp	x27, #0x120
     704:	b.ne	648 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x80>  // b.any
     708:	b	a70 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x4a8>
     70c:	ldrb	w9, [x8, #40]
     710:	cbz	w9, 770 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x1a8>
     714:	ldp	x25, x8, [x8, #24]
     718:	mov	x0, x22
     71c:	str	x22, [x19]
     720:	sub	x26, x8, x25
     724:	cmp	x26, #0x10
     728:	str	x26, [sp, #112]
     72c:	b.cc	74c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x184>  // b.lo, b.ul, b.last
     730:	add	x1, sp, #0x70
     734:	mov	x0, x19
     738:	mov	x2, xzr
     73c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
     740:	ldr	x8, [sp, #112]
     744:	str	x0, [x19]
     748:	str	x8, [x19, #16]
     74c:	cbz	x26, 9fc <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x434>
     750:	cmp	x26, #0x1
     754:	b.ne	9f0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x428>  // b.any
     758:	ldrb	w8, [x25]
     75c:	strb	w8, [x0]
     760:	b	9fc <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x434>
     764:	stp	x23, xzr, [sp, #48]
     768:	strb	wzr, [sp, #64]
     76c:	b	7a8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x1e0>
     770:	stp	x22, xzr, [x19]
     774:	strb	wzr, [x19, #16]
     778:	b	a0c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x444>
     77c:	mov	x1, x25
     780:	mov	x2, x26
     784:	bl	0 <memcpy>
     788:	ldr	x8, [sp, #16]
     78c:	ldr	x9, [sp, #48]
     790:	str	x8, [sp, #56]
     794:	strb	wzr, [x9, x8]
     798:	ldr	x8, [sp, #56]
     79c:	mov	x9, #0x3fffffffffffffff    	// #4611686018427387903
     7a0:	cmp	x8, x9
     7a4:	b.eq	c8c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x6c4>  // b.none
     7a8:	adrp	x1, 0 <_ZN3lld4outsEv>
     7ac:	add	x0, sp, #0x30
     7b0:	mov	w2, #0x1                   	// #1
     7b4:	add	x1, x1, #0x0
     7b8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
     7bc:	str	x20, [sp, #80]
     7c0:	mov	x8, x0
     7c4:	ldr	x9, [x8], #16
     7c8:	cmp	x9, x8
     7cc:	b.eq	7e0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x218>  // b.none
     7d0:	str	x9, [sp, #80]
     7d4:	ldr	x9, [x0, #16]
     7d8:	str	x9, [sp, #96]
     7dc:	b	7e8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x220>
     7e0:	ldr	q0, [x9]
     7e4:	str	q0, [x20]
     7e8:	ldr	x9, [x0, #8]
     7ec:	mov	x11, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
     7f0:	movk	x11, #0xaaab
     7f4:	orr	x12, xzr, #0xfffffffffffffffd
     7f8:	str	x9, [sp, #88]
     7fc:	stp	x8, xzr, [x0]
     800:	strb	wzr, [x0, #16]
     804:	ldp	x8, x9, [x29, #-80]
     808:	sub	x10, x9, x8
     80c:	asr	x10, x10, #3
     810:	madd	x10, x10, x11, x12
     814:	cmp	x10, #0x2
     818:	ccmp	x9, x8, #0x4, hi  // hi = pmore
     81c:	mov	w9, #0x2                   	// #2
     820:	csel	x9, x9, x10, ne  // ne = any
     824:	mov	w11, #0x18                  	// #24
     828:	madd	x10, x9, x11, x8
     82c:	ldrb	w10, [x10, #16]
     830:	cbz	w10, 888 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x2c0>
     834:	madd	x8, x9, x11, x8
     838:	ldp	x25, x8, [x8]
     83c:	mov	x0, x28
     840:	str	x28, [sp, #16]
     844:	sub	x26, x8, x25
     848:	cmp	x26, #0x10
     84c:	stur	x26, [x29, #-16]
     850:	b.cc	870 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x2a8>  // b.lo, b.ul, b.last
     854:	add	x0, sp, #0x10
     858:	sub	x1, x29, #0x10
     85c:	mov	x2, xzr
     860:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
     864:	ldur	x8, [x29, #-16]
     868:	str	x0, [sp, #16]
     86c:	str	x8, [sp, #32]
     870:	cbz	x26, 8a8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x2e0>
     874:	cmp	x26, #0x1
     878:	b.ne	89c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x2d4>  // b.any
     87c:	ldrb	w8, [x25]
     880:	strb	w8, [x0]
     884:	b	8a8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x2e0>
     888:	mov	x2, xzr
     88c:	mov	x1, x28
     890:	stp	x28, xzr, [sp, #16]
     894:	strb	wzr, [sp, #32]
     898:	b	8bc <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x2f4>
     89c:	mov	x1, x25
     8a0:	mov	x2, x26
     8a4:	bl	0 <memcpy>
     8a8:	ldur	x8, [x29, #-16]
     8ac:	ldr	x9, [sp, #16]
     8b0:	str	x8, [sp, #24]
     8b4:	strb	wzr, [x9, x8]
     8b8:	ldp	x1, x2, [sp, #16]
     8bc:	ldp	x3, x4, [sp, #80]
     8c0:	ldr	x9, [sp, #96]
     8c4:	mov	w10, #0xf                   	// #15
     8c8:	cmp	x3, x20
     8cc:	add	x8, x2, x4
     8d0:	csel	x9, x10, x9, eq  // eq = none
     8d4:	cmp	x8, x9
     8d8:	b.ls	8f4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x32c>  // b.plast
     8dc:	ldr	x9, [sp, #32]
     8e0:	cmp	x1, x28
     8e4:	mov	w10, #0xf                   	// #15
     8e8:	csel	x9, x10, x9, eq  // eq = none
     8ec:	cmp	x8, x9
     8f0:	b.ls	900 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x338>  // b.plast
     8f4:	add	x0, sp, #0x50
     8f8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
     8fc:	b	910 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x348>
     900:	add	x0, sp, #0x10
     904:	mov	x1, xzr
     908:	mov	x2, xzr
     90c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEmmPKcm>
     910:	str	x24, [sp, #112]
     914:	mov	x8, x0
     918:	ldr	x9, [x8], #16
     91c:	cmp	x9, x8
     920:	b.eq	934 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x36c>  // b.none
     924:	str	x9, [sp, #112]
     928:	ldr	x9, [x0, #16]
     92c:	str	x9, [sp, #128]
     930:	b	93c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x374>
     934:	ldr	q0, [x9]
     938:	str	q0, [x24]
     93c:	ldr	x9, [x0, #8]
     940:	str	x9, [sp, #120]
     944:	stp	x8, xzr, [x0]
     948:	strb	wzr, [x0, #16]
     94c:	ldr	x8, [sp, #120]
     950:	mov	x9, #0x3fffffffffffffff    	// #4611686018427387903
     954:	cmp	x8, x9
     958:	b.eq	c8c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x6c4>  // b.none
     95c:	adrp	x1, 0 <_ZN3lld4outsEv>
     960:	add	x0, sp, #0x70
     964:	mov	w2, #0x1                   	// #1
     968:	add	x1, x1, #0x0
     96c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
     970:	str	x22, [x19]
     974:	mov	x8, x0
     978:	ldr	x9, [x8], #16
     97c:	cmp	x9, x8
     980:	b.eq	994 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x3cc>  // b.none
     984:	str	x9, [x19]
     988:	ldr	x9, [x0, #16]
     98c:	str	x9, [x19, #16]
     990:	b	99c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x3d4>
     994:	ldr	q0, [x9]
     998:	str	q0, [x22]
     99c:	ldr	x9, [x0, #8]
     9a0:	str	x9, [x19, #8]
     9a4:	stp	x8, xzr, [x0]
     9a8:	strb	wzr, [x0, #16]
     9ac:	ldr	x0, [sp, #112]
     9b0:	cmp	x0, x24
     9b4:	b.eq	9bc <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x3f4>  // b.none
     9b8:	bl	0 <_ZdlPv>
     9bc:	ldr	x0, [sp, #16]
     9c0:	cmp	x0, x28
     9c4:	b.eq	9cc <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x404>  // b.none
     9c8:	bl	0 <_ZdlPv>
     9cc:	ldr	x0, [sp, #80]
     9d0:	cmp	x0, x20
     9d4:	b.eq	9dc <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x414>  // b.none
     9d8:	bl	0 <_ZdlPv>
     9dc:	ldr	x0, [sp, #48]
     9e0:	cmp	x0, x23
     9e4:	b.eq	a0c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x444>  // b.none
     9e8:	bl	0 <_ZdlPv>
     9ec:	b	a0c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x444>
     9f0:	mov	x1, x25
     9f4:	mov	x2, x26
     9f8:	bl	0 <memcpy>
     9fc:	ldr	x8, [sp, #112]
     a00:	ldr	x9, [x19]
     a04:	str	x8, [x19, #8]
     a08:	strb	wzr, [x9, x8]
     a0c:	mov	w25, #0x1                   	// #1
     a10:	ldur	x0, [x29, #-80]
     a14:	cbnz	x0, 6f0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x128>
     a18:	b	6f4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x12c>
     a1c:	ldr	x21, [x0, #32]
     a20:	cbz	x21, ac8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x500>
     a24:	ldr	x20, [x0, #40]
     a28:	add	x0, x19, #0x10
     a2c:	str	x0, [x19]
     a30:	cmp	x20, #0x10
     a34:	stur	x20, [x29, #-48]
     a38:	b.cc	a58 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x490>  // b.lo, b.ul, b.last
     a3c:	sub	x1, x29, #0x30
     a40:	mov	x0, x19
     a44:	mov	x2, xzr
     a48:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
     a4c:	ldur	x8, [x29, #-48]
     a50:	str	x0, [x19]
     a54:	str	x8, [x19, #16]
     a58:	cbz	x20, af0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x528>
     a5c:	cmp	x20, #0x1
     a60:	b.ne	ae4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x51c>  // b.any
     a64:	ldrb	w8, [x21]
     a68:	strb	w8, [x0]
     a6c:	b	af0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x528>
     a70:	ldr	x8, [sp, #8]
     a74:	ldr	x21, [x8, #32]
     a78:	cbz	x21, ad8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x510>
     a7c:	ldr	x20, [x8, #40]
     a80:	str	x22, [x19]
     a84:	cmp	x20, #0x10
     a88:	stur	x20, [x29, #-80]
     a8c:	b.cc	ab0 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x4e8>  // b.lo, b.ul, b.last
     a90:	sub	x1, x29, #0x50
     a94:	mov	x0, x19
     a98:	mov	x2, xzr
     a9c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
     aa0:	ldur	x8, [x29, #-80]
     aa4:	mov	x22, x0
     aa8:	str	x0, [x19]
     aac:	str	x8, [x19, #16]
     ab0:	cbz	x20, b14 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x54c>
     ab4:	cmp	x20, #0x1
     ab8:	b.ne	b04 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x53c>  // b.any
     abc:	ldrb	w8, [x21]
     ac0:	strb	w8, [x22]
     ac4:	b	b14 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x54c>
     ac8:	mov	x8, x19
     acc:	strb	wzr, [x8, #16]!
     ad0:	stp	x8, xzr, [x19]
     ad4:	b	b3c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x574>
     ad8:	stp	x22, xzr, [x19]
     adc:	strb	wzr, [x19, #16]
     ae0:	b	b24 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x55c>
     ae4:	mov	x1, x21
     ae8:	mov	x2, x20
     aec:	bl	0 <memcpy>
     af0:	ldur	x8, [x29, #-48]
     af4:	ldr	x9, [x19]
     af8:	str	x8, [x19, #8]
     afc:	strb	wzr, [x9, x8]
     b00:	b	b3c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x574>
     b04:	mov	x0, x22
     b08:	mov	x1, x21
     b0c:	mov	x2, x20
     b10:	bl	0 <memcpy>
     b14:	ldur	x8, [x29, #-80]
     b18:	ldr	x9, [x19]
     b1c:	str	x8, [x19, #8]
     b20:	strb	wzr, [x9, x8]
     b24:	ldur	x0, [x29, #-48]
     b28:	sub	x8, x29, #0x30
     b2c:	add	x8, x8, #0x10
     b30:	cmp	x0, x8
     b34:	b.eq	b3c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x574>  // b.none
     b38:	bl	0 <_ZdlPv>
     b3c:	ldp	x20, x19, [sp, #304]
     b40:	ldp	x22, x21, [sp, #288]
     b44:	ldp	x24, x23, [sp, #272]
     b48:	ldp	x26, x25, [sp, #256]
     b4c:	ldp	x28, x27, [sp, #240]
     b50:	ldp	x29, x30, [sp, #224]
     b54:	add	sp, sp, #0x140
     b58:	ret
     b5c:	adrp	x0, 0 <_ZN3lld4outsEv>
     b60:	add	x0, x0, #0x0
     b64:	bl	0 <__cxa_guard_acquire>
     b68:	cbz	w0, 614 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x4c>
     b6c:	adrp	x1, 0 <_ZN3lld4outsEv>
     b70:	add	x1, x1, #0x0
     b74:	add	x2, x1, #0x42
     b78:	mov	w3, #0x10                  	// #16
     b7c:	mov	x0, x21
     b80:	bl	0 <_ZN3lld4outsEv>
     b84:	adrp	x1, 0 <_ZN3lld4outsEv>
     b88:	add	x1, x1, #0x0
     b8c:	add	x0, x21, #0x20
     b90:	add	x2, x1, #0x3c
     b94:	mov	w3, #0x10                  	// #16
     b98:	bl	0 <_ZN3lld4outsEv>
     b9c:	adrp	x1, 0 <_ZN3lld4outsEv>
     ba0:	add	x1, x1, #0x0
     ba4:	add	x0, x21, #0x40
     ba8:	add	x2, x1, #0x2d
     bac:	mov	w3, #0x10                  	// #16
     bb0:	bl	0 <_ZN3lld4outsEv>
     bb4:	adrp	x1, 0 <_ZN3lld4outsEv>
     bb8:	add	x1, x1, #0x0
     bbc:	add	x0, x21, #0x60
     bc0:	add	x2, x1, #0x3d
     bc4:	mov	w3, #0x10                  	// #16
     bc8:	bl	0 <_ZN3lld4outsEv>
     bcc:	adrp	x1, 0 <_ZN3lld4outsEv>
     bd0:	add	x1, x1, #0x0
     bd4:	add	x0, x21, #0x80
     bd8:	add	x2, x1, #0x37
     bdc:	mov	w3, #0x10                  	// #16
     be0:	bl	0 <_ZN3lld4outsEv>
     be4:	adrp	x1, 0 <_ZN3lld4outsEv>
     be8:	add	x1, x1, #0x0
     bec:	add	x0, x21, #0xa0
     bf0:	add	x2, x1, #0x31
     bf4:	mov	w3, #0x10                  	// #16
     bf8:	bl	0 <_ZN3lld4outsEv>
     bfc:	adrp	x1, 0 <_ZN3lld4outsEv>
     c00:	add	x1, x1, #0x0
     c04:	add	x0, x21, #0xc0
     c08:	add	x2, x1, #0x3a
     c0c:	mov	w3, #0x10                  	// #16
     c10:	bl	0 <_ZN3lld4outsEv>
     c14:	adrp	x1, 0 <_ZN3lld4outsEv>
     c18:	add	x1, x1, #0x0
     c1c:	add	x0, x21, #0xe0
     c20:	add	x2, x1, #0x34
     c24:	mov	w3, #0x10                  	// #16
     c28:	bl	0 <_ZN3lld4outsEv>
     c2c:	adrp	x1, 0 <_ZN3lld4outsEv>
     c30:	add	x1, x1, #0x0
     c34:	add	x0, x21, #0x100
     c38:	add	x2, x1, #0x1b
     c3c:	mov	w3, #0x10                  	// #16
     c40:	bl	0 <_ZN3lld4outsEv>
     c44:	adrp	x0, 0 <_ZN3lld4outsEv>
     c48:	adrp	x2, 0 <__dso_handle>
     c4c:	add	x0, x0, #0x0
     c50:	add	x2, x2, #0x0
     c54:	mov	x1, xzr
     c58:	bl	0 <__cxa_atexit>
     c5c:	adrp	x0, 0 <_ZN3lld4outsEv>
     c60:	add	x0, x0, #0x0
     c64:	bl	0 <__cxa_guard_release>
     c68:	b	614 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x4c>
     c6c:	adrp	x0, 0 <_ZN3lld4outsEv>
     c70:	adrp	x1, 0 <_ZN3lld4outsEv>
     c74:	adrp	x3, 0 <_ZN3lld4outsEv>
     c78:	add	x0, x0, #0x0
     c7c:	add	x1, x1, #0x0
     c80:	add	x3, x3, #0x0
     c84:	mov	w2, #0x8f                  	// #143
     c88:	bl	0 <__assert_fail>
     c8c:	adrp	x0, 0 <_ZN3lld4outsEv>
     c90:	add	x0, x0, #0x0
     c94:	bl	0 <_ZSt20__throw_length_errorPKc>

0000000000000c98 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE>:
     c98:	stp	x29, x30, [sp, #-64]!
     c9c:	str	x23, [sp, #16]
     ca0:	stp	x22, x21, [sp, #32]
     ca4:	stp	x20, x19, [sp, #48]
     ca8:	mov	x29, sp
     cac:	ldrb	w8, [x0, #50]
     cb0:	cbz	w8, dcc <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0x134>
     cb4:	adrp	x23, 0 <__pthread_key_create>
     cb8:	ldr	x23, [x23]
     cbc:	mov	x21, x0
     cc0:	mov	x19, x1
     cc4:	cbz	x23, cd8 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0x40>
     cc8:	adrp	x0, 0 <_ZN3lld4outsEv>
     ccc:	add	x0, x0, #0x0
     cd0:	bl	0 <pthread_mutex_lock>
     cd4:	cbnz	w0, de0 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0x148>
     cd8:	adrp	x8, 8 <_ZN3lld4outsEv+0x8>
     cdc:	ldr	x8, [x8]
     ce0:	ldr	x20, [x8]
     ce4:	cbnz	x20, cf0 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0x58>
     ce8:	bl	0 <_ZN4llvm4errsEv>
     cec:	mov	x20, x0
     cf0:	ldp	x8, x0, [x20, #16]
     cf4:	ldp	x1, x22, [x21, #32]
     cf8:	sub	x8, x8, x0
     cfc:	cmp	x22, x8
     d00:	b.ls	d1c <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0x84>  // b.plast
     d04:	mov	x0, x20
     d08:	mov	x2, x22
     d0c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     d10:	mov	x20, x0
     d14:	ldr	x0, [x0, #24]
     d18:	b	d34 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0x9c>
     d1c:	cbz	x22, d34 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0x9c>
     d20:	mov	x2, x22
     d24:	bl	0 <memcpy>
     d28:	ldr	x8, [x20, #24]
     d2c:	add	x0, x8, x22
     d30:	str	x0, [x20, #24]
     d34:	ldr	x8, [x20, #16]
     d38:	sub	x8, x8, x0
     d3c:	cmp	x8, #0x1
     d40:	b.hi	d60 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0xc8>  // b.pmore
     d44:	adrp	x1, 0 <_ZN3lld4outsEv>
     d48:	add	x1, x1, #0x0
     d4c:	mov	w2, #0x2                   	// #2
     d50:	mov	x0, x20
     d54:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     d58:	mov	x20, x0
     d5c:	b	d74 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0xdc>
     d60:	mov	w8, #0x203a                	// #8250
     d64:	strh	w8, [x0]
     d68:	ldr	x8, [x20, #24]
     d6c:	add	x8, x8, #0x2
     d70:	str	x8, [x20, #24]
     d74:	mov	x0, x19
     d78:	mov	x1, x20
     d7c:	bl	0 <_ZNK4llvm5Twine5printERNS_11raw_ostreamE>
     d80:	ldp	x9, x8, [x20, #16]
     d84:	cmp	x9, x8
     d88:	b.ne	da8 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0x110>  // b.any
     d8c:	adrp	x1, 0 <_ZN3lld4outsEv>
     d90:	add	x1, x1, #0x0
     d94:	mov	w2, #0x1                   	// #1
     d98:	mov	x0, x20
     d9c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     da0:	cbnz	x23, dc0 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0x128>
     da4:	b	dcc <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0x134>
     da8:	mov	w9, #0xa                   	// #10
     dac:	strb	w9, [x8]
     db0:	ldr	x8, [x20, #24]
     db4:	add	x8, x8, #0x1
     db8:	str	x8, [x20, #24]
     dbc:	cbz	x23, dcc <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0x134>
     dc0:	adrp	x0, 0 <_ZN3lld4outsEv>
     dc4:	add	x0, x0, #0x0
     dc8:	bl	0 <pthread_mutex_unlock>
     dcc:	ldp	x20, x19, [sp, #48]
     dd0:	ldp	x22, x21, [sp, #32]
     dd4:	ldr	x23, [sp, #16]
     dd8:	ldp	x29, x30, [sp], #64
     ddc:	ret
     de0:	bl	0 <_ZSt20__throw_system_errori>

0000000000000de4 <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE>:
     de4:	stp	x29, x30, [sp, #-48]!
     de8:	stp	x22, x21, [sp, #16]
     dec:	stp	x20, x19, [sp, #32]
     df0:	mov	x29, sp
     df4:	adrp	x21, 0 <__pthread_key_create>
     df8:	ldr	x21, [x21]
     dfc:	mov	x20, x1
     e00:	cbz	x21, e14 <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE+0x30>
     e04:	adrp	x0, 0 <_ZN3lld4outsEv>
     e08:	add	x0, x0, #0x0
     e0c:	bl	0 <pthread_mutex_lock>
     e10:	cbnz	w0, eb8 <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE+0xd4>
     e14:	adrp	x22, 0 <_ZN3lld4outsEv>
     e18:	ldr	x22, [x22]
     e1c:	ldr	x19, [x22]
     e20:	cbnz	x19, e2c <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE+0x48>
     e24:	bl	0 <_ZN4llvm4outsEv>
     e28:	mov	x19, x0
     e2c:	mov	x0, x20
     e30:	mov	x1, x19
     e34:	bl	0 <_ZNK4llvm5Twine5printERNS_11raw_ostreamE>
     e38:	ldp	x9, x8, [x19, #16]
     e3c:	cmp	x9, x8
     e40:	b.ne	e64 <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE+0x80>  // b.any
     e44:	adrp	x1, 0 <_ZN3lld4outsEv>
     e48:	add	x1, x1, #0x0
     e4c:	mov	w2, #0x1                   	// #1
     e50:	mov	x0, x19
     e54:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     e58:	ldr	x0, [x22]
     e5c:	cbnz	x0, e84 <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE+0xa0>
     e60:	b	e80 <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE+0x9c>
     e64:	mov	w9, #0xa                   	// #10
     e68:	strb	w9, [x8]
     e6c:	ldr	x8, [x19, #24]
     e70:	add	x8, x8, #0x1
     e74:	str	x8, [x19, #24]
     e78:	ldr	x0, [x22]
     e7c:	cbnz	x0, e84 <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE+0xa0>
     e80:	bl	0 <_ZN4llvm4outsEv>
     e84:	ldr	x8, [x0, #24]
     e88:	ldr	x9, [x0, #8]
     e8c:	cmp	x8, x9
     e90:	b.eq	e98 <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE+0xb4>  // b.none
     e94:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
     e98:	cbz	x21, ea8 <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE+0xc4>
     e9c:	adrp	x0, 0 <_ZN3lld4outsEv>
     ea0:	add	x0, x0, #0x0
     ea4:	bl	0 <pthread_mutex_unlock>
     ea8:	ldp	x20, x19, [sp, #32]
     eac:	ldp	x22, x21, [sp, #16]
     eb0:	ldp	x29, x30, [sp], #48
     eb4:	ret
     eb8:	bl	0 <_ZSt20__throw_system_errori>

0000000000000ebc <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE>:
     ebc:	sub	sp, sp, #0x60
     ec0:	stp	x29, x30, [sp, #32]
     ec4:	stp	x24, x23, [sp, #48]
     ec8:	stp	x22, x21, [sp, #64]
     ecc:	stp	x20, x19, [sp, #80]
     ed0:	add	x29, sp, #0x20
     ed4:	ldrb	w8, [x0, #49]
     ed8:	mov	x20, x0
     edc:	mov	x19, x1
     ee0:	cbz	w8, f04 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x48>
     ee4:	mov	x0, x20
     ee8:	mov	x1, x19
     eec:	ldp	x20, x19, [sp, #80]
     ef0:	ldp	x22, x21, [sp, #64]
     ef4:	ldp	x24, x23, [sp, #48]
     ef8:	ldp	x29, x30, [sp, #32]
     efc:	add	sp, sp, #0x60
     f00:	b	1120 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
     f04:	adrp	x23, 0 <__pthread_key_create>
     f08:	ldr	x23, [x23]
     f0c:	cbz	x23, f20 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x64>
     f10:	adrp	x0, 0 <_ZN3lld4outsEv>
     f14:	add	x0, x0, #0x0
     f18:	bl	0 <pthread_mutex_lock>
     f1c:	cbnz	w0, 111c <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x260>
     f20:	adrp	x8, 8 <_ZN3lld4outsEv+0x8>
     f24:	ldr	x8, [x8]
     f28:	ldr	x21, [x8]
     f2c:	cbnz	x21, f38 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x7c>
     f30:	bl	0 <_ZN4llvm4errsEv>
     f34:	mov	x21, x0
     f38:	adrp	x24, 0 <_ZN3lld4outsEv>
     f3c:	add	x24, x24, #0x0
     f40:	ldp	x8, x0, [x21, #16]
     f44:	ldp	x1, x22, [x24]
     f48:	sub	x8, x8, x0
     f4c:	cmp	x22, x8
     f50:	b.ls	f68 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0xac>  // b.plast
     f54:	mov	x0, x21
     f58:	mov	x2, x22
     f5c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     f60:	mov	x21, x0
     f64:	b	f80 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0xc4>
     f68:	cbz	x22, f80 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0xc4>
     f6c:	mov	x2, x22
     f70:	bl	0 <memcpy>
     f74:	ldr	x8, [x21, #24]
     f78:	add	x8, x8, x22
     f7c:	str	x8, [x21, #24]
     f80:	mov	x8, sp
     f84:	mov	x0, x20
     f88:	mov	x1, x19
     f8c:	bl	5c8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE>
     f90:	ldp	x1, x2, [sp]
     f94:	mov	x0, x21
     f98:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     f9c:	ldp	x9, x8, [x0, #16]
     fa0:	sub	x9, x9, x8
     fa4:	cmp	x9, #0x1
     fa8:	b.hi	fc0 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x104>  // b.pmore
     fac:	adrp	x1, 0 <_ZN3lld4outsEv>
     fb0:	add	x1, x1, #0x0
     fb4:	mov	w2, #0x2                   	// #2
     fb8:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     fbc:	b	fd4 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x118>
     fc0:	mov	w9, #0x203a                	// #8250
     fc4:	strh	w9, [x8]
     fc8:	ldr	x8, [x0, #24]
     fcc:	add	x8, x8, #0x2
     fd0:	str	x8, [x0, #24]
     fd4:	mov	w1, #0x5                   	// #5
     fd8:	bl	0 <_ZN4llvm11raw_ostreamlsENS0_6ColorsE>
     fdc:	ldp	x9, x8, [x0, #16]
     fe0:	sub	x9, x9, x8
     fe4:	cmp	x9, #0x8
     fe8:	b.hi	1000 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x144>  // b.pmore
     fec:	adrp	x1, 0 <_ZN3lld4outsEv>
     ff0:	add	x1, x1, #0x0
     ff4:	mov	w2, #0x9                   	// #9
     ff8:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     ffc:	b	1024 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x168>
    1000:	adrp	x9, 0 <_ZN3lld4outsEv>
    1004:	add	x9, x9, #0x0
    1008:	ldr	x9, [x9]
    100c:	mov	w10, #0x20                  	// #32
    1010:	strb	w10, [x8, #8]
    1014:	str	x9, [x8]
    1018:	ldr	x8, [x0, #24]
    101c:	add	x8, x8, #0x9
    1020:	str	x8, [x0, #24]
    1024:	mov	w1, #0x9                   	// #9
    1028:	bl	0 <_ZN4llvm11raw_ostreamlsENS0_6ColorsE>
    102c:	mov	x20, x0
    1030:	mov	x0, x19
    1034:	mov	x1, x20
    1038:	bl	0 <_ZNK4llvm5Twine5printERNS_11raw_ostreamE>
    103c:	ldp	x9, x8, [x20, #16]
    1040:	cmp	x9, x8
    1044:	b.ne	1060 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x1a4>  // b.any
    1048:	adrp	x1, 0 <_ZN3lld4outsEv>
    104c:	add	x1, x1, #0x0
    1050:	mov	w2, #0x1                   	// #1
    1054:	mov	x0, x20
    1058:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    105c:	b	1074 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x1b8>
    1060:	mov	w9, #0xa                   	// #10
    1064:	strb	w9, [x8]
    1068:	ldr	x8, [x20, #24]
    106c:	add	x8, x8, #0x1
    1070:	str	x8, [x20, #24]
    1074:	ldr	x0, [sp]
    1078:	mov	x8, sp
    107c:	add	x8, x8, #0x10
    1080:	cmp	x0, x8
    1084:	b.eq	108c <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x1d0>  // b.none
    1088:	bl	0 <_ZdlPv>
    108c:	mov	x8, sp
    1090:	mov	x0, x19
    1094:	bl	0 <_ZNK4llvm5Twine3strB5cxx11Ev>
    1098:	ldp	x19, x2, [sp]
    109c:	cbz	x2, 10b8 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x1fc>
    10a0:	mov	w1, #0xa                   	// #10
    10a4:	mov	x0, x19
    10a8:	bl	0 <memchr>
    10ac:	cbz	x0, 10b8 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x1fc>
    10b0:	sub	x20, x0, x19
    10b4:	b	10bc <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x200>
    10b8:	mov	x20, #0xffffffffffffffff    	// #-1
    10bc:	mov	x8, sp
    10c0:	add	x8, x8, #0x10
    10c4:	cmp	x19, x8
    10c8:	b.eq	10d4 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x218>  // b.none
    10cc:	mov	x0, x19
    10d0:	bl	0 <_ZdlPv>
    10d4:	adrp	x8, 0 <_ZN3lld4outsEv>
    10d8:	adrp	x9, 0 <_ZN3lld4outsEv>
    10dc:	cmn	x20, #0x1
    10e0:	add	x8, x8, #0x0
    10e4:	add	x9, x9, #0x0
    10e8:	cset	w10, ne  // ne = any
    10ec:	csel	x8, x9, x8, eq  // eq = none
    10f0:	stp	x8, x10, [x24]
    10f4:	cbz	x23, 1104 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x248>
    10f8:	adrp	x0, 0 <_ZN3lld4outsEv>
    10fc:	add	x0, x0, #0x0
    1100:	bl	0 <pthread_mutex_unlock>
    1104:	ldp	x20, x19, [sp, #80]
    1108:	ldp	x22, x21, [sp, #64]
    110c:	ldp	x24, x23, [sp, #48]
    1110:	ldp	x29, x30, [sp, #32]
    1114:	add	sp, sp, #0x60
    1118:	ret
    111c:	bl	0 <_ZSt20__throw_system_errori>

0000000000001120 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>:
    1120:	sub	sp, sp, #0x100
    1124:	stp	x29, x30, [sp, #192]
    1128:	stp	x24, x23, [sp, #208]
    112c:	stp	x22, x21, [sp, #224]
    1130:	stp	x20, x19, [sp, #240]
    1134:	add	x29, sp, #0xc0
    1138:	ldrb	w8, [x0, #51]
    113c:	mov	x19, x0
    1140:	mov	x20, x1
    1144:	cbz	w8, 1244 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x124>
    1148:	adrp	x8, 0 <_ZN3lld4outsEv>
    114c:	add	x8, x8, #0x0
    1150:	ldarb	w8, [x8]
    1154:	tbz	w8, #0, 1adc <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x9bc>
    1158:	sub	x8, x29, #0x20
    115c:	mov	x0, x20
    1160:	bl	0 <_ZNK4llvm5Twine3strB5cxx11Ev>
    1164:	ldp	x0, x8, [x29, #-32]
    1168:	adrp	x3, 0 <_ZN3lld4outsEv>
    116c:	movi	v0.2d, #0x0
    1170:	add	x3, x3, #0x0
    1174:	add	x1, x0, x8
    1178:	sub	x2, x29, #0x40
    117c:	mov	w4, wzr
    1180:	stp	q0, q0, [x29, #-64]
    1184:	bl	0 <_ZN3lld4outsEv>
    1188:	tbz	w0, #0, 1220 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x100>
    118c:	ldp	x8, x9, [x29, #-64]
    1190:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
    1194:	movk	x10, #0xaaab
    1198:	orr	x11, xzr, #0xfffffffffffffffd
    119c:	sub	x12, x9, x8
    11a0:	asr	x12, x12, #3
    11a4:	madd	x10, x12, x10, x11
    11a8:	cmp	x10, #0x1
    11ac:	ccmp	x9, x8, #0x4, hi  // hi = pmore
    11b0:	csinc	x11, x10, xzr, eq  // eq = none
    11b4:	mov	w12, #0x18                  	// #24
    11b8:	madd	x12, x11, x12, x8
    11bc:	ldrb	w12, [x12, #16]
    11c0:	cbz	w12, 1428 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x308>
    11c4:	mov	w9, #0x18                  	// #24
    11c8:	madd	x8, x11, x9, x8
    11cc:	ldp	x20, x8, [x8]
    11d0:	add	x9, sp, #0x28
    11d4:	add	x0, x9, #0x10
    11d8:	str	x0, [sp, #40]
    11dc:	sub	x21, x8, x20
    11e0:	cmp	x21, #0xf
    11e4:	str	x21, [sp, #72]
    11e8:	b.ls	1208 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0xe8>  // b.plast
    11ec:	add	x0, sp, #0x28
    11f0:	add	x1, sp, #0x48
    11f4:	mov	x2, xzr
    11f8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
    11fc:	ldr	x8, [sp, #72]
    1200:	str	x0, [sp, #40]
    1204:	str	x8, [sp, #56]
    1208:	cbz	x21, 1448 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x328>
    120c:	cmp	x21, #0x1
    1210:	b.ne	143c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x31c>  // b.any
    1214:	ldrb	w8, [x20]
    1218:	strb	w8, [x0]
    121c:	b	1448 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x328>
    1220:	ldur	x0, [x29, #-64]
    1224:	cbz	x0, 122c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x10c>
    1228:	bl	0 <_ZdlPv>
    122c:	ldur	x0, [x29, #-32]
    1230:	sub	x8, x29, #0x20
    1234:	add	x8, x8, #0x10
    1238:	cmp	x0, x8
    123c:	b.eq	1244 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x124>  // b.none
    1240:	bl	0 <_ZdlPv>
    1244:	adrp	x23, 0 <__pthread_key_create>
    1248:	ldr	x23, [x23]
    124c:	cbz	x23, 1260 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x140>
    1250:	adrp	x0, 0 <_ZN3lld4outsEv>
    1254:	add	x0, x0, #0x0
    1258:	bl	0 <pthread_mutex_lock>
    125c:	cbnz	w0, 1b34 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0xa14>
    1260:	ldr	x8, [x19, #8]
    1264:	adrp	x24, 0 <_ZN3lld4outsEv>
    1268:	add	x24, x24, #0x0
    126c:	cbz	x8, 127c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x15c>
    1270:	ldr	x9, [x19]
    1274:	cmp	x9, x8
    1278:	b.cs	13e4 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x2c4>  // b.hs, b.nlast
    127c:	adrp	x8, 8 <_ZN3lld4outsEv+0x8>
    1280:	ldr	x8, [x8]
    1284:	ldr	x21, [x8]
    1288:	cbnz	x21, 1294 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x174>
    128c:	bl	0 <_ZN4llvm4errsEv>
    1290:	mov	x21, x0
    1294:	ldp	x8, x0, [x21, #16]
    1298:	ldp	x1, x22, [x24]
    129c:	sub	x8, x8, x0
    12a0:	cmp	x22, x8
    12a4:	b.ls	12bc <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x19c>  // b.plast
    12a8:	mov	x0, x21
    12ac:	mov	x2, x22
    12b0:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    12b4:	mov	x21, x0
    12b8:	b	12d4 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x1b4>
    12bc:	cbz	x22, 12d4 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x1b4>
    12c0:	mov	x2, x22
    12c4:	bl	0 <memcpy>
    12c8:	ldr	x8, [x21, #24]
    12cc:	add	x8, x8, x22
    12d0:	str	x8, [x21, #24]
    12d4:	sub	x8, x29, #0x20
    12d8:	mov	x0, x19
    12dc:	mov	x1, x20
    12e0:	bl	5c8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE>
    12e4:	ldp	x1, x2, [x29, #-32]
    12e8:	mov	x0, x21
    12ec:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    12f0:	ldp	x9, x8, [x0, #16]
    12f4:	sub	x9, x9, x8
    12f8:	cmp	x9, #0x1
    12fc:	b.hi	1314 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x1f4>  // b.pmore
    1300:	adrp	x1, 0 <_ZN3lld4outsEv>
    1304:	add	x1, x1, #0x0
    1308:	mov	w2, #0x2                   	// #2
    130c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1310:	b	1328 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x208>
    1314:	mov	w9, #0x203a                	// #8250
    1318:	strh	w9, [x8]
    131c:	ldr	x8, [x0, #24]
    1320:	add	x8, x8, #0x2
    1324:	str	x8, [x0, #24]
    1328:	mov	w1, #0x1                   	// #1
    132c:	bl	0 <_ZN4llvm11raw_ostreamlsENS0_6ColorsE>
    1330:	ldp	x9, x8, [x0, #16]
    1334:	sub	x9, x9, x8
    1338:	cmp	x9, #0x6
    133c:	b.hi	1354 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x234>  // b.pmore
    1340:	adrp	x1, 0 <_ZN3lld4outsEv>
    1344:	add	x1, x1, #0x0
    1348:	mov	w2, #0x7                   	// #7
    134c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1350:	b	1378 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x258>
    1354:	mov	w9, #0x726f                	// #29295
    1358:	mov	w10, #0x7265                	// #29285
    135c:	movk	w9, #0x203a, lsl #16
    1360:	movk	w10, #0x6f72, lsl #16
    1364:	stur	w9, [x8, #3]
    1368:	str	w10, [x8]
    136c:	ldr	x8, [x0, #24]
    1370:	add	x8, x8, #0x7
    1374:	str	x8, [x0, #24]
    1378:	mov	w1, #0x9                   	// #9
    137c:	bl	0 <_ZN4llvm11raw_ostreamlsENS0_6ColorsE>
    1380:	mov	x21, x0
    1384:	mov	x0, x20
    1388:	mov	x1, x21
    138c:	bl	0 <_ZNK4llvm5Twine5printERNS_11raw_ostreamE>
    1390:	ldp	x9, x8, [x21, #16]
    1394:	cmp	x9, x8
    1398:	b.ne	13b4 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x294>  // b.any
    139c:	adrp	x1, 0 <_ZN3lld4outsEv>
    13a0:	add	x1, x1, #0x0
    13a4:	mov	w2, #0x1                   	// #1
    13a8:	mov	x0, x21
    13ac:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    13b0:	b	13c8 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x2a8>
    13b4:	mov	w9, #0xa                   	// #10
    13b8:	strb	w9, [x8]
    13bc:	ldr	x8, [x21, #24]
    13c0:	add	x8, x8, #0x1
    13c4:	str	x8, [x21, #24]
    13c8:	ldur	x0, [x29, #-32]
    13cc:	sub	x8, x29, #0x20
    13d0:	add	x8, x8, #0x10
    13d4:	cmp	x0, x8
    13d8:	b.eq	1a40 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x920>  // b.none
    13dc:	bl	0 <_ZdlPv>
    13e0:	b	1a40 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x920>
    13e4:	b.ne	1a40 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x920>  // b.any
    13e8:	adrp	x8, 8 <_ZN3lld4outsEv+0x8>
    13ec:	ldr	x8, [x8]
    13f0:	ldr	x21, [x8]
    13f4:	cbnz	x21, 1400 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x2e0>
    13f8:	bl	0 <_ZN4llvm4errsEv>
    13fc:	mov	x21, x0
    1400:	ldp	x8, x0, [x21, #16]
    1404:	ldp	x1, x22, [x24]
    1408:	sub	x8, x8, x0
    140c:	cmp	x22, x8
    1410:	b.ls	18dc <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x7bc>  // b.plast
    1414:	mov	x0, x21
    1418:	mov	x2, x22
    141c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1420:	mov	x21, x0
    1424:	b	18f4 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x7d4>
    1428:	add	x11, sp, #0x28
    142c:	add	x11, x11, #0x10
    1430:	stp	x11, xzr, [sp, #40]
    1434:	strb	wzr, [sp, #56]
    1438:	b	1474 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x354>
    143c:	mov	x1, x20
    1440:	mov	x2, x21
    1444:	bl	0 <memcpy>
    1448:	ldr	x8, [sp, #72]
    144c:	ldr	x9, [sp, #40]
    1450:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
    1454:	movk	x10, #0xaaab
    1458:	str	x8, [sp, #48]
    145c:	strb	wzr, [x9, x8]
    1460:	ldp	x8, x9, [x29, #-64]
    1464:	orr	x12, xzr, #0xfffffffffffffffd
    1468:	sub	x11, x9, x8
    146c:	asr	x11, x11, #3
    1470:	madd	x10, x11, x10, x12
    1474:	cmp	x10, #0x2
    1478:	mov	w11, #0x2                   	// #2
    147c:	ccmp	x8, x9, #0x4, hi  // hi = pmore
    1480:	csel	x9, x11, x10, ne  // ne = any
    1484:	mov	w10, #0x18                  	// #24
    1488:	madd	x10, x9, x10, x8
    148c:	ldrb	w10, [x10, #16]
    1490:	cbz	w10, 14f0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x3d0>
    1494:	mov	w10, #0x18                  	// #24
    1498:	madd	x8, x9, x10, x8
    149c:	ldp	x20, x8, [x8]
    14a0:	add	x9, sp, #0x8
    14a4:	add	x0, x9, #0x10
    14a8:	str	x0, [sp, #8]
    14ac:	sub	x21, x8, x20
    14b0:	cmp	x21, #0xf
    14b4:	str	x21, [sp, #72]
    14b8:	b.ls	14d8 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x3b8>  // b.plast
    14bc:	add	x0, sp, #0x8
    14c0:	add	x1, sp, #0x48
    14c4:	mov	x2, xzr
    14c8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
    14cc:	ldr	x8, [sp, #72]
    14d0:	str	x0, [sp, #8]
    14d4:	str	x8, [sp, #24]
    14d8:	cbz	x21, 1514 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x3f4>
    14dc:	cmp	x21, #0x1
    14e0:	b.ne	1508 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x3e8>  // b.any
    14e4:	ldrb	w8, [x20]
    14e8:	strb	w8, [x0]
    14ec:	b	1514 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x3f4>
    14f0:	add	x8, sp, #0x8
    14f4:	mov	x2, xzr
    14f8:	add	x1, x8, #0x10
    14fc:	stp	x1, xzr, [sp, #8]
    1500:	strb	wzr, [sp, #24]
    1504:	b	1528 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x408>
    1508:	mov	x1, x20
    150c:	mov	x2, x21
    1510:	bl	0 <memcpy>
    1514:	ldr	x8, [sp, #72]
    1518:	ldr	x9, [sp, #8]
    151c:	str	x8, [sp, #16]
    1520:	strb	wzr, [x9, x8]
    1524:	ldp	x1, x2, [sp, #8]
    1528:	ldp	x3, x4, [sp, #40]
    152c:	ldr	x9, [sp, #56]
    1530:	add	x8, sp, #0x28
    1534:	add	x20, x8, #0x10
    1538:	cmp	x3, x20
    153c:	mov	w10, #0xf                   	// #15
    1540:	add	x8, x2, x4
    1544:	csel	x9, x10, x9, eq  // eq = none
    1548:	cmp	x8, x9
    154c:	b.ls	1570 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x450>  // b.plast
    1550:	ldr	x10, [sp, #24]
    1554:	add	x9, sp, #0x8
    1558:	add	x9, x9, #0x10
    155c:	cmp	x1, x9
    1560:	mov	w9, #0xf                   	// #15
    1564:	csel	x9, x9, x10, eq  // eq = none
    1568:	cmp	x8, x9
    156c:	b.ls	157c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x45c>  // b.plast
    1570:	add	x0, sp, #0x28
    1574:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
    1578:	b	158c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x46c>
    157c:	add	x0, sp, #0x8
    1580:	mov	x1, xzr
    1584:	mov	x2, xzr
    1588:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEmmPKcm>
    158c:	add	x8, sp, #0x48
    1590:	add	x21, x8, #0x10
    1594:	str	x21, [sp, #72]
    1598:	mov	x8, x0
    159c:	ldr	x9, [x8], #16
    15a0:	cmp	x9, x8
    15a4:	b.eq	15b8 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x498>  // b.none
    15a8:	str	x9, [sp, #72]
    15ac:	ldr	x9, [x0, #16]
    15b0:	str	x9, [sp, #88]
    15b4:	b	15c0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x4a0>
    15b8:	ldr	q0, [x9]
    15bc:	str	q0, [x21]
    15c0:	ldr	x9, [x0, #8]
    15c4:	mov	w10, #0x104                 	// #260
    15c8:	add	x11, sp, #0x48
    15cc:	sub	x1, x29, #0x58
    15d0:	str	x9, [sp, #80]
    15d4:	stp	x8, xzr, [x0]
    15d8:	strb	wzr, [x0, #16]
    15dc:	mov	x0, x19
    15e0:	sturh	w10, [x29, #-72]
    15e4:	stp	x11, xzr, [x29, #-88]
    15e8:	bl	1120 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
    15ec:	ldr	x0, [sp, #72]
    15f0:	cmp	x0, x21
    15f4:	b.eq	15fc <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x4dc>  // b.none
    15f8:	bl	0 <_ZdlPv>
    15fc:	ldr	x0, [sp, #8]
    1600:	add	x8, sp, #0x8
    1604:	add	x8, x8, #0x10
    1608:	cmp	x0, x8
    160c:	b.eq	1614 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x4f4>  // b.none
    1610:	bl	0 <_ZdlPv>
    1614:	ldr	x0, [sp, #40]
    1618:	cmp	x0, x20
    161c:	b.eq	1624 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x504>  // b.none
    1620:	bl	0 <_ZdlPv>
    1624:	ldp	x8, x9, [x29, #-64]
    1628:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
    162c:	movk	x10, #0xaaab
    1630:	orr	x11, xzr, #0xfffffffffffffffd
    1634:	sub	x12, x9, x8
    1638:	asr	x12, x12, #3
    163c:	madd	x10, x12, x10, x11
    1640:	cmp	x10, #0x1
    1644:	ccmp	x9, x8, #0x4, hi  // hi = pmore
    1648:	csinc	x11, x10, xzr, eq  // eq = none
    164c:	mov	w12, #0x18                  	// #24
    1650:	madd	x12, x11, x12, x8
    1654:	ldrb	w12, [x12, #16]
    1658:	cbz	w12, 16b8 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x598>
    165c:	mov	w9, #0x18                  	// #24
    1660:	madd	x8, x11, x9, x8
    1664:	ldp	x20, x8, [x8]
    1668:	add	x9, sp, #0x28
    166c:	add	x0, x9, #0x10
    1670:	str	x0, [sp, #40]
    1674:	sub	x21, x8, x20
    1678:	cmp	x21, #0xf
    167c:	str	x21, [sp, #72]
    1680:	b.ls	16a0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x580>  // b.plast
    1684:	add	x0, sp, #0x28
    1688:	add	x1, sp, #0x48
    168c:	mov	x2, xzr
    1690:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
    1694:	ldr	x8, [sp, #72]
    1698:	str	x0, [sp, #40]
    169c:	str	x8, [sp, #56]
    16a0:	cbz	x21, 16d8 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x5b8>
    16a4:	cmp	x21, #0x1
    16a8:	b.ne	16cc <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x5ac>  // b.any
    16ac:	ldrb	w8, [x20]
    16b0:	strb	w8, [x0]
    16b4:	b	16d8 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x5b8>
    16b8:	add	x11, sp, #0x28
    16bc:	add	x11, x11, #0x10
    16c0:	stp	x11, xzr, [sp, #40]
    16c4:	strb	wzr, [sp, #56]
    16c8:	b	1704 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x5e4>
    16cc:	mov	x1, x20
    16d0:	mov	x2, x21
    16d4:	bl	0 <memcpy>
    16d8:	ldr	x8, [sp, #72]
    16dc:	ldr	x9, [sp, #40]
    16e0:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
    16e4:	movk	x10, #0xaaab
    16e8:	str	x8, [sp, #48]
    16ec:	strb	wzr, [x9, x8]
    16f0:	ldp	x8, x9, [x29, #-64]
    16f4:	orr	x12, xzr, #0xfffffffffffffffd
    16f8:	sub	x11, x9, x8
    16fc:	asr	x11, x11, #3
    1700:	madd	x10, x11, x10, x12
    1704:	cmp	x10, #0x3
    1708:	mov	w11, #0x3                   	// #3
    170c:	ccmp	x8, x9, #0x4, hi  // hi = pmore
    1710:	csel	x9, x11, x10, ne  // ne = any
    1714:	mov	w10, #0x18                  	// #24
    1718:	madd	x10, x9, x10, x8
    171c:	ldrb	w10, [x10, #16]
    1720:	cbz	w10, 1780 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x660>
    1724:	mov	w10, #0x18                  	// #24
    1728:	madd	x8, x9, x10, x8
    172c:	ldp	x20, x8, [x8]
    1730:	add	x9, sp, #0x8
    1734:	add	x0, x9, #0x10
    1738:	str	x0, [sp, #8]
    173c:	sub	x21, x8, x20
    1740:	cmp	x21, #0xf
    1744:	str	x21, [sp, #72]
    1748:	b.ls	1768 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x648>  // b.plast
    174c:	add	x0, sp, #0x8
    1750:	add	x1, sp, #0x48
    1754:	mov	x2, xzr
    1758:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
    175c:	ldr	x8, [sp, #72]
    1760:	str	x0, [sp, #8]
    1764:	str	x8, [sp, #24]
    1768:	cbz	x21, 17a4 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x684>
    176c:	cmp	x21, #0x1
    1770:	b.ne	1798 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x678>  // b.any
    1774:	ldrb	w8, [x20]
    1778:	strb	w8, [x0]
    177c:	b	17a4 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x684>
    1780:	add	x8, sp, #0x8
    1784:	mov	x2, xzr
    1788:	add	x1, x8, #0x10
    178c:	stp	x1, xzr, [sp, #8]
    1790:	strb	wzr, [sp, #24]
    1794:	b	17b8 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x698>
    1798:	mov	x1, x20
    179c:	mov	x2, x21
    17a0:	bl	0 <memcpy>
    17a4:	ldr	x8, [sp, #72]
    17a8:	ldr	x9, [sp, #8]
    17ac:	str	x8, [sp, #16]
    17b0:	strb	wzr, [x9, x8]
    17b4:	ldp	x1, x2, [sp, #8]
    17b8:	ldp	x3, x4, [sp, #40]
    17bc:	ldr	x9, [sp, #56]
    17c0:	add	x8, sp, #0x28
    17c4:	add	x20, x8, #0x10
    17c8:	cmp	x3, x20
    17cc:	mov	w10, #0xf                   	// #15
    17d0:	add	x8, x2, x4
    17d4:	csel	x9, x10, x9, eq  // eq = none
    17d8:	cmp	x8, x9
    17dc:	b.ls	1800 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x6e0>  // b.plast
    17e0:	ldr	x10, [sp, #24]
    17e4:	add	x9, sp, #0x8
    17e8:	add	x9, x9, #0x10
    17ec:	cmp	x1, x9
    17f0:	mov	w9, #0xf                   	// #15
    17f4:	csel	x9, x9, x10, eq  // eq = none
    17f8:	cmp	x8, x9
    17fc:	b.ls	180c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x6ec>  // b.plast
    1800:	add	x0, sp, #0x28
    1804:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
    1808:	b	181c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x6fc>
    180c:	add	x0, sp, #0x8
    1810:	mov	x1, xzr
    1814:	mov	x2, xzr
    1818:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEmmPKcm>
    181c:	add	x8, sp, #0x48
    1820:	add	x21, x8, #0x10
    1824:	str	x21, [sp, #72]
    1828:	mov	x8, x0
    182c:	ldr	x9, [x8], #16
    1830:	cmp	x9, x8
    1834:	b.eq	1848 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x728>  // b.none
    1838:	str	x9, [sp, #72]
    183c:	ldr	x9, [x0, #16]
    1840:	str	x9, [sp, #88]
    1844:	b	1850 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x730>
    1848:	ldr	q0, [x9]
    184c:	str	q0, [x21]
    1850:	ldr	x9, [x0, #8]
    1854:	mov	w10, #0x104                 	// #260
    1858:	add	x11, sp, #0x48
    185c:	sub	x1, x29, #0x58
    1860:	str	x9, [sp, #80]
    1864:	stp	x8, xzr, [x0]
    1868:	strb	wzr, [x0, #16]
    186c:	mov	x0, x19
    1870:	sturh	w10, [x29, #-72]
    1874:	stp	x11, xzr, [x29, #-88]
    1878:	bl	1120 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
    187c:	ldr	x0, [sp, #72]
    1880:	cmp	x0, x21
    1884:	b.eq	188c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x76c>  // b.none
    1888:	bl	0 <_ZdlPv>
    188c:	ldr	x0, [sp, #8]
    1890:	add	x8, sp, #0x8
    1894:	add	x8, x8, #0x10
    1898:	cmp	x0, x8
    189c:	b.eq	18a4 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x784>  // b.none
    18a0:	bl	0 <_ZdlPv>
    18a4:	ldr	x0, [sp, #40]
    18a8:	cmp	x0, x20
    18ac:	b.eq	18b4 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x794>  // b.none
    18b0:	bl	0 <_ZdlPv>
    18b4:	ldur	x0, [x29, #-64]
    18b8:	cbz	x0, 18c0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x7a0>
    18bc:	bl	0 <_ZdlPv>
    18c0:	ldur	x0, [x29, #-32]
    18c4:	sub	x8, x29, #0x20
    18c8:	add	x8, x8, #0x10
    18cc:	cmp	x0, x8
    18d0:	b.eq	1ac4 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x9a4>  // b.none
    18d4:	bl	0 <_ZdlPv>
    18d8:	b	1ac4 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x9a4>
    18dc:	cbz	x22, 18f4 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x7d4>
    18e0:	mov	x2, x22
    18e4:	bl	0 <memcpy>
    18e8:	ldr	x8, [x21, #24]
    18ec:	add	x8, x8, x22
    18f0:	str	x8, [x21, #24]
    18f4:	sub	x8, x29, #0x20
    18f8:	mov	x0, x19
    18fc:	mov	x1, x20
    1900:	bl	5c8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE>
    1904:	ldp	x1, x2, [x29, #-32]
    1908:	mov	x0, x21
    190c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1910:	ldp	x9, x8, [x0, #16]
    1914:	sub	x9, x9, x8
    1918:	cmp	x9, #0x1
    191c:	b.hi	1934 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x814>  // b.pmore
    1920:	adrp	x1, 0 <_ZN3lld4outsEv>
    1924:	add	x1, x1, #0x0
    1928:	mov	w2, #0x2                   	// #2
    192c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1930:	b	1948 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x828>
    1934:	mov	w9, #0x203a                	// #8250
    1938:	strh	w9, [x8]
    193c:	ldr	x8, [x0, #24]
    1940:	add	x8, x8, #0x2
    1944:	str	x8, [x0, #24]
    1948:	mov	w1, #0x1                   	// #1
    194c:	bl	0 <_ZN4llvm11raw_ostreamlsENS0_6ColorsE>
    1950:	ldp	x9, x8, [x0, #16]
    1954:	sub	x9, x9, x8
    1958:	cmp	x9, #0x6
    195c:	b.hi	1974 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x854>  // b.pmore
    1960:	adrp	x1, 0 <_ZN3lld4outsEv>
    1964:	add	x1, x1, #0x0
    1968:	mov	w2, #0x7                   	// #7
    196c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1970:	b	1998 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x878>
    1974:	mov	w9, #0x726f                	// #29295
    1978:	mov	w10, #0x7265                	// #29285
    197c:	movk	w9, #0x203a, lsl #16
    1980:	movk	w10, #0x6f72, lsl #16
    1984:	stur	w9, [x8, #3]
    1988:	str	w10, [x8]
    198c:	ldr	x8, [x0, #24]
    1990:	add	x8, x8, #0x7
    1994:	str	x8, [x0, #24]
    1998:	mov	w1, #0x9                   	// #9
    199c:	bl	0 <_ZN4llvm11raw_ostreamlsENS0_6ColorsE>
    19a0:	mov	x21, x0
    19a4:	ldp	x8, x0, [x0, #16]
    19a8:	ldp	x1, x22, [x19, #16]
    19ac:	sub	x8, x8, x0
    19b0:	cmp	x22, x8
    19b4:	b.ls	19d0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x8b0>  // b.plast
    19b8:	mov	x0, x21
    19bc:	mov	x2, x22
    19c0:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    19c4:	mov	x21, x0
    19c8:	ldr	x0, [x0, #24]
    19cc:	b	19e8 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x8c8>
    19d0:	cbz	x22, 19e8 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x8c8>
    19d4:	mov	x2, x22
    19d8:	bl	0 <memcpy>
    19dc:	ldr	x8, [x21, #24]
    19e0:	add	x0, x8, x22
    19e4:	str	x0, [x21, #24]
    19e8:	ldr	x8, [x21, #16]
    19ec:	cmp	x8, x0
    19f0:	b.ne	1a0c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x8ec>  // b.any
    19f4:	adrp	x1, 0 <_ZN3lld4outsEv>
    19f8:	add	x1, x1, #0x0
    19fc:	mov	w2, #0x1                   	// #1
    1a00:	mov	x0, x21
    1a04:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
    1a08:	b	1a20 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x900>
    1a0c:	mov	w8, #0xa                   	// #10
    1a10:	strb	w8, [x0]
    1a14:	ldr	x8, [x21, #24]
    1a18:	add	x8, x8, #0x1
    1a1c:	str	x8, [x21, #24]
    1a20:	ldur	x0, [x29, #-32]
    1a24:	sub	x8, x29, #0x20
    1a28:	add	x8, x8, #0x10
    1a2c:	cmp	x0, x8
    1a30:	b.eq	1a38 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x918>  // b.none
    1a34:	bl	0 <_ZdlPv>
    1a38:	ldrb	w8, [x19, #48]
    1a3c:	cbnz	w8, 1b38 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0xa18>
    1a40:	sub	x8, x29, #0x20
    1a44:	mov	x0, x20
    1a48:	bl	0 <_ZNK4llvm5Twine3strB5cxx11Ev>
    1a4c:	ldp	x20, x2, [x29, #-32]
    1a50:	cbz	x2, 1a6c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x94c>
    1a54:	mov	w1, #0xa                   	// #10
    1a58:	mov	x0, x20
    1a5c:	bl	0 <memchr>
    1a60:	cbz	x0, 1a6c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x94c>
    1a64:	sub	x21, x0, x20
    1a68:	b	1a70 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x950>
    1a6c:	mov	x21, #0xffffffffffffffff    	// #-1
    1a70:	sub	x8, x29, #0x20
    1a74:	add	x8, x8, #0x10
    1a78:	adrp	x22, 0 <_ZN3lld4outsEv>
    1a7c:	cmp	x20, x8
    1a80:	add	x22, x22, #0x0
    1a84:	b.eq	1a90 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x970>  // b.none
    1a88:	mov	x0, x20
    1a8c:	bl	0 <_ZdlPv>
    1a90:	adrp	x8, 0 <_ZN3lld4outsEv>
    1a94:	cmn	x21, #0x1
    1a98:	add	x8, x8, #0x0
    1a9c:	cset	w9, ne  // ne = any
    1aa0:	csel	x8, x8, x22, eq  // eq = none
    1aa4:	stp	x8, x9, [x24]
    1aa8:	ldr	x8, [x19]
    1aac:	add	x8, x8, #0x1
    1ab0:	str	x8, [x19]
    1ab4:	cbz	x23, 1ac4 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x9a4>
    1ab8:	adrp	x0, 0 <_ZN3lld4outsEv>
    1abc:	add	x0, x0, #0x0
    1ac0:	bl	0 <pthread_mutex_unlock>
    1ac4:	ldp	x20, x19, [sp, #240]
    1ac8:	ldp	x22, x21, [sp, #224]
    1acc:	ldp	x24, x23, [sp, #208]
    1ad0:	ldp	x29, x30, [sp, #192]
    1ad4:	add	sp, sp, #0x100
    1ad8:	ret
    1adc:	adrp	x0, 0 <_ZN3lld4outsEv>
    1ae0:	add	x0, x0, #0x0
    1ae4:	bl	0 <__cxa_guard_acquire>
    1ae8:	cbz	w0, 1158 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x38>
    1aec:	adrp	x1, 0 <_ZN3lld4outsEv>
    1af0:	adrp	x21, 0 <_ZN3lld4outsEv>
    1af4:	add	x1, x1, #0x0
    1af8:	add	x21, x21, #0x0
    1afc:	add	x2, x1, #0x5d
    1b00:	mov	w3, #0x10                  	// #16
    1b04:	mov	x0, x21
    1b08:	bl	0 <_ZN3lld4outsEv>
    1b0c:	adrp	x0, 0 <_ZN3lld4outsEv>
    1b10:	adrp	x2, 0 <__dso_handle>
    1b14:	add	x0, x0, #0x0
    1b18:	add	x2, x2, #0x0
    1b1c:	mov	x1, x21
    1b20:	bl	0 <__cxa_atexit>
    1b24:	adrp	x0, 0 <_ZN3lld4outsEv>
    1b28:	add	x0, x0, #0x0
    1b2c:	bl	0 <__cxa_guard_release>
    1b30:	b	1158 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x38>
    1b34:	bl	0 <_ZSt20__throw_system_errori>
    1b38:	mov	w0, #0x1                   	// #1
    1b3c:	bl	94 <_ZN3lld7exitLldEi>

0000000000001b40 <_ZN3lld12ErrorHandler5fatalERKN4llvm5TwineE>:
    1b40:	stp	x29, x30, [sp, #-16]!
    1b44:	mov	x29, sp
    1b48:	bl	1120 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
    1b4c:	mov	w0, #0x1                   	// #1
    1b50:	bl	94 <_ZN3lld7exitLldEi>

0000000000001b54 <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEE3$_0JEEES2_St10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS5_EEOT_DpOT0_>:
    1b54:	sub	sp, sp, #0x70
    1b58:	stp	x29, x30, [sp, #64]
    1b5c:	str	x21, [sp, #80]
    1b60:	stp	x20, x19, [sp, #96]
    1b64:	add	x29, sp, #0x40
    1b68:	mov	x21, x0
    1b6c:	ldr	x0, [x0]
    1b70:	adrp	x1, 0 <_ZN4llvm13ErrorInfoBase2IDE>
    1b74:	mov	x19, x8
    1b78:	ldr	x9, [x0]
    1b7c:	ldr	x9, [x9, #48]
    1b80:	ldr	x1, [x1]
    1b84:	blr	x9
    1b88:	ldr	x20, [x21]
    1b8c:	str	xzr, [x21]
    1b90:	tbz	w0, #0, 1c24 <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEE3$_0JEEES2_St10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS5_EEOT_DpOT0_+0xd0>
    1b94:	ldr	x8, [x20]
    1b98:	adrp	x1, 0 <_ZN4llvm13ErrorInfoBase2IDE>
    1b9c:	mov	x0, x20
    1ba0:	ldr	x8, [x8, #48]
    1ba4:	ldr	x1, [x1]
    1ba8:	blr	x8
    1bac:	tbz	w0, #0, 1c7c <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEE3$_0JEEES2_St10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS5_EEOT_DpOT0_+0x128>
    1bb0:	ldr	x8, [x20]
    1bb4:	mov	x0, x20
    1bb8:	add	x21, sp, #0x8
    1bbc:	ldr	x9, [x8, #24]
    1bc0:	add	x8, sp, #0x8
    1bc4:	blr	x9
    1bc8:	mov	w8, #0x104                 	// #260
    1bcc:	sturh	w8, [x29, #-8]
    1bd0:	adrp	x8, 0 <_ZN3lld4outsEv>
    1bd4:	stp	x21, xzr, [x29, #-24]
    1bd8:	add	x8, x8, #0x0
    1bdc:	ldarb	w8, [x8]
    1be0:	tbz	w8, #0, 1c40 <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEE3$_0JEEES2_St10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS5_EEOT_DpOT0_+0xec>
    1be4:	adrp	x0, 0 <_ZN3lld4outsEv>
    1be8:	add	x0, x0, #0x0
    1bec:	sub	x1, x29, #0x18
    1bf0:	bl	1120 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
    1bf4:	ldr	x0, [sp, #8]
    1bf8:	add	x8, x21, #0x10
    1bfc:	cmp	x0, x8
    1c00:	b.eq	1c08 <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEE3$_0JEEES2_St10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS5_EEOT_DpOT0_+0xb4>  // b.none
    1c04:	bl	0 <_ZdlPv>
    1c08:	mov	w8, #0x1                   	// #1
    1c0c:	str	x8, [x19]
    1c10:	ldr	x8, [x20]
    1c14:	mov	x0, x20
    1c18:	ldr	x8, [x8, #8]
    1c1c:	blr	x8
    1c20:	b	1c2c <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEE3$_0JEEES2_St10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS5_EEOT_DpOT0_+0xd8>
    1c24:	orr	x8, x20, #0x1
    1c28:	str	x8, [x19]
    1c2c:	ldp	x20, x19, [sp, #96]
    1c30:	ldr	x21, [sp, #80]
    1c34:	ldp	x29, x30, [sp, #64]
    1c38:	add	sp, sp, #0x70
    1c3c:	ret
    1c40:	adrp	x0, 0 <_ZN3lld4outsEv>
    1c44:	add	x0, x0, #0x0
    1c48:	bl	0 <__cxa_guard_acquire>
    1c4c:	cbz	w0, 1be4 <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEE3$_0JEEES2_St10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS5_EEOT_DpOT0_+0x90>
    1c50:	adrp	x0, 0 <_ZN3lld4outsEv>
    1c54:	adrp	x1, 0 <_ZN3lld4outsEv>
    1c58:	adrp	x2, 0 <__dso_handle>
    1c5c:	add	x0, x0, #0x0
    1c60:	add	x1, x1, #0x0
    1c64:	add	x2, x2, #0x0
    1c68:	bl	0 <__cxa_atexit>
    1c6c:	adrp	x0, 0 <_ZN3lld4outsEv>
    1c70:	add	x0, x0, #0x0
    1c74:	bl	0 <__cxa_guard_release>
    1c78:	b	1be4 <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEE3$_0JEEES2_St10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS5_EEOT_DpOT0_+0x90>
    1c7c:	adrp	x0, 0 <_ZN3lld4outsEv>
    1c80:	adrp	x1, 0 <_ZN3lld4outsEv>
    1c84:	adrp	x3, 0 <_ZN3lld4outsEv>
    1c88:	add	x0, x0, #0x0
    1c8c:	add	x1, x1, #0x0
    1c90:	add	x3, x3, #0x0
    1c94:	mov	w2, #0x329                 	// #809
    1c98:	bl	0 <__assert_fail>

Disassembly of section .text._ZN3lld12ErrorHandlerD2Ev:

0000000000000000 <_ZN3lld12ErrorHandlerD2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #56]
  14:	cbz	x0, 24 <_ZN3lld12ErrorHandlerD2Ev+0x24>
  18:	ldr	x8, [x0]
  1c:	ldr	x8, [x8, #40]
  20:	blr	x8
  24:	str	xzr, [x19, #56]
  28:	ldr	x19, [sp, #16]
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZN4llvm11raw_ostream5flushEv:

0000000000000000 <_ZN4llvm11raw_ostream5flushEv>:
   0:	ldr	x8, [x0, #24]
   4:	ldr	x9, [x0, #8]
   8:	cmp	x8, x9
   c:	b.eq	14 <_ZN4llvm11raw_ostream5flushEv+0x14>  // b.none
  10:	b	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
  14:	ret

Disassembly of section .text.startup:

0000000000000000 <__cxx_global_array_dtor>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	adrp	x21, 0 <__pthread_key_create>
  18:	ldr	x21, [x21]
  1c:	adrp	x22, 0 <__cxx_global_array_dtor>
  20:	adrp	x20, 0 <__cxx_global_array_dtor>
  24:	add	x22, x22, #0x0
  28:	add	x20, x20, #0x0
  2c:	b	44 <__cxx_global_array_dtor+0x44>
  30:	sub	x0, x22, #0x18
  34:	bl	0 <_ZNSt6localeD1Ev>
  38:	cmp	x23, x20
  3c:	mov	x22, x23
  40:	b.eq	e4 <__cxx_global_array_dtor+0xe4>  // b.none
  44:	ldur	x19, [x22, #-8]
  48:	sub	x23, x22, #0x20
  4c:	cbz	x19, 30 <__cxx_global_array_dtor+0x30>
  50:	add	x8, x19, #0x8
  54:	cbz	x21, 74 <__cxx_global_array_dtor+0x74>
  58:	ldaxr	w9, [x8]
  5c:	sub	w10, w9, #0x1
  60:	stlxr	w11, w10, [x8]
  64:	cbnz	w11, 58 <__cxx_global_array_dtor+0x58>
  68:	cmp	w9, #0x1
  6c:	b.ne	30 <__cxx_global_array_dtor+0x30>  // b.any
  70:	b	88 <__cxx_global_array_dtor+0x88>
  74:	ldr	w9, [x8]
  78:	sub	w10, w9, #0x1
  7c:	str	w10, [x8]
  80:	cmp	w9, #0x1
  84:	b.ne	30 <__cxx_global_array_dtor+0x30>  // b.any
  88:	mov	x24, x19
  8c:	ldr	x8, [x24], #12
  90:	mov	x0, x19
  94:	ldr	x8, [x8, #16]
  98:	blr	x8
  9c:	cbz	x21, bc <__cxx_global_array_dtor+0xbc>
  a0:	ldaxr	w8, [x24]
  a4:	sub	w9, w8, #0x1
  a8:	stlxr	w10, w9, [x24]
  ac:	cbnz	w10, a0 <__cxx_global_array_dtor+0xa0>
  b0:	cmp	w8, #0x1
  b4:	b.ne	30 <__cxx_global_array_dtor+0x30>  // b.any
  b8:	b	d0 <__cxx_global_array_dtor+0xd0>
  bc:	ldr	w8, [x24]
  c0:	sub	w9, w8, #0x1
  c4:	str	w9, [x24]
  c8:	cmp	w8, #0x1
  cc:	b.ne	30 <__cxx_global_array_dtor+0x30>  // b.any
  d0:	ldr	x8, [x19]
  d4:	mov	x0, x19
  d8:	ldr	x8, [x8, #24]
  dc:	blr	x8
  e0:	b	30 <__cxx_global_array_dtor+0x30>
  e4:	ldp	x20, x19, [sp, #48]
  e8:	ldp	x22, x21, [sp, #32]
  ec:	ldp	x24, x23, [sp, #16]
  f0:	ldp	x29, x30, [sp], #64
  f4:	ret

Disassembly of section .text._ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED2Ev:

0000000000000000 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED2Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldr	x20, [x0, #24]
  14:	mov	x19, x0
  18:	cbz	x20, 9c <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED2Ev+0x9c>
  1c:	adrp	x21, 0 <__pthread_key_create>
  20:	ldr	x21, [x21]
  24:	add	x8, x20, #0x8
  28:	cbz	x21, 48 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED2Ev+0x48>
  2c:	ldaxr	w9, [x8]
  30:	sub	w10, w9, #0x1
  34:	stlxr	w11, w10, [x8]
  38:	cbnz	w11, 2c <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED2Ev+0x2c>
  3c:	cmp	w9, #0x1
  40:	b.eq	5c <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED2Ev+0x5c>  // b.none
  44:	b	9c <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED2Ev+0x9c>
  48:	ldr	w9, [x8]
  4c:	sub	w10, w9, #0x1
  50:	str	w10, [x8]
  54:	cmp	w9, #0x1
  58:	b.ne	9c <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED2Ev+0x9c>  // b.any
  5c:	mov	x22, x20
  60:	ldr	x8, [x22], #12
  64:	mov	x0, x20
  68:	ldr	x8, [x8, #16]
  6c:	blr	x8
  70:	cbz	x21, b0 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED2Ev+0xb0>
  74:	ldaxr	w8, [x22]
  78:	sub	w9, w8, #0x1
  7c:	stlxr	w10, w9, [x22]
  80:	cbnz	w10, 74 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED2Ev+0x74>
  84:	cmp	w8, #0x1
  88:	b.ne	9c <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED2Ev+0x9c>  // b.any
  8c:	ldr	x8, [x20]
  90:	mov	x0, x20
  94:	ldr	x8, [x8, #24]
  98:	blr	x8
  9c:	add	x0, x19, #0x8
  a0:	ldp	x20, x19, [sp, #32]
  a4:	ldp	x22, x21, [sp, #16]
  a8:	ldp	x29, x30, [sp], #48
  ac:	b	0 <_ZNSt6localeD1Ev>
  b0:	ldr	w8, [x22]
  b4:	sub	w9, w8, #0x1
  b8:	str	w9, [x22]
  bc:	cmp	w8, #0x1
  c0:	b.eq	8c <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED2Ev+0x8c>  // b.none
  c4:	b	9c <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED2Ev+0x9c>

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	mov	x19, x0
  18:	cbz	x1, 2c <_ZN4llvm11raw_ostreamlsEPKc+0x2c>
  1c:	mov	x0, x20
  20:	bl	0 <strlen>
  24:	mov	x21, x0
  28:	b	30 <_ZN4llvm11raw_ostreamlsEPKc+0x30>
  2c:	mov	x21, xzr
  30:	ldp	x8, x0, [x19, #16]
  34:	sub	x8, x8, x0
  38:	cmp	x21, x8
  3c:	b.ls	5c <_ZN4llvm11raw_ostreamlsEPKc+0x5c>  // b.plast
  40:	mov	x0, x19
  44:	mov	x1, x20
  48:	mov	x2, x21
  4c:	ldp	x20, x19, [sp, #32]
  50:	ldr	x21, [sp, #16]
  54:	ldp	x29, x30, [sp], #48
  58:	b	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  5c:	cbz	x21, 78 <_ZN4llvm11raw_ostreamlsEPKc+0x78>
  60:	mov	x1, x20
  64:	mov	x2, x21
  68:	bl	0 <memcpy>
  6c:	ldr	x8, [x19, #24]
  70:	add	x8, x8, x21
  74:	str	x8, [x19, #24]
  78:	mov	x0, x19
  7c:	ldp	x20, x19, [sp, #32]
  80:	ldr	x21, [sp, #16]
  84:	ldp	x29, x30, [sp], #48
  88:	ret

Disassembly of section .text._ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE:

0000000000000000 <_ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x8, [x1]
  10:	mov	x19, x0
  14:	ands	x8, x8, #0xfffffffffffffffe
  18:	b.eq	34 <_ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE+0x34>  // b.none
  1c:	ldr	x9, [x8]
  20:	mov	x0, x8
  24:	mov	x1, x19
  28:	ldr	x9, [x9, #16]
  2c:	blr	x9
  30:	b	80 <_ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE+0x80>
  34:	ldp	x9, x8, [x19, #16]
  38:	sub	x9, x9, x8
  3c:	cmp	x9, #0x6
  40:	b.hi	5c <_ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE+0x5c>  // b.pmore
  44:	adrp	x1, 0 <_ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE>
  48:	add	x1, x1, #0x0
  4c:	mov	w2, #0x7                   	// #7
  50:	mov	x0, x19
  54:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  58:	b	80 <_ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE+0x80>
  5c:	mov	w9, #0x6563                	// #25955
  60:	mov	w10, #0x7573                	// #30067
  64:	movk	w9, #0x7373, lsl #16
  68:	movk	w10, #0x6363, lsl #16
  6c:	stur	w9, [x8, #3]
  70:	str	w10, [x8]
  74:	ldr	x8, [x19, #24]
  78:	add	x8, x8, #0x7
  7c:	str	x8, [x19, #24]
  80:	mov	x0, x19
  84:	ldr	x19, [sp, #16]
  88:	ldp	x29, x30, [sp], #32
  8c:	ret

Disassembly of section .text._ZN4llvm18raw_string_ostream3strB5cxx11Ev:

0000000000000000 <_ZN4llvm18raw_string_ostream3strB5cxx11Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x8, [x0, #24]
  10:	ldr	x9, [x0, #8]
  14:	mov	x19, x0
  18:	cmp	x8, x9
  1c:	b.eq	28 <_ZN4llvm18raw_string_ostream3strB5cxx11Ev+0x28>  // b.none
  20:	mov	x0, x19
  24:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
  28:	ldr	x0, [x19, #40]
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZN4llvm9ErrorList4joinENS_5ErrorES1_:

0000000000000000 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #16]
   8:	str	x25, [sp, #32]
   c:	stp	x24, x23, [sp, #48]
  10:	stp	x22, x21, [sp, #64]
  14:	stp	x20, x19, [sp, #80]
  18:	add	x29, sp, #0x10
  1c:	mov	x19, x8
  20:	ldr	x8, [x0]
  24:	mov	x21, x1
  28:	tst	x8, #0xfffffffffffffffe
  2c:	and	x9, x8, #0xfffffffffffffffe
  30:	cset	w8, ne  // ne = any
  34:	orr	x8, x9, x8
  38:	str	x8, [x0]
  3c:	cbz	x9, 16c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x16c>
  40:	ldr	x8, [x21]
  44:	mov	x20, x0
  48:	tst	x8, #0xfffffffffffffffe
  4c:	and	x9, x8, #0xfffffffffffffffe
  50:	cset	w8, ne  // ne = any
  54:	orr	x8, x9, x8
  58:	str	x8, [x21]
  5c:	cbz	x9, 254 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x254>
  60:	ldr	x9, [x20]
  64:	ands	x0, x9, #0xfffffffffffffffe
  68:	b.eq	114 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x114>  // b.none
  6c:	ldr	x8, [x0]
  70:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
  74:	ldr	x8, [x8, #48]
  78:	ldr	x1, [x1]
  7c:	blr	x8
  80:	tbz	w0, #0, 110 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x110>
  84:	ldr	x8, [x21]
  88:	ldr	x9, [x20]
  8c:	ands	x0, x8, #0xfffffffffffffffe
  90:	and	x24, x9, #0xfffffffffffffffe
  94:	b.eq	1f4 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x1f4>  // b.none
  98:	ldr	x8, [x0]
  9c:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
  a0:	ldr	x8, [x8, #48]
  a4:	ldr	x1, [x1]
  a8:	blr	x8
  ac:	ldr	x8, [x21]
  b0:	and	x22, x8, #0xfffffffffffffffe
  b4:	tbz	w0, #0, 1f8 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x1f8>
  b8:	str	xzr, [x21]
  bc:	ldp	x21, x25, [x22, #8]
  c0:	cmp	x21, x25
  c4:	b.eq	224 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x224>  // b.none
  c8:	add	x23, x24, #0x8
  cc:	b	e8 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0xe8>
  d0:	mov	x0, x23
  d4:	mov	x2, x21
  d8:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
  dc:	add	x21, x21, #0x8
  e0:	cmp	x25, x21
  e4:	b.eq	224 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x224>  // b.none
  e8:	ldp	x1, x8, [x24, #16]
  ec:	cmp	x1, x8
  f0:	b.eq	d0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0xd0>  // b.none
  f4:	ldr	x8, [x21]
  f8:	str	xzr, [x21]
  fc:	str	x8, [x1]
 100:	ldr	x8, [x24, #16]
 104:	add	x8, x8, #0x8
 108:	str	x8, [x24, #16]
 10c:	b	dc <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0xdc>
 110:	ldr	x8, [x21]
 114:	ands	x0, x8, #0xfffffffffffffffe
 118:	b.eq	180 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x180>  // b.none
 11c:	ldr	x8, [x0]
 120:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
 124:	ldr	x8, [x8, #48]
 128:	ldr	x1, [x1]
 12c:	blr	x8
 130:	tbz	w0, #0, 180 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x180>
 134:	ldr	x8, [x21]
 138:	add	x2, x29, #0x18
 13c:	and	x0, x8, #0xfffffffffffffffe
 140:	ldr	x1, [x0, #8]!
 144:	ldr	x8, [x20]
 148:	and	x8, x8, #0xfffffffffffffffe
 14c:	str	x8, [x29, #24]
 150:	str	xzr, [x20]
 154:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 158:	ldr	x0, [x29, #24]
 15c:	cbz	x0, 16c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x16c>
 160:	ldr	x8, [x0]
 164:	ldr	x8, [x8, #8]
 168:	blr	x8
 16c:	ldr	x8, [x21]
 170:	orr	x8, x8, #0x1
 174:	str	x8, [x19]
 178:	str	xzr, [x21]
 17c:	b	264 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x264>
 180:	mov	w0, #0x20                  	// #32
 184:	bl	0 <_Znwm>
 188:	ldr	x8, [x20]
 18c:	add	x1, sp, #0x8
 190:	mov	x2, sp
 194:	mov	x22, x0
 198:	and	x8, x8, #0xfffffffffffffffe
 19c:	str	x8, [sp, #8]
 1a0:	str	xzr, [x20]
 1a4:	ldr	x8, [x21]
 1a8:	and	x8, x8, #0xfffffffffffffffe
 1ac:	str	x8, [sp]
 1b0:	str	xzr, [x21]
 1b4:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 1b8:	ldr	x0, [sp]
 1bc:	orr	x8, x22, #0x1
 1c0:	str	x8, [x19]
 1c4:	cbz	x0, 1d4 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x1d4>
 1c8:	ldr	x8, [x0]
 1cc:	ldr	x8, [x8, #8]
 1d0:	blr	x8
 1d4:	ldr	x0, [sp, #8]
 1d8:	str	xzr, [sp]
 1dc:	cbz	x0, 1ec <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x1ec>
 1e0:	ldr	x8, [x0]
 1e4:	ldr	x8, [x8, #8]
 1e8:	blr	x8
 1ec:	str	xzr, [sp, #8]
 1f0:	b	264 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x264>
 1f4:	mov	x22, xzr
 1f8:	str	x22, [x29, #24]
 1fc:	str	xzr, [x21]
 200:	ldp	x1, x8, [x24, #16]
 204:	cmp	x1, x8
 208:	b.eq	234 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x234>  // b.none
 20c:	str	xzr, [x29, #24]
 210:	str	x22, [x1], #8
 214:	str	x1, [x24, #16]
 218:	ldr	x0, [x29, #24]
 21c:	cbnz	x0, 248 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x248>
 220:	b	254 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x254>
 224:	cbz	x22, 254 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x254>
 228:	ldr	x8, [x22]
 22c:	mov	x0, x22
 230:	b	24c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x24c>
 234:	add	x0, x24, #0x8
 238:	add	x2, x29, #0x18
 23c:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 240:	ldr	x0, [x29, #24]
 244:	cbz	x0, 254 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x254>
 248:	ldr	x8, [x0]
 24c:	ldr	x8, [x8, #8]
 250:	blr	x8
 254:	ldr	x8, [x20]
 258:	orr	x8, x8, #0x1
 25c:	str	x8, [x19]
 260:	str	xzr, [x20]
 264:	ldp	x20, x19, [sp, #80]
 268:	ldp	x22, x21, [sp, #64]
 26c:	ldp	x24, x23, [sp, #48]
 270:	ldr	x25, [sp, #32]
 274:	ldp	x29, x30, [sp, #16]
 278:	add	sp, sp, #0x60
 27c:	ret

Disassembly of section .text._ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_:

0000000000000000 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	adrp	x8, 0 <_ZTVN4llvm9ErrorListE>
  14:	ldr	x8, [x8]
  18:	mov	x20, x0
  1c:	mov	x19, x0
  20:	mov	x22, x1
  24:	add	x8, x8, #0x10
  28:	str	x8, [x0]
  2c:	str	xzr, [x20, #8]!
  30:	stp	xzr, xzr, [x0, #16]
  34:	ldr	x0, [x1]
  38:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
  3c:	mov	x21, x2
  40:	ldr	x8, [x0]
  44:	ldr	x8, [x8, #48]
  48:	ldr	x1, [x1]
  4c:	blr	x8
  50:	tbnz	w0, #0, f4 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_+0xf4>
  54:	ldr	x0, [x21]
  58:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
  5c:	ldr	x8, [x0]
  60:	ldr	x8, [x8, #48]
  64:	ldr	x1, [x1]
  68:	blr	x8
  6c:	tbnz	w0, #0, f4 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_+0xf4>
  70:	ldp	x1, x8, [x19, #16]
  74:	cmp	x1, x8
  78:	b.eq	98 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_+0x98>  // b.none
  7c:	ldr	x8, [x22]
  80:	str	xzr, [x22]
  84:	str	x8, [x1]
  88:	ldr	x8, [x19, #16]
  8c:	add	x1, x8, #0x8
  90:	str	x1, [x19, #16]
  94:	b	a8 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_+0xa8>
  98:	mov	x0, x20
  9c:	mov	x2, x22
  a0:	bl	0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
  a4:	ldr	x1, [x19, #16]
  a8:	ldr	x8, [x19, #24]
  ac:	cmp	x1, x8
  b0:	b.eq	dc <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_+0xdc>  // b.none
  b4:	ldr	x8, [x21]
  b8:	str	xzr, [x21]
  bc:	str	x8, [x1]
  c0:	ldr	x8, [x19, #16]
  c4:	add	x8, x8, #0x8
  c8:	str	x8, [x19, #16]
  cc:	ldp	x20, x19, [sp, #32]
  d0:	ldp	x22, x21, [sp, #16]
  d4:	ldp	x29, x30, [sp], #48
  d8:	ret
  dc:	mov	x0, x20
  e0:	mov	x2, x21
  e4:	ldp	x20, x19, [sp, #32]
  e8:	ldp	x22, x21, [sp, #16]
  ec:	ldp	x29, x30, [sp], #48
  f0:	b	0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
  f4:	adrp	x0, 0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
  f8:	adrp	x1, 0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
  fc:	adrp	x3, 0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
 100:	add	x0, x0, #0x0
 104:	add	x1, x1, #0x0
 108:	add	x3, x3, #0x0
 10c:	mov	w2, #0x182                 	// #386
 110:	bl	0 <__assert_fail>

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	ldp	x20, x24, [x0]
  1c:	mov	x9, #0x7ffffffffffffff8    	// #9223372036854775800
  20:	sub	x8, x24, x20
  24:	cmp	x8, x9
  28:	b.eq	144 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x144>  // b.none
  2c:	asr	x9, x8, #3
  30:	cmp	x8, #0x0
  34:	csinc	x10, x9, xzr, ne  // ne = any
  38:	adds	x9, x10, x9
  3c:	lsr	x11, x9, #60
  40:	cset	w10, cs  // cs = hs, nlast
  44:	cmp	x11, #0x0
  48:	cset	w11, ne  // ne = any
  4c:	orr	w10, w10, w11
  50:	mov	x8, #0xfffffffffffffff     	// #1152921504606846975
  54:	cmp	w10, #0x0
  58:	csel	x25, x8, x9, ne  // ne = any
  5c:	sub	x8, x1, x20
  60:	mov	x23, x2
  64:	mov	x19, x0
  68:	mov	x21, x1
  6c:	asr	x26, x8, #3
  70:	cbz	x25, 84 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x84>
  74:	lsl	x0, x25, #3
  78:	bl	0 <_Znwm>
  7c:	mov	x22, x0
  80:	b	88 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x88>
  84:	mov	x22, xzr
  88:	ldr	x8, [x23]
  8c:	str	xzr, [x23]
  90:	cmp	x20, x21
  94:	mov	x23, x22
  98:	str	x8, [x22, x26, lsl #3]
  9c:	b.eq	e4 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xe4>  // b.none
  a0:	mov	x23, x22
  a4:	mov	x26, x20
  a8:	b	bc <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xbc>
  ac:	str	xzr, [x26], #8
  b0:	cmp	x21, x26
  b4:	add	x23, x23, #0x8
  b8:	b.eq	e4 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xe4>  // b.none
  bc:	ldr	x8, [x26]
  c0:	str	xzr, [x26]
  c4:	str	x8, [x23]
  c8:	ldr	x0, [x26]
  cc:	cbz	x0, ac <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xac>
  d0:	ldr	x8, [x0]
  d4:	ldr	x8, [x8, #8]
  d8:	blr	x8
  dc:	b	ac <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xac>
  e0:	str	xzr, [x21], #8
  e4:	cmp	x24, x21
  e8:	add	x23, x23, #0x8
  ec:	b.eq	114 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x114>  // b.none
  f0:	ldr	x8, [x21]
  f4:	str	xzr, [x21]
  f8:	str	x8, [x23]
  fc:	ldr	x0, [x21]
 100:	cbz	x0, e0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xe0>
 104:	ldr	x8, [x0]
 108:	ldr	x8, [x8, #8]
 10c:	blr	x8
 110:	b	e0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xe0>
 114:	cbz	x20, 120 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x120>
 118:	mov	x0, x20
 11c:	bl	0 <_ZdlPv>
 120:	add	x8, x22, x25, lsl #3
 124:	stp	x22, x23, [x19]
 128:	str	x8, [x19, #16]
 12c:	ldp	x20, x19, [sp, #64]
 130:	ldp	x22, x21, [sp, #48]
 134:	ldp	x24, x23, [sp, #32]
 138:	ldp	x26, x25, [sp, #16]
 13c:	ldp	x29, x30, [sp], #80
 140:	ret
 144:	adrp	x0, 0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 148:	add	x0, x0, #0x0
 14c:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	ldp	x8, x9, [x0]
  18:	ldr	x10, [x0, #16]
  1c:	mov	x20, x2
  20:	mov	x19, x0
  24:	sub	x11, x1, x8
  28:	cmp	x9, x10
  2c:	asr	x21, x11, #3
  30:	b.eq	cc <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_+0xcc>  // b.none
  34:	cmp	x9, x1
  38:	b.eq	e0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_+0xe0>  // b.none
  3c:	ldur	x10, [x9, #-8]
  40:	add	x22, x8, x21, lsl #3
  44:	stp	xzr, x10, [x9, #-8]
  48:	ldr	x9, [x19, #8]
  4c:	sub	x8, x9, #0x8
  50:	add	x10, x9, #0x8
  54:	sub	x9, x8, x22
  58:	cmp	x9, #0x1
  5c:	str	x10, [x19, #8]
  60:	b.lt	a8 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_+0xa8>  // b.tstop
  64:	lsr	x9, x9, #3
  68:	add	x23, x9, #0x1
  6c:	mov	x24, x8
  70:	b	84 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_+0x84>
  74:	sub	x23, x23, #0x1
  78:	cmp	x23, #0x1
  7c:	mov	x8, x24
  80:	b.le	a8 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_+0xa8>
  84:	ldr	x9, [x24, #-8]!
  88:	str	xzr, [x24]
  8c:	ldr	x0, [x8]
  90:	str	x9, [x8]
  94:	cbz	x0, 74 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_+0x74>
  98:	ldr	x8, [x0]
  9c:	ldr	x8, [x8, #8]
  a0:	blr	x8
  a4:	b	74 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_+0x74>
  a8:	ldr	x8, [x20]
  ac:	str	xzr, [x20]
  b0:	ldr	x0, [x22]
  b4:	str	x8, [x22]
  b8:	cbz	x0, f8 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_+0xf8>
  bc:	ldr	x8, [x0]
  c0:	ldr	x8, [x8, #8]
  c4:	blr	x8
  c8:	b	f8 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_+0xf8>
  cc:	add	x1, x8, x21, lsl #3
  d0:	mov	x0, x19
  d4:	mov	x2, x20
  d8:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_>
  dc:	b	f8 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_+0xf8>
  e0:	ldr	x8, [x20]
  e4:	str	xzr, [x20]
  e8:	str	x8, [x9]
  ec:	ldr	x8, [x19, #8]
  f0:	add	x8, x8, #0x8
  f4:	str	x8, [x19, #8]
  f8:	ldr	x8, [x19]
  fc:	ldp	x20, x19, [sp, #48]
 100:	ldp	x24, x23, [sp, #16]
 104:	add	x0, x8, x21, lsl #3
 108:	ldp	x22, x21, [sp, #32]
 10c:	ldp	x29, x30, [sp], #64
 110:	ret

Disassembly of section .text._ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEEC2IPKcEET_S7_NSt15regex_constants18syntax_option_typeE:

0000000000000000 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEEC2IPKcEET_S7_NSt15regex_constants18syntax_option_typeE>:
   0:	sub	sp, sp, #0x1d0
   4:	stp	x29, x30, [sp, #400]
   8:	str	x28, [sp, #416]
   c:	stp	x22, x21, [sp, #432]
  10:	stp	x20, x19, [sp, #448]
  14:	add	x29, sp, #0x190
  18:	mov	x22, x0
  1c:	add	x0, x29, #0x18
  20:	mov	w19, w3
  24:	mov	x20, x2
  28:	mov	x21, x1
  2c:	bl	0 <_ZNSt6localeC1Ev>
  30:	str	w19, [x22]
  34:	add	x19, x22, #0x8
  38:	add	x1, x29, #0x18
  3c:	mov	x0, x19
  40:	bl	0 <_ZNSt6localeC1ERKS_>
  44:	ldr	w4, [x22]
  48:	subs	x8, x20, x21
  4c:	csel	x1, xzr, x21, eq  // eq = none
  50:	add	x2, x1, x8
  54:	mov	x0, sp
  58:	mov	x3, x19
  5c:	mov	x20, sp
  60:	bl	0 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEEC2IPKcEET_S7_NSt15regex_constants18syntax_option_typeE>
  64:	ldr	q0, [sp, #256]
  68:	add	x8, x20, #0x100
  6c:	str	xzr, [x8, #8]
  70:	str	q0, [x22, #16]
  74:	ldr	x0, [sp, #304]
  78:	str	xzr, [sp, #256]
  7c:	cbz	x0, b0 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEEC2IPKcEET_S7_NSt15regex_constants18syntax_option_typeE+0xb0>
  80:	ldr	x19, [sp, #376]
  84:	ldr	x8, [sp, #344]
  88:	add	x9, x19, #0x8
  8c:	cmp	x8, x9
  90:	b.cs	ac <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEEC2IPKcEET_S7_NSt15regex_constants18syntax_option_typeE+0xac>  // b.hs, b.nlast
  94:	sub	x21, x8, #0x8
  98:	ldr	x0, [x21, #8]!
  9c:	bl	0 <_ZdlPv>
  a0:	cmp	x21, x19
  a4:	b.cc	98 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEEC2IPKcEET_S7_NSt15regex_constants18syntax_option_typeE+0x98>  // b.lo, b.ul, b.last
  a8:	ldr	x0, [sp, #304]
  ac:	bl	0 <_ZdlPv>
  b0:	ldr	x0, [sp, #272]
  b4:	add	x8, x20, #0x120
  b8:	cmp	x0, x8
  bc:	b.eq	c4 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEEC2IPKcEET_S7_NSt15regex_constants18syntax_option_typeE+0xc4>  // b.none
  c0:	bl	0 <_ZdlPv>
  c4:	ldr	x19, [sp, #264]
  c8:	cbz	x19, 14c <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEEC2IPKcEET_S7_NSt15regex_constants18syntax_option_typeE+0x14c>
  cc:	adrp	x20, 0 <__pthread_key_create>
  d0:	ldr	x20, [x20]
  d4:	add	x8, x19, #0x8
  d8:	cbz	x20, f8 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEEC2IPKcEET_S7_NSt15regex_constants18syntax_option_typeE+0xf8>
  dc:	ldaxr	w9, [x8]
  e0:	sub	w10, w9, #0x1
  e4:	stlxr	w11, w10, [x8]
  e8:	cbnz	w11, dc <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEEC2IPKcEET_S7_NSt15regex_constants18syntax_option_typeE+0xdc>
  ec:	cmp	w9, #0x1
  f0:	b.eq	10c <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEEC2IPKcEET_S7_NSt15regex_constants18syntax_option_typeE+0x10c>  // b.none
  f4:	b	14c <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEEC2IPKcEET_S7_NSt15regex_constants18syntax_option_typeE+0x14c>
  f8:	ldr	w9, [x8]
  fc:	sub	w10, w9, #0x1
 100:	str	w10, [x8]
 104:	cmp	w9, #0x1
 108:	b.ne	14c <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEEC2IPKcEET_S7_NSt15regex_constants18syntax_option_typeE+0x14c>  // b.any
 10c:	mov	x21, x19
 110:	ldr	x8, [x21], #12
 114:	mov	x0, x19
 118:	ldr	x8, [x8, #16]
 11c:	blr	x8
 120:	cbz	x20, 184 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEEC2IPKcEET_S7_NSt15regex_constants18syntax_option_typeE+0x184>
 124:	ldaxr	w8, [x21]
 128:	sub	w9, w8, #0x1
 12c:	stlxr	w10, w9, [x21]
 130:	cbnz	w10, 124 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEEC2IPKcEET_S7_NSt15regex_constants18syntax_option_typeE+0x124>
 134:	cmp	w8, #0x1
 138:	b.ne	14c <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEEC2IPKcEET_S7_NSt15regex_constants18syntax_option_typeE+0x14c>  // b.any
 13c:	ldr	x8, [x19]
 140:	mov	x0, x19
 144:	ldr	x8, [x8, #24]
 148:	blr	x8
 14c:	ldr	x0, [sp, #208]
 150:	mov	x8, sp
 154:	add	x8, x8, #0xe0
 158:	cmp	x0, x8
 15c:	b.eq	164 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEEC2IPKcEET_S7_NSt15regex_constants18syntax_option_typeE+0x164>  // b.none
 160:	bl	0 <_ZdlPv>
 164:	add	x0, x29, #0x18
 168:	bl	0 <_ZNSt6localeD1Ev>
 16c:	ldp	x20, x19, [sp, #448]
 170:	ldp	x22, x21, [sp, #432]
 174:	ldr	x28, [sp, #416]
 178:	ldp	x29, x30, [sp, #400]
 17c:	add	sp, sp, #0x1d0
 180:	ret
 184:	ldr	w8, [x21]
 188:	sub	w9, w8, #0x1
 18c:	str	w9, [x21]
 190:	cmp	w8, #0x1
 194:	b.eq	13c <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEEC2IPKcEET_S7_NSt15regex_constants18syntax_option_typeE+0x13c>  // b.none
 198:	b	14c <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEEC2IPKcEET_S7_NSt15regex_constants18syntax_option_typeE+0x14c>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #48]
   8:	str	x25, [sp, #64]
   c:	stp	x24, x23, [sp, #80]
  10:	stp	x22, x21, [sp, #96]
  14:	stp	x20, x19, [sp, #112]
  18:	add	x29, sp, #0x30
  1c:	orr	w8, w4, #0x10
  20:	tst	w4, #0x3f0
  24:	csel	w24, w8, w4, eq  // eq = none
  28:	mov	x23, x1
  2c:	mov	x20, x0
  30:	str	w24, [x0]
  34:	add	x22, x0, #0x8
  38:	add	x0, x29, #0x18
  3c:	mov	x1, x3
  40:	mov	x21, x3
  44:	mov	x19, x2
  48:	bl	0 <_ZNSt6localeC1ERKS_>
  4c:	add	x4, x29, #0x18
  50:	mov	x0, x22
  54:	mov	x1, x23
  58:	mov	x2, x19
  5c:	mov	w3, w24
  60:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
  64:	add	x0, x29, #0x18
  68:	bl	0 <_ZNSt6localeD1Ev>
  6c:	add	x19, x20, #0x100
  70:	add	x0, x20, #0x108
  74:	mov	x2, sp
  78:	mov	x1, x19
  7c:	mov	x3, x21
  80:	mov	x4, x20
  84:	str	xzr, [x20, #256]
  88:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
  8c:	add	x8, x20, #0x120
  90:	add	x23, x20, #0x130
  94:	movi	v0.2d, #0x0
  98:	mov	w9, #0x8                   	// #8
  9c:	mov	w0, #0x40                  	// #64
  a0:	strb	wzr, [x20, #288]
  a4:	stp	x8, xzr, [x20, #272]
  a8:	stp	q0, q0, [x20, #304]
  ac:	stp	q0, q0, [x20, #336]
  b0:	str	q0, [x20, #368]
  b4:	str	x9, [x23, #8]
  b8:	bl	0 <_Znwm>
  bc:	str	x0, [x20, #304]
  c0:	ldr	x8, [x23, #8]
  c4:	lsl	x8, x8, #2
  c8:	sub	x8, x8, #0x4
  cc:	and	x8, x8, #0xfffffffffffffff8
  d0:	add	x24, x0, x8
  d4:	mov	w0, #0x1f8                 	// #504
  d8:	bl	0 <_Znwm>
  dc:	add	x8, x0, #0x1f8
  e0:	str	x0, [x24]
  e4:	str	x24, [x23, #40]
  e8:	str	x0, [x23, #24]
  ec:	str	x8, [x20, #336]
  f0:	str	x24, [x23, #72]
  f4:	str	x0, [x23, #56]
  f8:	ldr	x9, [x20, #256]
  fc:	str	x8, [x20, #368]
 100:	str	x0, [x20, #320]
 104:	str	x0, [x20, #352]
 108:	add	x8, x9, #0x50
 10c:	mov	x0, x21
 110:	str	x8, [x20, #384]
 114:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 118:	ldr	x21, [x20, #256]
 11c:	str	x0, [x20, #392]
 120:	ldr	x24, [x21, #32]
 124:	mov	x0, x21
 128:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 12c:	ldr	x8, [x21, #56]
 130:	mov	w9, #0x30                  	// #48
 134:	mov	x23, x0
 138:	madd	x8, x24, x9, x8
 13c:	str	x0, [x8, #8]
 140:	mov	x0, x20
 144:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 148:	ldr	w8, [x20, #152]
 14c:	cmp	w8, #0x1b
 150:	b.ne	190 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x190>  // b.any
 154:	add	x0, x20, #0x110
 158:	add	x1, x20, #0xd0
 15c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 160:	ldp	x8, x9, [x20, #184]
 164:	cmp	x8, x9
 168:	b.eq	19c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x19c>  // b.none
 16c:	ldr	w8, [x20, #144]
 170:	cmp	w8, #0x2
 174:	b.eq	1b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x1b4>  // b.none
 178:	cmp	w8, #0x1
 17c:	b.eq	1a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x1a8>  // b.none
 180:	cbnz	w8, 1bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x1bc>
 184:	mov	x0, x22
 188:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 18c:	b	1bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x1bc>
 190:	mov	w0, #0x5                   	// #5
 194:	bl	0 <_ZSt19__throw_regex_errorNSt15regex_constants10error_typeE>
 198:	b	1bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x1bc>
 19c:	mov	w8, #0x1b                  	// #27
 1a0:	str	w8, [x20, #152]
 1a4:	b	1bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x1bc>
 1a8:	mov	x0, x22
 1ac:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 1b0:	b	1bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x1bc>
 1b4:	mov	x0, x22
 1b8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 1bc:	ldp	x0, x8, [x20, #352]
 1c0:	cmp	x0, x8
 1c4:	b.eq	1d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x1d4>  // b.none
 1c8:	ldp	x22, x24, [x0, #-16]
 1cc:	sub	x8, x0, #0x18
 1d0:	b	200 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x200>
 1d4:	ldr	x8, [x20, #376]
 1d8:	ldur	x8, [x8, #-8]
 1dc:	ldp	x22, x24, [x8, #488]
 1e0:	bl	0 <_ZdlPv>
 1e4:	ldr	x8, [x20, #376]
 1e8:	sub	x9, x8, #0x8
 1ec:	str	x9, [x20, #376]
 1f0:	ldur	x8, [x8, #-8]
 1f4:	add	x9, x8, #0x1f8
 1f8:	stp	x8, x9, [x20, #360]
 1fc:	add	x8, x8, #0x1e0
 200:	str	x8, [x20, #352]
 204:	ldr	x8, [x21, #56]
 208:	mov	w25, #0x30                  	// #48
 20c:	madd	x8, x23, x25, x8
 210:	str	x22, [x8, #8]
 214:	ldr	x0, [x20, #256]
 218:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 21c:	ldr	x8, [x21, #56]
 220:	mov	w9, #0xc                   	// #12
 224:	mov	x22, x0
 228:	madd	x8, x24, x25, x8
 22c:	str	x0, [x8, #8]
 230:	ldr	x23, [x20, #256]
 234:	mov	x8, #0xffffffffffffffff    	// #-1
 238:	str	w9, [sp]
 23c:	str	x8, [sp, #8]
 240:	ldp	x1, x8, [x23, #64]
 244:	add	x20, x23, #0x38
 248:	cmp	x1, x8
 24c:	b.eq	270 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x270>  // b.none
 250:	ldp	q1, q0, [sp, #16]
 254:	ldr	q2, [sp]
 258:	stp	q1, q0, [x1, #16]
 25c:	str	q2, [x1]
 260:	ldr	x8, [x23, #64]
 264:	add	x8, x8, #0x30
 268:	str	x8, [x23, #64]
 26c:	b	280 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x280>
 270:	mov	x2, sp
 274:	mov	x0, x20
 278:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 27c:	ldr	x8, [x23, #64]
 280:	ldr	x9, [x20]
 284:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 288:	movk	x10, #0xaaab
 28c:	sub	x8, x8, x9
 290:	asr	x8, x8, #4
 294:	mov	w9, #0x86a1                	// #34465
 298:	mul	x8, x8, x10
 29c:	movk	w9, #0x1, lsl #16
 2a0:	cmp	x8, x9
 2a4:	b.cs	3a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x3a0>  // b.hs, b.nlast
 2a8:	ldr	w9, [sp]
 2ac:	sub	x20, x8, #0x1
 2b0:	cmp	w9, #0xb
 2b4:	b.ne	2d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x2d4>  // b.any
 2b8:	ldr	x8, [sp, #32]
 2bc:	cbz	x8, 2d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x2d4>
 2c0:	mov	x9, sp
 2c4:	add	x0, x9, #0x10
 2c8:	mov	w2, #0x3                   	// #3
 2cc:	mov	x1, x0
 2d0:	blr	x8
 2d4:	ldr	x8, [x21, #56]
 2d8:	mov	w9, #0x30                  	// #48
 2dc:	madd	x8, x22, x9, x8
 2e0:	str	x20, [x8, #8]
 2e4:	ldr	x8, [x19]
 2e8:	ldp	x9, x10, [x8, #56]
 2ec:	cmp	x9, x10
 2f0:	b.eq	384 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x384>  // b.none
 2f4:	mov	w11, #0x30                  	// #48
 2f8:	mov	w12, #0x1                   	// #1
 2fc:	mov	w13, #0x86                  	// #134
 300:	b	310 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x310>
 304:	add	x9, x9, #0x30
 308:	cmp	x9, x10
 30c:	b.eq	384 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x384>  // b.none
 310:	ldr	x14, [x9, #8]
 314:	tbnz	x14, #63, 33c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x33c>
 318:	ldr	x15, [x8, #56]
 31c:	mul	x16, x14, x11
 320:	ldr	w16, [x15, x16]
 324:	cmp	w16, #0xa
 328:	b.ne	33c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x33c>  // b.any
 32c:	madd	x14, x14, x11, x15
 330:	ldr	x14, [x14, #8]
 334:	str	x14, [x9, #8]
 338:	tbz	x14, #63, 31c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x31c>
 33c:	ldr	w14, [x9]
 340:	cmp	w14, #0x7
 344:	b.hi	304 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x304>  // b.pmore
 348:	lsl	w14, w12, w14
 34c:	tst	w14, w13
 350:	b.eq	304 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x304>  // b.none
 354:	ldr	x14, [x9, #16]
 358:	tbnz	x14, #63, 304 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x304>
 35c:	ldr	x15, [x8, #56]
 360:	mul	x16, x14, x11
 364:	ldr	w16, [x15, x16]
 368:	cmp	w16, #0xa
 36c:	b.ne	304 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x304>  // b.any
 370:	madd	x14, x14, x11, x15
 374:	ldr	x14, [x14, #8]
 378:	str	x14, [x9, #16]
 37c:	tbz	x14, #63, 35c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x35c>
 380:	b	304 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x304>
 384:	ldp	x20, x19, [sp, #112]
 388:	ldp	x22, x21, [sp, #96]
 38c:	ldp	x24, x23, [sp, #80]
 390:	ldr	x25, [sp, #64]
 394:	ldp	x29, x30, [sp, #48]
 398:	add	sp, sp, #0x80
 39c:	ret
 3a0:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail8_ScannerIcEC2EPKcS3_NSt15regex_constants18syntax_option_typeESt6locale:

0000000000000000 <_ZNSt8__detail8_ScannerIcEC2EPKcS3_NSt15regex_constants18syntax_option_typeESt6locale>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x22, x1
  14:	mov	w1, w3
  18:	mov	x20, x4
  1c:	mov	x21, x2
  20:	mov	x19, x0
  24:	bl	0 <_ZNSt8__detail8_ScannerIcEC2EPKcS3_NSt15regex_constants18syntax_option_typeESt6locale>
  28:	stp	x22, x21, [x19, #176]
  2c:	adrp	x0, 0 <_ZNSt5ctypeIcE2idE>
  30:	ldr	x0, [x0]
  34:	bl	0 <_ZNKSt6locale2id5_M_idEv>
  38:	ldr	x8, [x20]
  3c:	ldr	x9, [x8, #16]
  40:	cmp	x0, x9
  44:	b.cs	fc <_ZNSt8__detail8_ScannerIcEC2EPKcS3_NSt15regex_constants18syntax_option_typeESt6locale+0xfc>  // b.hs, b.nlast
  48:	ldr	x8, [x8, #8]
  4c:	ldr	x8, [x8, x0, lsl #3]
  50:	cbz	x8, fc <_ZNSt8__detail8_ScannerIcEC2EPKcS3_NSt15regex_constants18syntax_option_typeESt6locale+0xfc>
  54:	mov	x9, x19
  58:	adrp	x10, 0 <_ZNSt8__detail8_ScannerIcEC2EPKcS3_NSt15regex_constants18syntax_option_typeESt6locale>
  5c:	adrp	x11, 0 <_ZNSt8__detail8_ScannerIcEC2EPKcS3_NSt15regex_constants18syntax_option_typeESt6locale>
  60:	ldr	x10, [x10]
  64:	ldr	x11, [x11]
  68:	strb	wzr, [x9, #216]!
  6c:	stp	x8, x9, [x9, #-24]
  70:	ldur	w8, [x9, #-76]
  74:	ldp	x12, x13, [x9, #-40]
  78:	stur	xzr, [x9, #-8]
  7c:	tst	w8, #0x10
  80:	csel	x8, x11, x10, eq  // eq = none
  84:	cmp	x12, x13
  88:	stp	x8, xzr, [x9, #16]
  8c:	b.eq	bc <_ZNSt8__detail8_ScannerIcEC2EPKcS3_NSt15regex_constants18syntax_option_typeESt6locale+0xbc>  // b.none
  90:	ldr	w8, [x19, #136]
  94:	cmp	w8, #0x2
  98:	b.eq	e8 <_ZNSt8__detail8_ScannerIcEC2EPKcS3_NSt15regex_constants18syntax_option_typeESt6locale+0xe8>  // b.none
  9c:	cmp	w8, #0x1
  a0:	b.eq	d4 <_ZNSt8__detail8_ScannerIcEC2EPKcS3_NSt15regex_constants18syntax_option_typeESt6locale+0xd4>  // b.none
  a4:	cbnz	w8, c4 <_ZNSt8__detail8_ScannerIcEC2EPKcS3_NSt15regex_constants18syntax_option_typeESt6locale+0xc4>
  a8:	mov	x0, x19
  ac:	ldp	x20, x19, [sp, #32]
  b0:	ldp	x22, x21, [sp, #16]
  b4:	ldp	x29, x30, [sp], #48
  b8:	b	0 <_ZNSt8__detail8_ScannerIcEC2EPKcS3_NSt15regex_constants18syntax_option_typeESt6locale>
  bc:	mov	w8, #0x1b                  	// #27
  c0:	str	w8, [x19, #144]
  c4:	ldp	x20, x19, [sp, #32]
  c8:	ldp	x22, x21, [sp, #16]
  cc:	ldp	x29, x30, [sp], #48
  d0:	ret
  d4:	mov	x0, x19
  d8:	ldp	x20, x19, [sp, #32]
  dc:	ldp	x22, x21, [sp, #16]
  e0:	ldp	x29, x30, [sp], #48
  e4:	b	0 <_ZNSt8__detail8_ScannerIcEC2EPKcS3_NSt15regex_constants18syntax_option_typeESt6locale>
  e8:	mov	x0, x19
  ec:	ldp	x20, x19, [sp, #32]
  f0:	ldp	x22, x21, [sp, #16]
  f4:	ldp	x29, x30, [sp], #48
  f8:	b	0 <_ZNSt8__detail8_ScannerIcEC2EPKcS3_NSt15regex_constants18syntax_option_typeESt6locale>
  fc:	bl	0 <_ZSt16__throw_bad_castv>

Disassembly of section .text._ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv:

0000000000000000 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv>:
   0:	sub	sp, sp, #0xc0
   4:	stp	x29, x30, [sp, #112]
   8:	stp	x26, x25, [sp, #128]
   c:	stp	x24, x23, [sp, #144]
  10:	stp	x22, x21, [sp, #160]
  14:	stp	x20, x19, [sp, #176]
  18:	add	x29, sp, #0x70
  1c:	mov	x9, x0
  20:	ldr	x8, [x9, #8]!
  24:	mov	x19, x0
  28:	ldr	x23, [x9, #32]
  2c:	mov	x24, x9
  30:	add	x10, x23, #0x1
  34:	str	x10, [x9, #32]
  38:	ldr	x10, [x24, #8]!
  3c:	cmp	x8, x10
  40:	b.eq	50 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv+0x50>  // b.none
  44:	str	x23, [x8], #8
  48:	mov	x24, x9
  4c:	b	e4 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv+0xe4>
  50:	ldr	x20, [x19]
  54:	sub	x21, x8, x20
  58:	mov	x8, #0x7ffffffffffffff8    	// #9223372036854775800
  5c:	cmp	x21, x8
  60:	b.eq	228 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv+0x228>  // b.none
  64:	asr	x26, x21, #3
  68:	cmp	x21, #0x0
  6c:	csinc	x8, x26, xzr, ne  // ne = any
  70:	adds	x8, x8, x26
  74:	lsr	x10, x8, #60
  78:	cset	w9, cs  // cs = hs, nlast
  7c:	cmp	x10, #0x0
  80:	cset	w10, ne  // ne = any
  84:	orr	w9, w9, w10
  88:	cmp	w9, #0x0
  8c:	mov	x9, #0xfffffffffffffff     	// #1152921504606846975
  90:	csel	x25, x9, x8, ne  // ne = any
  94:	cbz	x25, a8 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv+0xa8>
  98:	lsl	x0, x25, #3
  9c:	bl	0 <_Znwm>
  a0:	mov	x22, x0
  a4:	b	ac <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv+0xac>
  a8:	mov	x22, xzr
  ac:	add	x26, x22, x26, lsl #3
  b0:	cmp	x21, #0x1
  b4:	str	x23, [x26]
  b8:	b.lt	cc <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv+0xcc>  // b.tstop
  bc:	mov	x0, x22
  c0:	mov	x1, x20
  c4:	mov	x2, x21
  c8:	bl	0 <memmove>
  cc:	add	x21, x26, #0x8
  d0:	cbz	x20, dc <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv+0xdc>
  d4:	mov	x0, x20
  d8:	bl	0 <_ZdlPv>
  dc:	add	x8, x22, x25, lsl #3
  e0:	stp	x22, x21, [x19]
  e4:	str	x8, [x24]
  e8:	mov	w8, #0x8                   	// #8
  ec:	mov	x9, #0xffffffffffffffff    	// #-1
  f0:	str	w8, [sp, #48]
  f4:	stp	x9, x23, [sp, #56]
  f8:	ldp	q2, q0, [sp, #64]
  fc:	ldr	q1, [sp, #48]
 100:	add	x20, x19, #0x38
 104:	stp	q2, q0, [sp, #16]
 108:	str	q1, [sp]
 10c:	ldp	x1, x8, [x19, #64]
 110:	cmp	x1, x8
 114:	b.eq	178 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv+0x178>  // b.none
 118:	ldp	q1, q0, [sp, #16]
 11c:	ldr	q2, [sp]
 120:	stp	q1, q0, [x1, #16]
 124:	str	q2, [x1]
 128:	ldr	w8, [sp]
 12c:	cmp	w8, #0xb
 130:	b.ne	168 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv+0x168>  // b.any
 134:	str	xzr, [x1, #32]
 138:	ldr	q0, [sp, #16]
 13c:	stur	q0, [x29, #-16]
 140:	ldr	q1, [x1, #16]
 144:	str	q1, [sp, #16]
 148:	str	q0, [x1, #16]
 14c:	ldr	x8, [sp, #32]
 150:	str	xzr, [sp, #32]
 154:	ldr	x9, [x1, #40]
 158:	str	x8, [x1, #32]
 15c:	ldr	x8, [sp, #40]
 160:	str	x9, [sp, #40]
 164:	str	x8, [x1, #40]
 168:	ldr	x8, [x19, #64]
 16c:	add	x8, x8, #0x30
 170:	str	x8, [x19, #64]
 174:	b	188 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv+0x188>
 178:	mov	x2, sp
 17c:	mov	x0, x20
 180:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv>
 184:	ldr	x8, [x19, #64]
 188:	ldr	x9, [x20]
 18c:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 190:	movk	x10, #0xaaab
 194:	sub	x8, x8, x9
 198:	asr	x8, x8, #4
 19c:	mov	w9, #0x86a1                	// #34465
 1a0:	mul	x8, x8, x10
 1a4:	movk	w9, #0x1, lsl #16
 1a8:	cmp	x8, x9
 1ac:	b.cs	224 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv+0x224>  // b.hs, b.nlast
 1b0:	ldr	w9, [sp]
 1b4:	sub	x19, x8, #0x1
 1b8:	cmp	w9, #0xb
 1bc:	b.ne	1dc <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv+0x1dc>  // b.any
 1c0:	ldr	x8, [sp, #32]
 1c4:	cbz	x8, 1dc <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv+0x1dc>
 1c8:	mov	x9, sp
 1cc:	add	x0, x9, #0x10
 1d0:	mov	w2, #0x3                   	// #3
 1d4:	mov	x1, x0
 1d8:	blr	x8
 1dc:	ldr	w8, [sp, #48]
 1e0:	cmp	w8, #0xb
 1e4:	b.ne	204 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv+0x204>  // b.any
 1e8:	ldr	x8, [sp, #80]
 1ec:	cbz	x8, 204 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv+0x204>
 1f0:	add	x9, sp, #0x30
 1f4:	add	x0, x9, #0x10
 1f8:	mov	w2, #0x3                   	// #3
 1fc:	mov	x1, x0
 200:	blr	x8
 204:	mov	x0, x19
 208:	ldp	x20, x19, [sp, #176]
 20c:	ldp	x22, x21, [sp, #160]
 210:	ldp	x24, x23, [sp, #144]
 214:	ldp	x26, x25, [sp, #128]
 218:	ldp	x29, x30, [sp, #112]
 21c:	add	sp, sp, #0xc0
 220:	ret
 224:	bl	0 <abort>
 228:	adrp	x0, 0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv>
 22c:	add	x0, x0, #0x0
 230:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>:
   0:	sub	sp, sp, #0xc0
   4:	stp	x29, x30, [sp, #96]
   8:	stp	x28, x27, [sp, #112]
   c:	stp	x26, x25, [sp, #128]
  10:	stp	x24, x23, [sp, #144]
  14:	stp	x22, x21, [sp, #160]
  18:	stp	x20, x19, [sp, #176]
  1c:	add	x29, sp, #0x60
  20:	mov	x19, x0
  24:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
  28:	ldr	w8, [x19, #152]
  2c:	cmp	w8, #0x13
  30:	b.ne	284 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x284>  // b.any
  34:	add	x8, x19, #0x8
  38:	str	x8, [sp, #24]
  3c:	add	x8, x19, #0xd0
  40:	str	x8, [sp, #40]
  44:	add	x8, x19, #0x110
  48:	str	x8, [sp, #32]
  4c:	add	x8, sp, #0x30
  50:	add	x9, x19, #0x130
  54:	add	x8, x8, #0x10
  58:	mov	w23, #0x30                  	// #48
  5c:	stp	x8, x9, [sp, #8]
  60:	b	7c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x7c>
  64:	ldr	x0, [sp, #16]
  68:	add	x1, sp, #0x30
  6c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
  70:	ldr	w8, [x19, #152]
  74:	cmp	w8, #0x13
  78:	b.ne	284 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x284>  // b.any
  7c:	ldp	x0, x1, [sp, #32]
  80:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  84:	ldp	x8, x9, [x19, #184]
  88:	cmp	x8, x9
  8c:	b.eq	b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0xb4>  // b.none
  90:	ldr	w8, [x19, #144]
  94:	cmp	w8, #0x2
  98:	b.eq	cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0xcc>  // b.none
  9c:	cmp	w8, #0x1
  a0:	b.eq	c0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0xc0>  // b.none
  a4:	cbnz	w8, d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0xd4>
  a8:	ldr	x0, [sp, #24]
  ac:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
  b0:	b	d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0xd4>
  b4:	mov	w8, #0x1b                  	// #27
  b8:	str	w8, [x19, #152]
  bc:	b	d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0xd4>
  c0:	ldr	x0, [sp, #24]
  c4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
  c8:	b	d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0xd4>
  cc:	ldr	x0, [sp, #24]
  d0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
  d4:	ldp	x0, x8, [x19, #352]
  d8:	cmp	x0, x8
  dc:	b.eq	ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0xec>  // b.none
  e0:	ldr	x20, [x0, #-24]!
  e4:	ldp	x25, x28, [x0, #8]
  e8:	b	11c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x11c>
  ec:	ldr	x8, [x19, #376]
  f0:	ldur	x8, [x8, #-8]
  f4:	ldp	x20, x25, [x8, #480]
  f8:	ldr	x28, [x8, #496]
  fc:	bl	0 <_ZdlPv>
 100:	ldr	x8, [x19, #376]
 104:	sub	x9, x8, #0x8
 108:	str	x9, [x19, #376]
 10c:	ldur	x8, [x8, #-8]
 110:	add	x9, x8, #0x1f8
 114:	add	x0, x8, #0x1e0
 118:	stp	x8, x9, [x19, #360]
 11c:	str	x0, [x19, #352]
 120:	mov	x0, x19
 124:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
 128:	ldp	x0, x8, [x19, #352]
 12c:	cmp	x0, x8
 130:	b.eq	140 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x140>  // b.none
 134:	ldr	x24, [x0, #-24]!
 138:	ldp	x26, x21, [x0, #8]
 13c:	b	170 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x170>
 140:	ldr	x8, [x19, #376]
 144:	ldur	x8, [x8, #-8]
 148:	ldp	x24, x26, [x8, #480]
 14c:	ldr	x21, [x8, #496]
 150:	bl	0 <_ZdlPv>
 154:	ldr	x8, [x19, #376]
 158:	sub	x9, x8, #0x8
 15c:	str	x9, [x19, #376]
 160:	ldur	x8, [x8, #-8]
 164:	add	x9, x8, #0x1f8
 168:	add	x0, x8, #0x1e0
 16c:	stp	x8, x9, [x19, #360]
 170:	ldr	x22, [x19, #256]
 174:	mov	w8, #0xa                   	// #10
 178:	str	x0, [x19, #352]
 17c:	str	w8, [sp, #48]
 180:	mov	x8, #0xffffffffffffffff    	// #-1
 184:	str	x8, [sp, #56]
 188:	ldp	x1, x8, [x22, #64]
 18c:	add	x27, x22, #0x38
 190:	cmp	x1, x8
 194:	b.eq	1b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x1b8>  // b.none
 198:	ldp	q1, q0, [sp, #64]
 19c:	ldr	q2, [sp, #48]
 1a0:	stp	q1, q0, [x1, #16]
 1a4:	str	q2, [x1]
 1a8:	ldr	x8, [x22, #64]
 1ac:	add	x8, x8, #0x30
 1b0:	str	x8, [x22, #64]
 1b4:	b	1c8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x1c8>
 1b8:	add	x2, sp, #0x30
 1bc:	mov	x0, x27
 1c0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
 1c4:	ldr	x8, [x22, #64]
 1c8:	ldr	x9, [x27]
 1cc:	sub	x8, x8, x9
 1d0:	mov	x9, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 1d4:	asr	x8, x8, #4
 1d8:	movk	x9, #0xaaab
 1dc:	mul	x8, x8, x9
 1e0:	mov	w9, #0x86a1                	// #34465
 1e4:	movk	w9, #0x1, lsl #16
 1e8:	cmp	x8, x9
 1ec:	b.cs	2a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x2a4>  // b.hs, b.nlast
 1f0:	ldr	w9, [sp, #48]
 1f4:	sub	x22, x8, #0x1
 1f8:	cmp	w9, #0xb
 1fc:	b.ne	218 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x218>  // b.any
 200:	ldr	x8, [sp, #80]
 204:	cbz	x8, 218 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x218>
 208:	ldr	x0, [sp, #8]
 20c:	mov	w2, #0x3                   	// #3
 210:	mov	x1, x0
 214:	blr	x8
 218:	ldr	x8, [x20, #56]
 21c:	mov	x1, x26
 220:	mov	x2, x25
 224:	mov	w3, wzr
 228:	madd	x8, x28, x23, x8
 22c:	str	x22, [x8, #8]
 230:	ldr	x8, [x24, #56]
 234:	madd	x8, x21, x23, x8
 238:	str	x22, [x8, #8]
 23c:	ldr	x27, [x19, #256]
 240:	mov	x0, x27
 244:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
 248:	stp	x27, x0, [sp, #48]
 24c:	str	x22, [sp, #64]
 250:	ldr	x9, [x19, #368]
 254:	ldr	x8, [x19, #352]
 258:	sub	x9, x9, #0x18
 25c:	cmp	x8, x9
 260:	b.eq	64 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x64>  // b.none
 264:	ldr	x9, [sp, #64]
 268:	ldr	q0, [sp, #48]
 26c:	str	x9, [x8, #16]
 270:	str	q0, [x8]
 274:	ldr	x8, [x19, #352]
 278:	add	x8, x8, #0x18
 27c:	str	x8, [x19, #352]
 280:	b	70 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x70>
 284:	ldp	x20, x19, [sp, #176]
 288:	ldp	x22, x21, [sp, #160]
 28c:	ldp	x24, x23, [sp, #144]
 290:	ldp	x26, x25, [sp, #128]
 294:	ldp	x28, x27, [sp, #112]
 298:	ldp	x29, x30, [sp, #96]
 29c:	add	sp, sp, #0xc0
 2a0:	ret
 2a4:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE21_M_insert_subexpr_endEv:

0000000000000000 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE21_M_insert_subexpr_endEv>:
   0:	sub	sp, sp, #0x90
   4:	stp	x29, x30, [sp, #112]
   8:	stp	x20, x19, [sp, #128]
   c:	add	x29, sp, #0x70
  10:	mov	w8, #0x9                   	// #9
  14:	mov	x9, #0xffffffffffffffff    	// #-1
  18:	str	w8, [sp, #48]
  1c:	str	x9, [sp, #56]
  20:	ldr	x8, [x0, #8]
  24:	mov	x19, x0
  28:	add	x20, x0, #0x38
  2c:	ldr	x9, [x8, #-8]!
  30:	str	x9, [sp, #64]
  34:	str	x8, [x0, #8]
  38:	ldp	q0, q1, [sp, #48]
  3c:	ldr	q2, [sp, #80]
  40:	stp	q0, q1, [sp]
  44:	str	q2, [sp, #32]
  48:	ldp	x1, x8, [x0, #64]
  4c:	cmp	x1, x8
  50:	b.eq	b4 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE21_M_insert_subexpr_endEv+0xb4>  // b.none
  54:	ldp	q1, q0, [sp, #16]
  58:	ldr	q2, [sp]
  5c:	stp	q1, q0, [x1, #16]
  60:	str	q2, [x1]
  64:	ldr	w8, [sp]
  68:	cmp	w8, #0xb
  6c:	b.ne	a4 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE21_M_insert_subexpr_endEv+0xa4>  // b.any
  70:	str	xzr, [x1, #32]
  74:	ldr	q0, [sp, #16]
  78:	stur	q0, [x29, #-16]
  7c:	ldr	q1, [x1, #16]
  80:	str	q1, [sp, #16]
  84:	str	q0, [x1, #16]
  88:	ldr	x8, [sp, #32]
  8c:	str	xzr, [sp, #32]
  90:	ldr	x9, [x1, #40]
  94:	str	x8, [x1, #32]
  98:	ldr	x8, [sp, #40]
  9c:	str	x9, [sp, #40]
  a0:	str	x8, [x1, #40]
  a4:	ldr	x8, [x19, #64]
  a8:	add	x8, x8, #0x30
  ac:	str	x8, [x19, #64]
  b0:	b	c4 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE21_M_insert_subexpr_endEv+0xc4>
  b4:	mov	x2, sp
  b8:	mov	x0, x20
  bc:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE21_M_insert_subexpr_endEv>
  c0:	ldr	x8, [x19, #64]
  c4:	ldr	x9, [x20]
  c8:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  cc:	movk	x10, #0xaaab
  d0:	sub	x8, x8, x9
  d4:	asr	x8, x8, #4
  d8:	mov	w9, #0x86a1                	// #34465
  dc:	mul	x8, x8, x10
  e0:	movk	w9, #0x1, lsl #16
  e4:	cmp	x8, x9
  e8:	b.cs	154 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE21_M_insert_subexpr_endEv+0x154>  // b.hs, b.nlast
  ec:	ldr	w9, [sp]
  f0:	sub	x19, x8, #0x1
  f4:	cmp	w9, #0xb
  f8:	b.ne	118 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE21_M_insert_subexpr_endEv+0x118>  // b.any
  fc:	ldr	x8, [sp, #32]
 100:	cbz	x8, 118 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE21_M_insert_subexpr_endEv+0x118>
 104:	mov	x9, sp
 108:	add	x0, x9, #0x10
 10c:	mov	w2, #0x3                   	// #3
 110:	mov	x1, x0
 114:	blr	x8
 118:	ldr	w8, [sp, #48]
 11c:	cmp	w8, #0xb
 120:	b.ne	140 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE21_M_insert_subexpr_endEv+0x140>  // b.any
 124:	ldr	x8, [sp, #80]
 128:	cbz	x8, 140 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE21_M_insert_subexpr_endEv+0x140>
 12c:	add	x9, sp, #0x30
 130:	add	x0, x9, #0x10
 134:	mov	w2, #0x3                   	// #3
 138:	mov	x1, x0
 13c:	blr	x8
 140:	mov	x0, x19
 144:	ldp	x20, x19, [sp, #128]
 148:	ldp	x29, x30, [sp, #112]
 14c:	add	sp, sp, #0x90
 150:	ret
 154:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail12_ScannerBaseC2ENSt15regex_constants18syntax_option_typeE:

0000000000000000 <_ZNSt8__detail12_ScannerBaseC2ENSt15regex_constants18syntax_option_typeE>:
   0:	mov	w9, #0x16                  	// #22
   4:	mov	w10, #0x24                  	// #36
   8:	str	w9, [x0, #4]
   c:	mov	w9, #0x2a                  	// #42
  10:	strb	w10, [x0, #8]
  14:	mov	w10, #0x14                  	// #20
  18:	strb	w9, [x0, #24]
  1c:	mov	w9, #0x3f                  	// #63
  20:	str	w10, [x0, #28]
  24:	mov	w10, #0x12                  	// #18
  28:	strb	w9, [x0, #40]
  2c:	mov	w9, #0xa                   	// #10
  30:	str	w10, [x0, #44]
  34:	adrp	x10, 0 <_ZNSt8__detail12_ScannerBaseC2ENSt15regex_constants18syntax_option_typeE>
  38:	strb	w9, [x0, #56]
  3c:	adrp	x9, 0 <_ZNSt8__detail12_ScannerBaseC2ENSt15regex_constants18syntax_option_typeE>
  40:	mov	w8, #0x5e                  	// #94
  44:	mov	w11, #0x17                  	// #23
  48:	ldr	q0, [x10]
  4c:	ldr	q1, [x9]
  50:	strb	w8, [x0]
  54:	mov	w8, #0x2e                  	// #46
  58:	str	w11, [x0, #12]
  5c:	mov	w11, #0x2b                  	// #43
  60:	strb	w8, [x0, #16]
  64:	mov	w8, #0x15                  	// #21
  68:	strb	w11, [x0, #32]
  6c:	mov	w11, #0x7c                  	// #124
  70:	mov	w10, #0x974                 	// #2420
  74:	str	w8, [x0, #36]
  78:	mov	w8, #0x13                  	// #19
  7c:	strb	w11, [x0, #48]
  80:	mov	x11, x0
  84:	mov	x9, x0
  88:	movk	w10, #0xb76, lsl #16
  8c:	str	wzr, [x0, #20]
  90:	strb	wzr, [x0, #64]
  94:	str	w8, [x0, #52]
  98:	str	w8, [x0, #60]
  9c:	str	w8, [x0, #68]
  a0:	str	q0, [x11, #72]!
  a4:	adrp	x8, 0 <_ZNSt8__detail12_ScannerBaseC2ENSt15regex_constants18syntax_option_typeE>
  a8:	str	q1, [x9, #88]!
  ac:	str	w10, [x0, #104]
  b0:	adrp	x10, 0 <_ZNSt8__detail12_ScannerBaseC2ENSt15regex_constants18syntax_option_typeE>
  b4:	add	x8, x8, #0x0
  b8:	add	x10, x10, #0x0
  bc:	stp	x8, x10, [x0, #112]
  c0:	adrp	x10, 0 <_ZNSt8__detail12_ScannerBaseC2ENSt15regex_constants18syntax_option_typeE>
  c4:	tst	w1, #0x10
  c8:	add	x10, x10, #0x0
  cc:	csel	x9, x11, x9, ne  // ne = any
  d0:	strh	wzr, [x0, #108]
  d4:	str	x10, [x0, #128]
  d8:	stp	wzr, w1, [x0, #136]
  dc:	str	x9, [x0, #152]
  e0:	tbnz	w1, #4, 110 <_ZNSt8__detail12_ScannerBaseC2ENSt15regex_constants18syntax_option_typeE+0x110>
  e4:	tbnz	w1, #5, 108 <_ZNSt8__detail12_ScannerBaseC2ENSt15regex_constants18syntax_option_typeE+0x108>
  e8:	adrp	x8, 0 <_ZNSt8__detail12_ScannerBaseC2ENSt15regex_constants18syntax_option_typeE>
  ec:	add	x8, x8, #0x0
  f0:	tbnz	w1, #6, 110 <_ZNSt8__detail12_ScannerBaseC2ENSt15regex_constants18syntax_option_typeE+0x110>
  f4:	tbnz	w1, #8, 11c <_ZNSt8__detail12_ScannerBaseC2ENSt15regex_constants18syntax_option_typeE+0x11c>
  f8:	tbnz	w1, #9, 128 <_ZNSt8__detail12_ScannerBaseC2ENSt15regex_constants18syntax_option_typeE+0x128>
  fc:	tst	w1, #0x80
 100:	csel	x8, xzr, x8, eq  // eq = none
 104:	b	110 <_ZNSt8__detail12_ScannerBaseC2ENSt15regex_constants18syntax_option_typeE+0x110>
 108:	adrp	x8, 0 <_ZNSt8__detail12_ScannerBaseC2ENSt15regex_constants18syntax_option_typeE>
 10c:	add	x8, x8, #0x0
 110:	str	x8, [x0, #160]
 114:	strb	wzr, [x0, #168]
 118:	ret
 11c:	adrp	x8, 0 <_ZNSt8__detail12_ScannerBaseC2ENSt15regex_constants18syntax_option_typeE>
 120:	add	x8, x8, #0x0
 124:	b	110 <_ZNSt8__detail12_ScannerBaseC2ENSt15regex_constants18syntax_option_typeE+0x110>
 128:	adrp	x8, 0 <_ZNSt8__detail12_ScannerBaseC2ENSt15regex_constants18syntax_option_typeE>
 12c:	add	x8, x8, #0x0
 130:	b	110 <_ZNSt8__detail12_ScannerBaseC2ENSt15regex_constants18syntax_option_typeE+0x110>

Disassembly of section .text._ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv:

0000000000000000 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	ldp	x8, x9, [x0, #176]
  1c:	cmp	x8, x9
  20:	b.eq	348 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x348>  // b.none
  24:	add	x9, x8, #0x1
  28:	str	x9, [x0, #176]
  2c:	ldrb	w20, [x8]
  30:	ldr	x8, [x0, #192]
  34:	mov	x19, x0
  38:	add	x21, x8, x20
  3c:	ldrb	w0, [x21, #313]
  40:	cbnz	w0, 74 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x74>
  44:	ldr	x9, [x8]
  48:	mov	x0, x8
  4c:	mov	w1, w20
  50:	mov	w2, wzr
  54:	ldr	x9, [x9, #64]
  58:	blr	x9
  5c:	tst	w0, #0xff
  60:	b.eq	70 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x70>  // b.none
  64:	add	x8, x21, #0x139
  68:	strb	w0, [x8]
  6c:	b	74 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x74>
  70:	mov	w0, wzr
  74:	ldr	x8, [x19, #152]
  78:	ldrb	w9, [x8]
  7c:	cbz	w9, 98 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x98>
  80:	add	x8, x8, #0x2
  84:	and	w9, w9, #0xff
  88:	cmp	w9, w0, uxtb
  8c:	b.eq	dc <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0xdc>  // b.none
  90:	ldrb	w9, [x8], #2
  94:	cbnz	w9, 84 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x84>
  98:	sub	w8, w20, #0x42
  9c:	cmp	w8, #0x36
  a0:	b.hi	248 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x248>  // b.pmore
  a4:	adrp	x9, 0 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv>
  a8:	add	x9, x9, #0x0
  ac:	adr	x10, bc <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0xbc>
  b0:	ldrb	w11, [x9, x8]
  b4:	add	x10, x10, x11, lsl #2
  b8:	br	x10
  bc:	ldr	x2, [x19, #208]
  c0:	mov	w8, #0xe                   	// #14
  c4:	add	x0, x19, #0xc8
  c8:	mov	w3, #0x1                   	// #1
  cc:	str	w8, [x19, #144]
  d0:	mov	x1, xzr
  d4:	mov	w4, w20
  d8:	b	208 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x208>
  dc:	cmp	w20, #0x62
  e0:	b.ne	f0 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0xf0>  // b.any
  e4:	ldr	w9, [x19, #136]
  e8:	cmp	w9, #0x2
  ec:	b.ne	10c <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x10c>  // b.any
  f0:	mov	w9, #0x1                   	// #1
  f4:	str	w9, [x19, #144]
  f8:	ldr	x2, [x19, #208]
  fc:	ldurb	w4, [x8, #-1]
 100:	add	x0, x19, #0xc8
 104:	mov	w3, #0x1                   	// #1
 108:	b	204 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x204>
 10c:	ldr	x2, [x19, #208]
 110:	mov	w8, #0x18                  	// #24
 114:	add	x0, x19, #0xc8
 118:	mov	w3, #0x1                   	// #1
 11c:	mov	w4, #0x70                  	// #112
 120:	b	200 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x200>
 124:	mov	x21, x19
 128:	ldr	x8, [x21, #200]!
 12c:	cmp	w20, #0x78
 130:	mov	w9, #0x4                   	// #4
 134:	mov	w10, #0x2                   	// #2
 138:	mov	w22, wzr
 13c:	csel	w23, w10, w9, eq  // eq = none
 140:	add	x24, x21, #0x10
 144:	str	xzr, [x21, #8]
 148:	strb	wzr, [x8]
 14c:	b	188 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x188>
 150:	mov	w4, #0x1                   	// #1
 154:	mov	x0, x21
 158:	mov	x1, x20
 15c:	mov	x2, xzr
 160:	mov	x3, xzr
 164:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEmmPKcm>
 168:	ldr	x8, [x21]
 16c:	strb	w26, [x8, x20]
 170:	ldr	x8, [x19, #200]
 174:	add	w22, w22, #0x1
 178:	cmp	w22, w23
 17c:	str	x25, [x19, #208]
 180:	strb	wzr, [x8, x25]
 184:	b.cs	1e4 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x1e4>  // b.hs, b.nlast
 188:	ldp	x9, x8, [x19, #176]
 18c:	cmp	x9, x8
 190:	b.eq	348 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x348>  // b.none
 194:	ldr	x8, [x19, #192]
 198:	ldrb	w10, [x9]
 19c:	ldr	x8, [x8, #48]
 1a0:	ldrh	w8, [x8, x10, lsl #1]
 1a4:	tbz	w8, #12, 348 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x348>
 1a8:	add	x10, x9, #0x1
 1ac:	ldp	x8, x20, [x19, #200]
 1b0:	str	x10, [x19, #176]
 1b4:	ldrb	w26, [x9]
 1b8:	cmp	x8, x24
 1bc:	add	x25, x20, #0x1
 1c0:	b.eq	1d4 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x1d4>  // b.none
 1c4:	ldr	x9, [x19, #216]
 1c8:	cmp	x25, x9
 1cc:	b.ls	16c <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x16c>  // b.plast
 1d0:	b	150 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x150>
 1d4:	mov	w9, #0xf                   	// #15
 1d8:	cmp	x25, x9
 1dc:	b.ls	16c <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x16c>  // b.plast
 1e0:	b	150 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x150>
 1e4:	mov	w8, #0x3                   	// #3
 1e8:	b	32c <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x32c>
 1ec:	ldr	x2, [x19, #208]
 1f0:	mov	w8, #0x18                  	// #24
 1f4:	add	x0, x19, #0xc8
 1f8:	mov	w3, #0x1                   	// #1
 1fc:	mov	w4, #0x6e                  	// #110
 200:	str	w8, [x19, #144]
 204:	mov	x1, xzr
 208:	ldp	x20, x19, [sp, #64]
 20c:	ldp	x22, x21, [sp, #48]
 210:	ldp	x24, x23, [sp, #32]
 214:	ldp	x26, x25, [sp, #16]
 218:	ldp	x29, x30, [sp], #80
 21c:	b	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
 220:	ldp	x8, x9, [x19, #176]
 224:	cmp	x8, x9
 228:	b.eq	348 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x348>  // b.none
 22c:	mov	w9, #0x1                   	// #1
 230:	add	x10, x8, #0x1
 234:	str	w9, [x19, #144]
 238:	str	x10, [x19, #176]
 23c:	ldr	x2, [x19, #208]
 240:	ldrb	w4, [x8]
 244:	b	100 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x100>
 248:	ldr	x8, [x19, #192]
 24c:	ldr	x8, [x8, #48]
 250:	ldrh	w8, [x8, x20, lsl #1]
 254:	tbnz	w8, #11, 270 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x270>
 258:	ldr	x2, [x19, #208]
 25c:	mov	w8, #0x1                   	// #1
 260:	add	x0, x19, #0xc8
 264:	mov	w3, #0x1                   	// #1
 268:	str	w8, [x19, #144]
 26c:	b	d0 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0xd0>
 270:	ldr	x2, [x19, #208]
 274:	add	x21, x19, #0xc8
 278:	mov	w3, #0x1                   	// #1
 27c:	mov	x0, x21
 280:	mov	x1, xzr
 284:	mov	w4, w20
 288:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
 28c:	ldp	x8, x9, [x19, #176]
 290:	cmp	x8, x9
 294:	b.eq	328 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x328>  // b.none
 298:	add	x22, x19, #0xd8
 29c:	b	2d8 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x2d8>
 2a0:	mov	w4, #0x1                   	// #1
 2a4:	mov	x0, x21
 2a8:	mov	x1, x20
 2ac:	mov	x2, xzr
 2b0:	mov	x3, xzr
 2b4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEmmPKcm>
 2b8:	ldr	x9, [x21]
 2bc:	strb	w24, [x9, x20]
 2c0:	ldr	x8, [x19, #200]
 2c4:	str	x23, [x19, #208]
 2c8:	strb	wzr, [x8, x23]
 2cc:	ldp	x8, x9, [x19, #176]
 2d0:	cmp	x8, x9
 2d4:	b.eq	328 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x328>  // b.none
 2d8:	ldr	x9, [x19, #192]
 2dc:	ldrb	w10, [x8]
 2e0:	ldr	x9, [x9, #48]
 2e4:	ldrh	w9, [x9, x10, lsl #1]
 2e8:	tbz	w9, #11, 328 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x328>
 2ec:	add	x10, x8, #0x1
 2f0:	ldp	x9, x20, [x19, #200]
 2f4:	str	x10, [x19, #176]
 2f8:	ldrb	w24, [x8]
 2fc:	cmp	x9, x22
 300:	add	x23, x20, #0x1
 304:	b.eq	318 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x318>  // b.none
 308:	ldr	x8, [x19, #216]
 30c:	cmp	x23, x8
 310:	b.ls	2bc <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x2bc>  // b.plast
 314:	b	2a0 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x2a0>
 318:	mov	w8, #0xf                   	// #15
 31c:	cmp	x23, x8
 320:	b.ls	2bc <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x2bc>  // b.plast
 324:	b	2a0 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x2a0>
 328:	mov	w8, #0x4                   	// #4
 32c:	str	w8, [x19, #144]
 330:	ldp	x20, x19, [sp, #64]
 334:	ldp	x22, x21, [sp, #48]
 338:	ldp	x24, x23, [sp, #32]
 33c:	ldp	x26, x25, [sp, #16]
 340:	ldp	x29, x30, [sp], #80
 344:	ret
 348:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv:

0000000000000000 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldp	x8, x9, [x0, #176]
  14:	cmp	x8, x9
  18:	b.eq	104 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x104>  // b.none
  1c:	ldrb	w20, [x8]
  20:	ldr	x8, [x0, #192]
  24:	mov	x19, x0
  28:	ldr	x21, [x19, #160]
  2c:	add	x22, x8, x20
  30:	ldrb	w0, [x22, #313]
  34:	cbnz	w0, 68 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x68>
  38:	ldr	x9, [x8]
  3c:	mov	x0, x8
  40:	mov	w1, w20
  44:	mov	w2, wzr
  48:	ldr	x9, [x9, #64]
  4c:	blr	x9
  50:	tst	w0, #0xff
  54:	b.eq	64 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x64>  // b.none
  58:	add	x8, x22, #0x139
  5c:	strb	w0, [x8]
  60:	b	68 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x68>
  64:	mov	w0, wzr
  68:	and	w1, w0, #0xff
  6c:	mov	x0, x21
  70:	bl	0 <strchr>
  74:	cbz	x0, 88 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x88>
  78:	ldrb	w8, [x0]
  7c:	cbz	w8, 88 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x88>
  80:	mov	w8, #0x1                   	// #1
  84:	b	b8 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0xb8>
  88:	ldr	w8, [x19, #140]
  8c:	tbnz	w8, #7, f0 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0xf0>
  90:	mov	w9, #0x120                 	// #288
  94:	tst	w8, w9
  98:	b.eq	104 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x104>  // b.none
  9c:	cmp	w20, #0x30
  a0:	b.eq	104 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x104>  // b.none
  a4:	ldr	x8, [x19, #192]
  a8:	ldr	x8, [x8, #48]
  ac:	ldrh	w8, [x8, x20, lsl #1]
  b0:	tbz	w8, #11, 104 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x104>
  b4:	mov	w8, #0x4                   	// #4
  b8:	ldr	x2, [x19, #208]
  bc:	add	x0, x19, #0xc8
  c0:	mov	w3, #0x1                   	// #1
  c4:	mov	x1, xzr
  c8:	mov	w4, w20
  cc:	str	w8, [x19, #144]
  d0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
  d4:	ldr	x8, [x19, #176]
  d8:	add	x8, x8, #0x1
  dc:	str	x8, [x19, #176]
  e0:	ldp	x20, x19, [sp, #32]
  e4:	ldp	x22, x21, [sp, #16]
  e8:	ldp	x29, x30, [sp], #48
  ec:	ret
  f0:	mov	x0, x19
  f4:	ldp	x20, x19, [sp, #32]
  f8:	ldp	x22, x21, [sp, #16]
  fc:	ldp	x29, x30, [sp], #48
 100:	b	0 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv>
 104:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv:

0000000000000000 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	ldr	x8, [x0, #176]
  18:	mov	x19, x0
  1c:	add	x9, x8, #0x1
  20:	str	x9, [x0, #176]
  24:	ldrb	w21, [x8]
  28:	ldr	x8, [x0, #192]
  2c:	add	x20, x8, x21
  30:	ldrb	w0, [x20, #313]
  34:	cbnz	w0, 68 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x68>
  38:	ldr	x9, [x8]
  3c:	mov	x0, x8
  40:	mov	w1, w21
  44:	mov	w2, wzr
  48:	ldr	x9, [x9, #64]
  4c:	blr	x9
  50:	tst	w0, #0xff
  54:	b.eq	64 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x64>  // b.none
  58:	add	x8, x20, #0x139
  5c:	strb	w0, [x8]
  60:	b	68 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x68>
  64:	mov	w0, wzr
  68:	ldr	x8, [x19, #152]
  6c:	ldrb	w9, [x8]
  70:	cbz	w9, 8c <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x8c>
  74:	add	x8, x8, #0x2
  78:	and	w9, w9, #0xff
  7c:	cmp	w9, w0, uxtb
  80:	b.eq	1e4 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x1e4>  // b.none
  84:	ldrb	w9, [x8], #2
  88:	cbnz	w9, 78 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x78>
  8c:	and	w8, w21, #0xfe
  90:	cmp	w8, #0x38
  94:	b.eq	234 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x234>  // b.none
  98:	ldr	x8, [x19, #192]
  9c:	ldr	x8, [x8, #48]
  a0:	ldrh	w8, [x8, x21, lsl #1]
  a4:	tbz	w8, #11, 234 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x234>
  a8:	ldr	x2, [x19, #208]
  ac:	add	x20, x19, #0xc8
  b0:	mov	w3, #0x1                   	// #1
  b4:	mov	x0, x20
  b8:	mov	x1, xzr
  bc:	mov	w4, w21
  c0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
  c4:	ldp	x8, x9, [x19, #176]
  c8:	cmp	x8, x9
  cc:	b.eq	1c8 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x1c8>  // b.none
  d0:	ldrb	w9, [x8]
  d4:	and	w10, w9, #0xfe
  d8:	cmp	w10, #0x38
  dc:	b.eq	1c8 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x1c8>  // b.none
  e0:	ldr	x10, [x19, #192]
  e4:	ldr	x10, [x10, #48]
  e8:	ldrh	w9, [x10, x9, lsl #1]
  ec:	tbz	w9, #11, 1c8 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x1c8>
  f0:	add	x10, x8, #0x1
  f4:	ldp	x9, x21, [x19, #200]
  f8:	str	x10, [x19, #176]
  fc:	ldrb	w24, [x8]
 100:	add	x22, x19, #0xd8
 104:	cmp	x9, x22
 108:	add	x23, x21, #0x1
 10c:	b.eq	214 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x214>  // b.none
 110:	ldr	x8, [x19, #216]
 114:	cmp	x23, x8
 118:	b.ls	138 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x138>  // b.plast
 11c:	mov	w4, #0x1                   	// #1
 120:	mov	x0, x20
 124:	mov	x1, x21
 128:	mov	x2, xzr
 12c:	mov	x3, xzr
 130:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEmmPKcm>
 134:	ldr	x9, [x20]
 138:	strb	w24, [x9, x21]
 13c:	ldr	x8, [x19, #200]
 140:	str	x23, [x19, #208]
 144:	strb	wzr, [x8, x23]
 148:	ldp	x8, x9, [x19, #176]
 14c:	cmp	x8, x9
 150:	b.eq	1c8 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x1c8>  // b.none
 154:	ldrb	w9, [x8]
 158:	and	w10, w9, #0xfe
 15c:	cmp	w10, #0x38
 160:	b.eq	1c8 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x1c8>  // b.none
 164:	ldr	x10, [x19, #192]
 168:	ldr	x10, [x10, #48]
 16c:	ldrh	w9, [x10, x9, lsl #1]
 170:	tbz	w9, #11, 1c8 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x1c8>
 174:	add	x10, x8, #0x1
 178:	ldp	x9, x21, [x19, #200]
 17c:	str	x10, [x19, #176]
 180:	ldrb	w23, [x8]
 184:	cmp	x9, x22
 188:	add	x22, x21, #0x1
 18c:	b.eq	224 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x224>  // b.none
 190:	ldr	x8, [x19, #216]
 194:	cmp	x22, x8
 198:	b.ls	1b8 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x1b8>  // b.plast
 19c:	mov	w4, #0x1                   	// #1
 1a0:	mov	x0, x20
 1a4:	mov	x1, x21
 1a8:	mov	x2, xzr
 1ac:	mov	x3, xzr
 1b0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEmmPKcm>
 1b4:	ldr	x9, [x20]
 1b8:	strb	w23, [x9, x21]
 1bc:	ldr	x8, [x19, #200]
 1c0:	str	x22, [x19, #208]
 1c4:	strb	wzr, [x8, x22]
 1c8:	mov	w8, #0x2                   	// #2
 1cc:	str	w8, [x19, #144]
 1d0:	ldp	x20, x19, [sp, #48]
 1d4:	ldp	x22, x21, [sp, #32]
 1d8:	ldp	x24, x23, [sp, #16]
 1dc:	ldp	x29, x30, [sp], #64
 1e0:	ret
 1e4:	mov	w9, #0x1                   	// #1
 1e8:	str	w9, [x19, #144]
 1ec:	ldr	x2, [x19, #208]
 1f0:	ldurb	w4, [x8, #-1]
 1f4:	add	x0, x19, #0xc8
 1f8:	ldp	x20, x19, [sp, #48]
 1fc:	ldp	x22, x21, [sp, #32]
 200:	ldp	x24, x23, [sp, #16]
 204:	mov	w3, #0x1                   	// #1
 208:	mov	x1, xzr
 20c:	ldp	x29, x30, [sp], #64
 210:	b	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
 214:	mov	w8, #0xf                   	// #15
 218:	cmp	x23, x8
 21c:	b.hi	11c <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x11c>  // b.pmore
 220:	b	138 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x138>
 224:	mov	w8, #0xf                   	// #15
 228:	cmp	x22, x8
 22c:	b.hi	19c <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x19c>  // b.pmore
 230:	b	1b8 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x1b8>
 234:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail8_ScannerIcE14_M_scan_normalEv:

0000000000000000 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	ldr	x8, [x0, #176]
  18:	mov	x19, x0
  1c:	add	x9, x8, #0x1
  20:	str	x9, [x0, #176]
  24:	ldrb	w20, [x8]
  28:	ldr	x0, [x0, #192]
  2c:	ldr	x21, [x19, #160]
  30:	add	x22, x0, x20
  34:	ldrb	w23, [x22, #313]
  38:	cbnz	w23, 6c <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x6c>
  3c:	ldr	x8, [x0]
  40:	mov	w2, #0x20                  	// #32
  44:	mov	w1, w20
  48:	mov	w23, #0x20                  	// #32
  4c:	ldr	x8, [x8, #64]
  50:	blr	x8
  54:	and	w8, w0, #0xff
  58:	cmp	w8, #0x20
  5c:	b.eq	6c <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x6c>  // b.none
  60:	add	x8, x22, #0x139
  64:	mov	w23, w0
  68:	strb	w0, [x8]
  6c:	and	w1, w23, #0xff
  70:	mov	x0, x21
  74:	bl	0 <strchr>
  78:	cbz	x0, e8 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0xe8>
  7c:	cmp	w20, #0x5c
  80:	b.ne	c4 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0xc4>  // b.any
  84:	ldp	x8, x9, [x19, #176]
  88:	cmp	x8, x9
  8c:	b.eq	2e8 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x2e8>  // b.none
  90:	ldrh	w9, [x19, #140]
  94:	mov	w10, #0x120                 	// #288
  98:	tst	w9, w10
  9c:	b.eq	118 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x118>  // b.none
  a0:	ldrb	w9, [x8]
  a4:	sub	w10, w9, #0x28
  a8:	cmp	w10, #0x2
  ac:	b.cc	b8 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0xb8>  // b.lo, b.ul, b.last
  b0:	cmp	w9, #0x7b
  b4:	b.ne	118 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x118>  // b.any
  b8:	add	x9, x8, #0x1
  bc:	str	x9, [x19, #176]
  c0:	ldrb	w20, [x8]
  c4:	sub	w8, w20, #0x5b
  c8:	cmp	w8, #0x22
  cc:	b.hi	140 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x140>  // b.pmore
  d0:	adrp	x9, 0 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv>
  d4:	add	x9, x9, #0x0
  d8:	adr	x10, e8 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0xe8>
  dc:	ldrb	w11, [x9, x8]
  e0:	add	x10, x10, x11, lsl #2
  e4:	br	x10
  e8:	ldr	x2, [x19, #208]
  ec:	mov	w8, #0x1                   	// #1
  f0:	add	x0, x19, #0xc8
  f4:	mov	w3, #0x1                   	// #1
  f8:	str	w8, [x19, #144]
  fc:	mov	x1, xzr
 100:	mov	w4, w20
 104:	ldp	x20, x19, [sp, #48]
 108:	ldp	x22, x21, [sp, #32]
 10c:	ldr	x23, [sp, #16]
 110:	ldp	x29, x30, [sp], #64
 114:	b	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
 118:	ldp	x1, x8, [x19, #232]
 11c:	add	x0, x19, x8, asr #1
 120:	tbz	w8, #0, 12c <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x12c>
 124:	ldr	x8, [x0]
 128:	ldr	x1, [x8, x1]
 12c:	ldp	x20, x19, [sp, #48]
 130:	ldp	x22, x21, [sp, #32]
 134:	ldr	x23, [sp, #16]
 138:	ldp	x29, x30, [sp], #64
 13c:	br	x1
 140:	cmp	w20, #0x29
 144:	b.eq	238 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x238>  // b.none
 148:	cmp	w20, #0x28
 14c:	b.ne	1ac <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x1ac>  // b.any
 150:	ldr	w9, [x19, #140]
 154:	tbz	w9, #4, 248 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x248>
 158:	ldr	x8, [x19, #176]
 15c:	ldrb	w10, [x8]
 160:	cmp	w10, #0x3f
 164:	b.ne	248 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x248>  // b.any
 168:	ldr	x10, [x19, #184]
 16c:	add	x9, x8, #0x1
 170:	str	x9, [x19, #176]
 174:	cmp	x9, x10
 178:	b.eq	2e8 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x2e8>  // b.none
 17c:	ldrb	w9, [x9]
 180:	cmp	w9, #0x21
 184:	b.eq	2a0 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x2a0>  // b.none
 188:	cmp	w9, #0x3d
 18c:	b.eq	2c0 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x2c0>  // b.none
 190:	cmp	w9, #0x3a
 194:	b.ne	2e8 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x2e8>  // b.any
 198:	add	x8, x8, #0x2
 19c:	mov	w9, #0x6                   	// #6
 1a0:	str	x8, [x19, #176]
 1a4:	str	w9, [x19, #144]
 1a8:	b	28c <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x28c>
 1ac:	ldr	x8, [x19, #192]
 1b0:	add	x21, x8, x20
 1b4:	ldrb	w0, [x21, #313]
 1b8:	cbnz	w0, 260 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x260>
 1bc:	ldr	x9, [x8]
 1c0:	mov	x0, x8
 1c4:	mov	w1, w20
 1c8:	mov	w2, wzr
 1cc:	ldr	x9, [x9, #64]
 1d0:	blr	x9
 1d4:	tst	w0, #0xff
 1d8:	b.eq	25c <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x25c>  // b.none
 1dc:	add	x8, x21, #0x139
 1e0:	strb	w0, [x8]
 1e4:	b	260 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x260>
 1e8:	mov	w8, #0x1                   	// #1
 1ec:	mov	w9, #0xc                   	// #12
 1f0:	str	w8, [x19, #136]
 1f4:	str	w9, [x19, #144]
 1f8:	b	28c <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x28c>
 1fc:	ldp	x8, x9, [x19, #176]
 200:	mov	w10, #0x2                   	// #2
 204:	str	w10, [x19, #136]
 208:	mov	w10, #0x1                   	// #1
 20c:	cmp	x8, x9
 210:	strb	w10, [x19, #168]
 214:	b.eq	240 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x240>  // b.none
 218:	ldrb	w9, [x8]
 21c:	cmp	w9, #0x5e
 220:	b.ne	240 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x240>  // b.any
 224:	mov	w9, #0xa                   	// #10
 228:	add	x8, x8, #0x1
 22c:	str	w9, [x19, #144]
 230:	str	x8, [x19, #176]
 234:	b	28c <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x28c>
 238:	mov	w8, #0x8                   	// #8
 23c:	b	288 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x288>
 240:	mov	w8, #0x9                   	// #9
 244:	b	288 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x288>
 248:	tbnz	w9, #1, 254 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x254>
 24c:	mov	w8, #0x5                   	// #5
 250:	b	288 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x288>
 254:	mov	w8, #0x6                   	// #6
 258:	b	288 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x288>
 25c:	mov	w0, wzr
 260:	ldrb	w9, [x19]
 264:	cbz	w9, 28c <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x28c>
 268:	add	x8, x19, #0x8
 26c:	and	w9, w9, #0xff
 270:	cmp	w9, w0, uxtb
 274:	b.eq	284 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x284>  // b.none
 278:	ldrb	w9, [x8], #8
 27c:	cbnz	w9, 26c <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x26c>
 280:	b	28c <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x28c>
 284:	ldur	w8, [x8, #-4]
 288:	str	w8, [x19, #144]
 28c:	ldp	x20, x19, [sp, #48]
 290:	ldp	x22, x21, [sp, #32]
 294:	ldr	x23, [sp, #16]
 298:	ldp	x29, x30, [sp], #64
 29c:	ret
 2a0:	ldr	x2, [x19, #208]
 2a4:	add	x8, x8, #0x2
 2a8:	mov	w9, #0x7                   	// #7
 2ac:	str	x8, [x19, #176]
 2b0:	add	x0, x19, #0xc8
 2b4:	mov	w3, #0x1                   	// #1
 2b8:	mov	w4, #0x6e                  	// #110
 2bc:	b	2dc <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x2dc>
 2c0:	ldr	x2, [x19, #208]
 2c4:	add	x8, x8, #0x2
 2c8:	mov	w9, #0x7                   	// #7
 2cc:	add	x0, x19, #0xc8
 2d0:	mov	w3, #0x1                   	// #1
 2d4:	mov	w4, #0x70                  	// #112
 2d8:	str	x8, [x19, #176]
 2dc:	mov	x1, xzr
 2e0:	str	w9, [x19, #144]
 2e4:	b	104 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x104>
 2e8:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv:

0000000000000000 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	x8, x9, [x0, #176]
  10:	cmp	x8, x9
  14:	b.eq	144 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x144>  // b.none
  18:	add	x10, x8, #0x1
  1c:	str	x10, [x0, #176]
  20:	ldrb	w4, [x8]
  24:	mov	x19, x0
  28:	cmp	w4, #0x5b
  2c:	b.gt	64 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x64>
  30:	cmp	w4, #0x2d
  34:	b.eq	94 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x94>  // b.none
  38:	cmp	w4, #0x5b
  3c:	b.ne	cc <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0xcc>  // b.any
  40:	cmp	x10, x9
  44:	b.eq	144 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x144>  // b.none
  48:	ldrb	w9, [x10]
  4c:	cmp	w9, #0x3a
  50:	b.eq	ec <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0xec>  // b.none
  54:	cmp	w9, #0x2e
  58:	b.ne	f4 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0xf4>  // b.any
  5c:	mov	w9, #0x10                  	// #16
  60:	b	100 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x100>
  64:	cmp	w4, #0x5c
  68:	b.eq	a0 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0xa0>  // b.none
  6c:	cmp	w4, #0x5d
  70:	b.ne	cc <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0xcc>  // b.any
  74:	ldrb	w8, [x19, #140]
  78:	tbnz	w8, #4, 84 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x84>
  7c:	ldrb	w8, [x19, #168]
  80:	cbnz	w8, cc <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0xcc>
  84:	mov	w8, #0xb                   	// #11
  88:	str	w8, [x19, #144]
  8c:	str	wzr, [x19, #136]
  90:	b	118 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x118>
  94:	mov	w8, #0x1c                  	// #28
  98:	str	w8, [x19, #144]
  9c:	b	118 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x118>
  a0:	ldrb	w8, [x19, #140]
  a4:	mov	w9, #0x90                  	// #144
  a8:	tst	w8, w9
  ac:	b.eq	cc <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0xcc>  // b.none
  b0:	ldp	x8, x9, [x19, #232]
  b4:	add	x0, x19, x9, asr #1
  b8:	tbz	w9, #0, c4 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0xc4>
  bc:	ldr	x9, [x0]
  c0:	ldr	x8, [x9, x8]
  c4:	blr	x8
  c8:	b	118 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x118>
  cc:	ldr	x2, [x19, #208]
  d0:	mov	w8, #0x1                   	// #1
  d4:	add	x0, x19, #0xc8
  d8:	mov	w3, #0x1                   	// #1
  dc:	str	w8, [x19, #144]
  e0:	mov	x1, xzr
  e4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
  e8:	b	118 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x118>
  ec:	mov	w9, #0xf                   	// #15
  f0:	b	100 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x100>
  f4:	cmp	w9, #0x3d
  f8:	b.ne	128 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x128>  // b.any
  fc:	mov	w9, #0x11                  	// #17
 100:	add	x10, x8, #0x2
 104:	str	w9, [x19, #144]
 108:	str	x10, [x19, #176]
 10c:	ldrb	w1, [x8, #1]
 110:	mov	x0, x19
 114:	bl	0 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv>
 118:	strb	wzr, [x19, #168]
 11c:	ldr	x19, [sp, #16]
 120:	ldp	x29, x30, [sp], #32
 124:	ret
 128:	ldr	x2, [x19, #208]
 12c:	mov	w8, #0x1                   	// #1
 130:	str	w8, [x19, #144]
 134:	add	x0, x19, #0xc8
 138:	mov	w3, #0x1                   	// #1
 13c:	mov	w4, #0x5b                  	// #91
 140:	b	e0 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0xe0>
 144:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv:

0000000000000000 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	ldp	x8, x9, [x0, #176]
  18:	cmp	x8, x9
  1c:	b.eq	178 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x178>  // b.none
  20:	ldr	x11, [x0, #192]
  24:	add	x10, x8, #0x1
  28:	str	x10, [x0, #176]
  2c:	ldrb	w4, [x8]
  30:	ldr	x11, [x11, #48]
  34:	mov	x19, x0
  38:	ldrh	w11, [x11, x4, lsl #1]
  3c:	tbnz	w11, #11, 50 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x50>
  40:	cmp	w4, #0x2c
  44:	b.ne	10c <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x10c>  // b.any
  48:	mov	w8, #0x19                  	// #25
  4c:	b	160 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x160>
  50:	ldr	x2, [x19, #208]
  54:	add	x20, x19, #0xc8
  58:	mov	w8, #0x1a                  	// #26
  5c:	mov	w3, #0x1                   	// #1
  60:	mov	x0, x20
  64:	mov	x1, xzr
  68:	str	w8, [x19, #144]
  6c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
  70:	ldp	x8, x9, [x19, #176]
  74:	cmp	x8, x9
  78:	b.eq	164 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x164>  // b.none
  7c:	add	x22, x19, #0xd8
  80:	b	a0 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0xa0>
  84:	strb	w24, [x9, x21]
  88:	ldr	x8, [x19, #200]
  8c:	str	x23, [x19, #208]
  90:	strb	wzr, [x8, x23]
  94:	ldp	x8, x9, [x19, #176]
  98:	cmp	x8, x9
  9c:	b.eq	164 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x164>  // b.none
  a0:	ldr	x9, [x19, #192]
  a4:	ldrb	w10, [x8]
  a8:	ldr	x9, [x9, #48]
  ac:	ldrh	w9, [x9, x10, lsl #1]
  b0:	tbz	w9, #11, 164 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x164>
  b4:	add	x10, x8, #0x1
  b8:	ldp	x9, x21, [x19, #200]
  bc:	str	x10, [x19, #176]
  c0:	ldrb	w24, [x8]
  c4:	cmp	x9, x22
  c8:	add	x23, x21, #0x1
  cc:	b.eq	e0 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0xe0>  // b.none
  d0:	ldr	x8, [x19, #216]
  d4:	cmp	x23, x8
  d8:	b.ls	84 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x84>  // b.plast
  dc:	b	ec <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0xec>
  e0:	mov	w8, #0xf                   	// #15
  e4:	cmp	x23, x8
  e8:	b.ls	84 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x84>  // b.plast
  ec:	mov	w4, #0x1                   	// #1
  f0:	mov	x0, x20
  f4:	mov	x1, x21
  f8:	mov	x2, xzr
  fc:	mov	x3, xzr
 100:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEmmPKcm>
 104:	ldr	x9, [x20]
 108:	b	84 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x84>
 10c:	ldrh	w11, [x19, #140]
 110:	mov	w12, #0x120                 	// #288
 114:	tst	w11, w12
 118:	b.eq	150 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x150>  // b.none
 11c:	cmp	x10, x9
 120:	b.eq	178 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x178>  // b.none
 124:	cmp	w4, #0x5c
 128:	b.ne	178 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x178>  // b.any
 12c:	ldrb	w9, [x10]
 130:	cmp	w9, #0x7d
 134:	b.ne	178 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x178>  // b.any
 138:	mov	w9, #0xd                   	// #13
 13c:	add	x8, x8, #0x2
 140:	str	wzr, [x19, #136]
 144:	str	w9, [x19, #144]
 148:	str	x8, [x19, #176]
 14c:	b	164 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x164>
 150:	cmp	w4, #0x7d
 154:	b.ne	178 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x178>  // b.any
 158:	mov	w8, #0xd                   	// #13
 15c:	str	wzr, [x19, #136]
 160:	str	w8, [x19, #144]
 164:	ldp	x20, x19, [sp, #48]
 168:	ldp	x22, x21, [sp, #32]
 16c:	ldp	x24, x23, [sp, #16]
 170:	ldp	x29, x30, [sp], #64
 174:	ret
 178:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail8_ScannerIcE12_M_eat_classEc:

0000000000000000 <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	str	x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x21, x0
  1c:	ldr	x8, [x21, #200]!
  20:	str	xzr, [x21, #8]
  24:	strb	wzr, [x8]
  28:	ldp	x8, x9, [x21, #-24]
  2c:	cmp	x8, x9
  30:	b.eq	118 <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc+0x118>  // b.none
  34:	mov	x10, x8
  38:	ldrb	w11, [x10], #1
  3c:	mov	x19, x0
  40:	mov	w20, w1
  44:	str	x10, [x0, #176]
  48:	ldrb	w23, [x8]
  4c:	cmp	w11, w1, uxtb
  50:	b.ne	94 <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc+0x94>  // b.any
  54:	add	x10, x8, #0x1
  58:	cmp	x10, x9
  5c:	b.eq	118 <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc+0x118>  // b.none
  60:	cmp	w23, w20, uxtb
  64:	b.ne	118 <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc+0x118>  // b.any
  68:	add	x9, x8, #0x2
  6c:	str	x9, [x19, #176]
  70:	ldrb	w8, [x8, #1]
  74:	cmp	w8, #0x5d
  78:	b.ne	118 <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc+0x118>  // b.any
  7c:	ldp	x20, x19, [sp, #64]
  80:	ldp	x22, x21, [sp, #48]
  84:	ldp	x24, x23, [sp, #32]
  88:	ldr	x25, [sp, #16]
  8c:	ldp	x29, x30, [sp], #80
  90:	ret
  94:	add	x24, x19, #0xd8
  98:	ldp	x8, x22, [x19, #200]
  9c:	cmp	x8, x24
  a0:	add	x25, x22, #0x1
  a4:	b.eq	108 <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc+0x108>  // b.none
  a8:	ldr	x9, [x19, #216]
  ac:	cmp	x25, x9
  b0:	b.ls	d0 <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc+0xd0>  // b.plast
  b4:	mov	w4, #0x1                   	// #1
  b8:	mov	x0, x21
  bc:	mov	x1, x22
  c0:	mov	x2, xzr
  c4:	mov	x3, xzr
  c8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEmmPKcm>
  cc:	ldr	x8, [x21]
  d0:	strb	w23, [x8, x22]
  d4:	ldr	x8, [x19, #200]
  d8:	str	x25, [x19, #208]
  dc:	strb	wzr, [x8, x25]
  e0:	ldp	x8, x9, [x19, #176]
  e4:	cmp	x8, x9
  e8:	b.eq	118 <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc+0x118>  // b.none
  ec:	mov	x10, x8
  f0:	ldrb	w11, [x10], #1
  f4:	str	x10, [x19, #176]
  f8:	ldrb	w23, [x8]
  fc:	cmp	w11, w20, uxtb
 100:	b.ne	98 <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc+0x98>  // b.any
 104:	b	54 <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc+0x54>
 108:	mov	w9, #0xf                   	// #15
 10c:	cmp	x25, x9
 110:	b.hi	b4 <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc+0xb4>  // b.pmore
 114:	b	d0 <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc+0xd0>
 118:	bl	0 <abort>

Disassembly of section .text._ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EEC2INSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS9_EJRKSt6localeRNSt15regex_constants18syntax_option_typeEEEERPT_St20_Sp_alloc_shared_tagIT0_EDpOT1_:

0000000000000000 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EEC2INSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS9_EJRKSt6localeRNSt15regex_constants18syntax_option_typeEEEERPT_St20_Sp_alloc_shared_tagIT0_EDpOT1_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	add	x29, sp, #0x10
  18:	mov	x20, x0
  1c:	mov	w0, #0x68                  	// #104
  20:	mov	x22, x4
  24:	mov	x23, x3
  28:	mov	x19, x1
  2c:	bl	0 <_Znwm>
  30:	adrp	x8, 0 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EEC2INSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS9_EJRKSt6localeRNSt15regex_constants18syntax_option_typeEEEERPT_St20_Sp_alloc_shared_tagIT0_EDpOT1_>
  34:	ldr	x8, [x8]
  38:	movi	v0.2s, #0x1
  3c:	str	d0, [x0, #8]
  40:	mov	x24, x0
  44:	add	x8, x8, #0x10
  48:	str	x8, [x0]
  4c:	ldr	w8, [x22]
  50:	add	x22, x0, #0x60
  54:	mov	x21, x0
  58:	stp	xzr, xzr, [x0, #24]
  5c:	str	xzr, [x24, #16]!
  60:	stp	xzr, xzr, [x0, #48]
  64:	strb	wzr, [x0, #64]
  68:	stp	xzr, xzr, [x0, #80]
  6c:	str	xzr, [x0, #72]
  70:	str	w8, [x0, #40]
  74:	mov	x0, x22
  78:	bl	0 <_ZNSt6localeC1Ev>
  7c:	mov	x0, sp
  80:	mov	x1, x23
  84:	bl	0 <_ZNSt6localeC1ERKS_>
  88:	add	x0, sp, #0x8
  8c:	mov	x1, x22
  90:	bl	0 <_ZNSt6localeC1ERKS_>
  94:	mov	x1, sp
  98:	mov	x0, x22
  9c:	bl	0 <_ZNSt6localeaSERKS_>
  a0:	mov	x0, sp
  a4:	add	x1, sp, #0x8
  a8:	bl	0 <_ZNSt6localeaSERKS_>
  ac:	add	x0, sp, #0x8
  b0:	bl	0 <_ZNSt6localeD1Ev>
  b4:	add	x0, sp, #0x8
  b8:	mov	x1, sp
  bc:	bl	0 <_ZNSt6localeC1ERKS_>
  c0:	add	x0, sp, #0x8
  c4:	bl	0 <_ZNSt6localeD1Ev>
  c8:	mov	x0, sp
  cc:	bl	0 <_ZNSt6localeD1Ev>
  d0:	str	x21, [x20]
  d4:	str	x24, [x19]
  d8:	ldp	x20, x19, [sp, #64]
  dc:	ldp	x22, x21, [sp, #48]
  e0:	ldp	x24, x23, [sp, #32]
  e4:	ldp	x29, x30, [sp, #16]
  e8:	add	sp, sp, #0x50
  ec:	ret

Disassembly of section .text._ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EED2Ev:

0000000000000000 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EED2Ev>:
   0:	ret

Disassembly of section .text._ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EED0Ev:

0000000000000000 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EED0Ev>:
   0:	b	0 <_ZdlPv>

Disassembly of section .text._ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv:

0000000000000000 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x19, x0
  14:	add	x0, x0, #0x60
  18:	bl	0 <_ZNSt6localeD1Ev>
  1c:	ldp	x20, x21, [x19, #72]
  20:	cmp	x20, x21
  24:	b.ne	58 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv+0x58>  // b.any
  28:	cbz	x20, 34 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv+0x34>
  2c:	mov	x0, x20
  30:	bl	0 <_ZdlPv>
  34:	ldr	x0, [x19, #16]
  38:	cbz	x0, 8c <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv+0x8c>
  3c:	ldp	x20, x19, [sp, #32]
  40:	ldr	x21, [sp, #16]
  44:	ldp	x29, x30, [sp], #48
  48:	b	0 <_ZdlPv>
  4c:	add	x20, x20, #0x30
  50:	cmp	x21, x20
  54:	b.eq	80 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv+0x80>  // b.none
  58:	ldr	w8, [x20]
  5c:	cmp	w8, #0xb
  60:	b.ne	4c <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv+0x4c>  // b.any
  64:	ldr	x8, [x20, #32]
  68:	cbz	x8, 4c <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv+0x4c>
  6c:	add	x0, x20, #0x10
  70:	mov	w2, #0x3                   	// #3
  74:	mov	x1, x0
  78:	blr	x8
  7c:	b	4c <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv+0x4c>
  80:	ldr	x20, [x19, #72]
  84:	cbnz	x20, 2c <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv+0x2c>
  88:	b	34 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv+0x34>
  8c:	ldp	x20, x19, [sp, #32]
  90:	ldr	x21, [sp, #16]
  94:	ldp	x29, x30, [sp], #48
  98:	ret

Disassembly of section .text._ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_destroyEv:

0000000000000000 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_destroyEv>:
   0:	cbz	x0, 8 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_destroyEv+0x8>
   4:	b	0 <_ZdlPv>
   8:	ret

Disassembly of section .text._ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE14_M_get_deleterERKSt9type_info:

0000000000000000 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE14_M_get_deleterERKSt9type_info>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE14_M_get_deleterERKSt9type_info>
  10:	ldr	x8, [x8]
  14:	mov	x19, x0
  18:	cmp	x1, x8
  1c:	b.eq	2c <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE14_M_get_deleterERKSt9type_info+0x2c>  // b.none
  20:	mov	x0, x1
  24:	bl	0 <_ZNSt19_Sp_make_shared_tag5_S_eqERKSt9type_info>
  28:	tbz	w0, #0, 34 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE14_M_get_deleterERKSt9type_info+0x34>
  2c:	add	x0, x19, #0x10
  30:	b	38 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE14_M_get_deleterERKSt9type_info+0x38>
  34:	mov	x0, xzr
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	ret

Disassembly of section .text._ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_:

0000000000000000 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #32]
   8:	stp	x28, x27, [sp, #48]
   c:	stp	x26, x25, [sp, #64]
  10:	stp	x24, x23, [sp, #80]
  14:	stp	x22, x21, [sp, #96]
  18:	stp	x20, x19, [sp, #112]
  1c:	add	x29, sp, #0x20
  20:	ldp	x20, x24, [x0]
  24:	mov	x9, #0x7fffffffffffffe0    	// #9223372036854775776
  28:	sub	x8, x24, x20
  2c:	cmp	x8, x9
  30:	b.eq	280 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x280>  // b.none
  34:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  38:	asr	x9, x8, #4
  3c:	movk	x10, #0xaaab
  40:	cmp	x8, #0x0
  44:	mul	x9, x9, x10
  48:	mov	x8, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  4c:	csinc	x11, x9, xzr, ne  // ne = any
  50:	movk	x8, #0x2aa, lsl #48
  54:	adds	x9, x11, x9
  58:	cset	w11, cs  // cs = hs, nlast
  5c:	cmp	x9, x8
  60:	cset	w12, hi  // hi = pmore
  64:	orr	w11, w11, w12
  68:	sub	x26, x1, x20
  6c:	cmp	w11, #0x0
  70:	csel	x9, x8, x9, ne  // ne = any
  74:	asr	x8, x26, #4
  78:	mov	x23, x2
  7c:	mov	x19, x0
  80:	mov	x22, x1
  84:	mul	x27, x8, x10
  88:	str	x9, [sp, #8]
  8c:	cbz	x9, a4 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xa4>
  90:	add	x8, x9, x9, lsl #1
  94:	lsl	x0, x8, #4
  98:	bl	0 <_Znwm>
  9c:	mov	x21, x0
  a0:	b	a8 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xa8>
  a4:	mov	x21, xzr
  a8:	ldp	q2, q0, [x23, #16]
  ac:	ldr	q1, [x23]
  b0:	mov	w8, #0x30                  	// #48
  b4:	madd	x8, x27, x8, x21
  b8:	stp	q2, q0, [x8, #16]
  bc:	str	q1, [x8]
  c0:	ldr	w8, [x23]
  c4:	cmp	w8, #0xb
  c8:	b.ne	fc <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xfc>  // b.any
  cc:	ldr	q0, [x23, #16]
  d0:	mov	w8, #0x30                  	// #48
  d4:	madd	x8, x27, x8, x21
  d8:	str	q0, [sp, #16]
  dc:	ldr	q0, [x8, #16]
  e0:	str	q0, [x23, #16]
  e4:	ldr	q0, [sp, #16]
  e8:	ldr	x9, [x8, #40]
  ec:	str	q0, [x8, #16]
  f0:	ldr	q0, [x23, #32]
  f4:	stp	xzr, x9, [x23, #32]
  f8:	str	q0, [x8, #32]
  fc:	cmp	x20, x22
 100:	mov	x23, x21
 104:	b.eq	174 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x174>  // b.none
 108:	mov	x23, xzr
 10c:	b	11c <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x11c>
 110:	add	x23, x23, #0x30
 114:	cmp	x26, x23
 118:	b.eq	170 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x170>  // b.none
 11c:	add	x8, x20, x23
 120:	ldp	q1, q0, [x8, #16]
 124:	ldr	q2, [x8]
 128:	add	x9, x21, x23
 12c:	stp	q1, q0, [x9, #16]
 130:	str	q2, [x9]
 134:	ldr	w10, [x8]
 138:	cmp	w10, #0xb
 13c:	b.ne	110 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x110>  // b.any
 140:	str	xzr, [x9, #32]
 144:	ldr	x8, [x8, #32]
 148:	cbz	x8, 110 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x110>
 14c:	add	x27, x21, x23
 150:	add	x28, x20, x23
 154:	add	x0, x27, #0x10
 158:	add	x1, x28, #0x10
 15c:	mov	w2, #0x2                   	// #2
 160:	blr	x8
 164:	ldr	q0, [x28, #32]
 168:	str	q0, [x27, #32]
 16c:	b	110 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x110>
 170:	add	x23, x21, x23
 174:	subs	x26, x24, x22
 178:	b.eq	1f8 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x1f8>  // b.none
 17c:	mov	x27, xzr
 180:	b	190 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x190>
 184:	add	x27, x27, #0x30
 188:	cmp	x26, x27
 18c:	b.eq	1e4 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x1e4>  // b.none
 190:	add	x8, x22, x27
 194:	ldp	q1, q0, [x8, #16]
 198:	ldr	q2, [x8]
 19c:	add	x9, x23, x27
 1a0:	stp	q1, q0, [x9, #64]
 1a4:	str	q2, [x9, #48]
 1a8:	ldr	w10, [x8]
 1ac:	cmp	w10, #0xb
 1b0:	b.ne	184 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x184>  // b.any
 1b4:	str	xzr, [x9, #80]
 1b8:	ldr	x8, [x8, #32]
 1bc:	cbz	x8, 184 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x184>
 1c0:	add	x28, x23, x27
 1c4:	add	x25, x22, x27
 1c8:	add	x0, x28, #0x40
 1cc:	add	x1, x25, #0x10
 1d0:	mov	w2, #0x2                   	// #2
 1d4:	blr	x8
 1d8:	ldr	q0, [x25, #32]
 1dc:	str	q0, [x28, #80]
 1e0:	b	184 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x184>
 1e4:	add	x8, x23, x27
 1e8:	add	x22, x8, #0x30
 1ec:	cmp	x20, x24
 1f0:	b.ne	204 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x204>  // b.any
 1f4:	b	240 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x240>
 1f8:	add	x22, x23, #0x30
 1fc:	cmp	x20, x24
 200:	b.eq	240 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x240>  // b.none
 204:	mov	x23, x20
 208:	b	218 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x218>
 20c:	add	x23, x23, #0x30
 210:	cmp	x24, x23
 214:	b.eq	240 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x240>  // b.none
 218:	ldr	w8, [x23]
 21c:	cmp	w8, #0xb
 220:	b.ne	20c <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x20c>  // b.any
 224:	ldr	x8, [x23, #32]
 228:	cbz	x8, 20c <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x20c>
 22c:	add	x0, x23, #0x10
 230:	mov	w2, #0x3                   	// #3
 234:	mov	x1, x0
 238:	blr	x8
 23c:	b	20c <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x20c>
 240:	cbz	x20, 24c <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x24c>
 244:	mov	x0, x20
 248:	bl	0 <_ZdlPv>
 24c:	stp	x21, x22, [x19]
 250:	ldr	x9, [sp, #8]
 254:	mov	w8, #0x30                  	// #48
 258:	madd	x8, x9, x8, x21
 25c:	str	x8, [x19, #16]
 260:	ldp	x20, x19, [sp, #112]
 264:	ldp	x22, x21, [sp, #96]
 268:	ldp	x24, x23, [sp, #80]
 26c:	ldp	x26, x25, [sp, #64]
 270:	ldp	x28, x27, [sp, #48]
 274:	ldp	x29, x30, [sp, #32]
 278:	add	sp, sp, #0x80
 27c:	ret
 280:	adrp	x0, 0 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 284:	add	x0, x0, #0x0
 288:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #48]
   8:	str	x21, [sp, #64]
   c:	stp	x20, x19, [sp, #80]
  10:	add	x29, sp, #0x30
  14:	mov	x19, x0
  18:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
  1c:	tbnz	w0, #0, 38 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x38>
  20:	mov	x0, x19
  24:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
  28:	tbz	w0, #0, 124 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x124>
  2c:	mov	x0, x19
  30:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
  34:	tbnz	w0, #0, 2c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x2c>
  38:	ldp	x0, x8, [x19, #352]
  3c:	cmp	x0, x8
  40:	b.eq	5c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x5c>  // b.none
  44:	ldur	x9, [x0, #-8]
  48:	ldur	q0, [x0, #-24]
  4c:	sub	x8, x0, #0x18
  50:	str	x9, [sp, #16]
  54:	str	q0, [sp]
  58:	b	94 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x94>
  5c:	ldr	x8, [x19, #376]
  60:	ldur	x8, [x8, #-8]
  64:	ldr	x9, [x8, #496]
  68:	ldr	q0, [x8, #480]
  6c:	str	x9, [sp, #16]
  70:	str	q0, [sp]
  74:	bl	0 <_ZdlPv>
  78:	ldr	x8, [x19, #376]
  7c:	sub	x9, x8, #0x8
  80:	str	x9, [x19, #376]
  84:	ldur	x8, [x8, #-8]
  88:	add	x9, x8, #0x1f8
  8c:	stp	x8, x9, [x19, #360]
  90:	add	x8, x8, #0x1e0
  94:	mov	x0, x19
  98:	str	x8, [x19, #352]
  9c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
  a0:	ldp	x0, x8, [x19, #352]
  a4:	cmp	x0, x8
  a8:	b.eq	bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0xbc>  // b.none
  ac:	ldp	x20, x21, [x0, #-16]
  b0:	ldr	x9, [x19, #368]
  b4:	sub	x8, x0, #0x18
  b8:	b	e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0xe8>
  bc:	ldr	x8, [x19, #376]
  c0:	ldur	x8, [x8, #-8]
  c4:	ldp	x20, x21, [x8, #488]
  c8:	bl	0 <_ZdlPv>
  cc:	ldr	x8, [x19, #376]
  d0:	sub	x9, x8, #0x8
  d4:	str	x9, [x19, #376]
  d8:	ldur	x8, [x8, #-8]
  dc:	add	x9, x8, #0x1f8
  e0:	stp	x8, x9, [x19, #360]
  e4:	add	x8, x8, #0x1e0
  e8:	str	x8, [x19, #352]
  ec:	ldr	x10, [sp]
  f0:	ldr	x11, [sp, #16]
  f4:	mov	w12, #0x30                  	// #48
  f8:	sub	x9, x9, #0x18
  fc:	ldr	x10, [x10, #56]
 100:	cmp	x8, x9
 104:	madd	x9, x11, x12, x10
 108:	str	x20, [x9, #8]
 10c:	str	x21, [sp, #16]
 110:	b.ne	1e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x1e8>  // b.any
 114:	add	x0, x19, #0x130
 118:	mov	x1, sp
 11c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
 120:	b	204 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x204>
 124:	ldr	x21, [x19, #256]
 128:	mov	w8, #0xa                   	// #10
 12c:	mov	x9, #0xffffffffffffffff    	// #-1
 130:	str	w8, [sp]
 134:	str	x9, [sp, #8]
 138:	ldp	x1, x8, [x21, #64]
 13c:	add	x20, x21, #0x38
 140:	cmp	x1, x8
 144:	b.eq	168 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x168>  // b.none
 148:	ldp	q1, q0, [sp, #16]
 14c:	ldr	q2, [sp]
 150:	stp	q1, q0, [x1, #16]
 154:	str	q2, [x1]
 158:	ldr	x8, [x21, #64]
 15c:	add	x8, x8, #0x30
 160:	str	x8, [x21, #64]
 164:	b	178 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x178>
 168:	mov	x2, sp
 16c:	mov	x0, x20
 170:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
 174:	ldr	x8, [x21, #64]
 178:	ldr	x9, [x20]
 17c:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 180:	movk	x10, #0xaaab
 184:	sub	x8, x8, x9
 188:	asr	x8, x8, #4
 18c:	mov	w9, #0x86a1                	// #34465
 190:	mul	x8, x8, x10
 194:	movk	w9, #0x1, lsl #16
 198:	cmp	x8, x9
 19c:	b.cs	228 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x228>  // b.hs, b.nlast
 1a0:	ldr	w9, [sp]
 1a4:	sub	x20, x8, #0x1
 1a8:	cmp	w9, #0xb
 1ac:	b.ne	1cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x1cc>  // b.any
 1b0:	ldr	x8, [sp, #32]
 1b4:	cbz	x8, 1cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x1cc>
 1b8:	mov	x9, sp
 1bc:	add	x0, x9, #0x10
 1c0:	mov	w2, #0x3                   	// #3
 1c4:	mov	x1, x0
 1c8:	blr	x8
 1cc:	stp	x21, x20, [sp]
 1d0:	str	x20, [sp, #16]
 1d4:	ldr	x9, [x19, #368]
 1d8:	ldr	x8, [x19, #352]
 1dc:	sub	x9, x9, #0x18
 1e0:	cmp	x8, x9
 1e4:	b.eq	218 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x218>  // b.none
 1e8:	ldr	x9, [sp, #16]
 1ec:	ldr	q0, [sp]
 1f0:	str	x9, [x8, #16]
 1f4:	str	q0, [x8]
 1f8:	ldr	x8, [x19, #352]
 1fc:	add	x8, x8, #0x18
 200:	str	x8, [x19, #352]
 204:	ldp	x20, x19, [sp, #80]
 208:	ldr	x21, [sp, #64]
 20c:	ldp	x29, x30, [sp, #48]
 210:	add	sp, sp, #0x60
 214:	ret
 218:	add	x0, x19, #0x130
 21c:	mov	x1, sp
 220:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
 224:	b	204 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x204>
 228:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE13_M_insert_altEllb:

0000000000000000 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE13_M_insert_altEllb>:
   0:	sub	sp, sp, #0x90
   4:	stp	x29, x30, [sp, #112]
   8:	stp	x20, x19, [sp, #128]
   c:	add	x29, sp, #0x70
  10:	mov	w8, #0x1                   	// #1
  14:	stp	x1, x2, [sp, #56]
  18:	str	w8, [sp, #48]
  1c:	ldp	q2, q0, [sp, #64]
  20:	ldr	q1, [sp, #48]
  24:	mov	x19, x0
  28:	add	x20, x0, #0x38
  2c:	stp	q2, q0, [sp, #16]
  30:	str	q1, [sp]
  34:	ldp	x1, x8, [x0, #64]
  38:	cmp	x1, x8
  3c:	b.eq	a0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE13_M_insert_altEllb+0xa0>  // b.none
  40:	ldp	q1, q0, [sp, #16]
  44:	ldr	q2, [sp]
  48:	stp	q1, q0, [x1, #16]
  4c:	str	q2, [x1]
  50:	ldr	w8, [sp]
  54:	cmp	w8, #0xb
  58:	b.ne	90 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE13_M_insert_altEllb+0x90>  // b.any
  5c:	str	xzr, [x1, #32]
  60:	ldr	q0, [sp, #16]
  64:	stur	q0, [x29, #-16]
  68:	ldr	q1, [x1, #16]
  6c:	str	q1, [sp, #16]
  70:	str	q0, [x1, #16]
  74:	ldr	x8, [sp, #32]
  78:	str	xzr, [sp, #32]
  7c:	ldr	x9, [x1, #40]
  80:	str	x8, [x1, #32]
  84:	ldr	x8, [sp, #40]
  88:	str	x9, [sp, #40]
  8c:	str	x8, [x1, #40]
  90:	ldr	x8, [x19, #64]
  94:	add	x8, x8, #0x30
  98:	str	x8, [x19, #64]
  9c:	b	b0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE13_M_insert_altEllb+0xb0>
  a0:	mov	x2, sp
  a4:	mov	x0, x20
  a8:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE13_M_insert_altEllb>
  ac:	ldr	x8, [x19, #64]
  b0:	ldr	x9, [x20]
  b4:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  b8:	movk	x10, #0xaaab
  bc:	sub	x8, x8, x9
  c0:	asr	x8, x8, #4
  c4:	mov	w9, #0x86a1                	// #34465
  c8:	mul	x8, x8, x10
  cc:	movk	w9, #0x1, lsl #16
  d0:	cmp	x8, x9
  d4:	b.cs	140 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE13_M_insert_altEllb+0x140>  // b.hs, b.nlast
  d8:	ldr	w9, [sp]
  dc:	sub	x19, x8, #0x1
  e0:	cmp	w9, #0xb
  e4:	b.ne	104 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE13_M_insert_altEllb+0x104>  // b.any
  e8:	ldr	x8, [sp, #32]
  ec:	cbz	x8, 104 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE13_M_insert_altEllb+0x104>
  f0:	mov	x9, sp
  f4:	add	x0, x9, #0x10
  f8:	mov	w2, #0x3                   	// #3
  fc:	mov	x1, x0
 100:	blr	x8
 104:	ldr	w8, [sp, #48]
 108:	cmp	w8, #0xb
 10c:	b.ne	12c <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE13_M_insert_altEllb+0x12c>  // b.any
 110:	ldr	x8, [sp, #80]
 114:	cbz	x8, 12c <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE13_M_insert_altEllb+0x12c>
 118:	add	x9, sp, #0x30
 11c:	add	x0, x9, #0x10
 120:	mov	w2, #0x3                   	// #3
 124:	mov	x1, x0
 128:	blr	x8
 12c:	mov	x0, x19
 130:	ldp	x20, x19, [sp, #128]
 134:	ldp	x29, x30, [sp, #112]
 138:	add	sp, sp, #0x90
 13c:	ret
 140:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #48]
   8:	str	x25, [sp, #64]
   c:	stp	x24, x23, [sp, #80]
  10:	stp	x22, x21, [sp, #96]
  14:	stp	x20, x19, [sp, #112]
  18:	add	x29, sp, #0x30
  1c:	ldr	w8, [x0, #152]
  20:	mov	x19, x0
  24:	mov	w0, wzr
  28:	sub	w8, w8, #0x7
  2c:	cmp	w8, #0x11
  30:	b.hi	48c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x48c>  // b.pmore
  34:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
  38:	add	x9, x9, #0x0
  3c:	adr	x10, 50 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x50>
  40:	ldrh	w11, [x9, x8, lsl #1]
  44:	add	x10, x10, x11, lsl #2
  48:	add	x20, x19, #0x8
  4c:	br	x10
  50:	add	x21, x19, #0xd0
  54:	add	x22, x19, #0x110
  58:	mov	x0, x22
  5c:	mov	x1, x21
  60:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  64:	ldp	x8, x9, [x19, #184]
  68:	cmp	x8, x9
  6c:	b.eq	154 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x154>  // b.none
  70:	ldr	w8, [x19, #144]
  74:	cmp	w8, #0x2
  78:	b.eq	198 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x198>  // b.none
  7c:	cmp	w8, #0x1
  80:	b.eq	1a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x1a4>  // b.none
  84:	cbnz	w8, 1ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x1ac>
  88:	mov	x0, x20
  8c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
  90:	b	1ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x1ac>
  94:	add	x1, x19, #0xd0
  98:	add	x0, x19, #0x110
  9c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  a0:	ldp	x8, x9, [x19, #184]
  a4:	cmp	x8, x9
  a8:	b.eq	148 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x148>  // b.none
  ac:	ldr	w8, [x19, #144]
  b0:	cmp	w8, #0x2
  b4:	b.eq	178 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x178>  // b.none
  b8:	cmp	w8, #0x1
  bc:	b.eq	184 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x184>  // b.none
  c0:	cbnz	w8, 18c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x18c>
  c4:	mov	x0, x20
  c8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
  cc:	b	18c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x18c>
  d0:	add	x1, x19, #0xd0
  d4:	add	x0, x19, #0x110
  d8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  dc:	ldp	x8, x9, [x19, #184]
  e0:	cmp	x8, x9
  e4:	b.eq	160 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x160>  // b.none
  e8:	ldr	w8, [x19, #144]
  ec:	cmp	w8, #0x2
  f0:	b.eq	210 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x210>  // b.none
  f4:	cmp	w8, #0x1
  f8:	b.eq	21c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x21c>  // b.none
  fc:	cbnz	w8, 224 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x224>
 100:	mov	x0, x20
 104:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 108:	b	224 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x224>
 10c:	add	x1, x19, #0xd0
 110:	add	x0, x19, #0x110
 114:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 118:	ldp	x8, x9, [x19, #184]
 11c:	cmp	x8, x9
 120:	b.eq	16c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x16c>  // b.none
 124:	ldr	w8, [x19, #144]
 128:	cmp	w8, #0x2
 12c:	b.eq	2d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x2d8>  // b.none
 130:	cmp	w8, #0x1
 134:	b.eq	2e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x2e4>  // b.none
 138:	cbnz	w8, 2ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x2ec>
 13c:	mov	x0, x20
 140:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 144:	b	2ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x2ec>
 148:	mov	w8, #0x1b                  	// #27
 14c:	str	w8, [x19, #152]
 150:	b	18c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x18c>
 154:	mov	w8, #0x1b                  	// #27
 158:	str	w8, [x19, #152]
 15c:	b	1ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x1ac>
 160:	mov	w8, #0x1b                  	// #27
 164:	str	w8, [x19, #152]
 168:	b	224 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x224>
 16c:	mov	w8, #0x1b                  	// #27
 170:	str	w8, [x19, #152]
 174:	b	2ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x2ec>
 178:	mov	x0, x20
 17c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 180:	b	18c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x18c>
 184:	mov	x0, x20
 188:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 18c:	ldr	x21, [x19, #256]
 190:	mov	w8, #0x5                   	// #5
 194:	b	22c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x22c>
 198:	mov	x0, x20
 19c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 1a0:	b	1ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x1ac>
 1a4:	mov	x0, x20
 1a8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 1ac:	ldr	x8, [x19, #272]
 1b0:	mov	x0, x19
 1b4:	ldrb	w23, [x8]
 1b8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 1bc:	ldr	w8, [x19, #152]
 1c0:	cmp	w8, #0x8
 1c4:	b.ne	4a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x4a8>  // b.any
 1c8:	mov	x0, x22
 1cc:	mov	x1, x21
 1d0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 1d4:	ldp	x8, x9, [x19, #184]
 1d8:	cmp	x8, x9
 1dc:	b.eq	204 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x204>  // b.none
 1e0:	ldr	w8, [x19, #144]
 1e4:	cmp	w8, #0x2
 1e8:	b.eq	310 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x310>  // b.none
 1ec:	cmp	w8, #0x1
 1f0:	b.eq	31c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x31c>  // b.none
 1f4:	cbnz	w8, 324 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x324>
 1f8:	mov	x0, x20
 1fc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 200:	b	324 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x324>
 204:	mov	w8, #0x1b                  	// #27
 208:	str	w8, [x19, #152]
 20c:	b	324 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x324>
 210:	mov	x0, x20
 214:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 218:	b	224 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x224>
 21c:	mov	x0, x20
 220:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 224:	ldr	x21, [x19, #256]
 228:	mov	w8, #0x4                   	// #4
 22c:	mov	x9, #0xffffffffffffffff    	// #-1
 230:	str	w8, [sp]
 234:	str	x9, [sp, #8]
 238:	ldp	x1, x8, [x21, #64]
 23c:	add	x20, x21, #0x38
 240:	cmp	x1, x8
 244:	b.eq	268 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x268>  // b.none
 248:	ldp	q1, q0, [sp, #16]
 24c:	ldr	q2, [sp]
 250:	stp	q1, q0, [x1, #16]
 254:	str	q2, [x1]
 258:	ldr	x8, [x21, #64]
 25c:	add	x8, x8, #0x30
 260:	str	x8, [x21, #64]
 264:	b	278 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x278>
 268:	mov	x2, sp
 26c:	mov	x0, x20
 270:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 274:	ldr	x8, [x21, #64]
 278:	ldr	x9, [x20]
 27c:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 280:	movk	x10, #0xaaab
 284:	sub	x8, x8, x9
 288:	asr	x8, x8, #4
 28c:	mov	w9, #0x86a0                	// #34464
 290:	mul	x8, x8, x10
 294:	movk	w9, #0x1, lsl #16
 298:	cmp	x8, x9
 29c:	b.hi	4a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x4a8>  // b.pmore
 2a0:	ldr	w9, [sp]
 2a4:	sub	x20, x8, #0x1
 2a8:	cmp	w9, #0xb
 2ac:	b.ne	2cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x2cc>  // b.any
 2b0:	ldr	x8, [sp, #32]
 2b4:	cbz	x8, 2cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x2cc>
 2b8:	mov	x9, sp
 2bc:	add	x0, x9, #0x10
 2c0:	mov	w2, #0x3                   	// #3
 2c4:	mov	x1, x0
 2c8:	blr	x8
 2cc:	stp	x21, x20, [sp]
 2d0:	str	x20, [sp, #16]
 2d4:	b	448 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x448>
 2d8:	mov	x0, x20
 2dc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 2e0:	b	2ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x2ec>
 2e4:	mov	x0, x20
 2e8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 2ec:	ldr	x8, [x19, #272]
 2f0:	ldr	x20, [x19, #256]
 2f4:	ldrb	w8, [x8]
 2f8:	mov	x0, x20
 2fc:	cmp	w8, #0x6e
 300:	cset	w1, eq  // eq = none
 304:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 308:	str	x20, [sp]
 30c:	b	444 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x444>
 310:	mov	x0, x20
 314:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 318:	b	324 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x324>
 31c:	mov	x0, x20
 320:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 324:	ldp	x0, x8, [x19, #352]
 328:	cmp	x0, x8
 32c:	b.eq	33c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x33c>  // b.none
 330:	ldr	x22, [x0, #-24]!
 334:	ldp	x20, x24, [x0, #8]
 338:	b	36c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x36c>
 33c:	ldr	x8, [x19, #376]
 340:	ldur	x8, [x8, #-8]
 344:	ldp	x22, x20, [x8, #480]
 348:	ldr	x24, [x8, #496]
 34c:	bl	0 <_ZdlPv>
 350:	ldr	x8, [x19, #376]
 354:	sub	x9, x8, #0x8
 358:	str	x9, [x19, #376]
 35c:	ldur	x8, [x8, #-8]
 360:	add	x9, x8, #0x1f8
 364:	add	x0, x8, #0x1e0
 368:	stp	x8, x9, [x19, #360]
 36c:	ldr	x25, [x19, #256]
 370:	mov	w8, #0xc                   	// #12
 374:	mov	x9, #0xffffffffffffffff    	// #-1
 378:	str	x0, [x19, #352]
 37c:	str	w8, [sp]
 380:	str	x9, [sp, #8]
 384:	ldp	x1, x8, [x25, #64]
 388:	add	x21, x25, #0x38
 38c:	cmp	x1, x8
 390:	b.eq	3b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x3b4>  // b.none
 394:	ldp	q1, q0, [sp, #16]
 398:	ldr	q2, [sp]
 39c:	stp	q1, q0, [x1, #16]
 3a0:	str	q2, [x1]
 3a4:	ldr	x8, [x25, #64]
 3a8:	add	x8, x8, #0x30
 3ac:	str	x8, [x25, #64]
 3b0:	b	3c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x3c4>
 3b4:	mov	x2, sp
 3b8:	mov	x0, x21
 3bc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 3c0:	ldr	x8, [x25, #64]
 3c4:	ldr	x9, [x21]
 3c8:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 3cc:	movk	x10, #0xaaab
 3d0:	sub	x8, x8, x9
 3d4:	asr	x8, x8, #4
 3d8:	mov	w9, #0x86a0                	// #34464
 3dc:	mul	x8, x8, x10
 3e0:	movk	w9, #0x1, lsl #16
 3e4:	cmp	x8, x9
 3e8:	b.hi	4a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x4a8>  // b.pmore
 3ec:	ldr	w9, [sp]
 3f0:	sub	x21, x8, #0x1
 3f4:	cmp	w9, #0xb
 3f8:	b.ne	418 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x418>  // b.any
 3fc:	ldr	x8, [sp, #32]
 400:	cbz	x8, 418 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x418>
 404:	mov	x9, sp
 408:	add	x0, x9, #0x10
 40c:	mov	w2, #0x3                   	// #3
 410:	mov	x1, x0
 414:	blr	x8
 418:	ldr	x8, [x22, #56]
 41c:	mov	w9, #0x30                  	// #48
 420:	cmp	w23, #0x6e
 424:	cset	w2, eq  // eq = none
 428:	madd	x8, x24, x9, x8
 42c:	str	x21, [x8, #8]
 430:	ldr	x21, [x19, #256]
 434:	mov	x1, x20
 438:	mov	x0, x21
 43c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 440:	str	x21, [sp]
 444:	stp	x0, x0, [sp, #8]
 448:	ldr	x9, [x19, #368]
 44c:	ldr	x8, [x19, #352]
 450:	sub	x9, x9, #0x18
 454:	cmp	x8, x9
 458:	b.eq	47c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x47c>  // b.none
 45c:	ldr	x9, [sp, #16]
 460:	ldr	q0, [sp]
 464:	str	x9, [x8, #16]
 468:	str	q0, [x8]
 46c:	ldr	x8, [x19, #352]
 470:	add	x8, x8, #0x18
 474:	str	x8, [x19, #352]
 478:	b	488 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x488>
 47c:	add	x0, x19, #0x130
 480:	mov	x1, sp
 484:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 488:	mov	w0, #0x1                   	// #1
 48c:	ldp	x20, x19, [sp, #112]
 490:	ldp	x22, x21, [sp, #96]
 494:	ldp	x24, x23, [sp, #80]
 498:	ldr	x25, [sp, #64]
 49c:	ldp	x29, x30, [sp, #48]
 4a0:	add	sp, sp, #0x80
 4a4:	ret
 4a8:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>:
   0:	sub	sp, sp, #0x90
   4:	stp	x29, x30, [sp, #80]
   8:	stp	x24, x23, [sp, #96]
   c:	stp	x22, x21, [sp, #112]
  10:	stp	x20, x19, [sp, #128]
  14:	add	x29, sp, #0x50
  18:	ldr	w8, [x0, #152]
  1c:	mov	x19, x0
  20:	add	x20, x0, #0x8
  24:	cbz	w8, 6c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x6c>
  28:	mov	x0, x19
  2c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  30:	tbz	w0, #0, b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0xb0>
  34:	ldr	w8, [x19]
  38:	tbnz	w8, #0, 114 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x114>
  3c:	tbz	w8, #3, 138 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x138>
  40:	ldr	x8, [x19, #272]
  44:	ldr	x9, [x19, #384]
  48:	ldr	x20, [x19, #256]
  4c:	adrp	x10, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  50:	ldrb	w8, [x8]
  54:	adrp	x11, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  58:	add	x10, x10, #0x0
  5c:	add	x11, x11, #0x0
  60:	stp	x9, x8, [sp, #32]
  64:	stp	x11, x10, [sp, #48]
  68:	b	35c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x35c>
  6c:	add	x1, x19, #0xd0
  70:	add	x0, x19, #0x110
  74:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  78:	ldp	x8, x9, [x19, #184]
  7c:	cmp	x8, x9
  80:	b.eq	124 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x124>  // b.none
  84:	ldr	w8, [x19, #144]
  88:	cmp	w8, #0x2
  8c:	b.eq	298 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x298>  // b.none
  90:	cmp	w8, #0x1
  94:	b.eq	244 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x244>  // b.none
  98:	cbnz	w8, 24c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x24c>
  9c:	mov	x0, x20
  a0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  a4:	ldr	w8, [x19]
  a8:	tbz	w8, #4, 254 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x254>
  ac:	b	2a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x2a8>
  b0:	ldr	w8, [x19, #152]
  b4:	sub	w8, w8, #0x4
  b8:	cmp	w8, #0xa
  bc:	b.hi	230 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x230>  // b.pmore
  c0:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  c4:	add	x9, x9, #0x0
  c8:	adr	x10, d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0xd8>
  cc:	ldrb	w11, [x9, x8]
  d0:	add	x10, x10, x11, lsl #2
  d4:	br	x10
  d8:	add	x1, x19, #0xd0
  dc:	add	x0, x19, #0x110
  e0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  e4:	ldp	x8, x9, [x19, #184]
  e8:	cmp	x8, x9
  ec:	b.eq	3e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x3e0>  // b.none
  f0:	ldr	w8, [x19, #144]
  f4:	cmp	w8, #0x2
  f8:	b.eq	548 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x548>  // b.none
  fc:	cmp	w8, #0x1
 100:	b.eq	410 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x410>  // b.none
 104:	cbnz	w8, 550 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x550>
 108:	mov	x0, x20
 10c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 110:	b	550 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x550>
 114:	mov	x0, x19
 118:	tbz	w8, #3, 164 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x164>
 11c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 120:	b	7e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x7e8>
 124:	mov	w8, #0x1b                  	// #27
 128:	str	w8, [x19, #152]
 12c:	ldr	w8, [x19]
 130:	tbz	w8, #4, 254 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x254>
 134:	b	2a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x2a8>
 138:	ldr	x8, [x19, #272]
 13c:	ldr	x20, [x19, #256]
 140:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 144:	adrp	x10, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 148:	ldrb	w8, [x8]
 14c:	add	x9, x9, #0x0
 150:	add	x10, x10, #0x0
 154:	stp	x10, x9, [sp, #48]
 158:	lsl	w8, w8, #8
 15c:	strh	w8, [sp, #32]
 160:	b	35c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x35c>
 164:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 168:	b	7e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x7e8>
 16c:	add	x21, x19, #0xd0
 170:	add	x22, x19, #0x110
 174:	mov	x0, x22
 178:	mov	x1, x21
 17c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 180:	ldp	x8, x9, [x19, #184]
 184:	cmp	x8, x9
 188:	b.eq	3d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x3d4>  // b.none
 18c:	ldr	w8, [x19, #144]
 190:	cmp	w8, #0x2
 194:	b.eq	41c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x41c>  // b.none
 198:	cmp	w8, #0x1
 19c:	b.eq	404 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x404>  // b.none
 1a0:	cbnz	w8, 424 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x424>
 1a4:	mov	x0, x20
 1a8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 1ac:	b	424 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x424>
 1b0:	add	x23, x19, #0xd0
 1b4:	add	x24, x19, #0x110
 1b8:	mov	x0, x24
 1bc:	mov	x1, x23
 1c0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 1c4:	ldp	x8, x9, [x19, #184]
 1c8:	cmp	x8, x9
 1cc:	b.eq	3ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x3ec>  // b.none
 1d0:	ldr	w8, [x19, #144]
 1d4:	cmp	w8, #0x2
 1d8:	b.eq	5d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x5d4>  // b.none
 1dc:	cmp	w8, #0x1
 1e0:	b.eq	530 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x530>  // b.none
 1e4:	cbnz	w8, 5dc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x5dc>
 1e8:	mov	x0, x20
 1ec:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 1f0:	b	5dc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x5dc>
 1f4:	add	x1, x19, #0xd0
 1f8:	add	x0, x19, #0x110
 1fc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 200:	ldp	x8, x9, [x19, #184]
 204:	cmp	x8, x9
 208:	b.eq	3f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x3f8>  // b.none
 20c:	ldr	w8, [x19, #144]
 210:	cmp	w8, #0x2
 214:	b.eq	650 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x650>  // b.none
 218:	cmp	w8, #0x1
 21c:	b.eq	65c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x65c>  // b.none
 220:	cbnz	w8, 664 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x664>
 224:	mov	x0, x20
 228:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 22c:	b	664 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x664>
 230:	mov	x0, x19
 234:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 238:	tbnz	w0, #0, 7e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x7e8>
 23c:	mov	w0, wzr
 240:	b	7ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x7ec>
 244:	mov	x0, x20
 248:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 24c:	ldr	w8, [x19]
 250:	tbnz	w8, #4, 2a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x2a8>
 254:	tbz	w8, #0, 278 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x278>
 258:	tbz	w8, #3, 2ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x2ec>
 25c:	ldr	x20, [x19, #256]
 260:	ldr	x8, [x19, #384]
 264:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 268:	adrp	x10, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 26c:	add	x9, x9, #0x0
 270:	add	x10, x10, #0x0
 274:	b	338 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x338>
 278:	tbz	w8, #3, 308 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x308>
 27c:	ldr	x20, [x19, #256]
 280:	ldr	x8, [x19, #384]
 284:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 288:	adrp	x10, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 28c:	add	x9, x9, #0x0
 290:	add	x10, x10, #0x0
 294:	b	338 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x338>
 298:	mov	x0, x20
 29c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 2a0:	ldr	w8, [x19]
 2a4:	tbz	w8, #4, 254 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x254>
 2a8:	tbz	w8, #0, 2cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x2cc>
 2ac:	tbz	w8, #3, 320 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x320>
 2b0:	ldr	x20, [x19, #256]
 2b4:	ldr	x8, [x19, #384]
 2b8:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 2bc:	adrp	x10, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 2c0:	add	x9, x9, #0x0
 2c4:	add	x10, x10, #0x0
 2c8:	b	338 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x338>
 2cc:	tbz	w8, #3, 344 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x344>
 2d0:	ldr	x20, [x19, #256]
 2d4:	ldr	x8, [x19, #384]
 2d8:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 2dc:	adrp	x10, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 2e0:	add	x9, x9, #0x0
 2e4:	add	x10, x10, #0x0
 2e8:	b	338 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x338>
 2ec:	ldr	x20, [x19, #256]
 2f0:	ldr	x8, [x19, #384]
 2f4:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 2f8:	adrp	x10, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 2fc:	add	x9, x9, #0x0
 300:	add	x10, x10, #0x0
 304:	b	338 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x338>
 308:	ldr	x20, [x19, #256]
 30c:	adrp	x8, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 310:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 314:	add	x8, x8, #0x0
 318:	add	x9, x9, #0x0
 31c:	b	358 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x358>
 320:	ldr	x20, [x19, #256]
 324:	ldr	x8, [x19, #384]
 328:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 32c:	adrp	x10, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 330:	add	x9, x9, #0x0
 334:	add	x10, x10, #0x0
 338:	stp	x10, x9, [sp, #48]
 33c:	str	x8, [sp, #32]
 340:	b	35c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x35c>
 344:	ldr	x20, [x19, #256]
 348:	adrp	x8, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 34c:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 350:	add	x8, x8, #0x0
 354:	add	x9, x9, #0x0
 358:	stp	x9, x8, [sp, #48]
 35c:	add	x1, sp, #0x20
 360:	mov	x0, x20
 364:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 368:	stp	x20, x0, [sp, #8]
 36c:	str	x0, [sp, #24]
 370:	ldr	x9, [x19, #368]
 374:	ldr	x8, [x19, #352]
 378:	sub	x9, x9, #0x18
 37c:	cmp	x8, x9
 380:	b.eq	3ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x3ac>  // b.none
 384:	ldr	x9, [sp, #24]
 388:	ldur	q0, [sp, #8]
 38c:	str	x9, [x8, #16]
 390:	str	q0, [x8]
 394:	ldr	x8, [x19, #352]
 398:	add	x8, x8, #0x18
 39c:	str	x8, [x19, #352]
 3a0:	ldr	x8, [sp, #48]
 3a4:	cbnz	x8, 3c0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x3c0>
 3a8:	b	7e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x7e8>
 3ac:	add	x0, x19, #0x130
 3b0:	add	x1, sp, #0x8
 3b4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 3b8:	ldr	x8, [sp, #48]
 3bc:	cbz	x8, 7e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x7e8>
 3c0:	add	x0, sp, #0x20
 3c4:	add	x1, sp, #0x20
 3c8:	mov	w2, #0x3                   	// #3
 3cc:	blr	x8
 3d0:	b	7e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x7e8>
 3d4:	mov	w8, #0x1b                  	// #27
 3d8:	str	w8, [x19, #152]
 3dc:	b	424 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x424>
 3e0:	mov	w8, #0x1b                  	// #27
 3e4:	str	w8, [x19, #152]
 3e8:	b	550 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x550>
 3ec:	mov	w8, #0x1b                  	// #27
 3f0:	str	w8, [x19, #152]
 3f4:	b	5dc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x5dc>
 3f8:	mov	w8, #0x1b                  	// #27
 3fc:	str	w8, [x19, #152]
 400:	b	664 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x664>
 404:	mov	x0, x20
 408:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 40c:	b	424 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x424>
 410:	mov	x0, x20
 414:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 418:	b	550 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x550>
 41c:	mov	x0, x20
 420:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 424:	ldr	x24, [x19, #256]
 428:	mov	w8, #0xa                   	// #10
 42c:	mov	x9, #0xffffffffffffffff    	// #-1
 430:	str	w8, [sp, #32]
 434:	str	x9, [sp, #40]
 438:	ldp	x1, x8, [x24, #64]
 43c:	add	x23, x24, #0x38
 440:	cmp	x1, x8
 444:	b.eq	468 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x468>  // b.none
 448:	ldp	q1, q0, [sp, #48]
 44c:	ldr	q2, [sp, #32]
 450:	stp	q1, q0, [x1, #16]
 454:	str	q2, [x1]
 458:	ldr	x8, [x24, #64]
 45c:	add	x8, x8, #0x30
 460:	str	x8, [x24, #64]
 464:	b	478 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x478>
 468:	add	x2, sp, #0x20
 46c:	mov	x0, x23
 470:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 474:	ldr	x8, [x24, #64]
 478:	ldr	x9, [x23]
 47c:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 480:	movk	x10, #0xaaab
 484:	sub	x8, x8, x9
 488:	asr	x8, x8, #4
 48c:	mov	w9, #0x86a1                	// #34465
 490:	mul	x8, x8, x10
 494:	movk	w9, #0x1, lsl #16
 498:	cmp	x8, x9
 49c:	b.cs	814 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x814>  // b.hs, b.nlast
 4a0:	ldr	w9, [sp, #32]
 4a4:	sub	x23, x8, #0x1
 4a8:	cmp	w9, #0xb
 4ac:	b.ne	4cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x4cc>  // b.any
 4b0:	ldr	x8, [sp, #64]
 4b4:	cbz	x8, 4cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x4cc>
 4b8:	add	x9, sp, #0x20
 4bc:	add	x0, x9, #0x10
 4c0:	mov	w2, #0x3                   	// #3
 4c4:	mov	x1, x0
 4c8:	blr	x8
 4cc:	mov	x0, x19
 4d0:	stp	x24, x23, [sp, #8]
 4d4:	str	x23, [sp, #24]
 4d8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 4dc:	ldr	w8, [x19, #152]
 4e0:	cmp	w8, #0x8
 4e4:	b.ne	814 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x814>  // b.any
 4e8:	mov	x0, x22
 4ec:	mov	x1, x21
 4f0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 4f4:	ldp	x8, x9, [x19, #184]
 4f8:	cmp	x8, x9
 4fc:	b.eq	524 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x524>  // b.none
 500:	ldr	w8, [x19, #144]
 504:	cmp	w8, #0x2
 508:	b.eq	69c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x69c>  // b.none
 50c:	cmp	w8, #0x1
 510:	b.eq	53c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x53c>  // b.none
 514:	cbnz	w8, 6a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x6a4>
 518:	mov	x0, x20
 51c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 520:	b	6a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x6a4>
 524:	mov	w8, #0x1b                  	// #27
 528:	str	w8, [x19, #152]
 52c:	b	6a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x6a4>
 530:	mov	x0, x20
 534:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 538:	b	5dc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x5dc>
 53c:	mov	x0, x20
 540:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 544:	b	6a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x6a4>
 548:	mov	x0, x20
 54c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 550:	ldr	x8, [x19, #280]
 554:	ldr	x20, [x19, #256]
 558:	cbz	x8, 59c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x59c>
 55c:	mov	x21, xzr
 560:	mov	x8, xzr
 564:	mov	w22, #0xa                   	// #10
 568:	ldr	x9, [x19, #272]
 56c:	ldr	x0, [x19, #384]
 570:	mov	w2, #0xa                   	// #10
 574:	mul	x23, x8, x22
 578:	ldrb	w1, [x9, x21]
 57c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 580:	ldr	x8, [x19, #280]
 584:	add	x21, x21, #0x1
 588:	cmp	x21, x8
 58c:	add	x8, x23, w0, sxtw
 590:	b.cc	568 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x568>  // b.lo, b.ul, b.last
 594:	sxtw	x1, w8
 598:	b	5a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x5a0>
 59c:	mov	x1, xzr
 5a0:	mov	x0, x20
 5a4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 5a8:	stp	x20, x0, [sp, #32]
 5ac:	str	x0, [sp, #48]
 5b0:	ldr	x9, [x19, #368]
 5b4:	ldr	x8, [x19, #352]
 5b8:	sub	x9, x9, #0x18
 5bc:	cmp	x8, x9
 5c0:	b.ne	7cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x7cc>  // b.any
 5c4:	add	x0, x19, #0x130
 5c8:	add	x1, sp, #0x20
 5cc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 5d0:	b	7e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x7e8>
 5d4:	mov	x0, x20
 5d8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 5dc:	ldr	x21, [x19, #256]
 5e0:	mov	x0, x21
 5e4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 5e8:	mov	x22, x0
 5ec:	stp	x21, x0, [sp, #32]
 5f0:	str	x0, [sp, #48]
 5f4:	mov	x0, x19
 5f8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 5fc:	ldr	w8, [x19, #152]
 600:	cmp	w8, #0x8
 604:	b.ne	814 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x814>  // b.any
 608:	mov	x0, x24
 60c:	mov	x1, x23
 610:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 614:	ldp	x8, x9, [x19, #184]
 618:	cmp	x8, x9
 61c:	b.eq	644 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x644>  // b.none
 620:	ldr	w8, [x19, #144]
 624:	cmp	w8, #0x2
 628:	b.eq	734 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x734>  // b.none
 62c:	cmp	w8, #0x1
 630:	b.eq	740 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x740>  // b.none
 634:	cbnz	w8, 748 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x748>
 638:	mov	x0, x20
 63c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 640:	b	748 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x748>
 644:	mov	w8, #0x1b                  	// #27
 648:	str	w8, [x19, #152]
 64c:	b	748 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x748>
 650:	mov	x0, x20
 654:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 658:	b	664 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x664>
 65c:	mov	x0, x20
 660:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 664:	ldr	w8, [x19]
 668:	tbnz	w8, #0, 67c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x67c>
 66c:	mov	x0, x19
 670:	tbz	w8, #3, 68c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x68c>
 674:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 678:	b	7e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x7e8>
 67c:	mov	x0, x19
 680:	tbz	w8, #3, 694 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x694>
 684:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 688:	b	7e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x7e8>
 68c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 690:	b	7e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x7e8>
 694:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 698:	b	7e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x7e8>
 69c:	mov	x0, x20
 6a0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 6a4:	ldp	x0, x8, [x19, #352]
 6a8:	cmp	x0, x8
 6ac:	b.eq	6c0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x6c0>  // b.none
 6b0:	ldp	x20, x21, [x0, #-16]
 6b4:	ldr	x9, [x19, #368]
 6b8:	sub	x8, x0, #0x18
 6bc:	b	6ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x6ec>
 6c0:	ldr	x8, [x19, #376]
 6c4:	ldur	x8, [x8, #-8]
 6c8:	ldp	x20, x21, [x8, #488]
 6cc:	bl	0 <_ZdlPv>
 6d0:	ldr	x8, [x19, #376]
 6d4:	sub	x9, x8, #0x8
 6d8:	str	x9, [x19, #376]
 6dc:	ldur	x8, [x8, #-8]
 6e0:	add	x9, x8, #0x1f8
 6e4:	stp	x8, x9, [x19, #360]
 6e8:	add	x8, x8, #0x1e0
 6ec:	str	x8, [x19, #352]
 6f0:	ldr	x10, [sp, #8]
 6f4:	ldr	x11, [sp, #24]
 6f8:	mov	w12, #0x30                  	// #48
 6fc:	sub	x9, x9, #0x18
 700:	ldr	x10, [x10, #56]
 704:	cmp	x8, x9
 708:	madd	x9, x11, x12, x10
 70c:	str	x20, [x9, #8]
 710:	str	x21, [sp, #24]
 714:	b.eq	724 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x724>  // b.none
 718:	ldr	x9, [sp, #24]
 71c:	ldur	q0, [sp, #8]
 720:	b	7d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x7d4>
 724:	add	x0, x19, #0x130
 728:	add	x1, sp, #0x8
 72c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 730:	b	7e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x7e8>
 734:	mov	x0, x20
 738:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 73c:	b	748 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x748>
 740:	mov	x0, x20
 744:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 748:	ldp	x0, x8, [x19, #352]
 74c:	cmp	x0, x8
 750:	b.eq	760 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x760>  // b.none
 754:	ldp	x23, x20, [x0, #-16]
 758:	sub	x8, x0, #0x18
 75c:	b	78c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x78c>
 760:	ldr	x8, [x19, #376]
 764:	ldur	x8, [x8, #-8]
 768:	ldp	x23, x20, [x8, #488]
 76c:	bl	0 <_ZdlPv>
 770:	ldr	x8, [x19, #376]
 774:	sub	x9, x8, #0x8
 778:	str	x9, [x19, #376]
 77c:	ldur	x8, [x8, #-8]
 780:	add	x9, x8, #0x1f8
 784:	stp	x8, x9, [x19, #360]
 788:	add	x8, x8, #0x1e0
 78c:	str	x8, [x19, #352]
 790:	ldr	x8, [x21, #56]
 794:	mov	w24, #0x30                  	// #48
 798:	madd	x8, x22, x24, x8
 79c:	str	x23, [x8, #8]
 7a0:	ldr	x0, [x19, #256]
 7a4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 7a8:	ldr	x8, [x21, #56]
 7ac:	madd	x8, x20, x24, x8
 7b0:	str	x0, [x8, #8]
 7b4:	str	x0, [sp, #48]
 7b8:	ldr	x9, [x19, #368]
 7bc:	ldr	x8, [x19, #352]
 7c0:	sub	x9, x9, #0x18
 7c4:	cmp	x8, x9
 7c8:	b.eq	804 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x804>  // b.none
 7cc:	ldr	x9, [sp, #48]
 7d0:	ldr	q0, [sp, #32]
 7d4:	str	x9, [x8, #16]
 7d8:	str	q0, [x8]
 7dc:	ldr	x8, [x19, #352]
 7e0:	add	x8, x8, #0x18
 7e4:	str	x8, [x19, #352]
 7e8:	mov	w0, #0x1                   	// #1
 7ec:	ldp	x20, x19, [sp, #128]
 7f0:	ldp	x22, x21, [sp, #112]
 7f4:	ldp	x24, x23, [sp, #96]
 7f8:	ldp	x29, x30, [sp, #80]
 7fc:	add	sp, sp, #0x90
 800:	ret
 804:	add	x0, x19, #0x130
 808:	add	x1, sp, #0x20
 80c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 810:	b	7e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x7e8>
 814:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>:
   0:	sub	sp, sp, #0x120
   4:	stp	x29, x30, [sp, #192]
   8:	stp	x28, x27, [sp, #208]
   c:	stp	x26, x25, [sp, #224]
  10:	stp	x24, x23, [sp, #240]
  14:	stp	x22, x21, [sp, #256]
  18:	stp	x20, x19, [sp, #272]
  1c:	add	x29, sp, #0xc0
  20:	mov	x20, x0
  24:	mov	x24, x0
  28:	ldr	w25, [x20], #8
  2c:	ldr	w8, [x24, #152]!
  30:	mov	x19, x0
  34:	mov	w0, wzr
  38:	sub	w8, w8, #0xc
  3c:	cmp	w8, #0x9
  40:	b.hi	d38 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xd38>  // b.pmore
  44:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
  48:	add	x9, x9, #0x0
  4c:	adr	x10, 5c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x5c>
  50:	ldrh	w11, [x9, x8, lsl #1]
  54:	add	x10, x10, x11, lsl #2
  58:	br	x10
  5c:	add	x21, x19, #0xd0
  60:	add	x22, x19, #0x110
  64:	mov	x0, x22
  68:	mov	x1, x21
  6c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  70:	ldp	x8, x9, [x19, #184]
  74:	cmp	x8, x9
  78:	b.eq	178 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x178>  // b.none
  7c:	ldr	w8, [x19, #144]
  80:	cmp	w8, #0x2
  84:	b.eq	22c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x22c>  // b.none
  88:	cmp	w8, #0x1
  8c:	b.eq	214 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x214>  // b.none
  90:	cbnz	w8, 234 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x234>
  94:	mov	x0, x20
  98:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
  9c:	b	234 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x234>
  a0:	add	x21, x19, #0xd0
  a4:	add	x22, x19, #0x110
  a8:	mov	x0, x22
  ac:	mov	x1, x21
  b0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  b4:	ldp	x8, x9, [x19, #184]
  b8:	cmp	x8, x9
  bc:	b.eq	16c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x16c>  // b.none
  c0:	ldr	w8, [x19, #144]
  c4:	cmp	w8, #0x2
  c8:	b.eq	1a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x1a8>  // b.none
  cc:	cmp	w8, #0x1
  d0:	b.eq	19c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x19c>  // b.none
  d4:	cbnz	w8, 1b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x1b0>
  d8:	mov	x0, x20
  dc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
  e0:	b	1b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x1b0>
  e4:	add	x21, x19, #0xd0
  e8:	add	x22, x19, #0x110
  ec:	mov	x0, x22
  f0:	mov	x1, x21
  f4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  f8:	ldp	x8, x9, [x19, #184]
  fc:	cmp	x8, x9
 100:	b.eq	184 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x184>  // b.none
 104:	ldr	w8, [x19, #144]
 108:	cmp	w8, #0x2
 10c:	b.eq	298 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x298>  // b.none
 110:	cmp	w8, #0x1
 114:	b.eq	220 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x220>  // b.none
 118:	cbnz	w8, 2a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x2a0>
 11c:	mov	x0, x20
 120:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 124:	b	2a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x2a0>
 128:	add	x21, x19, #0xd0
 12c:	add	x22, x19, #0x110
 130:	mov	x0, x22
 134:	mov	x1, x21
 138:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 13c:	ldp	x8, x9, [x19, #184]
 140:	cmp	x8, x9
 144:	b.eq	190 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x190>  // b.none
 148:	ldr	w8, [x19, #144]
 14c:	cmp	w8, #0x2
 150:	b.eq	31c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x31c>  // b.none
 154:	cmp	w8, #0x1
 158:	b.eq	304 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x304>  // b.none
 15c:	cbnz	w8, 324 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x324>
 160:	mov	x0, x20
 164:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 168:	b	324 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x324>
 16c:	mov	w8, #0x1b                  	// #27
 170:	str	w8, [x24]
 174:	b	1b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x1b0>
 178:	mov	w8, #0x1b                  	// #27
 17c:	str	w8, [x24]
 180:	b	234 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x234>
 184:	mov	w8, #0x1b                  	// #27
 188:	str	w8, [x24]
 18c:	b	2a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x2a0>
 190:	mov	w8, #0x1b                  	// #27
 194:	str	w8, [x24]
 198:	b	324 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x324>
 19c:	mov	x0, x20
 1a0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 1a4:	b	1b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x1b0>
 1a8:	mov	x0, x20
 1ac:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 1b0:	ldr	x8, [x19, #352]
 1b4:	ldr	x9, [x19, #320]
 1b8:	cmp	x8, x9
 1bc:	b.eq	d60 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xd60>  // b.none
 1c0:	tbz	w25, #4, 20c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x20c>
 1c4:	ldr	w8, [x24]
 1c8:	cmp	w8, #0x12
 1cc:	b.ne	20c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x20c>  // b.any
 1d0:	mov	x0, x22
 1d4:	mov	x1, x21
 1d8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 1dc:	ldp	x8, x9, [x19, #184]
 1e0:	cmp	x8, x9
 1e4:	b.eq	5a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x5a4>  // b.none
 1e8:	ldr	w8, [x19, #144]
 1ec:	cmp	w8, #0x2
 1f0:	b.eq	5e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x5e0>  // b.none
 1f4:	cmp	w8, #0x1
 1f8:	b.eq	5d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x5d4>  // b.none
 1fc:	cbnz	w8, 5e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x5e8>
 200:	mov	x0, x20
 204:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 208:	b	5e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x5e8>
 20c:	mov	w20, wzr
 210:	b	5ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x5ec>
 214:	mov	x0, x20
 218:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 21c:	b	234 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x234>
 220:	mov	x0, x20
 224:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 228:	b	2a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x2a0>
 22c:	mov	x0, x20
 230:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 234:	ldr	x8, [x19, #352]
 238:	ldr	x9, [x19, #320]
 23c:	cmp	x8, x9
 240:	b.eq	d60 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xd60>  // b.none
 244:	ldr	w8, [x24]
 248:	cmp	w8, #0x1a
 24c:	b.ne	d60 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xd60>  // b.any
 250:	mov	x0, x22
 254:	mov	x1, x21
 258:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 25c:	ldp	x8, x9, [x19, #184]
 260:	cmp	x8, x9
 264:	b.eq	28c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x28c>  // b.none
 268:	ldr	w8, [x19, #144]
 26c:	cmp	w8, #0x2
 270:	b.eq	388 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x388>  // b.none
 274:	cmp	w8, #0x1
 278:	b.eq	310 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x310>  // b.none
 27c:	cbnz	w8, 390 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x390>
 280:	mov	x0, x20
 284:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 288:	b	390 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x390>
 28c:	mov	w8, #0x1b                  	// #27
 290:	str	w8, [x24]
 294:	b	390 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x390>
 298:	mov	x0, x20
 29c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 2a0:	ldr	x8, [x19, #352]
 2a4:	ldr	x9, [x19, #320]
 2a8:	cmp	x8, x9
 2ac:	b.eq	d60 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xd60>  // b.none
 2b0:	tbz	w25, #4, 2fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x2fc>
 2b4:	ldr	w8, [x24]
 2b8:	cmp	w8, #0x12
 2bc:	b.ne	2fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x2fc>  // b.any
 2c0:	mov	x0, x22
 2c4:	mov	x1, x21
 2c8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 2cc:	ldp	x8, x9, [x19, #184]
 2d0:	cmp	x8, x9
 2d4:	b.eq	5b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x5b0>  // b.none
 2d8:	ldr	w8, [x19, #144]
 2dc:	cmp	w8, #0x2
 2e0:	b.eq	66c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x66c>  // b.none
 2e4:	cmp	w8, #0x1
 2e8:	b.eq	678 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x678>  // b.none
 2ec:	cbnz	w8, 680 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x680>
 2f0:	mov	x0, x20
 2f4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 2f8:	b	680 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x680>
 2fc:	mov	w20, wzr
 300:	b	684 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x684>
 304:	mov	x0, x20
 308:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 30c:	b	324 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x324>
 310:	mov	x0, x20
 314:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 318:	b	390 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x390>
 31c:	mov	x0, x20
 320:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 324:	ldr	x8, [x19, #352]
 328:	ldr	x9, [x19, #320]
 32c:	cmp	x8, x9
 330:	b.eq	d60 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xd60>  // b.none
 334:	tbz	w25, #4, 380 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x380>
 338:	ldr	w8, [x24]
 33c:	cmp	w8, #0x12
 340:	b.ne	380 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x380>  // b.any
 344:	mov	x0, x22
 348:	mov	x1, x21
 34c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 350:	ldp	x8, x9, [x19, #184]
 354:	cmp	x8, x9
 358:	b.eq	5bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x5bc>  // b.none
 35c:	ldr	w8, [x19, #144]
 360:	cmp	w8, #0x2
 364:	b.eq	7b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x7b8>  // b.none
 368:	cmp	w8, #0x1
 36c:	b.eq	7c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x7c4>  // b.none
 370:	cbnz	w8, 7cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x7cc>
 374:	mov	x0, x20
 378:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 37c:	b	7cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x7cc>
 380:	mov	w20, wzr
 384:	b	7d0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x7d0>
 388:	mov	x0, x20
 38c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 390:	ldp	x0, x8, [x19, #352]
 394:	cmp	x0, x8
 398:	b.eq	3b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x3b4>  // b.none
 39c:	ldur	x9, [x0, #-8]
 3a0:	ldur	q0, [x0, #-24]
 3a4:	sub	x8, x0, #0x18
 3a8:	stur	x9, [x29, #-16]
 3ac:	stur	q0, [x29, #-32]
 3b0:	b	3ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x3ec>
 3b4:	ldr	x8, [x19, #376]
 3b8:	ldur	x8, [x8, #-8]
 3bc:	ldr	x9, [x8, #496]
 3c0:	ldr	q0, [x8, #480]
 3c4:	stur	x9, [x29, #-16]
 3c8:	stur	q0, [x29, #-32]
 3cc:	bl	0 <_ZdlPv>
 3d0:	ldr	x8, [x19, #376]
 3d4:	sub	x9, x8, #0x8
 3d8:	str	x9, [x19, #376]
 3dc:	ldur	x8, [x8, #-8]
 3e0:	add	x9, x8, #0x1f8
 3e4:	stp	x8, x9, [x19, #360]
 3e8:	add	x8, x8, #0x1e0
 3ec:	ldr	x26, [x19, #256]
 3f0:	str	x8, [x19, #352]
 3f4:	mov	w8, #0xa                   	// #10
 3f8:	mov	x9, #0xffffffffffffffff    	// #-1
 3fc:	str	w8, [sp, #48]
 400:	str	x9, [sp, #56]
 404:	ldp	x1, x8, [x26, #64]
 408:	add	x23, x26, #0x38
 40c:	cmp	x1, x8
 410:	b.eq	434 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x434>  // b.none
 414:	ldp	q1, q0, [sp, #64]
 418:	ldr	q2, [sp, #48]
 41c:	stp	q1, q0, [x1, #16]
 420:	str	q2, [x1]
 424:	ldr	x8, [x26, #64]
 428:	add	x8, x8, #0x30
 42c:	str	x8, [x26, #64]
 430:	b	444 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x444>
 434:	add	x2, sp, #0x30
 438:	mov	x0, x23
 43c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 440:	ldr	x8, [x26, #64]
 444:	ldr	x9, [x23]
 448:	mov	w10, #0x86a0                	// #34464
 44c:	movk	w10, #0x1, lsl #16
 450:	sub	x8, x8, x9
 454:	mov	x9, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 458:	asr	x8, x8, #4
 45c:	movk	x9, #0xaaab
 460:	mul	x8, x8, x9
 464:	cmp	x8, x10
 468:	b.hi	d60 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xd60>  // b.pmore
 46c:	ldr	w9, [sp, #48]
 470:	sub	x23, x8, #0x1
 474:	cmp	w9, #0xb
 478:	b.ne	498 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x498>  // b.any
 47c:	ldr	x8, [sp, #80]
 480:	cbz	x8, 498 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x498>
 484:	add	x9, sp, #0x30
 488:	add	x0, x9, #0x10
 48c:	mov	w2, #0x3                   	// #3
 490:	mov	x1, x0
 494:	blr	x8
 498:	stp	x26, x23, [x29, #-56]
 49c:	stur	x23, [x29, #-40]
 4a0:	ldr	x8, [x19, #280]
 4a4:	cbz	x8, 4e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x4e4>
 4a8:	mov	x23, xzr
 4ac:	mov	x28, xzr
 4b0:	mov	w26, #0xa                   	// #10
 4b4:	ldr	x8, [x19, #272]
 4b8:	ldr	x0, [x19, #384]
 4bc:	mov	w2, #0xa                   	// #10
 4c0:	mul	x27, x28, x26
 4c4:	ldrb	w1, [x8, x23]
 4c8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 4cc:	ldr	x8, [x19, #280]
 4d0:	add	x23, x23, #0x1
 4d4:	add	x28, x27, w0, sxtw
 4d8:	cmp	x23, x8
 4dc:	b.cc	4b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x4b4>  // b.lo, b.ul, b.last
 4e0:	b	4e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x4e8>
 4e4:	mov	x28, xzr
 4e8:	ldr	w8, [x24]
 4ec:	sxtw	x27, w28
 4f0:	cmp	w8, #0x19
 4f4:	b.ne	534 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x534>  // b.any
 4f8:	mov	x0, x22
 4fc:	mov	x1, x21
 500:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 504:	ldp	x8, x9, [x19, #184]
 508:	cmp	x8, x9
 50c:	b.eq	d58 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xd58>  // b.none
 510:	ldr	w8, [x19, #144]
 514:	cmp	w8, #0x2
 518:	b.eq	54c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x54c>  // b.none
 51c:	cmp	w8, #0x1
 520:	b.eq	540 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x540>  // b.none
 524:	cbnz	w8, 554 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x554>
 528:	mov	x0, x20
 52c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 530:	b	554 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x554>
 534:	mov	x26, xzr
 538:	mov	w23, wzr
 53c:	b	900 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x900>
 540:	mov	x0, x20
 544:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 548:	b	554 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x554>
 54c:	mov	x0, x20
 550:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 554:	ldr	w8, [x24]
 558:	cmp	w8, #0x1a
 55c:	b.ne	59c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x59c>  // b.any
 560:	mov	x0, x22
 564:	mov	x1, x21
 568:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 56c:	ldp	x8, x9, [x19, #184]
 570:	cmp	x8, x9
 574:	b.eq	5c8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x5c8>  // b.none
 578:	ldr	w8, [x19, #144]
 57c:	cmp	w8, #0x2
 580:	b.eq	898 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x898>  // b.none
 584:	cmp	w8, #0x1
 588:	b.eq	88c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x88c>  // b.none
 58c:	cbnz	w8, 8a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x8a0>
 590:	mov	x0, x20
 594:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 598:	b	8a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x8a0>
 59c:	mov	w23, #0x1                   	// #1
 5a0:	b	900 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x900>
 5a4:	mov	w8, #0x1b                  	// #27
 5a8:	str	w8, [x24]
 5ac:	b	5e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x5e8>
 5b0:	mov	w8, #0x1b                  	// #27
 5b4:	str	w8, [x24]
 5b8:	b	680 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x680>
 5bc:	mov	w8, #0x1b                  	// #27
 5c0:	str	w8, [x24]
 5c4:	b	7cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x7cc>
 5c8:	mov	w8, #0x1b                  	// #27
 5cc:	str	w8, [x24]
 5d0:	b	8a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x8a0>
 5d4:	mov	x0, x20
 5d8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 5dc:	b	5e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x5e8>
 5e0:	mov	x0, x20
 5e4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 5e8:	mov	w20, #0x1                   	// #1
 5ec:	ldp	x0, x8, [x19, #352]
 5f0:	cmp	x0, x8
 5f4:	b.eq	604 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x604>  // b.none
 5f8:	ldr	x23, [x0, #-24]!
 5fc:	ldp	x21, x24, [x0, #8]
 600:	b	634 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x634>
 604:	ldr	x8, [x19, #376]
 608:	ldur	x8, [x8, #-8]
 60c:	ldp	x23, x21, [x8, #480]
 610:	ldr	x24, [x8, #496]
 614:	bl	0 <_ZdlPv>
 618:	ldr	x8, [x19, #376]
 61c:	sub	x9, x8, #0x8
 620:	str	x9, [x19, #376]
 624:	ldur	x8, [x8, #-8]
 628:	add	x9, x8, #0x1f8
 62c:	add	x0, x8, #0x1e0
 630:	stp	x8, x9, [x19, #360]
 634:	ldr	x22, [x19, #256]
 638:	str	x0, [x19, #352]
 63c:	mov	x1, #0xffffffffffffffff    	// #-1
 640:	mov	x2, x21
 644:	mov	x0, x22
 648:	mov	w3, w20
 64c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 650:	stp	x22, x0, [sp, #48]
 654:	str	x0, [sp, #64]
 658:	ldr	x8, [x23, #56]
 65c:	mov	w9, #0x30                  	// #48
 660:	madd	x8, x24, x9, x8
 664:	str	x0, [x8, #8]
 668:	b	860 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x860>
 66c:	mov	x0, x20
 670:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 674:	b	680 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x680>
 678:	mov	x0, x20
 67c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 680:	mov	w20, #0x1                   	// #1
 684:	ldp	x0, x8, [x19, #352]
 688:	cmp	x0, x8
 68c:	b.eq	69c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x69c>  // b.none
 690:	ldr	x23, [x0, #-24]!
 694:	ldp	x21, x24, [x0, #8]
 698:	b	6cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x6cc>
 69c:	ldr	x8, [x19, #376]
 6a0:	ldur	x8, [x8, #-8]
 6a4:	ldp	x23, x21, [x8, #480]
 6a8:	ldr	x24, [x8, #496]
 6ac:	bl	0 <_ZdlPv>
 6b0:	ldr	x8, [x19, #376]
 6b4:	sub	x9, x8, #0x8
 6b8:	str	x9, [x19, #376]
 6bc:	ldur	x8, [x8, #-8]
 6c0:	add	x9, x8, #0x1f8
 6c4:	add	x0, x8, #0x1e0
 6c8:	stp	x8, x9, [x19, #360]
 6cc:	ldr	x25, [x19, #256]
 6d0:	mov	w8, #0xa                   	// #10
 6d4:	mov	x9, #0xffffffffffffffff    	// #-1
 6d8:	str	x0, [x19, #352]
 6dc:	str	w8, [sp, #48]
 6e0:	str	x9, [sp, #56]
 6e4:	ldp	x1, x8, [x25, #64]
 6e8:	add	x22, x25, #0x38
 6ec:	cmp	x1, x8
 6f0:	b.eq	714 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x714>  // b.none
 6f4:	ldp	q1, q0, [sp, #64]
 6f8:	ldr	q2, [sp, #48]
 6fc:	stp	q1, q0, [x1, #16]
 700:	str	q2, [x1]
 704:	ldr	x8, [x25, #64]
 708:	add	x8, x8, #0x30
 70c:	str	x8, [x25, #64]
 710:	b	724 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x724>
 714:	add	x2, sp, #0x30
 718:	mov	x0, x22
 71c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 720:	ldr	x8, [x25, #64]
 724:	ldr	x9, [x22]
 728:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 72c:	movk	x10, #0xaaab
 730:	sub	x8, x8, x9
 734:	asr	x8, x8, #4
 738:	mov	w9, #0x86a0                	// #34464
 73c:	mul	x8, x8, x10
 740:	movk	w9, #0x1, lsl #16
 744:	cmp	x8, x9
 748:	b.hi	d60 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xd60>  // b.pmore
 74c:	ldr	w9, [sp, #48]
 750:	sub	x25, x8, #0x1
 754:	cmp	w9, #0xb
 758:	b.ne	778 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x778>  // b.any
 75c:	ldr	x8, [sp, #80]
 760:	cbz	x8, 778 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x778>
 764:	add	x9, sp, #0x30
 768:	add	x0, x9, #0x10
 76c:	mov	w2, #0x3                   	// #3
 770:	mov	x1, x0
 774:	blr	x8
 778:	ldr	x22, [x19, #256]
 77c:	mov	x1, #0xffffffffffffffff    	// #-1
 780:	mov	x2, x21
 784:	mov	w3, w20
 788:	mov	x0, x22
 78c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 790:	stp	x22, x0, [sp, #48]
 794:	ldr	x8, [x23, #56]
 798:	mov	w9, #0x30                  	// #48
 79c:	madd	x8, x24, x9, x8
 7a0:	str	x25, [x8, #8]
 7a4:	ldr	x8, [x22, #56]
 7a8:	madd	x8, x0, x9, x8
 7ac:	str	x25, [x8, #8]
 7b0:	str	x25, [sp, #64]
 7b4:	b	860 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x860>
 7b8:	mov	x0, x20
 7bc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 7c0:	b	7cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x7cc>
 7c4:	mov	x0, x20
 7c8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 7cc:	mov	w20, #0x1                   	// #1
 7d0:	ldp	x0, x8, [x19, #352]
 7d4:	cmp	x0, x8
 7d8:	b.eq	7f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x7f4>  // b.none
 7dc:	ldur	x9, [x0, #-8]
 7e0:	ldur	q0, [x0, #-24]
 7e4:	sub	x8, x0, #0x18
 7e8:	str	x9, [sp, #64]
 7ec:	str	q0, [sp, #48]
 7f0:	b	82c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x82c>
 7f4:	ldr	x8, [x19, #376]
 7f8:	ldur	x8, [x8, #-8]
 7fc:	ldr	x9, [x8, #496]
 800:	ldr	q0, [x8, #480]
 804:	str	x9, [sp, #64]
 808:	str	q0, [sp, #48]
 80c:	bl	0 <_ZdlPv>
 810:	ldr	x8, [x19, #376]
 814:	sub	x9, x8, #0x8
 818:	str	x9, [x19, #376]
 81c:	ldur	x8, [x8, #-8]
 820:	add	x9, x8, #0x1f8
 824:	stp	x8, x9, [x19, #360]
 828:	add	x8, x8, #0x1e0
 82c:	str	x8, [x19, #352]
 830:	ldr	x0, [x19, #256]
 834:	ldr	x2, [sp, #56]
 838:	mov	x1, #0xffffffffffffffff    	// #-1
 83c:	mov	w3, w20
 840:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 844:	ldr	x8, [sp, #48]
 848:	ldr	x9, [sp, #64]
 84c:	mov	w10, #0x30                  	// #48
 850:	ldr	x8, [x8, #56]
 854:	madd	x8, x9, x10, x8
 858:	str	x0, [x8, #8]
 85c:	str	x0, [sp, #64]
 860:	ldr	x9, [x19, #368]
 864:	ldr	x8, [x19, #352]
 868:	sub	x9, x9, #0x18
 86c:	cmp	x8, x9
 870:	b.eq	880 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x880>  // b.none
 874:	ldr	x9, [sp, #64]
 878:	ldr	q0, [sp, #48]
 87c:	b	d10 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xd10>
 880:	add	x0, x19, #0x130
 884:	add	x1, sp, #0x30
 888:	b	d30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xd30>
 88c:	mov	x0, x20
 890:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 894:	b	8a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x8a0>
 898:	mov	x0, x20
 89c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 8a0:	ldr	x8, [x19, #280]
 8a4:	str	x21, [sp, #8]
 8a8:	cbz	x8, 8e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x8e8>
 8ac:	mov	x23, xzr
 8b0:	mov	x9, xzr
 8b4:	mov	w26, #0xa                   	// #10
 8b8:	ldr	x8, [x19, #272]
 8bc:	ldr	x0, [x19, #384]
 8c0:	mov	w2, #0xa                   	// #10
 8c4:	mul	x21, x9, x26
 8c8:	ldrb	w1, [x8, x23]
 8cc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 8d0:	ldr	x8, [x19, #280]
 8d4:	add	x23, x23, #0x1
 8d8:	add	x9, x21, w0, sxtw
 8dc:	cmp	x23, x8
 8e0:	b.cc	8b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x8b8>  // b.lo, b.ul, b.last
 8e4:	b	8ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x8ec>
 8e8:	mov	x9, xzr
 8ec:	ldr	w8, [x24]
 8f0:	ldr	x21, [sp, #8]
 8f4:	sxtw	x9, w9
 8f8:	mov	w23, wzr
 8fc:	sub	x26, x9, x27
 900:	cmp	w8, #0xd
 904:	b.ne	d60 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xd60>  // b.any
 908:	mov	x0, x22
 90c:	mov	x1, x21
 910:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 914:	ldp	x8, x9, [x19, #184]
 918:	cmp	x8, x9
 91c:	b.eq	94c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x94c>  // b.none
 920:	ldr	w8, [x19, #144]
 924:	cmp	w8, #0x2
 928:	b.eq	9b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x9b8>  // b.none
 92c:	cmp	w8, #0x1
 930:	b.eq	960 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x960>  // b.none
 934:	cbnz	w8, 968 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x968>
 938:	mov	x0, x20
 93c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 940:	lsl	x28, x28, #32
 944:	tbz	w25, #4, 9c8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x9c8>
 948:	b	970 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x970>
 94c:	mov	w8, #0x1b                  	// #27
 950:	str	w8, [x24]
 954:	lsl	x28, x28, #32
 958:	tbz	w25, #4, 9c8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x9c8>
 95c:	b	970 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x970>
 960:	mov	x0, x20
 964:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 968:	lsl	x28, x28, #32
 96c:	tbz	w25, #4, 9c8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x9c8>
 970:	ldr	w8, [x24]
 974:	cmp	w8, #0x12
 978:	b.ne	9c8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x9c8>  // b.any
 97c:	mov	x0, x22
 980:	mov	x1, x21
 984:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 988:	ldp	x8, x9, [x19, #184]
 98c:	cmp	x8, x9
 990:	b.eq	9d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x9d8>  // b.none
 994:	ldr	w8, [x19, #144]
 998:	cmp	w8, #0x2
 99c:	b.eq	9e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x9e4>  // b.none
 9a0:	cmp	w8, #0x1
 9a4:	b.eq	9f0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x9f0>  // b.none
 9a8:	cbnz	w8, 9f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x9f8>
 9ac:	mov	x0, x20
 9b0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 9b4:	b	9f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x9f8>
 9b8:	mov	x0, x20
 9bc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 9c0:	lsl	x28, x28, #32
 9c4:	tbnz	w25, #4, 970 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x970>
 9c8:	mov	w20, wzr
 9cc:	cmp	x28, #0x1
 9d0:	b.ge	a04 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xa04>  // b.tcont
 9d4:	b	a44 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xa44>
 9d8:	mov	w8, #0x1b                  	// #27
 9dc:	str	w8, [x24]
 9e0:	b	9f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x9f8>
 9e4:	mov	x0, x20
 9e8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 9ec:	b	9f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x9f8>
 9f0:	mov	x0, x20
 9f4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 9f8:	mov	w20, #0x1                   	// #1
 9fc:	cmp	x28, #0x1
 a00:	b.lt	a44 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xa44>  // b.tstop
 a04:	mov	x21, xzr
 a08:	mov	w22, #0x30                  	// #48
 a0c:	add	x8, sp, #0x30
 a10:	sub	x0, x29, #0x20
 a14:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 a18:	ldur	x8, [x29, #-56]
 a1c:	ldur	x9, [x29, #-40]
 a20:	ldr	x10, [sp, #56]
 a24:	add	x21, x21, #0x1
 a28:	ldr	x8, [x8, #56]
 a2c:	cmp	x21, x27
 a30:	madd	x8, x9, x22, x8
 a34:	str	x10, [x8, #8]
 a38:	ldr	x8, [sp, #64]
 a3c:	stur	x8, [x29, #-40]
 a40:	b.lt	a0c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xa0c>  // b.tstop
 a44:	tbz	w23, #0, a9c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xa9c>
 a48:	add	x8, sp, #0x30
 a4c:	sub	x0, x29, #0x20
 a50:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 a54:	ldr	x0, [x19, #256]
 a58:	ldr	x2, [sp, #56]
 a5c:	mov	x1, #0xffffffffffffffff    	// #-1
 a60:	mov	w3, w20
 a64:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 a68:	ldr	x8, [sp, #48]
 a6c:	ldr	x9, [sp, #64]
 a70:	mov	w10, #0x30                  	// #48
 a74:	ldr	x8, [x8, #56]
 a78:	madd	x8, x9, x10, x8
 a7c:	str	x0, [x8, #8]
 a80:	ldur	x8, [x29, #-56]
 a84:	ldur	x9, [x29, #-40]
 a88:	ldr	x8, [x8, #56]
 a8c:	madd	x8, x9, x10, x8
 a90:	str	x0, [x8, #8]
 a94:	stur	x0, [x29, #-40]
 a98:	b	cf4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xcf4>
 a9c:	tbnz	x26, #63, d60 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xd60>
 aa0:	ldr	x22, [x19, #256]
 aa4:	mov	w8, #0xa                   	// #10
 aa8:	mov	x9, #0xffffffffffffffff    	// #-1
 aac:	str	w8, [sp, #48]
 ab0:	str	x9, [sp, #56]
 ab4:	ldp	x1, x8, [x22, #64]
 ab8:	mov	w23, #0x86a0                	// #34464
 abc:	add	x21, x22, #0x38
 ac0:	movk	w23, #0x1, lsl #16
 ac4:	cmp	x1, x8
 ac8:	b.eq	aec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xaec>  // b.none
 acc:	ldp	q1, q0, [sp, #64]
 ad0:	ldr	q2, [sp, #48]
 ad4:	stp	q1, q0, [x1, #16]
 ad8:	str	q2, [x1]
 adc:	ldr	x8, [x22, #64]
 ae0:	add	x8, x8, #0x30
 ae4:	str	x8, [x22, #64]
 ae8:	b	afc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xafc>
 aec:	add	x2, sp, #0x30
 af0:	mov	x0, x21
 af4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 af8:	ldr	x8, [x22, #64]
 afc:	ldr	x9, [x21]
 b00:	sub	x8, x8, x9
 b04:	mov	x9, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 b08:	asr	x8, x8, #4
 b0c:	movk	x9, #0xaaab
 b10:	mul	x21, x8, x9
 b14:	cmp	x21, x23
 b18:	b.hi	d60 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xd60>  // b.pmore
 b1c:	ldr	w8, [sp, #48]
 b20:	cmp	w8, #0xb
 b24:	b.ne	b44 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xb44>  // b.any
 b28:	ldr	x8, [sp, #80]
 b2c:	cbz	x8, b44 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xb44>
 b30:	add	x9, sp, #0x30
 b34:	add	x0, x9, #0x10
 b38:	mov	w2, #0x3                   	// #3
 b3c:	mov	x1, x0
 b40:	blr	x8
 b44:	mov	w8, #0x8                   	// #8
 b48:	mov	w0, #0x40                  	// #64
 b4c:	sub	x21, x21, #0x1
 b50:	str	x8, [sp, #56]
 b54:	bl	0 <_Znwm>
 b58:	mov	x22, x0
 b5c:	str	x0, [sp, #48]
 b60:	mov	w0, #0x200                 	// #512
 b64:	bl	0 <_Znwm>
 b68:	str	x0, [x22, #24]!
 b6c:	add	x8, x0, #0x200
 b70:	cmp	x26, #0x0
 b74:	stp	x0, x0, [sp, #64]
 b78:	stp	x8, x22, [sp, #80]
 b7c:	stp	x8, x22, [sp, #112]
 b80:	stp	x0, x0, [sp, #96]
 b84:	b.le	ca0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xca0>
 b88:	mov	w22, #0x30                  	// #48
 b8c:	b	bc4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xbc4>
 b90:	add	x0, sp, #0x30
 b94:	add	x1, sp, #0x10
 b98:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 b9c:	ldur	x8, [x29, #-56]
 ba0:	ldur	x10, [x29, #-40]
 ba4:	ldr	x11, [sp, #16]
 ba8:	ldr	x9, [sp, #40]
 bac:	ldr	x8, [x8, #56]
 bb0:	subs	x26, x26, #0x1
 bb4:	madd	x10, x10, x22, x8
 bb8:	str	x11, [x10, #8]
 bbc:	stur	x9, [x29, #-40]
 bc0:	b.eq	c08 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xc08>  // b.none
 bc4:	add	x8, sp, #0x18
 bc8:	sub	x0, x29, #0x20
 bcc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 bd0:	ldr	x0, [x19, #256]
 bd4:	ldr	x1, [sp, #32]
 bd8:	mov	x2, x21
 bdc:	mov	w3, w20
 be0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 be4:	ldr	x9, [sp, #112]
 be8:	ldr	x8, [sp, #96]
 bec:	str	x0, [sp, #16]
 bf0:	sub	x9, x9, #0x8
 bf4:	cmp	x8, x9
 bf8:	b.eq	b90 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xb90>  // b.none
 bfc:	str	x0, [x8], #8
 c00:	str	x8, [sp, #96]
 c04:	b	b9c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xb9c>
 c08:	ldr	x0, [sp, #96]
 c0c:	ldr	x10, [sp, #64]
 c10:	mov	w11, #0x30                  	// #48
 c14:	madd	x8, x9, x11, x8
 c18:	str	x21, [x8, #8]
 c1c:	cmp	x0, x10
 c20:	stur	x21, [x29, #-40]
 c24:	b.eq	cbc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xcbc>  // b.none
 c28:	mov	w20, #0x30                  	// #48
 c2c:	b	c80 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xc80>
 c30:	ldr	x9, [sp, #120]
 c34:	ldr	x8, [x8, #56]
 c38:	ldur	x9, [x9, #-8]
 c3c:	ldr	x9, [x9, #504]
 c40:	madd	x21, x9, x20, x8
 c44:	bl	0 <_ZdlPv>
 c48:	ldr	x8, [sp, #120]
 c4c:	sub	x9, x8, #0x8
 c50:	str	x9, [sp, #120]
 c54:	ldur	x8, [x8, #-8]
 c58:	add	x9, x8, #0x200
 c5c:	add	x0, x8, #0x1f8
 c60:	stp	x8, x9, [sp, #104]
 c64:	str	x0, [sp, #96]
 c68:	ldur	q0, [x21, #8]
 c6c:	ext	v0.16b, v0.16b, v0.16b, #8
 c70:	stur	q0, [x21, #8]
 c74:	ldr	x8, [sp, #64]
 c78:	cmp	x0, x8
 c7c:	b.eq	cbc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xcbc>  // b.none
 c80:	ldr	x9, [sp, #104]
 c84:	ldr	x8, [x19, #256]
 c88:	cmp	x0, x9
 c8c:	b.eq	c30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xc30>  // b.none
 c90:	ldr	x9, [x0, #-8]!
 c94:	ldr	x8, [x8, #56]
 c98:	madd	x21, x9, x20, x8
 c9c:	b	c64 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xc64>
 ca0:	ldur	x8, [x29, #-56]
 ca4:	ldur	x9, [x29, #-40]
 ca8:	mov	w10, #0x30                  	// #48
 cac:	ldr	x8, [x8, #56]
 cb0:	madd	x8, x9, x10, x8
 cb4:	str	x21, [x8, #8]
 cb8:	stur	x21, [x29, #-40]
 cbc:	ldr	x0, [sp, #48]
 cc0:	cbz	x0, cf4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xcf4>
 cc4:	ldr	x20, [sp, #120]
 cc8:	ldr	x8, [sp, #88]
 ccc:	add	x9, x20, #0x8
 cd0:	cmp	x8, x9
 cd4:	b.cs	cf0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xcf0>  // b.hs, b.nlast
 cd8:	sub	x21, x8, #0x8
 cdc:	ldr	x0, [x21, #8]!
 ce0:	bl	0 <_ZdlPv>
 ce4:	cmp	x21, x20
 ce8:	b.cc	cdc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xcdc>  // b.lo, b.ul, b.last
 cec:	ldr	x0, [sp, #48]
 cf0:	bl	0 <_ZdlPv>
 cf4:	ldr	x9, [x19, #368]
 cf8:	ldr	x8, [x19, #352]
 cfc:	sub	x9, x9, #0x18
 d00:	cmp	x8, x9
 d04:	b.eq	d28 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xd28>  // b.none
 d08:	ldur	x9, [x29, #-40]
 d0c:	ldur	q0, [x29, #-56]
 d10:	str	x9, [x8, #16]
 d14:	str	q0, [x8]
 d18:	ldr	x8, [x19, #352]
 d1c:	add	x8, x8, #0x18
 d20:	str	x8, [x19, #352]
 d24:	b	d34 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xd34>
 d28:	add	x0, x19, #0x130
 d2c:	sub	x1, x29, #0x38
 d30:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 d34:	mov	w0, #0x1                   	// #1
 d38:	ldp	x20, x19, [sp, #272]
 d3c:	ldp	x22, x21, [sp, #256]
 d40:	ldp	x24, x23, [sp, #240]
 d44:	ldp	x26, x25, [sp, #224]
 d48:	ldp	x28, x27, [sp, #208]
 d4c:	ldp	x29, x30, [sp, #192]
 d50:	add	sp, sp, #0x120
 d54:	ret
 d58:	mov	w8, #0x1b                  	// #27
 d5c:	str	w8, [x24]
 d60:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE20_M_insert_word_boundEb:

0000000000000000 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE20_M_insert_word_boundEb>:
   0:	sub	sp, sp, #0x90
   4:	stp	x29, x30, [sp, #112]
   8:	stp	x20, x19, [sp, #128]
   c:	add	x29, sp, #0x70
  10:	and	w8, w1, #0x1
  14:	mov	w9, #0x6                   	// #6
  18:	mov	x10, #0xffffffffffffffff    	// #-1
  1c:	str	w9, [sp, #48]
  20:	str	x10, [sp, #56]
  24:	strb	w8, [sp, #72]
  28:	ldr	q1, [sp, #48]
  2c:	ldp	q2, q0, [sp, #64]
  30:	mov	x19, x0
  34:	add	x20, x0, #0x38
  38:	str	q1, [sp]
  3c:	stp	q2, q0, [sp, #16]
  40:	ldp	x1, x8, [x0, #64]
  44:	cmp	x1, x8
  48:	b.eq	ac <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE20_M_insert_word_boundEb+0xac>  // b.none
  4c:	ldp	q1, q0, [sp, #16]
  50:	ldr	q2, [sp]
  54:	stp	q1, q0, [x1, #16]
  58:	str	q2, [x1]
  5c:	ldr	w8, [sp]
  60:	cmp	w8, #0xb
  64:	b.ne	9c <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE20_M_insert_word_boundEb+0x9c>  // b.any
  68:	str	xzr, [x1, #32]
  6c:	ldr	q0, [sp, #16]
  70:	stur	q0, [x29, #-16]
  74:	ldr	q1, [x1, #16]
  78:	str	q1, [sp, #16]
  7c:	str	q0, [x1, #16]
  80:	ldr	x8, [sp, #32]
  84:	str	xzr, [sp, #32]
  88:	ldr	x9, [x1, #40]
  8c:	str	x8, [x1, #32]
  90:	ldr	x8, [sp, #40]
  94:	str	x9, [sp, #40]
  98:	str	x8, [x1, #40]
  9c:	ldr	x8, [x19, #64]
  a0:	add	x8, x8, #0x30
  a4:	str	x8, [x19, #64]
  a8:	b	bc <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE20_M_insert_word_boundEb+0xbc>
  ac:	mov	x2, sp
  b0:	mov	x0, x20
  b4:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE20_M_insert_word_boundEb>
  b8:	ldr	x8, [x19, #64]
  bc:	ldr	x9, [x20]
  c0:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  c4:	movk	x10, #0xaaab
  c8:	sub	x8, x8, x9
  cc:	asr	x8, x8, #4
  d0:	mov	w9, #0x86a1                	// #34465
  d4:	mul	x8, x8, x10
  d8:	movk	w9, #0x1, lsl #16
  dc:	cmp	x8, x9
  e0:	b.cs	14c <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE20_M_insert_word_boundEb+0x14c>  // b.hs, b.nlast
  e4:	ldr	w9, [sp]
  e8:	sub	x19, x8, #0x1
  ec:	cmp	w9, #0xb
  f0:	b.ne	110 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE20_M_insert_word_boundEb+0x110>  // b.any
  f4:	ldr	x8, [sp, #32]
  f8:	cbz	x8, 110 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE20_M_insert_word_boundEb+0x110>
  fc:	mov	x9, sp
 100:	add	x0, x9, #0x10
 104:	mov	w2, #0x3                   	// #3
 108:	mov	x1, x0
 10c:	blr	x8
 110:	ldr	w8, [sp, #48]
 114:	cmp	w8, #0xb
 118:	b.ne	138 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE20_M_insert_word_boundEb+0x138>  // b.any
 11c:	ldr	x8, [sp, #80]
 120:	cbz	x8, 138 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE20_M_insert_word_boundEb+0x138>
 124:	add	x9, sp, #0x30
 128:	add	x0, x9, #0x10
 12c:	mov	w2, #0x3                   	// #3
 130:	mov	x1, x0
 134:	blr	x8
 138:	mov	x0, x19
 13c:	ldp	x20, x19, [sp, #128]
 140:	ldp	x29, x30, [sp, #112]
 144:	add	sp, sp, #0x90
 148:	ret
 14c:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE19_M_insert_lookaheadElb:

0000000000000000 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE19_M_insert_lookaheadElb>:
   0:	sub	sp, sp, #0x90
   4:	stp	x29, x30, [sp, #112]
   8:	stp	x20, x19, [sp, #128]
   c:	add	x29, sp, #0x70
  10:	mov	w9, #0x7                   	// #7
  14:	and	w8, w2, #0x1
  18:	str	w9, [sp, #48]
  1c:	mov	x9, #0xffffffffffffffff    	// #-1
  20:	stp	x9, x1, [sp, #56]
  24:	strb	w8, [sp, #72]
  28:	ldr	q1, [sp, #48]
  2c:	ldp	q2, q0, [sp, #64]
  30:	mov	x19, x0
  34:	add	x20, x0, #0x38
  38:	str	q1, [sp]
  3c:	stp	q2, q0, [sp, #16]
  40:	ldp	x1, x8, [x0, #64]
  44:	cmp	x1, x8
  48:	b.eq	ac <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE19_M_insert_lookaheadElb+0xac>  // b.none
  4c:	ldp	q1, q0, [sp, #16]
  50:	ldr	q2, [sp]
  54:	stp	q1, q0, [x1, #16]
  58:	str	q2, [x1]
  5c:	ldr	w8, [sp]
  60:	cmp	w8, #0xb
  64:	b.ne	9c <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE19_M_insert_lookaheadElb+0x9c>  // b.any
  68:	str	xzr, [x1, #32]
  6c:	ldr	q0, [sp, #16]
  70:	stur	q0, [x29, #-16]
  74:	ldr	q1, [x1, #16]
  78:	str	q1, [sp, #16]
  7c:	str	q0, [x1, #16]
  80:	ldr	x8, [sp, #32]
  84:	str	xzr, [sp, #32]
  88:	ldr	x9, [x1, #40]
  8c:	str	x8, [x1, #32]
  90:	ldr	x8, [sp, #40]
  94:	str	x9, [sp, #40]
  98:	str	x8, [x1, #40]
  9c:	ldr	x8, [x19, #64]
  a0:	add	x8, x8, #0x30
  a4:	str	x8, [x19, #64]
  a8:	b	bc <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE19_M_insert_lookaheadElb+0xbc>
  ac:	mov	x2, sp
  b0:	mov	x0, x20
  b4:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE19_M_insert_lookaheadElb>
  b8:	ldr	x8, [x19, #64]
  bc:	ldr	x9, [x20]
  c0:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  c4:	movk	x10, #0xaaab
  c8:	sub	x8, x8, x9
  cc:	asr	x8, x8, #4
  d0:	mov	w9, #0x86a1                	// #34465
  d4:	mul	x8, x8, x10
  d8:	movk	w9, #0x1, lsl #16
  dc:	cmp	x8, x9
  e0:	b.cs	14c <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE19_M_insert_lookaheadElb+0x14c>  // b.hs, b.nlast
  e4:	ldr	w9, [sp]
  e8:	sub	x19, x8, #0x1
  ec:	cmp	w9, #0xb
  f0:	b.ne	110 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE19_M_insert_lookaheadElb+0x110>  // b.any
  f4:	ldr	x8, [sp, #32]
  f8:	cbz	x8, 110 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE19_M_insert_lookaheadElb+0x110>
  fc:	mov	x9, sp
 100:	add	x0, x9, #0x10
 104:	mov	w2, #0x3                   	// #3
 108:	mov	x1, x0
 10c:	blr	x8
 110:	ldr	w8, [sp, #48]
 114:	cmp	w8, #0xb
 118:	b.ne	138 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE19_M_insert_lookaheadElb+0x138>  // b.any
 11c:	ldr	x8, [sp, #80]
 120:	cbz	x8, 138 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE19_M_insert_lookaheadElb+0x138>
 124:	add	x9, sp, #0x30
 128:	add	x0, x9, #0x10
 12c:	mov	w2, #0x3                   	// #3
 130:	mov	x1, x0
 134:	blr	x8
 138:	mov	x0, x19
 13c:	ldp	x20, x19, [sp, #128]
 140:	ldp	x29, x30, [sp, #112]
 144:	add	sp, sp, #0x90
 148:	ret
 14c:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldr	w8, [x0, #152]
  14:	mov	x19, x0
  18:	add	x20, x0, #0x8
  1c:	cmp	w8, #0x1
  20:	b.eq	7c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x7c>  // b.none
  24:	cmp	w8, #0x3
  28:	b.eq	b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0xb8>  // b.none
  2c:	cmp	w8, #0x2
  30:	b.ne	100 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x100>  // b.any
  34:	add	x21, x19, #0x110
  38:	add	x1, x19, #0xd0
  3c:	mov	x0, x21
  40:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  44:	ldp	x8, x9, [x19, #184]
  48:	cmp	x8, x9
  4c:	b.eq	108 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x108>  // b.none
  50:	ldr	w8, [x19, #144]
  54:	cmp	w8, #0x2
  58:	b.eq	13c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x13c>  // b.none
  5c:	cmp	w8, #0x1
  60:	b.eq	184 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x184>  // b.none
  64:	cbnz	w8, 144 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x144>
  68:	mov	x0, x20
  6c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv>
  70:	ldr	x8, [x19, #280]
  74:	cbnz	x8, 14c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x14c>
  78:	b	20c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x20c>
  7c:	add	x1, x19, #0xd0
  80:	add	x0, x19, #0x110
  84:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  88:	ldp	x8, x9, [x19, #184]
  8c:	cmp	x8, x9
  90:	b.eq	11c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x11c>  // b.none
  94:	ldr	w8, [x19, #144]
  98:	cmp	w8, #0x2
  9c:	b.eq	198 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x198>  // b.none
  a0:	cmp	w8, #0x1
  a4:	b.eq	1a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x1a4>  // b.none
  a8:	cbnz	w8, 1ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x1ac>
  ac:	mov	x0, x20
  b0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv>
  b4:	b	1ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x1ac>
  b8:	add	x21, x19, #0x110
  bc:	add	x1, x19, #0xd0
  c0:	mov	x0, x21
  c4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  c8:	ldp	x8, x9, [x19, #184]
  cc:	cmp	x8, x9
  d0:	b.eq	128 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x128>  // b.none
  d4:	ldr	w8, [x19, #144]
  d8:	cmp	w8, #0x2
  dc:	b.eq	1b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x1b4>  // b.none
  e0:	cmp	w8, #0x1
  e4:	b.eq	1fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x1fc>  // b.none
  e8:	cbnz	w8, 1bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x1bc>
  ec:	mov	x0, x20
  f0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv>
  f4:	ldr	x8, [x19, #280]
  f8:	cbnz	x8, 1c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x1c4>
  fc:	b	20c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x20c>
 100:	mov	w19, wzr
 104:	b	228 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x228>
 108:	mov	w8, #0x1b                  	// #27
 10c:	str	w8, [x19, #152]
 110:	ldr	x8, [x19, #280]
 114:	cbnz	x8, 14c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x14c>
 118:	b	20c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x20c>
 11c:	mov	w8, #0x1b                  	// #27
 120:	str	w8, [x19, #152]
 124:	b	1ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x1ac>
 128:	mov	w8, #0x1b                  	// #27
 12c:	str	w8, [x19, #152]
 130:	ldr	x8, [x19, #280]
 134:	cbnz	x8, 1c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x1c4>
 138:	b	20c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x20c>
 13c:	mov	x0, x20
 140:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv>
 144:	ldr	x8, [x19, #280]
 148:	cbz	x8, 20c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x20c>
 14c:	mov	x20, xzr
 150:	mov	x4, xzr
 154:	ldr	x8, [x19, #272]
 158:	ldr	x0, [x19, #384]
 15c:	mov	w2, #0x8                   	// #8
 160:	lsl	x22, x4, #3
 164:	ldrb	w1, [x8, x20]
 168:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv>
 16c:	ldr	x2, [x19, #280]
 170:	add	x20, x20, #0x1
 174:	add	x4, x22, w0, sxtw
 178:	cmp	x20, x2
 17c:	b.cc	154 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x154>  // b.lo, b.ul, b.last
 180:	b	214 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x214>
 184:	mov	x0, x20
 188:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv>
 18c:	ldr	x8, [x19, #280]
 190:	cbnz	x8, 14c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x14c>
 194:	b	20c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x20c>
 198:	mov	x0, x20
 19c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv>
 1a0:	b	1ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x1ac>
 1a4:	mov	x0, x20
 1a8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv>
 1ac:	mov	w19, #0x1                   	// #1
 1b0:	b	228 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x228>
 1b4:	mov	x0, x20
 1b8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv>
 1bc:	ldr	x8, [x19, #280]
 1c0:	cbz	x8, 20c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x20c>
 1c4:	mov	x20, xzr
 1c8:	mov	x4, xzr
 1cc:	ldr	x8, [x19, #272]
 1d0:	ldr	x0, [x19, #384]
 1d4:	mov	w2, #0x10                  	// #16
 1d8:	lsl	x22, x4, #4
 1dc:	ldrb	w1, [x8, x20]
 1e0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv>
 1e4:	ldr	x2, [x19, #280]
 1e8:	add	x20, x20, #0x1
 1ec:	add	x4, x22, w0, sxtw
 1f0:	cmp	x20, x2
 1f4:	b.cc	1cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x1cc>  // b.lo, b.ul, b.last
 1f8:	b	214 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x214>
 1fc:	mov	x0, x20
 200:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv>
 204:	ldr	x8, [x19, #280]
 208:	cbnz	x8, 1c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x1c4>
 20c:	mov	x2, xzr
 210:	mov	w4, wzr
 214:	mov	w3, #0x1                   	// #1
 218:	mov	x0, x21
 21c:	mov	x1, xzr
 220:	mov	w19, #0x1                   	// #1
 224:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
 228:	mov	w0, w19
 22c:	ldp	x20, x19, [sp, #32]
 230:	ldp	x22, x21, [sp, #16]
 234:	ldp	x29, x30, [sp], #48
 238:	ret

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb0EEEvv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb0EEEvv>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x22, x21, [sp, #80]
   c:	stp	x20, x19, [sp, #96]
  10:	add	x29, sp, #0x40
  14:	ldr	x8, [x0, #272]
  18:	ldr	x21, [x0, #384]
  1c:	ldr	x20, [x0, #256]
  20:	mov	x19, x0
  24:	ldrb	w22, [x8]
  28:	mov	x0, x21
  2c:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  30:	ldr	x8, [x0]
  34:	mov	w1, w22
  38:	ldr	x8, [x8, #32]
  3c:	blr	x8
  40:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb0EEEvv>
  44:	adrp	x10, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb0EEEvv>
  48:	and	x8, x0, #0xff
  4c:	add	x9, x9, #0x0
  50:	add	x10, x10, #0x0
  54:	add	x1, sp, #0x8
  58:	mov	x0, x20
  5c:	stp	x21, x8, [sp, #8]
  60:	stp	x10, x9, [sp, #24]
  64:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb0EEEvv>
  68:	stp	x20, x0, [x29, #-24]
  6c:	stur	x0, [x29, #-8]
  70:	ldr	x9, [x19, #368]
  74:	ldr	x8, [x19, #352]
  78:	sub	x9, x9, #0x18
  7c:	cmp	x8, x9
  80:	b.eq	cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb0EEEvv+0xcc>  // b.none
  84:	ldur	x9, [x29, #-8]
  88:	ldur	q0, [x29, #-24]
  8c:	str	x9, [x8, #16]
  90:	str	q0, [x8]
  94:	ldr	x8, [x19, #352]
  98:	add	x8, x8, #0x18
  9c:	str	x8, [x19, #352]
  a0:	ldr	x8, [sp, #24]
  a4:	cbz	x8, b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb0EEEvv+0xb8>
  a8:	add	x0, sp, #0x8
  ac:	add	x1, sp, #0x8
  b0:	mov	w2, #0x3                   	// #3
  b4:	blr	x8
  b8:	ldp	x20, x19, [sp, #96]
  bc:	ldp	x22, x21, [sp, #80]
  c0:	ldp	x29, x30, [sp, #64]
  c4:	add	sp, sp, #0x70
  c8:	ret
  cc:	add	x0, x19, #0x130
  d0:	sub	x1, x29, #0x18
  d4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb0EEEvv>
  d8:	ldr	x8, [sp, #24]
  dc:	cbnz	x8, a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb0EEEvv+0xa8>
  e0:	b	b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb0EEEvv+0xb8>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb1EEEvv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb1EEEvv>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x22, x21, [sp, #80]
   c:	stp	x20, x19, [sp, #96]
  10:	add	x29, sp, #0x40
  14:	ldr	x8, [x0, #272]
  18:	ldr	x21, [x0, #384]
  1c:	ldr	x20, [x0, #256]
  20:	mov	x19, x0
  24:	ldrb	w22, [x8]
  28:	mov	x0, x21
  2c:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  30:	ldr	x8, [x0]
  34:	mov	w1, w22
  38:	ldr	x8, [x8, #32]
  3c:	blr	x8
  40:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb1EEEvv>
  44:	adrp	x10, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb1EEEvv>
  48:	and	x8, x0, #0xff
  4c:	add	x9, x9, #0x0
  50:	add	x10, x10, #0x0
  54:	add	x1, sp, #0x8
  58:	mov	x0, x20
  5c:	stp	x21, x8, [sp, #8]
  60:	stp	x10, x9, [sp, #24]
  64:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb1EEEvv>
  68:	stp	x20, x0, [x29, #-24]
  6c:	stur	x0, [x29, #-8]
  70:	ldr	x9, [x19, #368]
  74:	ldr	x8, [x19, #352]
  78:	sub	x9, x9, #0x18
  7c:	cmp	x8, x9
  80:	b.eq	cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb1EEEvv+0xcc>  // b.none
  84:	ldur	x9, [x29, #-8]
  88:	ldur	q0, [x29, #-24]
  8c:	str	x9, [x8, #16]
  90:	str	q0, [x8]
  94:	ldr	x8, [x19, #352]
  98:	add	x8, x8, #0x18
  9c:	str	x8, [x19, #352]
  a0:	ldr	x8, [sp, #24]
  a4:	cbz	x8, b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb1EEEvv+0xb8>
  a8:	add	x0, sp, #0x8
  ac:	add	x1, sp, #0x8
  b0:	mov	w2, #0x3                   	// #3
  b4:	blr	x8
  b8:	ldp	x20, x19, [sp, #96]
  bc:	ldp	x22, x21, [sp, #80]
  c0:	ldp	x29, x30, [sp, #64]
  c4:	add	sp, sp, #0x70
  c8:	ret
  cc:	add	x0, x19, #0x130
  d0:	sub	x1, x29, #0x18
  d4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb1EEEvv>
  d8:	ldr	x8, [sp, #24]
  dc:	cbnz	x8, a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb1EEEvv+0xa8>
  e0:	b	b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb1EEEvv+0xb8>

Disassembly of section .text._ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm:

0000000000000000 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm>:
   0:	sub	sp, sp, #0x90
   4:	stp	x29, x30, [sp, #112]
   8:	stp	x20, x19, [sp, #128]
   c:	add	x29, sp, #0x70
  10:	ldrb	w8, [x0, #25]
  14:	tbnz	w8, #2, 180 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm+0x180>
  18:	ldr	x8, [x0, #40]
  1c:	mov	x19, x0
  20:	cmp	x8, x1
  24:	b.ls	180 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm+0x180>  // b.plast
  28:	ldp	x8, x9, [x19]
  2c:	cmp	x8, x9
  30:	b.eq	48 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm+0x48>  // b.none
  34:	ldr	x10, [x8], #8
  38:	cmp	x10, x1
  3c:	b.eq	180 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm+0x180>  // b.none
  40:	cmp	x9, x8
  44:	b.ne	34 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm+0x34>  // b.any
  48:	mov	w8, #0x1                   	// #1
  4c:	mov	w9, #0x3                   	// #3
  50:	strb	w8, [x19, #48]
  54:	mov	x8, #0xffffffffffffffff    	// #-1
  58:	str	w9, [sp, #48]
  5c:	stp	x8, x1, [sp, #56]
  60:	ldp	q2, q0, [sp, #64]
  64:	ldr	q1, [sp, #48]
  68:	add	x20, x19, #0x38
  6c:	stp	q2, q0, [sp, #16]
  70:	str	q1, [sp]
  74:	ldp	x1, x8, [x19, #64]
  78:	cmp	x1, x8
  7c:	b.eq	e0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm+0xe0>  // b.none
  80:	ldp	q1, q0, [sp, #16]
  84:	ldr	q2, [sp]
  88:	stp	q1, q0, [x1, #16]
  8c:	str	q2, [x1]
  90:	ldr	w8, [sp]
  94:	cmp	w8, #0xb
  98:	b.ne	d0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm+0xd0>  // b.any
  9c:	str	xzr, [x1, #32]
  a0:	ldr	q0, [sp, #16]
  a4:	stur	q0, [x29, #-16]
  a8:	ldr	q1, [x1, #16]
  ac:	str	q1, [sp, #16]
  b0:	str	q0, [x1, #16]
  b4:	ldr	x8, [sp, #32]
  b8:	str	xzr, [sp, #32]
  bc:	ldr	x9, [x1, #40]
  c0:	str	x8, [x1, #32]
  c4:	ldr	x8, [sp, #40]
  c8:	str	x9, [sp, #40]
  cc:	str	x8, [x1, #40]
  d0:	ldr	x8, [x19, #64]
  d4:	add	x8, x8, #0x30
  d8:	str	x8, [x19, #64]
  dc:	b	f0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm+0xf0>
  e0:	mov	x2, sp
  e4:	mov	x0, x20
  e8:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm>
  ec:	ldr	x8, [x19, #64]
  f0:	ldr	x9, [x20]
  f4:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  f8:	movk	x10, #0xaaab
  fc:	sub	x8, x8, x9
 100:	asr	x8, x8, #4
 104:	mov	w9, #0x86a1                	// #34465
 108:	mul	x8, x8, x10
 10c:	movk	w9, #0x1, lsl #16
 110:	cmp	x8, x9
 114:	b.cs	180 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm+0x180>  // b.hs, b.nlast
 118:	ldr	w9, [sp]
 11c:	sub	x19, x8, #0x1
 120:	cmp	w9, #0xb
 124:	b.ne	144 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm+0x144>  // b.any
 128:	ldr	x8, [sp, #32]
 12c:	cbz	x8, 144 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm+0x144>
 130:	mov	x9, sp
 134:	add	x0, x9, #0x10
 138:	mov	w2, #0x3                   	// #3
 13c:	mov	x1, x0
 140:	blr	x8
 144:	ldr	w8, [sp, #48]
 148:	cmp	w8, #0xb
 14c:	b.ne	16c <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm+0x16c>  // b.any
 150:	ldr	x8, [sp, #80]
 154:	cbz	x8, 16c <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm+0x16c>
 158:	add	x9, sp, #0x30
 15c:	add	x0, x9, #0x10
 160:	mov	w2, #0x3                   	// #3
 164:	mov	x1, x0
 168:	blr	x8
 16c:	mov	x0, x19
 170:	ldp	x20, x19, [sp, #128]
 174:	ldp	x29, x30, [sp, #112]
 178:	add	sp, sp, #0x90
 17c:	ret
 180:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>:
   0:	sub	sp, sp, #0x170
   4:	stp	x29, x30, [sp, #272]
   8:	stp	x28, x27, [sp, #288]
   c:	stp	x26, x25, [sp, #304]
  10:	stp	x24, x23, [sp, #320]
  14:	stp	x22, x21, [sp, #336]
  18:	stp	x20, x19, [sp, #352]
  1c:	add	x29, sp, #0x110
  20:	mov	x19, x0
  24:	ldr	x1, [x0, #272]
  28:	ldp	x0, x8, [x0, #384]
  2c:	add	x21, sp, #0x70
  30:	movi	v0.2d, #0x0
  34:	ldrb	w9, [x1]
  38:	ldr	x8, [x8, #48]
  3c:	mov	w3, wzr
  40:	add	x8, x8, x9, lsl #1
  44:	ldrb	w8, [x8, #1]
  48:	stur	wzr, [x21, #95]
  4c:	str	q0, [x21, #80]
  50:	stp	q0, q0, [sp, #160]
  54:	and	w8, w8, #0x1
  58:	stp	q0, q0, [sp, #128]
  5c:	str	q0, [sp, #112]
  60:	str	x0, [sp, #216]
  64:	strb	w8, [sp, #224]
  68:	stur	q0, [x21, #120]
  6c:	stur	q0, [x21, #136]
  70:	ldr	x8, [x19, #280]
  74:	add	x2, x1, x8
  78:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>
  7c:	tst	x0, #0x1ffff
  80:	b.eq	234 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x234>  // b.none
  84:	strh	w0, [sp, #208]
  88:	ubfx	x8, x0, #16, #16
  8c:	add	x0, sp, #0x70
  90:	strb	w8, [sp, #210]
  94:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>
  98:	ldr	q0, [sp, #112]
  9c:	ldr	x20, [x19, #256]
  a0:	ldp	x22, x23, [sp, #144]
  a4:	ldp	x24, x25, [sp, #176]
  a8:	str	q0, [sp, #32]
  ac:	ldr	q0, [sp, #128]
  b0:	ldp	x26, x27, [sp, #192]
  b4:	mov	w0, #0x98                  	// #152
  b8:	stp	xzr, xzr, [sp, #128]
  bc:	str	q0, [sp, #16]
  c0:	ldr	q0, [sp, #160]
  c4:	stp	xzr, xzr, [sp, #112]
  c8:	stp	xzr, xzr, [sp, #144]
  cc:	stp	xzr, xzr, [sp, #168]
  d0:	str	q0, [sp]
  d4:	str	xzr, [sp, #160]
  d8:	stp	xzr, xzr, [sp, #184]
  dc:	str	xzr, [sp, #200]
  e0:	bl	0 <_Znwm>
  e4:	ldr	q0, [sp, #32]
  e8:	ldr	x8, [sp, #256]
  ec:	ldr	q2, [x21, #96]
  f0:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>
  f4:	str	q0, [x0]
  f8:	ldr	q0, [sp, #16]
  fc:	adrp	x10, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>
 100:	stp	x22, x23, [x0, #32]
 104:	stp	x24, x25, [x0, #64]
 108:	str	q0, [x0, #16]
 10c:	ldr	q0, [sp]
 110:	stp	x26, x27, [x0, #80]
 114:	add	x9, x9, #0x0
 118:	add	x10, x10, #0x0
 11c:	str	q0, [x0, #48]
 120:	ldp	q1, q0, [x21, #112]
 124:	str	x8, [x0, #144]
 128:	str	x0, [sp, #56]
 12c:	add	x1, sp, #0x38
 130:	stp	q2, q1, [x0, #96]
 134:	str	q0, [x0, #128]
 138:	mov	x0, x20
 13c:	stp	x10, x9, [sp, #72]
 140:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>
 144:	stp	x20, x0, [sp, #88]
 148:	str	x0, [sp, #104]
 14c:	ldr	x9, [x19, #368]
 150:	ldr	x8, [x19, #352]
 154:	sub	x9, x9, #0x18
 158:	cmp	x8, x9
 15c:	b.eq	21c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x21c>  // b.none
 160:	ldr	x9, [sp, #104]
 164:	ldur	q0, [sp, #88]
 168:	str	x9, [x8, #16]
 16c:	str	q0, [x8]
 170:	ldr	x8, [x19, #352]
 174:	add	x8, x8, #0x18
 178:	str	x8, [x19, #352]
 17c:	ldr	x8, [sp, #72]
 180:	cbz	x8, 194 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x194>
 184:	add	x0, sp, #0x38
 188:	add	x1, sp, #0x38
 18c:	mov	w2, #0x3                   	// #3
 190:	blr	x8
 194:	ldr	x0, [sp, #184]
 198:	cbz	x0, 1a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x1a0>
 19c:	bl	0 <_ZdlPv>
 1a0:	ldr	x0, [sp, #160]
 1a4:	cbz	x0, 1ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x1ac>
 1a8:	bl	0 <_ZdlPv>
 1ac:	ldp	x19, x20, [sp, #136]
 1b0:	cmp	x19, x20
 1b4:	b.ne	1fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x1fc>  // b.any
 1b8:	cbz	x19, 1c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x1c4>
 1bc:	mov	x0, x19
 1c0:	bl	0 <_ZdlPv>
 1c4:	ldr	x0, [sp, #112]
 1c8:	cbz	x0, 1d0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x1d0>
 1cc:	bl	0 <_ZdlPv>
 1d0:	ldp	x20, x19, [sp, #352]
 1d4:	ldp	x22, x21, [sp, #336]
 1d8:	ldp	x24, x23, [sp, #320]
 1dc:	ldp	x26, x25, [sp, #304]
 1e0:	ldp	x28, x27, [sp, #288]
 1e4:	ldp	x29, x30, [sp, #272]
 1e8:	add	sp, sp, #0x170
 1ec:	ret
 1f0:	add	x19, x19, #0x10
 1f4:	cmp	x19, x20
 1f8:	b.eq	210 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x210>  // b.none
 1fc:	ldr	x0, [x19], #16
 200:	cmp	x0, x19
 204:	b.eq	1f0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x1f0>  // b.none
 208:	bl	0 <_ZdlPv>
 20c:	b	1f0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x1f0>
 210:	ldr	x19, [sp, #136]
 214:	cbnz	x19, 1bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x1bc>
 218:	b	1c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x1c4>
 21c:	add	x0, x19, #0x130
 220:	add	x1, sp, #0x58
 224:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>
 228:	ldr	x8, [sp, #72]
 22c:	cbnz	x8, 184 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x184>
 230:	b	194 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x194>
 234:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x28, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	sub	sp, sp, #0x1c0
  1c:	mov	x19, x0
  20:	ldr	x1, [x0, #272]
  24:	ldp	x0, x8, [x0, #384]
  28:	sub	x21, x29, #0xa0
  2c:	movi	v0.2d, #0x0
  30:	ldrb	w9, [x1]
  34:	ldr	x8, [x8, #48]
  38:	mov	w3, wzr
  3c:	add	x8, x8, x9, lsl #1
  40:	ldrb	w8, [x8, #1]
  44:	stur	wzr, [x21, #95]
  48:	stp	q0, q0, [x21, #64]
  4c:	stp	q0, q0, [x21, #32]
  50:	and	w8, w8, #0x1
  54:	stp	q0, q0, [x21]
  58:	stp	x0, x0, [x29, #-56]
  5c:	sturb	w8, [x29, #-40]
  60:	stp	q0, q0, [x21, #128]
  64:	ldr	x8, [x19, #280]
  68:	add	x2, x1, x8
  6c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
  70:	tst	x0, #0x1ffff
  74:	b.eq	208 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x208>  // b.none
  78:	sturh	w0, [x29, #-64]
  7c:	ubfx	x8, x0, #16, #16
  80:	sub	x0, x29, #0xa0
  84:	sturb	w8, [x29, #-62]
  88:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
  8c:	ldr	q0, [x21]
  90:	ldr	x20, [x19, #256]
  94:	stp	xzr, xzr, [x29, #-160]
  98:	ldur	x22, [x29, #-144]
  9c:	str	q0, [sp, #48]
  a0:	ldur	q0, [x21, #24]
  a4:	ldur	x23, [x29, #-120]
  a8:	stp	xzr, xzr, [x29, #-128]
  ac:	stp	xzr, xzr, [x29, #-144]
  b0:	str	q0, [sp]
  b4:	ldr	q0, [x21, #48]
  b8:	stp	xzr, xzr, [x29, #-112]
  bc:	ldur	x24, [x29, #-96]
  c0:	ldur	x25, [x29, #-72]
  c4:	str	q0, [sp, #16]
  c8:	ldur	q0, [x21, #72]
  cc:	stp	xzr, xzr, [x29, #-80]
  d0:	stp	xzr, xzr, [x29, #-96]
  d4:	ldp	q3, q2, [x21, #96]
  d8:	str	q0, [sp, #32]
  dc:	ldp	q1, q0, [x21, #128]
  e0:	mov	w0, #0xa0                  	// #160
  e4:	stur	q2, [sp, #184]
  e8:	stur	q3, [sp, #168]
  ec:	stur	q0, [sp, #216]
  f0:	stur	q1, [sp, #200]
  f4:	bl	0 <_Znwm>
  f8:	ldr	q0, [sp, #48]
  fc:	ldp	q3, q2, [x21, #96]
 100:	adrp	x8, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
 104:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
 108:	str	q0, [x0]
 10c:	ldr	q0, [sp]
 110:	str	x22, [x0, #16]
 114:	str	x23, [x0, #40]
 118:	str	x24, [x0, #64]
 11c:	stur	q0, [x0, #24]
 120:	ldr	q0, [sp, #16]
 124:	str	x25, [x0, #88]
 128:	add	x8, x8, #0x0
 12c:	add	x9, x9, #0x0
 130:	str	q0, [x0, #48]
 134:	ldr	q0, [sp, #32]
 138:	stp	q3, q2, [x0, #96]
 13c:	stur	x0, [x29, #-216]
 140:	sub	x1, x29, #0xd8
 144:	stur	q0, [x0, #72]
 148:	ldp	q1, q0, [x21, #128]
 14c:	stp	xzr, xzr, [sp, #72]
 150:	stp	xzr, xzr, [sp, #88]
 154:	stp	xzr, xzr, [sp, #104]
 158:	stp	q1, q0, [x0, #128]
 15c:	mov	x0, x20
 160:	stp	xzr, xzr, [sp, #120]
 164:	stp	xzr, xzr, [sp, #136]
 168:	stp	xzr, xzr, [sp, #152]
 16c:	stp	x9, x8, [x29, #-200]
 170:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
 174:	stp	x20, x0, [x29, #-184]
 178:	stur	x0, [x29, #-168]
 17c:	ldr	x9, [x19, #368]
 180:	ldr	x8, [x19, #352]
 184:	sub	x9, x9, #0x18
 188:	cmp	x8, x9
 18c:	b.eq	1f0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x1f0>  // b.none
 190:	ldur	x9, [x29, #-168]
 194:	ldur	q0, [x29, #-184]
 198:	str	x9, [x8, #16]
 19c:	str	q0, [x8]
 1a0:	ldr	x8, [x19, #352]
 1a4:	add	x8, x8, #0x18
 1a8:	str	x8, [x19, #352]
 1ac:	ldur	x8, [x29, #-200]
 1b0:	cbz	x8, 1c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x1c4>
 1b4:	sub	x0, x29, #0xd8
 1b8:	sub	x1, x29, #0xd8
 1bc:	mov	w2, #0x3                   	// #3
 1c0:	blr	x8
 1c4:	add	x0, sp, #0x48
 1c8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
 1cc:	sub	x0, x29, #0xa0
 1d0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
 1d4:	add	sp, sp, #0x1c0
 1d8:	ldp	x20, x19, [sp, #64]
 1dc:	ldp	x22, x21, [sp, #48]
 1e0:	ldp	x24, x23, [sp, #32]
 1e4:	ldp	x28, x25, [sp, #16]
 1e8:	ldp	x29, x30, [sp], #80
 1ec:	ret
 1f0:	add	x0, x19, #0x130
 1f4:	sub	x1, x29, #0xb8
 1f8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
 1fc:	ldur	x8, [x29, #-200]
 200:	cbnz	x8, 1b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x1b4>
 204:	b	1c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x1c4>
 208:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>:
   0:	sub	sp, sp, #0x170
   4:	stp	x29, x30, [sp, #272]
   8:	stp	x28, x27, [sp, #288]
   c:	stp	x26, x25, [sp, #304]
  10:	stp	x24, x23, [sp, #320]
  14:	stp	x22, x21, [sp, #336]
  18:	stp	x20, x19, [sp, #352]
  1c:	add	x29, sp, #0x110
  20:	mov	x19, x0
  24:	ldr	x1, [x0, #272]
  28:	ldp	x0, x8, [x0, #384]
  2c:	add	x21, sp, #0x70
  30:	movi	v0.2d, #0x0
  34:	ldrb	w9, [x1]
  38:	ldr	x8, [x8, #48]
  3c:	mov	w3, #0x1                   	// #1
  40:	add	x8, x8, x9, lsl #1
  44:	ldrb	w8, [x8, #1]
  48:	stur	wzr, [x21, #95]
  4c:	str	q0, [x21, #80]
  50:	stp	q0, q0, [sp, #160]
  54:	and	w8, w8, #0x1
  58:	stp	q0, q0, [sp, #128]
  5c:	str	q0, [sp, #112]
  60:	stp	x0, x0, [sp, #216]
  64:	strb	w8, [sp, #232]
  68:	stp	q0, q0, [x21, #128]
  6c:	ldr	x8, [x19, #280]
  70:	add	x2, x1, x8
  74:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>
  78:	tst	x0, #0x1ffff
  7c:	b.eq	228 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x228>  // b.none
  80:	strh	w0, [sp, #208]
  84:	ubfx	x8, x0, #16, #16
  88:	add	x0, sp, #0x70
  8c:	strb	w8, [sp, #210]
  90:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>
  94:	ldr	q0, [sp, #112]
  98:	ldr	x20, [x19, #256]
  9c:	ldp	x22, x23, [sp, #144]
  a0:	ldp	x24, x25, [sp, #176]
  a4:	str	q0, [sp, #32]
  a8:	ldr	q0, [sp, #128]
  ac:	ldp	x26, x27, [sp, #192]
  b0:	mov	w0, #0xa0                  	// #160
  b4:	stp	xzr, xzr, [sp, #128]
  b8:	str	q0, [sp, #16]
  bc:	ldr	q0, [sp, #160]
  c0:	stp	xzr, xzr, [sp, #112]
  c4:	stp	xzr, xzr, [sp, #144]
  c8:	stp	xzr, xzr, [sp, #168]
  cc:	str	q0, [sp]
  d0:	str	xzr, [sp, #160]
  d4:	stp	xzr, xzr, [sp, #184]
  d8:	str	xzr, [sp, #200]
  dc:	bl	0 <_Znwm>
  e0:	ldr	q0, [sp, #32]
  e4:	ldp	q3, q2, [x21, #96]
  e8:	adrp	x8, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>
  ec:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>
  f0:	str	q0, [x0]
  f4:	ldr	q0, [sp, #16]
  f8:	stp	x22, x23, [x0, #32]
  fc:	stp	x24, x25, [x0, #64]
 100:	stp	x26, x27, [x0, #80]
 104:	str	q0, [x0, #16]
 108:	ldr	q0, [sp]
 10c:	add	x8, x8, #0x0
 110:	add	x9, x9, #0x0
 114:	stp	q3, q2, [x0, #96]
 118:	str	q0, [x0, #48]
 11c:	ldp	q0, q1, [x21, #128]
 120:	str	x0, [sp, #56]
 124:	add	x1, sp, #0x38
 128:	stp	x9, x8, [sp, #72]
 12c:	stp	q0, q1, [x0, #128]
 130:	mov	x0, x20
 134:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>
 138:	stp	x20, x0, [sp, #88]
 13c:	str	x0, [sp, #104]
 140:	ldr	x9, [x19, #368]
 144:	ldr	x8, [x19, #352]
 148:	sub	x9, x9, #0x18
 14c:	cmp	x8, x9
 150:	b.eq	210 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x210>  // b.none
 154:	ldr	x9, [sp, #104]
 158:	ldur	q0, [sp, #88]
 15c:	str	x9, [x8, #16]
 160:	str	q0, [x8]
 164:	ldr	x8, [x19, #352]
 168:	add	x8, x8, #0x18
 16c:	str	x8, [x19, #352]
 170:	ldr	x8, [sp, #72]
 174:	cbz	x8, 188 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x188>
 178:	add	x0, sp, #0x38
 17c:	add	x1, sp, #0x38
 180:	mov	w2, #0x3                   	// #3
 184:	blr	x8
 188:	ldr	x0, [sp, #184]
 18c:	cbz	x0, 194 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x194>
 190:	bl	0 <_ZdlPv>
 194:	ldr	x0, [sp, #160]
 198:	cbz	x0, 1a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x1a0>
 19c:	bl	0 <_ZdlPv>
 1a0:	ldp	x19, x20, [sp, #136]
 1a4:	cmp	x19, x20
 1a8:	b.ne	1f0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x1f0>  // b.any
 1ac:	cbz	x19, 1b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x1b8>
 1b0:	mov	x0, x19
 1b4:	bl	0 <_ZdlPv>
 1b8:	ldr	x0, [sp, #112]
 1bc:	cbz	x0, 1c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x1c4>
 1c0:	bl	0 <_ZdlPv>
 1c4:	ldp	x20, x19, [sp, #352]
 1c8:	ldp	x22, x21, [sp, #336]
 1cc:	ldp	x24, x23, [sp, #320]
 1d0:	ldp	x26, x25, [sp, #304]
 1d4:	ldp	x28, x27, [sp, #288]
 1d8:	ldp	x29, x30, [sp, #272]
 1dc:	add	sp, sp, #0x170
 1e0:	ret
 1e4:	add	x19, x19, #0x10
 1e8:	cmp	x19, x20
 1ec:	b.eq	204 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x204>  // b.none
 1f0:	ldr	x0, [x19], #16
 1f4:	cmp	x0, x19
 1f8:	b.eq	1e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x1e4>  // b.none
 1fc:	bl	0 <_ZdlPv>
 200:	b	1e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x1e4>
 204:	ldr	x19, [sp, #136]
 208:	cbnz	x19, 1b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x1b0>
 20c:	b	1b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x1b8>
 210:	add	x0, x19, #0x130
 214:	add	x1, sp, #0x58
 218:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>
 21c:	ldr	x8, [sp, #72]
 220:	cbnz	x8, 178 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x178>
 224:	b	188 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x188>
 228:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x28, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	sub	sp, sp, #0x1c0
  1c:	mov	x19, x0
  20:	ldr	x1, [x0, #272]
  24:	ldp	x0, x8, [x0, #384]
  28:	sub	x21, x29, #0xa0
  2c:	movi	v0.2d, #0x0
  30:	ldrb	w9, [x1]
  34:	ldr	x8, [x8, #48]
  38:	mov	w3, #0x1                   	// #1
  3c:	add	x8, x8, x9, lsl #1
  40:	ldrb	w8, [x8, #1]
  44:	stur	wzr, [x21, #95]
  48:	stp	q0, q0, [x21, #64]
  4c:	stp	q0, q0, [x21, #32]
  50:	and	w8, w8, #0x1
  54:	stp	q0, q0, [x21]
  58:	stp	x0, x0, [x29, #-56]
  5c:	sturb	w8, [x29, #-40]
  60:	stp	q0, q0, [x21, #128]
  64:	ldr	x8, [x19, #280]
  68:	add	x2, x1, x8
  6c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
  70:	tst	x0, #0x1ffff
  74:	b.eq	208 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x208>  // b.none
  78:	sturh	w0, [x29, #-64]
  7c:	ubfx	x8, x0, #16, #16
  80:	sub	x0, x29, #0xa0
  84:	sturb	w8, [x29, #-62]
  88:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
  8c:	ldr	q0, [x21]
  90:	ldr	x20, [x19, #256]
  94:	stp	xzr, xzr, [x29, #-160]
  98:	ldur	x22, [x29, #-144]
  9c:	str	q0, [sp, #48]
  a0:	ldur	q0, [x21, #24]
  a4:	ldur	x23, [x29, #-120]
  a8:	stp	xzr, xzr, [x29, #-128]
  ac:	stp	xzr, xzr, [x29, #-144]
  b0:	str	q0, [sp]
  b4:	ldr	q0, [x21, #48]
  b8:	stp	xzr, xzr, [x29, #-112]
  bc:	ldur	x24, [x29, #-96]
  c0:	ldur	x25, [x29, #-72]
  c4:	str	q0, [sp, #16]
  c8:	ldur	q0, [x21, #72]
  cc:	stp	xzr, xzr, [x29, #-80]
  d0:	stp	xzr, xzr, [x29, #-96]
  d4:	ldp	q3, q2, [x21, #96]
  d8:	str	q0, [sp, #32]
  dc:	ldp	q1, q0, [x21, #128]
  e0:	mov	w0, #0xa0                  	// #160
  e4:	stur	q2, [sp, #184]
  e8:	stur	q3, [sp, #168]
  ec:	stur	q0, [sp, #216]
  f0:	stur	q1, [sp, #200]
  f4:	bl	0 <_Znwm>
  f8:	ldr	q0, [sp, #48]
  fc:	ldp	q3, q2, [x21, #96]
 100:	adrp	x8, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
 104:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
 108:	str	q0, [x0]
 10c:	ldr	q0, [sp]
 110:	str	x22, [x0, #16]
 114:	str	x23, [x0, #40]
 118:	str	x24, [x0, #64]
 11c:	stur	q0, [x0, #24]
 120:	ldr	q0, [sp, #16]
 124:	str	x25, [x0, #88]
 128:	add	x8, x8, #0x0
 12c:	add	x9, x9, #0x0
 130:	str	q0, [x0, #48]
 134:	ldr	q0, [sp, #32]
 138:	stp	q3, q2, [x0, #96]
 13c:	stur	x0, [x29, #-216]
 140:	sub	x1, x29, #0xd8
 144:	stur	q0, [x0, #72]
 148:	ldp	q1, q0, [x21, #128]
 14c:	stp	xzr, xzr, [sp, #72]
 150:	stp	xzr, xzr, [sp, #88]
 154:	stp	xzr, xzr, [sp, #104]
 158:	stp	q1, q0, [x0, #128]
 15c:	mov	x0, x20
 160:	stp	xzr, xzr, [sp, #120]
 164:	stp	xzr, xzr, [sp, #136]
 168:	stp	xzr, xzr, [sp, #152]
 16c:	stp	x9, x8, [x29, #-200]
 170:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
 174:	stp	x20, x0, [x29, #-184]
 178:	stur	x0, [x29, #-168]
 17c:	ldr	x9, [x19, #368]
 180:	ldr	x8, [x19, #352]
 184:	sub	x9, x9, #0x18
 188:	cmp	x8, x9
 18c:	b.eq	1f0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x1f0>  // b.none
 190:	ldur	x9, [x29, #-168]
 194:	ldur	q0, [x29, #-184]
 198:	str	x9, [x8, #16]
 19c:	str	q0, [x8]
 1a0:	ldr	x8, [x19, #352]
 1a4:	add	x8, x8, #0x18
 1a8:	str	x8, [x19, #352]
 1ac:	ldur	x8, [x29, #-200]
 1b0:	cbz	x8, 1c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x1c4>
 1b4:	sub	x0, x29, #0xd8
 1b8:	sub	x1, x29, #0xd8
 1bc:	mov	w2, #0x3                   	// #3
 1c0:	blr	x8
 1c4:	add	x0, sp, #0x48
 1c8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
 1cc:	sub	x0, x29, #0xa0
 1d0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
 1d4:	add	sp, sp, #0x1c0
 1d8:	ldp	x20, x19, [sp, #64]
 1dc:	ldp	x22, x21, [sp, #48]
 1e0:	ldp	x24, x23, [sp, #32]
 1e4:	ldp	x28, x25, [sp, #16]
 1e8:	ldp	x29, x30, [sp], #80
 1ec:	ret
 1f0:	add	x0, x19, #0x130
 1f4:	sub	x1, x29, #0xb8
 1f8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
 1fc:	ldur	x8, [x29, #-200]
 200:	cbnz	x8, 1b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x1b4>
 204:	b	1c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x1c4>
 208:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	w8, [x0, #152]
  10:	mov	x19, x0
  14:	add	x20, x0, #0x8
  18:	cmp	w8, #0x9
  1c:	b.eq	64 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x64>  // b.none
  20:	cmp	w8, #0xa
  24:	b.ne	a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0xa0>  // b.any
  28:	add	x1, x19, #0xd0
  2c:	add	x0, x19, #0x110
  30:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  34:	ldp	x8, x9, [x19, #184]
  38:	cmp	x8, x9
  3c:	b.eq	a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0xa8>  // b.none
  40:	ldr	w8, [x19, #144]
  44:	cmp	w8, #0x2
  48:	b.eq	cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0xcc>  // b.none
  4c:	cmp	w8, #0x1
  50:	b.eq	d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0xd8>  // b.none
  54:	cbnz	w8, e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0xe0>
  58:	mov	x0, x20
  5c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv>
  60:	b	e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0xe0>
  64:	add	x1, x19, #0xd0
  68:	add	x0, x19, #0x110
  6c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  70:	ldp	x8, x9, [x19, #184]
  74:	cmp	x8, x9
  78:	b.eq	b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0xb4>  // b.none
  7c:	ldr	w8, [x19, #144]
  80:	cmp	w8, #0x2
  84:	b.eq	104 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x104>  // b.none
  88:	cmp	w8, #0x1
  8c:	b.eq	110 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x110>  // b.none
  90:	cbnz	w8, 118 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x118>
  94:	mov	x0, x20
  98:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv>
  9c:	b	118 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x118>
  a0:	mov	w0, wzr
  a4:	b	13c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x13c>
  a8:	mov	w8, #0x1b                  	// #27
  ac:	str	w8, [x19, #152]
  b0:	b	e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0xe0>
  b4:	mov	w8, #0x1b                  	// #27
  b8:	mov	w1, wzr
  bc:	str	w8, [x19, #152]
  c0:	ldr	w8, [x19]
  c4:	tbnz	w8, #0, 124 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x124>
  c8:	b	ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0xec>
  cc:	mov	x0, x20
  d0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv>
  d4:	b	e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0xe0>
  d8:	mov	x0, x20
  dc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv>
  e0:	mov	w1, #0x1                   	// #1
  e4:	ldr	w8, [x19]
  e8:	tbnz	w8, #0, 124 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x124>
  ec:	mov	x0, x19
  f0:	tbz	w8, #3, fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0xfc>
  f4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv>
  f8:	b	138 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x138>
  fc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv>
 100:	b	138 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x138>
 104:	mov	x0, x20
 108:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv>
 10c:	b	118 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x118>
 110:	mov	x0, x20
 114:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv>
 118:	mov	w1, wzr
 11c:	ldr	w8, [x19]
 120:	tbz	w8, #0, ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0xec>
 124:	mov	x0, x19
 128:	tbz	w8, #3, 134 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x134>
 12c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv>
 130:	b	138 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x138>
 134:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv>
 138:	mov	w0, #0x1                   	// #1
 13c:	ldp	x20, x19, [sp, #16]
 140:	ldp	x29, x30, [sp], #32
 144:	ret

Disassembly of section .text._ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE:

0000000000000000 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE>:
   0:	sub	sp, sp, #0xa0
   4:	stp	x29, x30, [sp, #128]
   8:	stp	x20, x19, [sp, #144]
   c:	add	x29, sp, #0x80
  10:	mov	w8, #0xb                   	// #11
  14:	mov	x9, #0xffffffffffffffff    	// #-1
  18:	str	w8, [sp, #48]
  1c:	str	x9, [sp, #56]
  20:	ldp	x8, x9, [x1, #16]
  24:	str	xzr, [x1, #16]
  28:	ldr	q0, [x1]
  2c:	ldr	q1, [sp, #48]
  30:	stp	x8, x9, [sp, #80]
  34:	ldr	q2, [sp, #80]
  38:	str	q0, [sp, #64]
  3c:	stp	q1, q0, [sp]
  40:	mov	x19, x0
  44:	str	q2, [sp, #32]
  48:	ldr	x10, [sp, #40]
  4c:	stp	x8, x9, [sp, #32]
  50:	add	x20, x0, #0x38
  54:	stp	xzr, x10, [sp, #80]
  58:	ldp	x1, x8, [x0, #64]
  5c:	cmp	x1, x8
  60:	b.eq	c4 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE+0xc4>  // b.none
  64:	ldp	q1, q0, [sp, #16]
  68:	ldr	q2, [sp]
  6c:	stp	q1, q0, [x1, #16]
  70:	str	q2, [x1]
  74:	ldr	w8, [sp]
  78:	cmp	w8, #0xb
  7c:	b.ne	b4 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE+0xb4>  // b.any
  80:	str	xzr, [x1, #32]
  84:	ldr	q0, [sp, #16]
  88:	stur	q0, [x29, #-32]
  8c:	ldr	q1, [x1, #16]
  90:	str	q1, [sp, #16]
  94:	str	q0, [x1, #16]
  98:	ldr	x8, [sp, #32]
  9c:	str	xzr, [sp, #32]
  a0:	ldr	x9, [x1, #40]
  a4:	str	x8, [x1, #32]
  a8:	ldr	x8, [sp, #40]
  ac:	str	x9, [sp, #40]
  b0:	str	x8, [x1, #40]
  b4:	ldr	x8, [x19, #64]
  b8:	add	x8, x8, #0x30
  bc:	str	x8, [x19, #64]
  c0:	b	d4 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE+0xd4>
  c4:	mov	x2, sp
  c8:	mov	x0, x20
  cc:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE>
  d0:	ldr	x8, [x19, #64]
  d4:	ldr	x9, [x20]
  d8:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  dc:	movk	x10, #0xaaab
  e0:	sub	x8, x8, x9
  e4:	asr	x8, x8, #4
  e8:	mov	w9, #0x86a1                	// #34465
  ec:	mul	x8, x8, x10
  f0:	movk	w9, #0x1, lsl #16
  f4:	cmp	x8, x9
  f8:	b.cs	164 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE+0x164>  // b.hs, b.nlast
  fc:	ldr	w9, [sp]
 100:	sub	x19, x8, #0x1
 104:	cmp	w9, #0xb
 108:	b.ne	128 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE+0x128>  // b.any
 10c:	ldr	x8, [sp, #32]
 110:	cbz	x8, 128 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE+0x128>
 114:	mov	x9, sp
 118:	add	x0, x9, #0x10
 11c:	mov	w2, #0x3                   	// #3
 120:	mov	x1, x0
 124:	blr	x8
 128:	ldr	w8, [sp, #48]
 12c:	cmp	w8, #0xb
 130:	b.ne	150 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE+0x150>  // b.any
 134:	ldr	x8, [sp, #80]
 138:	cbz	x8, 150 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE+0x150>
 13c:	add	x9, sp, #0x30
 140:	add	x0, x9, #0x10
 144:	mov	w2, #0x3                   	// #3
 148:	mov	x1, x0
 14c:	blr	x8
 150:	mov	x0, x19
 154:	ldp	x20, x19, [sp, #144]
 158:	ldp	x29, x30, [sp, #128]
 15c:	add	sp, sp, #0xa0
 160:	ret
 164:	bl	0 <abort>

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	adrp	x9, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc>
  10:	ldrb	w8, [x1]
  14:	ldr	x9, [x9]
  18:	ldarb	w10, [x9]
  1c:	adrp	x9, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc>
  20:	ldr	x9, [x9]
  24:	tbz	w10, #0, 40 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc+0x40>
  28:	ldrb	w9, [x9]
  2c:	ldp	x29, x30, [sp, #16]
  30:	cmp	w9, w8
  34:	cset	w0, ne  // ne = any
  38:	add	sp, sp, #0x20
  3c:	ret
  40:	adrp	x0, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc>
  44:	ldr	x0, [x0]
  48:	stur	w8, [x29, #-4]
  4c:	bl	0 <__cxa_guard_acquire>
  50:	adrp	x9, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc>
  54:	ldr	x9, [x9]
  58:	ldur	w8, [x29, #-4]
  5c:	cbz	w0, 28 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc+0x28>
  60:	strb	wzr, [x9]
  64:	adrp	x0, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc>
  68:	ldr	x0, [x0]
  6c:	bl	0 <__cxa_guard_release>
  70:	adrp	x9, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc>
  74:	ldr	x9, [x9]
  78:	ldur	w8, [x29, #-4]
  7c:	b	28 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc+0x28>

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	1c <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1c>  // b.none
   8:	cmp	w2, #0x1
   c:	b.ne	24 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x24>  // b.any
  10:	str	x1, [x0]
  14:	mov	w0, wzr
  18:	ret
  1c:	ldrb	w8, [x1]
  20:	strb	w8, [x0]
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	adrp	x9, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc>
  10:	ldrb	w8, [x1]
  14:	ldr	x9, [x9]
  18:	ldarb	w10, [x9]
  1c:	adrp	x9, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc>
  20:	ldr	x9, [x9]
  24:	tbz	w10, #0, 40 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc+0x40>
  28:	ldrb	w9, [x9]
  2c:	ldp	x29, x30, [sp, #16]
  30:	cmp	w9, w8
  34:	cset	w0, ne  // ne = any
  38:	add	sp, sp, #0x20
  3c:	ret
  40:	adrp	x0, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc>
  44:	ldr	x0, [x0]
  48:	stur	w8, [x29, #-4]
  4c:	bl	0 <__cxa_guard_acquire>
  50:	adrp	x9, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc>
  54:	ldr	x9, [x9]
  58:	ldur	w8, [x29, #-4]
  5c:	cbz	w0, 28 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc+0x28>
  60:	strb	wzr, [x9]
  64:	adrp	x0, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc>
  68:	ldr	x0, [x0]
  6c:	bl	0 <__cxa_guard_release>
  70:	adrp	x9, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc>
  74:	ldr	x9, [x9]
  78:	ldur	w8, [x29, #-4]
  7c:	b	28 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc+0x28>

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	1c <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1c>  // b.none
   8:	cmp	w2, #0x1
   c:	b.ne	24 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x24>  // b.any
  10:	str	x1, [x0]
  14:	mov	w0, wzr
  18:	ret
  1c:	ldr	x8, [x1]
  20:	str	x8, [x0]
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	adrp	x8, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc>
  14:	ldrb	w19, [x1]
  18:	ldr	x8, [x8]
  1c:	adrp	x20, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc>
  20:	ldarb	w8, [x8]
  24:	ldr	x20, [x20]
  28:	tbz	w8, #0, 60 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc+0x60>
  2c:	ldr	x0, [x0]
  30:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  34:	ldr	x8, [x0]
  38:	mov	w1, w19
  3c:	ldr	x8, [x8, #32]
  40:	blr	x8
  44:	ldrb	w8, [x20]
  48:	ldp	x20, x19, [sp, #32]
  4c:	ldp	x29, x30, [sp, #16]
  50:	cmp	w8, w0, uxtb
  54:	cset	w0, ne  // ne = any
  58:	add	sp, sp, #0x30
  5c:	ret
  60:	adrp	x8, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc>
  64:	ldr	x8, [x8]
  68:	str	x0, [sp, #8]
  6c:	mov	x0, x8
  70:	bl	0 <__cxa_guard_acquire>
  74:	mov	w8, w0
  78:	ldr	x0, [sp, #8]
  7c:	cbz	w8, 2c <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc+0x2c>
  80:	ldr	x0, [x0]
  84:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  88:	ldr	x8, [x0]
  8c:	mov	w1, wzr
  90:	ldr	x8, [x8, #32]
  94:	blr	x8
  98:	strb	w0, [x20]
  9c:	adrp	x0, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc>
  a0:	ldr	x0, [x0]
  a4:	bl	0 <__cxa_guard_release>
  a8:	ldr	x0, [sp, #8]
  ac:	b	2c <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc+0x2c>

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	1c <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1c>  // b.none
   8:	cmp	w2, #0x1
   c:	b.ne	24 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x24>  // b.any
  10:	str	x1, [x0]
  14:	mov	w0, wzr
  18:	ret
  1c:	ldr	x8, [x1]
  20:	str	x8, [x0]
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	adrp	x8, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc>
  14:	ldrb	w19, [x1]
  18:	ldr	x8, [x8]
  1c:	adrp	x20, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc>
  20:	ldarb	w8, [x8]
  24:	ldr	x20, [x20]
  28:	tbz	w8, #0, 60 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc+0x60>
  2c:	ldr	x0, [x0]
  30:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  34:	ldr	x8, [x0]
  38:	mov	w1, w19
  3c:	ldr	x8, [x8, #32]
  40:	blr	x8
  44:	ldrb	w8, [x20]
  48:	ldp	x20, x19, [sp, #32]
  4c:	ldp	x29, x30, [sp, #16]
  50:	cmp	w8, w0, uxtb
  54:	cset	w0, ne  // ne = any
  58:	add	sp, sp, #0x30
  5c:	ret
  60:	adrp	x8, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc>
  64:	ldr	x8, [x8]
  68:	str	x0, [sp, #8]
  6c:	mov	x0, x8
  70:	bl	0 <__cxa_guard_acquire>
  74:	mov	w8, w0
  78:	ldr	x0, [sp, #8]
  7c:	cbz	w8, 2c <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc+0x2c>
  80:	ldr	x0, [x0]
  84:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  88:	ldr	x8, [x0]
  8c:	mov	w1, wzr
  90:	ldr	x8, [x8, #32]
  94:	blr	x8
  98:	strb	w0, [x20]
  9c:	adrp	x0, 0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc>
  a0:	ldr	x0, [x0]
  a4:	bl	0 <__cxa_guard_release>
  a8:	ldr	x0, [sp, #8]
  ac:	b	2c <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc+0x2c>

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	1c <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1c>  // b.none
   8:	cmp	w2, #0x1
   c:	b.ne	24 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x24>  // b.any
  10:	str	x1, [x0]
  14:	mov	w0, wzr
  18:	ret
  1c:	ldr	x8, [x1]
  20:	str	x8, [x0]
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w8, [x1]
   4:	cmp	w8, #0xa
   8:	cset	w9, ne  // ne = any
   c:	cmp	w8, #0xd
  10:	cset	w8, ne  // ne = any
  14:	and	w0, w8, w9
  18:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	1c <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1c>  // b.none
   8:	cmp	w2, #0x1
   c:	b.ne	24 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x24>  // b.any
  10:	str	x1, [x0]
  14:	mov	w0, wzr
  18:	ret
  1c:	ldrb	w8, [x1]
  20:	strb	w8, [x0]
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w8, [x1]
   4:	cmp	w8, #0xa
   8:	cset	w9, ne  // ne = any
   c:	cmp	w8, #0xd
  10:	cset	w8, ne  // ne = any
  14:	and	w0, w8, w9
  18:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	1c <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1c>  // b.none
   8:	cmp	w2, #0x1
   c:	b.ne	24 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x24>  // b.any
  10:	str	x1, [x0]
  14:	mov	w0, wzr
  18:	ret
  1c:	ldr	x8, [x1]
  20:	str	x8, [x0]
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x0
  10:	ldr	x0, [x0]
  14:	ldrb	w20, [x1]
  18:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  1c:	ldr	x8, [x0]
  20:	mov	w1, w20
  24:	ldr	x8, [x8, #32]
  28:	blr	x8
  2c:	ldr	x8, [x19]
  30:	and	w20, w0, #0xff
  34:	mov	x0, x8
  38:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  3c:	ldr	x8, [x0]
  40:	mov	w1, #0xa                   	// #10
  44:	ldr	x8, [x8, #32]
  48:	blr	x8
  4c:	ldr	x8, [x19]
  50:	mov	w19, w0
  54:	mov	x0, x8
  58:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  5c:	ldr	x8, [x0]
  60:	mov	w1, #0xd                   	// #13
  64:	ldr	x8, [x8, #32]
  68:	blr	x8
  6c:	cmp	w20, w19, uxtb
  70:	cset	w8, ne  // ne = any
  74:	cmp	w20, w0, uxtb
  78:	ldp	x20, x19, [sp, #16]
  7c:	cset	w9, ne  // ne = any
  80:	and	w0, w8, w9
  84:	ldp	x29, x30, [sp], #32
  88:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	1c <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1c>  // b.none
   8:	cmp	w2, #0x1
   c:	b.ne	24 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x24>  // b.any
  10:	str	x1, [x0]
  14:	mov	w0, wzr
  18:	ret
  1c:	ldr	x8, [x1]
  20:	str	x8, [x0]
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x0
  10:	ldr	x0, [x0]
  14:	ldrb	w20, [x1]
  18:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  1c:	ldr	x8, [x0]
  20:	mov	w1, w20
  24:	ldr	x8, [x8, #32]
  28:	blr	x8
  2c:	ldr	x8, [x19]
  30:	and	w20, w0, #0xff
  34:	mov	x0, x8
  38:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  3c:	ldr	x8, [x0]
  40:	mov	w1, #0xa                   	// #10
  44:	ldr	x8, [x8, #32]
  48:	blr	x8
  4c:	ldr	x8, [x19]
  50:	mov	w19, w0
  54:	mov	x0, x8
  58:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  5c:	ldr	x8, [x0]
  60:	mov	w1, #0xd                   	// #13
  64:	ldr	x8, [x8, #32]
  68:	blr	x8
  6c:	cmp	w20, w19, uxtb
  70:	cset	w8, ne  // ne = any
  74:	cmp	w20, w0, uxtb
  78:	ldp	x20, x19, [sp, #16]
  7c:	cset	w9, ne  // ne = any
  80:	and	w0, w8, w9
  84:	ldp	x29, x30, [sp], #32
  88:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	1c <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1c>  // b.none
   8:	cmp	w2, #0x1
   c:	b.ne	24 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x24>  // b.any
  10:	str	x1, [x0]
  14:	mov	w0, wzr
  18:	ret
  1c:	ldr	x8, [x1]
  20:	str	x8, [x0]
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w8, [x1]
   4:	ldrb	w9, [x0, #1]
   8:	cmp	w9, w8
   c:	cset	w0, eq  // eq = none
  10:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	1c <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1c>  // b.none
   8:	cmp	w2, #0x1
   c:	b.ne	24 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x24>  // b.any
  10:	str	x1, [x0]
  14:	mov	w0, wzr
  18:	ret
  1c:	ldrh	w8, [x1]
  20:	strh	w8, [x0]
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w8, [x1]
   4:	ldrb	w9, [x0, #8]
   8:	cmp	w9, w8
   c:	cset	w0, eq  // eq = none
  10:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	1c <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1c>  // b.none
   8:	cmp	w2, #0x1
   c:	b.ne	24 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x24>  // b.any
  10:	str	x1, [x0]
  14:	mov	w0, wzr
  18:	ret
  1c:	ldr	q0, [x1]
  20:	str	q0, [x0]
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w20, [x0, #8]
  10:	ldr	x0, [x0]
  14:	ldrb	w19, [x1]
  18:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  1c:	ldr	x8, [x0]
  20:	mov	w1, w19
  24:	ldr	x8, [x8, #32]
  28:	blr	x8
  2c:	cmp	w20, w0, uxtb
  30:	ldp	x20, x19, [sp, #16]
  34:	cset	w0, eq  // eq = none
  38:	ldp	x29, x30, [sp], #32
  3c:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	1c <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1c>  // b.none
   8:	cmp	w2, #0x1
   c:	b.ne	24 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x24>  // b.any
  10:	str	x1, [x0]
  14:	mov	w0, wzr
  18:	ret
  1c:	ldr	q0, [x1]
  20:	str	q0, [x0]
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w20, [x0, #8]
  10:	ldr	x0, [x0]
  14:	ldrb	w19, [x1]
  18:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  1c:	ldr	x8, [x0]
  20:	mov	w1, w19
  24:	ldr	x8, [x8, #32]
  28:	blr	x8
  2c:	cmp	w20, w0, uxtb
  30:	ldp	x20, x19, [sp, #16]
  34:	cset	w0, eq  // eq = none
  38:	ldp	x29, x30, [sp], #32
  3c:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	1c <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x1c>  // b.none
   8:	cmp	w2, #0x1
   c:	b.ne	24 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x24>  // b.any
  10:	str	x1, [x0]
  14:	mov	w0, wzr
  18:	ret
  1c:	ldr	q0, [x1]
  20:	str	q0, [x0]
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZNKSt7__cxx1112regex_traitsIcE5valueEci:

0000000000000000 <_ZNKSt7__cxx1112regex_traitsIcE5valueEci>:
   0:	sub	sp, sp, #0x1f0
   4:	stp	x29, x30, [sp, #416]
   8:	stp	x28, x25, [sp, #432]
   c:	stp	x24, x23, [sp, #448]
  10:	stp	x22, x21, [sp, #464]
  14:	stp	x20, x19, [sp, #480]
  18:	add	x29, sp, #0x1a0
  1c:	mov	x8, sp
  20:	mov	w19, w2
  24:	mov	w2, w1
  28:	add	x24, x8, #0x10
  2c:	mov	x0, sp
  30:	mov	w1, #0x1                   	// #1
  34:	str	x24, [sp]
  38:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEmc>
  3c:	add	x25, sp, #0x20
  40:	add	x0, x25, #0x78
  44:	bl	0 <_ZNSt8ios_baseC2Ev>
  48:	adrp	x8, 0 <_ZTVSt9basic_iosIcSt11char_traitsIcEE>
  4c:	ldr	x8, [x8]
  50:	strh	wzr, [sp, #376]
  54:	adrp	x23, 0 <_ZTTNSt7__cxx1119basic_istringstreamIcSt11char_traitsIcESaIcEEE>
  58:	ldr	x23, [x23]
  5c:	movi	v0.2d, #0x0
  60:	add	x8, x8, #0x10
  64:	str	x8, [sp, #152]
  68:	ldp	x21, x22, [x23, #8]
  6c:	str	xzr, [sp, #368]
  70:	stp	q0, q0, [sp, #384]
  74:	mov	x1, xzr
  78:	str	x21, [sp, #32]
  7c:	ldur	x8, [x21, #-24]
  80:	str	x22, [x25, x8]
  84:	ldr	x8, [sp, #32]
  88:	str	xzr, [sp, #40]
  8c:	ldur	x8, [x8, #-24]
  90:	add	x0, x25, x8
  94:	bl	0 <_ZNSt9basic_iosIcSt11char_traitsIcEE4initEPSt15basic_streambufIcS1_E>
  98:	adrp	x8, 0 <_ZTVNSt7__cxx1119basic_istringstreamIcSt11char_traitsIcESaIcEEE>
  9c:	ldr	x8, [x8]
  a0:	add	x20, x25, #0x10
  a4:	mov	x1, sp
  a8:	mov	w2, #0x8                   	// #8
  ac:	add	x9, x8, #0x18
  b0:	add	x8, x8, #0x40
  b4:	mov	x0, x20
  b8:	str	x9, [sp, #32]
  bc:	str	x8, [sp, #152]
  c0:	bl	0 <_ZNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEC2ERKNS_12basic_stringIcS2_S3_EESt13_Ios_Openmode>
  c4:	ldr	x8, [sp, #32]
  c8:	mov	x1, x20
  cc:	ldur	x8, [x8, #-24]
  d0:	add	x0, x25, x8
  d4:	bl	0 <_ZNSt9basic_iosIcSt11char_traitsIcEE4initEPSt15basic_streambufIcS1_E>
  d8:	ldr	x0, [sp]
  dc:	cmp	x0, x24
  e0:	b.eq	e8 <_ZNKSt7__cxx1112regex_traitsIcE5valueEci+0xe8>  // b.none
  e4:	bl	0 <_ZdlPv>
  e8:	cmp	w19, #0x8
  ec:	b.eq	100 <_ZNKSt7__cxx1112regex_traitsIcE5valueEci+0x100>  // b.none
  f0:	cmp	w19, #0x10
  f4:	b.ne	128 <_ZNKSt7__cxx1112regex_traitsIcE5valueEci+0x128>  // b.any
  f8:	mov	w8, #0x8                   	// #8
  fc:	b	104 <_ZNKSt7__cxx1112regex_traitsIcE5valueEci+0x104>
 100:	mov	w8, #0x40                  	// #64
 104:	ldr	x9, [sp, #32]
 108:	add	x10, sp, #0x20
 10c:	mov	w11, #0xffffffb5            	// #-75
 110:	ldur	x9, [x9, #-24]
 114:	add	x9, x10, x9
 118:	ldr	w10, [x9, #24]
 11c:	and	w10, w10, w11
 120:	orr	w8, w10, w8
 124:	str	w8, [x9, #24]
 128:	add	x0, sp, #0x20
 12c:	mov	x1, sp
 130:	add	x20, sp, #0x20
 134:	bl	0 <_ZNSi10_M_extractIlEERSiRT_>
 138:	ldr	x8, [sp, #32]
 13c:	ldr	x10, [x23]
 140:	ldr	x11, [x23, #24]
 144:	mov	w12, #0x5                   	// #5
 148:	ldur	x8, [x8, #-24]
 14c:	ldr	w9, [sp]
 150:	add	x8, x20, x8
 154:	ldr	w8, [x8, #32]
 158:	str	x10, [sp, #32]
 15c:	ldur	x10, [x10, #-24]
 160:	tst	w8, w12
 164:	adrp	x8, 0 <_ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE>
 168:	str	x11, [x20, x10]
 16c:	ldr	x0, [sp, #120]
 170:	ldr	x8, [x8]
 174:	csinv	w19, w9, wzr, eq  // eq = none
 178:	add	x9, x20, #0x68
 17c:	cmp	x0, x9
 180:	add	x8, x8, #0x10
 184:	str	x8, [sp, #48]
 188:	b.eq	190 <_ZNKSt7__cxx1112regex_traitsIcE5valueEci+0x190>  // b.none
 18c:	bl	0 <_ZdlPv>
 190:	adrp	x8, 0 <_ZTVSt15basic_streambufIcSt11char_traitsIcEE>
 194:	ldr	x8, [x8]
 198:	add	x0, x20, #0x48
 19c:	add	x8, x8, #0x10
 1a0:	str	x8, [sp, #48]
 1a4:	bl	0 <_ZNSt6localeD1Ev>
 1a8:	str	x21, [sp, #32]
 1ac:	ldur	x8, [x21, #-24]
 1b0:	add	x0, x20, #0x78
 1b4:	str	x22, [x20, x8]
 1b8:	str	xzr, [sp, #40]
 1bc:	bl	0 <_ZNSt8ios_baseD2Ev>
 1c0:	mov	w0, w19
 1c4:	ldp	x20, x19, [sp, #480]
 1c8:	ldp	x22, x21, [sp, #464]
 1cc:	ldp	x24, x23, [sp, #448]
 1d0:	ldp	x28, x25, [sp, #432]
 1d4:	ldp	x29, x30, [sp, #416]
 1d8:	add	sp, sp, #0x1f0
 1dc:	ret

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #16]
   8:	str	x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	add	x29, sp, #0x10
  14:	ldp	x20, x21, [x0]
  18:	mov	x19, x0
  1c:	cmp	x20, x21
  20:	b.eq	c4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0xc4>  // b.none
  24:	sub	x8, x21, x20
  28:	clz	x8, x8
  2c:	mov	w9, #0x7e                  	// #126
  30:	sub	x2, x9, x8, lsl #1
  34:	mov	x0, x20
  38:	mov	x1, x21
  3c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv>
  40:	mov	x0, x20
  44:	mov	x1, x21
  48:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv>
  4c:	ldp	x9, x20, [x19]
  50:	cmp	x9, x20
  54:	b.eq	c0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0xc0>  // b.none
  58:	sub	x8, x20, #0x1
  5c:	cmp	x8, x9
  60:	b.eq	c0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0xc0>  // b.none
  64:	ldrb	w11, [x9]
  68:	ldrb	w12, [x9, #1]
  6c:	add	x10, x9, #0x1
  70:	mov	x9, x10
  74:	cmp	w11, w12
  78:	b.ne	5c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x5c>  // b.any
  7c:	add	x9, x20, #0x1
  80:	cmp	x9, x10
  84:	b.eq	c0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0xc0>  // b.none
  88:	cmp	x8, x10
  8c:	sub	x8, x10, #0x1
  90:	b.eq	184 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x184>  // b.none
  94:	add	x9, x10, #0x1
  98:	b	a8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0xa8>
  9c:	add	x9, x9, #0x1
  a0:	cmp	x20, x9
  a4:	b.eq	17c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x17c>  // b.none
  a8:	ldrb	w11, [x8]
  ac:	ldrb	w10, [x9]
  b0:	cmp	w11, w10
  b4:	b.eq	9c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x9c>  // b.none
  b8:	strb	w10, [x8, #1]!
  bc:	b	9c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x9c>
  c0:	mov	x21, x20
  c4:	cmp	x21, x20
  c8:	b.eq	104 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x104>  // b.none
  cc:	subs	x2, x21, x21
  d0:	b.eq	ec <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0xec>  // b.none
  d4:	b.eq	ec <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0xec>  // b.none
  d8:	mov	x0, x20
  dc:	mov	x1, x21
  e0:	bl	0 <memmove>
  e4:	ldr	x8, [x19, #8]
  e8:	b	f0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0xf0>
  ec:	mov	x8, x21
  f0:	sub	x9, x8, x21
  f4:	add	x9, x20, x9
  f8:	cmp	x9, x8
  fc:	b.eq	104 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x104>  // b.none
 100:	str	x9, [x19, #8]
 104:	mov	x20, xzr
 108:	mov	w21, #0x1                   	// #1
 10c:	b	128 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x128>
 110:	ldr	x10, [x8]
 114:	bic	x9, x10, x9
 118:	add	x20, x20, #0x1
 11c:	cmp	x20, #0x100
 120:	str	x9, [x8]
 124:	b.eq	168 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x168>  // b.none
 128:	mov	x0, sp
 12c:	str	x19, [sp]
 130:	strb	w20, [sp, #8]
 134:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv>
 138:	ldrb	w9, [x19, #112]
 13c:	lsr	x8, x20, #3
 140:	and	x8, x8, #0x1ffffffffffffff8
 144:	and	w10, w0, #0x1
 148:	add	x8, x19, x8
 14c:	add	x8, x8, #0x78
 150:	cmp	w9, w10
 154:	lsl	x9, x21, x20
 158:	b.eq	110 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x110>  // b.none
 15c:	ldr	x10, [x8]
 160:	orr	x9, x10, x9
 164:	b	118 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x118>
 168:	ldp	x20, x19, [sp, #48]
 16c:	ldr	x21, [sp, #32]
 170:	ldp	x29, x30, [sp, #16]
 174:	add	sp, sp, #0x40
 178:	ret
 17c:	ldr	x21, [x19, #8]
 180:	b	188 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x188>
 184:	mov	x21, x20
 188:	add	x20, x8, #0x1
 18c:	cmp	x21, x20
 190:	b.eq	104 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x104>  // b.none
 194:	b	cc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0xcc>

Disassembly of section .text._ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b:

0000000000000000 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #32]
   8:	str	x27, [sp, #48]
   c:	stp	x26, x25, [sp, #64]
  10:	stp	x24, x23, [sp, #80]
  14:	stp	x22, x21, [sp, #96]
  18:	stp	x20, x19, [sp, #112]
  1c:	add	x29, sp, #0x20
  20:	mov	w19, w3
  24:	mov	x20, x2
  28:	mov	x21, x1
  2c:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  30:	mov	x8, sp
  34:	cmp	x21, x20
  38:	add	x25, x8, #0x10
  3c:	stp	x25, xzr, [sp]
  40:	strb	wzr, [sp, #16]
  44:	b.eq	100 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x100>  // b.none
  48:	mov	x22, x0
  4c:	mov	w26, #0xf                   	// #15
  50:	b	70 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x70>
  54:	strb	w23, [x8, x24]
  58:	ldr	x8, [sp]
  5c:	add	x21, x21, #0x1
  60:	cmp	x20, x21
  64:	str	x27, [sp, #8]
  68:	strb	wzr, [x8, x27]
  6c:	b.eq	100 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x100>  // b.none
  70:	ldr	x8, [x22]
  74:	ldrb	w1, [x21]
  78:	mov	x0, x22
  7c:	ldr	x8, [x8, #32]
  80:	blr	x8
  84:	add	x24, x22, w0, uxtb
  88:	ldrb	w23, [x24, #313]
  8c:	cbnz	w23, c4 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0xc4>
  90:	ldr	x8, [x22]
  94:	mov	w1, w0
  98:	mov	x0, x22
  9c:	mov	w2, wzr
  a0:	ldr	x8, [x8, #64]
  a4:	blr	x8
  a8:	tst	w0, #0xff
  ac:	b.eq	c0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0xc0>  // b.none
  b0:	mov	w23, w0
  b4:	add	x8, x24, #0x139
  b8:	strb	w0, [x8]
  bc:	b	c4 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0xc4>
  c0:	mov	w23, wzr
  c4:	ldp	x8, x24, [sp]
  c8:	ldr	x9, [sp, #16]
  cc:	cmp	x8, x25
  d0:	add	x27, x24, #0x1
  d4:	csel	x9, x26, x9, eq  // eq = none
  d8:	cmp	x27, x9
  dc:	b.ls	54 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x54>  // b.plast
  e0:	mov	x0, sp
  e4:	mov	w4, #0x1                   	// #1
  e8:	mov	x1, x24
  ec:	mov	x2, xzr
  f0:	mov	x3, xzr
  f4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEmmPKcm>
  f8:	ldr	x8, [sp]
  fc:	b	54 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x54>
 100:	adrp	x1, 0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b>
 104:	add	x1, x1, #0x0
 108:	mov	x0, sp
 10c:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
 110:	adrp	x20, 0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b>
 114:	ldr	x20, [x20]
 118:	cbz	w0, 2b0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x2b0>
 11c:	adrp	x1, 0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b>
 120:	add	x1, x1, #0x0
 124:	mov	x0, sp
 128:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
 12c:	cbz	w0, 244 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x244>
 130:	adrp	x1, 0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b>
 134:	add	x1, x1, #0x0
 138:	mov	x0, sp
 13c:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
 140:	cbz	w0, 24c <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x24c>
 144:	adrp	x1, 0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b>
 148:	add	x1, x1, #0x0
 14c:	mov	x0, sp
 150:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
 154:	cbz	w0, 254 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x254>
 158:	adrp	x1, 0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b>
 15c:	add	x1, x1, #0x0
 160:	mov	x0, sp
 164:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
 168:	cbz	w0, 25c <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x25c>
 16c:	adrp	x1, 0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b>
 170:	add	x1, x1, #0x0
 174:	mov	x0, sp
 178:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
 17c:	cbz	w0, 264 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x264>
 180:	adrp	x1, 0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b>
 184:	add	x1, x1, #0x0
 188:	mov	x0, sp
 18c:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
 190:	cbz	w0, 26c <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x26c>
 194:	adrp	x1, 0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b>
 198:	add	x1, x1, #0x0
 19c:	mov	x0, sp
 1a0:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
 1a4:	cbz	w0, 274 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x274>
 1a8:	adrp	x1, 0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b>
 1ac:	add	x1, x1, #0x0
 1b0:	mov	x0, sp
 1b4:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
 1b8:	cbz	w0, 27c <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x27c>
 1bc:	adrp	x1, 0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b>
 1c0:	add	x1, x1, #0x0
 1c4:	mov	x0, sp
 1c8:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
 1cc:	cbz	w0, 284 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x284>
 1d0:	adrp	x1, 0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b>
 1d4:	add	x1, x1, #0x0
 1d8:	mov	x0, sp
 1dc:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
 1e0:	cbz	w0, 28c <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x28c>
 1e4:	adrp	x1, 0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b>
 1e8:	add	x1, x1, #0x0
 1ec:	mov	x0, sp
 1f0:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
 1f4:	cbz	w0, 294 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x294>
 1f8:	adrp	x1, 0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b>
 1fc:	add	x1, x1, #0x0
 200:	mov	x0, sp
 204:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
 208:	cbz	w0, 29c <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x29c>
 20c:	adrp	x1, 0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b>
 210:	add	x1, x1, #0x0
 214:	mov	x0, sp
 218:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
 21c:	cbz	w0, 2a4 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x2a4>
 220:	adrp	x1, 0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b>
 224:	add	x1, x1, #0x0
 228:	mov	x0, sp
 22c:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
 230:	cbz	w0, 2ac <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x2ac>
 234:	mov	w19, wzr
 238:	mov	w21, wzr
 23c:	mov	w20, wzr
 240:	b	2e0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x2e0>
 244:	add	x20, x20, #0x10
 248:	b	2b0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x2b0>
 24c:	add	x20, x20, #0x20
 250:	b	2b0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x2b0>
 254:	add	x20, x20, #0x30
 258:	b	2b0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x2b0>
 25c:	add	x20, x20, #0x40
 260:	b	2b0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x2b0>
 264:	add	x20, x20, #0x50
 268:	b	2b0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x2b0>
 26c:	add	x20, x20, #0x60
 270:	b	2b0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x2b0>
 274:	add	x20, x20, #0x70
 278:	b	2b0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x2b0>
 27c:	add	x20, x20, #0x80
 280:	b	2b0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x2b0>
 284:	add	x20, x20, #0x90
 288:	b	2b0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x2b0>
 28c:	add	x20, x20, #0xa0
 290:	b	2b0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x2b0>
 294:	add	x20, x20, #0xb0
 298:	b	2b0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x2b0>
 29c:	add	x20, x20, #0xc0
 2a0:	b	2b0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x2b0>
 2a4:	add	x20, x20, #0xd0
 2a8:	b	2b0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x2b0>
 2ac:	add	x20, x20, #0xe0
 2b0:	tbz	w19, #0, 2d0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x2d0>
 2b4:	ldrb	w8, [x20, #9]
 2b8:	tst	w8, #0x3
 2bc:	b.eq	2d0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x2d0>  // b.none
 2c0:	mov	w19, wzr
 2c4:	mov	w20, wzr
 2c8:	mov	w21, #0x400                 	// #1024
 2cc:	b	2e0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x2e0>
 2d0:	ldr	w8, [x20, #8]
 2d4:	and	w19, w8, #0xff000000
 2d8:	and	w20, w8, #0xff0000
 2dc:	and	w21, w8, #0xffff
 2e0:	ldr	x0, [sp]
 2e4:	cmp	x0, x25
 2e8:	b.eq	2f0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x2f0>  // b.none
 2ec:	bl	0 <_ZdlPv>
 2f0:	orr	w8, w21, w19
 2f4:	orr	w0, w8, w20
 2f8:	ldp	x20, x19, [sp, #112]
 2fc:	ldp	x22, x21, [sp, #96]
 300:	ldp	x24, x23, [sp, #80]
 304:	ldp	x26, x25, [sp, #64]
 308:	ldr	x27, [sp, #48]
 30c:	ldp	x29, x30, [sp, #32]
 310:	add	sp, sp, #0x80
 314:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	str	x27, [sp, #16]
   8:	stp	x26, x25, [sp, #32]
   c:	stp	x24, x23, [sp, #48]
  10:	stp	x22, x21, [sp, #64]
  14:	stp	x20, x19, [sp, #80]
  18:	mov	x29, sp
  1c:	ldp	x20, x24, [x0]
  20:	mov	x9, #0x7ffffffffffffffc    	// #9223372036854775804
  24:	sub	x8, x24, x20
  28:	cmp	x8, x9
  2c:	b.eq	200 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x200>  // b.none
  30:	asr	x9, x8, #2
  34:	cmp	x8, #0x0
  38:	csinc	x10, x9, xzr, ne  // ne = any
  3c:	adds	x9, x10, x9
  40:	lsr	x11, x9, #61
  44:	cset	w10, cs  // cs = hs, nlast
  48:	cmp	x11, #0x0
  4c:	cset	w11, ne  // ne = any
  50:	orr	w10, w10, w11
  54:	mov	x8, #0x1fffffffffffffff    	// #2305843009213693951
  58:	cmp	w10, #0x0
  5c:	sub	x26, x1, x20
  60:	mov	x23, x2
  64:	mov	x19, x0
  68:	mov	x22, x1
  6c:	csel	x25, x8, x9, ne  // ne = any
  70:	asr	x27, x26, #2
  74:	cbz	x25, 88 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x88>
  78:	lsl	x0, x25, #2
  7c:	bl	0 <_Znwm>
  80:	mov	x21, x0
  84:	b	8c <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x8c>
  88:	mov	x21, xzr
  8c:	ldr	w8, [x23]
  90:	cmp	x20, x22
  94:	str	w8, [x21, x27, lsl #2]
  98:	mov	x8, x21
  9c:	b.eq	130 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x130>  // b.none
  a0:	sub	x10, x26, #0x4
  a4:	cmp	x10, #0x1c
  a8:	mov	x8, x21
  ac:	mov	x9, x20
  b0:	b.cc	120 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x120>  // b.lo, b.ul, b.last
  b4:	and	x8, x10, #0xfffffffffffffffc
  b8:	add	x8, x8, #0x4
  bc:	add	x9, x20, x8
  c0:	cmp	x21, x9
  c4:	b.cs	dc <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0xdc>  // b.hs, b.nlast
  c8:	add	x8, x21, x8
  cc:	cmp	x20, x8
  d0:	mov	x8, x21
  d4:	mov	x9, x20
  d8:	b.cc	120 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x120>  // b.lo, b.ul, b.last
  dc:	lsr	x8, x10, #2
  e0:	add	x10, x8, #0x1
  e4:	and	x11, x10, #0x7ffffffffffffff8
  e8:	lsl	x9, x11, #2
  ec:	add	x12, x20, #0x10
  f0:	add	x8, x21, x9
  f4:	add	x9, x20, x9
  f8:	add	x13, x21, #0x10
  fc:	mov	x14, x11
 100:	ldp	q0, q1, [x12, #-16]
 104:	add	x12, x12, #0x20
 108:	subs	x14, x14, #0x8
 10c:	stp	q0, q1, [x13, #-16]
 110:	add	x13, x13, #0x20
 114:	b.ne	100 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x100>  // b.any
 118:	cmp	x10, x11
 11c:	b.eq	130 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x130>  // b.none
 120:	ldr	w10, [x9], #4
 124:	cmp	x22, x9
 128:	str	w10, [x8], #4
 12c:	b.ne	120 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x120>  // b.any
 130:	subs	x9, x24, x22
 134:	add	x23, x8, #0x4
 138:	b.eq	1cc <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x1cc>  // b.none
 13c:	sub	x10, x9, #0x4
 140:	cmp	x10, #0x1c
 144:	b.cs	150 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x150>  // b.hs, b.nlast
 148:	mov	x9, x22
 14c:	b	1bc <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x1bc>
 150:	and	x9, x10, #0xfffffffffffffffc
 154:	add	x11, x9, x22
 158:	add	x11, x11, #0x4
 15c:	cmp	x23, x11
 160:	b.cs	178 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x178>  // b.hs, b.nlast
 164:	add	x9, x9, x8
 168:	add	x9, x9, #0x8
 16c:	cmp	x22, x9
 170:	mov	x9, x22
 174:	b.cc	1bc <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x1bc>  // b.lo, b.ul, b.last
 178:	lsr	x9, x10, #2
 17c:	add	x10, x9, #0x1
 180:	and	x11, x10, #0x7ffffffffffffff8
 184:	lsl	x9, x11, #2
 188:	add	x12, x22, #0x10
 18c:	add	x23, x23, x9
 190:	add	x9, x22, x9
 194:	add	x8, x8, #0x14
 198:	mov	x13, x11
 19c:	ldp	q0, q1, [x12, #-16]
 1a0:	add	x12, x12, #0x20
 1a4:	subs	x13, x13, #0x8
 1a8:	stp	q0, q1, [x8, #-16]
 1ac:	add	x8, x8, #0x20
 1b0:	b.ne	19c <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x19c>  // b.any
 1b4:	cmp	x10, x11
 1b8:	b.eq	1cc <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x1cc>  // b.none
 1bc:	ldr	w8, [x9], #4
 1c0:	cmp	x24, x9
 1c4:	str	w8, [x23], #4
 1c8:	b.ne	1bc <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x1bc>  // b.any
 1cc:	cbz	x20, 1d8 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x1d8>
 1d0:	mov	x0, x20
 1d4:	bl	0 <_ZdlPv>
 1d8:	add	x8, x21, x25, lsl #2
 1dc:	stp	x21, x23, [x19]
 1e0:	str	x8, [x19, #16]
 1e4:	ldp	x20, x19, [sp, #80]
 1e8:	ldp	x22, x21, [sp, #64]
 1ec:	ldp	x24, x23, [sp, #48]
 1f0:	ldp	x26, x25, [sp, #32]
 1f4:	ldr	x27, [sp, #16]
 1f8:	ldp	x29, x30, [sp], #96
 1fc:	ret
 200:	adrp	x0, 0 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
 204:	add	x0, x0, #0x0
 208:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_:

0000000000000000 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	sub	x8, x1, x0
  18:	cmp	x8, #0x11
  1c:	b.lt	20c <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x20c>  // b.tstop
  20:	mov	x20, x1
  24:	mov	x19, x0
  28:	mov	x21, x2
  2c:	add	x23, x0, #0x1
  30:	b	54 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x54>
  34:	mov	x0, x22
  38:	mov	x1, x20
  3c:	mov	x2, x21
  40:	bl	0 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_>
  44:	sub	x8, x22, x19
  48:	cmp	x8, #0x10
  4c:	mov	x20, x22
  50:	b.le	20c <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x20c>
  54:	cbz	x21, 11c <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x11c>
  58:	lsr	x8, x8, #1
  5c:	ldrb	w9, [x19, #1]
  60:	ldrb	w11, [x19, x8]
  64:	ldurb	w10, [x20, #-1]
  68:	sub	x21, x21, #0x1
  6c:	cmp	w9, w11
  70:	b.cs	84 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x84>  // b.hs, b.nlast
  74:	cmp	w11, w10
  78:	b.cs	94 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x94>  // b.hs, b.nlast
  7c:	ldrb	w9, [x19]
  80:	b	d0 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0xd0>
  84:	cmp	w9, w10
  88:	b.cs	b8 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0xb8>  // b.hs, b.nlast
  8c:	ldrb	w8, [x19]
  90:	b	ac <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0xac>
  94:	ldrb	w8, [x19]
  98:	cmp	w9, w10
  9c:	b.cs	ac <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0xac>  // b.hs, b.nlast
  a0:	strb	w10, [x19]
  a4:	sturb	w8, [x20, #-1]
  a8:	b	d8 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0xd8>
  ac:	strb	w9, [x19]
  b0:	strb	w8, [x19, #1]
  b4:	b	d8 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0xd8>
  b8:	ldrb	w9, [x19]
  bc:	cmp	w11, w10
  c0:	b.cs	d0 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0xd0>  // b.hs, b.nlast
  c4:	strb	w10, [x19]
  c8:	sturb	w9, [x20, #-1]
  cc:	b	d8 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0xd8>
  d0:	strb	w11, [x19]
  d4:	strb	w9, [x19, x8]
  d8:	mov	x8, x20
  dc:	mov	x22, x23
  e0:	ldrb	w9, [x22]
  e4:	ldrb	w10, [x19]
  e8:	cmp	w9, w10
  ec:	b.cs	fc <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0xfc>  // b.hs, b.nlast
  f0:	ldrb	w9, [x22, #1]!
  f4:	cmp	w9, w10
  f8:	b.cc	f0 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0xf0>  // b.lo, b.ul, b.last
  fc:	ldrb	w11, [x8, #-1]!
 100:	cmp	w10, w11
 104:	b.cc	fc <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0xfc>  // b.lo, b.ul, b.last
 108:	cmp	x8, x22
 10c:	b.ls	34 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x34>  // b.plast
 110:	strb	w11, [x22], #1
 114:	strb	w9, [x8]
 118:	b	e0 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0xe0>
 11c:	mov	x0, x19
 120:	mov	x1, x20
 124:	mov	x2, x20
 128:	bl	0 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_>
 12c:	b	140 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x140>
 130:	mov	x11, x10
 134:	cmp	x9, #0x2
 138:	strb	w8, [x19, x11]
 13c:	b.lt	20c <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x20c>  // b.tstop
 140:	ldrb	w8, [x20, #-1]!
 144:	ldrb	w13, [x19]
 148:	sub	x9, x20, x19
 14c:	sub	x11, x9, #0x1
 150:	cmp	x11, #0x0
 154:	csel	x10, x9, x11, lt  // lt = tstop
 158:	subs	x12, x9, #0x2
 15c:	strb	w13, [x20]
 160:	b.le	1a8 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x1a8>
 164:	mov	x14, xzr
 168:	asr	x13, x10, #1
 16c:	lsl	x10, x14, #1
 170:	mov	w15, #0x1                   	// #1
 174:	add	x10, x10, #0x2
 178:	bfi	x15, x14, #1, #63
 17c:	ldrb	w16, [x19, x10]
 180:	ldrb	w17, [x19, x15]
 184:	cmp	w16, w17
 188:	csel	x10, x15, x10, cc  // cc = lo, ul, last
 18c:	ldrb	w15, [x19, x10]
 190:	cmp	x10, x13
 194:	strb	w15, [x19, x14]
 198:	mov	x14, x10
 19c:	b.lt	16c <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x16c>  // b.tstop
 1a0:	tbz	w9, #0, 1b0 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x1b0>
 1a4:	b	1d4 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x1d4>
 1a8:	mov	x10, xzr
 1ac:	tbnz	w9, #0, 1d4 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x1d4>
 1b0:	cmp	x12, #0x0
 1b4:	csel	x11, x11, x12, lt  // lt = tstop
 1b8:	cmp	x10, x11, asr #1
 1bc:	b.ne	1d4 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x1d4>  // b.any
 1c0:	mov	w11, #0x1                   	// #1
 1c4:	bfi	x11, x10, #1, #63
 1c8:	ldrb	w12, [x19, x11]
 1cc:	strb	w12, [x19, x10]
 1d0:	mov	x10, x11
 1d4:	cmp	x10, #0x1
 1d8:	b.lt	130 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x130>  // b.tstop
 1dc:	sub	x11, x10, #0x1
 1e0:	cmp	x11, #0x0
 1e4:	csel	x11, x10, x11, lt  // lt = tstop
 1e8:	asr	x11, x11, #1
 1ec:	ldrb	w12, [x19, x11]
 1f0:	cmp	w12, w8
 1f4:	b.cs	130 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x130>  // b.hs, b.nlast
 1f8:	cmp	x10, #0x2
 1fc:	strb	w12, [x19, x10]
 200:	mov	x10, x11
 204:	b.gt	1dc <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x1dc>
 208:	b	134 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x134>
 20c:	ldp	x20, x19, [sp, #48]
 210:	ldp	x22, x21, [sp, #32]
 214:	ldr	x23, [sp, #16]
 218:	ldp	x29, x30, [sp], #64
 21c:	ret

Disassembly of section .text._ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_:

0000000000000000 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	sub	x8, x1, x0
  18:	mov	x19, x1
  1c:	mov	x20, x0
  20:	cmp	x8, #0x11
  24:	b.lt	b0 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0xb0>  // b.tstop
  28:	add	x21, x20, #0x1
  2c:	mov	w22, #0x1                   	// #1
  30:	mov	x23, x20
  34:	b	50 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x50>
  38:	mov	x8, x20
  3c:	add	x22, x22, #0x1
  40:	cmp	x22, #0x10
  44:	add	x21, x21, #0x1
  48:	strb	w24, [x8]
  4c:	b.eq	140 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x140>  // b.none
  50:	mov	x8, x23
  54:	add	x23, x20, x22
  58:	ldrb	w24, [x23]
  5c:	ldrb	w9, [x20]
  60:	cmp	w24, w9
  64:	b.cs	84 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x84>  // b.hs, b.nlast
  68:	subs	x2, x23, x20
  6c:	b.eq	38 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x38>  // b.none
  70:	sub	x8, x8, x2
  74:	add	x0, x8, #0x2
  78:	mov	x1, x20
  7c:	bl	0 <memmove>
  80:	b	38 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x38>
  84:	ldrb	w9, [x8]
  88:	mov	x8, x23
  8c:	cmp	w24, w9
  90:	b.cs	3c <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x3c>  // b.hs, b.nlast
  94:	mov	x8, x21
  98:	strb	w9, [x8]
  9c:	ldurb	w9, [x8, #-2]
  a0:	sub	x8, x8, #0x1
  a4:	cmp	w24, w9
  a8:	b.cc	98 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x98>  // b.lo, b.ul, b.last
  ac:	b	3c <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x3c>
  b0:	cmp	x20, x19
  b4:	b.eq	14c <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x14c>  // b.none
  b8:	add	x9, x20, #0x1
  bc:	cmp	x9, x19
  c0:	b.eq	14c <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x14c>  // b.none
  c4:	mov	x21, x20
  c8:	b	e0 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0xe0>
  cc:	mov	x8, x20
  d0:	add	x9, x21, #0x1
  d4:	cmp	x9, x19
  d8:	strb	w22, [x8]
  dc:	b.eq	14c <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x14c>  // b.none
  e0:	mov	x8, x21
  e4:	mov	x21, x9
  e8:	ldrb	w22, [x9]
  ec:	ldrb	w9, [x20]
  f0:	cmp	w22, w9
  f4:	b.cs	114 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x114>  // b.hs, b.nlast
  f8:	subs	x2, x21, x20
  fc:	b.eq	cc <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0xcc>  // b.none
 100:	sub	x8, x8, x2
 104:	add	x0, x8, #0x2
 108:	mov	x1, x20
 10c:	bl	0 <memmove>
 110:	b	cc <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0xcc>
 114:	ldrb	w9, [x8]
 118:	mov	x8, x21
 11c:	cmp	w22, w9
 120:	b.cs	d0 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0xd0>  // b.hs, b.nlast
 124:	mov	x8, x21
 128:	strb	w9, [x8]
 12c:	ldurb	w9, [x8, #-2]
 130:	sub	x8, x8, #0x1
 134:	cmp	w22, w9
 138:	b.cc	128 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x128>  // b.lo, b.ul, b.last
 13c:	b	d0 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0xd0>
 140:	add	x8, x20, #0x10
 144:	cmp	x8, x19
 148:	b.ne	170 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x170>  // b.any
 14c:	ldp	x20, x19, [sp, #48]
 150:	ldp	x22, x21, [sp, #32]
 154:	ldp	x24, x23, [sp, #16]
 158:	ldp	x29, x30, [sp], #64
 15c:	ret
 160:	add	x8, x8, #0x1
 164:	cmp	x8, x19
 168:	strb	w9, [x10]
 16c:	b.eq	14c <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x14c>  // b.none
 170:	ldrb	w9, [x8]
 174:	ldurb	w11, [x8, #-1]
 178:	mov	x10, x8
 17c:	cmp	w9, w11
 180:	b.cs	160 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x160>  // b.hs, b.nlast
 184:	mov	x10, x8
 188:	strb	w11, [x10]
 18c:	ldurb	w11, [x10, #-2]
 190:	sub	x10, x10, #0x1
 194:	cmp	w9, w11
 198:	b.cc	188 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x188>  // b.lo, b.ul, b.last
 19c:	b	160 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x160>

Disassembly of section .text._ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_:

0000000000000000 <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_>:
   0:	sub	x8, x1, x0
   4:	subs	x9, x8, #0x2
   8:	b.ge	100 <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_+0x100>  // b.tcont
   c:	cmp	x1, x2
  10:	b.cs	fc <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_+0xfc>  // b.hs, b.nlast
  14:	sub	x11, x8, #0x1
  18:	cmp	x11, #0x0
  1c:	csel	x10, x8, x11, lt  // lt = tstop
  20:	cmp	x9, #0x0
  24:	csel	x11, x11, x9, lt  // lt = tstop
  28:	asr	x10, x10, #1
  2c:	asr	x9, x11, #1
  30:	orr	x11, x11, #0x1
  34:	b	4c <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_+0x4c>
  38:	mov	x14, x13
  3c:	strb	w12, [x0, x14]
  40:	add	x1, x1, #0x1
  44:	cmp	x1, x2
  48:	b.eq	fc <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_+0xfc>  // b.none
  4c:	ldrb	w12, [x1]
  50:	ldrb	w13, [x0]
  54:	cmp	w12, w13
  58:	b.cs	40 <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_+0x40>  // b.hs, b.nlast
  5c:	cmp	x8, #0x3
  60:	strb	w13, [x1]
  64:	b.lt	a8 <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_+0xa8>  // b.tstop
  68:	mov	x14, xzr
  6c:	lsl	x13, x14, #1
  70:	mov	w15, #0x1                   	// #1
  74:	add	x13, x13, #0x2
  78:	bfi	x15, x14, #1, #63
  7c:	ldrb	w16, [x0, x13]
  80:	ldrb	w17, [x0, x15]
  84:	cmp	w16, w17
  88:	csel	x13, x15, x13, cc  // cc = lo, ul, last
  8c:	ldrb	w15, [x0, x13]
  90:	cmp	x13, x10
  94:	strb	w15, [x0, x14]
  98:	mov	x14, x13
  9c:	b.lt	6c <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_+0x6c>  // b.tstop
  a0:	tbz	w8, #0, b0 <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_+0xb0>
  a4:	b	c4 <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_+0xc4>
  a8:	mov	x13, xzr
  ac:	tbnz	w8, #0, c4 <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_+0xc4>
  b0:	cmp	x13, x9
  b4:	b.ne	c4 <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_+0xc4>  // b.any
  b8:	ldrb	w13, [x0, x11]
  bc:	strb	w13, [x0, x9]
  c0:	mov	x13, x11
  c4:	cmp	x13, #0x1
  c8:	b.lt	38 <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_+0x38>  // b.tstop
  cc:	sub	x14, x13, #0x1
  d0:	cmp	x14, #0x0
  d4:	csel	x14, x13, x14, lt  // lt = tstop
  d8:	asr	x14, x14, #1
  dc:	ldrb	w15, [x0, x14]
  e0:	cmp	w15, w12
  e4:	b.cs	38 <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_+0x38>  // b.hs, b.nlast
  e8:	cmp	x13, #0x2
  ec:	strb	w15, [x0, x13]
  f0:	mov	x13, x14
  f4:	b.gt	cc <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_+0xcc>
  f8:	b	3c <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_+0x3c>
  fc:	ret
 100:	sub	x11, x8, #0x1
 104:	cmp	x9, #0x0
 108:	csel	x12, x11, x9, lt  // lt = tstop
 10c:	cmp	x11, #0x0
 110:	asr	x10, x12, #1
 114:	csel	x11, x8, x11, lt  // lt = tstop
 118:	asr	x11, x11, #1
 11c:	orr	x12, x12, #0x1
 120:	mov	x14, x10
 124:	b	138 <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_+0x138>
 128:	mov	x16, x15
 12c:	strb	w14, [x0, x16]
 130:	sub	x14, x13, #0x1
 134:	cbz	x13, c <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_+0xc>
 138:	mov	x13, x14
 13c:	ldrb	w14, [x0, x14]
 140:	cmp	x11, x13
 144:	mov	x15, x13
 148:	b.le	184 <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_+0x184>
 14c:	mov	x16, x13
 150:	lsl	x15, x16, #1
 154:	mov	w17, #0x1                   	// #1
 158:	add	x15, x15, #0x2
 15c:	bfi	x17, x16, #1, #63
 160:	ldrb	w18, [x0, x15]
 164:	ldrb	w3, [x0, x17]
 168:	cmp	w18, w3
 16c:	csel	x15, x17, x15, cc  // cc = lo, ul, last
 170:	ldrb	w17, [x0, x15]
 174:	cmp	x15, x11
 178:	strb	w17, [x0, x16]
 17c:	mov	x16, x15
 180:	b.lt	150 <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_+0x150>  // b.tstop
 184:	tbnz	w8, #0, 19c <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_+0x19c>
 188:	cmp	x15, x10
 18c:	b.ne	19c <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_+0x19c>  // b.any
 190:	ldrb	w15, [x0, x12]
 194:	strb	w15, [x0, x10]
 198:	mov	x15, x12
 19c:	cmp	x15, x13
 1a0:	b.le	128 <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_+0x128>
 1a4:	sub	x16, x15, #0x1
 1a8:	cmp	x16, #0x0
 1ac:	csel	x16, x15, x16, lt  // lt = tstop
 1b0:	asr	x16, x16, #1
 1b4:	ldrb	w17, [x0, x16]
 1b8:	cmp	w17, w14
 1bc:	b.cs	128 <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_+0x128>  // b.hs, b.nlast
 1c0:	cmp	x16, x13
 1c4:	strb	w17, [x0, x15]
 1c8:	mov	x15, x16
 1cc:	b.gt	1a4 <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_+0x1a4>
 1d0:	b	12c <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_+0x12c>

Disassembly of section .text._ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv:

0000000000000000 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>:
   0:	sub	sp, sp, #0x90
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x26, x25, [sp, #80]
   c:	stp	x24, x23, [sp, #96]
  10:	stp	x22, x21, [sp, #112]
  14:	stp	x20, x19, [sp, #128]
  18:	add	x29, sp, #0x40
  1c:	ldr	x25, [x0]
  20:	ldrb	w21, [x0, #8]
  24:	mov	x19, x0
  28:	ldp	x8, x9, [x25]
  2c:	sub	x10, x9, x8
  30:	cmp	x10, #0x1
  34:	b.lt	60 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x60>  // b.tstop
  38:	lsr	x11, x10, #1
  3c:	add	x12, x8, x11
  40:	ldrb	w13, [x12], #1
  44:	mvn	x14, x11
  48:	add	x10, x10, x14
  4c:	cmp	w13, w21
  50:	csel	x10, x10, x11, cc  // cc = lo, ul, last
  54:	csel	x8, x12, x8, cc  // cc = lo, ul, last
  58:	cmp	x10, #0x0
  5c:	b.gt	38 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x38>
  60:	cmp	x8, x9
  64:	b.eq	74 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x74>  // b.none
  68:	ldrb	w8, [x8]
  6c:	cmp	w21, w8
  70:	b.cs	1d8 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x1d8>  // b.hs, b.nlast
  74:	ldp	x8, x9, [x25, #48]
  78:	b	80 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x80>
  7c:	add	x8, x8, #0x2
  80:	cmp	x8, x9
  84:	b.eq	a4 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xa4>  // b.none
  88:	ldrb	w10, [x8]
  8c:	cmp	w10, w21
  90:	b.hi	7c <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x7c>  // b.pmore
  94:	ldrb	w10, [x8, #1]
  98:	cmp	w21, w10
  9c:	b.hi	7c <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x7c>  // b.pmore
  a0:	b	1d8 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x1d8>
  a4:	ldr	x0, [x25, #104]
  a8:	ldr	w22, [x25, #96]
  ac:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  b0:	ldr	x8, [x0, #48]
  b4:	ldrh	w8, [x8, x21, lsl #1]
  b8:	and	w8, w8, w22
  bc:	tst	w8, #0xffff
  c0:	b.ne	1d8 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x1d8>  // b.any
  c4:	tbz	w22, #16, 108 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x108>
  c8:	ldrb	w8, [x0, #56]
  cc:	mov	x20, x0
  d0:	cbz	w8, e4 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xe4>
  d4:	ldrb	w0, [x20, #152]
  d8:	cmp	w21, w0, uxtb
  dc:	b.ne	108 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x108>  // b.any
  e0:	b	1d8 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x1d8>
  e4:	mov	x0, x20
  e8:	bl	0 <_ZNKSt5ctypeIcE13_M_widen_initEv>
  ec:	ldr	x8, [x20]
  f0:	mov	w1, #0x5f                  	// #95
  f4:	mov	x0, x20
  f8:	ldr	x8, [x8, #48]
  fc:	blr	x8
 100:	cmp	w21, w0, uxtb
 104:	b.eq	1d8 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x1d8>  // b.none
 108:	ldr	x23, [x25, #104]
 10c:	ldp	x20, x21, [x25, #24]
 110:	mov	x0, x23
 114:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 118:	mov	x24, x0
 11c:	mov	w0, #0x1                   	// #1
 120:	mov	w26, #0x1                   	// #1
 124:	bl	0 <_Znwm>
 128:	ldrb	w8, [x19, #8]
 12c:	mov	x2, x0
 130:	mov	x22, x0
 134:	mov	x0, x24
 138:	strb	w8, [x2], #1
 13c:	ldr	x8, [x24]
 140:	mov	x1, x22
 144:	ldr	x8, [x8, #40]
 148:	blr	x8
 14c:	mov	x0, x23
 150:	bl	0 <_ZSt9use_facetINSt7__cxx117collateIcEEERKT_RKSt6locale>
 154:	ldrb	w9, [x22]
 158:	add	x8, sp, #0x20
 15c:	add	x23, x8, #0x10
 160:	stp	x23, x26, [sp, #32]
 164:	strb	w9, [sp, #48]
 168:	strb	wzr, [sp, #49]
 16c:	ldr	x9, [x0]
 170:	add	x2, x8, #0x11
 174:	mov	x8, sp
 178:	mov	x1, x23
 17c:	ldr	x9, [x9, #24]
 180:	mov	x24, sp
 184:	blr	x9
 188:	ldr	x0, [sp, #32]
 18c:	cmp	x0, x23
 190:	b.eq	198 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x198>  // b.none
 194:	bl	0 <_ZdlPv>
 198:	mov	x0, x22
 19c:	bl	0 <_ZdlPv>
 1a0:	mov	x2, sp
 1a4:	mov	x0, x20
 1a8:	mov	x1, x21
 1ac:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
 1b0:	ldr	x8, [sp]
 1b4:	ldr	x21, [x25, #32]
 1b8:	add	x9, x24, #0x10
 1bc:	mov	x20, x0
 1c0:	cmp	x8, x9
 1c4:	b.eq	1d0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x1d0>  // b.none
 1c8:	mov	x0, x8
 1cc:	bl	0 <_ZdlPv>
 1d0:	cmp	x21, x20
 1d4:	b.eq	1f8 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x1f8>  // b.none
 1d8:	mov	w0, #0x1                   	// #1
 1dc:	ldp	x20, x19, [sp, #128]
 1e0:	ldp	x22, x21, [sp, #112]
 1e4:	ldp	x24, x23, [sp, #96]
 1e8:	ldp	x26, x25, [sp, #80]
 1ec:	ldp	x29, x30, [sp, #64]
 1f0:	add	sp, sp, #0x90
 1f4:	ret
 1f8:	ldp	x21, x22, [x25, #72]
 1fc:	cmp	x21, x22
 200:	b.ne	240 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x240>  // b.any
 204:	mov	w0, wzr
 208:	b	1dc <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x1dc>
 20c:	mov	x0, x20
 210:	bl	0 <_ZNKSt5ctypeIcE13_M_widen_initEv>
 214:	ldr	x8, [x20]
 218:	mov	w1, #0x5f                  	// #95
 21c:	mov	x0, x20
 220:	ldr	x8, [x8, #48]
 224:	blr	x8
 228:	cmp	w23, w0, uxtb
 22c:	b.ne	1d8 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x1d8>  // b.any
 230:	add	x21, x21, #0x4
 234:	cmp	x22, x21
 238:	mov	w0, wzr
 23c:	b.eq	1dc <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x1dc>  // b.none
 240:	ldr	x0, [x25, #104]
 244:	ldrb	w23, [x19, #8]
 248:	ldr	w24, [x21]
 24c:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 250:	ldr	x8, [x0, #48]
 254:	ldrh	w8, [x8, x23, lsl #1]
 258:	and	w8, w8, w24
 25c:	tst	w8, #0xffff
 260:	b.ne	230 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x230>  // b.any
 264:	tbz	w24, #16, 1d8 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x1d8>
 268:	ldrb	w8, [x0, #56]
 26c:	mov	x20, x0
 270:	cbz	w8, 20c <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x20c>
 274:	ldrb	w0, [x20, #152]
 278:	cmp	w23, w0, uxtb
 27c:	b.eq	230 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x230>  // b.none
 280:	b	1d8 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x1d8>

Disassembly of section .text._ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag:

0000000000000000 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	str	x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	sub	x8, x1, x0
  1c:	mov	x19, x1
  20:	mov	x22, x0
  24:	cmp	x8, #0x80
  28:	mov	x20, x2
  2c:	b.lt	fc <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0xfc>  // b.tstop
  30:	ldr	x23, [x20, #8]
  34:	lsr	x8, x8, #7
  38:	add	x24, x22, #0x40
  3c:	add	x25, x8, #0x1
  40:	mov	x21, x22
  44:	b	5c <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x5c>
  48:	sub	x25, x25, #0x1
  4c:	add	x21, x21, #0x80
  50:	cmp	x25, #0x1
  54:	add	x24, x24, #0x80
  58:	b.le	f4 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0xf4>
  5c:	ldur	x8, [x24, #-56]
  60:	cmp	x8, x23
  64:	b.ne	80 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x80>  // b.any
  68:	cbz	x23, 1e0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1e0>
  6c:	ldr	x1, [x20]
  70:	ldur	x0, [x24, #-64]
  74:	mov	x2, x23
  78:	bl	0 <bcmp>
  7c:	cbz	w0, 1b4 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1b4>
  80:	ldur	x8, [x24, #-24]
  84:	cmp	x8, x23
  88:	b.ne	a4 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0xa4>  // b.any
  8c:	cbz	x23, 1bc <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1bc>
  90:	ldr	x1, [x20]
  94:	ldur	x0, [x24, #-32]
  98:	mov	x2, x23
  9c:	bl	0 <bcmp>
  a0:	cbz	w0, 1c4 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1c4>
  a4:	ldr	x8, [x24, #8]
  a8:	cmp	x8, x23
  ac:	b.ne	c8 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0xc8>  // b.any
  b0:	cbz	x23, 1cc <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1cc>
  b4:	ldr	x1, [x20]
  b8:	ldr	x0, [x24]
  bc:	mov	x2, x23
  c0:	bl	0 <bcmp>
  c4:	cbz	w0, 1d4 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1d4>
  c8:	ldr	x8, [x24, #40]
  cc:	cmp	x8, x23
  d0:	b.ne	48 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x48>  // b.any
  d4:	cbz	x23, 1dc <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1dc>
  d8:	ldr	x1, [x20]
  dc:	ldr	x0, [x24, #32]
  e0:	mov	x2, x23
  e4:	bl	0 <bcmp>
  e8:	cbnz	w0, 48 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x48>
  ec:	add	x21, x21, #0x60
  f0:	b	1e0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1e0>
  f4:	sub	x22, x24, #0x40
  f8:	sub	x8, x19, x22
  fc:	asr	x8, x8, #5
 100:	cmp	x8, #0x3
 104:	b.eq	128 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x128>  // b.none
 108:	cmp	x8, #0x2
 10c:	b.eq	154 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x154>  // b.none
 110:	cmp	x8, #0x1
 114:	mov	x21, x19
 118:	b.ne	1e0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1e0>  // b.any
 11c:	ldr	x23, [x20, #8]
 120:	mov	x21, x22
 124:	b	180 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x180>
 128:	ldr	x2, [x22, #8]
 12c:	ldr	x23, [x20, #8]
 130:	cmp	x2, x23
 134:	b.ne	14c <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x14c>  // b.any
 138:	cbz	x2, 1ac <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1ac>
 13c:	ldr	x1, [x20]
 140:	ldr	x0, [x22]
 144:	bl	0 <bcmp>
 148:	cbz	w0, 1ac <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1ac>
 14c:	add	x22, x22, #0x20
 150:	b	158 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x158>
 154:	ldr	x23, [x20, #8]
 158:	ldr	x8, [x22, #8]
 15c:	cmp	x8, x23
 160:	b.ne	17c <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x17c>  // b.any
 164:	cbz	x23, 1ac <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1ac>
 168:	ldr	x1, [x20]
 16c:	ldr	x0, [x22]
 170:	mov	x2, x23
 174:	bl	0 <bcmp>
 178:	cbz	w0, 1ac <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1ac>
 17c:	add	x21, x22, #0x20
 180:	ldr	x8, [x21, #8]
 184:	cmp	x8, x23
 188:	b.ne	1a4 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1a4>  // b.any
 18c:	cbz	x23, 1e0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1e0>
 190:	ldr	x1, [x20]
 194:	ldr	x0, [x21]
 198:	mov	x2, x23
 19c:	bl	0 <bcmp>
 1a0:	cbz	w0, 1e0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1e0>
 1a4:	mov	x21, x19
 1a8:	b	1e0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1e0>
 1ac:	mov	x21, x22
 1b0:	b	1e0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1e0>
 1b4:	sub	x21, x24, #0x40
 1b8:	b	1e0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1e0>
 1bc:	add	x21, x21, #0x20
 1c0:	b	1e0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1e0>
 1c4:	sub	x21, x24, #0x20
 1c8:	b	1e0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1e0>
 1cc:	mov	x21, x24
 1d0:	b	1e0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1e0>
 1d4:	add	x21, x21, #0x40
 1d8:	b	1e0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x1e0>
 1dc:	add	x21, x24, #0x20
 1e0:	mov	x0, x21
 1e4:	ldp	x20, x19, [sp, #64]
 1e8:	ldp	x22, x21, [sp, #48]
 1ec:	ldp	x24, x23, [sp, #32]
 1f0:	ldr	x25, [sp, #16]
 1f4:	ldp	x29, x30, [sp], #80
 1f8:	ret

Disassembly of section .text._ZNKSt7__cxx1112regex_traitsIcE9transformIPcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_S9_:

0000000000000000 <_ZNKSt7__cxx1112regex_traitsIcE9transformIPcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_S9_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #32]
   8:	str	x23, [sp, #48]
   c:	stp	x22, x21, [sp, #64]
  10:	stp	x20, x19, [sp, #80]
  14:	add	x29, sp, #0x20
  18:	mov	x22, x2
  1c:	mov	x21, x1
  20:	mov	x19, x8
  24:	bl	0 <_ZSt9use_facetINSt7__cxx117collateIcEEERKT_RKSt6locale>
  28:	mov	x8, sp
  2c:	mov	x20, x0
  30:	add	x23, x8, #0x10
  34:	str	x23, [sp]
  38:	cbnz	x21, 44 <_ZNKSt7__cxx1112regex_traitsIcE9transformIPcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_S9_+0x44>
  3c:	cmp	x21, x22
  40:	b.ne	f4 <_ZNKSt7__cxx1112regex_traitsIcE9transformIPcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_S9_+0xf4>  // b.any
  44:	sub	x22, x22, x21
  48:	cmp	x22, #0x10
  4c:	str	x22, [x29, #24]
  50:	b.cc	78 <_ZNKSt7__cxx1112regex_traitsIcE9transformIPcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_S9_+0x78>  // b.lo, b.ul, b.last
  54:	mov	x0, sp
  58:	add	x1, x29, #0x18
  5c:	mov	x2, xzr
  60:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  64:	ldr	x8, [x29, #24]
  68:	str	x0, [sp]
  6c:	str	x8, [sp, #16]
  70:	cbnz	x22, 80 <_ZNKSt7__cxx1112regex_traitsIcE9transformIPcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_S9_+0x80>
  74:	b	a0 <_ZNKSt7__cxx1112regex_traitsIcE9transformIPcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_S9_+0xa0>
  78:	mov	x0, x23
  7c:	cbz	x22, a0 <_ZNKSt7__cxx1112regex_traitsIcE9transformIPcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_S9_+0xa0>
  80:	cmp	x22, #0x1
  84:	b.ne	94 <_ZNKSt7__cxx1112regex_traitsIcE9transformIPcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_S9_+0x94>  // b.any
  88:	ldrb	w8, [x21]
  8c:	strb	w8, [x0]
  90:	b	a0 <_ZNKSt7__cxx1112regex_traitsIcE9transformIPcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_S9_+0xa0>
  94:	mov	x1, x21
  98:	mov	x2, x22
  9c:	bl	0 <memcpy>
  a0:	ldr	x8, [x29, #24]
  a4:	ldr	x9, [sp]
  a8:	mov	x0, x20
  ac:	str	x8, [sp, #8]
  b0:	strb	wzr, [x9, x8]
  b4:	ldr	x8, [x20]
  b8:	ldp	x1, x9, [sp]
  bc:	ldr	x10, [x8, #24]
  c0:	add	x2, x1, x9
  c4:	mov	x8, x19
  c8:	blr	x10
  cc:	ldr	x0, [sp]
  d0:	cmp	x0, x23
  d4:	b.eq	dc <_ZNKSt7__cxx1112regex_traitsIcE9transformIPcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_S9_+0xdc>  // b.none
  d8:	bl	0 <_ZdlPv>
  dc:	ldp	x20, x19, [sp, #80]
  e0:	ldp	x22, x21, [sp, #64]
  e4:	ldr	x23, [sp, #48]
  e8:	ldp	x29, x30, [sp, #32]
  ec:	add	sp, sp, #0x60
  f0:	ret
  f4:	adrp	x0, 0 <_ZNKSt7__cxx1112regex_traitsIcE9transformIPcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_S9_>
  f8:	add	x0, x0, #0x0
  fc:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w8, [x1]
   4:	ldr	x9, [x0]
   8:	lsr	x10, x8, #3
   c:	and	x10, x10, #0x18
  10:	add	x9, x9, x10
  14:	ldr	x9, [x9, #120]
  18:	lsr	x8, x9, x8
  1c:	and	w0, w8, #0x1
  20:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	cmp	w2, #0x3
  14:	mov	x19, x0
  18:	b.eq	3c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x3c>  // b.none
  1c:	mov	x20, x1
  20:	cmp	w2, #0x2
  24:	b.eq	8c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x8c>  // b.none
  28:	cmp	w2, #0x1
  2c:	b.ne	cc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xcc>  // b.any
  30:	ldr	x8, [x20]
  34:	str	x8, [x19]
  38:	b	cc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xcc>
  3c:	ldr	x19, [x19]
  40:	cbz	x19, cc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xcc>
  44:	ldr	x0, [x19, #72]
  48:	cbz	x0, 50 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x50>
  4c:	bl	0 <_ZdlPv>
  50:	ldr	x0, [x19, #48]
  54:	cbz	x0, 5c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x5c>
  58:	bl	0 <_ZdlPv>
  5c:	ldp	x20, x21, [x19, #24]
  60:	cmp	x20, x21
  64:	b.ne	78 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x78>  // b.any
  68:	b	ac <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xac>
  6c:	add	x20, x20, #0x10
  70:	cmp	x20, x21
  74:	b.eq	a8 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xa8>  // b.none
  78:	ldr	x0, [x20], #16
  7c:	cmp	x0, x20
  80:	b.eq	6c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x6c>  // b.none
  84:	bl	0 <_ZdlPv>
  88:	b	6c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x6c>
  8c:	mov	w0, #0x98                  	// #152
  90:	bl	0 <_Znwm>
  94:	ldr	x1, [x20]
  98:	mov	x20, x0
  9c:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
  a0:	str	x20, [x19]
  a4:	b	cc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xcc>
  a8:	ldr	x20, [x19, #24]
  ac:	cbz	x20, b8 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xb8>
  b0:	mov	x0, x20
  b4:	bl	0 <_ZdlPv>
  b8:	ldr	x0, [x19]
  bc:	cbz	x0, c4 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xc4>
  c0:	bl	0 <_ZdlPv>
  c4:	mov	x0, x19
  c8:	bl	0 <_ZdlPv>
  cc:	ldp	x20, x19, [sp, #32]
  d0:	ldr	x21, [sp, #16]
  d4:	mov	w0, wzr
  d8:	ldp	x29, x30, [sp], #48
  dc:	ret

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldp	x9, x8, [x1]
  14:	mov	x20, x1
  18:	mov	x19, x0
  1c:	stp	xzr, xzr, [x0]
  20:	subs	x21, x8, x9
  24:	str	xzr, [x0, #16]
  28:	b.eq	40 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_+0x40>  // b.none
  2c:	tbnz	x21, #63, 25c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_+0x25c>
  30:	mov	x0, x21
  34:	bl	0 <_Znwm>
  38:	mov	x22, x0
  3c:	b	44 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_+0x44>
  40:	mov	x22, xzr
  44:	add	x8, x22, x21
  48:	stp	x22, x22, [x19]
  4c:	str	x8, [x19, #16]
  50:	ldp	x1, x8, [x20]
  54:	subs	x21, x8, x1
  58:	b.eq	68 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_+0x68>  // b.none
  5c:	mov	x0, x22
  60:	mov	x2, x21
  64:	bl	0 <memmove>
  68:	add	x8, x22, x21
  6c:	add	x0, x19, #0x18
  70:	add	x1, x20, #0x18
  74:	str	x8, [x19, #8]
  78:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_>
  7c:	ldp	x9, x8, [x20, #48]
  80:	stp	xzr, xzr, [x19, #48]
  84:	str	xzr, [x19, #64]
  88:	subs	x0, x8, x9
  8c:	asr	x21, x0, #1
  90:	b.eq	a0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_+0xa0>  // b.none
  94:	lsr	x8, x21, #62
  98:	cbnz	x8, 25c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_+0x25c>
  9c:	bl	0 <_Znwm>
  a0:	add	x8, x0, x21, lsl #1
  a4:	stp	x0, x0, [x19, #48]
  a8:	str	x8, [x19, #64]
  ac:	ldp	x10, x8, [x20, #48]
  b0:	cmp	x10, x8
  b4:	b.eq	d0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_+0xd0>  // b.none
  b8:	sub	x9, x8, x10
  bc:	sub	x9, x9, #0x2
  c0:	cmp	x9, #0x1e
  c4:	b.cs	d8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_+0xd8>  // b.hs, b.nlast
  c8:	mov	x9, x0
  cc:	b	144 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_+0x144>
  d0:	mov	x9, x0
  d4:	b	154 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_+0x154>
  d8:	and	x11, x9, #0xfffffffffffffffe
  dc:	add	x11, x11, #0x2
  e0:	add	x12, x10, x11
  e4:	cmp	x0, x12
  e8:	b.cs	100 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_+0x100>  // b.hs, b.nlast
  ec:	add	x11, x0, x11
  f0:	cmp	x10, x11
  f4:	b.cs	100 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_+0x100>  // b.hs, b.nlast
  f8:	mov	x9, x0
  fc:	b	144 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_+0x144>
 100:	lsr	x9, x9, #1
 104:	add	x11, x9, #0x1
 108:	and	x12, x11, #0xfffffffffffffff0
 10c:	lsl	x14, x12, #1
 110:	add	x13, x10, #0x10
 114:	add	x9, x0, x14
 118:	add	x10, x10, x14
 11c:	add	x14, x0, #0x10
 120:	mov	x15, x12
 124:	ldp	q0, q1, [x13, #-16]
 128:	add	x13, x13, #0x20
 12c:	subs	x15, x15, #0x10
 130:	stp	q0, q1, [x14, #-16]
 134:	add	x14, x14, #0x20
 138:	b.ne	124 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_+0x124>  // b.any
 13c:	cmp	x11, x12
 140:	b.eq	154 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_+0x154>  // b.none
 144:	ldrh	w11, [x10], #2
 148:	cmp	x8, x10
 14c:	strh	w11, [x9], #2
 150:	b.ne	144 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_+0x144>  // b.any
 154:	str	x9, [x19, #56]
 158:	ldp	x9, x8, [x20, #72]
 15c:	stp	xzr, xzr, [x19, #72]
 160:	str	xzr, [x19, #88]
 164:	subs	x0, x8, x9
 168:	asr	x21, x0, #2
 16c:	b.eq	17c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_+0x17c>  // b.none
 170:	lsr	x8, x21, #61
 174:	cbnz	x8, 25c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_+0x25c>
 178:	bl	0 <_Znwm>
 17c:	add	x8, x0, x21, lsl #2
 180:	stp	x0, x0, [x19, #72]
 184:	str	x8, [x19, #88]
 188:	ldp	x10, x8, [x20, #72]
 18c:	cmp	x10, x8
 190:	b.eq	1ac <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_+0x1ac>  // b.none
 194:	sub	x9, x8, x10
 198:	sub	x9, x9, #0x4
 19c:	cmp	x9, #0x1c
 1a0:	b.cs	1b4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_+0x1b4>  // b.hs, b.nlast
 1a4:	mov	x9, x0
 1a8:	b	220 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_+0x220>
 1ac:	mov	x9, x0
 1b0:	b	230 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_+0x230>
 1b4:	and	x11, x9, #0xfffffffffffffffc
 1b8:	add	x11, x11, #0x4
 1bc:	add	x12, x10, x11
 1c0:	cmp	x0, x12
 1c4:	b.cs	1dc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_+0x1dc>  // b.hs, b.nlast
 1c8:	add	x11, x0, x11
 1cc:	cmp	x10, x11
 1d0:	b.cs	1dc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_+0x1dc>  // b.hs, b.nlast
 1d4:	mov	x9, x0
 1d8:	b	220 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_+0x220>
 1dc:	lsr	x9, x9, #2
 1e0:	add	x11, x9, #0x1
 1e4:	and	x12, x11, #0x7ffffffffffffff8
 1e8:	lsl	x14, x12, #2
 1ec:	add	x13, x10, #0x10
 1f0:	add	x9, x0, x14
 1f4:	add	x10, x10, x14
 1f8:	add	x14, x0, #0x10
 1fc:	mov	x15, x12
 200:	ldp	q0, q1, [x13, #-16]
 204:	add	x13, x13, #0x20
 208:	subs	x15, x15, #0x8
 20c:	stp	q0, q1, [x14, #-16]
 210:	add	x14, x14, #0x20
 214:	b.ne	200 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_+0x200>  // b.any
 218:	cmp	x11, x12
 21c:	b.eq	230 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_+0x230>  // b.none
 220:	ldr	w11, [x10], #4
 224:	cmp	x8, x10
 228:	str	w11, [x9], #4
 22c:	b.ne	220 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEC2ERKS4_+0x220>  // b.any
 230:	str	x9, [x19, #80]
 234:	ldr	x8, [x20, #144]
 238:	ldp	q1, q0, [x20, #112]
 23c:	ldr	q2, [x20, #96]
 240:	str	x8, [x19, #144]
 244:	stp	q1, q0, [x19, #112]
 248:	str	q2, [x19, #96]
 24c:	ldp	x20, x19, [sp, #32]
 250:	ldp	x22, x21, [sp, #16]
 254:	ldp	x29, x30, [sp], #48
 258:	ret
 25c:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	add	x29, sp, #0x10
  18:	ldp	x9, x8, [x1]
  1c:	mov	x19, x0
  20:	stp	xzr, xzr, [x0]
  24:	mov	x21, x1
  28:	subs	x0, x8, x9
  2c:	asr	x22, x0, #5
  30:	str	xzr, [x19, #16]
  34:	b.eq	4c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0x4c>  // b.none
  38:	lsr	x8, x22, #58
  3c:	cbnz	x8, 110 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0x110>
  40:	bl	0 <_Znwm>
  44:	mov	x20, x0
  48:	b	50 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0x50>
  4c:	mov	x20, xzr
  50:	add	x8, x20, x22, lsl #5
  54:	stp	x20, x20, [x19]
  58:	str	x8, [x19, #16]
  5c:	ldp	x23, x24, [x21]
  60:	cmp	x23, x24
  64:	b.ne	b0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0xb0>  // b.any
  68:	str	x20, [x19, #8]
  6c:	ldp	x20, x19, [sp, #64]
  70:	ldp	x22, x21, [sp, #48]
  74:	ldp	x24, x23, [sp, #32]
  78:	ldp	x29, x30, [sp, #16]
  7c:	add	sp, sp, #0x50
  80:	ret
  84:	mov	x1, x21
  88:	mov	x2, x22
  8c:	bl	0 <memcpy>
  90:	ldr	x8, [sp, #8]
  94:	ldr	x9, [x20]
  98:	add	x23, x23, #0x20
  9c:	cmp	x23, x24
  a0:	str	x8, [x20, #8]
  a4:	add	x20, x20, #0x20
  a8:	strb	wzr, [x9, x8]
  ac:	b.eq	68 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0x68>  // b.none
  b0:	add	x0, x20, #0x10
  b4:	str	x0, [x20]
  b8:	ldp	x21, x22, [x23]
  bc:	cbnz	x21, c4 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0xc4>
  c0:	cbnz	x22, 104 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0x104>
  c4:	cmp	x22, #0x10
  c8:	str	x22, [sp, #8]
  cc:	b.cc	ec <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0xec>  // b.lo, b.ul, b.last
  d0:	add	x1, sp, #0x8
  d4:	mov	x0, x20
  d8:	mov	x2, xzr
  dc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  e0:	str	x0, [x20]
  e4:	ldr	x8, [sp, #8]
  e8:	str	x8, [x20, #16]
  ec:	cbz	x22, 90 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0x90>
  f0:	cmp	x22, #0x1
  f4:	b.ne	84 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0x84>  // b.any
  f8:	ldrb	w8, [x21]
  fc:	strb	w8, [x0]
 100:	b	90 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0x90>
 104:	adrp	x0, 0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_>
 108:	add	x0, x0, #0x0
 10c:	bl	0 <_ZSt19__throw_logic_errorPKc>
 110:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #16]
   8:	str	x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	add	x29, sp, #0x10
  14:	ldp	x20, x21, [x0]
  18:	mov	x19, x0
  1c:	cmp	x20, x21
  20:	b.eq	c4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0xc4>  // b.none
  24:	sub	x8, x21, x20
  28:	clz	x8, x8
  2c:	mov	w9, #0x7e                  	// #126
  30:	sub	x2, x9, x8, lsl #1
  34:	mov	x0, x20
  38:	mov	x1, x21
  3c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv>
  40:	mov	x0, x20
  44:	mov	x1, x21
  48:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv>
  4c:	ldp	x9, x20, [x19]
  50:	cmp	x9, x20
  54:	b.eq	c0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0xc0>  // b.none
  58:	sub	x8, x20, #0x1
  5c:	cmp	x8, x9
  60:	b.eq	c0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0xc0>  // b.none
  64:	ldrb	w11, [x9]
  68:	ldrb	w12, [x9, #1]
  6c:	add	x10, x9, #0x1
  70:	mov	x9, x10
  74:	cmp	w11, w12
  78:	b.ne	5c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x5c>  // b.any
  7c:	add	x9, x20, #0x1
  80:	cmp	x9, x10
  84:	b.eq	c0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0xc0>  // b.none
  88:	cmp	x8, x10
  8c:	sub	x8, x10, #0x1
  90:	b.eq	184 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x184>  // b.none
  94:	add	x9, x10, #0x1
  98:	b	a8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0xa8>
  9c:	add	x9, x9, #0x1
  a0:	cmp	x20, x9
  a4:	b.eq	17c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x17c>  // b.none
  a8:	ldrb	w11, [x8]
  ac:	ldrb	w10, [x9]
  b0:	cmp	w11, w10
  b4:	b.eq	9c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x9c>  // b.none
  b8:	strb	w10, [x8, #1]!
  bc:	b	9c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x9c>
  c0:	mov	x21, x20
  c4:	cmp	x21, x20
  c8:	b.eq	104 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x104>  // b.none
  cc:	subs	x2, x21, x21
  d0:	b.eq	ec <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0xec>  // b.none
  d4:	b.eq	ec <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0xec>  // b.none
  d8:	mov	x0, x20
  dc:	mov	x1, x21
  e0:	bl	0 <memmove>
  e4:	ldr	x8, [x19, #8]
  e8:	b	f0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0xf0>
  ec:	mov	x8, x21
  f0:	sub	x9, x8, x21
  f4:	add	x9, x20, x9
  f8:	cmp	x9, x8
  fc:	b.eq	104 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x104>  // b.none
 100:	str	x9, [x19, #8]
 104:	mov	x20, xzr
 108:	mov	w21, #0x1                   	// #1
 10c:	b	128 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x128>
 110:	ldr	x10, [x8]
 114:	bic	x9, x10, x9
 118:	add	x20, x20, #0x1
 11c:	cmp	x20, #0x100
 120:	str	x9, [x8]
 124:	b.eq	168 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x168>  // b.none
 128:	mov	x0, sp
 12c:	str	x19, [sp]
 130:	strb	w20, [sp, #8]
 134:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv>
 138:	ldrb	w9, [x19, #120]
 13c:	lsr	x8, x20, #3
 140:	and	x8, x8, #0x1ffffffffffffff8
 144:	and	w10, w0, #0x1
 148:	add	x8, x19, x8
 14c:	add	x8, x8, #0x80
 150:	cmp	w9, w10
 154:	lsl	x9, x21, x20
 158:	b.eq	110 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x110>  // b.none
 15c:	ldr	x10, [x8]
 160:	orr	x9, x10, x9
 164:	b	118 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x118>
 168:	ldp	x20, x19, [sp, #48]
 16c:	ldr	x21, [sp, #32]
 170:	ldp	x29, x30, [sp, #16]
 174:	add	sp, sp, #0x40
 178:	ret
 17c:	ldr	x21, [x19, #8]
 180:	b	188 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x188>
 184:	mov	x21, x20
 188:	add	x20, x8, #0x1
 18c:	cmp	x21, x20
 190:	b.eq	104 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x104>  // b.none
 194:	b	cc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0xcc>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EED2Ev:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EED2Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #72]
  18:	cbz	x0, 20 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EED2Ev+0x20>
  1c:	bl	0 <_ZdlPv>
  20:	ldp	x20, x21, [x19, #48]
  24:	cmp	x20, x21
  28:	b.ne	74 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EED2Ev+0x74>  // b.any
  2c:	cbz	x20, 38 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EED2Ev+0x38>
  30:	mov	x0, x20
  34:	bl	0 <_ZdlPv>
  38:	ldp	x20, x21, [x19, #24]
  3c:	cmp	x20, x21
  40:	b.ne	ac <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EED2Ev+0xac>  // b.any
  44:	cbz	x20, 50 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EED2Ev+0x50>
  48:	mov	x0, x20
  4c:	bl	0 <_ZdlPv>
  50:	ldr	x0, [x19]
  54:	cbz	x0, d8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EED2Ev+0xd8>
  58:	ldp	x20, x19, [sp, #32]
  5c:	ldr	x21, [sp, #16]
  60:	ldp	x29, x30, [sp], #48
  64:	b	0 <_ZdlPv>
  68:	add	x20, x20, #0x40
  6c:	cmp	x21, x20
  70:	b.eq	c0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EED2Ev+0xc0>  // b.none
  74:	ldr	x0, [x20, #32]
  78:	add	x8, x20, #0x30
  7c:	cmp	x8, x0
  80:	b.eq	88 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EED2Ev+0x88>  // b.none
  84:	bl	0 <_ZdlPv>
  88:	mov	x8, x20
  8c:	ldr	x0, [x8], #16
  90:	cmp	x8, x0
  94:	b.eq	68 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EED2Ev+0x68>  // b.none
  98:	bl	0 <_ZdlPv>
  9c:	b	68 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EED2Ev+0x68>
  a0:	add	x20, x20, #0x10
  a4:	cmp	x20, x21
  a8:	b.eq	cc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EED2Ev+0xcc>  // b.none
  ac:	ldr	x0, [x20], #16
  b0:	cmp	x0, x20
  b4:	b.eq	a0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EED2Ev+0xa0>  // b.none
  b8:	bl	0 <_ZdlPv>
  bc:	b	a0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EED2Ev+0xa0>
  c0:	ldr	x20, [x19, #48]
  c4:	cbnz	x20, 30 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EED2Ev+0x30>
  c8:	b	38 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EED2Ev+0x38>
  cc:	ldr	x20, [x19, #24]
  d0:	cbnz	x20, 48 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EED2Ev+0x48>
  d4:	b	50 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EED2Ev+0x50>
  d8:	ldp	x20, x19, [sp, #32]
  dc:	ldr	x21, [sp, #16]
  e0:	ldp	x29, x30, [sp], #48
  e4:	ret

Disassembly of section .text._ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv:

0000000000000000 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>:
   0:	sub	sp, sp, #0xc0
   4:	stp	x29, x30, [sp, #96]
   8:	stp	x28, x27, [sp, #112]
   c:	stp	x26, x25, [sp, #128]
  10:	stp	x24, x23, [sp, #144]
  14:	stp	x22, x21, [sp, #160]
  18:	stp	x20, x19, [sp, #176]
  1c:	add	x29, sp, #0x60
  20:	ldr	x25, [x0]
  24:	ldrb	w2, [x0, #8]
  28:	mov	x19, x0
  2c:	ldp	x8, x9, [x25]
  30:	sub	x10, x9, x8
  34:	cmp	x10, #0x1
  38:	b.lt	64 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x64>  // b.tstop
  3c:	lsr	x11, x10, #1
  40:	add	x12, x8, x11
  44:	ldrb	w13, [x12], #1
  48:	mvn	x14, x11
  4c:	add	x10, x10, x14
  50:	cmp	w13, w2
  54:	csel	x10, x10, x11, cc  // cc = lo, ul, last
  58:	csel	x8, x12, x8, cc  // cc = lo, ul, last
  5c:	cmp	x10, #0x0
  60:	b.gt	3c <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x3c>
  64:	cmp	x8, x9
  68:	b.eq	78 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x78>  // b.none
  6c:	ldrb	w8, [x8]
  70:	cmp	w2, w8
  74:	b.cs	1a4 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x1a4>  // b.hs, b.nlast
  78:	sub	x8, x29, #0x20
  7c:	add	x20, x8, #0x10
  80:	sub	x0, x29, #0x20
  84:	mov	w1, #0x1                   	// #1
  88:	stur	x20, [x29, #-32]
  8c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEmc>
  90:	ldp	x1, x8, [x29, #-32]
  94:	ldr	x0, [x25, #104]
  98:	add	x2, x1, x8
  9c:	add	x8, sp, #0x20
  a0:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
  a4:	ldur	x0, [x29, #-32]
  a8:	cmp	x0, x20
  ac:	b.eq	b4 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xb4>  // b.none
  b0:	bl	0 <_ZdlPv>
  b4:	ldp	x21, x22, [x25, #48]
  b8:	cmp	x21, x22
  bc:	b.eq	160 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x160>  // b.none
  c0:	ldp	x20, x23, [sp, #32]
  c4:	mov	w24, #0x7fffffff            	// #2147483647
  c8:	mov	x26, #0xffffffff80000000    	// #-2147483648
  cc:	mov	w27, #0x80000000            	// #-2147483648
  d0:	b	e8 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xe8>
  d4:	cmp	w0, #0x1
  d8:	b.lt	2a0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x2a0>  // b.tstop
  dc:	add	x21, x21, #0x40
  e0:	cmp	x22, x21
  e4:	b.eq	160 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x160>  // b.none
  e8:	ldr	x8, [x21, #8]
  ec:	subs	x28, x8, x23
  f0:	csel	x2, x23, x8, hi  // hi = pmore
  f4:	cbz	x2, 114 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x114>
  f8:	ldr	x0, [x21]
  fc:	mov	x1, x20
 100:	bl	0 <memcmp>
 104:	cbz	w0, 114 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x114>
 108:	cmp	w0, #0x0
 10c:	b.gt	dc <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xdc>
 110:	b	12c <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x12c>
 114:	cmp	x28, x24
 118:	b.gt	dc <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xdc>
 11c:	cmp	x28, x26
 120:	csel	w0, w28, w27, gt
 124:	cmp	w0, #0x0
 128:	b.gt	dc <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xdc>
 12c:	ldr	x8, [x21, #40]
 130:	subs	x28, x23, x8
 134:	csel	x2, x8, x23, hi  // hi = pmore
 138:	cbz	x2, 14c <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x14c>
 13c:	ldr	x1, [x21, #32]
 140:	mov	x0, x20
 144:	bl	0 <memcmp>
 148:	cbnz	w0, d4 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xd4>
 14c:	cmp	x28, x24
 150:	b.gt	dc <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xdc>
 154:	cmp	x28, x26
 158:	csel	w0, w28, w27, gt
 15c:	b	d4 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xd4>
 160:	ldr	x0, [x25, #112]
 164:	ldrb	w21, [x19, #8]
 168:	ldr	w22, [x25, #96]
 16c:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 170:	ldr	x8, [x0, #48]
 174:	ldrh	w8, [x8, x21, lsl #1]
 178:	and	w8, w8, w22
 17c:	tst	w8, #0xffff
 180:	b.ne	2a0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x2a0>  // b.any
 184:	tbz	w22, #16, 1d0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x1d0>
 188:	ldrb	w8, [x0, #56]
 18c:	mov	x20, x0
 190:	cbz	w8, 1ac <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x1ac>
 194:	ldrb	w0, [x20, #152]
 198:	cmp	w21, w0, uxtb
 19c:	b.ne	1d0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x1d0>  // b.any
 1a0:	b	2a0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x2a0>
 1a4:	mov	w19, #0x1                   	// #1
 1a8:	b	2bc <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x2bc>
 1ac:	mov	x0, x20
 1b0:	bl	0 <_ZNKSt5ctypeIcE13_M_widen_initEv>
 1b4:	ldr	x8, [x20]
 1b8:	mov	w1, #0x5f                  	// #95
 1bc:	mov	x0, x20
 1c0:	ldr	x8, [x8, #48]
 1c4:	blr	x8
 1c8:	cmp	w21, w0, uxtb
 1cc:	b.eq	2a0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x2a0>  // b.none
 1d0:	ldr	x23, [x25, #112]
 1d4:	ldp	x20, x21, [x25, #24]
 1d8:	mov	x0, x23
 1dc:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 1e0:	mov	x24, x0
 1e4:	mov	w0, #0x1                   	// #1
 1e8:	mov	w26, #0x1                   	// #1
 1ec:	bl	0 <_Znwm>
 1f0:	ldrb	w8, [x19, #8]
 1f4:	mov	x2, x0
 1f8:	mov	x22, x0
 1fc:	mov	x0, x24
 200:	strb	w8, [x2], #1
 204:	ldr	x8, [x24]
 208:	mov	x1, x22
 20c:	ldr	x8, [x8, #40]
 210:	blr	x8
 214:	mov	x0, x23
 218:	bl	0 <_ZSt9use_facetINSt7__cxx117collateIcEEERKT_RKSt6locale>
 21c:	ldrb	w9, [x22]
 220:	sub	x8, x29, #0x20
 224:	add	x23, x8, #0x10
 228:	stp	x23, x26, [x29, #-32]
 22c:	sturb	w9, [x29, #-16]
 230:	sturb	wzr, [x29, #-15]
 234:	ldr	x9, [x0]
 238:	add	x2, x8, #0x11
 23c:	mov	x8, sp
 240:	mov	x1, x23
 244:	ldr	x9, [x9, #24]
 248:	mov	x24, sp
 24c:	blr	x9
 250:	ldur	x0, [x29, #-32]
 254:	cmp	x0, x23
 258:	b.eq	260 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x260>  // b.none
 25c:	bl	0 <_ZdlPv>
 260:	mov	x0, x22
 264:	bl	0 <_ZdlPv>
 268:	mov	x2, sp
 26c:	mov	x0, x20
 270:	mov	x1, x21
 274:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
 278:	ldr	x8, [sp]
 27c:	ldr	x21, [x25, #32]
 280:	add	x9, x24, #0x10
 284:	mov	x20, x0
 288:	cmp	x8, x9
 28c:	b.eq	298 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x298>  // b.none
 290:	mov	x0, x8
 294:	bl	0 <_ZdlPv>
 298:	cmp	x21, x20
 29c:	b.eq	2e0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x2e0>  // b.none
 2a0:	mov	w19, #0x1                   	// #1
 2a4:	ldr	x0, [sp, #32]
 2a8:	add	x8, sp, #0x20
 2ac:	add	x8, x8, #0x10
 2b0:	cmp	x0, x8
 2b4:	b.eq	2bc <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x2bc>  // b.none
 2b8:	bl	0 <_ZdlPv>
 2bc:	mov	w0, w19
 2c0:	ldp	x20, x19, [sp, #176]
 2c4:	ldp	x22, x21, [sp, #160]
 2c8:	ldp	x24, x23, [sp, #144]
 2cc:	ldp	x26, x25, [sp, #128]
 2d0:	ldp	x28, x27, [sp, #112]
 2d4:	ldp	x29, x30, [sp, #96]
 2d8:	add	sp, sp, #0xc0
 2dc:	ret
 2e0:	ldp	x21, x22, [x25, #72]
 2e4:	cmp	x21, x22
 2e8:	b.ne	324 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x324>  // b.any
 2ec:	mov	w19, wzr
 2f0:	b	2a4 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x2a4>
 2f4:	mov	x0, x20
 2f8:	bl	0 <_ZNKSt5ctypeIcE13_M_widen_initEv>
 2fc:	ldr	x8, [x20]
 300:	mov	w1, #0x5f                  	// #95
 304:	mov	x0, x20
 308:	ldr	x8, [x8, #48]
 30c:	blr	x8
 310:	cmp	w23, w0, uxtb
 314:	b.ne	2a0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x2a0>  // b.any
 318:	add	x21, x21, #0x4
 31c:	cmp	x22, x21
 320:	b.eq	2ec <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x2ec>  // b.none
 324:	ldr	x0, [x25, #112]
 328:	ldrb	w23, [x19, #8]
 32c:	ldr	w24, [x21]
 330:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 334:	ldr	x8, [x0, #48]
 338:	ldrh	w8, [x8, x23, lsl #1]
 33c:	and	w8, w8, w24
 340:	tst	w8, #0xffff
 344:	b.ne	318 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x318>  // b.any
 348:	tbz	w24, #16, 2a0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x2a0>
 34c:	ldrb	w8, [x0, #56]
 350:	mov	x20, x0
 354:	cbz	w8, 2f4 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x2f4>
 358:	ldrb	w0, [x20, #152]
 35c:	cmp	w23, w0, uxtb
 360:	b.eq	318 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x318>  // b.none
 364:	b	2a0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x2a0>

Disassembly of section .text._ZNKSt7__cxx1112regex_traitsIcE9transformIN9__gnu_cxx17__normal_iteratorIPcNS_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESA_T_SC_:

0000000000000000 <_ZNKSt7__cxx1112regex_traitsIcE9transformIN9__gnu_cxx17__normal_iteratorIPcNS_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESA_T_SC_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #32]
   8:	str	x23, [sp, #48]
   c:	stp	x22, x21, [sp, #64]
  10:	stp	x20, x19, [sp, #80]
  14:	add	x29, sp, #0x20
  18:	mov	x22, x2
  1c:	mov	x21, x1
  20:	mov	x19, x8
  24:	bl	0 <_ZSt9use_facetINSt7__cxx117collateIcEEERKT_RKSt6locale>
  28:	mov	x8, sp
  2c:	sub	x22, x22, x21
  30:	mov	x20, x0
  34:	add	x23, x8, #0x10
  38:	cmp	x22, #0xf
  3c:	str	x23, [sp]
  40:	str	x22, [x29, #24]
  44:	b.ls	6c <_ZNKSt7__cxx1112regex_traitsIcE9transformIN9__gnu_cxx17__normal_iteratorIPcNS_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESA_T_SC_+0x6c>  // b.plast
  48:	mov	x0, sp
  4c:	add	x1, x29, #0x18
  50:	mov	x2, xzr
  54:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  58:	ldr	x8, [x29, #24]
  5c:	str	x0, [sp]
  60:	str	x8, [sp, #16]
  64:	cbnz	x22, 74 <_ZNKSt7__cxx1112regex_traitsIcE9transformIN9__gnu_cxx17__normal_iteratorIPcNS_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESA_T_SC_+0x74>
  68:	b	94 <_ZNKSt7__cxx1112regex_traitsIcE9transformIN9__gnu_cxx17__normal_iteratorIPcNS_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESA_T_SC_+0x94>
  6c:	mov	x0, x23
  70:	cbz	x22, 94 <_ZNKSt7__cxx1112regex_traitsIcE9transformIN9__gnu_cxx17__normal_iteratorIPcNS_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESA_T_SC_+0x94>
  74:	cmp	x22, #0x1
  78:	b.ne	88 <_ZNKSt7__cxx1112regex_traitsIcE9transformIN9__gnu_cxx17__normal_iteratorIPcNS_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESA_T_SC_+0x88>  // b.any
  7c:	ldrb	w8, [x21]
  80:	strb	w8, [x0]
  84:	b	94 <_ZNKSt7__cxx1112regex_traitsIcE9transformIN9__gnu_cxx17__normal_iteratorIPcNS_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESA_T_SC_+0x94>
  88:	mov	x1, x21
  8c:	mov	x2, x22
  90:	bl	0 <memcpy>
  94:	ldr	x8, [x29, #24]
  98:	ldr	x9, [sp]
  9c:	mov	x0, x20
  a0:	str	x8, [sp, #8]
  a4:	strb	wzr, [x9, x8]
  a8:	ldr	x8, [x20]
  ac:	ldp	x1, x9, [sp]
  b0:	ldr	x10, [x8, #24]
  b4:	add	x2, x1, x9
  b8:	mov	x8, x19
  bc:	blr	x10
  c0:	ldr	x0, [sp]
  c4:	cmp	x0, x23
  c8:	b.eq	d0 <_ZNKSt7__cxx1112regex_traitsIcE9transformIN9__gnu_cxx17__normal_iteratorIPcNS_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESA_T_SC_+0xd0>  // b.none
  cc:	bl	0 <_ZdlPv>
  d0:	ldp	x20, x19, [sp, #80]
  d4:	ldp	x22, x21, [sp, #64]
  d8:	ldr	x23, [sp, #48]
  dc:	ldp	x29, x30, [sp, #32]
  e0:	add	sp, sp, #0x60
  e4:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w8, [x1]
   4:	ldr	x9, [x0]
   8:	lsr	x10, x8, #3
   c:	and	x10, x10, #0x18
  10:	add	x9, x9, x10
  14:	ldr	x9, [x9, #128]
  18:	lsr	x8, x9, x8
  1c:	and	w0, w8, #0x1
  20:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	cmp	w2, #0x3
  10:	mov	x19, x0
  14:	b.eq	38 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x38>  // b.none
  18:	mov	x20, x1
  1c:	cmp	w2, #0x2
  20:	b.eq	54 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x54>  // b.none
  24:	cmp	w2, #0x1
  28:	b.ne	6c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x6c>  // b.any
  2c:	ldr	x8, [x20]
  30:	str	x8, [x19]
  34:	b	6c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x6c>
  38:	ldr	x19, [x19]
  3c:	cbz	x19, 6c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x6c>
  40:	mov	x0, x19
  44:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
  48:	mov	x0, x19
  4c:	bl	0 <_ZdlPv>
  50:	b	6c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x6c>
  54:	mov	w0, #0xa0                  	// #160
  58:	bl	0 <_Znwm>
  5c:	ldr	x1, [x20]
  60:	mov	x20, x0
  64:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
  68:	str	x20, [x19]
  6c:	ldp	x20, x19, [sp, #16]
  70:	mov	w0, wzr
  74:	ldp	x29, x30, [sp], #32
  78:	ret

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEC2ERKS4_:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEC2ERKS4_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	ldp	x9, x8, [x1]
  18:	mov	x20, x1
  1c:	mov	x19, x0
  20:	stp	xzr, xzr, [x0]
  24:	subs	x21, x8, x9
  28:	str	xzr, [x0, #16]
  2c:	b.eq	44 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEC2ERKS4_+0x44>  // b.none
  30:	tbnz	x21, #63, 1e8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEC2ERKS4_+0x1e8>
  34:	mov	x0, x21
  38:	bl	0 <_Znwm>
  3c:	mov	x22, x0
  40:	b	48 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEC2ERKS4_+0x48>
  44:	mov	x22, xzr
  48:	add	x8, x22, x21
  4c:	stp	x22, x22, [x19]
  50:	str	x8, [x19, #16]
  54:	ldp	x1, x8, [x20]
  58:	subs	x21, x8, x1
  5c:	b.eq	6c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEC2ERKS4_+0x6c>  // b.none
  60:	mov	x0, x22
  64:	mov	x2, x21
  68:	bl	0 <memmove>
  6c:	add	x8, x22, x21
  70:	add	x0, x19, #0x18
  74:	add	x1, x20, #0x18
  78:	str	x8, [x19, #8]
  7c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEC2ERKS4_>
  80:	ldp	x9, x8, [x20, #48]
  84:	stp	xzr, xzr, [x19, #48]
  88:	str	xzr, [x19, #64]
  8c:	subs	x0, x8, x9
  90:	asr	x22, x0, #6
  94:	b.eq	ac <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEC2ERKS4_+0xac>  // b.none
  98:	lsr	x8, x22, #57
  9c:	cbnz	x8, 1e8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEC2ERKS4_+0x1e8>
  a0:	bl	0 <_Znwm>
  a4:	mov	x21, x0
  a8:	b	b0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEC2ERKS4_+0xb0>
  ac:	mov	x21, xzr
  b0:	add	x8, x21, x22, lsl #6
  b4:	stp	x21, x21, [x19, #48]
  b8:	str	x8, [x19, #64]
  bc:	ldp	x22, x23, [x20, #48]
  c0:	cmp	x22, x23
  c4:	b.eq	e4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEC2ERKS4_+0xe4>  // b.none
  c8:	mov	x0, x21
  cc:	mov	x1, x22
  d0:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEC2ERKS4_>
  d4:	add	x22, x22, #0x40
  d8:	cmp	x23, x22
  dc:	add	x21, x21, #0x40
  e0:	b.ne	c8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEC2ERKS4_+0xc8>  // b.any
  e4:	str	x21, [x19, #56]
  e8:	ldp	x9, x8, [x20, #72]
  ec:	stp	xzr, xzr, [x19, #72]
  f0:	str	xzr, [x19, #88]
  f4:	subs	x0, x8, x9
  f8:	asr	x21, x0, #2
  fc:	b.eq	10c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEC2ERKS4_+0x10c>  // b.none
 100:	lsr	x8, x21, #61
 104:	cbnz	x8, 1e8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEC2ERKS4_+0x1e8>
 108:	bl	0 <_Znwm>
 10c:	add	x8, x0, x21, lsl #2
 110:	stp	x0, x0, [x19, #72]
 114:	str	x8, [x19, #88]
 118:	ldp	x10, x8, [x20, #72]
 11c:	cmp	x10, x8
 120:	b.eq	13c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEC2ERKS4_+0x13c>  // b.none
 124:	sub	x9, x8, x10
 128:	sub	x9, x9, #0x4
 12c:	cmp	x9, #0x1c
 130:	b.cs	144 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEC2ERKS4_+0x144>  // b.hs, b.nlast
 134:	mov	x9, x0
 138:	b	1b0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEC2ERKS4_+0x1b0>
 13c:	mov	x9, x0
 140:	b	1c0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEC2ERKS4_+0x1c0>
 144:	and	x11, x9, #0xfffffffffffffffc
 148:	add	x11, x11, #0x4
 14c:	add	x12, x10, x11
 150:	cmp	x0, x12
 154:	b.cs	16c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEC2ERKS4_+0x16c>  // b.hs, b.nlast
 158:	add	x11, x0, x11
 15c:	cmp	x10, x11
 160:	b.cs	16c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEC2ERKS4_+0x16c>  // b.hs, b.nlast
 164:	mov	x9, x0
 168:	b	1b0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEC2ERKS4_+0x1b0>
 16c:	lsr	x9, x9, #2
 170:	add	x11, x9, #0x1
 174:	and	x12, x11, #0x7ffffffffffffff8
 178:	lsl	x14, x12, #2
 17c:	add	x13, x10, #0x10
 180:	add	x9, x0, x14
 184:	add	x10, x10, x14
 188:	add	x14, x0, #0x10
 18c:	mov	x15, x12
 190:	ldp	q0, q1, [x13, #-16]
 194:	add	x13, x13, #0x20
 198:	subs	x15, x15, #0x8
 19c:	stp	q0, q1, [x14, #-16]
 1a0:	add	x14, x14, #0x20
 1a4:	b.ne	190 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEC2ERKS4_+0x190>  // b.any
 1a8:	cmp	x11, x12
 1ac:	b.eq	1c0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEC2ERKS4_+0x1c0>  // b.none
 1b0:	ldr	w11, [x10], #4
 1b4:	cmp	x8, x10
 1b8:	str	w11, [x9], #4
 1bc:	b.ne	1b0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEC2ERKS4_+0x1b0>  // b.any
 1c0:	str	x9, [x19, #80]
 1c4:	ldp	q1, q0, [x20, #128]
 1c8:	ldp	q3, q2, [x20, #96]
 1cc:	stp	q1, q0, [x19, #128]
 1d0:	stp	q3, q2, [x19, #96]
 1d4:	ldp	x20, x19, [sp, #48]
 1d8:	ldp	x22, x21, [sp, #32]
 1dc:	ldr	x23, [sp, #16]
 1e0:	ldp	x29, x30, [sp], #64
 1e4:	ret
 1e8:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EC2ERKS6_:

0000000000000000 <_ZNSt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EC2ERKS6_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	add	x29, sp, #0x10
  14:	mov	x19, x0
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldp	x21, x22, [x1]
  24:	mov	x20, x1
  28:	cbnz	x21, 30 <_ZNSt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EC2ERKS6_+0x30>
  2c:	cbnz	x22, 114 <_ZNSt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EC2ERKS6_+0x114>
  30:	cmp	x22, #0x10
  34:	str	x22, [sp, #8]
  38:	b.cc	58 <_ZNSt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EC2ERKS6_+0x58>  // b.lo, b.ul, b.last
  3c:	add	x1, sp, #0x8
  40:	mov	x0, x19
  44:	mov	x2, xzr
  48:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  4c:	str	x0, [x19]
  50:	ldr	x8, [sp, #8]
  54:	str	x8, [x19, #16]
  58:	cbz	x22, 7c <_ZNSt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EC2ERKS6_+0x7c>
  5c:	cmp	x22, #0x1
  60:	b.ne	70 <_ZNSt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EC2ERKS6_+0x70>  // b.any
  64:	ldrb	w8, [x21]
  68:	strb	w8, [x0]
  6c:	b	7c <_ZNSt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EC2ERKS6_+0x7c>
  70:	mov	x1, x21
  74:	mov	x2, x22
  78:	bl	0 <memcpy>
  7c:	ldr	x9, [sp, #8]
  80:	ldr	x10, [x19]
  84:	add	x0, x19, #0x30
  88:	mov	x8, x19
  8c:	str	x9, [x19, #8]
  90:	strb	wzr, [x10, x9]
  94:	str	x0, [x8, #32]!
  98:	ldp	x21, x20, [x20, #32]
  9c:	cbnz	x21, a4 <_ZNSt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EC2ERKS6_+0xa4>
  a0:	cbnz	x20, 114 <_ZNSt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EC2ERKS6_+0x114>
  a4:	cmp	x20, #0x10
  a8:	str	x20, [sp, #8]
  ac:	b.cc	cc <_ZNSt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EC2ERKS6_+0xcc>  // b.lo, b.ul, b.last
  b0:	add	x1, sp, #0x8
  b4:	mov	x0, x8
  b8:	mov	x2, xzr
  bc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  c0:	str	x0, [x19, #32]
  c4:	ldr	x8, [sp, #8]
  c8:	str	x8, [x19, #48]
  cc:	cbz	x20, f0 <_ZNSt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EC2ERKS6_+0xf0>
  d0:	cmp	x20, #0x1
  d4:	b.ne	e4 <_ZNSt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EC2ERKS6_+0xe4>  // b.any
  d8:	ldrb	w8, [x21]
  dc:	strb	w8, [x0]
  e0:	b	f0 <_ZNSt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EC2ERKS6_+0xf0>
  e4:	mov	x1, x21
  e8:	mov	x2, x20
  ec:	bl	0 <memcpy>
  f0:	ldr	x8, [sp, #8]
  f4:	ldr	x9, [x19, #32]
  f8:	str	x8, [x19, #40]
  fc:	strb	wzr, [x9, x8]
 100:	ldp	x20, x19, [sp, #48]
 104:	ldp	x22, x21, [sp, #32]
 108:	ldp	x29, x30, [sp, #16]
 10c:	add	sp, sp, #0x40
 110:	ret
 114:	adrp	x0, 0 <_ZNSt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EC2ERKS6_>
 118:	add	x0, x0, #0x0
 11c:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #16]
   8:	str	x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	add	x29, sp, #0x10
  14:	ldp	x20, x21, [x0]
  18:	mov	x19, x0
  1c:	cmp	x20, x21
  20:	b.eq	c4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0xc4>  // b.none
  24:	sub	x8, x21, x20
  28:	clz	x8, x8
  2c:	mov	w9, #0x7e                  	// #126
  30:	sub	x2, x9, x8, lsl #1
  34:	mov	x0, x20
  38:	mov	x1, x21
  3c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv>
  40:	mov	x0, x20
  44:	mov	x1, x21
  48:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv>
  4c:	ldp	x9, x20, [x19]
  50:	cmp	x9, x20
  54:	b.eq	c0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0xc0>  // b.none
  58:	sub	x8, x20, #0x1
  5c:	cmp	x8, x9
  60:	b.eq	c0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0xc0>  // b.none
  64:	ldrb	w11, [x9]
  68:	ldrb	w12, [x9, #1]
  6c:	add	x10, x9, #0x1
  70:	mov	x9, x10
  74:	cmp	w11, w12
  78:	b.ne	5c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x5c>  // b.any
  7c:	add	x9, x20, #0x1
  80:	cmp	x9, x10
  84:	b.eq	c0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0xc0>  // b.none
  88:	cmp	x8, x10
  8c:	sub	x8, x10, #0x1
  90:	b.eq	184 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x184>  // b.none
  94:	add	x9, x10, #0x1
  98:	b	a8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0xa8>
  9c:	add	x9, x9, #0x1
  a0:	cmp	x20, x9
  a4:	b.eq	17c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x17c>  // b.none
  a8:	ldrb	w11, [x8]
  ac:	ldrb	w10, [x9]
  b0:	cmp	w11, w10
  b4:	b.eq	9c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x9c>  // b.none
  b8:	strb	w10, [x8, #1]!
  bc:	b	9c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x9c>
  c0:	mov	x21, x20
  c4:	cmp	x21, x20
  c8:	b.eq	104 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x104>  // b.none
  cc:	subs	x2, x21, x21
  d0:	b.eq	ec <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0xec>  // b.none
  d4:	b.eq	ec <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0xec>  // b.none
  d8:	mov	x0, x20
  dc:	mov	x1, x21
  e0:	bl	0 <memmove>
  e4:	ldr	x8, [x19, #8]
  e8:	b	f0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0xf0>
  ec:	mov	x8, x21
  f0:	sub	x9, x8, x21
  f4:	add	x9, x20, x9
  f8:	cmp	x9, x8
  fc:	b.eq	104 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x104>  // b.none
 100:	str	x9, [x19, #8]
 104:	mov	x20, xzr
 108:	mov	w21, #0x1                   	// #1
 10c:	b	128 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x128>
 110:	ldr	x10, [x8]
 114:	bic	x9, x10, x9
 118:	add	x20, x20, #0x1
 11c:	cmp	x20, #0x100
 120:	str	x9, [x8]
 124:	b.eq	168 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x168>  // b.none
 128:	mov	x0, sp
 12c:	str	x19, [sp]
 130:	strb	w20, [sp, #8]
 134:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv>
 138:	ldrb	w9, [x19, #120]
 13c:	lsr	x8, x20, #3
 140:	and	x8, x8, #0x1ffffffffffffff8
 144:	and	w10, w0, #0x1
 148:	add	x8, x19, x8
 14c:	add	x8, x8, #0x80
 150:	cmp	w9, w10
 154:	lsl	x9, x21, x20
 158:	b.eq	110 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x110>  // b.none
 15c:	ldr	x10, [x8]
 160:	orr	x9, x10, x9
 164:	b	118 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x118>
 168:	ldp	x20, x19, [sp, #48]
 16c:	ldr	x21, [sp, #32]
 170:	ldp	x29, x30, [sp, #16]
 174:	add	sp, sp, #0x40
 178:	ret
 17c:	ldr	x21, [x19, #8]
 180:	b	188 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x188>
 184:	mov	x21, x20
 188:	add	x20, x8, #0x1
 18c:	cmp	x21, x20
 190:	b.eq	104 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x104>  // b.none
 194:	b	cc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0xcc>

Disassembly of section .text._ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv:

0000000000000000 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>:
   0:	sub	sp, sp, #0xa0
   4:	stp	x29, x30, [sp, #64]
   8:	str	x27, [sp, #80]
   c:	stp	x26, x25, [sp, #96]
  10:	stp	x24, x23, [sp, #112]
  14:	stp	x22, x21, [sp, #128]
  18:	stp	x20, x19, [sp, #144]
  1c:	add	x29, sp, #0x40
  20:	ldr	x25, [x0]
  24:	mov	x19, x0
  28:	ldrb	w20, [x19, #8]
  2c:	ldr	x0, [x25, #104]
  30:	ldp	x21, x22, [x25]
  34:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  38:	ldr	x8, [x0]
  3c:	mov	w1, w20
  40:	ldr	x8, [x8, #32]
  44:	blr	x8
  48:	sub	x8, x22, x21
  4c:	cmp	x8, #0x1
  50:	b.lt	7c <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x7c>  // b.tstop
  54:	lsr	x9, x8, #1
  58:	add	x10, x21, x9
  5c:	ldrb	w11, [x10], #1
  60:	mvn	x12, x9
  64:	add	x8, x8, x12
  68:	cmp	w11, w0, uxtb
  6c:	csel	x8, x8, x9, cc  // cc = lo, ul, last
  70:	csel	x21, x10, x21, cc  // cc = lo, ul, last
  74:	cmp	x8, #0x0
  78:	b.gt	54 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x54>
  7c:	cmp	x21, x22
  80:	b.eq	90 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x90>  // b.none
  84:	ldrb	w8, [x21]
  88:	cmp	w8, w0, uxtb
  8c:	b.ls	260 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x260>  // b.plast
  90:	ldp	x23, x24, [x25, #48]
  94:	ldrb	w20, [x19, #8]
  98:	cmp	x23, x24
  9c:	b.ne	b0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xb0>  // b.any
  a0:	b	12c <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x12c>
  a4:	add	x23, x23, #0x2
  a8:	cmp	x23, x24
  ac:	b.eq	128 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x128>  // b.none
  b0:	ldr	x1, [x25, #104]
  b4:	ldrb	w26, [x23]
  b8:	ldrb	w27, [x23, #1]
  bc:	add	x0, sp, #0x20
  c0:	bl	0 <_ZNSt6localeC1ERKS_>
  c4:	add	x0, sp, #0x20
  c8:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  cc:	mov	x22, x0
  d0:	add	x0, sp, #0x20
  d4:	bl	0 <_ZNSt6localeD1Ev>
  d8:	ldr	x8, [x22]
  dc:	mov	x0, x22
  e0:	mov	w1, w20
  e4:	ldr	x8, [x8, #32]
  e8:	blr	x8
  ec:	ldr	x8, [x22]
  f0:	mov	w21, w0
  f4:	mov	x0, x22
  f8:	mov	w1, w20
  fc:	ldr	x8, [x8, #16]
 100:	blr	x8
 104:	cmp	w26, w21, uxtb
 108:	b.hi	114 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x114>  // b.pmore
 10c:	cmp	w27, w21, uxtb
 110:	b.cs	260 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x260>  // b.hs, b.nlast
 114:	cmp	w27, w0, uxtb
 118:	b.cc	a4 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xa4>  // b.lo, b.ul, b.last
 11c:	cmp	w26, w0, uxtb
 120:	b.hi	a4 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xa4>  // b.pmore
 124:	b	260 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x260>
 128:	ldrb	w20, [x19, #8]
 12c:	ldr	x0, [x25, #112]
 130:	ldr	w22, [x25, #96]
 134:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 138:	ldr	x8, [x0, #48]
 13c:	ldrh	w8, [x8, w20, uxtw #1]
 140:	and	w8, w8, w22
 144:	tst	w8, #0xffff
 148:	b.ne	260 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x260>  // b.any
 14c:	tbz	w22, #16, 190 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x190>
 150:	ldrb	w8, [x0, #56]
 154:	mov	x21, x0
 158:	cbz	w8, 16c <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x16c>
 15c:	ldrb	w0, [x21, #152]
 160:	cmp	w20, w0, uxtb
 164:	b.ne	190 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x190>  // b.any
 168:	b	260 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x260>
 16c:	mov	x0, x21
 170:	bl	0 <_ZNKSt5ctypeIcE13_M_widen_initEv>
 174:	ldr	x8, [x21]
 178:	mov	w1, #0x5f                  	// #95
 17c:	mov	x0, x21
 180:	ldr	x8, [x8, #48]
 184:	blr	x8
 188:	cmp	w20, w0, uxtb
 18c:	b.eq	260 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x260>  // b.none
 190:	ldr	x23, [x25, #112]
 194:	ldp	x20, x21, [x25, #24]
 198:	mov	x0, x23
 19c:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 1a0:	mov	x24, x0
 1a4:	mov	w0, #0x1                   	// #1
 1a8:	mov	w26, #0x1                   	// #1
 1ac:	bl	0 <_Znwm>
 1b0:	ldrb	w8, [x19, #8]
 1b4:	mov	x2, x0
 1b8:	mov	x22, x0
 1bc:	mov	x0, x24
 1c0:	strb	w8, [x2], #1
 1c4:	ldr	x8, [x24]
 1c8:	mov	x1, x22
 1cc:	ldr	x8, [x8, #40]
 1d0:	blr	x8
 1d4:	mov	x0, x23
 1d8:	bl	0 <_ZSt9use_facetINSt7__cxx117collateIcEEERKT_RKSt6locale>
 1dc:	ldrb	w9, [x22]
 1e0:	add	x8, sp, #0x20
 1e4:	add	x23, x8, #0x10
 1e8:	stp	x23, x26, [sp, #32]
 1ec:	strb	w9, [sp, #48]
 1f0:	strb	wzr, [sp, #49]
 1f4:	ldr	x9, [x0]
 1f8:	add	x2, x8, #0x11
 1fc:	mov	x8, sp
 200:	mov	x1, x23
 204:	ldr	x9, [x9, #24]
 208:	mov	x24, sp
 20c:	blr	x9
 210:	ldr	x0, [sp, #32]
 214:	cmp	x0, x23
 218:	b.eq	220 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x220>  // b.none
 21c:	bl	0 <_ZdlPv>
 220:	mov	x0, x22
 224:	bl	0 <_ZdlPv>
 228:	mov	x2, sp
 22c:	mov	x0, x20
 230:	mov	x1, x21
 234:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
 238:	ldr	x8, [sp]
 23c:	ldr	x21, [x25, #32]
 240:	add	x9, x24, #0x10
 244:	mov	x20, x0
 248:	cmp	x8, x9
 24c:	b.eq	258 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x258>  // b.none
 250:	mov	x0, x8
 254:	bl	0 <_ZdlPv>
 258:	cmp	x21, x20
 25c:	b.eq	284 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x284>  // b.none
 260:	mov	w0, #0x1                   	// #1
 264:	ldp	x20, x19, [sp, #144]
 268:	ldp	x22, x21, [sp, #128]
 26c:	ldp	x24, x23, [sp, #112]
 270:	ldp	x26, x25, [sp, #96]
 274:	ldr	x27, [sp, #80]
 278:	ldp	x29, x30, [sp, #64]
 27c:	add	sp, sp, #0xa0
 280:	ret
 284:	ldp	x21, x22, [x25, #72]
 288:	cmp	x21, x22
 28c:	b.ne	2cc <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x2cc>  // b.any
 290:	mov	w0, wzr
 294:	b	264 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x264>
 298:	mov	x0, x20
 29c:	bl	0 <_ZNKSt5ctypeIcE13_M_widen_initEv>
 2a0:	ldr	x8, [x20]
 2a4:	mov	w1, #0x5f                  	// #95
 2a8:	mov	x0, x20
 2ac:	ldr	x8, [x8, #48]
 2b0:	blr	x8
 2b4:	cmp	w23, w0, uxtb
 2b8:	b.ne	260 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x260>  // b.any
 2bc:	add	x21, x21, #0x4
 2c0:	cmp	x22, x21
 2c4:	mov	w0, wzr
 2c8:	b.eq	264 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x264>  // b.none
 2cc:	ldr	x0, [x25, #112]
 2d0:	ldrb	w23, [x19, #8]
 2d4:	ldr	w24, [x21]
 2d8:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 2dc:	ldr	x8, [x0, #48]
 2e0:	ldrh	w8, [x8, x23, lsl #1]
 2e4:	and	w8, w8, w24
 2e8:	tst	w8, #0xffff
 2ec:	b.ne	2bc <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x2bc>  // b.any
 2f0:	tbz	w24, #16, 260 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x260>
 2f4:	ldrb	w8, [x0, #56]
 2f8:	mov	x20, x0
 2fc:	cbz	w8, 298 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x298>
 300:	ldrb	w0, [x20, #152]
 304:	cmp	w23, w0, uxtb
 308:	b.eq	2bc <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x2bc>  // b.none
 30c:	b	260 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x260>

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w8, [x1]
   4:	ldr	x9, [x0]
   8:	lsr	x10, x8, #3
   c:	and	x10, x10, #0x18
  10:	add	x9, x9, x10
  14:	ldr	x9, [x9, #128]
  18:	lsr	x8, x9, x8
  1c:	and	w0, w8, #0x1
  20:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	cmp	w2, #0x3
  14:	mov	x19, x0
  18:	b.eq	3c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x3c>  // b.none
  1c:	mov	x20, x1
  20:	cmp	w2, #0x2
  24:	b.eq	8c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x8c>  // b.none
  28:	cmp	w2, #0x1
  2c:	b.ne	cc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xcc>  // b.any
  30:	ldr	x8, [x20]
  34:	str	x8, [x19]
  38:	b	cc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xcc>
  3c:	ldr	x19, [x19]
  40:	cbz	x19, cc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xcc>
  44:	ldr	x0, [x19, #72]
  48:	cbz	x0, 50 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x50>
  4c:	bl	0 <_ZdlPv>
  50:	ldr	x0, [x19, #48]
  54:	cbz	x0, 5c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x5c>
  58:	bl	0 <_ZdlPv>
  5c:	ldp	x20, x21, [x19, #24]
  60:	cmp	x20, x21
  64:	b.ne	78 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x78>  // b.any
  68:	b	ac <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xac>
  6c:	add	x20, x20, #0x10
  70:	cmp	x20, x21
  74:	b.eq	a8 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xa8>  // b.none
  78:	ldr	x0, [x20], #16
  7c:	cmp	x0, x20
  80:	b.eq	6c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x6c>  // b.none
  84:	bl	0 <_ZdlPv>
  88:	b	6c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x6c>
  8c:	mov	w0, #0xa0                  	// #160
  90:	bl	0 <_Znwm>
  94:	ldr	x1, [x20]
  98:	mov	x20, x0
  9c:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
  a0:	str	x20, [x19]
  a4:	b	cc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xcc>
  a8:	ldr	x20, [x19, #24]
  ac:	cbz	x20, b8 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xb8>
  b0:	mov	x0, x20
  b4:	bl	0 <_ZdlPv>
  b8:	ldr	x0, [x19]
  bc:	cbz	x0, c4 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xc4>
  c0:	bl	0 <_ZdlPv>
  c4:	mov	x0, x19
  c8:	bl	0 <_ZdlPv>
  cc:	ldp	x20, x19, [sp, #32]
  d0:	ldr	x21, [sp, #16]
  d4:	mov	w0, wzr
  d8:	ldp	x29, x30, [sp], #48
  dc:	ret

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldp	x9, x8, [x1]
  14:	mov	x20, x1
  18:	mov	x19, x0
  1c:	stp	xzr, xzr, [x0]
  20:	subs	x21, x8, x9
  24:	str	xzr, [x0, #16]
  28:	b.eq	40 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_+0x40>  // b.none
  2c:	tbnz	x21, #63, 254 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_+0x254>
  30:	mov	x0, x21
  34:	bl	0 <_Znwm>
  38:	mov	x22, x0
  3c:	b	44 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_+0x44>
  40:	mov	x22, xzr
  44:	add	x8, x22, x21
  48:	stp	x22, x22, [x19]
  4c:	str	x8, [x19, #16]
  50:	ldp	x1, x8, [x20]
  54:	subs	x21, x8, x1
  58:	b.eq	68 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_+0x68>  // b.none
  5c:	mov	x0, x22
  60:	mov	x2, x21
  64:	bl	0 <memmove>
  68:	add	x8, x22, x21
  6c:	add	x0, x19, #0x18
  70:	add	x1, x20, #0x18
  74:	str	x8, [x19, #8]
  78:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_>
  7c:	ldp	x9, x8, [x20, #48]
  80:	stp	xzr, xzr, [x19, #48]
  84:	str	xzr, [x19, #64]
  88:	subs	x0, x8, x9
  8c:	asr	x21, x0, #1
  90:	b.eq	a0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_+0xa0>  // b.none
  94:	lsr	x8, x21, #62
  98:	cbnz	x8, 254 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_+0x254>
  9c:	bl	0 <_Znwm>
  a0:	add	x8, x0, x21, lsl #1
  a4:	stp	x0, x0, [x19, #48]
  a8:	str	x8, [x19, #64]
  ac:	ldp	x10, x8, [x20, #48]
  b0:	cmp	x10, x8
  b4:	b.eq	d0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_+0xd0>  // b.none
  b8:	sub	x9, x8, x10
  bc:	sub	x9, x9, #0x2
  c0:	cmp	x9, #0x1e
  c4:	b.cs	d8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_+0xd8>  // b.hs, b.nlast
  c8:	mov	x9, x0
  cc:	b	144 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_+0x144>
  d0:	mov	x9, x0
  d4:	b	154 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_+0x154>
  d8:	and	x11, x9, #0xfffffffffffffffe
  dc:	add	x11, x11, #0x2
  e0:	add	x12, x10, x11
  e4:	cmp	x0, x12
  e8:	b.cs	100 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_+0x100>  // b.hs, b.nlast
  ec:	add	x11, x0, x11
  f0:	cmp	x10, x11
  f4:	b.cs	100 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_+0x100>  // b.hs, b.nlast
  f8:	mov	x9, x0
  fc:	b	144 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_+0x144>
 100:	lsr	x9, x9, #1
 104:	add	x11, x9, #0x1
 108:	and	x12, x11, #0xfffffffffffffff0
 10c:	lsl	x14, x12, #1
 110:	add	x13, x10, #0x10
 114:	add	x9, x0, x14
 118:	add	x10, x10, x14
 11c:	add	x14, x0, #0x10
 120:	mov	x15, x12
 124:	ldp	q0, q1, [x13, #-16]
 128:	add	x13, x13, #0x20
 12c:	subs	x15, x15, #0x10
 130:	stp	q0, q1, [x14, #-16]
 134:	add	x14, x14, #0x20
 138:	b.ne	124 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_+0x124>  // b.any
 13c:	cmp	x11, x12
 140:	b.eq	154 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_+0x154>  // b.none
 144:	ldrh	w11, [x10], #2
 148:	cmp	x8, x10
 14c:	strh	w11, [x9], #2
 150:	b.ne	144 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_+0x144>  // b.any
 154:	str	x9, [x19, #56]
 158:	ldp	x9, x8, [x20, #72]
 15c:	stp	xzr, xzr, [x19, #72]
 160:	str	xzr, [x19, #88]
 164:	subs	x0, x8, x9
 168:	asr	x21, x0, #2
 16c:	b.eq	17c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_+0x17c>  // b.none
 170:	lsr	x8, x21, #61
 174:	cbnz	x8, 254 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_+0x254>
 178:	bl	0 <_Znwm>
 17c:	add	x8, x0, x21, lsl #2
 180:	stp	x0, x0, [x19, #72]
 184:	str	x8, [x19, #88]
 188:	ldp	x10, x8, [x20, #72]
 18c:	cmp	x10, x8
 190:	b.eq	1ac <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_+0x1ac>  // b.none
 194:	sub	x9, x8, x10
 198:	sub	x9, x9, #0x4
 19c:	cmp	x9, #0x1c
 1a0:	b.cs	1b4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_+0x1b4>  // b.hs, b.nlast
 1a4:	mov	x9, x0
 1a8:	b	220 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_+0x220>
 1ac:	mov	x9, x0
 1b0:	b	230 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_+0x230>
 1b4:	and	x11, x9, #0xfffffffffffffffc
 1b8:	add	x11, x11, #0x4
 1bc:	add	x12, x10, x11
 1c0:	cmp	x0, x12
 1c4:	b.cs	1dc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_+0x1dc>  // b.hs, b.nlast
 1c8:	add	x11, x0, x11
 1cc:	cmp	x10, x11
 1d0:	b.cs	1dc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_+0x1dc>  // b.hs, b.nlast
 1d4:	mov	x9, x0
 1d8:	b	220 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_+0x220>
 1dc:	lsr	x9, x9, #2
 1e0:	add	x11, x9, #0x1
 1e4:	and	x12, x11, #0x7ffffffffffffff8
 1e8:	lsl	x14, x12, #2
 1ec:	add	x13, x10, #0x10
 1f0:	add	x9, x0, x14
 1f4:	add	x10, x10, x14
 1f8:	add	x14, x0, #0x10
 1fc:	mov	x15, x12
 200:	ldp	q0, q1, [x13, #-16]
 204:	add	x13, x13, #0x20
 208:	subs	x15, x15, #0x8
 20c:	stp	q0, q1, [x14, #-16]
 210:	add	x14, x14, #0x20
 214:	b.ne	200 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_+0x200>  // b.any
 218:	cmp	x11, x12
 21c:	b.eq	230 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_+0x230>  // b.none
 220:	ldr	w11, [x10], #4
 224:	cmp	x8, x10
 228:	str	w11, [x9], #4
 22c:	b.ne	220 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEC2ERKS4_+0x220>  // b.any
 230:	str	x9, [x19, #80]
 234:	ldp	q1, q0, [x20, #128]
 238:	ldp	q3, q2, [x20, #96]
 23c:	stp	q1, q0, [x19, #128]
 240:	stp	q3, q2, [x19, #96]
 244:	ldp	x20, x19, [sp, #32]
 248:	ldp	x22, x21, [sp, #16]
 24c:	ldp	x29, x30, [sp], #48
 250:	ret
 254:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #16]
   8:	str	x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	add	x29, sp, #0x10
  14:	ldp	x20, x21, [x0]
  18:	mov	x19, x0
  1c:	cmp	x20, x21
  20:	b.eq	c4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0xc4>  // b.none
  24:	sub	x8, x21, x20
  28:	clz	x8, x8
  2c:	mov	w9, #0x7e                  	// #126
  30:	sub	x2, x9, x8, lsl #1
  34:	mov	x0, x20
  38:	mov	x1, x21
  3c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv>
  40:	mov	x0, x20
  44:	mov	x1, x21
  48:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv>
  4c:	ldp	x9, x20, [x19]
  50:	cmp	x9, x20
  54:	b.eq	c0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0xc0>  // b.none
  58:	sub	x8, x20, #0x1
  5c:	cmp	x8, x9
  60:	b.eq	c0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0xc0>  // b.none
  64:	ldrb	w11, [x9]
  68:	ldrb	w12, [x9, #1]
  6c:	add	x10, x9, #0x1
  70:	mov	x9, x10
  74:	cmp	w11, w12
  78:	b.ne	5c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x5c>  // b.any
  7c:	add	x9, x20, #0x1
  80:	cmp	x9, x10
  84:	b.eq	c0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0xc0>  // b.none
  88:	cmp	x8, x10
  8c:	sub	x8, x10, #0x1
  90:	b.eq	184 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x184>  // b.none
  94:	add	x9, x10, #0x1
  98:	b	a8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0xa8>
  9c:	add	x9, x9, #0x1
  a0:	cmp	x20, x9
  a4:	b.eq	17c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x17c>  // b.none
  a8:	ldrb	w11, [x8]
  ac:	ldrb	w10, [x9]
  b0:	cmp	w11, w10
  b4:	b.eq	9c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x9c>  // b.none
  b8:	strb	w10, [x8, #1]!
  bc:	b	9c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x9c>
  c0:	mov	x21, x20
  c4:	cmp	x21, x20
  c8:	b.eq	104 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x104>  // b.none
  cc:	subs	x2, x21, x21
  d0:	b.eq	ec <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0xec>  // b.none
  d4:	b.eq	ec <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0xec>  // b.none
  d8:	mov	x0, x20
  dc:	mov	x1, x21
  e0:	bl	0 <memmove>
  e4:	ldr	x8, [x19, #8]
  e8:	b	f0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0xf0>
  ec:	mov	x8, x21
  f0:	sub	x9, x8, x21
  f4:	add	x9, x20, x9
  f8:	cmp	x9, x8
  fc:	b.eq	104 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x104>  // b.none
 100:	str	x9, [x19, #8]
 104:	mov	x20, xzr
 108:	mov	w21, #0x1                   	// #1
 10c:	b	128 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x128>
 110:	ldr	x10, [x8]
 114:	bic	x9, x10, x9
 118:	add	x20, x20, #0x1
 11c:	cmp	x20, #0x100
 120:	str	x9, [x8]
 124:	b.eq	168 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x168>  // b.none
 128:	mov	x0, sp
 12c:	str	x19, [sp]
 130:	strb	w20, [sp, #8]
 134:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv>
 138:	ldrb	w9, [x19, #120]
 13c:	lsr	x8, x20, #3
 140:	and	x8, x8, #0x1ffffffffffffff8
 144:	and	w10, w0, #0x1
 148:	add	x8, x19, x8
 14c:	add	x8, x8, #0x80
 150:	cmp	w9, w10
 154:	lsl	x9, x21, x20
 158:	b.eq	110 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x110>  // b.none
 15c:	ldr	x10, [x8]
 160:	orr	x9, x10, x9
 164:	b	118 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x118>
 168:	ldp	x20, x19, [sp, #48]
 16c:	ldr	x21, [sp, #32]
 170:	ldp	x29, x30, [sp, #16]
 174:	add	sp, sp, #0x40
 178:	ret
 17c:	ldr	x21, [x19, #8]
 180:	b	188 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x188>
 184:	mov	x21, x20
 188:	add	x20, x8, #0x1
 18c:	cmp	x21, x20
 190:	b.eq	104 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x104>  // b.none
 194:	b	cc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0xcc>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EED2Ev:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EED2Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #72]
  18:	cbz	x0, 20 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EED2Ev+0x20>
  1c:	bl	0 <_ZdlPv>
  20:	ldp	x20, x21, [x19, #48]
  24:	cmp	x20, x21
  28:	b.ne	74 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EED2Ev+0x74>  // b.any
  2c:	cbz	x20, 38 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EED2Ev+0x38>
  30:	mov	x0, x20
  34:	bl	0 <_ZdlPv>
  38:	ldp	x20, x21, [x19, #24]
  3c:	cmp	x20, x21
  40:	b.ne	ac <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EED2Ev+0xac>  // b.any
  44:	cbz	x20, 50 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EED2Ev+0x50>
  48:	mov	x0, x20
  4c:	bl	0 <_ZdlPv>
  50:	ldr	x0, [x19]
  54:	cbz	x0, d8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EED2Ev+0xd8>
  58:	ldp	x20, x19, [sp, #32]
  5c:	ldr	x21, [sp, #16]
  60:	ldp	x29, x30, [sp], #48
  64:	b	0 <_ZdlPv>
  68:	add	x20, x20, #0x40
  6c:	cmp	x21, x20
  70:	b.eq	c0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EED2Ev+0xc0>  // b.none
  74:	ldr	x0, [x20, #32]
  78:	add	x8, x20, #0x30
  7c:	cmp	x8, x0
  80:	b.eq	88 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EED2Ev+0x88>  // b.none
  84:	bl	0 <_ZdlPv>
  88:	mov	x8, x20
  8c:	ldr	x0, [x8], #16
  90:	cmp	x8, x0
  94:	b.eq	68 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EED2Ev+0x68>  // b.none
  98:	bl	0 <_ZdlPv>
  9c:	b	68 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EED2Ev+0x68>
  a0:	add	x20, x20, #0x10
  a4:	cmp	x20, x21
  a8:	b.eq	cc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EED2Ev+0xcc>  // b.none
  ac:	ldr	x0, [x20], #16
  b0:	cmp	x0, x20
  b4:	b.eq	a0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EED2Ev+0xa0>  // b.none
  b8:	bl	0 <_ZdlPv>
  bc:	b	a0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EED2Ev+0xa0>
  c0:	ldr	x20, [x19, #48]
  c4:	cbnz	x20, 30 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EED2Ev+0x30>
  c8:	b	38 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EED2Ev+0x38>
  cc:	ldr	x20, [x19, #24]
  d0:	cbnz	x20, 48 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EED2Ev+0x48>
  d4:	b	50 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EED2Ev+0x50>
  d8:	ldp	x20, x19, [sp, #32]
  dc:	ldr	x21, [sp, #16]
  e0:	ldp	x29, x30, [sp], #48
  e4:	ret

Disassembly of section .text._ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv:

0000000000000000 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>:
   0:	sub	sp, sp, #0xc0
   4:	stp	x29, x30, [sp, #96]
   8:	str	x27, [sp, #112]
   c:	stp	x26, x25, [sp, #128]
  10:	stp	x24, x23, [sp, #144]
  14:	stp	x22, x21, [sp, #160]
  18:	stp	x20, x19, [sp, #176]
  1c:	add	x29, sp, #0x60
  20:	ldr	x25, [x0]
  24:	mov	x19, x0
  28:	ldrb	w20, [x19, #8]
  2c:	ldr	x0, [x25, #104]
  30:	ldp	x21, x22, [x25]
  34:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  38:	ldr	x8, [x0]
  3c:	mov	w1, w20
  40:	ldr	x8, [x8, #32]
  44:	blr	x8
  48:	sub	x8, x22, x21
  4c:	cmp	x8, #0x1
  50:	b.lt	7c <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x7c>  // b.tstop
  54:	lsr	x9, x8, #1
  58:	add	x10, x21, x9
  5c:	ldrb	w11, [x10], #1
  60:	mvn	x12, x9
  64:	add	x8, x8, x12
  68:	cmp	w11, w0, uxtb
  6c:	csel	x8, x8, x9, cc  // cc = lo, ul, last
  70:	csel	x21, x10, x21, cc  // cc = lo, ul, last
  74:	cmp	x8, #0x0
  78:	b.gt	54 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x54>
  7c:	cmp	x21, x22
  80:	b.eq	90 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x90>  // b.none
  84:	ldrb	w8, [x21]
  88:	cmp	w8, w0, uxtb
  8c:	b.ls	1b0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x1b0>  // b.plast
  90:	ldrb	w2, [x19, #8]
  94:	sub	x8, x29, #0x20
  98:	add	x20, x8, #0x10
  9c:	sub	x0, x29, #0x20
  a0:	mov	w1, #0x1                   	// #1
  a4:	stur	x20, [x29, #-32]
  a8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEmc>
  ac:	ldp	x1, x8, [x29, #-32]
  b0:	ldr	x0, [x25, #104]
  b4:	add	x2, x1, x8
  b8:	add	x8, sp, #0x20
  bc:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
  c0:	ldur	x0, [x29, #-32]
  c4:	cmp	x0, x20
  c8:	b.eq	d0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xd0>  // b.none
  cc:	bl	0 <_ZdlPv>
  d0:	ldp	x23, x24, [x25, #48]
  d4:	b	dc <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xdc>
  d8:	add	x23, x23, #0x40
  dc:	cmp	x23, x24
  e0:	b.eq	16c <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x16c>  // b.none
  e4:	ldr	x8, [x23]
  e8:	ldr	x9, [x23, #32]
  ec:	ldr	x10, [sp, #32]
  f0:	ldr	x1, [x25, #104]
  f4:	ldrb	w26, [x8]
  f8:	ldrb	w27, [x9]
  fc:	ldrb	w21, [x10]
 100:	sub	x0, x29, #0x20
 104:	bl	0 <_ZNSt6localeC1ERKS_>
 108:	sub	x0, x29, #0x20
 10c:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 110:	mov	x22, x0
 114:	sub	x0, x29, #0x20
 118:	bl	0 <_ZNSt6localeD1Ev>
 11c:	ldr	x8, [x22]
 120:	mov	x0, x22
 124:	mov	w1, w21
 128:	ldr	x8, [x8, #32]
 12c:	blr	x8
 130:	ldr	x8, [x22]
 134:	mov	w20, w0
 138:	mov	x0, x22
 13c:	mov	w1, w21
 140:	ldr	x8, [x8, #16]
 144:	blr	x8
 148:	cmp	w26, w20, uxtb
 14c:	b.hi	158 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x158>  // b.pmore
 150:	cmp	w27, w20, uxtb
 154:	b.cs	2ac <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x2ac>  // b.hs, b.nlast
 158:	cmp	w27, w0, uxtb
 15c:	b.cc	d8 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xd8>  // b.lo, b.ul, b.last
 160:	cmp	w26, w0, uxtb
 164:	b.hi	d8 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xd8>  // b.pmore
 168:	b	2ac <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x2ac>
 16c:	ldr	x0, [x25, #112]
 170:	ldrb	w21, [x19, #8]
 174:	ldr	w22, [x25, #96]
 178:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 17c:	ldr	x8, [x0, #48]
 180:	ldrh	w8, [x8, x21, lsl #1]
 184:	and	w8, w8, w22
 188:	tst	w8, #0xffff
 18c:	b.ne	2ac <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x2ac>  // b.any
 190:	tbz	w22, #16, 1dc <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x1dc>
 194:	ldrb	w8, [x0, #56]
 198:	mov	x20, x0
 19c:	cbz	w8, 1b8 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x1b8>
 1a0:	ldrb	w0, [x20, #152]
 1a4:	cmp	w21, w0, uxtb
 1a8:	b.ne	1dc <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x1dc>  // b.any
 1ac:	b	2ac <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x2ac>
 1b0:	mov	w20, #0x1                   	// #1
 1b4:	b	2c8 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x2c8>
 1b8:	mov	x0, x20
 1bc:	bl	0 <_ZNKSt5ctypeIcE13_M_widen_initEv>
 1c0:	ldr	x8, [x20]
 1c4:	mov	w1, #0x5f                  	// #95
 1c8:	mov	x0, x20
 1cc:	ldr	x8, [x8, #48]
 1d0:	blr	x8
 1d4:	cmp	w21, w0, uxtb
 1d8:	b.eq	2ac <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x2ac>  // b.none
 1dc:	ldr	x23, [x25, #112]
 1e0:	ldp	x20, x21, [x25, #24]
 1e4:	mov	x0, x23
 1e8:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 1ec:	mov	x24, x0
 1f0:	mov	w0, #0x1                   	// #1
 1f4:	mov	w26, #0x1                   	// #1
 1f8:	bl	0 <_Znwm>
 1fc:	ldrb	w8, [x19, #8]
 200:	mov	x2, x0
 204:	mov	x22, x0
 208:	mov	x0, x24
 20c:	strb	w8, [x2], #1
 210:	ldr	x8, [x24]
 214:	mov	x1, x22
 218:	ldr	x8, [x8, #40]
 21c:	blr	x8
 220:	mov	x0, x23
 224:	bl	0 <_ZSt9use_facetINSt7__cxx117collateIcEEERKT_RKSt6locale>
 228:	ldrb	w9, [x22]
 22c:	sub	x8, x29, #0x20
 230:	add	x23, x8, #0x10
 234:	stp	x23, x26, [x29, #-32]
 238:	sturb	w9, [x29, #-16]
 23c:	sturb	wzr, [x29, #-15]
 240:	ldr	x9, [x0]
 244:	add	x2, x8, #0x11
 248:	mov	x8, sp
 24c:	mov	x1, x23
 250:	ldr	x9, [x9, #24]
 254:	mov	x24, sp
 258:	blr	x9
 25c:	ldur	x0, [x29, #-32]
 260:	cmp	x0, x23
 264:	b.eq	26c <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x26c>  // b.none
 268:	bl	0 <_ZdlPv>
 26c:	mov	x0, x22
 270:	bl	0 <_ZdlPv>
 274:	mov	x2, sp
 278:	mov	x0, x20
 27c:	mov	x1, x21
 280:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
 284:	ldr	x8, [sp]
 288:	ldr	x21, [x25, #32]
 28c:	add	x9, x24, #0x10
 290:	mov	x20, x0
 294:	cmp	x8, x9
 298:	b.eq	2a4 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x2a4>  // b.none
 29c:	mov	x0, x8
 2a0:	bl	0 <_ZdlPv>
 2a4:	cmp	x21, x20
 2a8:	b.eq	2ec <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x2ec>  // b.none
 2ac:	mov	w20, #0x1                   	// #1
 2b0:	ldr	x0, [sp, #32]
 2b4:	add	x8, sp, #0x20
 2b8:	add	x8, x8, #0x10
 2bc:	cmp	x0, x8
 2c0:	b.eq	2c8 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x2c8>  // b.none
 2c4:	bl	0 <_ZdlPv>
 2c8:	mov	w0, w20
 2cc:	ldp	x20, x19, [sp, #176]
 2d0:	ldp	x22, x21, [sp, #160]
 2d4:	ldp	x24, x23, [sp, #144]
 2d8:	ldp	x26, x25, [sp, #128]
 2dc:	ldr	x27, [sp, #112]
 2e0:	ldp	x29, x30, [sp, #96]
 2e4:	add	sp, sp, #0xc0
 2e8:	ret
 2ec:	ldp	x21, x22, [x25, #72]
 2f0:	cmp	x21, x22
 2f4:	b.ne	334 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x334>  // b.any
 2f8:	mov	w20, wzr
 2fc:	b	2b0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x2b0>
 300:	mov	x0, x20
 304:	bl	0 <_ZNKSt5ctypeIcE13_M_widen_initEv>
 308:	ldr	x8, [x20]
 30c:	mov	w1, #0x5f                  	// #95
 310:	mov	x0, x20
 314:	ldr	x8, [x8, #48]
 318:	blr	x8
 31c:	cmp	w23, w0, uxtb
 320:	b.ne	2ac <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x2ac>  // b.any
 324:	add	x21, x21, #0x4
 328:	cmp	x22, x21
 32c:	mov	w20, wzr
 330:	b.eq	2b0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x2b0>  // b.none
 334:	ldr	x0, [x25, #112]
 338:	ldrb	w23, [x19, #8]
 33c:	ldr	w24, [x21]
 340:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 344:	ldr	x8, [x0, #48]
 348:	ldrh	w8, [x8, x23, lsl #1]
 34c:	and	w8, w8, w24
 350:	tst	w8, #0xffff
 354:	b.ne	324 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x324>  // b.any
 358:	tbz	w24, #16, 2ac <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x2ac>
 35c:	ldrb	w8, [x0, #56]
 360:	mov	x20, x0
 364:	cbz	w8, 300 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x300>
 368:	ldrb	w0, [x20, #152]
 36c:	cmp	w23, w0, uxtb
 370:	b.eq	324 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x324>  // b.none
 374:	b	2ac <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x2ac>

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w8, [x1]
   4:	ldr	x9, [x0]
   8:	lsr	x10, x8, #3
   c:	and	x10, x10, #0x18
  10:	add	x9, x9, x10
  14:	ldr	x9, [x9, #128]
  18:	lsr	x8, x9, x8
  1c:	and	w0, w8, #0x1
  20:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	cmp	w2, #0x3
  10:	mov	x19, x0
  14:	b.eq	38 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x38>  // b.none
  18:	mov	x20, x1
  1c:	cmp	w2, #0x2
  20:	b.eq	54 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x54>  // b.none
  24:	cmp	w2, #0x1
  28:	b.ne	6c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x6c>  // b.any
  2c:	ldr	x8, [x20]
  30:	str	x8, [x19]
  34:	b	6c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x6c>
  38:	ldr	x19, [x19]
  3c:	cbz	x19, 6c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x6c>
  40:	mov	x0, x19
  44:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
  48:	mov	x0, x19
  4c:	bl	0 <_ZdlPv>
  50:	b	6c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x6c>
  54:	mov	w0, #0xa0                  	// #160
  58:	bl	0 <_Znwm>
  5c:	ldr	x1, [x20]
  60:	mov	x20, x0
  64:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
  68:	str	x20, [x19]
  6c:	ldp	x20, x19, [sp, #16]
  70:	mov	w0, wzr
  74:	ldp	x29, x30, [sp], #32
  78:	ret

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEC2ERKS4_:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEC2ERKS4_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	ldp	x9, x8, [x1]
  18:	mov	x20, x1
  1c:	mov	x19, x0
  20:	stp	xzr, xzr, [x0]
  24:	subs	x21, x8, x9
  28:	str	xzr, [x0, #16]
  2c:	b.eq	44 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEC2ERKS4_+0x44>  // b.none
  30:	tbnz	x21, #63, 1e8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEC2ERKS4_+0x1e8>
  34:	mov	x0, x21
  38:	bl	0 <_Znwm>
  3c:	mov	x22, x0
  40:	b	48 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEC2ERKS4_+0x48>
  44:	mov	x22, xzr
  48:	add	x8, x22, x21
  4c:	stp	x22, x22, [x19]
  50:	str	x8, [x19, #16]
  54:	ldp	x1, x8, [x20]
  58:	subs	x21, x8, x1
  5c:	b.eq	6c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEC2ERKS4_+0x6c>  // b.none
  60:	mov	x0, x22
  64:	mov	x2, x21
  68:	bl	0 <memmove>
  6c:	add	x8, x22, x21
  70:	add	x0, x19, #0x18
  74:	add	x1, x20, #0x18
  78:	str	x8, [x19, #8]
  7c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEC2ERKS4_>
  80:	ldp	x9, x8, [x20, #48]
  84:	stp	xzr, xzr, [x19, #48]
  88:	str	xzr, [x19, #64]
  8c:	subs	x0, x8, x9
  90:	asr	x22, x0, #6
  94:	b.eq	ac <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEC2ERKS4_+0xac>  // b.none
  98:	lsr	x8, x22, #57
  9c:	cbnz	x8, 1e8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEC2ERKS4_+0x1e8>
  a0:	bl	0 <_Znwm>
  a4:	mov	x21, x0
  a8:	b	b0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEC2ERKS4_+0xb0>
  ac:	mov	x21, xzr
  b0:	add	x8, x21, x22, lsl #6
  b4:	stp	x21, x21, [x19, #48]
  b8:	str	x8, [x19, #64]
  bc:	ldp	x22, x23, [x20, #48]
  c0:	cmp	x22, x23
  c4:	b.eq	e4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEC2ERKS4_+0xe4>  // b.none
  c8:	mov	x0, x21
  cc:	mov	x1, x22
  d0:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEC2ERKS4_>
  d4:	add	x22, x22, #0x40
  d8:	cmp	x23, x22
  dc:	add	x21, x21, #0x40
  e0:	b.ne	c8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEC2ERKS4_+0xc8>  // b.any
  e4:	str	x21, [x19, #56]
  e8:	ldp	x9, x8, [x20, #72]
  ec:	stp	xzr, xzr, [x19, #72]
  f0:	str	xzr, [x19, #88]
  f4:	subs	x0, x8, x9
  f8:	asr	x21, x0, #2
  fc:	b.eq	10c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEC2ERKS4_+0x10c>  // b.none
 100:	lsr	x8, x21, #61
 104:	cbnz	x8, 1e8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEC2ERKS4_+0x1e8>
 108:	bl	0 <_Znwm>
 10c:	add	x8, x0, x21, lsl #2
 110:	stp	x0, x0, [x19, #72]
 114:	str	x8, [x19, #88]
 118:	ldp	x10, x8, [x20, #72]
 11c:	cmp	x10, x8
 120:	b.eq	13c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEC2ERKS4_+0x13c>  // b.none
 124:	sub	x9, x8, x10
 128:	sub	x9, x9, #0x4
 12c:	cmp	x9, #0x1c
 130:	b.cs	144 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEC2ERKS4_+0x144>  // b.hs, b.nlast
 134:	mov	x9, x0
 138:	b	1b0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEC2ERKS4_+0x1b0>
 13c:	mov	x9, x0
 140:	b	1c0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEC2ERKS4_+0x1c0>
 144:	and	x11, x9, #0xfffffffffffffffc
 148:	add	x11, x11, #0x4
 14c:	add	x12, x10, x11
 150:	cmp	x0, x12
 154:	b.cs	16c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEC2ERKS4_+0x16c>  // b.hs, b.nlast
 158:	add	x11, x0, x11
 15c:	cmp	x10, x11
 160:	b.cs	16c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEC2ERKS4_+0x16c>  // b.hs, b.nlast
 164:	mov	x9, x0
 168:	b	1b0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEC2ERKS4_+0x1b0>
 16c:	lsr	x9, x9, #2
 170:	add	x11, x9, #0x1
 174:	and	x12, x11, #0x7ffffffffffffff8
 178:	lsl	x14, x12, #2
 17c:	add	x13, x10, #0x10
 180:	add	x9, x0, x14
 184:	add	x10, x10, x14
 188:	add	x14, x0, #0x10
 18c:	mov	x15, x12
 190:	ldp	q0, q1, [x13, #-16]
 194:	add	x13, x13, #0x20
 198:	subs	x15, x15, #0x8
 19c:	stp	q0, q1, [x14, #-16]
 1a0:	add	x14, x14, #0x20
 1a4:	b.ne	190 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEC2ERKS4_+0x190>  // b.any
 1a8:	cmp	x11, x12
 1ac:	b.eq	1c0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEC2ERKS4_+0x1c0>  // b.none
 1b0:	ldr	w11, [x10], #4
 1b4:	cmp	x8, x10
 1b8:	str	w11, [x9], #4
 1bc:	b.ne	1b0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEC2ERKS4_+0x1b0>  // b.any
 1c0:	str	x9, [x19, #80]
 1c4:	ldp	q1, q0, [x20, #128]
 1c8:	ldp	q3, q2, [x20, #96]
 1cc:	stp	q1, q0, [x19, #128]
 1d0:	stp	q3, q2, [x19, #96]
 1d4:	ldp	x20, x19, [sp, #48]
 1d8:	ldp	x22, x21, [sp, #32]
 1dc:	ldr	x23, [sp, #16]
 1e0:	ldp	x29, x30, [sp], #64
 1e4:	ret
 1e8:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>:
   0:	sub	sp, sp, #0x170
   4:	stp	x29, x30, [sp, #272]
   8:	str	x28, [sp, #288]
   c:	stp	x26, x25, [sp, #304]
  10:	stp	x24, x23, [sp, #320]
  14:	stp	x22, x21, [sp, #336]
  18:	stp	x20, x19, [sp, #352]
  1c:	add	x29, sp, #0x110
  20:	ldr	x9, [x0, #384]
  24:	add	x8, sp, #0x70
  28:	and	w10, w1, #0x1
  2c:	movi	v0.2d, #0x0
  30:	stur	wzr, [x8, #95]
  34:	stp	q0, q0, [sp, #176]
  38:	stp	q0, q0, [sp, #144]
  3c:	stp	q0, q0, [sp, #112]
  40:	strb	w10, [sp, #224]
  44:	str	x9, [sp, #216]
  48:	stur	q0, [x8, #120]
  4c:	stur	q0, [x8, #136]
  50:	strh	wzr, [sp, #108]
  54:	ldrb	w8, [x0]
  58:	mov	x19, x0
  5c:	tbnz	w8, #4, ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0xec>
  60:	mov	x0, x19
  64:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
  68:	tbz	w0, #0, 84 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x84>
  6c:	mov	w8, #0x1                   	// #1
  70:	strb	w8, [sp, #108]
  74:	ldr	x8, [x19, #272]
  78:	ldrb	w8, [x8]
  7c:	strb	w8, [sp, #109]
  80:	b	ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0xec>
  84:	ldr	w8, [x19, #152]
  88:	cmp	w8, #0x1c
  8c:	b.ne	ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0xec>  // b.any
  90:	add	x1, x19, #0xd0
  94:	add	x0, x19, #0x110
  98:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  9c:	ldp	x8, x9, [x19, #184]
  a0:	cmp	x8, x9
  a4:	b.eq	cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0xcc>  // b.none
  a8:	ldr	w8, [x19, #144]
  ac:	add	x0, x19, #0x8
  b0:	cmp	w8, #0x2
  b4:	b.eq	e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0xe0>  // b.none
  b8:	cmp	w8, #0x1
  bc:	b.eq	d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0xd8>  // b.none
  c0:	cbnz	w8, e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0xe4>
  c4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
  c8:	b	e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0xe4>
  cc:	mov	w8, #0x1b                  	// #27
  d0:	str	w8, [x19, #152]
  d4:	b	e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0xe4>
  d8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
  dc:	b	e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0xe4>
  e0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
  e4:	mov	w8, #0x2d01                	// #11521
  e8:	strh	w8, [sp, #108]
  ec:	add	x1, sp, #0x6c
  f0:	add	x2, sp, #0x70
  f4:	mov	x0, x19
  f8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
  fc:	tbnz	w0, #0, ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0xec>
 100:	ldrb	w8, [sp, #108]
 104:	cbz	w8, 1c0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x1c0>
 108:	ldp	x8, x9, [sp, #120]
 10c:	ldrb	w25, [sp, #109]
 110:	add	x24, sp, #0x70
 114:	cmp	x8, x9
 118:	b.eq	130 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x130>  // b.none
 11c:	strb	w25, [x8]
 120:	ldr	x8, [sp, #120]
 124:	orr	x22, x24, #0x8
 128:	add	x8, x8, #0x1
 12c:	b	1bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x1bc>
 130:	ldr	x20, [sp, #112]
 134:	sub	x22, x8, x20
 138:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
 13c:	cmp	x22, x8
 140:	b.eq	364 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x364>  // b.none
 144:	cmp	x22, #0x0
 148:	csinc	x9, x22, xzr, ne  // ne = any
 14c:	adds	x9, x9, x22
 150:	cset	w10, cs  // cs = hs, nlast
 154:	cmp	x9, #0x0
 158:	cset	w11, lt  // lt = tstop
 15c:	orr	w10, w10, w11
 160:	cmp	w10, #0x0
 164:	csel	x21, x8, x9, ne  // ne = any
 168:	cbz	x21, 17c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x17c>
 16c:	mov	x0, x21
 170:	bl	0 <_Znwm>
 174:	mov	x23, x0
 178:	b	180 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x180>
 17c:	mov	x23, xzr
 180:	add	x26, x23, x22
 184:	cmp	x22, #0x1
 188:	strb	w25, [x26]
 18c:	b.lt	1a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x1a0>  // b.tstop
 190:	mov	x0, x23
 194:	mov	x1, x20
 198:	mov	x2, x22
 19c:	bl	0 <memmove>
 1a0:	add	x22, x24, #0x10
 1a4:	add	x24, x26, #0x1
 1a8:	cbz	x20, 1b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x1b4>
 1ac:	mov	x0, x20
 1b0:	bl	0 <_ZdlPv>
 1b4:	add	x8, x23, x21
 1b8:	stp	x23, x24, [sp, #112]
 1bc:	str	x8, [x22]
 1c0:	add	x0, sp, #0x70
 1c4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
 1c8:	ldr	q0, [sp, #112]
 1cc:	ldr	x20, [x19, #256]
 1d0:	ldp	x21, x22, [sp, #144]
 1d4:	ldp	x23, x24, [sp, #176]
 1d8:	str	q0, [sp, #32]
 1dc:	ldr	q0, [sp, #128]
 1e0:	ldp	x25, x26, [sp, #192]
 1e4:	mov	w0, #0x98                  	// #152
 1e8:	stp	xzr, xzr, [sp, #128]
 1ec:	str	q0, [sp, #16]
 1f0:	ldr	q0, [sp, #160]
 1f4:	stp	xzr, xzr, [sp, #112]
 1f8:	stp	xzr, xzr, [sp, #144]
 1fc:	stp	xzr, xzr, [sp, #168]
 200:	str	q0, [sp]
 204:	str	xzr, [sp, #160]
 208:	stp	xzr, xzr, [sp, #184]
 20c:	str	xzr, [sp, #200]
 210:	bl	0 <_Znwm>
 214:	ldr	q0, [sp, #32]
 218:	ldr	x8, [sp, #256]
 21c:	ldr	q2, [sp, #208]
 220:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
 224:	str	q0, [x0]
 228:	ldr	q0, [sp, #16]
 22c:	adrp	x10, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
 230:	stp	x21, x22, [x0, #32]
 234:	stp	x23, x24, [x0, #64]
 238:	str	q0, [x0, #16]
 23c:	ldr	q0, [sp]
 240:	stp	x25, x26, [x0, #80]
 244:	add	x9, x9, #0x0
 248:	add	x10, x10, #0x0
 24c:	str	q0, [x0, #48]
 250:	ldp	q1, q0, [sp, #224]
 254:	str	x8, [x0, #144]
 258:	str	x0, [sp, #48]
 25c:	add	x1, sp, #0x30
 260:	stp	q2, q1, [x0, #96]
 264:	str	q0, [x0, #128]
 268:	mov	x0, x20
 26c:	stp	x10, x9, [sp, #64]
 270:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
 274:	stp	x20, x0, [sp, #80]
 278:	str	x0, [sp, #96]
 27c:	ldr	x9, [x19, #368]
 280:	ldr	x8, [x19, #352]
 284:	sub	x9, x9, #0x18
 288:	cmp	x8, x9
 28c:	b.eq	34c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x34c>  // b.none
 290:	ldr	x9, [sp, #96]
 294:	ldr	q0, [sp, #80]
 298:	str	x9, [x8, #16]
 29c:	str	q0, [x8]
 2a0:	ldr	x8, [x19, #352]
 2a4:	add	x8, x8, #0x18
 2a8:	str	x8, [x19, #352]
 2ac:	ldr	x8, [sp, #64]
 2b0:	cbz	x8, 2c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x2c4>
 2b4:	add	x0, sp, #0x30
 2b8:	add	x1, sp, #0x30
 2bc:	mov	w2, #0x3                   	// #3
 2c0:	blr	x8
 2c4:	ldr	x0, [sp, #184]
 2c8:	cbz	x0, 2d0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x2d0>
 2cc:	bl	0 <_ZdlPv>
 2d0:	ldr	x0, [sp, #160]
 2d4:	cbz	x0, 2dc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x2dc>
 2d8:	bl	0 <_ZdlPv>
 2dc:	ldp	x19, x20, [sp, #136]
 2e0:	cmp	x19, x20
 2e4:	b.ne	32c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x32c>  // b.any
 2e8:	cbz	x19, 2f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x2f4>
 2ec:	mov	x0, x19
 2f0:	bl	0 <_ZdlPv>
 2f4:	ldr	x0, [sp, #112]
 2f8:	cbz	x0, 300 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x300>
 2fc:	bl	0 <_ZdlPv>
 300:	ldp	x20, x19, [sp, #352]
 304:	ldp	x22, x21, [sp, #336]
 308:	ldp	x24, x23, [sp, #320]
 30c:	ldp	x26, x25, [sp, #304]
 310:	ldr	x28, [sp, #288]
 314:	ldp	x29, x30, [sp, #272]
 318:	add	sp, sp, #0x170
 31c:	ret
 320:	add	x19, x19, #0x10
 324:	cmp	x19, x20
 328:	b.eq	340 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x340>  // b.none
 32c:	ldr	x0, [x19], #16
 330:	cmp	x0, x19
 334:	b.eq	320 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x320>  // b.none
 338:	bl	0 <_ZdlPv>
 33c:	b	320 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x320>
 340:	ldr	x19, [sp, #136]
 344:	cbnz	x19, 2ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x2ec>
 348:	b	2f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x2f4>
 34c:	add	x0, x19, #0x130
 350:	add	x1, sp, #0x50
 354:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
 358:	ldr	x8, [sp, #64]
 35c:	cbnz	x8, 2b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x2b4>
 360:	b	2c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x2c4>
 364:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
 368:	add	x0, x0, #0x0
 36c:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	stp	x28, x27, [sp, #16]
   8:	stp	x26, x25, [sp, #32]
   c:	stp	x24, x23, [sp, #48]
  10:	stp	x22, x21, [sp, #64]
  14:	stp	x20, x19, [sp, #80]
  18:	mov	x29, sp
  1c:	sub	sp, sp, #0x1c0
  20:	ldr	x8, [x0, #384]
  24:	sub	x24, x29, #0xa0
  28:	and	w9, w1, #0x1
  2c:	movi	v0.2d, #0x0
  30:	stur	wzr, [x24, #95]
  34:	stp	q0, q0, [x29, #-96]
  38:	stp	q0, q0, [x29, #-128]
  3c:	stp	q0, q0, [x29, #-160]
  40:	sturb	w9, [x29, #-40]
  44:	stp	q0, q0, [x29, #-32]
  48:	stp	x8, x8, [x29, #-56]
  4c:	sturh	wzr, [x29, #-164]
  50:	ldrb	w8, [x0]
  54:	mov	x19, x0
  58:	tbnz	w8, #4, e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0xe8>
  5c:	mov	x0, x19
  60:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
  64:	tbz	w0, #0, 80 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x80>
  68:	mov	w8, #0x1                   	// #1
  6c:	sturb	w8, [x29, #-164]
  70:	ldr	x8, [x19, #272]
  74:	ldrb	w8, [x8]
  78:	sturb	w8, [x29, #-163]
  7c:	b	e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0xe8>
  80:	ldr	w8, [x19, #152]
  84:	cmp	w8, #0x1c
  88:	b.ne	e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0xe8>  // b.any
  8c:	add	x1, x19, #0xd0
  90:	add	x0, x19, #0x110
  94:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  98:	ldp	x8, x9, [x19, #184]
  9c:	cmp	x8, x9
  a0:	b.eq	c8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0xc8>  // b.none
  a4:	ldr	w8, [x19, #144]
  a8:	add	x0, x19, #0x8
  ac:	cmp	w8, #0x2
  b0:	b.eq	dc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0xdc>  // b.none
  b4:	cmp	w8, #0x1
  b8:	b.eq	d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0xd4>  // b.none
  bc:	cbnz	w8, e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0xe0>
  c0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
  c4:	b	e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0xe0>
  c8:	mov	w8, #0x1b                  	// #27
  cc:	str	w8, [x19, #152]
  d0:	b	e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0xe0>
  d4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
  d8:	b	e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0xe0>
  dc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
  e0:	mov	w8, #0x2d01                	// #11521
  e4:	sturh	w8, [x29, #-164]
  e8:	sub	x1, x29, #0xa4
  ec:	sub	x2, x29, #0xa0
  f0:	mov	x0, x19
  f4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
  f8:	tbnz	w0, #0, e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0xe8>
  fc:	ldurb	w8, [x29, #-164]
 100:	cbz	w8, 1bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x1bc>
 104:	ldp	x8, x9, [x29, #-152]
 108:	ldurb	w26, [x29, #-163]
 10c:	sub	x25, x29, #0xa0
 110:	cmp	x8, x9
 114:	b.eq	12c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x12c>  // b.none
 118:	strb	w26, [x8]
 11c:	ldur	x8, [x29, #-152]
 120:	orr	x22, x25, #0x8
 124:	add	x8, x8, #0x1
 128:	b	1b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x1b8>
 12c:	ldur	x20, [x29, #-160]
 130:	sub	x22, x8, x20
 134:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
 138:	cmp	x22, x8
 13c:	b.eq	33c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x33c>  // b.none
 140:	cmp	x22, #0x0
 144:	csinc	x9, x22, xzr, ne  // ne = any
 148:	adds	x9, x9, x22
 14c:	cset	w10, cs  // cs = hs, nlast
 150:	cmp	x9, #0x0
 154:	cset	w11, lt  // lt = tstop
 158:	orr	w10, w10, w11
 15c:	cmp	w10, #0x0
 160:	csel	x21, x8, x9, ne  // ne = any
 164:	cbz	x21, 178 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x178>
 168:	mov	x0, x21
 16c:	bl	0 <_Znwm>
 170:	mov	x23, x0
 174:	b	17c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x17c>
 178:	mov	x23, xzr
 17c:	add	x27, x23, x22
 180:	cmp	x22, #0x1
 184:	strb	w26, [x27]
 188:	b.lt	19c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x19c>  // b.tstop
 18c:	mov	x0, x23
 190:	mov	x1, x20
 194:	mov	x2, x22
 198:	bl	0 <memmove>
 19c:	add	x22, x25, #0x10
 1a0:	add	x25, x27, #0x1
 1a4:	cbz	x20, 1b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x1b0>
 1a8:	mov	x0, x20
 1ac:	bl	0 <_ZdlPv>
 1b0:	add	x8, x23, x21
 1b4:	stp	x23, x25, [x29, #-160]
 1b8:	str	x8, [x22]
 1bc:	sub	x0, x29, #0xa0
 1c0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
 1c4:	ldur	q0, [x29, #-160]
 1c8:	ldr	x20, [x19, #256]
 1cc:	stp	xzr, xzr, [x29, #-160]
 1d0:	ldur	x21, [x29, #-144]
 1d4:	str	q0, [sp, #48]
 1d8:	ldur	q0, [x29, #-112]
 1dc:	ldur	x22, [x29, #-120]
 1e0:	ldp	q2, q3, [x29, #-32]
 1e4:	ldur	x23, [x29, #-96]
 1e8:	str	q0, [sp, #32]
 1ec:	ldur	q0, [x24, #24]
 1f0:	stp	xzr, xzr, [x29, #-128]
 1f4:	stp	xzr, xzr, [x29, #-144]
 1f8:	stp	xzr, xzr, [x29, #-112]
 1fc:	str	q0, [sp]
 200:	ldur	q0, [x24, #72]
 204:	ldur	x25, [x29, #-72]
 208:	mov	w0, #0xa0                  	// #160
 20c:	stp	xzr, xzr, [x29, #-80]
 210:	str	q0, [sp, #16]
 214:	ldp	q0, q1, [x29, #-64]
 218:	stp	xzr, xzr, [x29, #-96]
 21c:	stp	q2, q3, [sp, #192]
 220:	stp	q0, q1, [sp, #160]
 224:	bl	0 <_Znwm>
 228:	ldr	q0, [sp, #48]
 22c:	ldp	q3, q2, [x29, #-64]
 230:	adrp	x8, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
 234:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
 238:	str	q0, [x0]
 23c:	ldr	q0, [sp]
 240:	str	x21, [x0, #16]
 244:	str	x22, [x0, #40]
 248:	str	x23, [x0, #64]
 24c:	stur	q0, [x0, #24]
 250:	ldr	q0, [sp, #32]
 254:	str	x25, [x0, #88]
 258:	add	x8, x8, #0x0
 25c:	add	x9, x9, #0x0
 260:	str	q0, [x0, #48]
 264:	ldr	q0, [sp, #16]
 268:	stp	q3, q2, [x0, #96]
 26c:	str	x0, [sp, #224]
 270:	add	x1, sp, #0xe0
 274:	stur	q0, [x0, #72]
 278:	ldp	q1, q0, [x29, #-32]
 27c:	stp	xzr, xzr, [sp, #64]
 280:	stp	xzr, xzr, [sp, #80]
 284:	stp	xzr, xzr, [sp, #96]
 288:	stp	q1, q0, [x0, #128]
 28c:	mov	x0, x20
 290:	stp	xzr, xzr, [sp, #112]
 294:	stp	xzr, xzr, [sp, #128]
 298:	stp	xzr, xzr, [sp, #144]
 29c:	stp	x9, x8, [sp, #240]
 2a0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
 2a4:	stp	x20, x0, [x29, #-192]
 2a8:	stur	x0, [x29, #-176]
 2ac:	ldr	x9, [x19, #368]
 2b0:	ldr	x8, [x19, #352]
 2b4:	sub	x9, x9, #0x18
 2b8:	cmp	x8, x9
 2bc:	b.eq	324 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x324>  // b.none
 2c0:	ldur	x9, [x29, #-176]
 2c4:	ldur	q0, [x29, #-192]
 2c8:	str	x9, [x8, #16]
 2cc:	str	q0, [x8]
 2d0:	ldr	x8, [x19, #352]
 2d4:	add	x8, x8, #0x18
 2d8:	str	x8, [x19, #352]
 2dc:	ldr	x8, [sp, #240]
 2e0:	cbz	x8, 2f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x2f4>
 2e4:	add	x0, sp, #0xe0
 2e8:	add	x1, sp, #0xe0
 2ec:	mov	w2, #0x3                   	// #3
 2f0:	blr	x8
 2f4:	add	x0, sp, #0x40
 2f8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
 2fc:	sub	x0, x29, #0xa0
 300:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
 304:	add	sp, sp, #0x1c0
 308:	ldp	x20, x19, [sp, #80]
 30c:	ldp	x22, x21, [sp, #64]
 310:	ldp	x24, x23, [sp, #48]
 314:	ldp	x26, x25, [sp, #32]
 318:	ldp	x28, x27, [sp, #16]
 31c:	ldp	x29, x30, [sp], #96
 320:	ret
 324:	add	x0, x19, #0x130
 328:	sub	x1, x29, #0xc0
 32c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
 330:	ldr	x8, [sp, #240]
 334:	cbnz	x8, 2e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x2e4>
 338:	b	2f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x2f4>
 33c:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
 340:	add	x0, x0, #0x0
 344:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>:
   0:	sub	sp, sp, #0x170
   4:	stp	x29, x30, [sp, #272]
   8:	str	x28, [sp, #288]
   c:	stp	x26, x25, [sp, #304]
  10:	stp	x24, x23, [sp, #320]
  14:	stp	x22, x21, [sp, #336]
  18:	stp	x20, x19, [sp, #352]
  1c:	add	x29, sp, #0x110
  20:	ldr	x8, [x0, #384]
  24:	and	w9, w1, #0x1
  28:	movi	v0.2d, #0x0
  2c:	stur	wzr, [sp, #207]
  30:	stp	q0, q0, [sp, #176]
  34:	stp	q0, q0, [sp, #144]
  38:	stp	q0, q0, [sp, #112]
  3c:	strb	w9, [sp, #232]
  40:	stp	q0, q0, [sp, #240]
  44:	stp	x8, x8, [sp, #216]
  48:	strh	wzr, [x29, #28]
  4c:	ldrb	w8, [x0]
  50:	mov	x19, x0
  54:	tbnz	w8, #4, e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0xe4>
  58:	mov	x0, x19
  5c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
  60:	tbz	w0, #0, 7c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x7c>
  64:	mov	w8, #0x1                   	// #1
  68:	strb	w8, [x29, #28]
  6c:	ldr	x8, [x19, #272]
  70:	ldrb	w8, [x8]
  74:	strb	w8, [x29, #29]
  78:	b	e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0xe4>
  7c:	ldr	w8, [x19, #152]
  80:	cmp	w8, #0x1c
  84:	b.ne	e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0xe4>  // b.any
  88:	add	x1, x19, #0xd0
  8c:	add	x0, x19, #0x110
  90:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  94:	ldp	x8, x9, [x19, #184]
  98:	cmp	x8, x9
  9c:	b.eq	c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0xc4>  // b.none
  a0:	ldr	w8, [x19, #144]
  a4:	add	x0, x19, #0x8
  a8:	cmp	w8, #0x2
  ac:	b.eq	d0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0xd0>  // b.none
  b0:	cmp	w8, #0x1
  b4:	b.eq	d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0xd8>  // b.none
  b8:	cbnz	w8, dc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0xdc>
  bc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
  c0:	b	dc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0xdc>
  c4:	mov	w8, #0x1b                  	// #27
  c8:	str	w8, [x19, #152]
  cc:	b	dc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0xdc>
  d0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
  d4:	b	dc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0xdc>
  d8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
  dc:	mov	w8, #0x2d01                	// #11521
  e0:	strh	w8, [x29, #28]
  e4:	add	x1, x29, #0x1c
  e8:	add	x2, sp, #0x70
  ec:	mov	x0, x19
  f0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
  f4:	tbnz	w0, #0, e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0xe4>
  f8:	ldrb	w8, [x29, #28]
  fc:	cbz	w8, 10c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x10c>
 100:	ldrb	w1, [x29, #29]
 104:	add	x0, sp, #0x70
 108:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
 10c:	add	x0, sp, #0x70
 110:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
 114:	ldr	q0, [sp, #112]
 118:	ldr	x20, [x19, #256]
 11c:	ldp	x21, x22, [sp, #144]
 120:	ldp	x23, x24, [sp, #176]
 124:	str	q0, [sp, #32]
 128:	ldr	q0, [sp, #128]
 12c:	ldp	x25, x26, [sp, #192]
 130:	mov	w0, #0xa0                  	// #160
 134:	stp	xzr, xzr, [sp, #128]
 138:	str	q0, [sp, #16]
 13c:	ldr	q0, [sp, #160]
 140:	stp	xzr, xzr, [sp, #112]
 144:	stp	xzr, xzr, [sp, #144]
 148:	stp	xzr, xzr, [sp, #168]
 14c:	str	q0, [sp]
 150:	str	xzr, [sp, #160]
 154:	stp	xzr, xzr, [sp, #184]
 158:	str	xzr, [sp, #200]
 15c:	bl	0 <_Znwm>
 160:	ldr	q0, [sp, #32]
 164:	ldp	q3, q2, [sp, #208]
 168:	adrp	x8, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
 16c:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
 170:	str	q0, [x0]
 174:	ldr	q0, [sp, #16]
 178:	stp	x21, x22, [x0, #32]
 17c:	stp	x23, x24, [x0, #64]
 180:	stp	x25, x26, [x0, #80]
 184:	str	q0, [x0, #16]
 188:	ldr	q0, [sp]
 18c:	add	x8, x8, #0x0
 190:	add	x9, x9, #0x0
 194:	stp	q3, q2, [x0, #96]
 198:	str	q0, [x0, #48]
 19c:	ldp	q0, q1, [sp, #240]
 1a0:	str	x0, [sp, #56]
 1a4:	add	x1, sp, #0x38
 1a8:	stp	x9, x8, [sp, #72]
 1ac:	stp	q0, q1, [x0, #128]
 1b0:	mov	x0, x20
 1b4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
 1b8:	stp	x20, x0, [sp, #88]
 1bc:	str	x0, [sp, #104]
 1c0:	ldr	x9, [x19, #368]
 1c4:	ldr	x8, [x19, #352]
 1c8:	sub	x9, x9, #0x18
 1cc:	cmp	x8, x9
 1d0:	b.eq	290 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x290>  // b.none
 1d4:	ldr	x9, [sp, #104]
 1d8:	ldur	q0, [sp, #88]
 1dc:	str	x9, [x8, #16]
 1e0:	str	q0, [x8]
 1e4:	ldr	x8, [x19, #352]
 1e8:	add	x8, x8, #0x18
 1ec:	str	x8, [x19, #352]
 1f0:	ldr	x8, [sp, #72]
 1f4:	cbz	x8, 208 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x208>
 1f8:	add	x0, sp, #0x38
 1fc:	add	x1, sp, #0x38
 200:	mov	w2, #0x3                   	// #3
 204:	blr	x8
 208:	ldr	x0, [sp, #184]
 20c:	cbz	x0, 214 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x214>
 210:	bl	0 <_ZdlPv>
 214:	ldr	x0, [sp, #160]
 218:	cbz	x0, 220 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x220>
 21c:	bl	0 <_ZdlPv>
 220:	ldp	x19, x20, [sp, #136]
 224:	cmp	x19, x20
 228:	b.ne	270 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x270>  // b.any
 22c:	cbz	x19, 238 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x238>
 230:	mov	x0, x19
 234:	bl	0 <_ZdlPv>
 238:	ldr	x0, [sp, #112]
 23c:	cbz	x0, 244 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x244>
 240:	bl	0 <_ZdlPv>
 244:	ldp	x20, x19, [sp, #352]
 248:	ldp	x22, x21, [sp, #336]
 24c:	ldp	x24, x23, [sp, #320]
 250:	ldp	x26, x25, [sp, #304]
 254:	ldr	x28, [sp, #288]
 258:	ldp	x29, x30, [sp, #272]
 25c:	add	sp, sp, #0x170
 260:	ret
 264:	add	x19, x19, #0x10
 268:	cmp	x19, x20
 26c:	b.eq	284 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x284>  // b.none
 270:	ldr	x0, [x19], #16
 274:	cmp	x0, x19
 278:	b.eq	264 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x264>  // b.none
 27c:	bl	0 <_ZdlPv>
 280:	b	264 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x264>
 284:	ldr	x19, [sp, #136]
 288:	cbnz	x19, 230 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x230>
 28c:	b	238 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x238>
 290:	add	x0, x19, #0x130
 294:	add	x1, sp, #0x58
 298:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
 29c:	ldr	x8, [sp, #72]
 2a0:	cbnz	x8, 1f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x1f8>
 2a4:	b	208 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x208>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x28, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	sub	sp, sp, #0x1c0
  1c:	ldr	x8, [x0, #384]
  20:	sub	x21, x29, #0xa0
  24:	and	w9, w1, #0x1
  28:	movi	v0.2d, #0x0
  2c:	stur	wzr, [x21, #95]
  30:	stp	q0, q0, [x29, #-96]
  34:	stp	q0, q0, [x29, #-128]
  38:	stp	q0, q0, [x29, #-160]
  3c:	sturb	w9, [x29, #-40]
  40:	stp	q0, q0, [x29, #-32]
  44:	stp	x8, x8, [x29, #-56]
  48:	sturh	wzr, [x29, #-164]
  4c:	ldrb	w8, [x0]
  50:	mov	x19, x0
  54:	tbnz	w8, #4, e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0xe4>
  58:	mov	x0, x19
  5c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
  60:	tbz	w0, #0, 7c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x7c>
  64:	mov	w8, #0x1                   	// #1
  68:	sturb	w8, [x29, #-164]
  6c:	ldr	x8, [x19, #272]
  70:	ldrb	w8, [x8]
  74:	sturb	w8, [x29, #-163]
  78:	b	e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0xe4>
  7c:	ldr	w8, [x19, #152]
  80:	cmp	w8, #0x1c
  84:	b.ne	e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0xe4>  // b.any
  88:	add	x1, x19, #0xd0
  8c:	add	x0, x19, #0x110
  90:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  94:	ldp	x8, x9, [x19, #184]
  98:	cmp	x8, x9
  9c:	b.eq	c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0xc4>  // b.none
  a0:	ldr	w8, [x19, #144]
  a4:	add	x0, x19, #0x8
  a8:	cmp	w8, #0x2
  ac:	b.eq	d0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0xd0>  // b.none
  b0:	cmp	w8, #0x1
  b4:	b.eq	d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0xd8>  // b.none
  b8:	cbnz	w8, dc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0xdc>
  bc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
  c0:	b	dc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0xdc>
  c4:	mov	w8, #0x1b                  	// #27
  c8:	str	w8, [x19, #152]
  cc:	b	dc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0xdc>
  d0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
  d4:	b	dc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0xdc>
  d8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
  dc:	mov	w8, #0x2d01                	// #11521
  e0:	sturh	w8, [x29, #-164]
  e4:	sub	x1, x29, #0xa4
  e8:	sub	x2, x29, #0xa0
  ec:	mov	x0, x19
  f0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
  f4:	tbnz	w0, #0, e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0xe4>
  f8:	ldurb	w8, [x29, #-164]
  fc:	cbz	w8, 10c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x10c>
 100:	ldurb	w1, [x29, #-163]
 104:	sub	x0, x29, #0xa0
 108:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
 10c:	sub	x0, x29, #0xa0
 110:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
 114:	ldur	q0, [x29, #-160]
 118:	ldr	x20, [x19, #256]
 11c:	stp	xzr, xzr, [x29, #-160]
 120:	ldur	x22, [x29, #-144]
 124:	str	q0, [sp, #48]
 128:	ldur	q0, [x29, #-112]
 12c:	ldur	x23, [x29, #-120]
 130:	ldp	q2, q3, [x29, #-32]
 134:	ldur	x24, [x29, #-96]
 138:	str	q0, [sp, #32]
 13c:	ldur	q0, [x21, #24]
 140:	stp	xzr, xzr, [x29, #-128]
 144:	stp	xzr, xzr, [x29, #-144]
 148:	stp	xzr, xzr, [x29, #-112]
 14c:	str	q0, [sp]
 150:	ldur	q0, [x21, #72]
 154:	ldur	x25, [x29, #-72]
 158:	mov	w0, #0xa0                  	// #160
 15c:	stp	xzr, xzr, [x29, #-80]
 160:	str	q0, [sp, #16]
 164:	ldp	q0, q1, [x29, #-64]
 168:	stp	xzr, xzr, [x29, #-96]
 16c:	stp	q2, q3, [sp, #192]
 170:	stp	q0, q1, [sp, #160]
 174:	bl	0 <_Znwm>
 178:	ldr	q0, [sp, #48]
 17c:	ldp	q3, q2, [x29, #-64]
 180:	adrp	x8, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
 184:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
 188:	str	q0, [x0]
 18c:	ldr	q0, [sp]
 190:	str	x22, [x0, #16]
 194:	str	x23, [x0, #40]
 198:	str	x24, [x0, #64]
 19c:	stur	q0, [x0, #24]
 1a0:	ldr	q0, [sp, #32]
 1a4:	str	x25, [x0, #88]
 1a8:	add	x8, x8, #0x0
 1ac:	add	x9, x9, #0x0
 1b0:	str	q0, [x0, #48]
 1b4:	ldr	q0, [sp, #16]
 1b8:	stp	q3, q2, [x0, #96]
 1bc:	str	x0, [sp, #224]
 1c0:	add	x1, sp, #0xe0
 1c4:	stur	q0, [x0, #72]
 1c8:	ldp	q1, q0, [x29, #-32]
 1cc:	stp	xzr, xzr, [sp, #64]
 1d0:	stp	xzr, xzr, [sp, #80]
 1d4:	stp	xzr, xzr, [sp, #96]
 1d8:	stp	q1, q0, [x0, #128]
 1dc:	mov	x0, x20
 1e0:	stp	xzr, xzr, [sp, #112]
 1e4:	stp	xzr, xzr, [sp, #128]
 1e8:	stp	xzr, xzr, [sp, #144]
 1ec:	stp	x9, x8, [sp, #240]
 1f0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
 1f4:	stp	x20, x0, [x29, #-192]
 1f8:	stur	x0, [x29, #-176]
 1fc:	ldr	x9, [x19, #368]
 200:	ldr	x8, [x19, #352]
 204:	sub	x9, x9, #0x18
 208:	cmp	x8, x9
 20c:	b.eq	270 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x270>  // b.none
 210:	ldur	x9, [x29, #-176]
 214:	ldur	q0, [x29, #-192]
 218:	str	x9, [x8, #16]
 21c:	str	q0, [x8]
 220:	ldr	x8, [x19, #352]
 224:	add	x8, x8, #0x18
 228:	str	x8, [x19, #352]
 22c:	ldr	x8, [sp, #240]
 230:	cbz	x8, 244 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x244>
 234:	add	x0, sp, #0xe0
 238:	add	x1, sp, #0xe0
 23c:	mov	w2, #0x3                   	// #3
 240:	blr	x8
 244:	add	x0, sp, #0x40
 248:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
 24c:	sub	x0, x29, #0xa0
 250:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
 254:	add	sp, sp, #0x1c0
 258:	ldp	x20, x19, [sp, #64]
 25c:	ldp	x22, x21, [sp, #48]
 260:	ldp	x24, x23, [sp, #32]
 264:	ldp	x28, x25, [sp, #16]
 268:	ldp	x29, x30, [sp], #80
 26c:	ret
 270:	add	x0, x19, #0x130
 274:	sub	x1, x29, #0xc0
 278:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
 27c:	ldr	x8, [sp, #240]
 280:	cbnz	x8, 234 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x234>
 284:	b	244 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x244>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #32]
   8:	stp	x28, x27, [sp, #48]
   c:	stp	x26, x25, [sp, #64]
  10:	stp	x24, x23, [sp, #80]
  14:	stp	x22, x21, [sp, #96]
  18:	stp	x20, x19, [sp, #112]
  1c:	add	x29, sp, #0x20
  20:	ldr	w8, [x0, #152]
  24:	mov	x19, x2
  28:	mov	x20, x1
  2c:	mov	x21, x0
  30:	sub	w8, w8, #0xb
  34:	cmp	w8, #0x6
  38:	add	x22, x0, #0x8
  3c:	b.hi	164 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x164>  // b.pmore
  40:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  44:	add	x9, x9, #0x0
  48:	adr	x10, 58 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x58>
  4c:	ldrb	w11, [x9, x8]
  50:	add	x10, x10, x11, lsl #2
  54:	br	x10
  58:	add	x1, x21, #0xd0
  5c:	add	x0, x21, #0x110
  60:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  64:	ldp	x8, x9, [x21, #184]
  68:	cmp	x8, x9
  6c:	b.eq	20c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x20c>  // b.none
  70:	ldr	w8, [x21, #144]
  74:	cmp	w8, #0x2
  78:	b.eq	3dc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3dc>  // b.none
  7c:	cmp	w8, #0x1
  80:	b.eq	340 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x340>  // b.none
  84:	cbnz	w8, 90 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x90>
  88:	mov	x0, x22
  8c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  90:	mov	w0, wzr
  94:	b	71c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x71c>
  98:	add	x23, x21, #0x110
  9c:	add	x1, x21, #0xd0
  a0:	mov	x0, x23
  a4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  a8:	ldp	x8, x9, [x21, #184]
  ac:	cmp	x8, x9
  b0:	b.eq	200 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x200>  // b.none
  b4:	ldr	w8, [x21, #144]
  b8:	cmp	w8, #0x2
  bc:	b.eq	29c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x29c>  // b.none
  c0:	cmp	w8, #0x1
  c4:	b.eq	290 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x290>  // b.none
  c8:	cbnz	w8, 2a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2a4>
  cc:	mov	x0, x22
  d0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  d4:	b	2a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2a4>
  d8:	add	x1, x21, #0xd0
  dc:	add	x0, x21, #0x110
  e0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  e4:	ldp	x8, x9, [x21, #184]
  e8:	cmp	x8, x9
  ec:	b.eq	21c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x21c>  // b.none
  f0:	ldr	w8, [x21, #144]
  f4:	cmp	w8, #0x2
  f8:	b.eq	3ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3ec>  // b.none
  fc:	cmp	w8, #0x1
 100:	b.eq	350 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x350>  // b.none
 104:	cbnz	w8, 358 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x358>
 108:	mov	x0, x22
 10c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 110:	ldrb	w8, [x20]
 114:	cbnz	w8, 360 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x360>
 118:	b	5e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5e0>
 11c:	add	x23, x21, #0x110
 120:	add	x1, x21, #0xd0
 124:	mov	x0, x23
 128:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 12c:	ldp	x8, x9, [x21, #184]
 130:	cmp	x8, x9
 134:	b.eq	230 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x230>  // b.none
 138:	ldr	w8, [x21, #144]
 13c:	cmp	w8, #0x2
 140:	b.eq	48c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x48c>  // b.none
 144:	cmp	w8, #0x1
 148:	b.eq	400 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x400>  // b.none
 14c:	cbnz	w8, 408 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x408>
 150:	mov	x0, x22
 154:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 158:	ldrb	w8, [x20]
 15c:	cbnz	w8, 410 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x410>
 160:	b	664 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x664>
 164:	mov	x0, x21
 168:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 16c:	tbz	w0, #0, 1a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x1a8>
 170:	ldr	x8, [x21, #272]
 174:	ldrb	w9, [x20]
 178:	ldrb	w25, [x8]
 17c:	cbz	w9, 280 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x280>
 180:	ldp	x8, x9, [x19, #8]
 184:	ldrb	w26, [x20, #1]
 188:	cmp	x8, x9
 18c:	b.eq	538 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x538>  // b.none
 190:	strb	w26, [x8]
 194:	ldr	x8, [x19, #8]
 198:	add	x8, x8, #0x1
 19c:	str	x8, [x19, #8]
 1a0:	strb	w25, [x20, #1]
 1a4:	b	718 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x718>
 1a8:	ldr	w8, [x21, #152]
 1ac:	cmp	w8, #0xe
 1b0:	b.eq	244 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x244>  // b.none
 1b4:	cmp	w8, #0x1c
 1b8:	b.ne	bf0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xbf0>  // b.any
 1bc:	add	x23, x21, #0xd0
 1c0:	add	x24, x21, #0x110
 1c4:	mov	x0, x24
 1c8:	mov	x1, x23
 1cc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 1d0:	ldp	x8, x9, [x21, #184]
 1d4:	cmp	x8, x9
 1d8:	b.eq	584 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x584>  // b.none
 1dc:	ldr	w8, [x21, #144]
 1e0:	cmp	w8, #0x2
 1e4:	b.eq	790 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x790>  // b.none
 1e8:	cmp	w8, #0x1
 1ec:	b.eq	784 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x784>  // b.none
 1f0:	cbnz	w8, 798 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x798>
 1f4:	mov	x0, x22
 1f8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 1fc:	b	798 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x798>
 200:	mov	w8, #0x1b                  	// #27
 204:	str	w8, [x21, #152]
 208:	b	2a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2a4>
 20c:	mov	w8, #0x1b                  	// #27
 210:	mov	w0, wzr
 214:	str	w8, [x21, #152]
 218:	b	71c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x71c>
 21c:	mov	w8, #0x1b                  	// #27
 220:	str	w8, [x21, #152]
 224:	ldrb	w8, [x20]
 228:	cbnz	w8, 360 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x360>
 22c:	b	5e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5e0>
 230:	mov	w8, #0x1b                  	// #27
 234:	str	w8, [x21, #152]
 238:	ldrb	w8, [x20]
 23c:	cbnz	w8, 410 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x410>
 240:	b	664 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x664>
 244:	add	x1, x21, #0xd0
 248:	add	x0, x21, #0x110
 24c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 250:	ldp	x8, x9, [x21, #184]
 254:	cmp	x8, x9
 258:	b.eq	590 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x590>  // b.none
 25c:	ldr	w8, [x21, #144]
 260:	cmp	w8, #0x2
 264:	b.eq	880 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x880>  // b.none
 268:	cmp	w8, #0x1
 26c:	b.eq	874 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x874>  // b.none
 270:	cbnz	w8, 888 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x888>
 274:	mov	x0, x22
 278:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 27c:	b	888 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x888>
 280:	mov	w8, #0x1                   	// #1
 284:	strb	w8, [x20]
 288:	strb	w25, [x20, #1]
 28c:	b	718 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x718>
 290:	mov	x0, x22
 294:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 298:	b	2a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2a4>
 29c:	mov	x0, x22
 2a0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 2a4:	mov	x8, sp
 2a8:	mov	x0, x19
 2ac:	mov	x1, x23
 2b0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 2b4:	ldr	x8, [sp, #8]
 2b8:	cmp	x8, #0x1
 2bc:	b.ne	2f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2f8>  // b.any
 2c0:	ldr	x8, [sp]
 2c4:	ldrb	w9, [x20]
 2c8:	ldrb	w25, [x8]
 2cc:	cbz	w9, 330 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x330>
 2d0:	ldp	x8, x9, [x19, #8]
 2d4:	ldrb	w26, [x20, #1]
 2d8:	cmp	x8, x9
 2dc:	b.eq	4a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4a0>  // b.none
 2e0:	strb	w26, [x8]
 2e4:	ldr	x8, [x19, #8]
 2e8:	add	x8, x8, #0x1
 2ec:	str	x8, [x19, #8]
 2f0:	strb	w25, [x20, #1]
 2f4:	b	700 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x700>
 2f8:	ldrb	w8, [x20]
 2fc:	cbz	w8, 700 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x700>
 300:	mov	x8, x19
 304:	ldrb	w26, [x20, #1]
 308:	ldr	x9, [x8, #8]!
 30c:	mov	x25, x8
 310:	ldr	x10, [x25, #8]!
 314:	cmp	x9, x10
 318:	b.eq	4ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4ec>  // b.none
 31c:	strb	w26, [x9]
 320:	ldr	x9, [x8]
 324:	mov	x25, x8
 328:	add	x9, x9, #0x1
 32c:	b	6f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6f8>
 330:	mov	w8, #0x1                   	// #1
 334:	strb	w8, [x20]
 338:	strb	w25, [x20, #1]
 33c:	b	700 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x700>
 340:	mov	x0, x22
 344:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 348:	mov	w0, wzr
 34c:	b	71c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x71c>
 350:	mov	x0, x22
 354:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 358:	ldrb	w8, [x20]
 35c:	cbz	w8, 5e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5e0>
 360:	mov	x8, x19
 364:	ldrb	w27, [x20, #1]
 368:	ldr	x9, [x8, #8]!
 36c:	mov	x26, x8
 370:	ldr	x10, [x26, #8]!
 374:	cmp	x9, x10
 378:	b.eq	390 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x390>  // b.none
 37c:	strb	w27, [x9]
 380:	ldr	x9, [x8]
 384:	mov	x26, x8
 388:	add	x9, x9, #0x1
 38c:	b	5d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5d8>
 390:	ldr	x22, [x19]
 394:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
 398:	sub	x24, x9, x22
 39c:	cmp	x24, x8
 3a0:	b.eq	bf4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xbf4>  // b.none
 3a4:	cmp	x24, #0x0
 3a8:	csinc	x9, x24, xzr, ne  // ne = any
 3ac:	adds	x9, x9, x24
 3b0:	cset	w10, cs  // cs = hs, nlast
 3b4:	cmp	x9, #0x0
 3b8:	cset	w11, lt  // lt = tstop
 3bc:	orr	w10, w10, w11
 3c0:	cmp	w10, #0x0
 3c4:	csel	x23, x8, x9, ne  // ne = any
 3c8:	cbz	x23, 59c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x59c>
 3cc:	mov	x0, x23
 3d0:	bl	0 <_Znwm>
 3d4:	mov	x25, x0
 3d8:	b	5a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5a0>
 3dc:	mov	x0, x22
 3e0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 3e4:	mov	w0, wzr
 3e8:	b	71c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x71c>
 3ec:	mov	x0, x22
 3f0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 3f4:	ldrb	w8, [x20]
 3f8:	cbnz	w8, 360 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x360>
 3fc:	b	5e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5e0>
 400:	mov	x0, x22
 404:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 408:	ldrb	w8, [x20]
 40c:	cbz	w8, 664 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x664>
 410:	mov	x8, x19
 414:	ldrb	w27, [x20, #1]
 418:	ldr	x9, [x8, #8]!
 41c:	mov	x26, x8
 420:	ldr	x10, [x26, #8]!
 424:	cmp	x9, x10
 428:	b.eq	440 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x440>  // b.none
 42c:	strb	w27, [x9]
 430:	ldr	x9, [x8]
 434:	mov	x26, x8
 438:	add	x9, x9, #0x1
 43c:	b	65c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x65c>
 440:	ldr	x21, [x19]
 444:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
 448:	sub	x24, x9, x21
 44c:	cmp	x24, x8
 450:	b.eq	bf4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xbf4>  // b.none
 454:	cmp	x24, #0x0
 458:	csinc	x9, x24, xzr, ne  // ne = any
 45c:	adds	x9, x9, x24
 460:	cset	w10, cs  // cs = hs, nlast
 464:	cmp	x9, #0x0
 468:	cset	w11, lt  // lt = tstop
 46c:	orr	w10, w10, w11
 470:	cmp	w10, #0x0
 474:	csel	x22, x8, x9, ne  // ne = any
 478:	cbz	x22, 620 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x620>
 47c:	mov	x0, x22
 480:	bl	0 <_Znwm>
 484:	mov	x25, x0
 488:	b	624 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x624>
 48c:	mov	x0, x22
 490:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 494:	ldrb	w8, [x20]
 498:	cbnz	w8, 410 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x410>
 49c:	b	664 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x664>
 4a0:	ldr	x21, [x19]
 4a4:	sub	x23, x8, x21
 4a8:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
 4ac:	cmp	x23, x8
 4b0:	b.eq	bf4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xbf4>  // b.none
 4b4:	cmp	x23, #0x0
 4b8:	csinc	x9, x23, xzr, ne  // ne = any
 4bc:	adds	x9, x9, x23
 4c0:	cset	w10, cs  // cs = hs, nlast
 4c4:	cmp	x9, #0x0
 4c8:	cset	w11, lt  // lt = tstop
 4cc:	orr	w10, w10, w11
 4d0:	cmp	w10, #0x0
 4d4:	csel	x22, x8, x9, ne  // ne = any
 4d8:	cbz	x22, 674 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x674>
 4dc:	mov	x0, x22
 4e0:	bl	0 <_Znwm>
 4e4:	mov	x24, x0
 4e8:	b	678 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x678>
 4ec:	ldr	x21, [x19]
 4f0:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
 4f4:	sub	x23, x9, x21
 4f8:	cmp	x23, x8
 4fc:	b.eq	bf4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xbf4>  // b.none
 500:	cmp	x23, #0x0
 504:	csinc	x9, x23, xzr, ne  // ne = any
 508:	adds	x9, x9, x23
 50c:	cset	w10, cs  // cs = hs, nlast
 510:	cmp	x9, #0x0
 514:	cset	w11, lt  // lt = tstop
 518:	orr	w10, w10, w11
 51c:	cmp	w10, #0x0
 520:	csel	x22, x8, x9, ne  // ne = any
 524:	cbz	x22, 6bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6bc>
 528:	mov	x0, x22
 52c:	bl	0 <_Znwm>
 530:	mov	x24, x0
 534:	b	6c0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6c0>
 538:	ldr	x21, [x19]
 53c:	sub	x23, x8, x21
 540:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
 544:	cmp	x23, x8
 548:	b.eq	bf4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xbf4>  // b.none
 54c:	cmp	x23, #0x0
 550:	csinc	x9, x23, xzr, ne  // ne = any
 554:	adds	x9, x9, x23
 558:	cset	w10, cs  // cs = hs, nlast
 55c:	cmp	x9, #0x0
 560:	cset	w11, lt  // lt = tstop
 564:	orr	w10, w10, w11
 568:	cmp	w10, #0x0
 56c:	csel	x22, x8, x9, ne  // ne = any
 570:	cbz	x22, 73c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x73c>
 574:	mov	x0, x22
 578:	bl	0 <_Znwm>
 57c:	mov	x24, x0
 580:	b	740 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x740>
 584:	mov	w8, #0x1b                  	// #27
 588:	str	w8, [x21, #152]
 58c:	b	798 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x798>
 590:	mov	w8, #0x1b                  	// #27
 594:	str	w8, [x21, #152]
 598:	b	888 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x888>
 59c:	mov	x25, xzr
 5a0:	add	x28, x25, x24
 5a4:	cmp	x24, #0x1
 5a8:	strb	w27, [x28]
 5ac:	b.lt	5c0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5c0>  // b.tstop
 5b0:	mov	x0, x25
 5b4:	mov	x1, x22
 5b8:	mov	x2, x24
 5bc:	bl	0 <memmove>
 5c0:	add	x24, x28, #0x1
 5c4:	cbz	x22, 5d0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5d0>
 5c8:	mov	x0, x22
 5cc:	bl	0 <_ZdlPv>
 5d0:	add	x9, x25, x23
 5d4:	stp	x25, x24, [x19]
 5d8:	str	x9, [x26]
 5dc:	strb	wzr, [x20]
 5e0:	ldp	x1, x8, [x21, #272]
 5e4:	ldr	x0, [x19, #104]
 5e8:	mov	w3, wzr
 5ec:	add	x2, x1, x8
 5f0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 5f4:	tst	w0, #0xffff
 5f8:	b.ne	604 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x604>  // b.any
 5fc:	ubfx	w8, w0, #16, #1
 600:	cbz	w8, bf0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xbf0>
 604:	ldrh	w8, [x19, #96]
 608:	ldrb	w9, [x19, #98]
 60c:	orr	w8, w8, w0
 610:	orr	w9, w9, w0, lsr #16
 614:	strh	w8, [x19, #96]
 618:	strb	w9, [x19, #98]
 61c:	b	718 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x718>
 620:	mov	x25, xzr
 624:	add	x28, x25, x24
 628:	cmp	x24, #0x1
 62c:	strb	w27, [x28]
 630:	b.lt	644 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x644>  // b.tstop
 634:	mov	x0, x25
 638:	mov	x1, x21
 63c:	mov	x2, x24
 640:	bl	0 <memmove>
 644:	add	x24, x28, #0x1
 648:	cbz	x21, 654 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x654>
 64c:	mov	x0, x21
 650:	bl	0 <_ZdlPv>
 654:	add	x9, x25, x22
 658:	stp	x25, x24, [x19]
 65c:	str	x9, [x26]
 660:	strb	wzr, [x20]
 664:	mov	x0, x19
 668:	mov	x1, x23
 66c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 670:	b	718 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x718>
 674:	mov	x24, xzr
 678:	add	x27, x24, x23
 67c:	cmp	x23, #0x1
 680:	strb	w26, [x27]
 684:	b.lt	698 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x698>  // b.tstop
 688:	mov	x0, x24
 68c:	mov	x1, x21
 690:	mov	x2, x23
 694:	bl	0 <memmove>
 698:	add	x23, x27, #0x1
 69c:	cbz	x21, 6a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6a8>
 6a0:	mov	x0, x21
 6a4:	bl	0 <_ZdlPv>
 6a8:	add	x8, x24, x22
 6ac:	stp	x24, x23, [x19]
 6b0:	str	x8, [x19, #16]
 6b4:	strb	w25, [x20, #1]
 6b8:	b	700 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x700>
 6bc:	mov	x24, xzr
 6c0:	add	x27, x24, x23
 6c4:	cmp	x23, #0x1
 6c8:	strb	w26, [x27]
 6cc:	b.lt	6e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6e0>  // b.tstop
 6d0:	mov	x0, x24
 6d4:	mov	x1, x21
 6d8:	mov	x2, x23
 6dc:	bl	0 <memmove>
 6e0:	add	x23, x27, #0x1
 6e4:	cbz	x21, 6f0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6f0>
 6e8:	mov	x0, x21
 6ec:	bl	0 <_ZdlPv>
 6f0:	add	x9, x24, x22
 6f4:	stp	x24, x23, [x19]
 6f8:	str	x9, [x25]
 6fc:	strb	wzr, [x20]
 700:	ldr	x0, [sp]
 704:	mov	x8, sp
 708:	add	x8, x8, #0x10
 70c:	cmp	x0, x8
 710:	b.eq	718 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x718>  // b.none
 714:	bl	0 <_ZdlPv>
 718:	mov	w0, #0x1                   	// #1
 71c:	ldp	x20, x19, [sp, #112]
 720:	ldp	x22, x21, [sp, #96]
 724:	ldp	x24, x23, [sp, #80]
 728:	ldp	x26, x25, [sp, #64]
 72c:	ldp	x28, x27, [sp, #48]
 730:	ldp	x29, x30, [sp, #32]
 734:	add	sp, sp, #0x80
 738:	ret
 73c:	mov	x24, xzr
 740:	add	x27, x24, x23
 744:	cmp	x23, #0x1
 748:	strb	w26, [x27]
 74c:	b.lt	760 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x760>  // b.tstop
 750:	mov	x0, x24
 754:	mov	x1, x21
 758:	mov	x2, x23
 75c:	bl	0 <memmove>
 760:	add	x23, x27, #0x1
 764:	cbz	x21, 770 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x770>
 768:	mov	x0, x21
 76c:	bl	0 <_ZdlPv>
 770:	add	x8, x24, x22
 774:	stp	x24, x23, [x19]
 778:	str	x8, [x19, #16]
 77c:	strb	w25, [x20, #1]
 780:	b	718 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x718>
 784:	mov	x0, x22
 788:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 78c:	b	798 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x798>
 790:	mov	x0, x22
 794:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 798:	ldrb	w8, [x20]
 79c:	cbz	w8, 7c8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x7c8>
 7a0:	mov	x0, x21
 7a4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 7a8:	tbz	w0, #0, 818 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x818>
 7ac:	ldr	x9, [x21, #272]
 7b0:	ldrb	w8, [x20, #1]
 7b4:	ldrb	w9, [x9]
 7b8:	cmp	w8, w9
 7bc:	b.hi	bf0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xbf0>  // b.pmore
 7c0:	bfi	w8, w9, #8, #8
 7c4:	b	b18 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb18>
 7c8:	ldrb	w8, [x21]
 7cc:	tbnz	w8, #4, 868 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x868>
 7d0:	ldr	w8, [x21, #152]
 7d4:	cmp	w8, #0xb
 7d8:	b.ne	bf0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xbf0>  // b.any
 7dc:	mov	x0, x24
 7e0:	mov	x1, x23
 7e4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 7e8:	ldp	x8, x9, [x21, #184]
 7ec:	cmp	x8, x9
 7f0:	b.eq	9e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x9e8>  // b.none
 7f4:	ldr	w8, [x21, #144]
 7f8:	cmp	w8, #0x2
 7fc:	b.eq	a58 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xa58>  // b.none
 800:	cmp	w8, #0x1
 804:	b.eq	a64 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xa64>  // b.none
 808:	cbnz	w8, a6c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xa6c>
 80c:	mov	x0, x22
 810:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 814:	b	a6c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xa6c>
 818:	ldr	w8, [x21, #152]
 81c:	cmp	w8, #0xb
 820:	b.eq	90c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x90c>  // b.none
 824:	cmp	w8, #0x1c
 828:	b.ne	bf0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xbf0>  // b.any
 82c:	mov	x0, x24
 830:	mov	x1, x23
 834:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 838:	ldp	x8, x9, [x21, #184]
 83c:	cmp	x8, x9
 840:	b.eq	9f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x9f4>  // b.none
 844:	ldr	w8, [x21, #144]
 848:	cmp	w8, #0x2
 84c:	b.eq	af0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xaf0>  // b.none
 850:	cmp	w8, #0x1
 854:	b.eq	afc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xafc>  // b.none
 858:	cbnz	w8, b04 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb04>
 85c:	mov	x0, x22
 860:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 864:	b	b04 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb04>
 868:	mov	w8, #0x2d01                	// #11521
 86c:	strh	w8, [x20]
 870:	b	718 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x718>
 874:	mov	x0, x22
 878:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 87c:	b	888 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x888>
 880:	mov	x0, x22
 884:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 888:	ldrb	w8, [x20]
 88c:	cbz	w8, 97c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x97c>
 890:	mov	x8, x19
 894:	ldrb	w27, [x20, #1]
 898:	ldr	x9, [x8, #8]!
 89c:	mov	x26, x8
 8a0:	ldr	x10, [x26, #8]!
 8a4:	cmp	x9, x10
 8a8:	b.eq	8c0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x8c0>  // b.none
 8ac:	strb	w27, [x9]
 8b0:	ldr	x9, [x8]
 8b4:	mov	x26, x8
 8b8:	add	x9, x9, #0x1
 8bc:	b	974 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x974>
 8c0:	ldr	x22, [x19]
 8c4:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
 8c8:	sub	x24, x9, x22
 8cc:	cmp	x24, x8
 8d0:	b.eq	bf4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xbf4>  // b.none
 8d4:	cmp	x24, #0x0
 8d8:	csinc	x9, x24, xzr, ne  // ne = any
 8dc:	adds	x9, x9, x24
 8e0:	cset	w10, cs  // cs = hs, nlast
 8e4:	cmp	x9, #0x0
 8e8:	cset	w11, lt  // lt = tstop
 8ec:	orr	w10, w10, w11
 8f0:	cmp	w10, #0x0
 8f4:	csel	x23, x8, x9, ne  // ne = any
 8f8:	cbz	x23, 938 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x938>
 8fc:	mov	x0, x23
 900:	bl	0 <_Znwm>
 904:	mov	x25, x0
 908:	b	93c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x93c>
 90c:	ldrb	w8, [x20]
 910:	cbz	w8, a00 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xa00>
 914:	ldp	x8, x9, [x19, #8]
 918:	ldrb	w25, [x20, #1]
 91c:	cmp	x8, x9
 920:	b.eq	a0c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xa0c>  // b.none
 924:	strb	w25, [x8]
 928:	ldr	x8, [x19, #8]
 92c:	add	x8, x8, #0x1
 930:	str	x8, [x19, #8]
 934:	b	be4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xbe4>
 938:	mov	x25, xzr
 93c:	add	x28, x25, x24
 940:	cmp	x24, #0x1
 944:	strb	w27, [x28]
 948:	b.lt	95c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x95c>  // b.tstop
 94c:	mov	x0, x25
 950:	mov	x1, x22
 954:	mov	x2, x24
 958:	bl	0 <memmove>
 95c:	add	x24, x28, #0x1
 960:	cbz	x22, 96c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x96c>
 964:	mov	x0, x22
 968:	bl	0 <_ZdlPv>
 96c:	add	x9, x25, x23
 970:	stp	x25, x24, [x19]
 974:	str	x9, [x26]
 978:	strb	wzr, [x20]
 97c:	ldp	x1, x9, [x21, #272]
 980:	ldr	x8, [x21, #392]
 984:	ldr	x0, [x19, #104]
 988:	mov	w3, wzr
 98c:	ldrb	w10, [x1]
 990:	ldr	x8, [x8, #48]
 994:	add	x2, x1, x9
 998:	ldrh	w20, [x8, x10, lsl #1]
 99c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 9a0:	tst	w0, #0xffff
 9a4:	str	w0, [sp]
 9a8:	b.ne	9b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x9b4>  // b.any
 9ac:	ubfx	w8, w0, #16, #1
 9b0:	cbz	w8, bf0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xbf0>
 9b4:	tbz	w20, #8, 604 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x604>
 9b8:	ldp	x1, x8, [x19, #80]
 9bc:	cmp	x1, x8
 9c0:	b.eq	9d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x9d8>  // b.none
 9c4:	str	w0, [x1]
 9c8:	ldr	x8, [x19, #80]
 9cc:	add	x8, x8, #0x4
 9d0:	str	x8, [x19, #80]
 9d4:	b	718 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x718>
 9d8:	add	x0, x19, #0x48
 9dc:	mov	x2, sp
 9e0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 9e4:	b	718 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x718>
 9e8:	mov	w8, #0x1b                  	// #27
 9ec:	str	w8, [x21, #152]
 9f0:	b	a6c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xa6c>
 9f4:	mov	w8, #0x1b                  	// #27
 9f8:	str	w8, [x21, #152]
 9fc:	b	b04 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb04>
 a00:	mov	w8, #0x1                   	// #1
 a04:	strb	w8, [x20]
 a08:	b	be4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xbe4>
 a0c:	ldr	x21, [x19]
 a10:	sub	x23, x8, x21
 a14:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
 a18:	cmp	x23, x8
 a1c:	b.eq	bf4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xbf4>  // b.none
 a20:	cmp	x23, #0x0
 a24:	csinc	x9, x23, xzr, ne  // ne = any
 a28:	adds	x9, x9, x23
 a2c:	cset	w10, cs  // cs = hs, nlast
 a30:	cmp	x9, #0x0
 a34:	cset	w11, lt  // lt = tstop
 a38:	orr	w10, w10, w11
 a3c:	cmp	w10, #0x0
 a40:	csel	x22, x8, x9, ne  // ne = any
 a44:	cbz	x22, ba4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xba4>
 a48:	mov	x0, x22
 a4c:	bl	0 <_Znwm>
 a50:	mov	x24, x0
 a54:	b	ba8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xba8>
 a58:	mov	x0, x22
 a5c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 a60:	b	a6c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xa6c>
 a64:	mov	x0, x22
 a68:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 a6c:	ldrb	w8, [x20]
 a70:	cbz	w8, a98 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xa98>
 a74:	ldp	x8, x9, [x19, #8]
 a78:	ldrb	w25, [x20, #1]
 a7c:	cmp	x8, x9
 a80:	b.eq	aa4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xaa4>  // b.none
 a84:	strb	w25, [x8]
 a88:	ldr	x8, [x19, #8]
 a8c:	add	x8, x8, #0x1
 a90:	str	x8, [x19, #8]
 a94:	b	b94 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb94>
 a98:	mov	w8, #0x1                   	// #1
 a9c:	strb	w8, [x20]
 aa0:	b	b94 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb94>
 aa4:	ldr	x21, [x19]
 aa8:	sub	x23, x8, x21
 aac:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
 ab0:	cmp	x23, x8
 ab4:	b.eq	bf4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xbf4>  // b.none
 ab8:	cmp	x23, #0x0
 abc:	csinc	x9, x23, xzr, ne  // ne = any
 ac0:	adds	x9, x9, x23
 ac4:	cset	w10, cs  // cs = hs, nlast
 ac8:	cmp	x9, #0x0
 acc:	cset	w11, lt  // lt = tstop
 ad0:	orr	w10, w10, w11
 ad4:	cmp	w10, #0x0
 ad8:	csel	x22, x8, x9, ne  // ne = any
 adc:	cbz	x22, b54 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb54>
 ae0:	mov	x0, x22
 ae4:	bl	0 <_Znwm>
 ae8:	mov	x24, x0
 aec:	b	b58 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb58>
 af0:	mov	x0, x22
 af4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 af8:	b	b04 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb04>
 afc:	mov	x0, x22
 b00:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 b04:	ldrb	w8, [x20, #1]
 b08:	cmp	w8, #0x2e
 b0c:	b.cs	bf0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xbf0>  // b.hs, b.nlast
 b10:	mov	w9, #0x2d00                	// #11520
 b14:	orr	w8, w8, w9
 b18:	strh	w8, [sp]
 b1c:	ldp	x1, x9, [x19, #56]
 b20:	cmp	x1, x9
 b24:	b.eq	b40 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb40>  // b.none
 b28:	strh	w8, [x1]
 b2c:	ldr	x8, [x19, #56]
 b30:	add	x8, x8, #0x2
 b34:	str	x8, [x19, #56]
 b38:	strb	wzr, [x20]
 b3c:	b	718 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x718>
 b40:	add	x0, x19, #0x30
 b44:	mov	x2, sp
 b48:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 b4c:	strb	wzr, [x20]
 b50:	b	718 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x718>
 b54:	mov	x24, xzr
 b58:	add	x26, x24, x23
 b5c:	cmp	x23, #0x1
 b60:	strb	w25, [x26]
 b64:	b.lt	b78 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb78>  // b.tstop
 b68:	mov	x0, x24
 b6c:	mov	x1, x21
 b70:	mov	x2, x23
 b74:	bl	0 <memmove>
 b78:	add	x23, x26, #0x1
 b7c:	cbz	x21, b88 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb88>
 b80:	mov	x0, x21
 b84:	bl	0 <_ZdlPv>
 b88:	add	x8, x24, x22
 b8c:	stp	x24, x23, [x19]
 b90:	str	x8, [x19, #16]
 b94:	mov	w8, #0x2d                  	// #45
 b98:	mov	w0, wzr
 b9c:	strb	w8, [x20, #1]
 ba0:	b	71c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x71c>
 ba4:	mov	x24, xzr
 ba8:	add	x26, x24, x23
 bac:	cmp	x23, #0x1
 bb0:	strb	w25, [x26]
 bb4:	b.lt	bc8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xbc8>  // b.tstop
 bb8:	mov	x0, x24
 bbc:	mov	x1, x21
 bc0:	mov	x2, x23
 bc4:	bl	0 <memmove>
 bc8:	add	x23, x26, #0x1
 bcc:	cbz	x21, bd8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xbd8>
 bd0:	mov	x0, x21
 bd4:	bl	0 <_ZdlPv>
 bd8:	add	x8, x24, x22
 bdc:	stp	x24, x23, [x19]
 be0:	str	x8, [x19, #16]
 be4:	mov	w8, #0x2d                  	// #45
 be8:	strb	w8, [x20, #1]
 bec:	b	718 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x718>
 bf0:	bl	0 <abort>
 bf4:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 bf8:	add	x0, x0, #0x0
 bfc:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x20, x8
  1c:	ldp	x9, x8, [x1]
  20:	mov	x19, x0
  24:	ldr	x0, [x0, #104]
  28:	add	x2, x9, x8
  2c:	mov	x8, x20
  30:	mov	x1, x9
  34:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
  38:	ldr	x8, [x20, #8]
  3c:	cbz	x8, 118 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x118>
  40:	ldr	x9, [x20]
  44:	mov	x8, x19
  48:	ldrb	w25, [x9]
  4c:	ldr	x9, [x8, #8]!
  50:	mov	x24, x8
  54:	ldr	x10, [x24, #8]!
  58:	cmp	x9, x10
  5c:	b.eq	74 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x74>  // b.none
  60:	strb	w25, [x9]
  64:	ldr	x9, [x8]
  68:	mov	x24, x8
  6c:	add	x9, x9, #0x1
  70:	b	fc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xfc>
  74:	ldr	x20, [x19]
  78:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  7c:	sub	x22, x9, x20
  80:	cmp	x22, x8
  84:	b.eq	11c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x11c>  // b.none
  88:	cmp	x22, #0x0
  8c:	csinc	x9, x22, xzr, ne  // ne = any
  90:	adds	x9, x9, x22
  94:	cset	w10, cs  // cs = hs, nlast
  98:	cmp	x9, #0x0
  9c:	cset	w11, lt  // lt = tstop
  a0:	orr	w10, w10, w11
  a4:	cmp	w10, #0x0
  a8:	csel	x21, x8, x9, ne  // ne = any
  ac:	cbz	x21, c0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xc0>
  b0:	mov	x0, x21
  b4:	bl	0 <_Znwm>
  b8:	mov	x23, x0
  bc:	b	c4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xc4>
  c0:	mov	x23, xzr
  c4:	add	x26, x23, x22
  c8:	cmp	x22, #0x1
  cc:	strb	w25, [x26]
  d0:	b.lt	e4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xe4>  // b.tstop
  d4:	mov	x0, x23
  d8:	mov	x1, x20
  dc:	mov	x2, x22
  e0:	bl	0 <memmove>
  e4:	add	x22, x26, #0x1
  e8:	cbz	x20, f4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xf4>
  ec:	mov	x0, x20
  f0:	bl	0 <_ZdlPv>
  f4:	add	x9, x23, x21
  f8:	stp	x23, x22, [x19]
  fc:	str	x9, [x24]
 100:	ldp	x20, x19, [sp, #64]
 104:	ldp	x22, x21, [sp, #48]
 108:	ldp	x24, x23, [sp, #32]
 10c:	ldp	x26, x25, [sp, #16]
 110:	ldp	x29, x30, [sp], #80
 114:	ret
 118:	bl	0 <abort>
 11c:	adrp	x0, 0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
 120:	add	x0, x0, #0x0
 124:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x24, x23, [sp, #80]
   c:	stp	x22, x21, [sp, #96]
  10:	stp	x20, x19, [sp, #112]
  14:	add	x29, sp, #0x40
  18:	ldp	x9, x8, [x1]
  1c:	mov	x19, x0
  20:	ldr	x0, [x0, #104]
  24:	add	x2, x9, x8
  28:	add	x8, sp, #0x20
  2c:	mov	x1, x9
  30:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
  34:	ldr	x21, [sp, #40]
  38:	cbz	x21, 184 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x184>
  3c:	ldr	x20, [x19, #104]
  40:	ldr	x23, [sp, #32]
  44:	mov	x0, x20
  48:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  4c:	tbnz	x21, #63, 188 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x188>
  50:	mov	x22, x0
  54:	mov	x0, x21
  58:	bl	0 <_Znwm>
  5c:	mov	x1, x23
  60:	mov	x2, x21
  64:	mov	x24, x0
  68:	bl	0 <memcpy>
  6c:	ldr	x8, [x22]
  70:	add	x21, x24, x21
  74:	mov	x0, x22
  78:	mov	x1, x24
  7c:	ldr	x8, [x8, #40]
  80:	mov	x2, x21
  84:	blr	x8
  88:	mov	x8, sp
  8c:	mov	x0, x20
  90:	mov	x1, x24
  94:	mov	x2, x21
  98:	mov	x22, sp
  9c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
  a0:	mov	x0, x24
  a4:	bl	0 <_ZdlPv>
  a8:	ldr	x1, [sp]
  ac:	add	x20, x22, #0x10
  b0:	cmp	x1, x20
  b4:	b.eq	ec <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xec>  // b.none
  b8:	ldr	x10, [sp, #32]
  bc:	add	x8, sp, #0x20
  c0:	ldr	x9, [sp, #48]
  c4:	ldur	q0, [sp, #8]
  c8:	add	x8, x8, #0x10
  cc:	cmp	x10, x8
  d0:	csel	x8, xzr, x10, eq  // eq = none
  d4:	str	x1, [sp, #32]
  d8:	stur	q0, [sp, #40]
  dc:	cbz	x8, 10c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x10c>
  e0:	str	x8, [sp]
  e4:	str	x9, [sp, #16]
  e8:	b	130 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x130>
  ec:	ldr	x2, [sp, #8]
  f0:	cbz	x2, 11c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x11c>
  f4:	ldr	x0, [sp, #32]
  f8:	cmp	x2, #0x1
  fc:	b.ne	118 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x118>  // b.any
 100:	ldrb	w8, [x1]
 104:	strb	w8, [x0]
 108:	b	11c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x11c>
 10c:	mov	x8, x20
 110:	str	x20, [sp]
 114:	b	130 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x130>
 118:	bl	0 <memcpy>
 11c:	ldr	x8, [sp, #8]
 120:	ldr	x9, [sp, #32]
 124:	str	x8, [sp, #40]
 128:	strb	wzr, [x9, x8]
 12c:	ldr	x8, [sp]
 130:	str	xzr, [sp, #8]
 134:	strb	wzr, [x8]
 138:	ldr	x0, [sp]
 13c:	cmp	x0, x20
 140:	b.eq	148 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x148>  // b.none
 144:	bl	0 <_ZdlPv>
 148:	add	x0, x19, #0x18
 14c:	add	x1, sp, #0x20
 150:	add	x19, sp, #0x20
 154:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
 158:	ldr	x0, [sp, #32]
 15c:	add	x8, x19, #0x10
 160:	cmp	x0, x8
 164:	b.eq	16c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x16c>  // b.none
 168:	bl	0 <_ZdlPv>
 16c:	ldp	x20, x19, [sp, #112]
 170:	ldp	x22, x21, [sp, #96]
 174:	ldp	x24, x23, [sp, #80]
 178:	ldp	x29, x30, [sp, #64]
 17c:	add	sp, sp, #0x80
 180:	ret
 184:	bl	0 <abort>
 188:	adrp	x0, 0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
 18c:	add	x0, x0, #0x0
 190:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_:

0000000000000000 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #32]
   8:	str	x27, [sp, #48]
   c:	stp	x26, x25, [sp, #64]
  10:	stp	x24, x23, [sp, #80]
  14:	stp	x22, x21, [sp, #96]
  18:	stp	x20, x19, [sp, #112]
  1c:	add	x29, sp, #0x20
  20:	mov	x21, x2
  24:	mov	x22, x1
  28:	mov	x19, x8
  2c:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  30:	mov	x8, sp
  34:	mov	x20, x0
  38:	cmp	x22, x21
  3c:	add	x25, x8, #0x10
  40:	stp	x25, xzr, [sp]
  44:	strb	wzr, [sp, #16]
  48:	b.eq	ec <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0xec>  // b.none
  4c:	mov	w26, #0xf                   	// #15
  50:	b	70 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x70>
  54:	strb	w23, [x8, x24]
  58:	ldr	x8, [sp]
  5c:	add	x22, x22, #0x1
  60:	cmp	x21, x22
  64:	str	x27, [sp, #8]
  68:	strb	wzr, [x8, x27]
  6c:	b.eq	ec <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0xec>  // b.none
  70:	ldrb	w1, [x22]
  74:	add	x24, x20, x1
  78:	ldrb	w23, [x24, #313]
  7c:	cbnz	w23, b0 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0xb0>
  80:	ldr	x8, [x20]
  84:	mov	x0, x20
  88:	mov	w2, wzr
  8c:	ldr	x8, [x8, #64]
  90:	blr	x8
  94:	tst	w0, #0xff
  98:	b.eq	ac <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0xac>  // b.none
  9c:	mov	w23, w0
  a0:	add	x8, x24, #0x139
  a4:	strb	w0, [x8]
  a8:	b	b0 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0xb0>
  ac:	mov	w23, wzr
  b0:	ldp	x8, x24, [sp]
  b4:	ldr	x9, [sp, #16]
  b8:	cmp	x8, x25
  bc:	add	x27, x24, #0x1
  c0:	csel	x9, x26, x9, eq  // eq = none
  c4:	cmp	x27, x9
  c8:	b.ls	54 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x54>  // b.plast
  cc:	mov	x0, sp
  d0:	mov	w4, #0x1                   	// #1
  d4:	mov	x1, x24
  d8:	mov	x2, xzr
  dc:	mov	x3, xzr
  e0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_mutateEmmPKcm>
  e4:	ldr	x8, [sp]
  e8:	b	54 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x54>
  ec:	adrp	x22, 0 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_>
  f0:	ldr	x22, [x22]
  f4:	mov	x21, xzr
  f8:	ldr	x1, [x22, x21]
  fc:	mov	x0, sp
 100:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
 104:	cbz	w0, 124 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x124>
 108:	add	x21, x21, #0x8
 10c:	cmp	x21, #0x400
 110:	b.ne	f8 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0xf8>  // b.any
 114:	mov	x8, x19
 118:	strb	wzr, [x8, #16]!
 11c:	stp	x8, xzr, [x19]
 120:	b	174 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x174>
 124:	ldrb	w8, [x20, #56]
 128:	cbz	w8, 13c <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x13c>
 12c:	lsr	x8, x21, #3
 130:	add	x8, x20, w8, uxtb
 134:	ldrb	w2, [x8, #57]
 138:	b	160 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x160>
 13c:	mov	x0, x20
 140:	lsr	x21, x21, #3
 144:	bl	0 <_ZNKSt5ctypeIcE13_M_widen_initEv>
 148:	ldr	x8, [x20]
 14c:	mov	x0, x20
 150:	mov	w1, w21
 154:	ldr	x8, [x8, #48]
 158:	blr	x8
 15c:	mov	w2, w0
 160:	add	x8, x19, #0x10
 164:	mov	w1, #0x1                   	// #1
 168:	mov	x0, x19
 16c:	str	x8, [x19]
 170:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEmc>
 174:	ldr	x0, [sp]
 178:	cmp	x0, x25
 17c:	b.eq	184 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x184>  // b.none
 180:	bl	0 <_ZdlPv>
 184:	ldp	x20, x19, [sp, #112]
 188:	ldp	x22, x21, [sp, #96]
 18c:	ldp	x24, x23, [sp, #80]
 190:	ldp	x26, x25, [sp, #64]
 194:	ldr	x27, [sp, #48]
 198:	ldp	x29, x30, [sp, #32]
 19c:	add	sp, sp, #0x80
 1a0:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	add	x29, sp, #0x10
  14:	ldp	x20, x8, [x0, #8]
  18:	mov	x19, x0
  1c:	mov	x2, x1
  20:	cmp	x20, x8
  24:	b.eq	7c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_+0x7c>  // b.none
  28:	add	x0, x20, #0x10
  2c:	str	x0, [x20]
  30:	ldp	x21, x22, [x2]
  34:	cbnz	x21, 3c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_+0x3c>
  38:	cbnz	x22, d4 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_+0xd4>
  3c:	cmp	x22, #0x10
  40:	str	x22, [sp, #8]
  44:	b.cc	64 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_+0x64>  // b.lo, b.ul, b.last
  48:	add	x1, sp, #0x8
  4c:	mov	x0, x20
  50:	mov	x2, xzr
  54:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  58:	str	x0, [x20]
  5c:	ldr	x8, [sp, #8]
  60:	str	x8, [x20, #16]
  64:	cbz	x22, a4 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_+0xa4>
  68:	cmp	x22, #0x1
  6c:	b.ne	98 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_+0x98>  // b.any
  70:	ldrb	w8, [x21]
  74:	strb	w8, [x0]
  78:	b	a4 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_+0xa4>
  7c:	mov	x0, x19
  80:	mov	x1, x20
  84:	ldp	x20, x19, [sp, #48]
  88:	ldp	x22, x21, [sp, #32]
  8c:	ldp	x29, x30, [sp, #16]
  90:	add	sp, sp, #0x40
  94:	b	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_>
  98:	mov	x1, x21
  9c:	mov	x2, x22
  a0:	bl	0 <memcpy>
  a4:	ldr	x8, [sp, #8]
  a8:	ldr	x9, [x20]
  ac:	str	x8, [x20, #8]
  b0:	strb	wzr, [x9, x8]
  b4:	ldr	x8, [x19, #8]
  b8:	add	x8, x8, #0x20
  bc:	str	x8, [x19, #8]
  c0:	ldp	x20, x19, [sp, #48]
  c4:	ldp	x22, x21, [sp, #32]
  c8:	ldp	x29, x30, [sp, #16]
  cc:	add	sp, sp, #0x40
  d0:	ret
  d4:	adrp	x0, 0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_>
  d8:	add	x0, x0, #0x0
  dc:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x28, x27, [sp, #32]
   c:	stp	x26, x25, [sp, #48]
  10:	stp	x24, x23, [sp, #64]
  14:	stp	x22, x21, [sp, #80]
  18:	stp	x20, x19, [sp, #96]
  1c:	add	x29, sp, #0x10
  20:	ldp	x20, x26, [x0]
  24:	mov	x9, #0x7fffffffffffffe0    	// #9223372036854775776
  28:	sub	x8, x26, x20
  2c:	cmp	x8, x9
  30:	b.eq	21c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x21c>  // b.none
  34:	asr	x9, x8, #5
  38:	cmp	x8, #0x0
  3c:	csinc	x10, x9, xzr, ne  // ne = any
  40:	adds	x9, x10, x9
  44:	lsr	x11, x9, #58
  48:	cset	w10, cs  // cs = hs, nlast
  4c:	cmp	x11, #0x0
  50:	cset	w11, ne  // ne = any
  54:	orr	w10, w10, w11
  58:	mov	x8, #0x3ffffffffffffff     	// #288230376151711743
  5c:	cmp	w10, #0x0
  60:	csel	x27, x8, x9, ne  // ne = any
  64:	sub	x8, x1, x20
  68:	mov	x25, x2
  6c:	mov	x19, x0
  70:	mov	x21, x1
  74:	asr	x28, x8, #5
  78:	cbz	x27, 8c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x8c>
  7c:	lsl	x0, x27, #5
  80:	bl	0 <_Znwm>
  84:	mov	x22, x0
  88:	b	90 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x90>
  8c:	mov	x22, xzr
  90:	add	x23, x22, x28, lsl #5
  94:	add	x0, x23, #0x10
  98:	str	x0, [x23]
  9c:	ldp	x24, x25, [x25]
  a0:	cbnz	x24, a8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xa8>
  a4:	cbnz	x25, 228 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x228>
  a8:	cmp	x25, #0x10
  ac:	str	x25, [sp, #8]
  b0:	b.cc	d4 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xd4>  // b.lo, b.ul, b.last
  b4:	add	x1, sp, #0x8
  b8:	mov	x0, x23
  bc:	mov	x2, xzr
  c0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  c4:	str	x0, [x23]
  c8:	ldr	x8, [sp, #8]
  cc:	add	x9, x22, x28, lsl #5
  d0:	str	x8, [x9, #16]
  d4:	cbz	x25, f8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xf8>
  d8:	cmp	x25, #0x1
  dc:	b.ne	ec <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xec>  // b.any
  e0:	ldrb	w8, [x24]
  e4:	strb	w8, [x0]
  e8:	b	f8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xf8>
  ec:	mov	x1, x24
  f0:	mov	x2, x25
  f4:	bl	0 <memcpy>
  f8:	ldr	x8, [sp, #8]
  fc:	add	x9, x22, x28, lsl #5
 100:	cmp	x20, x21
 104:	str	x8, [x9, #8]
 108:	ldr	x9, [x23]
 10c:	strb	wzr, [x9, x8]
 110:	mov	x8, x22
 114:	b.eq	170 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x170>  // b.none
 118:	add	x8, x22, #0x10
 11c:	add	x9, x20, #0x10
 120:	b	150 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x150>
 124:	stur	x10, [x8, #-16]
 128:	ldr	x10, [x9]
 12c:	str	x10, [x8]
 130:	ldur	x10, [x9, #-8]
 134:	add	x11, x9, #0x10
 138:	cmp	x11, x21
 13c:	stur	x10, [x8, #-8]
 140:	stp	x9, xzr, [x9, #-16]
 144:	strb	wzr, [x9], #32
 148:	add	x8, x8, #0x20
 14c:	b.eq	16c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x16c>  // b.none
 150:	stur	x8, [x8, #-16]
 154:	ldur	x10, [x9, #-16]
 158:	cmp	x10, x9
 15c:	b.ne	124 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x124>  // b.any
 160:	ldr	q0, [x10]
 164:	str	q0, [x8]
 168:	b	130 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x130>
 16c:	sub	x8, x8, #0x10
 170:	cmp	x26, x21
 174:	b.eq	1e0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1e0>  // b.none
 178:	mov	x9, xzr
 17c:	b	1b0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1b0>
 180:	str	x13, [x11, #32]
 184:	ldr	x12, [x12, #16]
 188:	str	x12, [x11, #48]
 18c:	ldur	x11, [x10, #-8]
 190:	add	x13, x10, #0x10
 194:	add	x12, x8, x9
 198:	cmp	x13, x26
 19c:	add	x9, x9, #0x20
 1a0:	str	x11, [x12, #40]
 1a4:	stp	x10, xzr, [x10, #-16]
 1a8:	strb	wzr, [x10]
 1ac:	b.eq	1dc <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1dc>  // b.none
 1b0:	add	x11, x8, x9
 1b4:	add	x10, x11, #0x30
 1b8:	add	x12, x21, x9
 1bc:	str	x10, [x11, #32]
 1c0:	mov	x10, x12
 1c4:	ldr	x13, [x10], #16
 1c8:	cmp	x13, x10
 1cc:	b.ne	180 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x180>  // b.any
 1d0:	ldr	q0, [x13]
 1d4:	str	q0, [x11, #48]
 1d8:	b	18c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x18c>
 1dc:	add	x8, x8, x9
 1e0:	add	x21, x8, #0x20
 1e4:	cbz	x20, 1f0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1f0>
 1e8:	mov	x0, x20
 1ec:	bl	0 <_ZdlPv>
 1f0:	add	x8, x22, x27, lsl #5
 1f4:	stp	x22, x21, [x19]
 1f8:	str	x8, [x19, #16]
 1fc:	ldp	x20, x19, [sp, #96]
 200:	ldp	x22, x21, [sp, #80]
 204:	ldp	x24, x23, [sp, #64]
 208:	ldp	x26, x25, [sp, #48]
 20c:	ldp	x28, x27, [sp, #32]
 210:	ldp	x29, x30, [sp, #16]
 214:	add	sp, sp, #0x70
 218:	ret
 21c:	adrp	x0, 0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 220:	add	x0, x0, #0x0
 224:	bl	0 <_ZSt20__throw_length_errorPKc>
 228:	adrp	x0, 0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 22c:	add	x0, x0, #0x0
 230:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	str	x27, [sp, #16]
   8:	stp	x26, x25, [sp, #32]
   c:	stp	x24, x23, [sp, #48]
  10:	stp	x22, x21, [sp, #64]
  14:	stp	x20, x19, [sp, #80]
  18:	mov	x29, sp
  1c:	ldp	x20, x24, [x0]
  20:	mov	x9, #0x7ffffffffffffffe    	// #9223372036854775806
  24:	sub	x8, x24, x20
  28:	cmp	x8, x9
  2c:	b.eq	200 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x200>  // b.none
  30:	asr	x9, x8, #1
  34:	cmp	x8, #0x0
  38:	csinc	x10, x9, xzr, ne  // ne = any
  3c:	adds	x9, x10, x9
  40:	lsr	x11, x9, #62
  44:	cset	w10, cs  // cs = hs, nlast
  48:	cmp	x11, #0x0
  4c:	cset	w11, ne  // ne = any
  50:	orr	w10, w10, w11
  54:	mov	x8, #0x3fffffffffffffff    	// #4611686018427387903
  58:	cmp	w10, #0x0
  5c:	sub	x26, x1, x20
  60:	mov	x23, x2
  64:	mov	x19, x0
  68:	mov	x22, x1
  6c:	csel	x25, x8, x9, ne  // ne = any
  70:	asr	x27, x26, #1
  74:	cbz	x25, 88 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x88>
  78:	lsl	x0, x25, #1
  7c:	bl	0 <_Znwm>
  80:	mov	x21, x0
  84:	b	8c <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x8c>
  88:	mov	x21, xzr
  8c:	ldrh	w8, [x23]
  90:	cmp	x20, x22
  94:	strh	w8, [x21, x27, lsl #1]
  98:	mov	x8, x21
  9c:	b.eq	130 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x130>  // b.none
  a0:	sub	x10, x26, #0x2
  a4:	cmp	x10, #0x1e
  a8:	mov	x8, x21
  ac:	mov	x9, x20
  b0:	b.cc	120 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x120>  // b.lo, b.ul, b.last
  b4:	and	x8, x10, #0xfffffffffffffffe
  b8:	add	x8, x8, #0x2
  bc:	add	x9, x20, x8
  c0:	cmp	x21, x9
  c4:	b.cs	dc <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xdc>  // b.hs, b.nlast
  c8:	add	x8, x21, x8
  cc:	cmp	x20, x8
  d0:	mov	x8, x21
  d4:	mov	x9, x20
  d8:	b.cc	120 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x120>  // b.lo, b.ul, b.last
  dc:	lsr	x8, x10, #1
  e0:	add	x10, x8, #0x1
  e4:	and	x11, x10, #0xfffffffffffffff0
  e8:	lsl	x9, x11, #1
  ec:	add	x12, x20, #0x10
  f0:	add	x8, x21, x9
  f4:	add	x9, x20, x9
  f8:	add	x13, x21, #0x10
  fc:	mov	x14, x11
 100:	ldp	q0, q1, [x12, #-16]
 104:	add	x12, x12, #0x20
 108:	subs	x14, x14, #0x10
 10c:	stp	q0, q1, [x13, #-16]
 110:	add	x13, x13, #0x20
 114:	b.ne	100 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x100>  // b.any
 118:	cmp	x10, x11
 11c:	b.eq	130 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x130>  // b.none
 120:	ldrh	w10, [x9], #2
 124:	cmp	x22, x9
 128:	strh	w10, [x8], #2
 12c:	b.ne	120 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x120>  // b.any
 130:	subs	x9, x24, x22
 134:	add	x23, x8, #0x2
 138:	b.eq	1cc <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x1cc>  // b.none
 13c:	sub	x10, x9, #0x2
 140:	cmp	x10, #0x1e
 144:	b.cs	150 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x150>  // b.hs, b.nlast
 148:	mov	x9, x22
 14c:	b	1bc <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x1bc>
 150:	and	x9, x10, #0xfffffffffffffffe
 154:	add	x11, x9, x22
 158:	add	x11, x11, #0x2
 15c:	cmp	x23, x11
 160:	b.cs	178 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x178>  // b.hs, b.nlast
 164:	add	x9, x9, x8
 168:	add	x9, x9, #0x4
 16c:	cmp	x22, x9
 170:	mov	x9, x22
 174:	b.cc	1bc <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x1bc>  // b.lo, b.ul, b.last
 178:	lsr	x9, x10, #1
 17c:	add	x10, x9, #0x1
 180:	and	x11, x10, #0xfffffffffffffff0
 184:	lsl	x9, x11, #1
 188:	add	x12, x22, #0x10
 18c:	add	x23, x23, x9
 190:	add	x9, x22, x9
 194:	add	x8, x8, #0x12
 198:	mov	x13, x11
 19c:	ldp	q0, q1, [x12, #-16]
 1a0:	add	x12, x12, #0x20
 1a4:	subs	x13, x13, #0x10
 1a8:	stp	q0, q1, [x8, #-16]
 1ac:	add	x8, x8, #0x20
 1b0:	b.ne	19c <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x19c>  // b.any
 1b4:	cmp	x10, x11
 1b8:	b.eq	1cc <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x1cc>  // b.none
 1bc:	ldrh	w8, [x9], #2
 1c0:	cmp	x24, x9
 1c4:	strh	w8, [x23], #2
 1c8:	b.ne	1bc <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x1bc>  // b.any
 1cc:	cbz	x20, 1d8 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x1d8>
 1d0:	mov	x0, x20
 1d4:	bl	0 <_ZdlPv>
 1d8:	add	x8, x21, x25, lsl #1
 1dc:	stp	x21, x23, [x19]
 1e0:	str	x8, [x19, #16]
 1e4:	ldp	x20, x19, [sp, #80]
 1e8:	ldp	x22, x21, [sp, #64]
 1ec:	ldp	x24, x23, [sp, #48]
 1f0:	ldp	x26, x25, [sp, #32]
 1f4:	ldr	x27, [sp, #16]
 1f8:	ldp	x29, x30, [sp], #96
 1fc:	ret
 200:	adrp	x0, 0 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 204:	add	x0, x0, #0x0
 208:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #32]
   8:	stp	x28, x27, [sp, #48]
   c:	stp	x26, x25, [sp, #64]
  10:	stp	x24, x23, [sp, #80]
  14:	stp	x22, x21, [sp, #96]
  18:	stp	x20, x19, [sp, #112]
  1c:	add	x29, sp, #0x20
  20:	ldr	w8, [x0, #152]
  24:	mov	x19, x2
  28:	mov	x20, x1
  2c:	mov	x21, x0
  30:	sub	w8, w8, #0xb
  34:	cmp	w8, #0x6
  38:	add	x22, x0, #0x8
  3c:	b.hi	164 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x164>  // b.pmore
  40:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  44:	add	x9, x9, #0x0
  48:	adr	x10, 58 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x58>
  4c:	ldrb	w11, [x9, x8]
  50:	add	x10, x10, x11, lsl #2
  54:	br	x10
  58:	add	x1, x21, #0xd0
  5c:	add	x0, x21, #0x110
  60:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  64:	ldp	x8, x9, [x21, #184]
  68:	cmp	x8, x9
  6c:	b.eq	20c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x20c>  // b.none
  70:	ldr	w8, [x21, #144]
  74:	cmp	w8, #0x2
  78:	b.eq	3dc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3dc>  // b.none
  7c:	cmp	w8, #0x1
  80:	b.eq	340 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x340>  // b.none
  84:	cbnz	w8, 90 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x90>
  88:	mov	x0, x22
  8c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  90:	mov	w0, wzr
  94:	b	71c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x71c>
  98:	add	x23, x21, #0x110
  9c:	add	x1, x21, #0xd0
  a0:	mov	x0, x23
  a4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  a8:	ldp	x8, x9, [x21, #184]
  ac:	cmp	x8, x9
  b0:	b.eq	200 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x200>  // b.none
  b4:	ldr	w8, [x21, #144]
  b8:	cmp	w8, #0x2
  bc:	b.eq	29c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x29c>  // b.none
  c0:	cmp	w8, #0x1
  c4:	b.eq	290 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x290>  // b.none
  c8:	cbnz	w8, 2a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2a4>
  cc:	mov	x0, x22
  d0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  d4:	b	2a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2a4>
  d8:	add	x1, x21, #0xd0
  dc:	add	x0, x21, #0x110
  e0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  e4:	ldp	x8, x9, [x21, #184]
  e8:	cmp	x8, x9
  ec:	b.eq	21c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x21c>  // b.none
  f0:	ldr	w8, [x21, #144]
  f4:	cmp	w8, #0x2
  f8:	b.eq	3ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3ec>  // b.none
  fc:	cmp	w8, #0x1
 100:	b.eq	350 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x350>  // b.none
 104:	cbnz	w8, 358 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x358>
 108:	mov	x0, x22
 10c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 110:	ldrb	w8, [x20]
 114:	cbnz	w8, 360 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x360>
 118:	b	5e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5e0>
 11c:	add	x23, x21, #0x110
 120:	add	x1, x21, #0xd0
 124:	mov	x0, x23
 128:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 12c:	ldp	x8, x9, [x21, #184]
 130:	cmp	x8, x9
 134:	b.eq	230 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x230>  // b.none
 138:	ldr	w8, [x21, #144]
 13c:	cmp	w8, #0x2
 140:	b.eq	48c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x48c>  // b.none
 144:	cmp	w8, #0x1
 148:	b.eq	400 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x400>  // b.none
 14c:	cbnz	w8, 408 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x408>
 150:	mov	x0, x22
 154:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 158:	ldrb	w8, [x20]
 15c:	cbnz	w8, 410 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x410>
 160:	b	664 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x664>
 164:	mov	x0, x21
 168:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 16c:	tbz	w0, #0, 1a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x1a8>
 170:	ldr	x8, [x21, #272]
 174:	ldrb	w9, [x20]
 178:	ldrb	w25, [x8]
 17c:	cbz	w9, 280 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x280>
 180:	ldp	x8, x9, [x19, #8]
 184:	ldrb	w26, [x20, #1]
 188:	cmp	x8, x9
 18c:	b.eq	538 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x538>  // b.none
 190:	strb	w26, [x8]
 194:	ldr	x8, [x19, #8]
 198:	add	x8, x8, #0x1
 19c:	str	x8, [x19, #8]
 1a0:	strb	w25, [x20, #1]
 1a4:	b	718 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x718>
 1a8:	ldr	w8, [x21, #152]
 1ac:	cmp	w8, #0xe
 1b0:	b.eq	244 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x244>  // b.none
 1b4:	cmp	w8, #0x1c
 1b8:	b.ne	bac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xbac>  // b.any
 1bc:	add	x23, x21, #0xd0
 1c0:	add	x24, x21, #0x110
 1c4:	mov	x0, x24
 1c8:	mov	x1, x23
 1cc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 1d0:	ldp	x8, x9, [x21, #184]
 1d4:	cmp	x8, x9
 1d8:	b.eq	584 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x584>  // b.none
 1dc:	ldr	w8, [x21, #144]
 1e0:	cmp	w8, #0x2
 1e4:	b.eq	790 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x790>  // b.none
 1e8:	cmp	w8, #0x1
 1ec:	b.eq	784 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x784>  // b.none
 1f0:	cbnz	w8, 798 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x798>
 1f4:	mov	x0, x22
 1f8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 1fc:	b	798 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x798>
 200:	mov	w8, #0x1b                  	// #27
 204:	str	w8, [x21, #152]
 208:	b	2a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2a4>
 20c:	mov	w8, #0x1b                  	// #27
 210:	mov	w0, wzr
 214:	str	w8, [x21, #152]
 218:	b	71c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x71c>
 21c:	mov	w8, #0x1b                  	// #27
 220:	str	w8, [x21, #152]
 224:	ldrb	w8, [x20]
 228:	cbnz	w8, 360 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x360>
 22c:	b	5e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5e0>
 230:	mov	w8, #0x1b                  	// #27
 234:	str	w8, [x21, #152]
 238:	ldrb	w8, [x20]
 23c:	cbnz	w8, 410 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x410>
 240:	b	664 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x664>
 244:	add	x1, x21, #0xd0
 248:	add	x0, x21, #0x110
 24c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 250:	ldp	x8, x9, [x21, #184]
 254:	cmp	x8, x9
 258:	b.eq	590 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x590>  // b.none
 25c:	ldr	w8, [x21, #144]
 260:	cmp	w8, #0x2
 264:	b.eq	874 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x874>  // b.none
 268:	cmp	w8, #0x1
 26c:	b.eq	868 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x868>  // b.none
 270:	cbnz	w8, 87c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x87c>
 274:	mov	x0, x22
 278:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 27c:	b	87c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x87c>
 280:	mov	w8, #0x1                   	// #1
 284:	strb	w8, [x20]
 288:	strb	w25, [x20, #1]
 28c:	b	718 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x718>
 290:	mov	x0, x22
 294:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 298:	b	2a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2a4>
 29c:	mov	x0, x22
 2a0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 2a4:	mov	x8, sp
 2a8:	mov	x0, x19
 2ac:	mov	x1, x23
 2b0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 2b4:	ldr	x8, [sp, #8]
 2b8:	cmp	x8, #0x1
 2bc:	b.ne	2f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2f8>  // b.any
 2c0:	ldr	x8, [sp]
 2c4:	ldrb	w9, [x20]
 2c8:	ldrb	w25, [x8]
 2cc:	cbz	w9, 330 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x330>
 2d0:	ldp	x8, x9, [x19, #8]
 2d4:	ldrb	w26, [x20, #1]
 2d8:	cmp	x8, x9
 2dc:	b.eq	4a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4a0>  // b.none
 2e0:	strb	w26, [x8]
 2e4:	ldr	x8, [x19, #8]
 2e8:	add	x8, x8, #0x1
 2ec:	str	x8, [x19, #8]
 2f0:	strb	w25, [x20, #1]
 2f4:	b	700 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x700>
 2f8:	ldrb	w8, [x20]
 2fc:	cbz	w8, 700 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x700>
 300:	mov	x8, x19
 304:	ldrb	w26, [x20, #1]
 308:	ldr	x9, [x8, #8]!
 30c:	mov	x25, x8
 310:	ldr	x10, [x25, #8]!
 314:	cmp	x9, x10
 318:	b.eq	4ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4ec>  // b.none
 31c:	strb	w26, [x9]
 320:	ldr	x9, [x8]
 324:	mov	x25, x8
 328:	add	x9, x9, #0x1
 32c:	b	6f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6f8>
 330:	mov	w8, #0x1                   	// #1
 334:	strb	w8, [x20]
 338:	strb	w25, [x20, #1]
 33c:	b	700 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x700>
 340:	mov	x0, x22
 344:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 348:	mov	w0, wzr
 34c:	b	71c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x71c>
 350:	mov	x0, x22
 354:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 358:	ldrb	w8, [x20]
 35c:	cbz	w8, 5e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5e0>
 360:	mov	x8, x19
 364:	ldrb	w27, [x20, #1]
 368:	ldr	x9, [x8, #8]!
 36c:	mov	x26, x8
 370:	ldr	x10, [x26, #8]!
 374:	cmp	x9, x10
 378:	b.eq	390 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x390>  // b.none
 37c:	strb	w27, [x9]
 380:	ldr	x9, [x8]
 384:	mov	x26, x8
 388:	add	x9, x9, #0x1
 38c:	b	5d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5d8>
 390:	ldr	x22, [x19]
 394:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
 398:	sub	x24, x9, x22
 39c:	cmp	x24, x8
 3a0:	b.eq	bb0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xbb0>  // b.none
 3a4:	cmp	x24, #0x0
 3a8:	csinc	x9, x24, xzr, ne  // ne = any
 3ac:	adds	x9, x9, x24
 3b0:	cset	w10, cs  // cs = hs, nlast
 3b4:	cmp	x9, #0x0
 3b8:	cset	w11, lt  // lt = tstop
 3bc:	orr	w10, w10, w11
 3c0:	cmp	w10, #0x0
 3c4:	csel	x23, x8, x9, ne  // ne = any
 3c8:	cbz	x23, 59c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x59c>
 3cc:	mov	x0, x23
 3d0:	bl	0 <_Znwm>
 3d4:	mov	x25, x0
 3d8:	b	5a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5a0>
 3dc:	mov	x0, x22
 3e0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 3e4:	mov	w0, wzr
 3e8:	b	71c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x71c>
 3ec:	mov	x0, x22
 3f0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 3f4:	ldrb	w8, [x20]
 3f8:	cbnz	w8, 360 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x360>
 3fc:	b	5e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5e0>
 400:	mov	x0, x22
 404:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 408:	ldrb	w8, [x20]
 40c:	cbz	w8, 664 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x664>
 410:	mov	x8, x19
 414:	ldrb	w27, [x20, #1]
 418:	ldr	x9, [x8, #8]!
 41c:	mov	x26, x8
 420:	ldr	x10, [x26, #8]!
 424:	cmp	x9, x10
 428:	b.eq	440 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x440>  // b.none
 42c:	strb	w27, [x9]
 430:	ldr	x9, [x8]
 434:	mov	x26, x8
 438:	add	x9, x9, #0x1
 43c:	b	65c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x65c>
 440:	ldr	x21, [x19]
 444:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
 448:	sub	x24, x9, x21
 44c:	cmp	x24, x8
 450:	b.eq	bb0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xbb0>  // b.none
 454:	cmp	x24, #0x0
 458:	csinc	x9, x24, xzr, ne  // ne = any
 45c:	adds	x9, x9, x24
 460:	cset	w10, cs  // cs = hs, nlast
 464:	cmp	x9, #0x0
 468:	cset	w11, lt  // lt = tstop
 46c:	orr	w10, w10, w11
 470:	cmp	w10, #0x0
 474:	csel	x22, x8, x9, ne  // ne = any
 478:	cbz	x22, 620 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x620>
 47c:	mov	x0, x22
 480:	bl	0 <_Znwm>
 484:	mov	x25, x0
 488:	b	624 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x624>
 48c:	mov	x0, x22
 490:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 494:	ldrb	w8, [x20]
 498:	cbnz	w8, 410 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x410>
 49c:	b	664 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x664>
 4a0:	ldr	x21, [x19]
 4a4:	sub	x23, x8, x21
 4a8:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
 4ac:	cmp	x23, x8
 4b0:	b.eq	bb0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xbb0>  // b.none
 4b4:	cmp	x23, #0x0
 4b8:	csinc	x9, x23, xzr, ne  // ne = any
 4bc:	adds	x9, x9, x23
 4c0:	cset	w10, cs  // cs = hs, nlast
 4c4:	cmp	x9, #0x0
 4c8:	cset	w11, lt  // lt = tstop
 4cc:	orr	w10, w10, w11
 4d0:	cmp	w10, #0x0
 4d4:	csel	x22, x8, x9, ne  // ne = any
 4d8:	cbz	x22, 674 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x674>
 4dc:	mov	x0, x22
 4e0:	bl	0 <_Znwm>
 4e4:	mov	x24, x0
 4e8:	b	678 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x678>
 4ec:	ldr	x21, [x19]
 4f0:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
 4f4:	sub	x23, x9, x21
 4f8:	cmp	x23, x8
 4fc:	b.eq	bb0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xbb0>  // b.none
 500:	cmp	x23, #0x0
 504:	csinc	x9, x23, xzr, ne  // ne = any
 508:	adds	x9, x9, x23
 50c:	cset	w10, cs  // cs = hs, nlast
 510:	cmp	x9, #0x0
 514:	cset	w11, lt  // lt = tstop
 518:	orr	w10, w10, w11
 51c:	cmp	w10, #0x0
 520:	csel	x22, x8, x9, ne  // ne = any
 524:	cbz	x22, 6bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6bc>
 528:	mov	x0, x22
 52c:	bl	0 <_Znwm>
 530:	mov	x24, x0
 534:	b	6c0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6c0>
 538:	ldr	x21, [x19]
 53c:	sub	x23, x8, x21
 540:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
 544:	cmp	x23, x8
 548:	b.eq	bb0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xbb0>  // b.none
 54c:	cmp	x23, #0x0
 550:	csinc	x9, x23, xzr, ne  // ne = any
 554:	adds	x9, x9, x23
 558:	cset	w10, cs  // cs = hs, nlast
 55c:	cmp	x9, #0x0
 560:	cset	w11, lt  // lt = tstop
 564:	orr	w10, w10, w11
 568:	cmp	w10, #0x0
 56c:	csel	x22, x8, x9, ne  // ne = any
 570:	cbz	x22, 73c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x73c>
 574:	mov	x0, x22
 578:	bl	0 <_Znwm>
 57c:	mov	x24, x0
 580:	b	740 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x740>
 584:	mov	w8, #0x1b                  	// #27
 588:	str	w8, [x21, #152]
 58c:	b	798 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x798>
 590:	mov	w8, #0x1b                  	// #27
 594:	str	w8, [x21, #152]
 598:	b	87c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x87c>
 59c:	mov	x25, xzr
 5a0:	add	x28, x25, x24
 5a4:	cmp	x24, #0x1
 5a8:	strb	w27, [x28]
 5ac:	b.lt	5c0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5c0>  // b.tstop
 5b0:	mov	x0, x25
 5b4:	mov	x1, x22
 5b8:	mov	x2, x24
 5bc:	bl	0 <memmove>
 5c0:	add	x24, x28, #0x1
 5c4:	cbz	x22, 5d0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5d0>
 5c8:	mov	x0, x22
 5cc:	bl	0 <_ZdlPv>
 5d0:	add	x9, x25, x23
 5d4:	stp	x25, x24, [x19]
 5d8:	str	x9, [x26]
 5dc:	strb	wzr, [x20]
 5e0:	ldp	x1, x8, [x21, #272]
 5e4:	ldr	x0, [x19, #112]
 5e8:	mov	w3, wzr
 5ec:	add	x2, x1, x8
 5f0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 5f4:	tst	w0, #0xffff
 5f8:	b.ne	604 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x604>  // b.any
 5fc:	ubfx	w8, w0, #16, #1
 600:	cbz	w8, bac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xbac>
 604:	ldrh	w8, [x19, #96]
 608:	ldrb	w9, [x19, #98]
 60c:	orr	w8, w8, w0
 610:	orr	w9, w9, w0, lsr #16
 614:	strh	w8, [x19, #96]
 618:	strb	w9, [x19, #98]
 61c:	b	718 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x718>
 620:	mov	x25, xzr
 624:	add	x28, x25, x24
 628:	cmp	x24, #0x1
 62c:	strb	w27, [x28]
 630:	b.lt	644 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x644>  // b.tstop
 634:	mov	x0, x25
 638:	mov	x1, x21
 63c:	mov	x2, x24
 640:	bl	0 <memmove>
 644:	add	x24, x28, #0x1
 648:	cbz	x21, 654 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x654>
 64c:	mov	x0, x21
 650:	bl	0 <_ZdlPv>
 654:	add	x9, x25, x22
 658:	stp	x25, x24, [x19]
 65c:	str	x9, [x26]
 660:	strb	wzr, [x20]
 664:	mov	x0, x19
 668:	mov	x1, x23
 66c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 670:	b	718 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x718>
 674:	mov	x24, xzr
 678:	add	x27, x24, x23
 67c:	cmp	x23, #0x1
 680:	strb	w26, [x27]
 684:	b.lt	698 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x698>  // b.tstop
 688:	mov	x0, x24
 68c:	mov	x1, x21
 690:	mov	x2, x23
 694:	bl	0 <memmove>
 698:	add	x23, x27, #0x1
 69c:	cbz	x21, 6a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6a8>
 6a0:	mov	x0, x21
 6a4:	bl	0 <_ZdlPv>
 6a8:	add	x8, x24, x22
 6ac:	stp	x24, x23, [x19]
 6b0:	str	x8, [x19, #16]
 6b4:	strb	w25, [x20, #1]
 6b8:	b	700 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x700>
 6bc:	mov	x24, xzr
 6c0:	add	x27, x24, x23
 6c4:	cmp	x23, #0x1
 6c8:	strb	w26, [x27]
 6cc:	b.lt	6e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6e0>  // b.tstop
 6d0:	mov	x0, x24
 6d4:	mov	x1, x21
 6d8:	mov	x2, x23
 6dc:	bl	0 <memmove>
 6e0:	add	x23, x27, #0x1
 6e4:	cbz	x21, 6f0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x6f0>
 6e8:	mov	x0, x21
 6ec:	bl	0 <_ZdlPv>
 6f0:	add	x9, x24, x22
 6f4:	stp	x24, x23, [x19]
 6f8:	str	x9, [x25]
 6fc:	strb	wzr, [x20]
 700:	ldr	x0, [sp]
 704:	mov	x8, sp
 708:	add	x8, x8, #0x10
 70c:	cmp	x0, x8
 710:	b.eq	718 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x718>  // b.none
 714:	bl	0 <_ZdlPv>
 718:	mov	w0, #0x1                   	// #1
 71c:	ldp	x20, x19, [sp, #112]
 720:	ldp	x22, x21, [sp, #96]
 724:	ldp	x24, x23, [sp, #80]
 728:	ldp	x26, x25, [sp, #64]
 72c:	ldp	x28, x27, [sp, #48]
 730:	ldp	x29, x30, [sp, #32]
 734:	add	sp, sp, #0x80
 738:	ret
 73c:	mov	x24, xzr
 740:	add	x27, x24, x23
 744:	cmp	x23, #0x1
 748:	strb	w26, [x27]
 74c:	b.lt	760 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x760>  // b.tstop
 750:	mov	x0, x24
 754:	mov	x1, x21
 758:	mov	x2, x23
 75c:	bl	0 <memmove>
 760:	add	x23, x27, #0x1
 764:	cbz	x21, 770 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x770>
 768:	mov	x0, x21
 76c:	bl	0 <_ZdlPv>
 770:	add	x8, x24, x22
 774:	stp	x24, x23, [x19]
 778:	str	x8, [x19, #16]
 77c:	strb	w25, [x20, #1]
 780:	b	718 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x718>
 784:	mov	x0, x22
 788:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 78c:	b	798 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x798>
 790:	mov	x0, x22
 794:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 798:	ldrb	w8, [x20]
 79c:	cbz	w8, 7bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x7bc>
 7a0:	mov	x0, x21
 7a4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 7a8:	tbz	w0, #0, 80c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x80c>
 7ac:	ldr	x8, [x21, #272]
 7b0:	ldrb	w1, [x20, #1]
 7b4:	ldrb	w2, [x8]
 7b8:	b	b00 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb00>
 7bc:	ldrb	w8, [x21]
 7c0:	tbnz	w8, #4, 85c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x85c>
 7c4:	ldr	w8, [x21, #152]
 7c8:	cmp	w8, #0xb
 7cc:	b.ne	bac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xbac>  // b.any
 7d0:	mov	x0, x24
 7d4:	mov	x1, x23
 7d8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 7dc:	ldp	x8, x9, [x21, #184]
 7e0:	cmp	x8, x9
 7e4:	b.eq	9dc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x9dc>  // b.none
 7e8:	ldr	w8, [x21, #144]
 7ec:	cmp	w8, #0x2
 7f0:	b.eq	a4c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xa4c>  // b.none
 7f4:	cmp	w8, #0x1
 7f8:	b.eq	a58 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xa58>  // b.none
 7fc:	cbnz	w8, a60 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xa60>
 800:	mov	x0, x22
 804:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 808:	b	a60 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xa60>
 80c:	ldr	w8, [x21, #152]
 810:	cmp	w8, #0xb
 814:	b.eq	900 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x900>  // b.none
 818:	cmp	w8, #0x1c
 81c:	b.ne	bac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xbac>  // b.any
 820:	mov	x0, x24
 824:	mov	x1, x23
 828:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 82c:	ldp	x8, x9, [x21, #184]
 830:	cmp	x8, x9
 834:	b.eq	9e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x9e8>  // b.none
 838:	ldr	w8, [x21, #144]
 83c:	cmp	w8, #0x2
 840:	b.eq	ae4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xae4>  // b.none
 844:	cmp	w8, #0x1
 848:	b.eq	af0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xaf0>  // b.none
 84c:	cbnz	w8, af8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xaf8>
 850:	mov	x0, x22
 854:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 858:	b	af8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xaf8>
 85c:	mov	w8, #0x2d01                	// #11521
 860:	strh	w8, [x20]
 864:	b	718 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x718>
 868:	mov	x0, x22
 86c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 870:	b	87c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x87c>
 874:	mov	x0, x22
 878:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 87c:	ldrb	w8, [x20]
 880:	cbz	w8, 970 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x970>
 884:	mov	x8, x19
 888:	ldrb	w27, [x20, #1]
 88c:	ldr	x9, [x8, #8]!
 890:	mov	x26, x8
 894:	ldr	x10, [x26, #8]!
 898:	cmp	x9, x10
 89c:	b.eq	8b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x8b4>  // b.none
 8a0:	strb	w27, [x9]
 8a4:	ldr	x9, [x8]
 8a8:	mov	x26, x8
 8ac:	add	x9, x9, #0x1
 8b0:	b	968 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x968>
 8b4:	ldr	x22, [x19]
 8b8:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
 8bc:	sub	x24, x9, x22
 8c0:	cmp	x24, x8
 8c4:	b.eq	bb0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xbb0>  // b.none
 8c8:	cmp	x24, #0x0
 8cc:	csinc	x9, x24, xzr, ne  // ne = any
 8d0:	adds	x9, x9, x24
 8d4:	cset	w10, cs  // cs = hs, nlast
 8d8:	cmp	x9, #0x0
 8dc:	cset	w11, lt  // lt = tstop
 8e0:	orr	w10, w10, w11
 8e4:	cmp	w10, #0x0
 8e8:	csel	x23, x8, x9, ne  // ne = any
 8ec:	cbz	x23, 92c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x92c>
 8f0:	mov	x0, x23
 8f4:	bl	0 <_Znwm>
 8f8:	mov	x25, x0
 8fc:	b	930 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x930>
 900:	ldrb	w8, [x20]
 904:	cbz	w8, 9f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x9f4>
 908:	ldp	x8, x9, [x19, #8]
 90c:	ldrb	w25, [x20, #1]
 910:	cmp	x8, x9
 914:	b.eq	a00 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xa00>  // b.none
 918:	strb	w25, [x8]
 91c:	ldr	x8, [x19, #8]
 920:	add	x8, x8, #0x1
 924:	str	x8, [x19, #8]
 928:	b	ba0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xba0>
 92c:	mov	x25, xzr
 930:	add	x28, x25, x24
 934:	cmp	x24, #0x1
 938:	strb	w27, [x28]
 93c:	b.lt	950 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x950>  // b.tstop
 940:	mov	x0, x25
 944:	mov	x1, x22
 948:	mov	x2, x24
 94c:	bl	0 <memmove>
 950:	add	x24, x28, #0x1
 954:	cbz	x22, 960 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x960>
 958:	mov	x0, x22
 95c:	bl	0 <_ZdlPv>
 960:	add	x9, x25, x23
 964:	stp	x25, x24, [x19]
 968:	str	x9, [x26]
 96c:	strb	wzr, [x20]
 970:	ldp	x1, x9, [x21, #272]
 974:	ldr	x8, [x21, #392]
 978:	ldr	x0, [x19, #112]
 97c:	mov	w3, wzr
 980:	ldrb	w10, [x1]
 984:	ldr	x8, [x8, #48]
 988:	add	x2, x1, x9
 98c:	ldrh	w20, [x8, x10, lsl #1]
 990:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 994:	tst	w0, #0xffff
 998:	str	w0, [sp]
 99c:	b.ne	9a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x9a8>  // b.any
 9a0:	ubfx	w8, w0, #16, #1
 9a4:	cbz	w8, bac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xbac>
 9a8:	tbz	w20, #8, 604 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x604>
 9ac:	ldp	x1, x8, [x19, #80]
 9b0:	cmp	x1, x8
 9b4:	b.eq	9cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x9cc>  // b.none
 9b8:	str	w0, [x1]
 9bc:	ldr	x8, [x19, #80]
 9c0:	add	x8, x8, #0x4
 9c4:	str	x8, [x19, #80]
 9c8:	b	718 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x718>
 9cc:	add	x0, x19, #0x48
 9d0:	mov	x2, sp
 9d4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 9d8:	b	718 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x718>
 9dc:	mov	w8, #0x1b                  	// #27
 9e0:	str	w8, [x21, #152]
 9e4:	b	a60 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xa60>
 9e8:	mov	w8, #0x1b                  	// #27
 9ec:	str	w8, [x21, #152]
 9f0:	b	af8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xaf8>
 9f4:	mov	w8, #0x1                   	// #1
 9f8:	strb	w8, [x20]
 9fc:	b	ba0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xba0>
 a00:	ldr	x21, [x19]
 a04:	sub	x23, x8, x21
 a08:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
 a0c:	cmp	x23, x8
 a10:	b.eq	bb0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xbb0>  // b.none
 a14:	cmp	x23, #0x0
 a18:	csinc	x9, x23, xzr, ne  // ne = any
 a1c:	adds	x9, x9, x23
 a20:	cset	w10, cs  // cs = hs, nlast
 a24:	cmp	x9, #0x0
 a28:	cset	w11, lt  // lt = tstop
 a2c:	orr	w10, w10, w11
 a30:	cmp	w10, #0x0
 a34:	csel	x22, x8, x9, ne  // ne = any
 a38:	cbz	x22, b60 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb60>
 a3c:	mov	x0, x22
 a40:	bl	0 <_Znwm>
 a44:	mov	x24, x0
 a48:	b	b64 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb64>
 a4c:	mov	x0, x22
 a50:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 a54:	b	a60 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xa60>
 a58:	mov	x0, x22
 a5c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 a60:	ldrb	w8, [x20]
 a64:	cbz	w8, a8c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xa8c>
 a68:	ldp	x8, x9, [x19, #8]
 a6c:	ldrb	w25, [x20, #1]
 a70:	cmp	x8, x9
 a74:	b.eq	a98 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xa98>  // b.none
 a78:	strb	w25, [x8]
 a7c:	ldr	x8, [x19, #8]
 a80:	add	x8, x8, #0x1
 a84:	str	x8, [x19, #8]
 a88:	b	b50 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb50>
 a8c:	mov	w8, #0x1                   	// #1
 a90:	strb	w8, [x20]
 a94:	b	b50 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb50>
 a98:	ldr	x21, [x19]
 a9c:	sub	x23, x8, x21
 aa0:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
 aa4:	cmp	x23, x8
 aa8:	b.eq	bb0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xbb0>  // b.none
 aac:	cmp	x23, #0x0
 ab0:	csinc	x9, x23, xzr, ne  // ne = any
 ab4:	adds	x9, x9, x23
 ab8:	cset	w10, cs  // cs = hs, nlast
 abc:	cmp	x9, #0x0
 ac0:	cset	w11, lt  // lt = tstop
 ac4:	orr	w10, w10, w11
 ac8:	cmp	w10, #0x0
 acc:	csel	x22, x8, x9, ne  // ne = any
 ad0:	cbz	x22, b10 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb10>
 ad4:	mov	x0, x22
 ad8:	bl	0 <_Znwm>
 adc:	mov	x24, x0
 ae0:	b	b14 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb14>
 ae4:	mov	x0, x22
 ae8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 aec:	b	af8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xaf8>
 af0:	mov	x0, x22
 af4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 af8:	ldrb	w1, [x20, #1]
 afc:	mov	w2, #0x2d                  	// #45
 b00:	mov	x0, x19
 b04:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 b08:	strb	wzr, [x20]
 b0c:	b	718 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x718>
 b10:	mov	x24, xzr
 b14:	add	x26, x24, x23
 b18:	cmp	x23, #0x1
 b1c:	strb	w25, [x26]
 b20:	b.lt	b34 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb34>  // b.tstop
 b24:	mov	x0, x24
 b28:	mov	x1, x21
 b2c:	mov	x2, x23
 b30:	bl	0 <memmove>
 b34:	add	x23, x26, #0x1
 b38:	cbz	x21, b44 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb44>
 b3c:	mov	x0, x21
 b40:	bl	0 <_ZdlPv>
 b44:	add	x8, x24, x22
 b48:	stp	x24, x23, [x19]
 b4c:	str	x8, [x19, #16]
 b50:	mov	w8, #0x2d                  	// #45
 b54:	mov	w0, wzr
 b58:	strb	w8, [x20, #1]
 b5c:	b	71c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x71c>
 b60:	mov	x24, xzr
 b64:	add	x26, x24, x23
 b68:	cmp	x23, #0x1
 b6c:	strb	w25, [x26]
 b70:	b.lt	b84 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb84>  // b.tstop
 b74:	mov	x0, x24
 b78:	mov	x1, x21
 b7c:	mov	x2, x23
 b80:	bl	0 <memmove>
 b84:	add	x23, x26, #0x1
 b88:	cbz	x21, b94 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb94>
 b8c:	mov	x0, x21
 b90:	bl	0 <_ZdlPv>
 b94:	add	x8, x24, x22
 b98:	stp	x24, x23, [x19]
 b9c:	str	x8, [x19, #16]
 ba0:	mov	w8, #0x2d                  	// #45
 ba4:	strb	w8, [x20, #1]
 ba8:	b	718 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x718>
 bac:	bl	0 <abort>
 bb0:	adrp	x0, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 bb4:	add	x0, x0, #0x0
 bb8:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x20, x8
  1c:	ldp	x9, x8, [x1]
  20:	mov	x19, x0
  24:	ldr	x0, [x0, #112]
  28:	add	x2, x9, x8
  2c:	mov	x8, x20
  30:	mov	x1, x9
  34:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
  38:	ldr	x8, [x20, #8]
  3c:	cbz	x8, 118 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x118>
  40:	ldr	x9, [x20]
  44:	mov	x8, x19
  48:	ldrb	w25, [x9]
  4c:	ldr	x9, [x8, #8]!
  50:	mov	x24, x8
  54:	ldr	x10, [x24, #8]!
  58:	cmp	x9, x10
  5c:	b.eq	74 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x74>  // b.none
  60:	strb	w25, [x9]
  64:	ldr	x9, [x8]
  68:	mov	x24, x8
  6c:	add	x9, x9, #0x1
  70:	b	fc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xfc>
  74:	ldr	x20, [x19]
  78:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  7c:	sub	x22, x9, x20
  80:	cmp	x22, x8
  84:	b.eq	11c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x11c>  // b.none
  88:	cmp	x22, #0x0
  8c:	csinc	x9, x22, xzr, ne  // ne = any
  90:	adds	x9, x9, x22
  94:	cset	w10, cs  // cs = hs, nlast
  98:	cmp	x9, #0x0
  9c:	cset	w11, lt  // lt = tstop
  a0:	orr	w10, w10, w11
  a4:	cmp	w10, #0x0
  a8:	csel	x21, x8, x9, ne  // ne = any
  ac:	cbz	x21, c0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xc0>
  b0:	mov	x0, x21
  b4:	bl	0 <_Znwm>
  b8:	mov	x23, x0
  bc:	b	c4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xc4>
  c0:	mov	x23, xzr
  c4:	add	x26, x23, x22
  c8:	cmp	x22, #0x1
  cc:	strb	w25, [x26]
  d0:	b.lt	e4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xe4>  // b.tstop
  d4:	mov	x0, x23
  d8:	mov	x1, x20
  dc:	mov	x2, x22
  e0:	bl	0 <memmove>
  e4:	add	x22, x26, #0x1
  e8:	cbz	x20, f4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xf4>
  ec:	mov	x0, x20
  f0:	bl	0 <_ZdlPv>
  f4:	add	x9, x23, x21
  f8:	stp	x23, x22, [x19]
  fc:	str	x9, [x24]
 100:	ldp	x20, x19, [sp, #64]
 104:	ldp	x22, x21, [sp, #48]
 108:	ldp	x24, x23, [sp, #32]
 10c:	ldp	x26, x25, [sp, #16]
 110:	ldp	x29, x30, [sp], #80
 114:	ret
 118:	bl	0 <abort>
 11c:	adrp	x0, 0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
 120:	add	x0, x0, #0x0
 124:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x24, x23, [sp, #80]
   c:	stp	x22, x21, [sp, #96]
  10:	stp	x20, x19, [sp, #112]
  14:	add	x29, sp, #0x40
  18:	ldp	x9, x8, [x1]
  1c:	mov	x19, x0
  20:	ldr	x0, [x0, #112]
  24:	add	x2, x9, x8
  28:	add	x8, sp, #0x20
  2c:	mov	x1, x9
  30:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
  34:	ldr	x21, [sp, #40]
  38:	cbz	x21, 184 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x184>
  3c:	ldr	x20, [x19, #112]
  40:	ldr	x23, [sp, #32]
  44:	mov	x0, x20
  48:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  4c:	tbnz	x21, #63, 188 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x188>
  50:	mov	x22, x0
  54:	mov	x0, x21
  58:	bl	0 <_Znwm>
  5c:	mov	x1, x23
  60:	mov	x2, x21
  64:	mov	x24, x0
  68:	bl	0 <memcpy>
  6c:	ldr	x8, [x22]
  70:	add	x21, x24, x21
  74:	mov	x0, x22
  78:	mov	x1, x24
  7c:	ldr	x8, [x8, #40]
  80:	mov	x2, x21
  84:	blr	x8
  88:	mov	x8, sp
  8c:	mov	x0, x20
  90:	mov	x1, x24
  94:	mov	x2, x21
  98:	mov	x22, sp
  9c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
  a0:	mov	x0, x24
  a4:	bl	0 <_ZdlPv>
  a8:	ldr	x1, [sp]
  ac:	add	x20, x22, #0x10
  b0:	cmp	x1, x20
  b4:	b.eq	ec <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xec>  // b.none
  b8:	ldr	x10, [sp, #32]
  bc:	add	x8, sp, #0x20
  c0:	ldr	x9, [sp, #48]
  c4:	ldur	q0, [sp, #8]
  c8:	add	x8, x8, #0x10
  cc:	cmp	x10, x8
  d0:	csel	x8, xzr, x10, eq  // eq = none
  d4:	str	x1, [sp, #32]
  d8:	stur	q0, [sp, #40]
  dc:	cbz	x8, 10c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x10c>
  e0:	str	x8, [sp]
  e4:	str	x9, [sp, #16]
  e8:	b	130 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x130>
  ec:	ldr	x2, [sp, #8]
  f0:	cbz	x2, 11c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x11c>
  f4:	ldr	x0, [sp, #32]
  f8:	cmp	x2, #0x1
  fc:	b.ne	118 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x118>  // b.any
 100:	ldrb	w8, [x1]
 104:	strb	w8, [x0]
 108:	b	11c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x11c>
 10c:	mov	x8, x20
 110:	str	x20, [sp]
 114:	b	130 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x130>
 118:	bl	0 <memcpy>
 11c:	ldr	x8, [sp, #8]
 120:	ldr	x9, [sp, #32]
 124:	str	x8, [sp, #40]
 128:	strb	wzr, [x9, x8]
 12c:	ldr	x8, [sp]
 130:	str	xzr, [sp, #8]
 134:	strb	wzr, [x8]
 138:	ldr	x0, [sp]
 13c:	cmp	x0, x20
 140:	b.eq	148 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x148>  // b.none
 144:	bl	0 <_ZdlPv>
 148:	add	x0, x19, #0x18
 14c:	add	x1, sp, #0x20
 150:	add	x19, sp, #0x20
 154:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
 158:	ldr	x0, [sp, #32]
 15c:	add	x8, x19, #0x10
 160:	cmp	x0, x8
 164:	b.eq	16c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x16c>  // b.none
 168:	bl	0 <_ZdlPv>
 16c:	ldp	x20, x19, [sp, #112]
 170:	ldp	x22, x21, [sp, #96]
 174:	ldp	x24, x23, [sp, #80]
 178:	ldp	x29, x30, [sp, #64]
 17c:	add	sp, sp, #0x80
 180:	ret
 184:	bl	0 <abort>
 188:	adrp	x0, 0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
 18c:	add	x0, x0, #0x0
 190:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc>:
   0:	sub	sp, sp, #0xc0
   4:	stp	x29, x30, [sp, #128]
   8:	str	x23, [sp, #144]
   c:	stp	x22, x21, [sp, #160]
  10:	stp	x20, x19, [sp, #176]
  14:	add	x29, sp, #0x80
  18:	and	w8, w1, #0xff
  1c:	mov	w20, w2
  20:	cmp	w8, w2, uxtb
  24:	b.hi	228 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x228>  // b.pmore
  28:	add	x8, sp, #0x40
  2c:	mov	w2, w1
  30:	mov	x19, x0
  34:	add	x21, x8, #0x10
  38:	add	x0, sp, #0x40
  3c:	mov	w1, #0x1                   	// #1
  40:	str	x21, [sp, #64]
  44:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEmc>
  48:	ldp	x1, x8, [sp, #64]
  4c:	ldr	x0, [x19, #104]
  50:	add	x2, x1, x8
  54:	add	x8, sp, #0x20
  58:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc>
  5c:	ldr	x0, [sp, #64]
  60:	cmp	x0, x21
  64:	b.eq	6c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x6c>  // b.none
  68:	bl	0 <_ZdlPv>
  6c:	add	x0, sp, #0x40
  70:	mov	w1, #0x1                   	// #1
  74:	mov	w2, w20
  78:	str	x21, [sp, #64]
  7c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEmc>
  80:	ldp	x1, x8, [sp, #64]
  84:	ldr	x0, [x19, #104]
  88:	add	x2, x1, x8
  8c:	mov	x8, sp
  90:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc>
  94:	ldr	x0, [sp, #64]
  98:	cmp	x0, x21
  9c:	b.eq	a4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0xa4>  // b.none
  a0:	bl	0 <_ZdlPv>
  a4:	ldr	x8, [sp, #32]
  a8:	add	x9, sp, #0x40
  ac:	add	x21, x9, #0x10
  b0:	add	x9, sp, #0x20
  b4:	add	x20, x9, #0x10
  b8:	cmp	x8, x20
  bc:	str	x21, [sp, #64]
  c0:	b.eq	d4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0xd4>  // b.none
  c4:	ldr	x9, [sp, #48]
  c8:	str	x8, [sp, #64]
  cc:	str	x9, [sp, #80]
  d0:	b	dc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0xdc>
  d4:	ldr	q0, [x8]
  d8:	str	q0, [x21]
  dc:	ldr	x9, [sp]
  e0:	ldr	x8, [sp, #40]
  e4:	mov	x11, sp
  e8:	add	x10, sp, #0x40
  ec:	add	x22, x11, #0x10
  f0:	add	x23, x10, #0x30
  f4:	cmp	x9, x22
  f8:	stp	x20, xzr, [sp, #32]
  fc:	strb	wzr, [sp, #48]
 100:	str	x8, [sp, #72]
 104:	str	x23, [sp, #96]
 108:	b.eq	11c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x11c>  // b.none
 10c:	ldr	x10, [sp, #16]
 110:	str	x9, [sp, #96]
 114:	str	x10, [sp, #112]
 118:	b	124 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x124>
 11c:	ldr	q0, [x9]
 120:	str	q0, [x23]
 124:	ldr	x9, [sp, #8]
 128:	stp	x22, xzr, [sp]
 12c:	strb	wzr, [sp, #16]
 130:	str	x9, [sp, #104]
 134:	ldp	x1, x9, [x19, #56]
 138:	cmp	x1, x9
 13c:	b.eq	164 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x164>  // b.none
 140:	add	x9, x1, #0x10
 144:	str	x9, [x1]
 148:	ldr	x10, [sp, #64]
 14c:	cmp	x10, x21
 150:	b.eq	184 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x184>  // b.none
 154:	str	x10, [x1]
 158:	ldr	x9, [sp, #80]
 15c:	str	x9, [x1, #16]
 160:	b	18c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x18c>
 164:	add	x0, x19, #0x30
 168:	add	x2, sp, #0x40
 16c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc>
 170:	ldr	x0, [sp, #96]
 174:	cmp	x0, x23
 178:	b.eq	1e0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x1e0>  // b.none
 17c:	bl	0 <_ZdlPv>
 180:	b	1e0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x1e0>
 184:	ldr	q0, [x21]
 188:	str	q0, [x9]
 18c:	str	x8, [x1, #8]
 190:	add	x8, x1, #0x30
 194:	stp	x21, xzr, [sp, #64]
 198:	strb	wzr, [sp, #80]
 19c:	str	x8, [x1, #32]
 1a0:	ldr	x9, [sp, #96]
 1a4:	cmp	x9, x23
 1a8:	b.eq	1bc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x1bc>  // b.none
 1ac:	str	x9, [x1, #32]
 1b0:	ldr	x8, [sp, #112]
 1b4:	str	x8, [x1, #48]
 1b8:	b	1c4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x1c4>
 1bc:	ldr	q0, [x23]
 1c0:	str	q0, [x8]
 1c4:	ldr	x8, [sp, #104]
 1c8:	str	x8, [x1, #40]
 1cc:	stp	x23, xzr, [sp, #96]
 1d0:	strb	wzr, [sp, #112]
 1d4:	ldr	x8, [x19, #56]
 1d8:	add	x8, x8, #0x40
 1dc:	str	x8, [x19, #56]
 1e0:	ldr	x0, [sp, #64]
 1e4:	cmp	x0, x21
 1e8:	b.eq	1f0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x1f0>  // b.none
 1ec:	bl	0 <_ZdlPv>
 1f0:	ldr	x0, [sp]
 1f4:	cmp	x0, x22
 1f8:	b.eq	200 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x200>  // b.none
 1fc:	bl	0 <_ZdlPv>
 200:	ldr	x0, [sp, #32]
 204:	cmp	x0, x20
 208:	b.eq	210 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x210>  // b.none
 20c:	bl	0 <_ZdlPv>
 210:	ldp	x20, x19, [sp, #176]
 214:	ldp	x22, x21, [sp, #160]
 218:	ldr	x23, [sp, #144]
 21c:	ldp	x29, x30, [sp, #128]
 220:	add	sp, sp, #0xc0
 224:	ret
 228:	bl	0 <abort>

Disassembly of section .text._ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	str	x27, [sp, #16]
   8:	stp	x26, x25, [sp, #32]
   c:	stp	x24, x23, [sp, #48]
  10:	stp	x22, x21, [sp, #64]
  14:	stp	x20, x19, [sp, #80]
  18:	mov	x29, sp
  1c:	ldp	x20, x25, [x0]
  20:	mov	x9, #0x7fffffffffffffc0    	// #9223372036854775744
  24:	sub	x8, x25, x20
  28:	cmp	x8, x9
  2c:	b.eq	304 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x304>  // b.none
  30:	asr	x9, x8, #6
  34:	cmp	x8, #0x0
  38:	csinc	x10, x9, xzr, ne  // ne = any
  3c:	adds	x9, x10, x9
  40:	lsr	x11, x9, #57
  44:	cset	w10, cs  // cs = hs, nlast
  48:	cmp	x11, #0x0
  4c:	cset	w11, ne  // ne = any
  50:	orr	w10, w10, w11
  54:	mov	x8, #0x1ffffffffffffff     	// #144115188075855871
  58:	cmp	w10, #0x0
  5c:	csel	x24, x8, x9, ne  // ne = any
  60:	sub	x8, x1, x20
  64:	mov	x23, x2
  68:	mov	x19, x0
  6c:	mov	x21, x1
  70:	asr	x26, x8, #6
  74:	cbz	x24, 88 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x88>
  78:	lsl	x0, x24, #6
  7c:	bl	0 <_Znwm>
  80:	mov	x22, x0
  84:	b	8c <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x8c>
  88:	mov	x22, xzr
  8c:	add	x9, x22, x26, lsl #6
  90:	add	x10, x9, #0x10
  94:	str	x10, [x9]
  98:	mov	x8, x23
  9c:	ldr	x11, [x8], #16
  a0:	cmp	x11, x8
  a4:	b.eq	b8 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0xb8>  // b.none
  a8:	str	x11, [x9]
  ac:	ldr	x10, [x23, #16]
  b0:	str	x10, [x9, #16]
  b4:	b	c0 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0xc0>
  b8:	ldr	q0, [x11]
  bc:	str	q0, [x10]
  c0:	ldr	x12, [x23, #8]
  c4:	add	x9, x22, x26, lsl #6
  c8:	add	x10, x9, #0x30
  cc:	mov	x11, x9
  d0:	str	x12, [x9, #8]
  d4:	stp	x8, xzr, [x23]
  d8:	strb	wzr, [x23, #16]
  dc:	str	x10, [x11, #32]!
  e0:	ldr	x12, [x23, #32]
  e4:	add	x8, x23, #0x30
  e8:	cmp	x12, x8
  ec:	b.eq	100 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x100>  // b.none
  f0:	str	x12, [x11]
  f4:	ldr	x10, [x23, #48]
  f8:	str	x10, [x9, #48]
  fc:	b	108 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x108>
 100:	ldr	q0, [x12]
 104:	str	q0, [x10]
 108:	ldr	x9, [x23, #40]
 10c:	add	x10, x22, x26, lsl #6
 110:	cmp	x20, x21
 114:	str	x9, [x10, #40]
 118:	stp	x8, xzr, [x23, #32]
 11c:	strb	wzr, [x23, #48]
 120:	mov	x23, x22
 124:	b.eq	1f0 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x1f0>  // b.none
 128:	mov	x23, xzr
 12c:	b	140 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x140>
 130:	add	x8, x26, #0x30
 134:	cmp	x8, x21
 138:	add	x23, x23, #0x40
 13c:	b.eq	1ec <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x1ec>  // b.none
 140:	add	x9, x22, x23
 144:	add	x8, x9, #0x10
 148:	add	x10, x20, x23
 14c:	str	x8, [x9]
 150:	mov	x8, x10
 154:	ldr	x11, [x8], #16
 158:	cmp	x11, x8
 15c:	b.eq	170 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x170>  // b.none
 160:	str	x11, [x9]
 164:	ldr	x10, [x10, #16]
 168:	str	x10, [x9, #16]
 16c:	b	178 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x178>
 170:	ldr	q0, [x11]
 174:	str	q0, [x9, #16]
 178:	ldur	x10, [x8, #-8]
 17c:	add	x9, x22, x23
 180:	add	x11, x9, #0x30
 184:	str	x10, [x9, #8]
 188:	stp	x8, xzr, [x8, #-16]
 18c:	strb	wzr, [x8]
 190:	str	x11, [x9, #32]
 194:	ldr	x10, [x8, #16]
 198:	add	x8, x8, #0x20
 19c:	cmp	x10, x8
 1a0:	b.eq	1b8 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x1b8>  // b.none
 1a4:	str	x10, [x9, #32]
 1a8:	add	x10, x20, x23
 1ac:	ldr	x10, [x10, #48]
 1b0:	str	x10, [x9, #48]
 1b4:	b	1c0 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x1c0>
 1b8:	ldr	q0, [x10]
 1bc:	str	q0, [x9, #48]
 1c0:	ldur	x9, [x8, #-8]
 1c4:	add	x10, x22, x23
 1c8:	sub	x26, x8, #0x20
 1cc:	str	x9, [x10, #40]
 1d0:	ldur	x0, [x8, #-48]
 1d4:	stp	x8, xzr, [x8, #-16]
 1d8:	strb	wzr, [x8]
 1dc:	cmp	x0, x26
 1e0:	b.eq	130 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x130>  // b.none
 1e4:	bl	0 <_ZdlPv>
 1e8:	b	130 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x130>
 1ec:	add	x23, x22, x23
 1f0:	cmp	x25, x21
 1f4:	b.eq	2f8 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x2f8>  // b.none
 1f8:	mov	x26, xzr
 1fc:	b	210 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x210>
 200:	add	x8, x27, #0x30
 204:	cmp	x8, x25
 208:	add	x26, x26, #0x40
 20c:	b.eq	2bc <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x2bc>  // b.none
 210:	add	x9, x23, x26
 214:	add	x8, x9, #0x50
 218:	add	x10, x21, x26
 21c:	str	x8, [x9, #64]
 220:	mov	x8, x10
 224:	ldr	x11, [x8], #16
 228:	cmp	x11, x8
 22c:	b.eq	240 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x240>  // b.none
 230:	str	x11, [x9, #64]
 234:	ldr	x10, [x10, #16]
 238:	str	x10, [x9, #80]
 23c:	b	248 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x248>
 240:	ldr	q0, [x11]
 244:	str	q0, [x9, #80]
 248:	ldur	x10, [x8, #-8]
 24c:	add	x9, x23, x26
 250:	add	x11, x9, #0x70
 254:	str	x10, [x9, #72]
 258:	stp	x8, xzr, [x8, #-16]
 25c:	strb	wzr, [x8]
 260:	str	x11, [x9, #96]
 264:	ldr	x10, [x8, #16]
 268:	add	x8, x8, #0x20
 26c:	cmp	x10, x8
 270:	b.eq	288 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x288>  // b.none
 274:	str	x10, [x9, #96]
 278:	add	x10, x21, x26
 27c:	ldr	x10, [x10, #48]
 280:	str	x10, [x9, #112]
 284:	b	290 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x290>
 288:	ldr	q0, [x10]
 28c:	str	q0, [x9, #112]
 290:	ldur	x9, [x8, #-8]
 294:	add	x10, x23, x26
 298:	sub	x27, x8, #0x20
 29c:	str	x9, [x10, #104]
 2a0:	ldur	x0, [x8, #-48]
 2a4:	stp	x8, xzr, [x8, #-16]
 2a8:	strb	wzr, [x8]
 2ac:	cmp	x0, x27
 2b0:	b.eq	200 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x200>  // b.none
 2b4:	bl	0 <_ZdlPv>
 2b8:	b	200 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x200>
 2bc:	add	x8, x23, x26
 2c0:	add	x21, x8, #0x40
 2c4:	cbz	x20, 2d0 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x2d0>
 2c8:	mov	x0, x20
 2cc:	bl	0 <_ZdlPv>
 2d0:	add	x8, x22, x24, lsl #6
 2d4:	stp	x22, x21, [x19]
 2d8:	str	x8, [x19, #16]
 2dc:	ldp	x20, x19, [sp, #80]
 2e0:	ldp	x22, x21, [sp, #64]
 2e4:	ldp	x24, x23, [sp, #48]
 2e8:	ldp	x26, x25, [sp, #32]
 2ec:	ldr	x27, [sp, #16]
 2f0:	ldp	x29, x30, [sp], #96
 2f4:	ret
 2f8:	add	x21, x23, #0x40
 2fc:	cbnz	x20, 2c8 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x2c8>
 300:	b	2d0 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x2d0>
 304:	adrp	x0, 0 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>
 308:	add	x0, x0, #0x0
 30c:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #32]
   8:	stp	x24, x23, [sp, #48]
   c:	stp	x22, x21, [sp, #64]
  10:	stp	x20, x19, [sp, #80]
  14:	add	x29, sp, #0x20
  18:	ldr	w8, [x0, #152]
  1c:	mov	x19, x2
  20:	mov	x20, x1
  24:	mov	x22, x0
  28:	sub	w8, w8, #0xb
  2c:	cmp	w8, #0x6
  30:	add	x21, x0, #0x8
  34:	b.hi	14c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x14c>  // b.pmore
  38:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  3c:	add	x9, x9, #0x0
  40:	adr	x10, 50 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x50>
  44:	ldrb	w11, [x9, x8]
  48:	add	x10, x10, x11, lsl #2
  4c:	br	x10
  50:	add	x1, x22, #0xd0
  54:	add	x0, x22, #0x110
  58:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  5c:	ldp	x8, x9, [x22, #184]
  60:	cmp	x8, x9
  64:	b.eq	1e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x1e0>  // b.none
  68:	ldr	w8, [x22, #144]
  6c:	cmp	w8, #0x2
  70:	b.eq	2e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2e8>  // b.none
  74:	cmp	w8, #0x1
  78:	b.eq	2f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2f8>  // b.none
  7c:	cbnz	w8, 88 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x88>
  80:	mov	x0, x21
  84:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  88:	mov	w0, wzr
  8c:	b	3b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3b0>
  90:	add	x23, x22, #0x110
  94:	add	x1, x22, #0xd0
  98:	mov	x0, x23
  9c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  a0:	ldp	x8, x9, [x22, #184]
  a4:	cmp	x8, x9
  a8:	b.eq	1d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x1d4>  // b.none
  ac:	ldr	w8, [x22, #144]
  b0:	cmp	w8, #0x2
  b4:	b.eq	260 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x260>  // b.none
  b8:	cmp	w8, #0x1
  bc:	b.eq	254 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x254>  // b.none
  c0:	cbnz	w8, 268 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x268>
  c4:	mov	x0, x21
  c8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  cc:	b	268 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x268>
  d0:	add	x1, x22, #0xd0
  d4:	add	x0, x22, #0x110
  d8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  dc:	ldp	x8, x9, [x22, #184]
  e0:	cmp	x8, x9
  e4:	b.eq	1f0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x1f0>  // b.none
  e8:	ldr	w8, [x22, #144]
  ec:	cmp	w8, #0x2
  f0:	b.eq	308 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x308>  // b.none
  f4:	cmp	w8, #0x1
  f8:	b.eq	314 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x314>  // b.none
  fc:	cbnz	w8, 31c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x31c>
 100:	mov	x0, x21
 104:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 108:	b	31c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x31c>
 10c:	add	x23, x22, #0x110
 110:	add	x1, x22, #0xd0
 114:	mov	x0, x23
 118:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 11c:	ldp	x8, x9, [x22, #184]
 120:	cmp	x8, x9
 124:	b.eq	1fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x1fc>  // b.none
 128:	ldr	w8, [x22, #144]
 12c:	cmp	w8, #0x2
 130:	b.eq	374 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x374>  // b.none
 134:	cmp	w8, #0x1
 138:	b.eq	380 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x380>  // b.none
 13c:	cbnz	w8, 388 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x388>
 140:	mov	x0, x21
 144:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 148:	b	388 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x388>
 14c:	mov	x0, x22
 150:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 154:	tbz	w0, #0, 17c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x17c>
 158:	ldr	x8, [x22, #272]
 15c:	ldrb	w9, [x20]
 160:	ldrb	w21, [x8]
 164:	cbz	w9, 244 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x244>
 168:	ldrb	w1, [x20, #1]
 16c:	mov	x0, x19
 170:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 174:	strb	w21, [x20, #1]
 178:	b	3ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3ac>
 17c:	ldr	w8, [x22, #152]
 180:	cmp	w8, #0xe
 184:	b.eq	208 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x208>  // b.none
 188:	cmp	w8, #0x1c
 18c:	b.ne	654 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x654>  // b.any
 190:	add	x23, x22, #0xd0
 194:	add	x24, x22, #0x110
 198:	mov	x0, x24
 19c:	mov	x1, x23
 1a0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 1a4:	ldp	x8, x9, [x22, #184]
 1a8:	cmp	x8, x9
 1ac:	b.eq	3c8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3c8>  // b.none
 1b0:	ldr	w8, [x22, #144]
 1b4:	cmp	w8, #0x2
 1b8:	b.eq	3e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3e0>  // b.none
 1bc:	cmp	w8, #0x1
 1c0:	b.eq	3ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3ec>  // b.none
 1c4:	cbnz	w8, 3f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3f4>
 1c8:	mov	x0, x21
 1cc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 1d0:	b	3f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3f4>
 1d4:	mov	w8, #0x1b                  	// #27
 1d8:	str	w8, [x22, #152]
 1dc:	b	268 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x268>
 1e0:	mov	w8, #0x1b                  	// #27
 1e4:	mov	w0, wzr
 1e8:	str	w8, [x22, #152]
 1ec:	b	3b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3b0>
 1f0:	mov	w8, #0x1b                  	// #27
 1f4:	str	w8, [x22, #152]
 1f8:	b	31c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x31c>
 1fc:	mov	w8, #0x1b                  	// #27
 200:	str	w8, [x22, #152]
 204:	b	388 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x388>
 208:	add	x1, x22, #0xd0
 20c:	add	x0, x22, #0x110
 210:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 214:	ldp	x8, x9, [x22, #184]
 218:	cmp	x8, x9
 21c:	b.eq	3d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3d4>  // b.none
 220:	ldr	w8, [x22, #144]
 224:	cmp	w8, #0x2
 228:	b.eq	4d0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4d0>  // b.none
 22c:	cmp	w8, #0x1
 230:	b.eq	4dc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4dc>  // b.none
 234:	cbnz	w8, 4e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4e4>
 238:	mov	x0, x21
 23c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 240:	b	4e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4e4>
 244:	mov	w8, #0x1                   	// #1
 248:	strb	w8, [x20]
 24c:	strb	w21, [x20, #1]
 250:	b	3ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3ac>
 254:	mov	x0, x21
 258:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 25c:	b	268 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x268>
 260:	mov	x0, x21
 264:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 268:	mov	x8, sp
 26c:	mov	x0, x19
 270:	mov	x1, x23
 274:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 278:	ldr	x8, [sp, #8]
 27c:	cmp	x8, #0x1
 280:	b.ne	2a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2a4>  // b.any
 284:	ldr	x8, [sp]
 288:	ldrb	w9, [x20]
 28c:	ldrb	w21, [x8]
 290:	cbz	w9, 2c0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2c0>
 294:	ldrb	w1, [x20, #1]
 298:	mov	x0, x19
 29c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 2a0:	b	2c8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2c8>
 2a4:	ldrb	w8, [x20]
 2a8:	cbz	w8, 2cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2cc>
 2ac:	ldrb	w1, [x20, #1]
 2b0:	mov	x0, x19
 2b4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 2b8:	strb	wzr, [x20]
 2bc:	b	2cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2cc>
 2c0:	mov	w8, #0x1                   	// #1
 2c4:	strb	w8, [x20]
 2c8:	strb	w21, [x20, #1]
 2cc:	ldr	x0, [sp]
 2d0:	mov	x8, sp
 2d4:	add	x8, x8, #0x10
 2d8:	cmp	x0, x8
 2dc:	b.eq	3ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3ac>  // b.none
 2e0:	bl	0 <_ZdlPv>
 2e4:	b	3ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3ac>
 2e8:	mov	x0, x21
 2ec:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 2f0:	mov	w0, wzr
 2f4:	b	3b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3b0>
 2f8:	mov	x0, x21
 2fc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 300:	mov	w0, wzr
 304:	b	3b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3b0>
 308:	mov	x0, x21
 30c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 310:	b	31c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x31c>
 314:	mov	x0, x21
 318:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 31c:	ldrb	w8, [x20]
 320:	cbz	w8, 334 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x334>
 324:	ldrb	w1, [x20, #1]
 328:	mov	x0, x19
 32c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 330:	strb	wzr, [x20]
 334:	ldp	x1, x8, [x22, #272]
 338:	ldr	x0, [x19, #112]
 33c:	mov	w3, #0x1                   	// #1
 340:	add	x2, x1, x8
 344:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 348:	tst	w0, #0xffff
 34c:	b.ne	358 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x358>  // b.any
 350:	ubfx	w8, w0, #16, #1
 354:	cbz	w8, 654 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x654>
 358:	ldrh	w8, [x19, #96]
 35c:	ldrb	w9, [x19, #98]
 360:	orr	w8, w8, w0
 364:	orr	w9, w9, w0, lsr #16
 368:	strh	w8, [x19, #96]
 36c:	strb	w9, [x19, #98]
 370:	b	3ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3ac>
 374:	mov	x0, x21
 378:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 37c:	b	388 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x388>
 380:	mov	x0, x21
 384:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 388:	ldrb	w8, [x20]
 38c:	cbz	w8, 3a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3a0>
 390:	ldrb	w1, [x20, #1]
 394:	mov	x0, x19
 398:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 39c:	strb	wzr, [x20]
 3a0:	mov	x0, x19
 3a4:	mov	x1, x23
 3a8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 3ac:	mov	w0, #0x1                   	// #1
 3b0:	ldp	x20, x19, [sp, #80]
 3b4:	ldp	x22, x21, [sp, #64]
 3b8:	ldp	x24, x23, [sp, #48]
 3bc:	ldp	x29, x30, [sp, #32]
 3c0:	add	sp, sp, #0x60
 3c4:	ret
 3c8:	mov	w8, #0x1b                  	// #27
 3cc:	str	w8, [x22, #152]
 3d0:	b	3f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3f4>
 3d4:	mov	w8, #0x1b                  	// #27
 3d8:	str	w8, [x22, #152]
 3dc:	b	4e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4e4>
 3e0:	mov	x0, x21
 3e4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 3e8:	b	3f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3f4>
 3ec:	mov	x0, x21
 3f0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 3f4:	ldrb	w8, [x20]
 3f8:	cbz	w8, 424 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x424>
 3fc:	mov	x0, x22
 400:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 404:	tbz	w0, #0, 474 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x474>
 408:	ldr	x9, [x22, #272]
 40c:	ldrb	w8, [x20, #1]
 410:	ldrb	w9, [x9]
 414:	cmp	w8, w9
 418:	b.hi	654 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x654>  // b.pmore
 41c:	bfi	w8, w9, #8, #8
 420:	b	618 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x618>
 424:	ldrb	w8, [x22]
 428:	tbnz	w8, #4, 4c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4c4>
 42c:	ldr	w8, [x22, #152]
 430:	cmp	w8, #0xb
 434:	b.ne	654 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x654>  // b.any
 438:	mov	x0, x24
 43c:	mov	x1, x23
 440:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 444:	ldp	x8, x9, [x22, #184]
 448:	cmp	x8, x9
 44c:	b.eq	580 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x580>  // b.none
 450:	ldr	w8, [x22, #144]
 454:	cmp	w8, #0x2
 458:	b.eq	5ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5ac>  // b.none
 45c:	cmp	w8, #0x1
 460:	b.eq	5b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5b8>  // b.none
 464:	cbnz	w8, 5c0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5c0>
 468:	mov	x0, x21
 46c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 470:	b	5c0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5c0>
 474:	ldr	w8, [x22, #152]
 478:	cmp	w8, #0xb
 47c:	b.eq	568 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x568>  // b.none
 480:	cmp	w8, #0x1c
 484:	b.ne	654 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x654>  // b.any
 488:	mov	x0, x24
 48c:	mov	x1, x23
 490:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 494:	ldp	x8, x9, [x22, #184]
 498:	cmp	x8, x9
 49c:	b.eq	58c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x58c>  // b.none
 4a0:	ldr	w8, [x22, #144]
 4a4:	cmp	w8, #0x2
 4a8:	b.eq	5f0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5f0>  // b.none
 4ac:	cmp	w8, #0x1
 4b0:	b.eq	5fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5fc>  // b.none
 4b4:	cbnz	w8, 604 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x604>
 4b8:	mov	x0, x21
 4bc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 4c0:	b	604 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x604>
 4c4:	mov	w8, #0x2d01                	// #11521
 4c8:	strh	w8, [x20]
 4cc:	b	3ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3ac>
 4d0:	mov	x0, x21
 4d4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 4d8:	b	4e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4e4>
 4dc:	mov	x0, x21
 4e0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 4e4:	ldrb	w8, [x20]
 4e8:	cbz	w8, 4fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4fc>
 4ec:	ldrb	w1, [x20, #1]
 4f0:	mov	x0, x19
 4f4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 4f8:	strb	wzr, [x20]
 4fc:	ldp	x1, x9, [x22, #272]
 500:	ldr	x8, [x22, #392]
 504:	ldr	x0, [x19, #112]
 508:	mov	w3, #0x1                   	// #1
 50c:	ldrb	w10, [x1]
 510:	ldr	x8, [x8, #48]
 514:	add	x2, x1, x9
 518:	ldrh	w20, [x8, x10, lsl #1]
 51c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 520:	tst	w0, #0xffff
 524:	str	w0, [sp]
 528:	b.ne	534 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x534>  // b.any
 52c:	ubfx	w8, w0, #16, #1
 530:	cbz	w8, 654 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x654>
 534:	tbz	w20, #8, 358 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x358>
 538:	ldp	x1, x8, [x19, #80]
 53c:	cmp	x1, x8
 540:	b.eq	558 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x558>  // b.none
 544:	str	w0, [x1]
 548:	ldr	x8, [x19, #80]
 54c:	add	x8, x8, #0x4
 550:	str	x8, [x19, #80]
 554:	b	3ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3ac>
 558:	add	x0, x19, #0x48
 55c:	mov	x2, sp
 560:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 564:	b	3ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3ac>
 568:	ldrb	w8, [x20]
 56c:	cbz	w8, 598 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x598>
 570:	ldrb	w1, [x20, #1]
 574:	mov	x0, x19
 578:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 57c:	b	5a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5a0>
 580:	mov	w8, #0x1b                  	// #27
 584:	str	w8, [x22, #152]
 588:	b	5c0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5c0>
 58c:	mov	w8, #0x1b                  	// #27
 590:	str	w8, [x22, #152]
 594:	b	604 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x604>
 598:	mov	w8, #0x1                   	// #1
 59c:	strb	w8, [x20]
 5a0:	mov	w8, #0x2d                  	// #45
 5a4:	strb	w8, [x20, #1]
 5a8:	b	3ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3ac>
 5ac:	mov	x0, x21
 5b0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 5b4:	b	5c0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5c0>
 5b8:	mov	x0, x21
 5bc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 5c0:	ldrb	w8, [x20]
 5c4:	cbz	w8, 5d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5d8>
 5c8:	ldrb	w1, [x20, #1]
 5cc:	mov	x0, x19
 5d0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 5d4:	b	5e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5e0>
 5d8:	mov	w8, #0x1                   	// #1
 5dc:	strb	w8, [x20]
 5e0:	mov	w8, #0x2d                  	// #45
 5e4:	mov	w0, wzr
 5e8:	strb	w8, [x20, #1]
 5ec:	b	3b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3b0>
 5f0:	mov	x0, x21
 5f4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 5f8:	b	604 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x604>
 5fc:	mov	x0, x21
 600:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 604:	ldrb	w8, [x20, #1]
 608:	cmp	w8, #0x2e
 60c:	b.cs	654 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x654>  // b.hs, b.nlast
 610:	mov	w9, #0x2d00                	// #11520
 614:	orr	w8, w8, w9
 618:	strh	w8, [sp]
 61c:	ldp	x1, x9, [x19, #56]
 620:	cmp	x1, x9
 624:	b.eq	640 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x640>  // b.none
 628:	strh	w8, [x1]
 62c:	ldr	x8, [x19, #56]
 630:	add	x8, x8, #0x2
 634:	str	x8, [x19, #56]
 638:	strb	wzr, [x20]
 63c:	b	3ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3ac>
 640:	add	x0, x19, #0x30
 644:	mov	x2, sp
 648:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 64c:	strb	wzr, [x20]
 650:	b	3ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3ac>
 654:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE11_M_add_charEc:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE11_M_add_charEc>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x19, x0
  1c:	ldr	x0, [x0, #104]
  20:	mov	w20, w1
  24:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  28:	ldr	x8, [x0]
  2c:	mov	w1, w20
  30:	ldr	x8, [x8, #32]
  34:	blr	x8
  38:	mov	x25, x19
  3c:	ldr	x10, [x25, #16]!
  40:	mov	w23, w0
  44:	mov	x8, x25
  48:	ldr	x9, [x8, #-8]!
  4c:	cmp	x9, x10
  50:	b.eq	64 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE11_M_add_charEc+0x64>  // b.none
  54:	strb	w23, [x9]
  58:	ldr	x9, [x8]
  5c:	add	x9, x9, #0x1
  60:	b	f0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE11_M_add_charEc+0xf0>
  64:	ldr	x20, [x19]
  68:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  6c:	sub	x22, x9, x20
  70:	cmp	x22, x8
  74:	b.eq	10c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE11_M_add_charEc+0x10c>  // b.none
  78:	cmp	x22, #0x0
  7c:	csinc	x9, x22, xzr, ne  // ne = any
  80:	adds	x9, x9, x22
  84:	cset	w10, cs  // cs = hs, nlast
  88:	cmp	x9, #0x0
  8c:	cset	w11, lt  // lt = tstop
  90:	orr	w10, w10, w11
  94:	cmp	w10, #0x0
  98:	csel	x21, x8, x9, ne  // ne = any
  9c:	cbz	x21, b0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE11_M_add_charEc+0xb0>
  a0:	mov	x0, x21
  a4:	bl	0 <_Znwm>
  a8:	mov	x24, x0
  ac:	b	b4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE11_M_add_charEc+0xb4>
  b0:	mov	x24, xzr
  b4:	add	x26, x24, x22
  b8:	cmp	x22, #0x1
  bc:	strb	w23, [x26]
  c0:	b.lt	d4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE11_M_add_charEc+0xd4>  // b.tstop
  c4:	mov	x0, x24
  c8:	mov	x1, x20
  cc:	mov	x2, x22
  d0:	bl	0 <memmove>
  d4:	add	x22, x26, #0x1
  d8:	cbz	x20, e4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE11_M_add_charEc+0xe4>
  dc:	mov	x0, x20
  e0:	bl	0 <_ZdlPv>
  e4:	add	x9, x24, x21
  e8:	mov	x8, x25
  ec:	stp	x24, x22, [x19]
  f0:	str	x9, [x8]
  f4:	ldp	x20, x19, [sp, #64]
  f8:	ldp	x22, x21, [sp, #48]
  fc:	ldp	x24, x23, [sp, #32]
 100:	ldp	x26, x25, [sp, #16]
 104:	ldp	x29, x30, [sp], #80
 108:	ret
 10c:	adrp	x0, 0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE11_M_add_charEc>
 110:	add	x0, x0, #0x0
 114:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x20, x8
  1c:	ldp	x9, x8, [x1]
  20:	mov	x19, x0
  24:	ldr	x0, [x0, #112]
  28:	add	x2, x9, x8
  2c:	mov	x8, x20
  30:	mov	x1, x9
  34:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
  38:	ldr	x8, [x20, #8]
  3c:	cbz	x8, 134 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x134>
  40:	ldr	x8, [x20]
  44:	ldr	x0, [x19, #104]
  48:	ldrb	w20, [x8]
  4c:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  50:	ldr	x8, [x0]
  54:	mov	w1, w20
  58:	ldr	x8, [x8, #32]
  5c:	blr	x8
  60:	mov	x25, x19
  64:	ldr	x10, [x25, #16]!
  68:	mov	w23, w0
  6c:	mov	x8, x25
  70:	ldr	x9, [x8, #-8]!
  74:	cmp	x9, x10
  78:	b.eq	8c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x8c>  // b.none
  7c:	strb	w23, [x9]
  80:	ldr	x9, [x8]
  84:	add	x9, x9, #0x1
  88:	b	118 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x118>
  8c:	ldr	x20, [x19]
  90:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  94:	sub	x22, x9, x20
  98:	cmp	x22, x8
  9c:	b.eq	138 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x138>  // b.none
  a0:	cmp	x22, #0x0
  a4:	csinc	x9, x22, xzr, ne  // ne = any
  a8:	adds	x9, x9, x22
  ac:	cset	w10, cs  // cs = hs, nlast
  b0:	cmp	x9, #0x0
  b4:	cset	w11, lt  // lt = tstop
  b8:	orr	w10, w10, w11
  bc:	cmp	w10, #0x0
  c0:	csel	x21, x8, x9, ne  // ne = any
  c4:	cbz	x21, d8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xd8>
  c8:	mov	x0, x21
  cc:	bl	0 <_Znwm>
  d0:	mov	x24, x0
  d4:	b	dc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xdc>
  d8:	mov	x24, xzr
  dc:	add	x26, x24, x22
  e0:	cmp	x22, #0x1
  e4:	strb	w23, [x26]
  e8:	b.lt	fc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xfc>  // b.tstop
  ec:	mov	x0, x24
  f0:	mov	x1, x20
  f4:	mov	x2, x22
  f8:	bl	0 <memmove>
  fc:	add	x22, x26, #0x1
 100:	cbz	x20, 10c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x10c>
 104:	mov	x0, x20
 108:	bl	0 <_ZdlPv>
 10c:	add	x9, x24, x21
 110:	mov	x8, x25
 114:	stp	x24, x22, [x19]
 118:	str	x9, [x8]
 11c:	ldp	x20, x19, [sp, #64]
 120:	ldp	x22, x21, [sp, #48]
 124:	ldp	x24, x23, [sp, #32]
 128:	ldp	x26, x25, [sp, #16]
 12c:	ldp	x29, x30, [sp], #80
 130:	ret
 134:	bl	0 <abort>
 138:	adrp	x0, 0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
 13c:	add	x0, x0, #0x0
 140:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x24, x23, [sp, #80]
   c:	stp	x22, x21, [sp, #96]
  10:	stp	x20, x19, [sp, #112]
  14:	add	x29, sp, #0x40
  18:	ldp	x9, x8, [x1]
  1c:	mov	x19, x0
  20:	ldr	x0, [x0, #112]
  24:	add	x2, x9, x8
  28:	add	x8, sp, #0x20
  2c:	mov	x1, x9
  30:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
  34:	ldr	x21, [sp, #40]
  38:	cbz	x21, 184 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x184>
  3c:	ldr	x20, [x19, #112]
  40:	ldr	x23, [sp, #32]
  44:	mov	x0, x20
  48:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  4c:	tbnz	x21, #63, 188 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x188>
  50:	mov	x22, x0
  54:	mov	x0, x21
  58:	bl	0 <_Znwm>
  5c:	mov	x1, x23
  60:	mov	x2, x21
  64:	mov	x24, x0
  68:	bl	0 <memcpy>
  6c:	ldr	x8, [x22]
  70:	add	x21, x24, x21
  74:	mov	x0, x22
  78:	mov	x1, x24
  7c:	ldr	x8, [x8, #40]
  80:	mov	x2, x21
  84:	blr	x8
  88:	mov	x8, sp
  8c:	mov	x0, x20
  90:	mov	x1, x24
  94:	mov	x2, x21
  98:	mov	x22, sp
  9c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
  a0:	mov	x0, x24
  a4:	bl	0 <_ZdlPv>
  a8:	ldr	x1, [sp]
  ac:	add	x20, x22, #0x10
  b0:	cmp	x1, x20
  b4:	b.eq	ec <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xec>  // b.none
  b8:	ldr	x10, [sp, #32]
  bc:	add	x8, sp, #0x20
  c0:	ldr	x9, [sp, #48]
  c4:	ldur	q0, [sp, #8]
  c8:	add	x8, x8, #0x10
  cc:	cmp	x10, x8
  d0:	csel	x8, xzr, x10, eq  // eq = none
  d4:	str	x1, [sp, #32]
  d8:	stur	q0, [sp, #40]
  dc:	cbz	x8, 10c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x10c>
  e0:	str	x8, [sp]
  e4:	str	x9, [sp, #16]
  e8:	b	130 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x130>
  ec:	ldr	x2, [sp, #8]
  f0:	cbz	x2, 11c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x11c>
  f4:	ldr	x0, [sp, #32]
  f8:	cmp	x2, #0x1
  fc:	b.ne	118 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x118>  // b.any
 100:	ldrb	w8, [x1]
 104:	strb	w8, [x0]
 108:	b	11c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x11c>
 10c:	mov	x8, x20
 110:	str	x20, [sp]
 114:	b	130 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x130>
 118:	bl	0 <memcpy>
 11c:	ldr	x8, [sp, #8]
 120:	ldr	x9, [sp, #32]
 124:	str	x8, [sp, #40]
 128:	strb	wzr, [x9, x8]
 12c:	ldr	x8, [sp]
 130:	str	xzr, [sp, #8]
 134:	strb	wzr, [x8]
 138:	ldr	x0, [sp]
 13c:	cmp	x0, x20
 140:	b.eq	148 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x148>  // b.none
 144:	bl	0 <_ZdlPv>
 148:	add	x0, x19, #0x18
 14c:	add	x1, sp, #0x20
 150:	add	x19, sp, #0x20
 154:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
 158:	ldr	x0, [sp, #32]
 15c:	add	x8, x19, #0x10
 160:	cmp	x0, x8
 164:	b.eq	16c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x16c>  // b.none
 168:	bl	0 <_ZdlPv>
 16c:	ldp	x20, x19, [sp, #112]
 170:	ldp	x22, x21, [sp, #96]
 174:	ldp	x24, x23, [sp, #80]
 178:	ldp	x29, x30, [sp, #64]
 17c:	add	sp, sp, #0x80
 180:	ret
 184:	bl	0 <abort>
 188:	adrp	x0, 0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
 18c:	add	x0, x0, #0x0
 190:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #32]
   8:	stp	x24, x23, [sp, #48]
   c:	stp	x22, x21, [sp, #64]
  10:	stp	x20, x19, [sp, #80]
  14:	add	x29, sp, #0x20
  18:	ldr	w8, [x0, #152]
  1c:	mov	x19, x2
  20:	mov	x20, x1
  24:	mov	x22, x0
  28:	sub	w8, w8, #0xb
  2c:	cmp	w8, #0x6
  30:	add	x21, x0, #0x8
  34:	b.hi	14c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x14c>  // b.pmore
  38:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  3c:	add	x9, x9, #0x0
  40:	adr	x10, 50 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x50>
  44:	ldrb	w11, [x9, x8]
  48:	add	x10, x10, x11, lsl #2
  4c:	br	x10
  50:	add	x1, x22, #0xd0
  54:	add	x0, x22, #0x110
  58:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  5c:	ldp	x8, x9, [x22, #184]
  60:	cmp	x8, x9
  64:	b.eq	1e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x1e0>  // b.none
  68:	ldr	w8, [x22, #144]
  6c:	cmp	w8, #0x2
  70:	b.eq	2e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2e8>  // b.none
  74:	cmp	w8, #0x1
  78:	b.eq	2f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2f8>  // b.none
  7c:	cbnz	w8, 88 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x88>
  80:	mov	x0, x21
  84:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  88:	mov	w0, wzr
  8c:	b	3b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3b0>
  90:	add	x23, x22, #0x110
  94:	add	x1, x22, #0xd0
  98:	mov	x0, x23
  9c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  a0:	ldp	x8, x9, [x22, #184]
  a4:	cmp	x8, x9
  a8:	b.eq	1d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x1d4>  // b.none
  ac:	ldr	w8, [x22, #144]
  b0:	cmp	w8, #0x2
  b4:	b.eq	260 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x260>  // b.none
  b8:	cmp	w8, #0x1
  bc:	b.eq	254 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x254>  // b.none
  c0:	cbnz	w8, 268 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x268>
  c4:	mov	x0, x21
  c8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  cc:	b	268 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x268>
  d0:	add	x1, x22, #0xd0
  d4:	add	x0, x22, #0x110
  d8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  dc:	ldp	x8, x9, [x22, #184]
  e0:	cmp	x8, x9
  e4:	b.eq	1f0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x1f0>  // b.none
  e8:	ldr	w8, [x22, #144]
  ec:	cmp	w8, #0x2
  f0:	b.eq	314 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x314>  // b.none
  f4:	cmp	w8, #0x1
  f8:	b.eq	308 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x308>  // b.none
  fc:	cbnz	w8, 31c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x31c>
 100:	mov	x0, x21
 104:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 108:	b	31c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x31c>
 10c:	add	x23, x22, #0x110
 110:	add	x1, x22, #0xd0
 114:	mov	x0, x23
 118:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 11c:	ldp	x8, x9, [x22, #184]
 120:	cmp	x8, x9
 124:	b.eq	1fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x1fc>  // b.none
 128:	ldr	w8, [x22, #144]
 12c:	cmp	w8, #0x2
 130:	b.eq	374 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x374>  // b.none
 134:	cmp	w8, #0x1
 138:	b.eq	380 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x380>  // b.none
 13c:	cbnz	w8, 388 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x388>
 140:	mov	x0, x21
 144:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 148:	b	388 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x388>
 14c:	mov	x0, x22
 150:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 154:	tbz	w0, #0, 17c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x17c>
 158:	ldr	x8, [x22, #272]
 15c:	ldrb	w9, [x20]
 160:	ldrb	w21, [x8]
 164:	cbz	w9, 244 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x244>
 168:	ldrb	w1, [x20, #1]
 16c:	mov	x0, x19
 170:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 174:	strb	w21, [x20, #1]
 178:	b	3ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3ac>
 17c:	ldr	w8, [x22, #152]
 180:	cmp	w8, #0xe
 184:	b.eq	208 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x208>  // b.none
 188:	cmp	w8, #0x1c
 18c:	b.ne	610 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x610>  // b.any
 190:	add	x23, x22, #0xd0
 194:	add	x24, x22, #0x110
 198:	mov	x0, x24
 19c:	mov	x1, x23
 1a0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 1a4:	ldp	x8, x9, [x22, #184]
 1a8:	cmp	x8, x9
 1ac:	b.eq	3c8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3c8>  // b.none
 1b0:	ldr	w8, [x22, #144]
 1b4:	cmp	w8, #0x2
 1b8:	b.eq	3e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3e0>  // b.none
 1bc:	cmp	w8, #0x1
 1c0:	b.eq	3ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3ec>  // b.none
 1c4:	cbnz	w8, 3f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3f4>
 1c8:	mov	x0, x21
 1cc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 1d0:	b	3f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3f4>
 1d4:	mov	w8, #0x1b                  	// #27
 1d8:	str	w8, [x22, #152]
 1dc:	b	268 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x268>
 1e0:	mov	w8, #0x1b                  	// #27
 1e4:	mov	w0, wzr
 1e8:	str	w8, [x22, #152]
 1ec:	b	3b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3b0>
 1f0:	mov	w8, #0x1b                  	// #27
 1f4:	str	w8, [x22, #152]
 1f8:	b	31c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x31c>
 1fc:	mov	w8, #0x1b                  	// #27
 200:	str	w8, [x22, #152]
 204:	b	388 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x388>
 208:	add	x1, x22, #0xd0
 20c:	add	x0, x22, #0x110
 210:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 214:	ldp	x8, x9, [x22, #184]
 218:	cmp	x8, x9
 21c:	b.eq	3d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3d4>  // b.none
 220:	ldr	w8, [x22, #144]
 224:	cmp	w8, #0x2
 228:	b.eq	4c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4c4>  // b.none
 22c:	cmp	w8, #0x1
 230:	b.eq	4d0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4d0>  // b.none
 234:	cbnz	w8, 4d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4d8>
 238:	mov	x0, x21
 23c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 240:	b	4d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4d8>
 244:	mov	w8, #0x1                   	// #1
 248:	strb	w8, [x20]
 24c:	strb	w21, [x20, #1]
 250:	b	3ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3ac>
 254:	mov	x0, x21
 258:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 25c:	b	268 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x268>
 260:	mov	x0, x21
 264:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 268:	mov	x8, sp
 26c:	mov	x0, x19
 270:	mov	x1, x23
 274:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 278:	ldr	x8, [sp, #8]
 27c:	cmp	x8, #0x1
 280:	b.ne	2a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2a4>  // b.any
 284:	ldr	x8, [sp]
 288:	ldrb	w9, [x20]
 28c:	ldrb	w21, [x8]
 290:	cbz	w9, 2c0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2c0>
 294:	ldrb	w1, [x20, #1]
 298:	mov	x0, x19
 29c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 2a0:	b	2c8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2c8>
 2a4:	ldrb	w8, [x20]
 2a8:	cbz	w8, 2cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2cc>
 2ac:	ldrb	w1, [x20, #1]
 2b0:	mov	x0, x19
 2b4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 2b8:	strb	wzr, [x20]
 2bc:	b	2cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2cc>
 2c0:	mov	w8, #0x1                   	// #1
 2c4:	strb	w8, [x20]
 2c8:	strb	w21, [x20, #1]
 2cc:	ldr	x0, [sp]
 2d0:	mov	x8, sp
 2d4:	add	x8, x8, #0x10
 2d8:	cmp	x0, x8
 2dc:	b.eq	3ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3ac>  // b.none
 2e0:	bl	0 <_ZdlPv>
 2e4:	b	3ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3ac>
 2e8:	mov	x0, x21
 2ec:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 2f0:	mov	w0, wzr
 2f4:	b	3b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3b0>
 2f8:	mov	x0, x21
 2fc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 300:	mov	w0, wzr
 304:	b	3b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3b0>
 308:	mov	x0, x21
 30c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 310:	b	31c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x31c>
 314:	mov	x0, x21
 318:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 31c:	ldrb	w8, [x20]
 320:	cbz	w8, 334 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x334>
 324:	ldrb	w1, [x20, #1]
 328:	mov	x0, x19
 32c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 330:	strb	wzr, [x20]
 334:	ldp	x1, x8, [x22, #272]
 338:	ldr	x0, [x19, #112]
 33c:	mov	w3, #0x1                   	// #1
 340:	add	x2, x1, x8
 344:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 348:	tst	w0, #0xffff
 34c:	b.ne	358 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x358>  // b.any
 350:	ubfx	w8, w0, #16, #1
 354:	cbz	w8, 610 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x610>
 358:	ldrh	w8, [x19, #96]
 35c:	ldrb	w9, [x19, #98]
 360:	orr	w8, w8, w0
 364:	orr	w9, w9, w0, lsr #16
 368:	strh	w8, [x19, #96]
 36c:	strb	w9, [x19, #98]
 370:	b	3ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3ac>
 374:	mov	x0, x21
 378:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 37c:	b	388 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x388>
 380:	mov	x0, x21
 384:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 388:	ldrb	w8, [x20]
 38c:	cbz	w8, 3a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3a0>
 390:	ldrb	w1, [x20, #1]
 394:	mov	x0, x19
 398:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 39c:	strb	wzr, [x20]
 3a0:	mov	x0, x19
 3a4:	mov	x1, x23
 3a8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 3ac:	mov	w0, #0x1                   	// #1
 3b0:	ldp	x20, x19, [sp, #80]
 3b4:	ldp	x22, x21, [sp, #64]
 3b8:	ldp	x24, x23, [sp, #48]
 3bc:	ldp	x29, x30, [sp, #32]
 3c0:	add	sp, sp, #0x60
 3c4:	ret
 3c8:	mov	w8, #0x1b                  	// #27
 3cc:	str	w8, [x22, #152]
 3d0:	b	3f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3f4>
 3d4:	mov	w8, #0x1b                  	// #27
 3d8:	str	w8, [x22, #152]
 3dc:	b	4d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4d8>
 3e0:	mov	x0, x21
 3e4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 3e8:	b	3f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3f4>
 3ec:	mov	x0, x21
 3f0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 3f4:	ldrb	w8, [x20]
 3f8:	cbz	w8, 418 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x418>
 3fc:	mov	x0, x22
 400:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 404:	tbz	w0, #0, 468 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x468>
 408:	ldr	x8, [x22, #272]
 40c:	ldrb	w1, [x20, #1]
 410:	ldrb	w2, [x8]
 414:	b	600 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x600>
 418:	ldrb	w8, [x22]
 41c:	tbnz	w8, #4, 4b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4b8>
 420:	ldr	w8, [x22, #152]
 424:	cmp	w8, #0xb
 428:	b.ne	610 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x610>  // b.any
 42c:	mov	x0, x24
 430:	mov	x1, x23
 434:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 438:	ldp	x8, x9, [x22, #184]
 43c:	cmp	x8, x9
 440:	b.eq	574 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x574>  // b.none
 444:	ldr	w8, [x22, #144]
 448:	cmp	w8, #0x2
 44c:	b.eq	5a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5a0>  // b.none
 450:	cmp	w8, #0x1
 454:	b.eq	5ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5ac>  // b.none
 458:	cbnz	w8, 5b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5b4>
 45c:	mov	x0, x21
 460:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 464:	b	5b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5b4>
 468:	ldr	w8, [x22, #152]
 46c:	cmp	w8, #0xb
 470:	b.eq	55c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x55c>  // b.none
 474:	cmp	w8, #0x1c
 478:	b.ne	610 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x610>  // b.any
 47c:	mov	x0, x24
 480:	mov	x1, x23
 484:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 488:	ldp	x8, x9, [x22, #184]
 48c:	cmp	x8, x9
 490:	b.eq	580 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x580>  // b.none
 494:	ldr	w8, [x22, #144]
 498:	cmp	w8, #0x2
 49c:	b.eq	5e4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5e4>  // b.none
 4a0:	cmp	w8, #0x1
 4a4:	b.eq	5f0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5f0>  // b.none
 4a8:	cbnz	w8, 5f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5f8>
 4ac:	mov	x0, x21
 4b0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 4b4:	b	5f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5f8>
 4b8:	mov	w8, #0x2d01                	// #11521
 4bc:	strh	w8, [x20]
 4c0:	b	3ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3ac>
 4c4:	mov	x0, x21
 4c8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 4cc:	b	4d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4d8>
 4d0:	mov	x0, x21
 4d4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 4d8:	ldrb	w8, [x20]
 4dc:	cbz	w8, 4f0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x4f0>
 4e0:	ldrb	w1, [x20, #1]
 4e4:	mov	x0, x19
 4e8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 4ec:	strb	wzr, [x20]
 4f0:	ldp	x1, x9, [x22, #272]
 4f4:	ldr	x8, [x22, #392]
 4f8:	ldr	x0, [x19, #112]
 4fc:	mov	w3, #0x1                   	// #1
 500:	ldrb	w10, [x1]
 504:	ldr	x8, [x8, #48]
 508:	add	x2, x1, x9
 50c:	ldrh	w20, [x8, x10, lsl #1]
 510:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 514:	tst	w0, #0xffff
 518:	str	w0, [sp]
 51c:	b.ne	528 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x528>  // b.any
 520:	ubfx	w8, w0, #16, #1
 524:	cbz	w8, 610 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x610>
 528:	tbz	w20, #8, 358 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x358>
 52c:	ldp	x1, x8, [x19, #80]
 530:	cmp	x1, x8
 534:	b.eq	54c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x54c>  // b.none
 538:	str	w0, [x1]
 53c:	ldr	x8, [x19, #80]
 540:	add	x8, x8, #0x4
 544:	str	x8, [x19, #80]
 548:	b	3ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3ac>
 54c:	add	x0, x19, #0x48
 550:	mov	x2, sp
 554:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 558:	b	3ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3ac>
 55c:	ldrb	w8, [x20]
 560:	cbz	w8, 58c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x58c>
 564:	ldrb	w1, [x20, #1]
 568:	mov	x0, x19
 56c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 570:	b	594 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x594>
 574:	mov	w8, #0x1b                  	// #27
 578:	str	w8, [x22, #152]
 57c:	b	5b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5b4>
 580:	mov	w8, #0x1b                  	// #27
 584:	str	w8, [x22, #152]
 588:	b	5f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5f8>
 58c:	mov	w8, #0x1                   	// #1
 590:	strb	w8, [x20]
 594:	mov	w8, #0x2d                  	// #45
 598:	strb	w8, [x20, #1]
 59c:	b	3ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3ac>
 5a0:	mov	x0, x21
 5a4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 5a8:	b	5b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5b4>
 5ac:	mov	x0, x21
 5b0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 5b4:	ldrb	w8, [x20]
 5b8:	cbz	w8, 5cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5cc>
 5bc:	ldrb	w1, [x20, #1]
 5c0:	mov	x0, x19
 5c4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 5c8:	b	5d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5d4>
 5cc:	mov	w8, #0x1                   	// #1
 5d0:	strb	w8, [x20]
 5d4:	mov	w8, #0x2d                  	// #45
 5d8:	mov	w0, wzr
 5dc:	strb	w8, [x20, #1]
 5e0:	b	3b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3b0>
 5e4:	mov	x0, x21
 5e8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 5ec:	b	5f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x5f8>
 5f0:	mov	x0, x21
 5f4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 5f8:	ldrb	w1, [x20, #1]
 5fc:	mov	w2, #0x2d                  	// #45
 600:	mov	x0, x19
 604:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 608:	strb	wzr, [x20]
 60c:	b	3ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x3ac>
 610:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE11_M_add_charEc:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE11_M_add_charEc>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x19, x0
  1c:	ldr	x0, [x0, #104]
  20:	mov	w20, w1
  24:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  28:	ldr	x8, [x0]
  2c:	mov	w1, w20
  30:	ldr	x8, [x8, #32]
  34:	blr	x8
  38:	mov	x25, x19
  3c:	ldr	x10, [x25, #16]!
  40:	mov	w23, w0
  44:	mov	x8, x25
  48:	ldr	x9, [x8, #-8]!
  4c:	cmp	x9, x10
  50:	b.eq	64 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE11_M_add_charEc+0x64>  // b.none
  54:	strb	w23, [x9]
  58:	ldr	x9, [x8]
  5c:	add	x9, x9, #0x1
  60:	b	f0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE11_M_add_charEc+0xf0>
  64:	ldr	x20, [x19]
  68:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  6c:	sub	x22, x9, x20
  70:	cmp	x22, x8
  74:	b.eq	10c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE11_M_add_charEc+0x10c>  // b.none
  78:	cmp	x22, #0x0
  7c:	csinc	x9, x22, xzr, ne  // ne = any
  80:	adds	x9, x9, x22
  84:	cset	w10, cs  // cs = hs, nlast
  88:	cmp	x9, #0x0
  8c:	cset	w11, lt  // lt = tstop
  90:	orr	w10, w10, w11
  94:	cmp	w10, #0x0
  98:	csel	x21, x8, x9, ne  // ne = any
  9c:	cbz	x21, b0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE11_M_add_charEc+0xb0>
  a0:	mov	x0, x21
  a4:	bl	0 <_Znwm>
  a8:	mov	x24, x0
  ac:	b	b4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE11_M_add_charEc+0xb4>
  b0:	mov	x24, xzr
  b4:	add	x26, x24, x22
  b8:	cmp	x22, #0x1
  bc:	strb	w23, [x26]
  c0:	b.lt	d4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE11_M_add_charEc+0xd4>  // b.tstop
  c4:	mov	x0, x24
  c8:	mov	x1, x20
  cc:	mov	x2, x22
  d0:	bl	0 <memmove>
  d4:	add	x22, x26, #0x1
  d8:	cbz	x20, e4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE11_M_add_charEc+0xe4>
  dc:	mov	x0, x20
  e0:	bl	0 <_ZdlPv>
  e4:	add	x9, x24, x21
  e8:	mov	x8, x25
  ec:	stp	x24, x22, [x19]
  f0:	str	x9, [x8]
  f4:	ldp	x20, x19, [sp, #64]
  f8:	ldp	x22, x21, [sp, #48]
  fc:	ldp	x24, x23, [sp, #32]
 100:	ldp	x26, x25, [sp, #16]
 104:	ldp	x29, x30, [sp], #80
 108:	ret
 10c:	adrp	x0, 0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE11_M_add_charEc>
 110:	add	x0, x0, #0x0
 114:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x20, x8
  1c:	ldp	x9, x8, [x1]
  20:	mov	x19, x0
  24:	ldr	x0, [x0, #112]
  28:	add	x2, x9, x8
  2c:	mov	x8, x20
  30:	mov	x1, x9
  34:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
  38:	ldr	x8, [x20, #8]
  3c:	cbz	x8, 134 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x134>
  40:	ldr	x8, [x20]
  44:	ldr	x0, [x19, #104]
  48:	ldrb	w20, [x8]
  4c:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  50:	ldr	x8, [x0]
  54:	mov	w1, w20
  58:	ldr	x8, [x8, #32]
  5c:	blr	x8
  60:	mov	x25, x19
  64:	ldr	x10, [x25, #16]!
  68:	mov	w23, w0
  6c:	mov	x8, x25
  70:	ldr	x9, [x8, #-8]!
  74:	cmp	x9, x10
  78:	b.eq	8c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x8c>  // b.none
  7c:	strb	w23, [x9]
  80:	ldr	x9, [x8]
  84:	add	x9, x9, #0x1
  88:	b	118 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x118>
  8c:	ldr	x20, [x19]
  90:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  94:	sub	x22, x9, x20
  98:	cmp	x22, x8
  9c:	b.eq	138 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x138>  // b.none
  a0:	cmp	x22, #0x0
  a4:	csinc	x9, x22, xzr, ne  // ne = any
  a8:	adds	x9, x9, x22
  ac:	cset	w10, cs  // cs = hs, nlast
  b0:	cmp	x9, #0x0
  b4:	cset	w11, lt  // lt = tstop
  b8:	orr	w10, w10, w11
  bc:	cmp	w10, #0x0
  c0:	csel	x21, x8, x9, ne  // ne = any
  c4:	cbz	x21, d8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xd8>
  c8:	mov	x0, x21
  cc:	bl	0 <_Znwm>
  d0:	mov	x24, x0
  d4:	b	dc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xdc>
  d8:	mov	x24, xzr
  dc:	add	x26, x24, x22
  e0:	cmp	x22, #0x1
  e4:	strb	w23, [x26]
  e8:	b.lt	fc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xfc>  // b.tstop
  ec:	mov	x0, x24
  f0:	mov	x1, x20
  f4:	mov	x2, x22
  f8:	bl	0 <memmove>
  fc:	add	x22, x26, #0x1
 100:	cbz	x20, 10c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x10c>
 104:	mov	x0, x20
 108:	bl	0 <_ZdlPv>
 10c:	add	x9, x24, x21
 110:	mov	x8, x25
 114:	stp	x24, x22, [x19]
 118:	str	x9, [x8]
 11c:	ldp	x20, x19, [sp, #64]
 120:	ldp	x22, x21, [sp, #48]
 124:	ldp	x24, x23, [sp, #32]
 128:	ldp	x26, x25, [sp, #16]
 12c:	ldp	x29, x30, [sp], #80
 130:	ret
 134:	bl	0 <abort>
 138:	adrp	x0, 0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
 13c:	add	x0, x0, #0x0
 140:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x24, x23, [sp, #80]
   c:	stp	x22, x21, [sp, #96]
  10:	stp	x20, x19, [sp, #112]
  14:	add	x29, sp, #0x40
  18:	ldp	x9, x8, [x1]
  1c:	mov	x19, x0
  20:	ldr	x0, [x0, #112]
  24:	add	x2, x9, x8
  28:	add	x8, sp, #0x20
  2c:	mov	x1, x9
  30:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
  34:	ldr	x21, [sp, #40]
  38:	cbz	x21, 184 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x184>
  3c:	ldr	x20, [x19, #112]
  40:	ldr	x23, [sp, #32]
  44:	mov	x0, x20
  48:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  4c:	tbnz	x21, #63, 188 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x188>
  50:	mov	x22, x0
  54:	mov	x0, x21
  58:	bl	0 <_Znwm>
  5c:	mov	x1, x23
  60:	mov	x2, x21
  64:	mov	x24, x0
  68:	bl	0 <memcpy>
  6c:	ldr	x8, [x22]
  70:	add	x21, x24, x21
  74:	mov	x0, x22
  78:	mov	x1, x24
  7c:	ldr	x8, [x8, #40]
  80:	mov	x2, x21
  84:	blr	x8
  88:	mov	x8, sp
  8c:	mov	x0, x20
  90:	mov	x1, x24
  94:	mov	x2, x21
  98:	mov	x22, sp
  9c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
  a0:	mov	x0, x24
  a4:	bl	0 <_ZdlPv>
  a8:	ldr	x1, [sp]
  ac:	add	x20, x22, #0x10
  b0:	cmp	x1, x20
  b4:	b.eq	ec <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xec>  // b.none
  b8:	ldr	x10, [sp, #32]
  bc:	add	x8, sp, #0x20
  c0:	ldr	x9, [sp, #48]
  c4:	ldur	q0, [sp, #8]
  c8:	add	x8, x8, #0x10
  cc:	cmp	x10, x8
  d0:	csel	x8, xzr, x10, eq  // eq = none
  d4:	str	x1, [sp, #32]
  d8:	stur	q0, [sp, #40]
  dc:	cbz	x8, 10c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x10c>
  e0:	str	x8, [sp]
  e4:	str	x9, [sp, #16]
  e8:	b	130 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x130>
  ec:	ldr	x2, [sp, #8]
  f0:	cbz	x2, 11c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x11c>
  f4:	ldr	x0, [sp, #32]
  f8:	cmp	x2, #0x1
  fc:	b.ne	118 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x118>  // b.any
 100:	ldrb	w8, [x1]
 104:	strb	w8, [x0]
 108:	b	11c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x11c>
 10c:	mov	x8, x20
 110:	str	x20, [sp]
 114:	b	130 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x130>
 118:	bl	0 <memcpy>
 11c:	ldr	x8, [sp, #8]
 120:	ldr	x9, [sp, #32]
 124:	str	x8, [sp, #40]
 128:	strb	wzr, [x9, x8]
 12c:	ldr	x8, [sp]
 130:	str	xzr, [sp, #8]
 134:	strb	wzr, [x8]
 138:	ldr	x0, [sp]
 13c:	cmp	x0, x20
 140:	b.eq	148 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x148>  // b.none
 144:	bl	0 <_ZdlPv>
 148:	add	x0, x19, #0x18
 14c:	add	x1, sp, #0x20
 150:	add	x19, sp, #0x20
 154:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
 158:	ldr	x0, [sp, #32]
 15c:	add	x8, x19, #0x10
 160:	cmp	x0, x8
 164:	b.eq	16c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x16c>  // b.none
 168:	bl	0 <_ZdlPv>
 16c:	ldp	x20, x19, [sp, #112]
 170:	ldp	x22, x21, [sp, #96]
 174:	ldp	x24, x23, [sp, #80]
 178:	ldp	x29, x30, [sp, #64]
 17c:	add	sp, sp, #0x80
 180:	ret
 184:	bl	0 <abort>
 188:	adrp	x0, 0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
 18c:	add	x0, x0, #0x0
 190:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc>:
   0:	sub	sp, sp, #0xc0
   4:	stp	x29, x30, [sp, #128]
   8:	str	x23, [sp, #144]
   c:	stp	x22, x21, [sp, #160]
  10:	stp	x20, x19, [sp, #176]
  14:	add	x29, sp, #0x80
  18:	and	w8, w1, #0xff
  1c:	mov	w20, w2
  20:	cmp	w8, w2, uxtb
  24:	b.hi	228 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x228>  // b.pmore
  28:	add	x8, sp, #0x40
  2c:	mov	w2, w1
  30:	mov	x19, x0
  34:	add	x21, x8, #0x10
  38:	add	x0, sp, #0x40
  3c:	mov	w1, #0x1                   	// #1
  40:	str	x21, [sp, #64]
  44:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEmc>
  48:	ldp	x1, x8, [sp, #64]
  4c:	ldr	x0, [x19, #104]
  50:	add	x2, x1, x8
  54:	add	x8, sp, #0x20
  58:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc>
  5c:	ldr	x0, [sp, #64]
  60:	cmp	x0, x21
  64:	b.eq	6c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x6c>  // b.none
  68:	bl	0 <_ZdlPv>
  6c:	add	x0, sp, #0x40
  70:	mov	w1, #0x1                   	// #1
  74:	mov	w2, w20
  78:	str	x21, [sp, #64]
  7c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEmc>
  80:	ldp	x1, x8, [sp, #64]
  84:	ldr	x0, [x19, #104]
  88:	add	x2, x1, x8
  8c:	mov	x8, sp
  90:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc>
  94:	ldr	x0, [sp, #64]
  98:	cmp	x0, x21
  9c:	b.eq	a4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0xa4>  // b.none
  a0:	bl	0 <_ZdlPv>
  a4:	ldr	x8, [sp, #32]
  a8:	add	x9, sp, #0x40
  ac:	add	x21, x9, #0x10
  b0:	add	x9, sp, #0x20
  b4:	add	x20, x9, #0x10
  b8:	cmp	x8, x20
  bc:	str	x21, [sp, #64]
  c0:	b.eq	d4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0xd4>  // b.none
  c4:	ldr	x9, [sp, #48]
  c8:	str	x8, [sp, #64]
  cc:	str	x9, [sp, #80]
  d0:	b	dc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0xdc>
  d4:	ldr	q0, [x8]
  d8:	str	q0, [x21]
  dc:	ldr	x9, [sp]
  e0:	ldr	x8, [sp, #40]
  e4:	mov	x11, sp
  e8:	add	x10, sp, #0x40
  ec:	add	x22, x11, #0x10
  f0:	add	x23, x10, #0x30
  f4:	cmp	x9, x22
  f8:	stp	x20, xzr, [sp, #32]
  fc:	strb	wzr, [sp, #48]
 100:	str	x8, [sp, #72]
 104:	str	x23, [sp, #96]
 108:	b.eq	11c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x11c>  // b.none
 10c:	ldr	x10, [sp, #16]
 110:	str	x9, [sp, #96]
 114:	str	x10, [sp, #112]
 118:	b	124 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x124>
 11c:	ldr	q0, [x9]
 120:	str	q0, [x23]
 124:	ldr	x9, [sp, #8]
 128:	stp	x22, xzr, [sp]
 12c:	strb	wzr, [sp, #16]
 130:	str	x9, [sp, #104]
 134:	ldp	x1, x9, [x19, #56]
 138:	cmp	x1, x9
 13c:	b.eq	164 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x164>  // b.none
 140:	add	x9, x1, #0x10
 144:	str	x9, [x1]
 148:	ldr	x10, [sp, #64]
 14c:	cmp	x10, x21
 150:	b.eq	184 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x184>  // b.none
 154:	str	x10, [x1]
 158:	ldr	x9, [sp, #80]
 15c:	str	x9, [x1, #16]
 160:	b	18c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x18c>
 164:	add	x0, x19, #0x30
 168:	add	x2, sp, #0x40
 16c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc>
 170:	ldr	x0, [sp, #96]
 174:	cmp	x0, x23
 178:	b.eq	1e0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x1e0>  // b.none
 17c:	bl	0 <_ZdlPv>
 180:	b	1e0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x1e0>
 184:	ldr	q0, [x21]
 188:	str	q0, [x9]
 18c:	str	x8, [x1, #8]
 190:	add	x8, x1, #0x30
 194:	stp	x21, xzr, [sp, #64]
 198:	strb	wzr, [sp, #80]
 19c:	str	x8, [x1, #32]
 1a0:	ldr	x9, [sp, #96]
 1a4:	cmp	x9, x23
 1a8:	b.eq	1bc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x1bc>  // b.none
 1ac:	str	x9, [x1, #32]
 1b0:	ldr	x8, [sp, #112]
 1b4:	str	x8, [x1, #48]
 1b8:	b	1c4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x1c4>
 1bc:	ldr	q0, [x23]
 1c0:	str	q0, [x8]
 1c4:	ldr	x8, [sp, #104]
 1c8:	str	x8, [x1, #40]
 1cc:	stp	x23, xzr, [sp, #96]
 1d0:	strb	wzr, [sp, #112]
 1d4:	ldr	x8, [x19, #56]
 1d8:	add	x8, x8, #0x40
 1dc:	str	x8, [x19, #56]
 1e0:	ldr	x0, [sp, #64]
 1e4:	cmp	x0, x21
 1e8:	b.eq	1f0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x1f0>  // b.none
 1ec:	bl	0 <_ZdlPv>
 1f0:	ldr	x0, [sp]
 1f4:	cmp	x0, x22
 1f8:	b.eq	200 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x200>  // b.none
 1fc:	bl	0 <_ZdlPv>
 200:	ldr	x0, [sp, #32]
 204:	cmp	x0, x20
 208:	b.eq	210 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x210>  // b.none
 20c:	bl	0 <_ZdlPv>
 210:	ldp	x20, x19, [sp, #176]
 214:	ldp	x22, x21, [sp, #160]
 218:	ldr	x23, [sp, #144]
 21c:	ldp	x29, x30, [sp, #128]
 220:	add	sp, sp, #0xc0
 224:	ret
 228:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE16_M_insert_repeatEllb:

0000000000000000 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE16_M_insert_repeatEllb>:
   0:	sub	sp, sp, #0x90
   4:	stp	x29, x30, [sp, #112]
   8:	stp	x20, x19, [sp, #128]
   c:	add	x29, sp, #0x70
  10:	and	w8, w3, #0x1
  14:	mov	w9, #0x2                   	// #2
  18:	stp	x1, x2, [sp, #56]
  1c:	str	w9, [sp, #48]
  20:	strb	w8, [sp, #72]
  24:	ldr	q1, [sp, #48]
  28:	ldp	q2, q0, [sp, #64]
  2c:	mov	x19, x0
  30:	add	x20, x0, #0x38
  34:	str	q1, [sp]
  38:	stp	q2, q0, [sp, #16]
  3c:	ldp	x1, x8, [x0, #64]
  40:	cmp	x1, x8
  44:	b.eq	a8 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE16_M_insert_repeatEllb+0xa8>  // b.none
  48:	ldp	q1, q0, [sp, #16]
  4c:	ldr	q2, [sp]
  50:	stp	q1, q0, [x1, #16]
  54:	str	q2, [x1]
  58:	ldr	w8, [sp]
  5c:	cmp	w8, #0xb
  60:	b.ne	98 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE16_M_insert_repeatEllb+0x98>  // b.any
  64:	str	xzr, [x1, #32]
  68:	ldr	q0, [sp, #16]
  6c:	stur	q0, [x29, #-16]
  70:	ldr	q1, [x1, #16]
  74:	str	q1, [sp, #16]
  78:	str	q0, [x1, #16]
  7c:	ldr	x8, [sp, #32]
  80:	str	xzr, [sp, #32]
  84:	ldr	x9, [x1, #40]
  88:	str	x8, [x1, #32]
  8c:	ldr	x8, [sp, #40]
  90:	str	x9, [sp, #40]
  94:	str	x8, [x1, #40]
  98:	ldr	x8, [x19, #64]
  9c:	add	x8, x8, #0x30
  a0:	str	x8, [x19, #64]
  a4:	b	b8 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE16_M_insert_repeatEllb+0xb8>
  a8:	mov	x2, sp
  ac:	mov	x0, x20
  b0:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE16_M_insert_repeatEllb>
  b4:	ldr	x8, [x19, #64]
  b8:	ldr	x9, [x20]
  bc:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  c0:	movk	x10, #0xaaab
  c4:	sub	x8, x8, x9
  c8:	asr	x8, x8, #4
  cc:	mov	w9, #0x86a1                	// #34465
  d0:	mul	x8, x8, x10
  d4:	movk	w9, #0x1, lsl #16
  d8:	cmp	x8, x9
  dc:	b.cs	148 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE16_M_insert_repeatEllb+0x148>  // b.hs, b.nlast
  e0:	ldr	w9, [sp]
  e4:	sub	x19, x8, #0x1
  e8:	cmp	w9, #0xb
  ec:	b.ne	10c <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE16_M_insert_repeatEllb+0x10c>  // b.any
  f0:	ldr	x8, [sp, #32]
  f4:	cbz	x8, 10c <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE16_M_insert_repeatEllb+0x10c>
  f8:	mov	x9, sp
  fc:	add	x0, x9, #0x10
 100:	mov	w2, #0x3                   	// #3
 104:	mov	x1, x0
 108:	blr	x8
 10c:	ldr	w8, [sp, #48]
 110:	cmp	w8, #0xb
 114:	b.ne	134 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE16_M_insert_repeatEllb+0x134>  // b.any
 118:	ldr	x8, [sp, #80]
 11c:	cbz	x8, 134 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE16_M_insert_repeatEllb+0x134>
 120:	add	x9, sp, #0x30
 124:	add	x0, x9, #0x10
 128:	mov	w2, #0x3                   	// #3
 12c:	mov	x1, x0
 130:	blr	x8
 134:	mov	x0, x19
 138:	ldp	x20, x19, [sp, #128]
 13c:	ldp	x29, x30, [sp, #112]
 140:	add	sp, sp, #0x90
 144:	ret
 148:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv:

0000000000000000 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>:
   0:	sub	sp, sp, #0x190
   4:	stp	x29, x30, [sp, #304]
   8:	stp	x28, x27, [sp, #320]
   c:	stp	x26, x25, [sp, #336]
  10:	stp	x24, x23, [sp, #352]
  14:	stp	x22, x21, [sp, #368]
  18:	stp	x20, x19, [sp, #384]
  1c:	add	x29, sp, #0x130
  20:	str	x8, [sp, #16]
  24:	sub	x8, x29, #0x50
  28:	mov	x20, x0
  2c:	mov	w9, #0x8                   	// #8
  30:	add	x26, x8, #0x8
  34:	mov	w0, #0x40                  	// #64
  38:	stur	wzr, [x29, #-72]
  3c:	stp	xzr, x26, [x29, #-64]
  40:	stp	x26, xzr, [x29, #-48]
  44:	str	x9, [sp, #152]
  48:	bl	0 <_Znwm>
  4c:	mov	x22, x0
  50:	str	x0, [sp, #144]
  54:	mov	w0, #0x200                 	// #512
  58:	bl	0 <_Znwm>
  5c:	str	x0, [x22, #24]!
  60:	add	x9, x0, #0x200
  64:	stp	x0, x0, [sp, #160]
  68:	mov	x12, x20
  6c:	stp	x9, x22, [sp, #176]
  70:	stp	x9, x22, [sp, #208]
  74:	str	x0, [sp, #200]
  78:	ldr	x9, [x12, #8]!
  7c:	mov	x8, x0
  80:	add	x10, sp, #0x50
  84:	add	x11, sp, #0x20
  88:	mov	x28, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  8c:	mov	w19, #0x86a1                	// #34465
  90:	mov	w27, #0x30                  	// #48
  94:	movk	x28, #0xaaab
  98:	movk	w19, #0x1, lsl #16
  9c:	add	x22, x10, #0x10
  a0:	add	x23, x11, #0x10
  a4:	add	x10, x10, #0x8
  a8:	str	x9, [x8], #8
  ac:	mov	w24, #0x86                  	// #134
  b0:	str	x12, [sp, #8]
  b4:	str	x10, [sp, #24]
  b8:	str	x8, [sp, #192]
  bc:	cmp	x8, x0
  c0:	b.ne	d4 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0xd4>  // b.any
  c4:	b	e0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0xe0>
  c8:	ldr	x0, [sp, #200]
  cc:	cmp	x8, x0
  d0:	b.eq	e0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0xe0>  // b.none
  d4:	ldr	x9, [x8, #-8]!
  d8:	str	x9, [sp, #136]
  dc:	b	114 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x114>
  e0:	ldr	x8, [sp, #216]
  e4:	ldur	x8, [x8, #-8]
  e8:	ldr	x8, [x8, #504]
  ec:	str	x8, [sp, #136]
  f0:	bl	0 <_ZdlPv>
  f4:	ldr	x8, [sp, #216]
  f8:	sub	x9, x8, #0x8
  fc:	str	x9, [sp, #216]
 100:	ldur	x8, [x8, #-8]
 104:	ldr	x9, [sp, #136]
 108:	add	x10, x8, #0x200
 10c:	stp	x8, x10, [sp, #200]
 110:	add	x8, x8, #0x1f8
 114:	str	x8, [sp, #192]
 118:	ldr	x21, [x20]
 11c:	ldr	x8, [x21, #56]
 120:	madd	x10, x9, x27, x8
 124:	ldp	q1, q0, [x10, #16]
 128:	ldr	q2, [x10]
 12c:	stp	q1, q0, [sp, #96]
 130:	str	q2, [sp, #80]
 134:	ldr	w10, [x10]
 138:	cmp	w10, #0xb
 13c:	b.ne	170 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x170>  // b.any
 140:	str	xzr, [sp, #112]
 144:	madd	x25, x9, x27, x8
 148:	ldr	x10, [x25, #32]!
 14c:	cbz	x10, 170 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x170>
 150:	madd	x8, x9, x27, x8
 154:	add	x1, x8, #0x10
 158:	mov	w2, #0x2                   	// #2
 15c:	mov	x0, x22
 160:	blr	x10
 164:	ldr	q0, [x25]
 168:	str	q0, [sp, #112]
 16c:	ldr	x21, [x20]
 170:	ldr	w8, [sp, #80]
 174:	ldp	q1, q0, [sp, #80]
 178:	ldr	q2, [sp, #112]
 17c:	cmp	w8, #0xb
 180:	stp	q1, q0, [sp, #32]
 184:	str	q2, [sp, #64]
 188:	b.ne	1b4 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x1b4>  // b.any
 18c:	ldr	q0, [x22]
 190:	ldr	q1, [x23]
 194:	stur	q0, [x29, #-32]
 198:	ldur	q0, [x29, #-32]
 19c:	str	q1, [x22]
 1a0:	str	q0, [x23]
 1a4:	ldr	x8, [sp, #72]
 1a8:	ldr	q0, [sp, #112]
 1ac:	stp	xzr, x8, [sp, #112]
 1b0:	str	q0, [sp, #64]
 1b4:	ldp	x1, x8, [x21, #64]
 1b8:	add	x25, x21, #0x38
 1bc:	cmp	x1, x8
 1c0:	b.eq	228 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x228>  // b.none
 1c4:	ldp	q1, q0, [sp, #48]
 1c8:	ldr	q2, [sp, #32]
 1cc:	stp	q1, q0, [x1, #16]
 1d0:	str	q2, [x1]
 1d4:	ldr	w8, [sp, #32]
 1d8:	cmp	w8, #0xb
 1dc:	b.ne	218 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x218>  // b.any
 1e0:	str	xzr, [x1, #32]
 1e4:	ldr	q0, [x23]
 1e8:	stur	q0, [x29, #-32]
 1ec:	ldr	q0, [x1, #16]
 1f0:	ldur	q1, [x29, #-32]
 1f4:	str	q0, [x23]
 1f8:	str	q1, [x1, #16]
 1fc:	ldr	x8, [sp, #64]
 200:	str	xzr, [sp, #64]
 204:	str	x8, [x1, #32]
 208:	ldr	x8, [x1, #40]
 20c:	ldr	x9, [sp, #72]
 210:	str	x8, [sp, #72]
 214:	str	x9, [x1, #40]
 218:	ldr	x8, [x21, #64]
 21c:	add	x8, x8, #0x30
 220:	str	x8, [x21, #64]
 224:	b	238 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x238>
 228:	add	x2, sp, #0x20
 22c:	mov	x0, x25
 230:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 234:	ldr	x8, [x21, #64]
 238:	ldr	x9, [x25]
 23c:	sub	x8, x8, x9
 240:	asr	x8, x8, #4
 244:	mul	x8, x8, x28
 248:	cmp	x8, x19
 24c:	b.cs	58c <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x58c>  // b.hs, b.nlast
 250:	ldr	w9, [sp, #32]
 254:	sub	x21, x8, #0x1
 258:	cmp	w9, #0xb
 25c:	b.ne	278 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x278>  // b.any
 260:	ldr	x8, [sp, #64]
 264:	cbz	x8, 278 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x278>
 268:	mov	w2, #0x3                   	// #3
 26c:	mov	x0, x23
 270:	mov	x1, x23
 274:	blr	x8
 278:	sub	x0, x29, #0x50
 27c:	add	x1, sp, #0x88
 280:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 284:	str	x21, [x0]
 288:	ldr	w8, [sp, #80]
 28c:	cmp	w8, #0x7
 290:	b.hi	324 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x324>  // b.pmore
 294:	mov	w9, #0x1                   	// #1
 298:	lsl	w8, w9, w8
 29c:	tst	w8, w24
 2a0:	b.eq	324 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x324>  // b.none
 2a4:	ldr	x8, [sp, #96]
 2a8:	cmn	x8, #0x1
 2ac:	b.eq	324 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x324>  // b.none
 2b0:	ldur	x10, [x29, #-64]
 2b4:	cbz	x10, 2f8 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x2f8>
 2b8:	mov	x9, x26
 2bc:	ldr	x11, [x10, #32]
 2c0:	add	x12, x10, #0x18
 2c4:	add	x13, x10, #0x10
 2c8:	cmp	x11, x8
 2cc:	csel	x9, x9, x10, lt  // lt = tstop
 2d0:	csel	x10, x12, x13, lt  // lt = tstop
 2d4:	ldr	x10, [x10]
 2d8:	cbnz	x10, 2bc <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x2bc>
 2dc:	cmp	x9, x26
 2e0:	b.eq	2f8 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x2f8>  // b.none
 2e4:	ldr	x10, [x9, #32]
 2e8:	cmp	x8, x10
 2ec:	csel	x9, x26, x9, lt  // lt = tstop
 2f0:	cmp	x9, x26
 2f4:	b.ne	324 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x324>  // b.any
 2f8:	ldr	x10, [sp, #208]
 2fc:	ldr	x9, [sp, #192]
 300:	sub	x10, x10, #0x8
 304:	cmp	x9, x10
 308:	b.eq	318 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x318>  // b.none
 30c:	str	x8, [x9], #8
 310:	str	x9, [sp, #192]
 314:	b	324 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x324>
 318:	add	x0, sp, #0x90
 31c:	mov	x1, x22
 320:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 324:	ldr	x8, [sp, #136]
 328:	ldr	x9, [x20, #16]
 32c:	cmp	x8, x9
 330:	b.eq	3b4 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x3b4>  // b.none
 334:	ldr	x8, [sp, #88]
 338:	cmn	x8, #0x1
 33c:	b.eq	3b4 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x3b4>  // b.none
 340:	ldur	x10, [x29, #-64]
 344:	cbz	x10, 388 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x388>
 348:	mov	x9, x26
 34c:	ldr	x11, [x10, #32]
 350:	add	x12, x10, #0x18
 354:	add	x13, x10, #0x10
 358:	cmp	x11, x8
 35c:	csel	x9, x9, x10, lt  // lt = tstop
 360:	csel	x10, x12, x13, lt  // lt = tstop
 364:	ldr	x10, [x10]
 368:	cbnz	x10, 34c <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x34c>
 36c:	cmp	x9, x26
 370:	b.eq	388 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x388>  // b.none
 374:	ldr	x10, [x9, #32]
 378:	cmp	x8, x10
 37c:	csel	x9, x26, x9, lt  // lt = tstop
 380:	cmp	x9, x26
 384:	b.ne	3b4 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x3b4>  // b.any
 388:	ldr	x10, [sp, #208]
 38c:	ldr	x9, [sp, #192]
 390:	sub	x10, x10, #0x8
 394:	cmp	x9, x10
 398:	b.eq	3a8 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x3a8>  // b.none
 39c:	str	x8, [x9], #8
 3a0:	str	x9, [sp, #192]
 3a4:	b	3b4 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x3b4>
 3a8:	ldr	x1, [sp, #24]
 3ac:	add	x0, sp, #0x90
 3b0:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 3b4:	ldr	w8, [sp, #80]
 3b8:	cmp	w8, #0xb
 3bc:	b.ne	3d8 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x3d8>  // b.any
 3c0:	ldr	x8, [sp, #112]
 3c4:	cbz	x8, 3d8 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x3d8>
 3c8:	mov	w2, #0x3                   	// #3
 3cc:	mov	x0, x22
 3d0:	mov	x1, x22
 3d4:	blr	x8
 3d8:	ldr	x8, [sp, #192]
 3dc:	ldr	x9, [sp, #160]
 3e0:	cmp	x8, x9
 3e4:	b.ne	c8 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0xc8>  // b.any
 3e8:	ldur	x0, [x29, #-56]
 3ec:	cmp	x0, x26
 3f0:	b.eq	4f8 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x4f8>  // b.none
 3f4:	mov	w19, #0x30                  	// #48
 3f8:	mov	w21, #0x1                   	// #1
 3fc:	mov	w22, #0x86                  	// #134
 400:	b	41c <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x41c>
 404:	mov	x9, x26
 408:	ldr	x9, [x9, #40]
 40c:	str	x9, [x8]
 410:	bl	0 <_ZSt18_Rb_tree_incrementPSt18_Rb_tree_node_base>
 414:	cmp	x0, x26
 418:	b.eq	4f8 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x4f8>  // b.none
 41c:	ldr	x9, [x20]
 420:	ldr	x8, [x0, #40]
 424:	ldr	x9, [x9, #56]
 428:	madd	x10, x8, x19, x9
 42c:	ldr	x11, [x10, #8]!
 430:	cmn	x11, #0x1
 434:	b.eq	488 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x488>  // b.none
 438:	ldur	x13, [x29, #-64]
 43c:	cbz	x13, 47c <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x47c>
 440:	mov	x12, x26
 444:	ldr	x14, [x13, #32]
 448:	add	x15, x13, #0x18
 44c:	add	x16, x13, #0x10
 450:	cmp	x14, x11
 454:	csel	x12, x12, x13, lt  // lt = tstop
 458:	csel	x13, x15, x16, lt  // lt = tstop
 45c:	ldr	x13, [x13]
 460:	cbnz	x13, 444 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x444>
 464:	cmp	x12, x26
 468:	b.eq	47c <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x47c>  // b.none
 46c:	ldr	x13, [x12, #32]
 470:	cmp	x11, x13
 474:	csel	x11, x26, x12, lt  // lt = tstop
 478:	b	480 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x480>
 47c:	mov	x11, x26
 480:	ldr	x11, [x11, #40]
 484:	str	x11, [x10]
 488:	mul	x10, x8, x19
 48c:	ldr	w10, [x9, x10]
 490:	cmp	w10, #0x7
 494:	b.hi	410 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x410>  // b.pmore
 498:	lsl	w10, w21, w10
 49c:	tst	w10, w22
 4a0:	b.eq	410 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x410>  // b.none
 4a4:	madd	x8, x8, x19, x9
 4a8:	ldr	x9, [x8, #16]!
 4ac:	cmn	x9, #0x1
 4b0:	b.eq	410 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x410>  // b.none
 4b4:	ldur	x11, [x29, #-64]
 4b8:	cbz	x11, 404 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x404>
 4bc:	mov	x10, x26
 4c0:	ldr	x12, [x11, #32]
 4c4:	add	x13, x11, #0x18
 4c8:	add	x14, x11, #0x10
 4cc:	cmp	x12, x9
 4d0:	csel	x10, x10, x11, lt  // lt = tstop
 4d4:	csel	x11, x13, x14, lt  // lt = tstop
 4d8:	ldr	x11, [x11]
 4dc:	cbnz	x11, 4c0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x4c0>
 4e0:	cmp	x10, x26
 4e4:	b.eq	404 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x404>  // b.none
 4e8:	ldr	x11, [x10, #32]
 4ec:	cmp	x9, x11
 4f0:	csel	x9, x26, x10, lt  // lt = tstop
 4f4:	b	408 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x408>
 4f8:	ldr	x19, [x20], #16
 4fc:	ldr	x1, [sp, #8]
 500:	sub	x0, x29, #0x50
 504:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 508:	ldr	x21, [x0]
 50c:	sub	x0, x29, #0x50
 510:	mov	x1, x20
 514:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 518:	ldr	x8, [x0]
 51c:	ldr	x0, [sp, #144]
 520:	ldr	x9, [sp, #16]
 524:	stp	x19, x21, [x9]
 528:	str	x8, [x9, #16]
 52c:	cbz	x0, 560 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x560>
 530:	ldr	x19, [sp, #216]
 534:	ldr	x8, [sp, #184]
 538:	add	x9, x19, #0x8
 53c:	cmp	x8, x9
 540:	b.cs	55c <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x55c>  // b.hs, b.nlast
 544:	sub	x20, x8, #0x8
 548:	ldr	x0, [x20, #8]!
 54c:	bl	0 <_ZdlPv>
 550:	cmp	x20, x19
 554:	b.cc	548 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x548>  // b.lo, b.ul, b.last
 558:	ldr	x0, [sp, #144]
 55c:	bl	0 <_ZdlPv>
 560:	ldur	x1, [x29, #-64]
 564:	sub	x0, x29, #0x50
 568:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 56c:	ldp	x20, x19, [sp, #384]
 570:	ldp	x22, x21, [sp, #368]
 574:	ldp	x24, x23, [sp, #352]
 578:	ldp	x26, x25, [sp, #336]
 57c:	ldp	x28, x27, [sp, #320]
 580:	ldp	x29, x30, [sp, #304]
 584:	add	sp, sp, #0x190
 588:	ret
 58c:	bl	0 <abort>

Disassembly of section .text._ZNSt3mapIllSt4lessIlESaISt4pairIKllEEEixERS3_:

0000000000000000 <_ZNSt3mapIllSt4lessIlESaISt4pairIKllEEEixERS3_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	ldr	x8, [x0, #16]
  18:	mov	x22, x1
  1c:	mov	x19, x0
  20:	add	x20, x0, #0x8
  24:	cbz	x8, 6c <_ZNSt3mapIllSt4lessIlESaISt4pairIKllEEEixERS3_+0x6c>
  28:	ldr	x9, [x22]
  2c:	mov	x21, x20
  30:	ldr	x10, [x8, #32]
  34:	add	x11, x8, #0x18
  38:	add	x12, x8, #0x10
  3c:	cmp	x10, x9
  40:	csel	x21, x21, x8, lt  // lt = tstop
  44:	csel	x8, x11, x12, lt  // lt = tstop
  48:	ldr	x8, [x8]
  4c:	cbnz	x8, 30 <_ZNSt3mapIllSt4lessIlESaISt4pairIKllEEEixERS3_+0x30>
  50:	cmp	x21, x20
  54:	b.eq	70 <_ZNSt3mapIllSt4lessIlESaISt4pairIKllEEEixERS3_+0x70>  // b.none
  58:	ldr	x8, [x22]
  5c:	ldr	x9, [x21, #32]
  60:	cmp	x8, x9
  64:	b.lt	70 <_ZNSt3mapIllSt4lessIlESaISt4pairIKllEEEixERS3_+0x70>  // b.tstop
  68:	b	f0 <_ZNSt3mapIllSt4lessIlESaISt4pairIKllEEEixERS3_+0xf0>
  6c:	mov	x21, x20
  70:	mov	w0, #0x30                  	// #48
  74:	bl	0 <_Znwm>
  78:	ldr	x8, [x22]
  7c:	mov	x23, x0
  80:	mov	x22, x0
  84:	mov	x1, x21
  88:	str	x8, [x23, #32]!
  8c:	str	xzr, [x0, #40]
  90:	mov	x0, x19
  94:	mov	x2, x23
  98:	bl	0 <_ZNSt3mapIllSt4lessIlESaISt4pairIKllEEEixERS3_>
  9c:	mov	x21, x0
  a0:	cbz	x1, e8 <_ZNSt3mapIllSt4lessIlESaISt4pairIKllEEEixERS3_+0xe8>
  a4:	mov	x2, x1
  a8:	mov	w0, #0x1                   	// #1
  ac:	cbnz	x21, c8 <_ZNSt3mapIllSt4lessIlESaISt4pairIKllEEEixERS3_+0xc8>
  b0:	cmp	x20, x2
  b4:	b.eq	c8 <_ZNSt3mapIllSt4lessIlESaISt4pairIKllEEEixERS3_+0xc8>  // b.none
  b8:	ldr	x8, [x23]
  bc:	ldr	x9, [x2, #32]
  c0:	cmp	x8, x9
  c4:	cset	w0, lt  // lt = tstop
  c8:	mov	x1, x22
  cc:	mov	x3, x20
  d0:	bl	0 <_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_>
  d4:	ldr	x8, [x19, #40]
  d8:	mov	x21, x22
  dc:	add	x8, x8, #0x1
  e0:	str	x8, [x19, #40]
  e4:	b	f0 <_ZNSt3mapIllSt4lessIlESaISt4pairIKllEEEixERS3_+0xf0>
  e8:	mov	x0, x22
  ec:	bl	0 <_ZdlPv>
  f0:	add	x0, x21, #0x28
  f4:	ldp	x20, x19, [sp, #48]
  f8:	ldp	x22, x21, [sp, #32]
  fc:	ldr	x23, [sp, #16]
 100:	ldp	x29, x30, [sp], #64
 104:	ret

Disassembly of section .text._ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_:

0000000000000000 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	add	x23, x0, #0x8
  18:	mov	x20, x1
  1c:	mov	x21, x0
  20:	cmp	x23, x1
  24:	mov	x22, x2
  28:	b.eq	74 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x74>  // b.none
  2c:	ldr	x22, [x22]
  30:	ldr	x8, [x20, #32]
  34:	cmp	x22, x8
  38:	b.ge	d0 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0xd0>  // b.tcont
  3c:	ldr	x24, [x21, #24]
  40:	cmp	x24, x20
  44:	b.eq	118 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x118>  // b.none
  48:	mov	x0, x20
  4c:	bl	0 <_ZSt18_Rb_tree_decrementPSt18_Rb_tree_node_base>
  50:	ldr	x8, [x0, #32]
  54:	cmp	x8, x22
  58:	b.ge	124 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x124>  // b.tcont
  5c:	ldr	x8, [x0, #24]
  60:	cmp	x8, #0x0
  64:	csel	x8, xzr, x20, eq  // eq = none
  68:	csel	x19, x0, x20, eq  // eq = none
  6c:	mov	x20, x8
  70:	b	200 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x200>
  74:	ldr	x8, [x21, #40]
  78:	cbz	x8, 90 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x90>
  7c:	ldr	x19, [x21, #32]
  80:	ldr	x9, [x22]
  84:	ldr	x8, [x19, #32]
  88:	cmp	x8, x9
  8c:	b.lt	1d0 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x1d0>  // b.tstop
  90:	ldr	x9, [x21, #16]
  94:	cbz	x9, 164 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x164>
  98:	ldr	x8, [x22]
  9c:	ldr	x10, [x9, #32]
  a0:	mov	x19, x9
  a4:	add	x9, x9, #0x10
  a8:	add	x11, x19, #0x18
  ac:	cmp	x8, x10
  b0:	csel	x9, x9, x11, lt  // lt = tstop
  b4:	ldr	x9, [x9]
  b8:	cbnz	x9, 9c <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x9c>
  bc:	cmp	x8, x10
  c0:	mov	x20, x19
  c4:	mov	x0, x19
  c8:	b.lt	168 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x168>  // b.tstop
  cc:	b	180 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x180>
  d0:	cmp	x8, x22
  d4:	b.ge	110 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x110>  // b.tcont
  d8:	ldr	x19, [x21, #32]
  dc:	cmp	x19, x20
  e0:	b.eq	1d0 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x1d0>  // b.none
  e4:	mov	x0, x20
  e8:	bl	0 <_ZSt18_Rb_tree_incrementPSt18_Rb_tree_node_base>
  ec:	ldr	x8, [x0, #32]
  f0:	cmp	x22, x8
  f4:	b.ge	18c <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x18c>  // b.tcont
  f8:	ldr	x8, [x20, #24]
  fc:	cmp	x8, #0x0
 100:	csel	x8, xzr, x0, eq  // eq = none
 104:	csel	x19, x20, x0, eq  // eq = none
 108:	mov	x20, x8
 10c:	b	200 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x200>
 110:	mov	x19, xzr
 114:	b	200 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x200>
 118:	mov	x20, x24
 11c:	mov	x19, x24
 120:	b	200 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x200>
 124:	ldr	x9, [x21, #16]
 128:	cbz	x9, 1c4 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x1c4>
 12c:	ldr	x8, [x9, #32]
 130:	mov	x19, x9
 134:	add	x9, x9, #0x10
 138:	add	x10, x19, #0x18
 13c:	cmp	x22, x8
 140:	csel	x9, x9, x10, lt  // lt = tstop
 144:	ldr	x9, [x9]
 148:	cbnz	x9, 12c <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x12c>
 14c:	cmp	x22, x8
 150:	mov	x0, x19
 154:	b.ge	1f0 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x1f0>  // b.tcont
 158:	cmp	x24, x19
 15c:	b.ne	1e8 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x1e8>  // b.any
 160:	b	1d0 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x1d0>
 164:	mov	x19, x23
 168:	ldr	x8, [x21, #24]
 16c:	cmp	x8, x20
 170:	b.eq	1d0 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x1d0>  // b.none
 174:	mov	x0, x20
 178:	bl	0 <_ZSt18_Rb_tree_decrementPSt18_Rb_tree_node_base>
 17c:	ldr	x8, [x22]
 180:	ldr	x9, [x0, #32]
 184:	cmp	x9, x8
 188:	b	1f8 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x1f8>
 18c:	ldr	x9, [x21, #16]
 190:	cbz	x9, 1d8 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x1d8>
 194:	ldr	x8, [x9, #32]
 198:	mov	x19, x9
 19c:	add	x9, x9, #0x10
 1a0:	add	x10, x19, #0x18
 1a4:	cmp	x22, x8
 1a8:	csel	x9, x9, x10, lt  // lt = tstop
 1ac:	ldr	x9, [x9]
 1b0:	cbnz	x9, 194 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x194>
 1b4:	cmp	x22, x8
 1b8:	mov	x0, x19
 1bc:	b.lt	1dc <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x1dc>  // b.tstop
 1c0:	b	1f0 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x1f0>
 1c4:	mov	x19, x23
 1c8:	cmp	x24, x19
 1cc:	b.ne	1e8 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x1e8>  // b.any
 1d0:	mov	x20, xzr
 1d4:	b	200 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x200>
 1d8:	mov	x19, x23
 1dc:	ldr	x8, [x21, #24]
 1e0:	cmp	x8, x19
 1e4:	b.eq	1d0 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x1d0>  // b.none
 1e8:	mov	x0, x19
 1ec:	bl	0 <_ZSt18_Rb_tree_decrementPSt18_Rb_tree_node_base>
 1f0:	ldr	x8, [x0, #32]
 1f4:	cmp	x8, x22
 1f8:	csel	x20, xzr, x0, lt  // lt = tstop
 1fc:	csel	x19, x19, xzr, lt  // lt = tstop
 200:	mov	x0, x20
 204:	mov	x1, x19
 208:	ldp	x20, x19, [sp, #48]
 20c:	ldp	x22, x21, [sp, #32]
 210:	ldp	x24, x23, [sp, #16]
 214:	ldp	x29, x30, [sp], #64
 218:	ret

Disassembly of section .text._ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E:

0000000000000000 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	cbz	x1, 3c <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E+0x3c>
  14:	mov	x20, x1
  18:	mov	x19, x0
  1c:	ldr	x1, [x20, #24]
  20:	mov	x0, x19
  24:	bl	0 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E>
  28:	ldr	x21, [x20, #16]
  2c:	mov	x0, x20
  30:	bl	0 <_ZdlPv>
  34:	mov	x20, x21
  38:	cbnz	x21, 1c <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E+0x1c>
  3c:	ldp	x20, x19, [sp, #32]
  40:	ldr	x21, [sp, #16]
  44:	ldp	x29, x30, [sp], #48
  48:	ret

Disassembly of section .text._ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_:

0000000000000000 <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	x12, x11, [x0, #32]
  10:	ldr	x8, [x0, #72]
  14:	ldp	x9, x10, [x0, #48]
  18:	ldr	x13, [x0, #16]
  1c:	sub	x11, x8, x11
  20:	sub	x9, x9, x10
  24:	lsl	x11, x11, #3
  28:	sub	x10, x12, x13
  2c:	add	x9, x11, x9, asr #3
  30:	add	x9, x9, x10, asr #3
  34:	mov	x10, #0x3f                  	// #63
  38:	movk	x10, #0x1000, lsl #48
  3c:	cmp	x9, x10
  40:	b.eq	b4 <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_+0xb4>  // b.none
  44:	ldp	x9, x10, [x0]
  48:	mov	x19, x0
  4c:	mov	x20, x1
  50:	sub	x8, x8, x9
  54:	sub	x8, x10, x8, asr #3
  58:	cmp	x8, #0x1
  5c:	b.hi	70 <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_+0x70>  // b.pmore
  60:	mov	w1, #0x1                   	// #1
  64:	mov	x0, x19
  68:	mov	w2, wzr
  6c:	bl	0 <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_>
  70:	mov	w0, #0x200                 	// #512
  74:	bl	0 <_Znwm>
  78:	ldr	x8, [x19, #72]
  7c:	str	x0, [x8, #8]
  80:	ldr	x8, [x19, #48]
  84:	ldr	x9, [x20]
  88:	str	x9, [x8]
  8c:	ldr	x8, [x19, #72]
  90:	add	x9, x8, #0x8
  94:	str	x9, [x19, #72]
  98:	ldr	x8, [x8, #8]
  9c:	add	x9, x8, #0x200
  a0:	stp	x8, x9, [x19, #56]
  a4:	str	x8, [x19, #48]
  a8:	ldp	x20, x19, [sp, #16]
  ac:	ldp	x29, x30, [sp], #32
  b0:	ret
  b4:	adrp	x0, 0 <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_>
  b8:	add	x0, x0, #0x0
  bc:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt5dequeIlSaIlEE17_M_reallocate_mapEmb:

0000000000000000 <_ZNSt5dequeIlSaIlEE17_M_reallocate_mapEmb>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	str	x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x20, x1
  1c:	ldr	x8, [x0, #72]
  20:	ldr	x1, [x0, #40]
  24:	ldr	x10, [x0, #8]
  28:	mov	x19, x0
  2c:	mov	w22, w2
  30:	sub	x9, x8, x1
  34:	asr	x23, x9, #3
  38:	add	x8, x23, #0x1
  3c:	add	x25, x8, x20
  40:	cmp	x10, x25, lsl #1
  44:	b.ls	80 <_ZNSt5dequeIlSaIlEE17_M_reallocate_mapEmb+0x80>  // b.plast
  48:	ldr	x11, [x19]
  4c:	sub	x10, x10, x25
  50:	lsl	x10, x10, #2
  54:	tst	w22, #0x1
  58:	and	x10, x10, #0xfffffffffffffff8
  5c:	add	x10, x11, x10
  60:	csel	x11, x20, xzr, ne  // ne = any
  64:	add	x20, x10, x11, lsl #3
  68:	cmp	x20, x1
  6c:	add	x2, x9, #0x8
  70:	b.cs	ec <_ZNSt5dequeIlSaIlEE17_M_reallocate_mapEmb+0xec>  // b.hs, b.nlast
  74:	cbz	x2, fc <_ZNSt5dequeIlSaIlEE17_M_reallocate_mapEmb+0xfc>
  78:	mov	x0, x20
  7c:	b	f8 <_ZNSt5dequeIlSaIlEE17_M_reallocate_mapEmb+0xf8>
  80:	cmp	x10, x20
  84:	csel	x8, x20, x10, cc  // cc = lo, ul, last
  88:	add	x8, x10, x8
  8c:	add	x24, x8, #0x2
  90:	lsr	x8, x24, #60
  94:	cbnz	x8, 13c <_ZNSt5dequeIlSaIlEE17_M_reallocate_mapEmb+0x13c>
  98:	lsl	x0, x24, #3
  9c:	bl	0 <_Znwm>
  a0:	ldr	x1, [x19, #40]
  a4:	ldr	x9, [x19, #72]
  a8:	sub	x8, x24, x25
  ac:	lsl	x8, x8, #2
  b0:	tst	w22, #0x1
  b4:	and	x8, x8, #0xfffffffffffffff8
  b8:	add	x8, x0, x8
  bc:	csel	x10, x20, xzr, ne  // ne = any
  c0:	sub	x9, x9, x1
  c4:	mov	x21, x0
  c8:	adds	x2, x9, #0x8
  cc:	add	x20, x8, x10, lsl #3
  d0:	b.eq	dc <_ZNSt5dequeIlSaIlEE17_M_reallocate_mapEmb+0xdc>  // b.none
  d4:	mov	x0, x20
  d8:	bl	0 <memmove>
  dc:	ldr	x0, [x19]
  e0:	bl	0 <_ZdlPv>
  e4:	stp	x21, x24, [x19]
  e8:	b	fc <_ZNSt5dequeIlSaIlEE17_M_reallocate_mapEmb+0xfc>
  ec:	cbz	x2, fc <_ZNSt5dequeIlSaIlEE17_M_reallocate_mapEmb+0xfc>
  f0:	add	x8, x20, x8, lsl #3
  f4:	sub	x0, x8, x2
  f8:	bl	0 <memmove>
  fc:	str	x20, [x19, #40]
 100:	ldr	x8, [x20]
 104:	lsl	x9, x23, #3
 108:	add	x10, x20, x9
 10c:	str	x10, [x19, #72]
 110:	add	x10, x8, #0x200
 114:	stp	x8, x10, [x19, #24]
 118:	ldr	x8, [x20, x9]
 11c:	add	x9, x8, #0x200
 120:	stp	x8, x9, [x19, #56]
 124:	ldp	x20, x19, [sp, #64]
 128:	ldp	x22, x21, [sp, #48]
 12c:	ldp	x24, x23, [sp, #32]
 130:	ldr	x25, [sp, #16]
 134:	ldp	x29, x30, [sp], #80
 138:	ret
 13c:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE16_M_push_back_auxIJRKS5_EEEvDpOT_:

0000000000000000 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE16_M_push_back_auxIJRKS5_EEEvDpOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	x10, x11, [x0, #48]
  10:	ldr	x8, [x0, #72]
  14:	ldp	x14, x13, [x0, #32]
  18:	mov	x12, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  1c:	sub	x10, x10, x11
  20:	ldr	x11, [x0, #16]
  24:	movk	x12, #0xaaab
  28:	sub	x13, x8, x13
  2c:	asr	x10, x10, #3
  30:	mov	w9, #0x15                  	// #21
  34:	asr	x13, x13, #3
  38:	mul	x10, x10, x12
  3c:	madd	x9, x13, x9, x10
  40:	sub	x10, x14, x11
  44:	asr	x10, x10, #3
  48:	madd	x9, x10, x12, x9
  4c:	mov	x10, #0x5555555555555555    	// #6148914691236517205
  50:	movk	x10, #0x556a
  54:	movk	x10, #0x555, lsl #48
  58:	cmp	x9, x10
  5c:	b.eq	d8 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE16_M_push_back_auxIJRKS5_EEEvDpOT_+0xd8>  // b.none
  60:	ldp	x9, x10, [x0]
  64:	mov	x19, x0
  68:	mov	x20, x1
  6c:	sub	x8, x8, x9
  70:	sub	x8, x10, x8, asr #3
  74:	cmp	x8, #0x1
  78:	b.hi	8c <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE16_M_push_back_auxIJRKS5_EEEvDpOT_+0x8c>  // b.pmore
  7c:	mov	w1, #0x1                   	// #1
  80:	mov	x0, x19
  84:	mov	w2, wzr
  88:	bl	0 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE16_M_push_back_auxIJRKS5_EEEvDpOT_>
  8c:	mov	w0, #0x1f8                 	// #504
  90:	bl	0 <_Znwm>
  94:	ldr	x8, [x19, #72]
  98:	str	x0, [x8, #8]
  9c:	ldr	x8, [x19, #48]
  a0:	ldr	q0, [x20]
  a4:	ldr	x9, [x20, #16]
  a8:	str	q0, [x8]
  ac:	str	x9, [x8, #16]
  b0:	ldr	x8, [x19, #72]
  b4:	add	x9, x8, #0x8
  b8:	str	x9, [x19, #72]
  bc:	ldr	x8, [x8, #8]
  c0:	add	x9, x8, #0x1f8
  c4:	stp	x8, x9, [x19, #56]
  c8:	str	x8, [x19, #48]
  cc:	ldp	x20, x19, [sp, #16]
  d0:	ldp	x29, x30, [sp], #32
  d4:	ret
  d8:	adrp	x0, 0 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE16_M_push_back_auxIJRKS5_EEEvDpOT_>
  dc:	add	x0, x0, #0x0
  e0:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb:

0000000000000000 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	str	x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x20, x1
  1c:	ldr	x8, [x0, #72]
  20:	ldr	x1, [x0, #40]
  24:	ldr	x10, [x0, #8]
  28:	mov	x19, x0
  2c:	mov	w22, w2
  30:	sub	x9, x8, x1
  34:	asr	x23, x9, #3
  38:	add	x8, x23, #0x1
  3c:	add	x25, x8, x20
  40:	cmp	x10, x25, lsl #1
  44:	b.ls	80 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb+0x80>  // b.plast
  48:	ldr	x11, [x19]
  4c:	sub	x10, x10, x25
  50:	lsl	x10, x10, #2
  54:	tst	w22, #0x1
  58:	and	x10, x10, #0xfffffffffffffff8
  5c:	add	x10, x11, x10
  60:	csel	x11, x20, xzr, ne  // ne = any
  64:	add	x20, x10, x11, lsl #3
  68:	cmp	x20, x1
  6c:	add	x2, x9, #0x8
  70:	b.cs	ec <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb+0xec>  // b.hs, b.nlast
  74:	cbz	x2, fc <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb+0xfc>
  78:	mov	x0, x20
  7c:	b	f8 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb+0xf8>
  80:	cmp	x10, x20
  84:	csel	x8, x20, x10, cc  // cc = lo, ul, last
  88:	add	x8, x10, x8
  8c:	add	x24, x8, #0x2
  90:	lsr	x8, x24, #60
  94:	cbnz	x8, 13c <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb+0x13c>
  98:	lsl	x0, x24, #3
  9c:	bl	0 <_Znwm>
  a0:	ldr	x1, [x19, #40]
  a4:	ldr	x9, [x19, #72]
  a8:	sub	x8, x24, x25
  ac:	lsl	x8, x8, #2
  b0:	tst	w22, #0x1
  b4:	and	x8, x8, #0xfffffffffffffff8
  b8:	add	x8, x0, x8
  bc:	csel	x10, x20, xzr, ne  // ne = any
  c0:	sub	x9, x9, x1
  c4:	mov	x21, x0
  c8:	adds	x2, x9, #0x8
  cc:	add	x20, x8, x10, lsl #3
  d0:	b.eq	dc <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb+0xdc>  // b.none
  d4:	mov	x0, x20
  d8:	bl	0 <memmove>
  dc:	ldr	x0, [x19]
  e0:	bl	0 <_ZdlPv>
  e4:	stp	x21, x24, [x19]
  e8:	b	fc <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb+0xfc>
  ec:	cbz	x2, fc <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb+0xfc>
  f0:	add	x8, x20, x8, lsl #3
  f4:	sub	x0, x8, x2
  f8:	bl	0 <memmove>
  fc:	str	x20, [x19, #40]
 100:	ldr	x8, [x20]
 104:	lsl	x9, x23, #3
 108:	add	x10, x20, x9
 10c:	str	x10, [x19, #72]
 110:	add	x10, x8, #0x1f8
 114:	stp	x8, x10, [x19, #24]
 118:	ldr	x8, [x20, x9]
 11c:	add	x9, x8, #0x1f8
 120:	stp	x8, x9, [x19, #56]
 124:	ldp	x20, x19, [sp, #64]
 128:	ldp	x22, x21, [sp, #48]
 12c:	ldp	x24, x23, [sp, #32]
 130:	ldr	x25, [sp, #16]
 134:	ldp	x29, x30, [sp], #80
 138:	ret
 13c:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE16_M_push_back_auxIJS5_EEEvDpOT_:

0000000000000000 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE16_M_push_back_auxIJS5_EEEvDpOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	x10, x11, [x0, #48]
  10:	ldr	x8, [x0, #72]
  14:	ldp	x14, x13, [x0, #32]
  18:	mov	x12, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  1c:	sub	x10, x10, x11
  20:	ldr	x11, [x0, #16]
  24:	movk	x12, #0xaaab
  28:	sub	x13, x8, x13
  2c:	asr	x10, x10, #3
  30:	mov	w9, #0x15                  	// #21
  34:	asr	x13, x13, #3
  38:	mul	x10, x10, x12
  3c:	madd	x9, x13, x9, x10
  40:	sub	x10, x14, x11
  44:	asr	x10, x10, #3
  48:	madd	x9, x10, x12, x9
  4c:	mov	x10, #0x5555555555555555    	// #6148914691236517205
  50:	movk	x10, #0x556a
  54:	movk	x10, #0x555, lsl #48
  58:	cmp	x9, x10
  5c:	b.eq	d8 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE16_M_push_back_auxIJS5_EEEvDpOT_+0xd8>  // b.none
  60:	ldp	x9, x10, [x0]
  64:	mov	x19, x0
  68:	mov	x20, x1
  6c:	sub	x8, x8, x9
  70:	sub	x8, x10, x8, asr #3
  74:	cmp	x8, #0x1
  78:	b.hi	8c <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE16_M_push_back_auxIJS5_EEEvDpOT_+0x8c>  // b.pmore
  7c:	mov	w1, #0x1                   	// #1
  80:	mov	x0, x19
  84:	mov	w2, wzr
  88:	bl	0 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE16_M_push_back_auxIJS5_EEEvDpOT_>
  8c:	mov	w0, #0x1f8                 	// #504
  90:	bl	0 <_Znwm>
  94:	ldr	x8, [x19, #72]
  98:	str	x0, [x8, #8]
  9c:	ldr	x8, [x19, #48]
  a0:	ldr	q0, [x20]
  a4:	ldr	x9, [x20, #16]
  a8:	str	q0, [x8]
  ac:	str	x9, [x8, #16]
  b0:	ldr	x8, [x19, #72]
  b4:	add	x9, x8, #0x8
  b8:	str	x9, [x19, #72]
  bc:	ldr	x8, [x8, #8]
  c0:	add	x9, x8, #0x1f8
  c4:	stp	x8, x9, [x19, #56]
  c8:	str	x8, [x19, #48]
  cc:	ldp	x20, x19, [sp, #16]
  d0:	ldp	x29, x30, [sp], #32
  d4:	ret
  d8:	adrp	x0, 0 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE16_M_push_back_auxIJS5_EEEvDpOT_>
  dc:	add	x0, x0, #0x0
  e0:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE:

0000000000000000 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>:
   0:	sub	sp, sp, #0xe0
   4:	stp	x29, x30, [sp, #144]
   8:	stp	x26, x25, [sp, #160]
   c:	stp	x24, x23, [sp, #176]
  10:	stp	x22, x21, [sp, #192]
  14:	stp	x20, x19, [sp, #208]
  18:	add	x29, sp, #0x90
  1c:	ldr	x8, [x3, #16]
  20:	cbz	x8, 324 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x324>
  24:	str	x0, [x2, #24]
  28:	ldr	x10, [x3, #16]
  2c:	ldp	x9, x8, [x2]
  30:	mov	x11, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  34:	movk	x11, #0xaaab
  38:	ldr	w10, [x10, #40]
  3c:	sub	x12, x8, x9
  40:	asr	x12, x12, #3
  44:	mul	x11, x12, x11
  48:	add	w10, w10, #0x3
  4c:	mov	w22, w4
  50:	mov	x23, x3
  54:	mov	x20, x2
  58:	mov	x19, x1
  5c:	mov	x21, x0
  60:	subs	x1, x10, x11
  64:	b.ls	78 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x78>  // b.plast
  68:	mov	x0, x20
  6c:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
  70:	ldp	x9, x8, [x20]
  74:	b	94 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x94>
  78:	b.cs	94 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x94>  // b.hs, b.nlast
  7c:	mov	w11, #0x18                  	// #24
  80:	madd	x10, x10, x11, x9
  84:	cmp	x10, x8
  88:	b.eq	94 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x94>  // b.none
  8c:	mov	x8, x10
  90:	str	x10, [x20, #8]
  94:	cmp	x9, x8
  98:	b.eq	104 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x104>  // b.none
  9c:	sub	x10, x8, x9
  a0:	sub	x10, x10, #0x18
  a4:	cmp	x10, #0x17
  a8:	b.hi	b4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0xb4>  // b.pmore
  ac:	mov	x10, x9
  b0:	b	f4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0xf4>
  b4:	mov	x11, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  b8:	movk	x11, #0xaaab
  bc:	umulh	x10, x10, x11
  c0:	lsr	x10, x10, #4
  c4:	add	x11, x10, #0x1
  c8:	mov	w13, #0x18                  	// #24
  cc:	and	x12, x11, #0x1ffffffffffffffe
  d0:	madd	x10, x12, x13, x9
  d4:	add	x9, x9, #0x28
  d8:	mov	x13, x12
  dc:	sturb	wzr, [x9, #-24]
  e0:	strb	wzr, [x9], #48
  e4:	subs	x13, x13, #0x2
  e8:	b.ne	dc <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0xdc>  // b.any
  ec:	cmp	x11, x12
  f0:	b.eq	104 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x104>  // b.none
  f4:	strb	wzr, [x10, #16]
  f8:	add	x10, x10, #0x18
  fc:	cmp	x8, x10
 100:	b.ne	f4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0xf4>  // b.any
 104:	ldrb	w8, [x23, #1]
 108:	tbnz	w8, #2, 164 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x164>
 10c:	movi	v0.2d, #0x0
 110:	stp	x21, x19, [sp, #32]
 114:	str	x23, [sp, #48]
 118:	stp	q0, q0, [sp]
 11c:	ldr	x23, [x23, #16]
 120:	stp	x23, x20, [sp, #56]
 124:	ldp	x9, x8, [x23, #56]
 128:	sub	x25, x8, x9
 12c:	mov	x9, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 130:	asr	x8, x25, #4
 134:	movk	x9, #0xaaab
 138:	mul	x24, x8, x9
 13c:	lsr	x8, x24, #59
 140:	cbnz	x8, 530 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x530>
 144:	mov	x8, sp
 148:	add	x8, x8, #0x48
 14c:	stp	xzr, xzr, [x8]
 150:	str	xzr, [x8, #16]
 154:	cbz	x25, 1bc <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x1bc>
 158:	lsl	x0, x24, #4
 15c:	bl	0 <_Znwm>
 160:	b	1c0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x1c0>
 164:	movi	v0.2d, #0x0
 168:	stp	x21, x19, [sp, #32]
 16c:	str	x23, [sp, #48]
 170:	stp	q0, q0, [sp]
 174:	ldr	x23, [x23, #16]
 178:	stp	x23, x20, [sp, #56]
 17c:	ldp	x9, x8, [x23, #56]
 180:	sub	x25, x8, x9
 184:	mov	x9, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 188:	asr	x8, x25, #4
 18c:	movk	x9, #0xaaab
 190:	mul	x24, x8, x9
 194:	lsr	x8, x24, #59
 198:	cbnz	x8, 530 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x530>
 19c:	mov	x8, sp
 1a0:	add	x8, x8, #0x48
 1a4:	stp	xzr, xzr, [x8]
 1a8:	str	xzr, [x8, #16]
 1ac:	cbz	x25, 1e4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x1e4>
 1b0:	lsl	x0, x24, #4
 1b4:	bl	0 <_Znwm>
 1b8:	b	1e8 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x1e8>
 1bc:	mov	x0, xzr
 1c0:	add	x8, x0, x24, lsl #4
 1c4:	stp	x0, x0, [sp, #72]
 1c8:	str	x8, [sp, #88]
 1cc:	cbz	x25, 20c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x20c>
 1d0:	cmp	x24, #0x2
 1d4:	b.cs	21c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x21c>  // b.hs, b.nlast
 1d8:	mov	x8, x0
 1dc:	mov	x9, x24
 1e0:	b	254 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x254>
 1e4:	mov	x0, xzr
 1e8:	add	x8, x0, x24, lsl #4
 1ec:	stp	x0, x0, [sp, #72]
 1f0:	str	x8, [sp, #88]
 1f4:	cbz	x25, 214 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x214>
 1f8:	cmp	x24, #0x2
 1fc:	b.cs	32c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x32c>  // b.hs, b.nlast
 200:	mov	x8, x0
 204:	mov	x9, x24
 208:	b	364 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x364>
 20c:	mov	x8, x0
 210:	b	268 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x268>
 214:	mov	x25, x21
 218:	b	380 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x380>
 21c:	and	x10, x24, #0xfffffffffffffffe
 220:	and	x9, x24, #0x1
 224:	add	x8, x0, x10, lsl #4
 228:	add	x11, x0, #0x10
 22c:	mov	x12, x10
 230:	stur	xzr, [x11, #-16]
 234:	str	xzr, [x11]
 238:	stur	wzr, [x11, #-8]
 23c:	str	wzr, [x11, #8]
 240:	subs	x12, x12, #0x2
 244:	add	x11, x11, #0x20
 248:	b.ne	230 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x230>  // b.any
 24c:	cmp	x24, x10
 250:	b.eq	268 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x268>  // b.none
 254:	str	xzr, [x8]
 258:	str	wzr, [x8, #8]
 25c:	subs	x9, x9, #0x1
 260:	add	x8, x8, #0x10
 264:	b.ne	254 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x254>  // b.any
 268:	str	x8, [sp, #80]
 26c:	ldr	x9, [x23, #32]
 270:	mov	w8, #0xfffffffa            	// #-6
 274:	tst	w22, #0x80
 278:	and	w8, w22, w8
 27c:	csel	w8, w22, w8, eq  // eq = none
 280:	mov	x0, sp
 284:	stp	x9, xzr, [sp, #96]
 288:	str	w8, [sp, #112]
 28c:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 290:	ldr	x8, [sp, #72]
 294:	mov	w22, w0
 298:	cbz	x8, 2a4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x2a4>
 29c:	mov	x0, x8
 2a0:	bl	0 <_ZdlPv>
 2a4:	ldr	x0, [sp]
 2a8:	cbz	x0, 2b0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x2b0>
 2ac:	bl	0 <_ZdlPv>
 2b0:	tbnz	w22, #0, 474 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x474>
 2b4:	ldp	x8, x9, [x20]
 2b8:	mov	x12, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 2bc:	movk	x12, #0xaaab
 2c0:	sub	x10, x9, x8
 2c4:	asr	x11, x10, #3
 2c8:	mul	x11, x11, x12
 2cc:	cmp	x11, #0x2
 2d0:	b.hi	2ec <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x2ec>  // b.pmore
 2d4:	mov	w8, #0x3                   	// #3
 2d8:	sub	x1, x8, x11
 2dc:	mov	x0, x20
 2e0:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 2e4:	ldp	x8, x9, [x20]
 2e8:	b	30c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x30c>
 2ec:	cmp	x10, #0x48
 2f0:	b.eq	30c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x30c>  // b.none
 2f4:	add	x10, x8, #0x48
 2f8:	cmp	x10, x9
 2fc:	b.eq	30c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x30c>  // b.none
 300:	mov	x9, x10
 304:	str	x10, [x20, #8]
 308:	b	314 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x314>
 30c:	cmp	x8, x9
 310:	b.eq	324 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x324>  // b.none
 314:	strb	wzr, [x8, #16]
 318:	stp	x19, x19, [x8], #24
 31c:	cmp	x9, x8
 320:	b.ne	314 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x314>  // b.any
 324:	mov	w0, wzr
 328:	b	504 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x504>
 32c:	and	x10, x24, #0xfffffffffffffffe
 330:	and	x9, x24, #0x1
 334:	add	x8, x0, x10, lsl #4
 338:	add	x11, x0, #0x10
 33c:	mov	x12, x10
 340:	stur	xzr, [x11, #-16]
 344:	str	xzr, [x11]
 348:	stur	wzr, [x11, #-8]
 34c:	str	wzr, [x11, #8]
 350:	subs	x12, x12, #0x2
 354:	add	x11, x11, #0x20
 358:	b.ne	340 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x340>  // b.any
 35c:	cmp	x24, x10
 360:	b.eq	378 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x378>  // b.none
 364:	str	xzr, [x8]
 368:	str	wzr, [x8, #8]
 36c:	subs	x9, x9, #0x1
 370:	add	x8, x8, #0x10
 374:	b.ne	364 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x364>  // b.any
 378:	ldr	x25, [sp, #32]
 37c:	mov	x0, x8
 380:	str	x0, [sp, #80]
 384:	ldp	x10, x9, [x23, #56]
 388:	mov	x8, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 38c:	movk	x8, #0xaaab
 390:	ldr	x26, [x23, #32]
 394:	sub	x9, x9, x10
 398:	asr	x9, x9, #4
 39c:	mul	x23, x9, x8
 3a0:	mov	x0, x23
 3a4:	stp	xzr, xzr, [sp, #96]
 3a8:	str	xzr, [sp, #112]
 3ac:	bl	0 <_Znam>
 3b0:	mov	w1, wzr
 3b4:	mov	x2, x23
 3b8:	mov	x24, x0
 3bc:	bl	0 <memset>
 3c0:	mov	w8, #0xfffffffa            	// #-6
 3c4:	tst	w22, #0x80
 3c8:	and	w8, w22, w8
 3cc:	csel	w8, w22, w8, eq  // eq = none
 3d0:	mov	x0, sp
 3d4:	mov	w1, #0x1                   	// #1
 3d8:	stp	x24, x26, [sp, #120]
 3dc:	str	w8, [sp, #136]
 3e0:	str	x25, [sp, #24]
 3e4:	mov	w23, #0x1                   	// #1
 3e8:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 3ec:	tbnz	w0, #0, 430 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x430>
 3f0:	ldr	w8, [sp, #136]
 3f4:	tbnz	w8, #6, 42c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x42c>
 3f8:	orr	w8, w8, #0x80
 3fc:	mov	w23, #0x1                   	// #1
 400:	str	w8, [sp, #136]
 404:	ldp	x8, x9, [sp, #32]
 408:	cmp	x8, x9
 40c:	b.eq	520 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x520>  // b.none
 410:	add	x8, x8, #0x1
 414:	mov	x0, sp
 418:	mov	w1, #0x1                   	// #1
 41c:	stp	x8, x8, [sp, #24]
 420:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 424:	tbz	w0, #0, 404 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x404>
 428:	b	430 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x430>
 42c:	mov	w23, wzr
 430:	ldr	x0, [sp, #120]
 434:	cbz	x0, 43c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x43c>
 438:	bl	0 <_ZdaPv>
 43c:	ldp	x22, x24, [sp, #96]
 440:	str	xzr, [sp, #120]
 444:	cmp	x22, x24
 448:	b.ne	490 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x490>  // b.any
 44c:	cbz	x22, 458 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x458>
 450:	mov	x0, x22
 454:	bl	0 <_ZdlPv>
 458:	ldr	x0, [sp, #72]
 45c:	cbz	x0, 464 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x464>
 460:	bl	0 <_ZdlPv>
 464:	ldr	x0, [sp]
 468:	cbz	x0, 470 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x470>
 46c:	bl	0 <_ZdlPv>
 470:	tbz	w23, #0, 2b4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x2b4>
 474:	ldp	x9, x8, [x20]
 478:	cmp	x9, x8
 47c:	b.ne	4ac <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x4ac>  // b.any
 480:	b	4cc <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x4cc>
 484:	add	x22, x22, #0x20
 488:	cmp	x24, x22
 48c:	b.eq	4bc <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x4bc>  // b.none
 490:	ldr	x0, [x22, #8]
 494:	cbz	x0, 484 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x484>
 498:	bl	0 <_ZdlPv>
 49c:	b	484 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x484>
 4a0:	add	x9, x9, #0x18
 4a4:	cmp	x8, x9
 4a8:	b.eq	4c8 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x4c8>  // b.none
 4ac:	ldrb	w10, [x9, #16]
 4b0:	cbnz	w10, 4a0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x4a0>
 4b4:	stp	x19, x19, [x9]
 4b8:	b	4a0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x4a0>
 4bc:	ldr	x22, [sp, #96]
 4c0:	cbnz	x22, 450 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x450>
 4c4:	b	458 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x458>
 4c8:	ldr	x8, [x20, #8]
 4cc:	stur	x21, [x8, #-48]
 4d0:	ldr	x9, [x20]
 4d4:	mov	w0, #0x1                   	// #1
 4d8:	ldr	x9, [x9]
 4dc:	cmp	x21, x9
 4e0:	stur	x9, [x8, #-40]
 4e4:	cset	w9, ne  // ne = any
 4e8:	sturb	w9, [x8, #-32]
 4ec:	ldr	x9, [x20]
 4f0:	ldr	x9, [x9, #8]
 4f4:	cmp	x9, x19
 4f8:	stp	x9, x19, [x8, #-24]
 4fc:	cset	w9, ne  // ne = any
 500:	sturb	w9, [x8, #-8]
 504:	ldp	x20, x19, [sp, #208]
 508:	ldp	x22, x21, [sp, #192]
 50c:	ldp	x24, x23, [sp, #176]
 510:	ldp	x26, x25, [sp, #160]
 514:	ldp	x29, x30, [sp, #144]
 518:	add	sp, sp, #0xe0
 51c:	ret
 520:	mov	w23, wzr
 524:	ldr	x0, [sp, #120]
 528:	cbnz	x0, 438 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x438>
 52c:	b	43c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x43c>
 530:	adrp	x0, 0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 534:	add	x0, x0, #0x0
 538:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE9_M_searchEv:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE9_M_searchEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x8, [x0, #32]
  10:	ldr	x1, [x0, #64]
  14:	mov	x19, x0
  18:	strb	wzr, [x0, #116]
  1c:	str	x8, [x0, #24]
  20:	str	xzr, [x0, #104]
  24:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE9_M_searchEv>
  28:	ldr	x2, [x19, #96]
  2c:	mov	w1, #0x1                   	// #1
  30:	mov	x0, x19
  34:	mov	w20, #0x1                   	// #1
  38:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE9_M_searchEv>
  3c:	ldrb	w8, [x19, #116]
  40:	cbnz	w8, a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE9_M_searchEv+0xa0>
  44:	ldr	w8, [x19, #112]
  48:	tbnz	w8, #6, 9c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE9_M_searchEv+0x9c>
  4c:	orr	w8, w8, #0x80
  50:	mov	w20, #0x1                   	// #1
  54:	str	w8, [x19, #112]
  58:	ldp	x8, x9, [x19, #32]
  5c:	cmp	x8, x9
  60:	b.eq	9c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE9_M_searchEv+0x9c>  // b.none
  64:	ldr	x1, [x19, #64]
  68:	add	x8, x8, #0x1
  6c:	mov	x0, x19
  70:	stp	x8, x8, [x19, #24]
  74:	strb	wzr, [x19, #116]
  78:	str	xzr, [x19, #104]
  7c:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE9_M_searchEv>
  80:	ldr	x2, [x19, #96]
  84:	mov	w1, #0x1                   	// #1
  88:	mov	x0, x19
  8c:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE9_M_searchEv>
  90:	ldrb	w8, [x19, #116]
  94:	cbz	w8, 58 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE9_M_searchEv+0x58>
  98:	b	a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE9_M_searchEv+0xa0>
  9c:	mov	w20, wzr
  a0:	mov	w0, w20
  a4:	ldp	x20, x19, [sp, #16]
  a8:	ldp	x29, x30, [sp], #32
  ac:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm:

0000000000000000 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	cbz	x1, 130 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0x130>
  18:	ldp	x8, x9, [x0, #8]
  1c:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  20:	movk	x10, #0xaaab
  24:	mov	x20, x1
  28:	sub	x9, x9, x8
  2c:	asr	x9, x9, #3
  30:	mul	x9, x9, x10
  34:	mov	x19, x0
  38:	cmp	x9, x1
  3c:	b.cs	a0 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0xa0>  // b.hs, b.nlast
  40:	ldr	x11, [x19]
  44:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  48:	movk	x9, #0x555, lsl #48
  4c:	sub	x8, x8, x11
  50:	asr	x8, x8, #3
  54:	mul	x23, x8, x10
  58:	sub	x8, x9, x23
  5c:	cmp	x8, x20
  60:	b.cc	144 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0x144>  // b.lo, b.ul, b.last
  64:	cmp	x23, x20
  68:	csel	x8, x20, x23, cc  // cc = lo, ul, last
  6c:	adds	x8, x8, x23
  70:	cset	w10, cs  // cs = hs, nlast
  74:	cmp	x8, x9
  78:	cset	w11, hi  // hi = pmore
  7c:	orr	w10, w10, w11
  80:	cmp	w10, #0x0
  84:	csel	x22, x9, x8, ne  // ne = any
  88:	cbz	x22, bc <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0xbc>
  8c:	add	x8, x22, x22, lsl #1
  90:	lsl	x0, x8, #3
  94:	bl	0 <_Znwm>
  98:	mov	x21, x0
  9c:	b	c0 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0xc0>
  a0:	stp	xzr, xzr, [x8]
  a4:	strb	wzr, [x8, #16]
  a8:	subs	x20, x20, #0x1
  ac:	add	x8, x8, #0x18
  b0:	b.ne	a0 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0xa0>  // b.any
  b4:	str	x8, [x19, #8]
  b8:	b	130 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0x130>
  bc:	mov	x21, xzr
  c0:	add	x8, x23, x23, lsl #1
  c4:	lsl	x8, x8, #3
  c8:	add	x23, x21, x8
  cc:	mov	x9, x20
  d0:	add	x10, x21, x8
  d4:	subs	x9, x9, #0x1
  d8:	add	x8, x8, #0x18
  dc:	stp	xzr, xzr, [x10]
  e0:	strb	wzr, [x10, #16]
  e4:	b.ne	d0 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0xd0>  // b.any
  e8:	ldp	x0, x8, [x19]
  ec:	cmp	x0, x8
  f0:	b.eq	114 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0x114>  // b.none
  f4:	mov	x9, x21
  f8:	ldr	x10, [x0, #16]
  fc:	ldr	q0, [x0], #24
 100:	str	x10, [x9, #16]
 104:	cmp	x8, x0
 108:	str	q0, [x9], #24
 10c:	b.ne	f8 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0xf8>  // b.any
 110:	ldr	x0, [x19]
 114:	cbz	x0, 11c <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0x11c>
 118:	bl	0 <_ZdlPv>
 11c:	mov	w8, #0x18                  	// #24
 120:	madd	x9, x20, x8, x23
 124:	madd	x8, x22, x8, x21
 128:	stp	x21, x9, [x19]
 12c:	str	x8, [x19, #16]
 130:	ldp	x20, x19, [sp, #48]
 134:	ldp	x22, x21, [sp, #32]
 138:	ldr	x23, [sp, #16]
 13c:	ldp	x29, x30, [sp], #64
 140:	ret
 144:	adrp	x0, 0 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm>
 148:	add	x0, x0, #0x0
 14c:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x26, x25, [sp, #32]
   c:	stp	x24, x23, [sp, #48]
  10:	stp	x22, x21, [sp, #64]
  14:	stp	x20, x19, [sp, #80]
  18:	add	x29, sp, #0x10
  1c:	ldr	x8, [x0, #128]
  20:	ldr	x23, [x0, #64]
  24:	mov	w20, w1
  28:	mov	x19, x0
  2c:	str	x8, [sp, #8]
  30:	ldp	x22, x9, [x0, #104]
  34:	add	x21, x0, #0x60
  38:	cmp	x22, x9
  3c:	b.eq	c8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0xc8>  // b.none
  40:	str	x8, [x22]
  44:	ldp	x9, x8, [x23]
  48:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  4c:	movk	x10, #0xaaab
  50:	stp	xzr, xzr, [x22, #8]
  54:	subs	x0, x8, x9
  58:	asr	x8, x0, #3
  5c:	mul	x24, x8, x10
  60:	str	xzr, [x22, #24]
  64:	b.eq	80 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x80>  // b.none
  68:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  6c:	movk	x8, #0x5556
  70:	movk	x8, #0x555, lsl #48
  74:	cmp	x24, x8
  78:	b.cs	2a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x2a0>  // b.hs, b.nlast
  7c:	bl	0 <_Znwm>
  80:	mov	w8, #0x18                  	// #24
  84:	madd	x8, x24, x8, x0
  88:	stp	x0, x0, [x22, #8]
  8c:	str	x8, [x22, #24]
  90:	ldp	x8, x9, [x23]
  94:	cmp	x8, x9
  98:	b.eq	b4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0xb4>  // b.none
  9c:	ldr	x10, [x8, #16]
  a0:	ldr	q0, [x8], #24
  a4:	str	x10, [x0, #16]
  a8:	cmp	x9, x8
  ac:	str	q0, [x0], #24
  b0:	b.ne	9c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x9c>  // b.any
  b4:	str	x0, [x22, #16]
  b8:	ldr	x8, [x19, #104]
  bc:	add	x24, x8, #0x20
  c0:	str	x24, [x19, #104]
  c4:	b	e0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0xe0>
  c8:	add	x2, sp, #0x8
  cc:	mov	x0, x21
  d0:	mov	x1, x22
  d4:	mov	x3, x23
  d8:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE>
  dc:	ldr	x24, [x19, #104]
  e0:	ldr	x22, [x19, #96]
  e4:	mov	w23, wzr
  e8:	strb	wzr, [x19, #140]
  ec:	cmp	x22, x24
  f0:	b.eq	238 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x238>  // b.none
  f4:	mov	x25, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  f8:	movk	x25, #0xaaab
  fc:	b	110 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x110>
 100:	ldp	x22, x24, [x19, #96]
 104:	strb	wzr, [x19, #140]
 108:	cmp	x22, x24
 10c:	b.eq	238 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x238>  // b.none
 110:	ldr	x8, [x19, #56]
 114:	ldp	x8, x9, [x8, #56]
 118:	subs	x8, x9, x8
 11c:	b.eq	138 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x138>  // b.none
 120:	ldr	x0, [x19, #120]
 124:	asr	x8, x8, #4
 128:	mul	x2, x8, x25
 12c:	mov	w1, wzr
 130:	bl	0 <memset>
 134:	ldp	x22, x24, [x19, #96]
 138:	cmp	x22, x24
 13c:	mov	x26, x22
 140:	stp	xzr, xzr, [x21]
 144:	str	xzr, [x21, #16]
 148:	b.ne	1ac <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x1ac>  // b.any
 14c:	and	w8, w20, #0xff
 150:	cmp	w8, #0x1
 154:	b.ne	16c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x16c>  // b.any
 158:	ldrb	w8, [x19, #140]
 15c:	and	w9, w23, #0x1
 160:	orr	w8, w8, w9
 164:	cmp	w8, #0x0
 168:	cset	w23, ne  // ne = any
 16c:	ldr	x8, [x19, #24]
 170:	ldr	x9, [x19, #40]
 174:	cmp	x8, x9
 178:	b.eq	200 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x200>  // b.none
 17c:	add	x8, x8, #0x1
 180:	cmp	x22, x24
 184:	str	x8, [x19, #24]
 188:	b.eq	1f0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x1f0>  // b.none
 18c:	mov	x26, x22
 190:	b	1e0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x1e0>
 194:	ldr	x2, [x26], #32
 198:	mov	x0, x19
 19c:	mov	w1, w20
 1a0:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE>
 1a4:	cmp	x24, x26
 1a8:	b.eq	14c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x14c>  // b.none
 1ac:	ldur	q0, [x26, #8]
 1b0:	ldr	x0, [x19]
 1b4:	str	q0, [x19]
 1b8:	ldr	x8, [x26, #24]
 1bc:	str	x8, [x19, #16]
 1c0:	stp	xzr, xzr, [x26, #8]
 1c4:	str	xzr, [x26, #24]
 1c8:	cbz	x0, 194 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x194>
 1cc:	bl	0 <_ZdlPv>
 1d0:	b	194 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x194>
 1d4:	add	x26, x26, #0x20
 1d8:	cmp	x24, x26
 1dc:	b.eq	1f0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x1f0>  // b.none
 1e0:	ldr	x0, [x26, #8]
 1e4:	cbz	x0, 1d4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x1d4>
 1e8:	bl	0 <_ZdlPv>
 1ec:	b	1d4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x1d4>
 1f0:	cbz	x22, 100 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x100>
 1f4:	mov	x0, x22
 1f8:	bl	0 <_ZdlPv>
 1fc:	b	100 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x100>
 200:	cmp	x22, x24
 204:	b.eq	22c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x22c>  // b.none
 208:	mov	x21, x22
 20c:	b	21c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x21c>
 210:	add	x21, x21, #0x20
 214:	cmp	x24, x21
 218:	b.eq	22c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x22c>  // b.none
 21c:	ldr	x0, [x21, #8]
 220:	cbz	x0, 210 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x210>
 224:	bl	0 <_ZdlPv>
 228:	b	210 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x210>
 22c:	cbz	x22, 238 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x238>
 230:	mov	x0, x22
 234:	bl	0 <_ZdlPv>
 238:	tst	w20, #0xff
 23c:	b.ne	24c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x24c>  // b.any
 240:	ldrb	w8, [x19, #140]
 244:	cmp	w8, #0x0
 248:	cset	w23, ne  // ne = any
 24c:	ldp	x20, x21, [x19, #96]
 250:	cmp	x21, x20
 254:	b.eq	280 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x280>  // b.none
 258:	mov	x22, x20
 25c:	b	26c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x26c>
 260:	add	x22, x22, #0x20
 264:	cmp	x21, x22
 268:	b.eq	27c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x27c>  // b.none
 26c:	ldr	x0, [x22, #8]
 270:	cbz	x0, 260 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x260>
 274:	bl	0 <_ZdlPv>
 278:	b	260 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x260>
 27c:	str	x20, [x19, #104]
 280:	and	w0, w23, #0x1
 284:	ldp	x20, x19, [sp, #80]
 288:	ldp	x22, x21, [sp, #64]
 28c:	ldp	x24, x23, [sp, #48]
 290:	ldp	x26, x25, [sp, #32]
 294:	ldp	x29, x30, [sp, #16]
 298:	add	sp, sp, #0x60
 29c:	ret
 2a0:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x26, x25, [sp, #32]
   c:	stp	x24, x23, [sp, #48]
  10:	stp	x22, x21, [sp, #64]
  14:	stp	x20, x19, [sp, #80]
  18:	add	x29, sp, #0x10
  1c:	ldr	x8, [x0, #120]
  20:	ldrb	w9, [x8, x2]
  24:	cbz	w9, 44 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x44>
  28:	ldp	x20, x19, [sp, #80]
  2c:	ldp	x22, x21, [sp, #64]
  30:	ldp	x24, x23, [sp, #48]
  34:	ldp	x26, x25, [sp, #32]
  38:	ldp	x29, x30, [sp, #16]
  3c:	add	sp, sp, #0x60
  40:	ret
  44:	mov	w9, #0x1                   	// #1
  48:	strb	w9, [x8, x2]
  4c:	ldr	x8, [x0, #56]
  50:	mov	w9, #0x30                  	// #48
  54:	mul	x9, x2, x9
  58:	mov	x19, x0
  5c:	ldr	x22, [x8, #56]
  60:	mov	x21, x2
  64:	ldr	w9, [x22, x9]
  68:	sub	w9, w9, #0x1
  6c:	cmp	w9, #0xb
  70:	b.hi	28 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x28>  // b.pmore
  74:	adrp	x10, 0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
  78:	add	x10, x10, #0x0
  7c:	adr	x11, 28 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x28>
  80:	ldrb	w12, [x10, x9]
  84:	add	x11, x11, x12, lsl #2
  88:	mov	w20, w1
  8c:	br	x11
  90:	ldr	w24, [x8, #24]
  94:	mov	w8, #0x30                  	// #48
  98:	madd	x8, x21, x8, x22
  9c:	ldr	x2, [x8, #16]
  a0:	mov	x0, x19
  a4:	mov	w1, w20
  a8:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
  ac:	ldrb	w23, [x19, #140]
  b0:	tbnz	w24, #4, 3f0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x3f0>
  b4:	mov	w8, #0x30                  	// #48
  b8:	strb	wzr, [x19, #140]
  bc:	madd	x8, x21, x8, x22
  c0:	ldr	x2, [x8, #8]
  c4:	mov	x0, x19
  c8:	mov	w1, w20
  cc:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
  d0:	ldrb	w8, [x19, #140]
  d4:	orr	w8, w8, w23
  d8:	strb	w8, [x19, #140]
  dc:	b	28 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x28>
  e0:	ldp	x8, x9, [x19, #24]
  e4:	cmp	x8, x9
  e8:	b.ne	f4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xf4>  // b.any
  ec:	ldrb	w9, [x19, #136]
  f0:	tbnz	w9, #5, 28 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x28>
  f4:	and	w9, w20, #0xff
  f8:	cmp	w9, #0x1
  fc:	b.eq	10c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x10c>  // b.none
 100:	ldr	x9, [x19, #40]
 104:	cmp	x8, x9
 108:	b.ne	28 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x28>  // b.any
 10c:	ldrb	w8, [x19, #140]
 110:	cbnz	w8, 28 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x28>
 114:	mov	w8, #0x1                   	// #1
 118:	strb	w8, [x19, #140]
 11c:	ldr	x0, [x19, #64]
 120:	mov	x1, x19
 124:	ldp	x20, x19, [sp, #80]
 128:	ldp	x22, x21, [sp, #64]
 12c:	ldp	x24, x23, [sp, #48]
 130:	ldp	x26, x25, [sp, #32]
 134:	ldp	x29, x30, [sp, #16]
 138:	add	sp, sp, #0x60
 13c:	b	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 140:	ldr	x8, [x19, #24]
 144:	ldr	x9, [x19, #40]
 148:	cmp	x8, x9
 14c:	b.ne	28 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x28>  // b.any
 150:	ldrb	w8, [x19, #136]
 154:	tbnz	w8, #1, 28 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x28>
 158:	b	484 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x484>
 15c:	mov	x0, x19
 160:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 164:	mov	w8, #0x30                  	// #48
 168:	madd	x8, x21, x8, x22
 16c:	ldrb	w8, [x8, #24]
 170:	b	26c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x26c>
 174:	ldp	x8, x9, [x19, #24]
 178:	cmp	x8, x9
 17c:	b.ne	28 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x28>  // b.any
 180:	ldrb	w8, [x19, #136]
 184:	tst	w8, #0xffffff81
 188:	b.ne	28 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x28>  // b.any
 18c:	b	484 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x484>
 190:	mov	x0, x19
 194:	mov	w1, w20
 198:	mov	x2, x21
 19c:	ldp	x20, x19, [sp, #80]
 1a0:	ldp	x22, x21, [sp, #64]
 1a4:	ldp	x24, x23, [sp, #48]
 1a8:	ldp	x26, x25, [sp, #32]
 1ac:	ldp	x29, x30, [sp, #16]
 1b0:	add	sp, sp, #0x60
 1b4:	b	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 1b8:	mov	w8, #0x30                  	// #48
 1bc:	madd	x8, x21, x8, x22
 1c0:	ldrb	w8, [x8, #24]
 1c4:	cbz	w8, 3f8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x3f8>
 1c8:	ldrb	w8, [x19, #140]
 1cc:	cbnz	w8, 28 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x28>
 1d0:	mov	w8, #0x30                  	// #48
 1d4:	madd	x8, x21, x8, x22
 1d8:	ldr	x2, [x8, #8]
 1dc:	mov	x0, x19
 1e0:	mov	w1, w20
 1e4:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 1e8:	ldrb	w8, [x19, #140]
 1ec:	cbnz	w8, 28 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x28>
 1f0:	ldr	x8, [x19, #72]
 1f4:	ldr	x9, [x19, #56]
 1f8:	add	x24, x8, x21, lsl #4
 1fc:	mov	x22, x24
 200:	ldr	x8, [x9, #56]
 204:	ldr	w23, [x22, #8]!
 208:	cbz	w23, 4cc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x4cc>
 20c:	ldr	x25, [x24]
 210:	ldr	x9, [x19, #24]
 214:	cmp	x25, x9
 218:	b.ne	4d4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x4d4>  // b.any
 21c:	cmp	w23, #0x1
 220:	b.gt	28 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x28>
 224:	add	w9, w23, #0x1
 228:	mov	w10, #0x30                  	// #48
 22c:	str	w9, [x22]
 230:	madd	x8, x21, x10, x8
 234:	ldr	x2, [x8, #16]
 238:	mov	x0, x19
 23c:	mov	w1, w20
 240:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 244:	ldr	w8, [x22]
 248:	sub	w8, w8, #0x1
 24c:	str	w8, [x22]
 250:	b	28 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x28>
 254:	mov	w8, #0x30                  	// #48
 258:	madd	x23, x21, x8, x22
 25c:	ldr	x1, [x23, #16]
 260:	mov	x0, x19
 264:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 268:	ldrb	w8, [x23, #24]
 26c:	eor	w8, w8, #0x1
 270:	and	w9, w0, #0x1
 274:	cmp	w8, w9
 278:	b.ne	28 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x28>  // b.any
 27c:	b	484 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x484>
 280:	mov	w8, #0x30                  	// #48
 284:	madd	x8, x21, x8, x22
 288:	ldr	x9, [x8, #16]
 28c:	ldr	x21, [x19]
 290:	ldr	x10, [x19, #24]
 294:	mov	w11, #0x18                  	// #24
 298:	mul	x22, x9, x11
 29c:	ldr	x23, [x21, x22]
 2a0:	str	x10, [x21, x22]
 2a4:	ldr	x2, [x8, #8]
 2a8:	mov	x0, x19
 2ac:	mov	w1, w20
 2b0:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 2b4:	str	x23, [x21, x22]
 2b8:	b	28 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x28>
 2bc:	ldr	x8, [x19, #24]
 2c0:	ldr	x9, [x19, #40]
 2c4:	cmp	x8, x9
 2c8:	b.eq	28 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x28>  // b.none
 2cc:	ldrb	w8, [x8]
 2d0:	mov	w9, #0x30                  	// #48
 2d4:	strb	w8, [sp, #4]
 2d8:	madd	x8, x21, x9, x22
 2dc:	ldr	x8, [x8, #32]
 2e0:	cbz	x8, 504 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x504>
 2e4:	mov	w8, #0x30                  	// #48
 2e8:	madd	x8, x21, x8, x22
 2ec:	ldr	x9, [x8, #40]
 2f0:	add	x0, x8, #0x10
 2f4:	add	x1, sp, #0x4
 2f8:	blr	x9
 2fc:	tbz	w0, #0, 28 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x28>
 300:	mov	w8, #0x30                  	// #48
 304:	madd	x8, x21, x8, x22
 308:	ldr	x8, [x8, #8]
 30c:	str	x8, [sp, #8]
 310:	ldp	x20, x9, [x19, #104]
 314:	cmp	x20, x9
 318:	b.eq	4b4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x4b4>  // b.none
 31c:	str	x8, [x20]
 320:	ldp	x9, x8, [x19]
 324:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 328:	movk	x10, #0xaaab
 32c:	stp	xzr, xzr, [x20, #8]
 330:	subs	x0, x8, x9
 334:	asr	x8, x0, #3
 338:	mul	x21, x8, x10
 33c:	str	xzr, [x20, #24]
 340:	b.eq	35c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x35c>  // b.none
 344:	mov	x8, #0x5555555555555555    	// #6148914691236517205
 348:	movk	x8, #0x5556
 34c:	movk	x8, #0x555, lsl #48
 350:	cmp	x21, x8
 354:	b.cs	508 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x508>  // b.hs, b.nlast
 358:	bl	0 <_Znwm>
 35c:	mov	w8, #0x18                  	// #24
 360:	madd	x8, x21, x8, x0
 364:	stp	x0, x0, [x20, #8]
 368:	str	x8, [x20, #24]
 36c:	ldp	x8, x9, [x19]
 370:	cmp	x8, x9
 374:	b.eq	390 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x390>  // b.none
 378:	ldr	x10, [x8, #16]
 37c:	ldr	q0, [x8], #24
 380:	str	x10, [x0, #16]
 384:	cmp	x9, x8
 388:	str	q0, [x0], #24
 38c:	b.ne	378 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x378>  // b.any
 390:	str	x0, [x20, #16]
 394:	ldr	x8, [x19, #104]
 398:	add	x8, x8, #0x20
 39c:	str	x8, [x19, #104]
 3a0:	b	28 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x28>
 3a4:	mov	w8, #0x30                  	// #48
 3a8:	madd	x8, x21, x8, x22
 3ac:	ldr	x9, [x19]
 3b0:	ldr	x10, [x8, #16]
 3b4:	ldr	x12, [x19, #24]
 3b8:	mov	w11, #0x18                  	// #24
 3bc:	mov	w13, #0x1                   	// #1
 3c0:	madd	x21, x10, x11, x9
 3c4:	ldp	x22, x23, [x21]
 3c8:	ldrb	w24, [x21, #16]
 3cc:	str	x12, [x21, #8]
 3d0:	strb	w13, [x21, #16]
 3d4:	ldr	x2, [x8, #8]
 3d8:	mov	x0, x19
 3dc:	mov	w1, w20
 3e0:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 3e4:	stp	x22, x23, [x21]
 3e8:	strb	w24, [x21, #16]
 3ec:	b	28 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x28>
 3f0:	cbnz	w23, 28 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x28>
 3f4:	b	484 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x484>
 3f8:	ldr	x8, [x19, #72]
 3fc:	add	x25, x8, x21, lsl #4
 400:	mov	x23, x25
 404:	ldr	w24, [x23, #8]!
 408:	cbz	w24, 450 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x450>
 40c:	ldr	x26, [x25]
 410:	ldr	x8, [x19, #24]
 414:	cmp	x26, x8
 418:	b.ne	458 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x458>  // b.any
 41c:	cmp	w24, #0x1
 420:	b.gt	484 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x484>
 424:	add	w8, w24, #0x1
 428:	mov	w9, #0x30                  	// #48
 42c:	str	w8, [x23]
 430:	madd	x8, x21, x9, x22
 434:	ldr	x2, [x8, #16]
 438:	mov	x0, x19
 43c:	mov	w1, w20
 440:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 444:	ldr	w8, [x23]
 448:	sub	w24, w8, #0x1
 44c:	b	480 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x480>
 450:	ldr	x26, [x25]
 454:	ldr	x8, [x19, #24]
 458:	str	x8, [x25]
 45c:	mov	w8, #0x1                   	// #1
 460:	mov	w9, #0x30                  	// #48
 464:	str	w8, [x23]
 468:	madd	x8, x21, x9, x22
 46c:	ldr	x2, [x8, #16]
 470:	mov	x0, x19
 474:	mov	w1, w20
 478:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 47c:	str	x26, [x25]
 480:	str	w24, [x23]
 484:	mov	w8, #0x30                  	// #48
 488:	madd	x8, x21, x8, x22
 48c:	ldr	x2, [x8, #8]
 490:	mov	x0, x19
 494:	mov	w1, w20
 498:	ldp	x20, x19, [sp, #80]
 49c:	ldp	x22, x21, [sp, #64]
 4a0:	ldp	x24, x23, [sp, #48]
 4a4:	ldp	x26, x25, [sp, #32]
 4a8:	ldp	x29, x30, [sp, #16]
 4ac:	add	sp, sp, #0x60
 4b0:	b	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 4b4:	add	x0, x19, #0x60
 4b8:	add	x2, sp, #0x8
 4bc:	mov	x1, x20
 4c0:	mov	x3, x19
 4c4:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 4c8:	b	28 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x28>
 4cc:	ldr	x25, [x24]
 4d0:	ldr	x9, [x19, #24]
 4d4:	str	x9, [x24]
 4d8:	mov	w9, #0x1                   	// #1
 4dc:	mov	w10, #0x30                  	// #48
 4e0:	str	w9, [x22]
 4e4:	madd	x8, x21, x10, x8
 4e8:	ldr	x2, [x8, #16]
 4ec:	mov	x0, x19
 4f0:	mov	w1, w20
 4f4:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 4f8:	str	x25, [x24]
 4fc:	str	w23, [x22]
 500:	b	28 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x28>
 504:	bl	0 <_ZSt25__throw_bad_function_callv>
 508:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	stp	x28, x27, [sp, #16]
   8:	stp	x26, x25, [sp, #32]
   c:	stp	x24, x23, [sp, #48]
  10:	stp	x22, x21, [sp, #64]
  14:	stp	x20, x19, [sp, #80]
  18:	mov	x29, sp
  1c:	ldp	x20, x25, [x0]
  20:	mov	x9, #0x7fffffffffffffe0    	// #9223372036854775776
  24:	sub	x8, x25, x20
  28:	cmp	x8, x9
  2c:	b.eq	1ac <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x1ac>  // b.none
  30:	asr	x9, x8, #5
  34:	cmp	x8, #0x0
  38:	csinc	x10, x9, xzr, ne  // ne = any
  3c:	adds	x9, x10, x9
  40:	lsr	x11, x9, #58
  44:	cset	w10, cs  // cs = hs, nlast
  48:	cmp	x11, #0x0
  4c:	cset	w11, ne  // ne = any
  50:	orr	w10, w10, w11
  54:	mov	x8, #0x3ffffffffffffff     	// #288230376151711743
  58:	cmp	w10, #0x0
  5c:	csel	x26, x8, x9, ne  // ne = any
  60:	mov	x19, x0
  64:	lsl	x0, x26, #5
  68:	mov	x23, x3
  6c:	mov	x24, x2
  70:	mov	x21, x1
  74:	sub	x27, x1, x20
  78:	bl	0 <_Znwm>
  7c:	ldr	x8, [x24]
  80:	add	x24, x0, x27
  84:	mov	x22, x0
  88:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  8c:	str	x8, [x24]
  90:	ldp	x8, x9, [x23]
  94:	movk	x10, #0xaaab
  98:	str	xzr, [x24, #8]!
  9c:	stp	xzr, xzr, [x24, #8]
  a0:	subs	x0, x9, x8
  a4:	asr	x11, x0, #3
  a8:	mul	x28, x11, x10
  ac:	b.eq	cc <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0xcc>  // b.none
  b0:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  b4:	movk	x8, #0x5556
  b8:	movk	x8, #0x555, lsl #48
  bc:	cmp	x28, x8
  c0:	b.cs	1b8 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x1b8>  // b.hs, b.nlast
  c4:	bl	0 <_Znwm>
  c8:	ldp	x8, x9, [x23]
  cc:	asr	x10, x27, #5
  d0:	mov	w11, #0x18                  	// #24
  d4:	add	x10, x22, x10, lsl #5
  d8:	str	x0, [x24]
  dc:	madd	x11, x28, x11, x0
  e0:	str	x0, [x10, #16]!
  e4:	cmp	x8, x9
  e8:	str	x11, [x10, #8]
  ec:	b.eq	108 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x108>  // b.none
  f0:	ldr	x11, [x8, #16]
  f4:	ldr	q0, [x8], #24
  f8:	str	x11, [x0, #16]
  fc:	cmp	x9, x8
 100:	str	q0, [x0], #24
 104:	b.ne	f0 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0xf0>  // b.any
 108:	cmp	x20, x21
 10c:	mov	x8, x22
 110:	str	x0, [x10]
 114:	b.eq	144 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x144>  // b.none
 118:	mov	x9, x20
 11c:	ldr	q0, [x9]
 120:	str	q0, [x8]
 124:	ldr	q0, [x9, #16]
 128:	str	q0, [x8, #16]
 12c:	stp	xzr, xzr, [x9, #8]
 130:	str	xzr, [x9, #24]
 134:	add	x9, x9, #0x20
 138:	cmp	x9, x21
 13c:	add	x8, x8, #0x20
 140:	b.ne	11c <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x11c>  // b.any
 144:	cmp	x25, x21
 148:	add	x23, x8, #0x20
 14c:	b.eq	178 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x178>  // b.none
 150:	ldr	q0, [x21]
 154:	str	q0, [x23]
 158:	ldr	q0, [x21, #16]
 15c:	str	q0, [x23, #16]
 160:	stp	xzr, xzr, [x21, #8]
 164:	str	xzr, [x21, #24]
 168:	add	x21, x21, #0x20
 16c:	cmp	x21, x25
 170:	add	x23, x23, #0x20
 174:	b.ne	150 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x150>  // b.any
 178:	cbz	x20, 184 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x184>
 17c:	mov	x0, x20
 180:	bl	0 <_ZdlPv>
 184:	add	x8, x22, x26, lsl #5
 188:	stp	x22, x23, [x19]
 18c:	str	x8, [x19, #16]
 190:	ldp	x20, x19, [sp, #80]
 194:	ldp	x22, x21, [sp, #64]
 198:	ldp	x24, x23, [sp, #48]
 19c:	ldp	x26, x25, [sp, #32]
 1a0:	ldp	x28, x27, [sp, #16]
 1a4:	ldp	x29, x30, [sp], #96
 1a8:	ret
 1ac:	adrp	x0, 0 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_>
 1b0:	add	x0, x0, #0x0
 1b4:	bl	0 <_ZSt20__throw_length_errorPKc>
 1b8:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #16]
   8:	str	x25, [sp, #32]
   c:	stp	x24, x23, [sp, #48]
  10:	stp	x22, x21, [sp, #64]
  14:	stp	x20, x19, [sp, #80]
  18:	add	x29, sp, #0x10
  1c:	ldr	x8, [x0, #56]
  20:	ldr	x9, [x0]
  24:	mov	w10, #0x18                  	// #24
  28:	ldr	x23, [x8, #56]
  2c:	mov	w8, #0x30                  	// #48
  30:	madd	x8, x2, x8, x23
  34:	ldr	x8, [x8, #16]
  38:	madd	x10, x8, x10, x9
  3c:	ldrb	w11, [x10, #16]
  40:	cbz	w11, 13c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0x13c>
  44:	ldr	x3, [x0, #24]
  48:	ldr	x24, [x0, #40]
  4c:	mov	x20, x2
  50:	mov	x19, x0
  54:	mov	w21, w1
  58:	cmp	x24, x3
  5c:	b.eq	9c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0x9c>  // b.none
  60:	mov	w11, #0x18                  	// #24
  64:	madd	x11, x8, x11, x9
  68:	ldr	x12, [x10]
  6c:	ldr	x11, [x11, #8]
  70:	subs	x12, x11, x12
  74:	add	x11, x3, x12
  78:	b.eq	a8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0xa8>  // b.none
  7c:	sub	x13, x24, #0x1
  80:	mov	x22, x3
  84:	cmp	x13, x22
  88:	b.eq	b4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0xb4>  // b.none
  8c:	subs	x12, x12, #0x1
  90:	add	x22, x22, #0x1
  94:	b.ne	84 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0x84>  // b.any
  98:	b	ac <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0xac>
  9c:	mov	x22, x3
  a0:	mov	x24, x3
  a4:	b	b8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0xb8>
  a8:	mov	x22, x3
  ac:	mov	x24, x11
  b0:	b	b8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0xb8>
  b4:	mov	x22, x24
  b8:	ldr	x11, [x19, #48]
  bc:	mov	w13, #0x18                  	// #24
  c0:	madd	x8, x8, x13, x9
  c4:	mov	x0, sp
  c8:	ldr	x12, [x11, #16]
  cc:	ldrb	w11, [x11]
  d0:	mov	x4, x22
  d4:	add	x9, x12, #0x50
  d8:	and	w11, w11, #0x1
  dc:	strb	w11, [sp]
  e0:	str	x9, [sp, #8]
  e4:	ldr	x1, [x10]
  e8:	ldr	x2, [x8, #8]
  ec:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl>
  f0:	tbz	w0, #0, 13c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0x13c>
  f4:	ldr	x25, [x19, #24]
  f8:	cmp	x25, x24
  fc:	b.eq	124 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0x124>  // b.none
 100:	mov	w8, #0x30                  	// #48
 104:	str	x22, [x19, #24]
 108:	madd	x8, x20, x8, x23
 10c:	ldr	x2, [x8, #8]
 110:	mov	x0, x19
 114:	mov	w1, w21
 118:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl>
 11c:	str	x25, [x19, #24]
 120:	b	13c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0x13c>
 124:	mov	w8, #0x30                  	// #48
 128:	madd	x8, x20, x8, x23
 12c:	ldr	x2, [x8, #8]
 130:	mov	x0, x19
 134:	mov	w1, w21
 138:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl>
 13c:	ldp	x20, x19, [sp, #80]
 140:	ldp	x22, x21, [sp, #64]
 144:	ldp	x24, x23, [sp, #48]
 148:	ldr	x25, [sp, #32]
 14c:	ldp	x29, x30, [sp, #16]
 150:	add	sp, sp, #0x60
 154:	ret

Disassembly of section .text._ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv:

0000000000000000 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	ldp	x8, x9, [x0, #24]
  18:	mov	x19, x0
  1c:	cmp	x8, x9
  20:	b.ne	2c <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0x2c>  // b.any
  24:	ldrb	w10, [x19, #136]
  28:	tbnz	w10, #2, a0 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0xa0>
  2c:	ldr	x10, [x19, #40]
  30:	cmp	x8, x10
  34:	b.ne	40 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0x40>  // b.any
  38:	ldrb	w10, [x19, #136]
  3c:	tbnz	w10, #3, a0 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0xa0>
  40:	adrp	x20, 0 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv>
  44:	ldr	x20, [x20]
  48:	cmp	x8, x9
  4c:	b.ne	58 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0x58>  // b.any
  50:	ldrb	w9, [x19, #136]
  54:	tbz	w9, #7, ec <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0xec>
  58:	ldr	x9, [x19, #48]
  5c:	ldurb	w23, [x8, #-1]
  60:	add	x2, x20, #0x1
  64:	mov	x1, x20
  68:	ldr	x9, [x9, #16]
  6c:	mov	w3, wzr
  70:	add	x21, x9, #0x50
  74:	mov	x0, x21
  78:	bl	0 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv>
  7c:	mov	x22, x0
  80:	mov	x0, x21
  84:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  88:	ldr	x8, [x0, #48]
  8c:	ldrh	w8, [x8, x23, lsl #1]
  90:	tst	w22, w8
  94:	b.eq	a8 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0xa8>  // b.none
  98:	mov	w21, #0x1                   	// #1
  9c:	b	f0 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0xf0>
  a0:	mov	w0, wzr
  a4:	b	158 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0x158>
  a8:	tbz	w22, #16, ec <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0xec>
  ac:	ldrb	w8, [x0, #56]
  b0:	mov	x21, x0
  b4:	cbz	w8, c8 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0xc8>
  b8:	ldrb	w0, [x21, #152]
  bc:	cmp	w23, w0, uxtb
  c0:	b.eq	98 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0x98>  // b.none
  c4:	b	ec <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0xec>
  c8:	mov	x0, x21
  cc:	bl	0 <_ZNKSt5ctypeIcE13_M_widen_initEv>
  d0:	ldr	x8, [x21]
  d4:	mov	w1, #0x5f                  	// #95
  d8:	mov	x0, x21
  dc:	ldr	x8, [x8, #48]
  e0:	blr	x8
  e4:	cmp	w23, w0, uxtb
  e8:	b.eq	98 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0x98>  // b.none
  ec:	mov	w21, wzr
  f0:	ldr	x8, [x19, #24]
  f4:	ldr	x9, [x19, #40]
  f8:	cmp	x8, x9
  fc:	b.eq	14c <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0x14c>  // b.none
 100:	ldr	x9, [x19, #48]
 104:	ldrb	w22, [x8]
 108:	add	x2, x20, #0x1
 10c:	mov	x1, x20
 110:	ldr	x9, [x9, #16]
 114:	mov	w3, wzr
 118:	add	x19, x9, #0x50
 11c:	mov	x0, x19
 120:	bl	0 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv>
 124:	mov	x20, x0
 128:	mov	x0, x19
 12c:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 130:	ldr	x8, [x0, #48]
 134:	ldrh	w8, [x8, x22, lsl #1]
 138:	tst	w20, w8
 13c:	b.eq	148 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0x148>  // b.none
 140:	mov	w8, #0x1                   	// #1
 144:	b	150 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0x150>
 148:	tbnz	w20, #16, 16c <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0x16c>
 14c:	mov	w8, wzr
 150:	cmp	w21, w8
 154:	cset	w0, ne  // ne = any
 158:	ldp	x20, x19, [sp, #48]
 15c:	ldp	x22, x21, [sp, #32]
 160:	ldr	x23, [sp, #16]
 164:	ldp	x29, x30, [sp], #64
 168:	ret
 16c:	ldrb	w8, [x0, #56]
 170:	mov	x19, x0
 174:	cbz	w8, 180 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0x180>
 178:	ldrb	w0, [x19, #152]
 17c:	b	19c <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0x19c>
 180:	mov	x0, x19
 184:	bl	0 <_ZNKSt5ctypeIcE13_M_widen_initEv>
 188:	ldr	x8, [x19]
 18c:	mov	w1, #0x5f                  	// #95
 190:	mov	x0, x19
 194:	ldr	x8, [x8, #48]
 198:	blr	x8
 19c:	cmp	w22, w0, uxtb
 1a0:	cset	w8, eq  // eq = none
 1a4:	b	150 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0x150>

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl>:
   0:	sub	sp, sp, #0xf0
   4:	stp	x29, x30, [sp, #176]
   8:	str	x23, [sp, #192]
   c:	stp	x22, x21, [sp, #208]
  10:	stp	x20, x19, [sp, #224]
  14:	add	x29, sp, #0xb0
  18:	ldp	x8, x9, [x0]
  1c:	mov	x19, x0
  20:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  24:	movk	x10, #0xaaab
  28:	subs	x0, x9, x8
  2c:	asr	x11, x0, #3
  30:	mov	x20, x1
  34:	mul	x21, x11, x10
  38:	stp	xzr, xzr, [x29, #-24]
  3c:	stur	xzr, [x29, #-8]
  40:	b.eq	60 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x60>  // b.none
  44:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  48:	movk	x8, #0x5556
  4c:	movk	x8, #0x555, lsl #48
  50:	cmp	x21, x8
  54:	b.cs	2f8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x2f8>  // b.hs, b.nlast
  58:	bl	0 <_Znwm>
  5c:	ldp	x8, x9, [x19]
  60:	mov	w10, #0x18                  	// #24
  64:	madd	x10, x21, x10, x0
  68:	cmp	x8, x9
  6c:	stp	x0, x0, [x29, #-24]
  70:	stur	x10, [x29, #-8]
  74:	b.eq	90 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x90>  // b.none
  78:	ldr	x10, [x8, #16]
  7c:	ldr	q0, [x8], #24
  80:	str	x10, [x0, #16]
  84:	cmp	x9, x8
  88:	str	q0, [x0], #24
  8c:	b.ne	78 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x78>  // b.any
  90:	stur	x0, [x29, #-16]
  94:	ldr	x8, [x19, #24]
  98:	ldp	x9, x10, [x19, #40]
  9c:	movi	v0.2d, #0x0
  a0:	ldr	w23, [x19, #136]
  a4:	stp	q0, q0, [sp]
  a8:	stp	x8, x9, [sp, #32]
  ac:	str	x10, [sp, #48]
  b0:	ldr	x8, [x10, #16]
  b4:	sub	x9, x29, #0x18
  b8:	stp	x8, x9, [sp, #56]
  bc:	ldp	x8, x9, [x8, #56]
  c0:	sub	x22, x9, x8
  c4:	mov	x9, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  c8:	asr	x8, x22, #4
  cc:	movk	x9, #0xaaab
  d0:	mul	x21, x8, x9
  d4:	lsr	x8, x21, #59
  d8:	cbnz	x8, 2ec <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x2ec>
  dc:	mov	x8, sp
  e0:	add	x8, x8, #0x48
  e4:	stp	xzr, xzr, [x8]
  e8:	str	xzr, [x8, #16]
  ec:	cbz	x22, fc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0xfc>
  f0:	lsl	x0, x21, #4
  f4:	bl	0 <_Znwm>
  f8:	b	100 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x100>
  fc:	mov	x0, xzr
 100:	add	x8, x0, x21, lsl #4
 104:	stp	x0, x0, [sp, #72]
 108:	str	x8, [sp, #88]
 10c:	cbz	x22, 124 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x124>
 110:	cmp	x21, #0x2
 114:	b.cs	12c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x12c>  // b.hs, b.nlast
 118:	mov	x8, x0
 11c:	mov	x9, x21
 120:	b	164 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x164>
 124:	mov	x8, x0
 128:	b	178 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x178>
 12c:	and	x10, x21, #0xfffffffffffffffe
 130:	and	x9, x21, #0x1
 134:	add	x8, x0, x10, lsl #4
 138:	add	x11, x0, #0x10
 13c:	mov	x12, x10
 140:	stur	xzr, [x11, #-16]
 144:	str	xzr, [x11]
 148:	stur	wzr, [x11, #-8]
 14c:	str	wzr, [x11, #8]
 150:	subs	x12, x12, #0x2
 154:	add	x11, x11, #0x20
 158:	b.ne	140 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x140>  // b.any
 15c:	cmp	x21, x10
 160:	b.eq	178 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x178>  // b.none
 164:	str	xzr, [x8]
 168:	str	wzr, [x8, #8]
 16c:	subs	x9, x9, #0x1
 170:	add	x8, x8, #0x10
 174:	b.ne	164 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x164>  // b.any
 178:	ldr	x9, [sp, #56]
 17c:	str	x8, [sp, #80]
 180:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 184:	movk	x10, #0xaaab
 188:	ldp	x9, x8, [x9, #56]
 18c:	stp	xzr, xzr, [sp, #104]
 190:	str	xzr, [sp, #96]
 194:	sub	x8, x8, x9
 198:	asr	x8, x8, #4
 19c:	mul	x21, x8, x10
 1a0:	mov	x0, x21
 1a4:	bl	0 <_Znam>
 1a8:	mov	w1, wzr
 1ac:	mov	x2, x21
 1b0:	mov	x22, x0
 1b4:	bl	0 <memset>
 1b8:	ldr	x9, [sp, #32]
 1bc:	mov	w8, #0xfffffffa            	// #-6
 1c0:	tst	w23, #0x80
 1c4:	and	w8, w23, w8
 1c8:	csel	w8, w23, w8, eq  // eq = none
 1cc:	mov	x0, sp
 1d0:	mov	w1, #0x1                   	// #1
 1d4:	stp	x22, x20, [sp, #120]
 1d8:	str	w8, [sp, #136]
 1dc:	str	x9, [sp, #24]
 1e0:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl>
 1e4:	mov	w20, wzr
 1e8:	tbz	w0, #0, 1fc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x1fc>
 1ec:	ldp	x12, x11, [x29, #-24]
 1f0:	cmp	x11, x12
 1f4:	b.ne	28c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x28c>  // b.any
 1f8:	mov	w20, #0x1                   	// #1
 1fc:	ldr	x0, [sp, #120]
 200:	cbz	x0, 208 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x208>
 204:	bl	0 <_ZdaPv>
 208:	ldp	x19, x21, [sp, #96]
 20c:	str	xzr, [sp, #120]
 210:	cmp	x19, x21
 214:	b.ne	270 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x270>  // b.any
 218:	cbz	x19, 224 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x224>
 21c:	mov	x0, x19
 220:	bl	0 <_ZdlPv>
 224:	ldr	x0, [sp, #72]
 228:	cbz	x0, 230 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x230>
 22c:	bl	0 <_ZdlPv>
 230:	ldr	x0, [sp]
 234:	cbz	x0, 23c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x23c>
 238:	bl	0 <_ZdlPv>
 23c:	ldur	x0, [x29, #-24]
 240:	cbz	x0, 248 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x248>
 244:	bl	0 <_ZdlPv>
 248:	mov	w0, w20
 24c:	ldp	x20, x19, [sp, #224]
 250:	ldp	x22, x21, [sp, #208]
 254:	ldr	x23, [sp, #192]
 258:	ldp	x29, x30, [sp, #176]
 25c:	add	sp, sp, #0xf0
 260:	ret
 264:	add	x19, x19, #0x20
 268:	cmp	x21, x19
 26c:	b.eq	280 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x280>  // b.none
 270:	ldr	x0, [x19, #8]
 274:	cbz	x0, 264 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x264>
 278:	bl	0 <_ZdlPv>
 27c:	b	264 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x264>
 280:	ldr	x19, [sp, #96]
 284:	cbnz	x19, 21c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x21c>
 288:	b	224 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x224>
 28c:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 290:	mov	x8, xzr
 294:	mov	x9, xzr
 298:	movk	x10, #0xaaab
 29c:	b	2bc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x2bc>
 2a0:	sub	x13, x11, x12
 2a4:	asr	x13, x13, #3
 2a8:	add	x9, x9, #0x1
 2ac:	mul	x13, x13, x10
 2b0:	cmp	x9, x13
 2b4:	add	x8, x8, #0x18
 2b8:	b.cs	1f8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x1f8>  // b.hs, b.nlast
 2bc:	add	x14, x12, x8
 2c0:	ldrb	w13, [x14, #16]
 2c4:	cbz	w13, 2a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x2a0>
 2c8:	ldr	x11, [x19]
 2cc:	ldr	x12, [x14]
 2d0:	add	x11, x11, x8
 2d4:	str	x12, [x11]
 2d8:	ldr	x12, [x14, #8]
 2dc:	strb	w13, [x11, #16]
 2e0:	str	x12, [x11, #8]
 2e4:	ldp	x12, x11, [x29, #-24]
 2e8:	b	2a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x2a0>
 2ec:	adrp	x0, 0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl>
 2f0:	add	x0, x0, #0x0
 2f4:	bl	0 <_ZSt20__throw_length_errorPKc>
 2f8:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt8__detail16_Backref_matcherIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS5_12regex_traitsIcEEE8_M_applyESB_SB_SB_SB_:

0000000000000000 <_ZNSt8__detail16_Backref_matcherIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS5_12regex_traitsIcEEE8_M_applyESB_SB_SB_SB_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	add	x29, sp, #0x10
  18:	ldrb	w8, [x0]
  1c:	mov	x23, x4
  20:	mov	x19, x3
  24:	mov	x21, x2
  28:	mov	x20, x1
  2c:	cbz	w8, b4 <_ZNSt8__detail16_Backref_matcherIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS5_12regex_traitsIcEEE8_M_applyESB_SB_SB_SB_+0xb4>
  30:	ldr	x1, [x0, #8]
  34:	add	x0, sp, #0x8
  38:	bl	0 <_ZNSt6localeC1ERKS_>
  3c:	add	x0, sp, #0x8
  40:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  44:	mov	x22, x0
  48:	add	x0, sp, #0x8
  4c:	bl	0 <_ZNSt6localeD1Ev>
  50:	sub	x8, x21, x20
  54:	sub	x9, x23, x19
  58:	cmp	x8, x9
  5c:	b.ne	e0 <_ZNSt8__detail16_Backref_matcherIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS5_12regex_traitsIcEEE8_M_applyESB_SB_SB_SB_+0xe0>  // b.any
  60:	cmp	x20, x21
  64:	b.eq	e8 <_ZNSt8__detail16_Backref_matcherIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS5_12regex_traitsIcEEE8_M_applyESB_SB_SB_SB_+0xe8>  // b.none
  68:	ldr	x8, [x22]
  6c:	ldrb	w1, [x20]
  70:	ldrb	w23, [x19]
  74:	mov	x0, x22
  78:	ldr	x8, [x8, #32]
  7c:	blr	x8
  80:	ldr	x8, [x22]
  84:	and	w24, w0, #0xff
  88:	mov	x0, x22
  8c:	mov	w1, w23
  90:	ldr	x8, [x8, #32]
  94:	blr	x8
  98:	cmp	w24, w0, uxtb
  9c:	b.ne	e0 <_ZNSt8__detail16_Backref_matcherIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS5_12regex_traitsIcEEE8_M_applyESB_SB_SB_SB_+0xe0>  // b.any
  a0:	add	x20, x20, #0x1
  a4:	cmp	x21, x20
  a8:	add	x19, x19, #0x1
  ac:	b.ne	68 <_ZNSt8__detail16_Backref_matcherIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS5_12regex_traitsIcEEE8_M_applyESB_SB_SB_SB_+0x68>  // b.any
  b0:	b	e8 <_ZNSt8__detail16_Backref_matcherIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS5_12regex_traitsIcEEE8_M_applyESB_SB_SB_SB_+0xe8>
  b4:	sub	x2, x21, x20
  b8:	sub	x8, x23, x19
  bc:	cmp	x2, x8
  c0:	b.ne	e0 <_ZNSt8__detail16_Backref_matcherIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS5_12regex_traitsIcEEE8_M_applyESB_SB_SB_SB_+0xe0>  // b.any
  c4:	cbz	x2, e8 <_ZNSt8__detail16_Backref_matcherIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS5_12regex_traitsIcEEE8_M_applyESB_SB_SB_SB_+0xe8>
  c8:	mov	x0, x20
  cc:	mov	x1, x19
  d0:	bl	0 <bcmp>
  d4:	cmp	w0, #0x0
  d8:	cset	w0, eq  // eq = none
  dc:	b	ec <_ZNSt8__detail16_Backref_matcherIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS5_12regex_traitsIcEEE8_M_applyESB_SB_SB_SB_+0xec>
  e0:	mov	w0, wzr
  e4:	b	ec <_ZNSt8__detail16_Backref_matcherIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS5_12regex_traitsIcEEE8_M_applyESB_SB_SB_SB_+0xec>
  e8:	mov	w0, #0x1                   	// #1
  ec:	ldp	x20, x19, [sp, #64]
  f0:	ldp	x22, x21, [sp, #48]
  f4:	ldp	x24, x23, [sp, #32]
  f8:	ldp	x29, x30, [sp, #16]
  fc:	add	sp, sp, #0x50
 100:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_:

0000000000000000 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x19, x0
  18:	cmp	x1, x0
  1c:	b.eq	1c8 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x1c8>  // b.none
  20:	ldp	x22, x23, [x1]
  24:	ldr	x9, [x19, #16]
  28:	ldr	x8, [x19]
  2c:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  30:	sub	x0, x23, x22
  34:	movk	x10, #0xaaab
  38:	sub	x9, x9, x8
  3c:	asr	x11, x0, #3
  40:	asr	x9, x9, #3
  44:	mul	x21, x11, x10
  48:	mul	x9, x9, x10
  4c:	cmp	x21, x9
  50:	b.ls	80 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x80>  // b.plast
  54:	cbz	x0, 174 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x174>
  58:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  5c:	movk	x8, #0x5556
  60:	movk	x8, #0x555, lsl #48
  64:	cmp	x21, x8
  68:	b.cs	1e0 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x1e0>  // b.hs, b.nlast
  6c:	bl	0 <_Znwm>
  70:	mov	x20, x0
  74:	cmp	x22, x23
  78:	b.ne	180 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x180>  // b.any
  7c:	b	19c <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x19c>
  80:	ldr	x9, [x19, #8]
  84:	sub	x11, x9, x8
  88:	asr	x12, x11, #3
  8c:	mul	x10, x12, x10
  90:	cmp	x10, x21
  94:	b.cs	128 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x128>  // b.hs, b.nlast
  98:	cmp	x11, #0x1
  9c:	b.lt	fc <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0xfc>  // b.tstop
  a0:	mov	x9, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  a4:	movk	x9, #0xaaab
  a8:	umulh	x9, x11, x9
  ac:	lsr	x9, x9, #4
  b0:	add	x9, x9, #0x1
  b4:	ldr	x10, [x22]
  b8:	sub	x9, x9, #0x1
  bc:	cmp	x9, #0x1
  c0:	str	x10, [x8]
  c4:	ldr	x10, [x22, #8]
  c8:	str	x10, [x8, #8]
  cc:	ldrb	w10, [x22, #16]
  d0:	add	x22, x22, #0x18
  d4:	strb	w10, [x8, #16]
  d8:	add	x8, x8, #0x18
  dc:	b.gt	b4 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0xb4>
  e0:	ldp	x8, x9, [x19]
  e4:	ldp	x22, x23, [x1]
  e8:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  ec:	movk	x10, #0xaaab
  f0:	sub	x8, x9, x8
  f4:	asr	x8, x8, #3
  f8:	mul	x10, x8, x10
  fc:	mov	w8, #0x18                  	// #24
 100:	madd	x8, x10, x8, x22
 104:	cmp	x8, x23
 108:	b.eq	1b8 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x1b8>  // b.none
 10c:	ldr	x10, [x8, #16]
 110:	ldr	q0, [x8], #24
 114:	str	x10, [x9, #16]
 118:	cmp	x23, x8
 11c:	str	q0, [x9], #24
 120:	b.ne	10c <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x10c>  // b.any
 124:	b	1b8 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x1b8>
 128:	cmp	x0, #0x1
 12c:	b.lt	1b8 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x1b8>  // b.tstop
 130:	mov	x9, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 134:	movk	x9, #0xaaab
 138:	umulh	x9, x0, x9
 13c:	lsr	x9, x9, #4
 140:	add	x9, x9, #0x1
 144:	ldr	x10, [x22]
 148:	sub	x9, x9, #0x1
 14c:	cmp	x9, #0x1
 150:	str	x10, [x8]
 154:	ldr	x10, [x22, #8]
 158:	str	x10, [x8, #8]
 15c:	ldrb	w10, [x22, #16]
 160:	add	x22, x22, #0x18
 164:	strb	w10, [x8, #16]
 168:	add	x8, x8, #0x18
 16c:	b.gt	144 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x144>
 170:	b	1b8 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x1b8>
 174:	mov	x20, xzr
 178:	cmp	x22, x23
 17c:	b.eq	19c <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x19c>  // b.none
 180:	mov	x8, x20
 184:	ldr	x9, [x22, #16]
 188:	ldr	q0, [x22], #24
 18c:	str	x9, [x8, #16]
 190:	cmp	x23, x22
 194:	str	q0, [x8], #24
 198:	b.ne	184 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x184>  // b.any
 19c:	ldr	x0, [x19]
 1a0:	cbz	x0, 1a8 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x1a8>
 1a4:	bl	0 <_ZdlPv>
 1a8:	mov	w8, #0x18                  	// #24
 1ac:	madd	x8, x21, x8, x20
 1b0:	str	x20, [x19]
 1b4:	str	x8, [x19, #16]
 1b8:	ldr	x8, [x19]
 1bc:	mov	w9, #0x18                  	// #24
 1c0:	madd	x8, x21, x9, x8
 1c4:	str	x8, [x19, #8]
 1c8:	mov	x0, x19
 1cc:	ldp	x20, x19, [sp, #48]
 1d0:	ldp	x22, x21, [sp, #32]
 1d4:	ldr	x23, [sp, #16]
 1d8:	ldp	x29, x30, [sp], #64
 1dc:	ret
 1e0:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	add	x29, sp, #0x10
  18:	ldr	x8, [x0, #56]
  1c:	mov	w9, #0x30                  	// #48
  20:	mul	x9, x2, x9
  24:	ldr	x22, [x8, #56]
  28:	ldr	w9, [x22, x9]
  2c:	sub	w9, w9, #0x1
  30:	cmp	w9, #0xb
  34:	b.hi	328 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x328>  // b.pmore
  38:	adrp	x10, 0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
  3c:	add	x10, x10, #0x0
  40:	adr	x11, 5c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x5c>
  44:	ldrb	w12, [x10, x9]
  48:	add	x11, x11, x12, lsl #2
  4c:	mov	x21, x2
  50:	mov	x19, x0
  54:	mov	w20, w1
  58:	br	x11
  5c:	ldr	w24, [x8, #24]
  60:	mov	w8, #0x30                  	// #48
  64:	madd	x8, x21, x8, x22
  68:	ldr	x2, [x8, #16]
  6c:	mov	x0, x19
  70:	mov	w1, w20
  74:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
  78:	ldrb	w23, [x19, #116]
  7c:	tbnz	w24, #4, 2ac <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x2ac>
  80:	mov	w8, #0x30                  	// #48
  84:	strb	wzr, [x19, #116]
  88:	madd	x8, x21, x8, x22
  8c:	ldr	x2, [x8, #8]
  90:	mov	x0, x19
  94:	mov	w1, w20
  98:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
  9c:	ldrb	w8, [x19, #116]
  a0:	orr	w8, w8, w23
  a4:	strb	w8, [x19, #116]
  a8:	b	328 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x328>
  ac:	ldr	x9, [x19, #24]
  b0:	tst	w20, #0xff
  b4:	b.eq	2b4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x2b4>  // b.none
  b8:	mov	w12, #0x1                   	// #1
  bc:	b	2c0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x2c0>
  c0:	ldr	x8, [x19, #24]
  c4:	ldr	x9, [x19, #40]
  c8:	cmp	x8, x9
  cc:	b.ne	328 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x328>  // b.any
  d0:	ldrb	w8, [x19, #112]
  d4:	tbz	w8, #1, 180 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x180>
  d8:	b	328 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x328>
  dc:	mov	x0, x19
  e0:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
  e4:	mov	w8, #0x30                  	// #48
  e8:	madd	x8, x21, x8, x22
  ec:	ldrb	w8, [x8, #24]
  f0:	b	170 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x170>
  f4:	ldp	x8, x9, [x19, #24]
  f8:	cmp	x8, x9
  fc:	b.ne	328 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x328>  // b.any
 100:	ldrb	w8, [x19, #112]
 104:	tst	w8, #0xffffff81
 108:	b.ne	328 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x328>  // b.any
 10c:	b	180 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x180>
 110:	mov	x0, x19
 114:	mov	w1, w20
 118:	mov	x2, x21
 11c:	ldp	x20, x19, [sp, #64]
 120:	ldp	x22, x21, [sp, #48]
 124:	ldp	x24, x23, [sp, #32]
 128:	ldp	x29, x30, [sp, #16]
 12c:	add	sp, sp, #0x50
 130:	b	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 134:	mov	x0, x19
 138:	mov	w1, w20
 13c:	mov	x2, x21
 140:	ldp	x20, x19, [sp, #64]
 144:	ldp	x22, x21, [sp, #48]
 148:	ldp	x24, x23, [sp, #32]
 14c:	ldp	x29, x30, [sp, #16]
 150:	add	sp, sp, #0x50
 154:	b	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 158:	mov	w8, #0x30                  	// #48
 15c:	madd	x23, x21, x8, x22
 160:	ldr	x1, [x23, #16]
 164:	mov	x0, x19
 168:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 16c:	ldrb	w8, [x23, #24]
 170:	eor	w8, w8, #0x1
 174:	and	w9, w0, #0x1
 178:	cmp	w8, w9
 17c:	b.ne	328 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x328>  // b.any
 180:	mov	w8, #0x30                  	// #48
 184:	madd	x8, x21, x8, x22
 188:	ldr	x2, [x8, #8]
 18c:	mov	x0, x19
 190:	mov	w1, w20
 194:	ldp	x20, x19, [sp, #64]
 198:	ldp	x22, x21, [sp, #48]
 19c:	ldp	x24, x23, [sp, #32]
 1a0:	ldp	x29, x30, [sp, #16]
 1a4:	add	sp, sp, #0x50
 1a8:	b	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 1ac:	mov	w8, #0x30                  	// #48
 1b0:	madd	x8, x21, x8, x22
 1b4:	ldr	x9, [x8, #16]
 1b8:	ldr	x21, [x19]
 1bc:	ldr	x10, [x19, #24]
 1c0:	mov	w11, #0x18                  	// #24
 1c4:	mul	x22, x9, x11
 1c8:	ldr	x23, [x21, x22]
 1cc:	str	x10, [x21, x22]
 1d0:	ldr	x2, [x8, #8]
 1d4:	mov	x0, x19
 1d8:	mov	w1, w20
 1dc:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 1e0:	str	x23, [x21, x22]
 1e4:	b	328 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x328>
 1e8:	ldr	x8, [x19, #24]
 1ec:	ldr	x9, [x19, #40]
 1f0:	cmp	x8, x9
 1f4:	b.eq	328 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x328>  // b.none
 1f8:	ldrb	w8, [x8]
 1fc:	mov	w9, #0x30                  	// #48
 200:	sturb	w8, [x29, #-4]
 204:	madd	x8, x21, x9, x22
 208:	ldr	x8, [x8, #32]
 20c:	cbz	x8, 340 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x340>
 210:	mov	w8, #0x30                  	// #48
 214:	madd	x8, x21, x8, x22
 218:	ldr	x9, [x8, #40]
 21c:	add	x0, x8, #0x10
 220:	sub	x1, x29, #0x4
 224:	blr	x9
 228:	tbz	w0, #0, 328 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x328>
 22c:	ldr	x8, [x19, #24]
 230:	mov	w9, #0x30                  	// #48
 234:	mov	x0, x19
 238:	mov	w1, w20
 23c:	add	x8, x8, #0x1
 240:	str	x8, [x19, #24]
 244:	madd	x8, x21, x9, x22
 248:	ldr	x2, [x8, #8]
 24c:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 250:	ldr	x8, [x19, #24]
 254:	sub	x8, x8, #0x1
 258:	str	x8, [x19, #24]
 25c:	b	328 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x328>
 260:	mov	w8, #0x30                  	// #48
 264:	madd	x8, x21, x8, x22
 268:	ldr	x9, [x19]
 26c:	ldr	x10, [x8, #16]
 270:	ldr	x12, [x19, #24]
 274:	mov	w11, #0x18                  	// #24
 278:	mov	w13, #0x1                   	// #1
 27c:	madd	x21, x10, x11, x9
 280:	ldp	x22, x23, [x21]
 284:	ldrb	w24, [x21, #16]
 288:	str	x12, [x21, #8]
 28c:	strb	w13, [x21, #16]
 290:	ldr	x2, [x8, #8]
 294:	mov	x0, x19
 298:	mov	w1, w20
 29c:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 2a0:	stp	x22, x23, [x21]
 2a4:	strb	w24, [x21, #16]
 2a8:	b	328 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x328>
 2ac:	cbnz	w23, 328 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x328>
 2b0:	b	180 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x180>
 2b4:	ldr	x10, [x19, #40]
 2b8:	cmp	x9, x10
 2bc:	cset	w12, eq  // eq = none
 2c0:	ldr	x10, [x19, #32]
 2c4:	strb	w12, [x19, #116]
 2c8:	subs	x11, x9, x10
 2cc:	b.ne	2d8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x2d8>  // b.any
 2d0:	ldrb	w13, [x19, #112]
 2d4:	tbnz	w13, #5, 324 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x324>
 2d8:	cbz	w12, 328 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x328>
 2dc:	ldrb	w8, [x8, #24]
 2e0:	tbnz	w8, #4, 304 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x304>
 2e4:	ldr	x8, [x19, #104]
 2e8:	cbz	x8, 2f8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x2f8>
 2ec:	sub	x8, x8, x10
 2f0:	cmp	x8, x11
 2f4:	b.ge	328 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x328>  // b.tcont
 2f8:	ldr	x0, [x19, #64]
 2fc:	str	x9, [x19, #104]
 300:	b	308 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x308>
 304:	ldr	x0, [x19, #64]
 308:	mov	x1, x19
 30c:	ldp	x20, x19, [sp, #64]
 310:	ldp	x22, x21, [sp, #48]
 314:	ldp	x24, x23, [sp, #32]
 318:	ldp	x29, x30, [sp, #16]
 31c:	add	sp, sp, #0x50
 320:	b	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 324:	strb	wzr, [x19, #116]
 328:	ldp	x20, x19, [sp, #64]
 32c:	ldp	x22, x21, [sp, #48]
 330:	ldp	x24, x23, [sp, #32]
 334:	ldp	x29, x30, [sp, #16]
 338:	add	sp, sp, #0x50
 33c:	ret
 340:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_repeatENSH_11_Match_modeEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_repeatENSH_11_Match_modeEl>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	ldr	x8, [x0, #56]
  1c:	mov	x21, x2
  20:	mov	x19, x0
  24:	mov	w20, w1
  28:	ldr	x22, [x8, #56]
  2c:	mov	w8, #0x30                  	// #48
  30:	madd	x8, x2, x8, x22
  34:	ldrb	w8, [x8, #24]
  38:	cbz	w8, c0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_repeatENSH_11_Match_modeEl+0xc0>
  3c:	mov	w8, #0x30                  	// #48
  40:	madd	x8, x21, x8, x22
  44:	ldr	x2, [x8, #8]
  48:	mov	x0, x19
  4c:	mov	w1, w20
  50:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_repeatENSH_11_Match_modeEl>
  54:	ldrb	w8, [x19, #116]
  58:	cbnz	w8, 1b4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_repeatENSH_11_Match_modeEl+0x1b4>
  5c:	ldr	x8, [x19, #72]
  60:	ldr	x9, [x19, #56]
  64:	add	x24, x8, x21, lsl #4
  68:	mov	x22, x24
  6c:	ldr	x8, [x9, #56]
  70:	ldr	w23, [x22, #8]!
  74:	cbz	w23, 180 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_repeatENSH_11_Match_modeEl+0x180>
  78:	ldr	x25, [x24]
  7c:	ldr	x9, [x19, #24]
  80:	cmp	x25, x9
  84:	b.ne	188 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_repeatENSH_11_Match_modeEl+0x188>  // b.any
  88:	cmp	w23, #0x1
  8c:	b.gt	1b4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_repeatENSH_11_Match_modeEl+0x1b4>
  90:	add	w9, w23, #0x1
  94:	mov	w10, #0x30                  	// #48
  98:	str	w9, [x22]
  9c:	madd	x8, x21, x10, x8
  a0:	ldr	x2, [x8, #16]
  a4:	mov	x0, x19
  a8:	mov	w1, w20
  ac:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_repeatENSH_11_Match_modeEl>
  b0:	ldr	w8, [x22]
  b4:	sub	w8, w8, #0x1
  b8:	str	w8, [x22]
  bc:	b	1b4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_repeatENSH_11_Match_modeEl+0x1b4>
  c0:	ldr	x8, [x19, #72]
  c4:	add	x25, x8, x21, lsl #4
  c8:	mov	x23, x25
  cc:	ldr	w24, [x23, #8]!
  d0:	cbz	w24, 118 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_repeatENSH_11_Match_modeEl+0x118>
  d4:	ldr	x26, [x25]
  d8:	ldr	x8, [x19, #24]
  dc:	cmp	x26, x8
  e0:	b.ne	120 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_repeatENSH_11_Match_modeEl+0x120>  // b.any
  e4:	cmp	w24, #0x1
  e8:	b.gt	14c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_repeatENSH_11_Match_modeEl+0x14c>
  ec:	add	w8, w24, #0x1
  f0:	mov	w9, #0x30                  	// #48
  f4:	str	w8, [x23]
  f8:	madd	x8, x21, x9, x22
  fc:	ldr	x2, [x8, #16]
 100:	mov	x0, x19
 104:	mov	w1, w20
 108:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_repeatENSH_11_Match_modeEl>
 10c:	ldr	w8, [x23]
 110:	sub	w24, w8, #0x1
 114:	b	148 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_repeatENSH_11_Match_modeEl+0x148>
 118:	ldr	x26, [x25]
 11c:	ldr	x8, [x19, #24]
 120:	str	x8, [x25]
 124:	mov	w8, #0x1                   	// #1
 128:	mov	w9, #0x30                  	// #48
 12c:	str	w8, [x23]
 130:	madd	x8, x21, x9, x22
 134:	ldr	x2, [x8, #16]
 138:	mov	x0, x19
 13c:	mov	w1, w20
 140:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_repeatENSH_11_Match_modeEl>
 144:	str	x26, [x25]
 148:	str	w24, [x23]
 14c:	ldrb	w8, [x19, #116]
 150:	cbnz	w8, 1b4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_repeatENSH_11_Match_modeEl+0x1b4>
 154:	mov	w8, #0x30                  	// #48
 158:	madd	x8, x21, x8, x22
 15c:	ldr	x2, [x8, #8]
 160:	mov	x0, x19
 164:	mov	w1, w20
 168:	ldp	x20, x19, [sp, #64]
 16c:	ldp	x22, x21, [sp, #48]
 170:	ldp	x24, x23, [sp, #32]
 174:	ldp	x26, x25, [sp, #16]
 178:	ldp	x29, x30, [sp], #80
 17c:	b	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_repeatENSH_11_Match_modeEl>
 180:	ldr	x25, [x24]
 184:	ldr	x9, [x19, #24]
 188:	str	x9, [x24]
 18c:	mov	w9, #0x1                   	// #1
 190:	mov	w10, #0x30                  	// #48
 194:	str	w9, [x22]
 198:	madd	x8, x21, x10, x8
 19c:	ldr	x2, [x8, #16]
 1a0:	mov	x0, x19
 1a4:	mov	w1, w20
 1a8:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_repeatENSH_11_Match_modeEl>
 1ac:	str	x25, [x24]
 1b0:	str	w23, [x22]
 1b4:	ldp	x20, x19, [sp, #64]
 1b8:	ldp	x22, x21, [sp, #48]
 1bc:	ldp	x24, x23, [sp, #32]
 1c0:	ldp	x26, x25, [sp, #16]
 1c4:	ldp	x29, x30, [sp], #80
 1c8:	ret

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #16]
   8:	str	x25, [sp, #32]
   c:	stp	x24, x23, [sp, #48]
  10:	stp	x22, x21, [sp, #64]
  14:	stp	x20, x19, [sp, #80]
  18:	add	x29, sp, #0x10
  1c:	ldr	x8, [x0, #56]
  20:	ldr	x9, [x0]
  24:	mov	w10, #0x18                  	// #24
  28:	ldr	x23, [x8, #56]
  2c:	mov	w8, #0x30                  	// #48
  30:	madd	x8, x2, x8, x23
  34:	ldr	x8, [x8, #16]
  38:	madd	x10, x8, x10, x9
  3c:	ldrb	w11, [x10, #16]
  40:	cbz	w11, 13c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl+0x13c>
  44:	ldr	x3, [x0, #24]
  48:	ldr	x24, [x0, #40]
  4c:	mov	x20, x2
  50:	mov	x19, x0
  54:	mov	w21, w1
  58:	cmp	x24, x3
  5c:	b.eq	9c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl+0x9c>  // b.none
  60:	mov	w11, #0x18                  	// #24
  64:	madd	x11, x8, x11, x9
  68:	ldr	x12, [x10]
  6c:	ldr	x11, [x11, #8]
  70:	subs	x12, x11, x12
  74:	add	x11, x3, x12
  78:	b.eq	a8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl+0xa8>  // b.none
  7c:	sub	x13, x24, #0x1
  80:	mov	x22, x3
  84:	cmp	x13, x22
  88:	b.eq	b4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl+0xb4>  // b.none
  8c:	subs	x12, x12, #0x1
  90:	add	x22, x22, #0x1
  94:	b.ne	84 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl+0x84>  // b.any
  98:	b	ac <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl+0xac>
  9c:	mov	x22, x3
  a0:	mov	x24, x3
  a4:	b	b8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl+0xb8>
  a8:	mov	x22, x3
  ac:	mov	x24, x11
  b0:	b	b8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl+0xb8>
  b4:	mov	x22, x24
  b8:	ldr	x11, [x19, #48]
  bc:	mov	w13, #0x18                  	// #24
  c0:	madd	x8, x8, x13, x9
  c4:	mov	x0, sp
  c8:	ldr	x12, [x11, #16]
  cc:	ldrb	w11, [x11]
  d0:	mov	x4, x22
  d4:	add	x9, x12, #0x50
  d8:	and	w11, w11, #0x1
  dc:	strb	w11, [sp]
  e0:	str	x9, [sp, #8]
  e4:	ldr	x1, [x10]
  e8:	ldr	x2, [x8, #8]
  ec:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl>
  f0:	tbz	w0, #0, 13c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl+0x13c>
  f4:	ldr	x25, [x19, #24]
  f8:	cmp	x25, x24
  fc:	b.eq	124 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl+0x124>  // b.none
 100:	mov	w8, #0x30                  	// #48
 104:	str	x22, [x19, #24]
 108:	madd	x8, x20, x8, x23
 10c:	ldr	x2, [x8, #8]
 110:	mov	x0, x19
 114:	mov	w1, w21
 118:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl>
 11c:	str	x25, [x19, #24]
 120:	b	13c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl+0x13c>
 124:	mov	w8, #0x30                  	// #48
 128:	madd	x8, x20, x8, x23
 12c:	ldr	x2, [x8, #8]
 130:	mov	x0, x19
 134:	mov	w1, w21
 138:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl>
 13c:	ldp	x20, x19, [sp, #80]
 140:	ldp	x22, x21, [sp, #64]
 144:	ldp	x24, x23, [sp, #48]
 148:	ldr	x25, [sp, #32]
 14c:	ldp	x29, x30, [sp, #16]
 150:	add	sp, sp, #0x60
 154:	ret

Disassembly of section .text._ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv:

0000000000000000 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	ldp	x8, x9, [x0, #24]
  18:	mov	x19, x0
  1c:	cmp	x8, x9
  20:	b.ne	2c <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0x2c>  // b.any
  24:	ldrb	w10, [x19, #112]
  28:	tbnz	w10, #2, a0 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0xa0>
  2c:	ldr	x10, [x19, #40]
  30:	cmp	x8, x10
  34:	b.ne	40 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0x40>  // b.any
  38:	ldrb	w10, [x19, #112]
  3c:	tbnz	w10, #3, a0 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0xa0>
  40:	adrp	x20, 0 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv>
  44:	ldr	x20, [x20]
  48:	cmp	x8, x9
  4c:	b.ne	58 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0x58>  // b.any
  50:	ldrb	w9, [x19, #112]
  54:	tbz	w9, #7, ec <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0xec>
  58:	ldr	x9, [x19, #48]
  5c:	ldurb	w23, [x8, #-1]
  60:	add	x2, x20, #0x1
  64:	mov	x1, x20
  68:	ldr	x9, [x9, #16]
  6c:	mov	w3, wzr
  70:	add	x21, x9, #0x50
  74:	mov	x0, x21
  78:	bl	0 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv>
  7c:	mov	x22, x0
  80:	mov	x0, x21
  84:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  88:	ldr	x8, [x0, #48]
  8c:	ldrh	w8, [x8, x23, lsl #1]
  90:	tst	w22, w8
  94:	b.eq	a8 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0xa8>  // b.none
  98:	mov	w21, #0x1                   	// #1
  9c:	b	f0 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0xf0>
  a0:	mov	w0, wzr
  a4:	b	158 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0x158>
  a8:	tbz	w22, #16, ec <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0xec>
  ac:	ldrb	w8, [x0, #56]
  b0:	mov	x21, x0
  b4:	cbz	w8, c8 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0xc8>
  b8:	ldrb	w0, [x21, #152]
  bc:	cmp	w23, w0, uxtb
  c0:	b.eq	98 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0x98>  // b.none
  c4:	b	ec <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0xec>
  c8:	mov	x0, x21
  cc:	bl	0 <_ZNKSt5ctypeIcE13_M_widen_initEv>
  d0:	ldr	x8, [x21]
  d4:	mov	w1, #0x5f                  	// #95
  d8:	mov	x0, x21
  dc:	ldr	x8, [x8, #48]
  e0:	blr	x8
  e4:	cmp	w23, w0, uxtb
  e8:	b.eq	98 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0x98>  // b.none
  ec:	mov	w21, wzr
  f0:	ldr	x8, [x19, #24]
  f4:	ldr	x9, [x19, #40]
  f8:	cmp	x8, x9
  fc:	b.eq	14c <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0x14c>  // b.none
 100:	ldr	x9, [x19, #48]
 104:	ldrb	w22, [x8]
 108:	add	x2, x20, #0x1
 10c:	mov	x1, x20
 110:	ldr	x9, [x9, #16]
 114:	mov	w3, wzr
 118:	add	x19, x9, #0x50
 11c:	mov	x0, x19
 120:	bl	0 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv>
 124:	mov	x20, x0
 128:	mov	x0, x19
 12c:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
 130:	ldr	x8, [x0, #48]
 134:	ldrh	w8, [x8, x22, lsl #1]
 138:	tst	w20, w8
 13c:	b.eq	148 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0x148>  // b.none
 140:	mov	w8, #0x1                   	// #1
 144:	b	150 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0x150>
 148:	tbnz	w20, #16, 16c <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0x16c>
 14c:	mov	w8, wzr
 150:	cmp	w21, w8
 154:	cset	w0, ne  // ne = any
 158:	ldp	x20, x19, [sp, #48]
 15c:	ldp	x22, x21, [sp, #32]
 160:	ldr	x23, [sp, #16]
 164:	ldp	x29, x30, [sp], #64
 168:	ret
 16c:	ldrb	w8, [x0, #56]
 170:	mov	x19, x0
 174:	cbz	w8, 180 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0x180>
 178:	ldrb	w0, [x19, #152]
 17c:	b	19c <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0x19c>
 180:	mov	x0, x19
 184:	bl	0 <_ZNKSt5ctypeIcE13_M_widen_initEv>
 188:	ldr	x8, [x19]
 18c:	mov	w1, #0x5f                  	// #95
 190:	mov	x0, x19
 194:	ldr	x8, [x8, #48]
 198:	blr	x8
 19c:	cmp	w22, w0, uxtb
 1a0:	cset	w8, eq  // eq = none
 1a4:	b	150 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0x150>

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl>:
   0:	sub	sp, sp, #0xd0
   4:	stp	x29, x30, [sp, #144]
   8:	str	x23, [sp, #160]
   c:	stp	x22, x21, [sp, #176]
  10:	stp	x20, x19, [sp, #192]
  14:	add	x29, sp, #0x90
  18:	ldp	x8, x9, [x0]
  1c:	mov	x19, x0
  20:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  24:	movk	x10, #0xaaab
  28:	subs	x0, x9, x8
  2c:	asr	x11, x0, #3
  30:	mov	x20, x1
  34:	mul	x21, x11, x10
  38:	stp	xzr, xzr, [x29, #-24]
  3c:	stur	xzr, [x29, #-8]
  40:	b.eq	60 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x60>  // b.none
  44:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  48:	movk	x8, #0x5556
  4c:	movk	x8, #0x555, lsl #48
  50:	cmp	x21, x8
  54:	b.cs	290 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x290>  // b.hs, b.nlast
  58:	bl	0 <_Znwm>
  5c:	ldp	x8, x9, [x19]
  60:	mov	w10, #0x18                  	// #24
  64:	madd	x10, x21, x10, x0
  68:	cmp	x8, x9
  6c:	stp	x0, x0, [x29, #-24]
  70:	stur	x10, [x29, #-8]
  74:	b.eq	90 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x90>  // b.none
  78:	ldr	x10, [x8, #16]
  7c:	ldr	q0, [x8], #24
  80:	str	x10, [x0, #16]
  84:	cmp	x9, x8
  88:	str	q0, [x0], #24
  8c:	b.ne	78 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x78>  // b.any
  90:	stur	x0, [x29, #-16]
  94:	ldr	x8, [x19, #24]
  98:	ldp	x9, x10, [x19, #40]
  9c:	movi	v0.2d, #0x0
  a0:	ldr	w21, [x19, #112]
  a4:	stp	q0, q0, [sp]
  a8:	stp	x8, x9, [sp, #32]
  ac:	str	x10, [sp, #48]
  b0:	ldr	x8, [x10, #16]
  b4:	sub	x9, x29, #0x18
  b8:	stp	x8, x9, [sp, #56]
  bc:	ldp	x8, x9, [x8, #56]
  c0:	sub	x23, x9, x8
  c4:	mov	x9, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  c8:	asr	x8, x23, #4
  cc:	movk	x9, #0xaaab
  d0:	mul	x22, x8, x9
  d4:	lsr	x8, x22, #59
  d8:	cbnz	x8, 284 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x284>
  dc:	mov	x8, sp
  e0:	add	x8, x8, #0x48
  e4:	stp	xzr, xzr, [x8]
  e8:	str	xzr, [x8, #16]
  ec:	cbz	x23, fc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0xfc>
  f0:	lsl	x0, x22, #4
  f4:	bl	0 <_Znwm>
  f8:	b	100 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x100>
  fc:	mov	x0, xzr
 100:	add	x8, x0, x22, lsl #4
 104:	stp	x0, x0, [sp, #72]
 108:	str	x8, [sp, #88]
 10c:	cbz	x23, 124 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x124>
 110:	cmp	x22, #0x2
 114:	b.cs	12c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x12c>  // b.hs, b.nlast
 118:	mov	x8, x0
 11c:	mov	x9, x22
 120:	b	164 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x164>
 124:	mov	x8, x0
 128:	b	178 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x178>
 12c:	and	x10, x22, #0xfffffffffffffffe
 130:	and	x9, x22, #0x1
 134:	add	x8, x0, x10, lsl #4
 138:	add	x11, x0, #0x10
 13c:	mov	x12, x10
 140:	stur	xzr, [x11, #-16]
 144:	str	xzr, [x11]
 148:	stur	wzr, [x11, #-8]
 14c:	str	wzr, [x11, #8]
 150:	subs	x12, x12, #0x2
 154:	add	x11, x11, #0x20
 158:	b.ne	140 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x140>  // b.any
 15c:	cmp	x22, x10
 160:	b.eq	178 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x178>  // b.none
 164:	str	xzr, [x8]
 168:	str	wzr, [x8, #8]
 16c:	subs	x9, x9, #0x1
 170:	add	x8, x8, #0x10
 174:	b.ne	164 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x164>  // b.any
 178:	str	x8, [sp, #80]
 17c:	ldr	x8, [sp, #32]
 180:	ldr	x1, [sp, #64]
 184:	mov	w9, #0xfffffffa            	// #-6
 188:	tst	w21, #0x80
 18c:	and	w9, w21, w9
 190:	csel	w9, w21, w9, eq  // eq = none
 194:	mov	x0, sp
 198:	stp	x20, xzr, [sp, #96]
 19c:	strb	wzr, [sp, #116]
 1a0:	str	w9, [sp, #112]
 1a4:	str	x8, [sp, #24]
 1a8:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl>
 1ac:	ldr	x2, [sp, #96]
 1b0:	mov	x0, sp
 1b4:	mov	w1, #0x1                   	// #1
 1b8:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl>
 1bc:	ldrb	w8, [sp, #116]
 1c0:	cbz	w8, 214 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x214>
 1c4:	ldp	x12, x11, [x29, #-24]
 1c8:	cmp	x11, x12
 1cc:	b.ne	224 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x224>  // b.any
 1d0:	mov	w19, #0x1                   	// #1
 1d4:	ldr	x0, [sp, #72]
 1d8:	cbz	x0, 1e0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x1e0>
 1dc:	bl	0 <_ZdlPv>
 1e0:	ldr	x0, [sp]
 1e4:	cbz	x0, 1ec <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x1ec>
 1e8:	bl	0 <_ZdlPv>
 1ec:	ldur	x0, [x29, #-24]
 1f0:	cbz	x0, 1f8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x1f8>
 1f4:	bl	0 <_ZdlPv>
 1f8:	mov	w0, w19
 1fc:	ldp	x20, x19, [sp, #192]
 200:	ldp	x22, x21, [sp, #176]
 204:	ldr	x23, [sp, #160]
 208:	ldp	x29, x30, [sp, #144]
 20c:	add	sp, sp, #0xd0
 210:	ret
 214:	mov	w19, wzr
 218:	ldr	x0, [sp, #72]
 21c:	cbnz	x0, 1dc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x1dc>
 220:	b	1e0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x1e0>
 224:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 228:	mov	x8, xzr
 22c:	mov	x9, xzr
 230:	movk	x10, #0xaaab
 234:	b	254 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x254>
 238:	sub	x13, x11, x12
 23c:	asr	x13, x13, #3
 240:	add	x9, x9, #0x1
 244:	mul	x13, x13, x10
 248:	cmp	x9, x13
 24c:	add	x8, x8, #0x18
 250:	b.cs	1d0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x1d0>  // b.hs, b.nlast
 254:	add	x14, x12, x8
 258:	ldrb	w13, [x14, #16]
 25c:	cbz	w13, 238 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x238>
 260:	ldr	x11, [x19]
 264:	ldr	x12, [x14]
 268:	add	x11, x11, x8
 26c:	str	x12, [x11]
 270:	ldr	x12, [x14, #8]
 274:	strb	w13, [x11, #16]
 278:	str	x12, [x11, #8]
 27c:	ldp	x12, x11, [x29, #-24]
 280:	b	238 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x238>
 284:	adrp	x0, 0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl>
 288:	add	x0, x0, #0x0
 28c:	bl	0 <_ZSt20__throw_length_errorPKc>
 290:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE:

0000000000000000 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>:
   0:	sub	sp, sp, #0xe0
   4:	stp	x29, x30, [sp, #144]
   8:	stp	x26, x25, [sp, #160]
   c:	stp	x24, x23, [sp, #176]
  10:	stp	x22, x21, [sp, #192]
  14:	stp	x20, x19, [sp, #208]
  18:	add	x29, sp, #0x90
  1c:	ldr	x8, [x3, #16]
  20:	cbz	x8, 4bc <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x4bc>
  24:	str	x0, [x2, #24]
  28:	ldr	x10, [x3, #16]
  2c:	ldp	x9, x8, [x2]
  30:	mov	x11, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  34:	movk	x11, #0xaaab
  38:	ldr	w10, [x10, #40]
  3c:	sub	x12, x8, x9
  40:	asr	x12, x12, #3
  44:	mul	x11, x12, x11
  48:	add	w10, w10, #0x3
  4c:	mov	w22, w4
  50:	mov	x23, x3
  54:	mov	x20, x2
  58:	mov	x19, x1
  5c:	mov	x21, x0
  60:	subs	x1, x10, x11
  64:	b.ls	78 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x78>  // b.plast
  68:	mov	x0, x20
  6c:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
  70:	ldp	x9, x8, [x20]
  74:	b	94 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x94>
  78:	b.cs	94 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x94>  // b.hs, b.nlast
  7c:	mov	w11, #0x18                  	// #24
  80:	madd	x10, x10, x11, x9
  84:	cmp	x10, x8
  88:	b.eq	94 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x94>  // b.none
  8c:	mov	x8, x10
  90:	str	x10, [x20, #8]
  94:	cmp	x9, x8
  98:	b.eq	104 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x104>  // b.none
  9c:	sub	x10, x8, x9
  a0:	sub	x10, x10, #0x18
  a4:	cmp	x10, #0x17
  a8:	b.hi	b4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0xb4>  // b.pmore
  ac:	mov	x10, x9
  b0:	b	f4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0xf4>
  b4:	mov	x11, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  b8:	movk	x11, #0xaaab
  bc:	umulh	x10, x10, x11
  c0:	lsr	x10, x10, #4
  c4:	add	x11, x10, #0x1
  c8:	mov	w13, #0x18                  	// #24
  cc:	and	x12, x11, #0x1ffffffffffffffe
  d0:	madd	x10, x12, x13, x9
  d4:	add	x9, x9, #0x28
  d8:	mov	x13, x12
  dc:	sturb	wzr, [x9, #-24]
  e0:	strb	wzr, [x9], #48
  e4:	subs	x13, x13, #0x2
  e8:	b.ne	dc <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0xdc>  // b.any
  ec:	cmp	x11, x12
  f0:	b.eq	104 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x104>  // b.none
  f4:	strb	wzr, [x10, #16]
  f8:	add	x10, x10, #0x18
  fc:	cmp	x8, x10
 100:	b.ne	f4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0xf4>  // b.any
 104:	ldrb	w8, [x23, #1]
 108:	tbnz	w8, #2, 164 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x164>
 10c:	movi	v0.2d, #0x0
 110:	stp	x21, x19, [sp, #32]
 114:	str	x23, [sp, #48]
 118:	stp	q0, q0, [sp]
 11c:	ldr	x23, [x23, #16]
 120:	stp	x23, x20, [sp, #56]
 124:	ldp	x9, x8, [x23, #56]
 128:	sub	x25, x8, x9
 12c:	mov	x9, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 130:	asr	x8, x25, #4
 134:	movk	x9, #0xaaab
 138:	mul	x24, x8, x9
 13c:	lsr	x8, x24, #59
 140:	cbnz	x8, 4dc <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x4dc>
 144:	mov	x8, sp
 148:	add	x8, x8, #0x48
 14c:	stp	xzr, xzr, [x8]
 150:	str	xzr, [x8, #16]
 154:	cbz	x25, 1bc <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x1bc>
 158:	lsl	x0, x24, #4
 15c:	bl	0 <_Znwm>
 160:	b	1c0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x1c0>
 164:	movi	v0.2d, #0x0
 168:	stp	x21, x19, [sp, #32]
 16c:	str	x23, [sp, #48]
 170:	stp	q0, q0, [sp]
 174:	ldr	x23, [x23, #16]
 178:	stp	x23, x20, [sp, #56]
 17c:	ldp	x9, x8, [x23, #56]
 180:	sub	x25, x8, x9
 184:	mov	x9, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 188:	asr	x8, x25, #4
 18c:	movk	x9, #0xaaab
 190:	mul	x24, x8, x9
 194:	lsr	x8, x24, #59
 198:	cbnz	x8, 4dc <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x4dc>
 19c:	mov	x8, sp
 1a0:	add	x8, x8, #0x48
 1a4:	stp	xzr, xzr, [x8]
 1a8:	str	xzr, [x8, #16]
 1ac:	cbz	x25, 1e4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x1e4>
 1b0:	lsl	x0, x24, #4
 1b4:	bl	0 <_Znwm>
 1b8:	b	1e8 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x1e8>
 1bc:	mov	x0, xzr
 1c0:	add	x8, x0, x24, lsl #4
 1c4:	stp	x0, x0, [sp, #72]
 1c8:	str	x8, [sp, #88]
 1cc:	cbz	x25, 20c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x20c>
 1d0:	cmp	x24, #0x2
 1d4:	b.cs	21c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x21c>  // b.hs, b.nlast
 1d8:	mov	x8, x0
 1dc:	mov	x9, x24
 1e0:	b	254 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x254>
 1e4:	mov	x0, xzr
 1e8:	add	x8, x0, x24, lsl #4
 1ec:	stp	x0, x0, [sp, #72]
 1f0:	str	x8, [sp, #88]
 1f4:	cbz	x25, 214 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x214>
 1f8:	cmp	x24, #0x2
 1fc:	b.cs	31c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x31c>  // b.hs, b.nlast
 200:	mov	x8, x0
 204:	mov	x9, x24
 208:	b	354 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x354>
 20c:	mov	x9, x21
 210:	b	270 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x270>
 214:	mov	x25, x21
 218:	b	370 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x370>
 21c:	and	x10, x24, #0xfffffffffffffffe
 220:	and	x9, x24, #0x1
 224:	add	x8, x0, x10, lsl #4
 228:	add	x11, x0, #0x10
 22c:	mov	x12, x10
 230:	stur	xzr, [x11, #-16]
 234:	str	xzr, [x11]
 238:	stur	wzr, [x11, #-8]
 23c:	str	wzr, [x11, #8]
 240:	subs	x12, x12, #0x2
 244:	add	x11, x11, #0x20
 248:	b.ne	230 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x230>  // b.any
 24c:	cmp	x24, x10
 250:	b.eq	268 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x268>  // b.none
 254:	str	xzr, [x8]
 258:	str	wzr, [x8, #8]
 25c:	subs	x9, x9, #0x1
 260:	add	x8, x8, #0x10
 264:	b.ne	254 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x254>  // b.any
 268:	ldr	x9, [sp, #32]
 26c:	mov	x0, x8
 270:	str	x0, [sp, #80]
 274:	ldr	x10, [x23, #32]
 278:	mov	w8, #0xfffffffa            	// #-6
 27c:	tst	w22, #0x80
 280:	and	w8, w22, w8
 284:	csel	w8, w22, w8, eq  // eq = none
 288:	mov	x0, sp
 28c:	mov	x1, x20
 290:	strb	wzr, [sp, #116]
 294:	str	w8, [sp, #112]
 298:	stp	x10, xzr, [sp, #96]
 29c:	str	x9, [sp, #24]
 2a0:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 2a4:	ldr	x2, [sp, #96]
 2a8:	mov	x0, sp
 2ac:	mov	w1, wzr
 2b0:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 2b4:	ldr	x0, [sp, #72]
 2b8:	ldrb	w22, [sp, #116]
 2bc:	cbz	x0, 2c4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x2c4>
 2c0:	bl	0 <_ZdlPv>
 2c4:	ldr	x0, [sp]
 2c8:	cbz	x0, 2d0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x2d0>
 2cc:	bl	0 <_ZdlPv>
 2d0:	cbz	w22, 424 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x424>
 2d4:	ldp	x9, x8, [x20]
 2d8:	cmp	x9, x8
 2dc:	b.ne	2f0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x2f0>  // b.any
 2e0:	b	304 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x304>
 2e4:	add	x9, x9, #0x18
 2e8:	cmp	x8, x9
 2ec:	b.eq	300 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x300>  // b.none
 2f0:	ldrb	w10, [x9, #16]
 2f4:	cbnz	w10, 2e4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x2e4>
 2f8:	stp	x19, x19, [x9]
 2fc:	b	2e4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x2e4>
 300:	ldr	x8, [x20, #8]
 304:	sturb	wzr, [x8, #-32]
 308:	stp	x21, x21, [x8, #-48]
 30c:	sturb	wzr, [x8, #-8]
 310:	stp	x19, x19, [x8, #-24]
 314:	mov	w0, #0x1                   	// #1
 318:	b	4c0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x4c0>
 31c:	and	x10, x24, #0xfffffffffffffffe
 320:	and	x9, x24, #0x1
 324:	add	x8, x0, x10, lsl #4
 328:	add	x11, x0, #0x10
 32c:	mov	x12, x10
 330:	stur	xzr, [x11, #-16]
 334:	str	xzr, [x11]
 338:	stur	wzr, [x11, #-8]
 33c:	str	wzr, [x11, #8]
 340:	subs	x12, x12, #0x2
 344:	add	x11, x11, #0x20
 348:	b.ne	330 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x330>  // b.any
 34c:	cmp	x24, x10
 350:	b.eq	368 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x368>  // b.none
 354:	str	xzr, [x8]
 358:	str	wzr, [x8, #8]
 35c:	subs	x9, x9, #0x1
 360:	add	x8, x8, #0x10
 364:	b.ne	354 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x354>  // b.any
 368:	ldr	x25, [sp, #32]
 36c:	mov	x0, x8
 370:	str	x0, [sp, #80]
 374:	ldp	x10, x9, [x23, #56]
 378:	mov	x8, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 37c:	movk	x8, #0xaaab
 380:	ldr	x26, [x23, #32]
 384:	sub	x9, x9, x10
 388:	asr	x9, x9, #4
 38c:	mul	x23, x9, x8
 390:	mov	x0, x23
 394:	stp	xzr, xzr, [sp, #96]
 398:	str	xzr, [sp, #112]
 39c:	bl	0 <_Znam>
 3a0:	mov	w1, wzr
 3a4:	mov	x2, x23
 3a8:	mov	x24, x0
 3ac:	bl	0 <memset>
 3b0:	mov	w8, #0xfffffffa            	// #-6
 3b4:	tst	w22, #0x80
 3b8:	and	w8, w22, w8
 3bc:	csel	w8, w22, w8, eq  // eq = none
 3c0:	mov	x0, sp
 3c4:	mov	w1, wzr
 3c8:	stp	x24, x26, [sp, #120]
 3cc:	str	w8, [sp, #136]
 3d0:	str	x25, [sp, #24]
 3d4:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 3d8:	ldr	x8, [sp, #120]
 3dc:	mov	w22, w0
 3e0:	cbz	x8, 3ec <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x3ec>
 3e4:	mov	x0, x8
 3e8:	bl	0 <_ZdaPv>
 3ec:	ldp	x23, x24, [sp, #96]
 3f0:	str	xzr, [sp, #120]
 3f4:	cmp	x23, x24
 3f8:	b.ne	468 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x468>  // b.any
 3fc:	cbz	x23, 408 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x408>
 400:	mov	x0, x23
 404:	bl	0 <_ZdlPv>
 408:	ldr	x0, [sp, #72]
 40c:	cbz	x0, 414 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x414>
 410:	bl	0 <_ZdlPv>
 414:	ldr	x0, [sp]
 418:	cbz	x0, 420 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x420>
 41c:	bl	0 <_ZdlPv>
 420:	tbnz	w22, #0, 2d4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x2d4>
 424:	ldp	x8, x9, [x20]
 428:	mov	x12, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 42c:	movk	x12, #0xaaab
 430:	sub	x10, x9, x8
 434:	asr	x11, x10, #3
 438:	mul	x11, x11, x12
 43c:	cmp	x11, #0x2
 440:	b.hi	484 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x484>  // b.pmore
 444:	mov	w8, #0x3                   	// #3
 448:	sub	x1, x8, x11
 44c:	mov	x0, x20
 450:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 454:	ldp	x8, x9, [x20]
 458:	b	4a4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x4a4>
 45c:	add	x23, x23, #0x20
 460:	cmp	x24, x23
 464:	b.eq	478 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x478>  // b.none
 468:	ldr	x0, [x23, #8]
 46c:	cbz	x0, 45c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x45c>
 470:	bl	0 <_ZdlPv>
 474:	b	45c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x45c>
 478:	ldr	x23, [sp, #96]
 47c:	cbnz	x23, 400 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x400>
 480:	b	408 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x408>
 484:	cmp	x10, #0x48
 488:	b.eq	4a4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x4a4>  // b.none
 48c:	add	x10, x8, #0x48
 490:	cmp	x10, x9
 494:	b.eq	4a4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x4a4>  // b.none
 498:	mov	x9, x10
 49c:	str	x10, [x20, #8]
 4a0:	b	4ac <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x4ac>
 4a4:	cmp	x8, x9
 4a8:	b.eq	4bc <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x4bc>  // b.none
 4ac:	strb	wzr, [x8, #16]
 4b0:	stp	x19, x19, [x8], #24
 4b4:	cmp	x9, x8
 4b8:	b.ne	4ac <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x4ac>  // b.any
 4bc:	mov	w0, wzr
 4c0:	ldp	x20, x19, [sp, #208]
 4c4:	ldp	x22, x21, [sp, #192]
 4c8:	ldp	x24, x23, [sp, #176]
 4cc:	ldp	x26, x25, [sp, #160]
 4d0:	ldp	x29, x30, [sp, #144]
 4d4:	add	sp, sp, #0xe0
 4d8:	ret
 4dc:	adrp	x0, 0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 4e0:	add	x0, x0, #0x0
 4e4:	bl	0 <_ZSt20__throw_length_errorPKc>

Filesystem.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE>:
   0:	sub	sp, sp, #0xc0
   4:	stp	x29, x30, [sp, #144]
   8:	str	x21, [sp, #160]
   c:	stp	x20, x19, [sp, #176]
  10:	add	x29, sp, #0x90
  14:	adrp	x8, 0 <_ZN3lld14threadsEnabledE>
  18:	ldr	x8, [x8]
  1c:	stp	x0, x1, [x29, #-16]
  20:	ldrb	w8, [x8]
  24:	cbz	w8, 48 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x48>
  28:	mov	w19, #0x105                 	// #261
  2c:	sub	x20, x29, #0x10
  30:	sub	x0, x29, #0x40
  34:	mov	w1, wzr
  38:	sturh	w19, [x29, #-48]
  3c:	stp	x20, xzr, [x29, #-64]
  40:	bl	0 <_ZN4llvm3sys2fs6accessERKNS_5TwineENS1_10AccessModeE>
  44:	cbz	w0, 5c <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x5c>
  48:	ldp	x20, x19, [sp, #176]
  4c:	ldr	x21, [sp, #160]
  50:	ldp	x29, x30, [sp, #144]
  54:	add	sp, sp, #0xc0
  58:	ret
  5c:	add	x0, sp, #0x20
  60:	add	x1, sp, #0x8
  64:	strh	w19, [sp, #48]
  68:	stp	x20, xzr, [sp, #32]
  6c:	bl	0 <_ZN4llvm3sys2fs15is_regular_fileERKNS_5TwineERb>
  70:	ldrb	w8, [sp, #8]
  74:	cbz	w8, 48 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x48>
  78:	cbnz	w0, 48 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x48>
  7c:	mov	w20, #0x105                 	// #261
  80:	sub	x21, x29, #0x10
  84:	sub	x0, x29, #0x40
  88:	add	x1, x29, #0x1c
  8c:	mov	w2, wzr
  90:	mov	x3, xzr
  94:	sturh	w20, [x29, #-48]
  98:	stp	x21, xzr, [x29, #-64]
  9c:	bl	0 <_ZN4llvm3sys2fs15openFileForReadERKNS_5TwineERiNS1_9OpenFlagsEPNS_15SmallVectorImplIcEE>
  a0:	mov	x19, x0
  a4:	sub	x0, x29, #0x40
  a8:	mov	w1, #0x1                   	// #1
  ac:	sturh	w20, [x29, #-48]
  b0:	stp	x21, xzr, [x29, #-64]
  b4:	sub	x20, x29, #0x40
  b8:	bl	0 <_ZN4llvm3sys2fs6removeERKNS_5TwineEb>
  bc:	cbnz	w19, 48 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x48>
  c0:	movi	v0.2d, #0x0
  c4:	add	x0, sp, #0x20
  c8:	stur	xzr, [x29, #-32]
  cc:	stp	q0, q0, [x29, #-64]
  d0:	add	x19, sp, #0x20
  d4:	bl	0 <_ZNSt18condition_variableC1Ev>
  d8:	ldr	w21, [x29, #28]
  dc:	mov	w0, #0x28                  	// #40
  e0:	strb	wzr, [x29, #24]
  e4:	str	xzr, [sp, #24]
  e8:	bl	0 <_Znwm>
  ec:	adrp	x8, 0 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE>
  f0:	add	x8, x8, #0x0
  f4:	add	x9, x29, #0x18
  f8:	str	w21, [x0, #8]
  fc:	stp	x9, x19, [x0, #24]
 100:	str	x8, [x0]
 104:	str	x20, [x0, #16]
 108:	str	x0, [sp, #8]
 10c:	adrp	x2, 0 <pthread_create>
 110:	ldr	x2, [x2]
 114:	add	x0, sp, #0x18
 118:	add	x1, sp, #0x8
 11c:	bl	0 <_ZNSt6thread15_M_start_threadESt10unique_ptrINS_6_StateESt14default_deleteIS1_EEPFvvE>
 120:	ldr	x0, [sp, #8]
 124:	cbz	x0, 134 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x134>
 128:	ldr	x8, [x0]
 12c:	ldr	x8, [x8, #8]
 130:	blr	x8
 134:	add	x0, sp, #0x18
 138:	bl	0 <_ZNSt6thread6detachEv>
 13c:	ldr	x8, [sp, #24]
 140:	cbnz	x8, 1b4 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x1b4>
 144:	adrp	x19, 0 <__pthread_key_create>
 148:	ldr	x19, [x19]
 14c:	sub	x8, x29, #0x40
 150:	str	x8, [sp, #8]
 154:	strb	wzr, [sp, #16]
 158:	cbz	x19, 168 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x168>
 15c:	sub	x0, x29, #0x40
 160:	bl	0 <pthread_mutex_lock>
 164:	cbnz	w0, 1b8 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x1b8>
 168:	ldrb	w8, [x29, #24]
 16c:	mov	w9, #0x1                   	// #1
 170:	strb	w9, [sp, #16]
 174:	cbnz	w8, 194 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x194>
 178:	add	x0, sp, #0x20
 17c:	add	x1, sp, #0x8
 180:	bl	0 <_ZNSt18condition_variable4waitERSt11unique_lockISt5mutexE>
 184:	ldrb	w8, [x29, #24]
 188:	cbz	w8, 178 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x178>
 18c:	ldrb	w8, [sp, #16]
 190:	cbz	w8, 1a8 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x1a8>
 194:	ldr	x0, [sp, #8]
 198:	cbz	x0, 1a8 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x1a8>
 19c:	cbz	x19, 1a4 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x1a4>
 1a0:	bl	0 <pthread_mutex_unlock>
 1a4:	strb	wzr, [sp, #16]
 1a8:	add	x0, sp, #0x20
 1ac:	bl	0 <_ZNSt18condition_variableD1Ev>
 1b0:	b	48 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x48>
 1b4:	bl	0 <_ZSt9terminatev>
 1b8:	bl	0 <_ZSt20__throw_system_errori>

00000000000001bc <_ZN3lld13tryCreateFileEN4llvm9StringRefE>:
 1bc:	sub	sp, sp, #0x40
 1c0:	stp	x29, x30, [sp, #16]
 1c4:	str	x21, [sp, #32]
 1c8:	stp	x20, x19, [sp, #48]
 1cc:	add	x29, sp, #0x10
 1d0:	cmp	x1, #0x1
 1d4:	b.eq	1f0 <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0x34>  // b.none
 1d8:	cbnz	x1, 1fc <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0x40>
 1dc:	bl	0 <_ZNSt3_V215system_categoryEv>
 1e0:	mov	x19, x0
 1e4:	mov	x8, xzr
 1e8:	mov	x21, xzr
 1ec:	b	288 <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0xcc>
 1f0:	ldrb	w8, [x0]
 1f4:	cmp	w8, #0x2d
 1f8:	b.eq	1dc <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0x20>  // b.none
 1fc:	mov	x8, sp
 200:	mov	w2, #0x1                   	// #1
 204:	mov	w3, wzr
 208:	mov	w19, #0x1                   	// #1
 20c:	bl	0 <_ZN4llvm16FileOutputBuffer6createENS_9StringRefEmj>
 210:	ldrb	w8, [sp, #8]
 214:	and	w9, w8, #0xfffffffd
 218:	strb	w9, [sp, #8]
 21c:	tbz	w8, #0, 22c <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0x70>
 220:	ldr	x8, [sp]
 224:	str	xzr, [sp]
 228:	orr	x19, x8, #0x1
 22c:	add	x0, x29, #0x18
 230:	str	x19, [x29, #24]
 234:	bl	0 <_ZN4llvm16errorToErrorCodeENS_5ErrorE>
 238:	ldr	x8, [x29, #24]
 23c:	cbnz	x8, 2a4 <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0xe8>
 240:	ldrb	w8, [sp, #8]
 244:	tbnz	w8, #1, 2ac <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0xf0>
 248:	mov	x20, x0
 24c:	mov	x19, x1
 250:	and	x21, x0, #0xffffffff00000000
 254:	tbnz	w8, #0, 26c <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0xb0>
 258:	ldr	x0, [sp]
 25c:	cbz	x0, 280 <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0xc4>
 260:	ldr	x8, [x0]
 264:	ldr	x8, [x8, #40]
 268:	b	27c <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0xc0>
 26c:	ldr	x0, [sp]
 270:	cbz	x0, 280 <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0xc4>
 274:	ldr	x8, [x0]
 278:	ldr	x8, [x8, #8]
 27c:	blr	x8
 280:	and	x8, x20, #0xffffffff
 284:	str	xzr, [sp]
 288:	orr	x0, x21, x8
 28c:	mov	x1, x19
 290:	ldp	x20, x19, [sp, #48]
 294:	ldr	x21, [sp, #32]
 298:	ldp	x29, x30, [sp, #16]
 29c:	add	sp, sp, #0x40
 2a0:	ret
 2a4:	add	x0, x29, #0x18
 2a8:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
 2ac:	mov	x0, sp
 2b0:	bl	0 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE>

00000000000002b4 <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEE3$_0EEEEED0Ev>:
 2b4:	stp	x29, x30, [sp, #-32]!
 2b8:	str	x19, [sp, #16]
 2bc:	mov	x29, sp
 2c0:	mov	x19, x0
 2c4:	bl	0 <_ZNSt6thread6_StateD2Ev>
 2c8:	mov	x0, x19
 2cc:	ldr	x19, [sp, #16]
 2d0:	ldp	x29, x30, [sp], #32
 2d4:	b	0 <_ZdlPv>

00000000000002d8 <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEE3$_0EEEEE6_M_runEv>:
 2d8:	stp	x29, x30, [sp, #-48]!
 2dc:	str	x21, [sp, #16]
 2e0:	stp	x20, x19, [sp, #32]
 2e4:	mov	x29, sp
 2e8:	adrp	x21, 0 <__pthread_key_create>
 2ec:	ldr	x21, [x21]
 2f0:	mov	x19, x0
 2f4:	cbz	x21, 32c <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEE3$_0EEEEE6_M_runEv+0x54>
 2f8:	ldr	x20, [x19, #16]
 2fc:	mov	x0, x20
 300:	bl	0 <pthread_mutex_lock>
 304:	cbnz	w0, 354 <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEE3$_0EEEEE6_M_runEv+0x7c>
 308:	ldr	x8, [x19, #24]
 30c:	mov	w9, #0x1                   	// #1
 310:	strb	w9, [x8]
 314:	ldr	x0, [x19, #32]
 318:	bl	0 <_ZNSt18condition_variable10notify_allEv>
 31c:	cbz	x21, 340 <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEE3$_0EEEEE6_M_runEv+0x68>
 320:	mov	x0, x20
 324:	bl	0 <pthread_mutex_unlock>
 328:	b	340 <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEE3$_0EEEEE6_M_runEv+0x68>
 32c:	ldr	x8, [x19, #24]
 330:	mov	w9, #0x1                   	// #1
 334:	strb	w9, [x8]
 338:	ldr	x0, [x19, #32]
 33c:	bl	0 <_ZNSt18condition_variable10notify_allEv>
 340:	ldr	w0, [x19, #8]
 344:	ldp	x20, x19, [sp, #32]
 348:	ldr	x21, [sp, #16]
 34c:	ldp	x29, x30, [sp], #48
 350:	b	0 <close>
 354:	bl	0 <_ZSt20__throw_system_errori>

Disassembly of section .text._ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv:

0000000000000000 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm4dbgsEv>
  14:	ldp	x9, x8, [x0, #16]
  18:	sub	x9, x9, x8
  1c:	cmp	x9, #0x39
  20:	b.hi	38 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv+0x38>  // b.pmore
  24:	adrp	x1, 0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  28:	add	x1, x1, #0x0
  2c:	mov	w2, #0x3a                  	// #58
  30:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  34:	b	64 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv+0x64>
  38:	adrp	x9, 0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  3c:	add	x9, x9, #0x0
  40:	ldur	q0, [x9, #42]
  44:	ldp	q2, q1, [x9, #16]
  48:	ldr	q3, [x9]
  4c:	stur	q0, [x8, #42]
  50:	stp	q2, q1, [x8, #16]
  54:	str	q3, [x8]
  58:	ldr	x8, [x0, #24]
  5c:	add	x8, x8, #0x3a
  60:	str	x8, [x0, #24]
  64:	ldrb	w20, [x19, #8]
  68:	bl	0 <_ZN4llvm4dbgsEv>
  6c:	ldp	x9, x8, [x0, #16]
  70:	sub	x9, x9, x8
  74:	tbnz	w20, #0, 94 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv+0x94>
  78:	cmp	x9, #0x82
  7c:	b.hi	d4 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv+0xd4>  // b.pmore
  80:	adrp	x1, 0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  84:	add	x1, x1, #0x0
  88:	mov	w2, #0x83                  	// #131
  8c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  90:	bl	0 <abort>
  94:	cmp	x9, #0x26
  98:	b.hi	118 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv+0x118>  // b.pmore
  9c:	adrp	x1, 0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  a0:	add	x1, x1, #0x0
  a4:	mov	w2, #0x27                  	// #39
  a8:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  ac:	ldrb	w8, [x19, #8]
  b0:	tbz	w8, #0, 144 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv+0x144>
  b4:	ldr	x19, [x19]
  b8:	bl	0 <_ZN4llvm4dbgsEv>
  bc:	ldr	x8, [x19]
  c0:	mov	x1, x0
  c4:	mov	x0, x19
  c8:	ldr	x8, [x8, #16]
  cc:	blr	x8
  d0:	bl	0 <abort>
  d4:	adrp	x9, 0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  d8:	add	x9, x9, #0x0
  dc:	ldp	q1, q0, [x9, #32]
  e0:	ldp	q2, q3, [x9]
  e4:	stp	q1, q0, [x8, #32]
  e8:	ldp	q0, q1, [x9, #96]
  ec:	stp	q2, q3, [x8]
  f0:	ldp	q2, q3, [x9, #64]
  f4:	mov	w9, #0x2964                	// #10596
  f8:	movk	w9, #0xa2e, lsl #16
  fc:	stur	w9, [x8, #127]
 100:	stp	q0, q1, [x8, #96]
 104:	stp	q2, q3, [x8, #64]
 108:	ldr	x8, [x0, #24]
 10c:	add	x8, x8, #0x83
 110:	str	x8, [x0, #24]
 114:	bl	0 <abort>
 118:	adrp	x9, 0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
 11c:	add	x9, x9, #0x0
 120:	ldur	x10, [x9, #31]
 124:	ldp	q1, q0, [x9]
 128:	stur	x10, [x8, #31]
 12c:	stp	q1, q0, [x8]
 130:	ldr	x8, [x0, #24]
 134:	add	x8, x8, #0x27
 138:	str	x8, [x0, #24]
 13c:	ldrb	w8, [x19, #8]
 140:	tbnz	w8, #0, b4 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv+0xb4>
 144:	adrp	x0, 0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
 148:	adrp	x1, 0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
 14c:	adrp	x3, 0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
 150:	add	x0, x0, #0x0
 154:	add	x1, x1, #0x0
 158:	add	x3, x3, #0x0
 15c:	mov	w2, #0x281                 	// #641
 160:	bl	0 <__assert_fail>

Memory.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3lld9freeArenaEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	adrp	x8, 70 <_ZN3lld9freeArenaEv+0x70>
  14:	ldr	x8, [x8]
  18:	ldp	x19, x20, [x8]
  1c:	cmp	x19, x20
  20:	b.eq	3c <_ZN3lld9freeArenaEv+0x3c>  // b.none
  24:	ldr	x0, [x19], #8
  28:	ldr	x8, [x0]
  2c:	ldr	x8, [x8, #16]
  30:	blr	x8
  34:	cmp	x20, x19
  38:	b.ne	24 <_ZN3lld9freeArenaEv+0x24>  // b.any
  3c:	adrp	x19, 0 <_ZN3lld9freeArenaEv>
  40:	ldr	x19, [x19]
  44:	ldr	w8, [x19, #72]
  48:	cbz	w8, 64 <_ZN3lld9freeArenaEv+0x64>
  4c:	ldr	x20, [x19, #64]
  50:	lsl	x21, x8, #4
  54:	ldr	x0, [x20], #16
  58:	bl	0 <free>
  5c:	subs	x21, x21, #0x10
  60:	b.ne	54 <_ZN3lld9freeArenaEv+0x54>  // b.any
  64:	ldr	w9, [x19, #24]
  68:	str	wzr, [x19, #72]
  6c:	cbz	w9, 94 <_ZN3lld9freeArenaEv+0x94>
  70:	ldr	x8, [x19, #16]
  74:	str	xzr, [x19, #80]
  78:	cmp	w9, #0x1
  7c:	ldr	x10, [x8]
  80:	add	x11, x10, #0x1, lsl #12
  84:	stp	x10, x11, [x19]
  88:	b.ne	a4 <_ZN3lld9freeArenaEv+0xa4>  // b.any
  8c:	mov	w9, #0x1                   	// #1
  90:	b	c8 <_ZN3lld9freeArenaEv+0xc8>
  94:	ldp	x20, x19, [sp, #32]
  98:	ldr	x21, [sp, #16]
  9c:	ldp	x29, x30, [sp], #48
  a0:	ret
  a4:	add	x20, x8, #0x8
  a8:	lsl	x8, x9, #3
  ac:	sub	x21, x8, #0x8
  b0:	ldr	x0, [x20], #8
  b4:	bl	0 <free>
  b8:	subs	x21, x21, #0x8
  bc:	b.ne	b0 <_ZN3lld9freeArenaEv+0xb0>  // b.any
  c0:	ldr	x8, [x19, #16]
  c4:	ldr	w9, [x19, #24]
  c8:	add	x0, x19, #0x10
  cc:	ldp	x20, x19, [sp, #32]
  d0:	ldr	x21, [sp, #16]
  d4:	add	x1, x8, #0x8
  d8:	add	x2, x8, x9, lsl #3
  dc:	ldp	x29, x30, [sp], #48
  e0:	b	0 <_ZN3lld9freeArenaEv>

Disassembly of section .text._ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EED2Ev:

0000000000000000 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EED2Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x21, x0
  14:	ldr	x20, [x21, #16]!
  18:	mov	x19, x0
  1c:	ldr	w8, [x21, #8]
  20:	cbz	w8, 38 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EED2Ev+0x38>
  24:	lsl	x22, x8, #3
  28:	ldr	x0, [x20], #8
  2c:	bl	0 <free>
  30:	subs	x22, x22, #0x8
  34:	b.ne	28 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EED2Ev+0x28>  // b.any
  38:	ldr	w8, [x19, #72]
  3c:	ldr	x20, [x19, #64]
  40:	cbz	w8, 5c <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EED2Ev+0x5c>
  44:	lsl	x22, x8, #4
  48:	ldr	x0, [x20], #16
  4c:	bl	0 <free>
  50:	subs	x22, x22, #0x10
  54:	b.ne	48 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EED2Ev+0x48>  // b.any
  58:	ldr	x20, [x19, #64]
  5c:	add	x8, x19, #0x50
  60:	cmp	x20, x8
  64:	b.eq	70 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EED2Ev+0x70>  // b.none
  68:	mov	x0, x20
  6c:	bl	0 <free>
  70:	ldr	x0, [x21], #16
  74:	cmp	x0, x21
  78:	b.eq	8c <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EED2Ev+0x8c>  // b.none
  7c:	ldp	x20, x19, [sp, #32]
  80:	ldp	x22, x21, [sp, #16]
  84:	ldp	x29, x30, [sp], #48
  88:	b	0 <free>
  8c:	ldp	x20, x19, [sp, #32]
  90:	ldp	x22, x21, [sp, #16]
  94:	ldp	x29, x30, [sp], #48
  98:	ret

Disassembly of section .text._ZNSt6vectorIPN3lld17SpecificAllocBaseESaIS2_EED2Ev:

0000000000000000 <_ZNSt6vectorIPN3lld17SpecificAllocBaseESaIS2_EED2Ev>:
   0:	ldr	x0, [x0]
   4:	cbz	x0, c <_ZNSt6vectorIPN3lld17SpecificAllocBaseESaIS2_EED2Ev+0xc>
   8:	b	0 <_ZdlPv>
   c:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_:

0000000000000000 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldr	x9, [x0]
  14:	cmp	x9, x1
  18:	b.hi	88 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_+0x88>  // b.pmore
  1c:	mov	x20, x1
  20:	cmp	x1, x2
  24:	b.hi	a8 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_+0xa8>  // b.pmore
  28:	ldr	w8, [x0, #8]
  2c:	mov	x19, x0
  30:	add	x8, x9, x8, lsl #3
  34:	subs	x8, x8, x2
  38:	b.cc	c8 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_+0xc8>  // b.lo, b.ul, b.last
  3c:	asr	x21, x8, #3
  40:	b.eq	58 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_+0x58>  // b.none
  44:	mov	x0, x20
  48:	mov	x1, x2
  4c:	mov	x2, x8
  50:	bl	0 <memmove>
  54:	ldr	x9, [x19]
  58:	ldr	w10, [x19, #12]
  5c:	add	x8, x20, x21, lsl #3
  60:	sub	x8, x8, x9
  64:	cmp	x10, x8, asr #3
  68:	b.cc	e8 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_+0xe8>  // b.lo, b.ul, b.last
  6c:	lsr	x8, x8, #3
  70:	str	w8, [x19, #8]
  74:	mov	x0, x20
  78:	ldp	x20, x19, [sp, #32]
  7c:	ldr	x21, [sp, #16]
  80:	ldp	x29, x30, [sp], #48
  84:	ret
  88:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_>
  8c:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_>
  90:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_>
  94:	add	x0, x0, #0x0
  98:	add	x1, x1, #0x0
  9c:	add	x3, x3, #0x0
  a0:	mov	w2, #0x1c6                 	// #454
  a4:	bl	0 <__assert_fail>
  a8:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_>
  ac:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_>
  b0:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_>
  b4:	add	x0, x0, #0x0
  b8:	add	x1, x1, #0x0
  bc:	add	x3, x3, #0x0
  c0:	mov	w2, #0x1c7                 	// #455
  c4:	bl	0 <__assert_fail>
  c8:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_>
  cc:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_>
  d0:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_>
  d4:	add	x0, x0, #0x0
  d8:	add	x1, x1, #0x0
  dc:	add	x3, x3, #0x0
  e0:	mov	w2, #0x1c8                 	// #456
  e4:	bl	0 <__assert_fail>
  e8:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_>
  ec:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_>
  f0:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_>
  f4:	add	x0, x0, #0x0
  f8:	add	x1, x1, #0x0
  fc:	add	x3, x3, #0x0
 100:	mov	w2, #0x43                  	// #67
 104:	bl	0 <__assert_fail>

Disassembly of section .text.startup:

0000000000000000 <_GLOBAL__sub_I_Memory.cpp>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x19, 0 <_GLOBAL__sub_I_Memory.cpp>
  10:	ldr	x19, [x19]
  14:	adrp	x8, 0 <_GLOBAL__sub_I_Memory.cpp>
  18:	ldr	d0, [x8]
  1c:	adrp	x20, 0 <__dso_handle>
  20:	add	x8, x19, #0x20
  24:	mov	x10, x19
  28:	adrp	x0, 0 <_GLOBAL__sub_I_Memory.cpp>
  2c:	add	x20, x20, #0x0
  30:	mov	w9, #0x1                   	// #1
  34:	stp	xzr, xzr, [x19]
  38:	str	x8, [x19, #16]
  3c:	str	d0, [x19, #24]
  40:	str	xzr, [x10, #80]!
  44:	add	x0, x0, #0x0
  48:	mov	x1, x19
  4c:	mov	x2, x20
  50:	stp	x10, xzr, [x19, #64]
  54:	str	x9, [x19, #88]
  58:	bl	0 <__cxa_atexit>
  5c:	adrp	x8, 68 <_GLOBAL__sub_I_Memory.cpp+0x68>
  60:	adrp	x1, 70 <_GLOBAL__sub_I_Memory.cpp+0x70>
  64:	ldr	x8, [x8]
  68:	ldr	x1, [x1]
  6c:	mov	x2, x20
  70:	adrp	x0, 0 <_GLOBAL__sub_I_Memory.cpp>
  74:	str	x19, [x8]
  78:	stp	xzr, xzr, [x1, #8]
  7c:	str	xzr, [x1]
  80:	ldp	x20, x19, [sp, #16]
  84:	add	x0, x0, #0x0
  88:	ldp	x29, x30, [sp], #32
  8c:	b	0 <__cxa_atexit>

Reproduce.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>:
   0:	sub	sp, sp, #0x1d0
   4:	str	d8, [sp, #400]
   8:	stp	x29, x30, [sp, #408]
   c:	str	x28, [sp, #424]
  10:	stp	x22, x21, [sp, #432]
  14:	stp	x20, x19, [sp, #448]
  18:	add	x29, sp, #0x190
  1c:	adrp	x9, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
  20:	ldr	d8, [x9]
  24:	mov	x20, x1
  28:	mov	x19, x8
  2c:	sub	x8, x29, #0x90
  30:	mov	x21, x0
  34:	add	x1, x8, #0x10
  38:	cmp	x20, #0x81
  3c:	stur	x1, [x29, #-144]
  40:	stur	d8, [x29, #-136]
  44:	b.cc	58 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x58>  // b.lo, b.ul, b.last
  48:	sub	x0, x29, #0x90
  4c:	mov	w3, #0x1                   	// #1
  50:	mov	x2, x20
  54:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  58:	cbz	x20, 74 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x74>
  5c:	ldur	x8, [x29, #-144]
  60:	ldur	w9, [x29, #-136]
  64:	mov	x1, x21
  68:	mov	x2, x20
  6c:	add	x0, x8, x9
  70:	bl	0 <memcpy>
  74:	ldp	w8, w9, [x29, #-136]
  78:	add	x8, x20, x8
  7c:	cmp	x8, x9
  80:	b.hi	2b8 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x2b8>  // b.pmore
  84:	sub	x0, x29, #0x90
  88:	stur	w8, [x29, #-136]
  8c:	bl	0 <_ZN4llvm3sys2fs13make_absoluteERNS_15SmallVectorImplIcEE>
  90:	cbz	w0, e0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0xe0>
  94:	add	x0, x19, #0x10
  98:	str	x0, [x19]
  9c:	cbz	x21, 184 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x184>
  a0:	cmp	x20, #0x10
  a4:	str	x20, [sp, #112]
  a8:	b.cc	c8 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0xc8>  // b.lo, b.ul, b.last
  ac:	add	x1, sp, #0x70
  b0:	mov	x0, x19
  b4:	mov	x2, xzr
  b8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  bc:	ldr	x8, [sp, #112]
  c0:	str	x0, [x19]
  c4:	str	x8, [x19, #16]
  c8:	cbz	x20, 19c <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x19c>
  cc:	cmp	x20, #0x1
  d0:	b.ne	190 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x190>  // b.any
  d4:	ldrb	w8, [x21]
  d8:	strb	w8, [x0]
  dc:	b	19c <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x19c>
  e0:	sub	x0, x29, #0x90
  e4:	mov	w1, #0x1                   	// #1
  e8:	mov	w2, #0x2                   	// #2
  ec:	bl	0 <_ZN4llvm3sys4path11remove_dotsERNS_15SmallVectorImplIcEEbNS1_5StyleE>
  f0:	ldur	x0, [x29, #-144]
  f4:	ldur	w1, [x29, #-136]
  f8:	add	x8, sp, #0x70
  fc:	add	x20, x8, #0x10
 100:	mov	w2, #0x2                   	// #2
 104:	str	x20, [sp, #112]
 108:	str	d8, [sp, #120]
 10c:	bl	0 <_ZN4llvm3sys4path9root_nameENS_9StringRefENS1_5StyleE>
 110:	cbz	x1, 1c8 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x1c8>
 114:	add	x8, x0, x1
 118:	ldurb	w8, [x8, #-1]
 11c:	mov	x21, x0
 120:	cmp	w8, #0x3a
 124:	b.ne	1b0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x1b0>  // b.any
 128:	ldr	w8, [sp, #124]
 12c:	sub	x22, x1, #0x1
 130:	str	wzr, [sp, #120]
 134:	cmp	x22, x8
 138:	b.ls	150 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x150>  // b.plast
 13c:	add	x0, sp, #0x70
 140:	mov	w3, #0x1                   	// #1
 144:	mov	x1, x20
 148:	mov	x2, x22
 14c:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
 150:	cbz	x22, 16c <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x16c>
 154:	ldr	x8, [sp, #112]
 158:	ldr	w9, [sp, #120]
 15c:	mov	x1, x21
 160:	add	x0, x8, x9
 164:	mov	x2, x22
 168:	bl	0 <memcpy>
 16c:	ldp	w8, w9, [sp, #120]
 170:	add	x8, x22, x8
 174:	cmp	x8, x9
 178:	b.hi	2b8 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x2b8>  // b.pmore
 17c:	str	w8, [sp, #120]
 180:	b	1c8 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x1c8>
 184:	str	xzr, [x19, #8]
 188:	strb	wzr, [x19, #16]
 18c:	b	244 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x244>
 190:	mov	x1, x21
 194:	mov	x2, x20
 198:	bl	0 <memcpy>
 19c:	ldr	x8, [sp, #112]
 1a0:	ldr	x9, [x19]
 1a4:	str	x8, [x19, #8]
 1a8:	strb	wzr, [x9, x8]
 1ac:	b	244 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x244>
 1b0:	subs	x22, x1, #0x2
 1b4:	b.cc	1c8 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x1c8>  // b.lo, b.ul, b.last
 1b8:	ldrh	w8, [x21]
 1bc:	mov	w9, #0x2f2f                	// #12079
 1c0:	cmp	w8, w9
 1c4:	b.eq	278 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x278>  // b.none
 1c8:	ldur	x0, [x29, #-144]
 1cc:	ldur	w1, [x29, #-136]
 1d0:	mov	w2, #0x2                   	// #2
 1d4:	bl	0 <_ZN4llvm3sys4path13relative_pathENS_9StringRefENS1_5StyleE>
 1d8:	mov	w8, #0x105                 	// #261
 1dc:	stp	x0, x1, [sp, #72]
 1e0:	add	x9, sp, #0x48
 1e4:	strh	w8, [sp, #104]
 1e8:	mov	w8, #0x101                 	// #257
 1ec:	add	x0, sp, #0x70
 1f0:	add	x1, sp, #0x58
 1f4:	add	x2, sp, #0x30
 1f8:	add	x3, sp, #0x18
 1fc:	mov	x4, sp
 200:	stp	xzr, xzr, [sp, #48]
 204:	stp	xzr, xzr, [sp, #24]
 208:	stp	xzr, xzr, [sp]
 20c:	stp	x9, xzr, [sp, #88]
 210:	strh	w8, [sp, #64]
 214:	strh	w8, [sp, #40]
 218:	strh	w8, [sp, #16]
 21c:	bl	0 <_ZN4llvm3sys4path6appendERNS_15SmallVectorImplIcEERKNS_5TwineES7_S7_S7_>
 220:	ldr	x0, [sp, #112]
 224:	ldr	w1, [sp, #120]
 228:	mov	w2, #0x2                   	// #2
 22c:	mov	x8, x19
 230:	bl	0 <_ZN4llvm3sys4path16convert_to_slashB5cxx11ENS_9StringRefENS1_5StyleE>
 234:	ldr	x0, [sp, #112]
 238:	cmp	x0, x20
 23c:	b.eq	244 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x244>  // b.none
 240:	bl	0 <free>
 244:	ldur	x0, [x29, #-144]
 248:	sub	x8, x29, #0x90
 24c:	add	x8, x8, #0x10
 250:	cmp	x0, x8
 254:	b.eq	25c <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x25c>  // b.none
 258:	bl	0 <free>
 25c:	ldp	x20, x19, [sp, #448]
 260:	ldp	x22, x21, [sp, #432]
 264:	ldr	x28, [sp, #424]
 268:	ldp	x29, x30, [sp, #408]
 26c:	ldr	d8, [sp, #400]
 270:	add	sp, sp, #0x1d0
 274:	ret
 278:	ldr	w8, [sp, #124]
 27c:	str	wzr, [sp, #120]
 280:	cmp	x22, x8
 284:	b.ls	2a0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x2a0>  // b.plast
 288:	add	x0, sp, #0x70
 28c:	mov	w3, #0x1                   	// #1
 290:	mov	x1, x20
 294:	mov	x2, x22
 298:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
 29c:	b	2a8 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x2a8>
 2a0:	cmp	x1, #0x3
 2a4:	b.cc	16c <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x16c>  // b.lo, b.ul, b.last
 2a8:	ldr	x8, [sp, #112]
 2ac:	ldr	w9, [sp, #120]
 2b0:	add	x1, x21, #0x2
 2b4:	b	160 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x160>
 2b8:	adrp	x0, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 2bc:	adrp	x1, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 2c0:	adrp	x3, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 2c4:	add	x0, x0, #0x0
 2c8:	add	x1, x1, #0x0
 2cc:	add	x3, x3, #0x0
 2d0:	mov	w2, #0x43                  	// #67
 2d4:	bl	0 <__assert_fail>

00000000000002d8 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE>:
 2d8:	sub	sp, sp, #0x70
 2dc:	stp	x29, x30, [sp, #64]
 2e0:	str	x21, [sp, #80]
 2e4:	stp	x20, x19, [sp, #96]
 2e8:	add	x29, sp, #0x40
 2ec:	mov	x20, x1
 2f0:	mov	x21, x0
 2f4:	mov	x19, x8
 2f8:	stp	x0, x1, [x29, #-16]
 2fc:	cbz	x1, 358 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0x80>
 300:	mov	w1, #0x20                  	// #32
 304:	mov	x0, x21
 308:	mov	x2, x20
 30c:	bl	0 <memchr>
 310:	cbz	x0, 358 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0x80>
 314:	sub	x8, x0, x21
 318:	cmn	x8, #0x1
 31c:	b.eq	358 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0x80>  // b.none
 320:	mov	w8, #0x503                 	// #1283
 324:	adrp	x9, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 328:	add	x9, x9, #0x0
 32c:	sub	x10, x29, #0x10
 330:	mov	x11, sp
 334:	mov	w12, #0x302                 	// #770
 338:	strh	w8, [sp, #16]
 33c:	add	x0, sp, #0x18
 340:	mov	x8, x19
 344:	stp	x9, x10, [sp]
 348:	stp	x11, x9, [sp, #24]
 34c:	strh	w12, [sp, #40]
 350:	bl	0 <_ZNK4llvm5Twine3strB5cxx11Ev>
 354:	b	3cc <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0xf4>
 358:	add	x0, x19, #0x10
 35c:	str	x0, [x19]
 360:	cbz	x21, 3a4 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0xcc>
 364:	cmp	x20, #0x10
 368:	str	x20, [sp, #24]
 36c:	b.cc	38c <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0xb4>  // b.lo, b.ul, b.last
 370:	add	x1, sp, #0x18
 374:	mov	x0, x19
 378:	mov	x2, xzr
 37c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 380:	ldr	x8, [sp, #24]
 384:	str	x0, [x19]
 388:	str	x8, [x19, #16]
 38c:	cbz	x20, 3bc <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0xe4>
 390:	cmp	x20, #0x1
 394:	b.ne	3b0 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0xd8>  // b.any
 398:	ldrb	w8, [x21]
 39c:	strb	w8, [x0]
 3a0:	b	3bc <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0xe4>
 3a4:	str	xzr, [x19, #8]
 3a8:	strb	wzr, [x19, #16]
 3ac:	b	3cc <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0xf4>
 3b0:	mov	x1, x21
 3b4:	mov	x2, x20
 3b8:	bl	0 <memcpy>
 3bc:	ldr	x8, [sp, #24]
 3c0:	ldr	x9, [x19]
 3c4:	str	x8, [x19, #8]
 3c8:	strb	wzr, [x9, x8]
 3cc:	ldp	x20, x19, [sp, #96]
 3d0:	ldr	x21, [sp, #80]
 3d4:	ldp	x29, x30, [sp, #64]
 3d8:	add	sp, sp, #0x70
 3dc:	ret

00000000000003e0 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE>:
 3e0:	sub	sp, sp, #0xa0
 3e4:	stp	x29, x30, [sp, #96]
 3e8:	str	x23, [sp, #112]
 3ec:	stp	x22, x21, [sp, #128]
 3f0:	stp	x20, x19, [sp, #144]
 3f4:	add	x29, sp, #0x60
 3f8:	ldp	x21, x22, [x0, #24]
 3fc:	mov	x19, x8
 400:	sub	x8, x29, #0x20
 404:	mov	x20, x0
 408:	add	x23, x8, #0x10
 40c:	stur	x23, [x29, #-32]
 410:	cbz	x21, 458 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x78>
 414:	cmp	x22, #0x10
 418:	mov	x0, x23
 41c:	str	x22, [sp, #32]
 420:	b.cc	440 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x60>  // b.lo, b.ul, b.last
 424:	sub	x0, x29, #0x20
 428:	add	x1, sp, #0x20
 42c:	mov	x2, xzr
 430:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 434:	ldr	x8, [sp, #32]
 438:	stur	x0, [x29, #-32]
 43c:	stur	x8, [x29, #-16]
 440:	cbz	x22, 498 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0xb8>
 444:	cmp	x22, #0x1
 448:	b.ne	48c <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0xac>  // b.any
 44c:	ldrb	w8, [x21]
 450:	strb	w8, [x0]
 454:	b	498 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0xb8>
 458:	stur	xzr, [x29, #-24]
 45c:	sturb	wzr, [x29, #-16]
 460:	ldr	w8, [x20, #56]
 464:	cbnz	w8, 4b0 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0xd0>
 468:	ldur	x8, [x29, #-32]
 46c:	add	x9, x19, #0x10
 470:	str	x9, [x19]
 474:	cmp	x8, x23
 478:	b.eq	5c8 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x1e8>  // b.none
 47c:	ldur	x9, [x29, #-16]
 480:	str	x8, [x19]
 484:	str	x9, [x19, #16]
 488:	b	5d0 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x1f0>
 48c:	mov	x1, x21
 490:	mov	x2, x22
 494:	bl	0 <memcpy>
 498:	ldr	x8, [sp, #32]
 49c:	ldur	x9, [x29, #-32]
 4a0:	stur	x8, [x29, #-24]
 4a4:	strb	wzr, [x9, x8]
 4a8:	ldr	w8, [x20, #56]
 4ac:	cbz	w8, 468 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x88>
 4b0:	ldr	x8, [x20, #48]
 4b4:	ldr	x21, [x8]
 4b8:	cbz	x21, 4cc <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0xec>
 4bc:	mov	x0, x21
 4c0:	bl	0 <strlen>
 4c4:	mov	x1, x0
 4c8:	b	4d0 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0xf0>
 4cc:	mov	x1, xzr
 4d0:	add	x8, sp, #0x20
 4d4:	mov	x0, x21
 4d8:	bl	2d8 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE>
 4dc:	ldr	x8, [x20]
 4e0:	ldrh	w9, [x8, #38]
 4e4:	tbnz	w9, #2, 558 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x178>
 4e8:	tbnz	w9, #3, 510 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x130>
 4ec:	cbz	x8, 704 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x324>
 4f0:	ldrb	w8, [x8, #36]
 4f4:	cmp	w8, #0xc
 4f8:	b.hi	724 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x344>  // b.pmore
 4fc:	mov	w9, #0x1                   	// #1
 500:	lsl	w8, w9, w8
 504:	mov	w9, #0xfef                 	// #4079
 508:	tst	w8, w9
 50c:	b.eq	558 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x178>  // b.none
 510:	ldp	x20, x21, [x29, #-32]
 514:	mov	x8, sp
 518:	add	x22, x8, #0x10
 51c:	str	x22, [sp]
 520:	cbnz	x20, 528 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x148>
 524:	cbnz	x21, 6ec <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x30c>
 528:	cmp	x21, #0x10
 52c:	str	x21, [x29, #24]
 530:	b.cc	5ac <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x1cc>  // b.lo, b.ul, b.last
 534:	mov	x0, sp
 538:	add	x1, x29, #0x18
 53c:	mov	x2, xzr
 540:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 544:	ldr	x8, [x29, #24]
 548:	str	x0, [sp]
 54c:	str	x8, [sp, #16]
 550:	cbnz	x21, 5b4 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x1d4>
 554:	b	61c <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x23c>
 558:	ldp	x20, x21, [x29, #-32]
 55c:	add	x0, x19, #0x10
 560:	str	x0, [x19]
 564:	cbnz	x20, 56c <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x18c>
 568:	cbnz	x21, 6ec <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x30c>
 56c:	cmp	x21, #0x10
 570:	str	x21, [sp]
 574:	b.cc	594 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x1b4>  // b.lo, b.ul, b.last
 578:	mov	x1, sp
 57c:	mov	x0, x19
 580:	mov	x2, xzr
 584:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 588:	ldr	x8, [sp]
 58c:	str	x0, [x19]
 590:	str	x8, [x19, #16]
 594:	cbz	x21, 5f0 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x210>
 598:	cmp	x21, #0x1
 59c:	b.ne	5e4 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x204>  // b.any
 5a0:	ldrb	w8, [x20]
 5a4:	strb	w8, [x0]
 5a8:	b	5f0 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x210>
 5ac:	mov	x0, x22
 5b0:	cbz	x21, 61c <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x23c>
 5b4:	cmp	x21, #0x1
 5b8:	b.ne	610 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x230>  // b.any
 5bc:	ldrb	w8, [x20]
 5c0:	strb	w8, [x0]
 5c4:	b	61c <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x23c>
 5c8:	ldr	q0, [x23]
 5cc:	str	q0, [x9]
 5d0:	ldur	x8, [x29, #-24]
 5d4:	stp	x23, xzr, [x29, #-32]
 5d8:	sturb	wzr, [x29, #-16]
 5dc:	str	x8, [x19, #8]
 5e0:	b	6d4 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x2f4>
 5e4:	mov	x1, x20
 5e8:	mov	x2, x21
 5ec:	bl	0 <memcpy>
 5f0:	ldr	x8, [sp]
 5f4:	ldr	x9, [x19]
 5f8:	mov	x0, x19
 5fc:	str	x8, [x19, #8]
 600:	strb	wzr, [x9, x8]
 604:	ldp	x1, x2, [sp, #32]
 608:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
 60c:	b	6ac <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x2cc>
 610:	mov	x1, x20
 614:	mov	x2, x21
 618:	bl	0 <memcpy>
 61c:	ldr	x8, [x29, #24]
 620:	ldr	x9, [sp]
 624:	str	x8, [sp, #8]
 628:	strb	wzr, [x9, x8]
 62c:	ldr	x8, [sp, #8]
 630:	mov	x9, #0x3fffffffffffffff    	// #4611686018427387903
 634:	cmp	x8, x9
 638:	b.eq	6f8 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x318>  // b.none
 63c:	adrp	x1, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 640:	add	x1, x1, #0x0
 644:	mov	x0, sp
 648:	mov	w2, #0x1                   	// #1
 64c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
 650:	ldp	x1, x2, [sp, #32]
 654:	mov	x0, sp
 658:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
 65c:	add	x9, x19, #0x10
 660:	str	x9, [x19]
 664:	mov	x8, x0
 668:	ldr	x10, [x8], #16
 66c:	cmp	x10, x8
 670:	b.eq	684 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x2a4>  // b.none
 674:	str	x10, [x19]
 678:	ldr	x9, [x0, #16]
 67c:	str	x9, [x19, #16]
 680:	b	68c <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x2ac>
 684:	ldr	q0, [x10]
 688:	str	q0, [x9]
 68c:	ldr	x9, [x0, #8]
 690:	str	x9, [x19, #8]
 694:	stp	x8, xzr, [x0]
 698:	strb	wzr, [x0, #16]
 69c:	ldr	x0, [sp]
 6a0:	cmp	x0, x22
 6a4:	b.eq	6ac <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x2cc>  // b.none
 6a8:	bl	0 <_ZdlPv>
 6ac:	ldr	x0, [sp, #32]
 6b0:	add	x8, sp, #0x20
 6b4:	add	x8, x8, #0x10
 6b8:	cmp	x0, x8
 6bc:	b.eq	6c4 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x2e4>  // b.none
 6c0:	bl	0 <_ZdlPv>
 6c4:	ldur	x0, [x29, #-32]
 6c8:	cmp	x0, x23
 6cc:	b.eq	6d4 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x2f4>  // b.none
 6d0:	bl	0 <_ZdlPv>
 6d4:	ldp	x20, x19, [sp, #144]
 6d8:	ldp	x22, x21, [sp, #128]
 6dc:	ldr	x23, [sp, #112]
 6e0:	ldp	x29, x30, [sp, #96]
 6e4:	add	sp, sp, #0xa0
 6e8:	ret
 6ec:	adrp	x0, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 6f0:	add	x0, x0, #0x0
 6f4:	bl	0 <_ZSt19__throw_logic_errorPKc>
 6f8:	adrp	x0, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 6fc:	add	x0, x0, #0x0
 700:	bl	0 <_ZSt20__throw_length_errorPKc>
 704:	adrp	x0, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 708:	adrp	x1, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 70c:	adrp	x3, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 710:	add	x0, x0, #0x0
 714:	add	x1, x1, #0x0
 718:	add	x3, x3, #0x0
 71c:	mov	w2, #0x5d                  	// #93
 720:	bl	0 <__assert_fail>
 724:	adrp	x0, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 728:	adrp	x1, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 72c:	add	x0, x0, #0x0
 730:	add	x1, x1, #0x0
 734:	mov	w2, #0xa6                  	// #166
 738:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>

Strings.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x22, x21, [sp, #64]
   c:	stp	x20, x19, [sp, #80]
  10:	add	x29, sp, #0x30
  14:	mov	x20, x1
  18:	mov	x21, x0
  1c:	cmp	x1, #0x2
  20:	mov	x19, x8
  24:	b.cc	38 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0x38>  // b.lo, b.ul, b.last
  28:	ldrh	w8, [x21]
  2c:	mov	w9, #0x5a5f                	// #23135
  30:	cmp	w8, w9
  34:	b.eq	90 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0x90>  // b.none
  38:	add	x0, x19, #0x10
  3c:	str	x0, [x19]
  40:	cbz	x21, 84 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0x84>
  44:	cmp	x20, #0x10
  48:	str	x20, [sp, #8]
  4c:	b.cc	6c <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0x6c>  // b.lo, b.ul, b.last
  50:	add	x1, sp, #0x8
  54:	mov	x0, x19
  58:	mov	x2, xzr
  5c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  60:	ldr	x8, [sp, #8]
  64:	str	x0, [x19]
  68:	str	x8, [x19, #16]
  6c:	cbz	x20, d8 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0xd8>
  70:	cmp	x20, #0x1
  74:	b.ne	cc <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0xcc>  // b.any
  78:	ldrb	w8, [x21]
  7c:	strb	w8, [x0]
  80:	b	d8 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0xd8>
  84:	str	xzr, [x19, #8]
  88:	strb	wzr, [x19, #16]
  8c:	b	e8 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0xe8>
  90:	add	x8, sp, #0x8
  94:	add	x22, x8, #0x10
  98:	str	x22, [sp, #8]
  9c:	cbz	x21, fc <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0xfc>
  a0:	cmp	x20, #0x10
  a4:	stur	x20, [x29, #-8]
  a8:	b.cc	108 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0x108>  // b.lo, b.ul, b.last
  ac:	add	x0, sp, #0x8
  b0:	sub	x1, x29, #0x8
  b4:	mov	x2, xzr
  b8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  bc:	ldur	x8, [x29, #-8]
  c0:	str	x0, [sp, #8]
  c4:	str	x8, [sp, #24]
  c8:	b	10c <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0x10c>
  cc:	mov	x1, x21
  d0:	mov	x2, x20
  d4:	bl	0 <memcpy>
  d8:	ldr	x8, [sp, #8]
  dc:	ldr	x9, [x19]
  e0:	str	x8, [x19, #8]
  e4:	strb	wzr, [x9, x8]
  e8:	ldp	x20, x19, [sp, #80]
  ec:	ldp	x22, x21, [sp, #64]
  f0:	ldp	x29, x30, [sp, #48]
  f4:	add	sp, sp, #0x60
  f8:	ret
  fc:	str	xzr, [sp, #16]
 100:	strb	wzr, [sp, #24]
 104:	b	128 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0x128>
 108:	mov	x0, x22
 10c:	mov	x1, x21
 110:	mov	x2, x20
 114:	bl	0 <memcpy>
 118:	ldur	x8, [x29, #-8]
 11c:	ldr	x9, [sp, #8]
 120:	str	x8, [sp, #16]
 124:	strb	wzr, [x9, x8]
 128:	add	x0, sp, #0x8
 12c:	mov	x8, x19
 130:	bl	0 <_ZN4llvm8demangleERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
 134:	ldr	x0, [sp, #8]
 138:	cmp	x0, x22
 13c:	b.eq	e8 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0xe8>  // b.none
 140:	bl	0 <_ZdlPv>
 144:	b	e8 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0xe8>

0000000000000148 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE>:
 148:	sub	sp, sp, #0x110
 14c:	stp	x29, x30, [sp, #176]
 150:	stp	x28, x27, [sp, #192]
 154:	stp	x26, x25, [sp, #208]
 158:	stp	x24, x23, [sp, #224]
 15c:	stp	x22, x21, [sp, #240]
 160:	stp	x20, x19, [sp, #256]
 164:	add	x29, sp, #0xb0
 168:	stp	xzr, xzr, [x0]
 16c:	str	xzr, [x0, #16]
 170:	cbz	x2, 2e4 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x19c>
 174:	add	x23, sp, #0x10
 178:	add	x8, sp, #0x48
 17c:	mov	x19, x1
 180:	mov	x20, x0
 184:	add	x22, x1, x2, lsl #4
 188:	add	x24, x23, #0x10
 18c:	add	x25, x8, #0x18
 190:	mov	w26, #0x104                 	// #260
 194:	b	1a8 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x60>
 198:	str	xzr, [sp, #72]
 19c:	add	x19, x19, #0x10
 1a0:	cmp	x19, x22
 1a4:	b.eq	2e4 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x19c>  // b.none
 1a8:	ldp	x0, x1, [x19]
 1ac:	add	x8, sp, #0x48
 1b0:	bl	0 <_ZN4llvm11GlobPattern6createENS_9StringRefE>
 1b4:	ldrb	w10, [sp, #168]
 1b8:	ubfiz	w9, w10, #1, #1
 1bc:	and	w8, w10, #0xfffffffd
 1c0:	orr	w11, w9, w8
 1c4:	strb	w11, [sp, #168]
 1c8:	tbnz	w10, #0, 224 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0xdc>
 1cc:	cbnz	w9, 2dc <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x194>
 1d0:	ldp	x21, x8, [x20, #8]
 1d4:	cmp	x21, x8
 1d8:	b.eq	2c4 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x17c>  // b.none
 1dc:	add	x1, sp, #0x48
 1e0:	mov	x0, x21
 1e4:	bl	0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 1e8:	ldr	q0, [x25]
 1ec:	stur	q0, [x21, #24]
 1f0:	ldr	x8, [x25, #64]
 1f4:	ldp	q1, q0, [x25, #32]
 1f8:	ldr	q2, [x25, #16]
 1fc:	str	x8, [x21, #88]
 200:	stur	q0, [x21, #72]
 204:	stur	q1, [x21, #56]
 208:	stur	q2, [x21, #40]
 20c:	ldr	x8, [x20, #8]
 210:	add	x8, x8, #0x60
 214:	str	x8, [x20, #8]
 218:	ldrb	w8, [sp, #168]
 21c:	tbz	w8, #1, 278 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x130>
 220:	b	2dc <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x194>
 224:	ldr	x9, [sp, #72]
 228:	strb	w8, [sp, #168]
 22c:	add	x0, sp, #0x8
 230:	str	xzr, [sp, #72]
 234:	orr	x8, x9, #0x1
 238:	str	x8, [sp, #8]
 23c:	add	x8, sp, #0x10
 240:	bl	0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 244:	strh	w26, [sp, #64]
 248:	stp	x23, xzr, [sp, #48]
 24c:	bl	0 <_ZN3lld12errorHandlerEv>
 250:	add	x1, sp, #0x30
 254:	bl	0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
 258:	ldr	x0, [sp, #16]
 25c:	cmp	x0, x24
 260:	b.eq	268 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x120>  // b.none
 264:	bl	0 <_ZdlPv>
 268:	ldr	x8, [sp, #8]
 26c:	cbnz	x8, 304 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x1bc>
 270:	ldrb	w8, [sp, #168]
 274:	tbnz	w8, #1, 2dc <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x194>
 278:	tbnz	w8, #0, 2ac <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x164>
 27c:	ldp	x21, x27, [sp, #72]
 280:	cmp	x21, x27
 284:	b.eq	29c <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x154>  // b.none
 288:	ldr	x0, [x21], #24
 28c:	bl	0 <free>
 290:	cmp	x27, x21
 294:	b.ne	288 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x140>  // b.any
 298:	ldr	x21, [sp, #72]
 29c:	cbz	x21, 19c <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x54>
 2a0:	mov	x0, x21
 2a4:	bl	0 <_ZdlPv>
 2a8:	b	19c <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x54>
 2ac:	ldr	x0, [sp, #72]
 2b0:	cbz	x0, 198 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x50>
 2b4:	ldr	x8, [x0]
 2b8:	ldr	x8, [x8, #8]
 2bc:	blr	x8
 2c0:	b	198 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x50>
 2c4:	add	x2, sp, #0x48
 2c8:	mov	x0, x20
 2cc:	mov	x1, x21
 2d0:	bl	0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 2d4:	ldrb	w8, [sp, #168]
 2d8:	tbz	w8, #1, 278 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x130>
 2dc:	add	x0, sp, #0x48
 2e0:	bl	0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 2e4:	ldp	x20, x19, [sp, #256]
 2e8:	ldp	x22, x21, [sp, #240]
 2ec:	ldp	x24, x23, [sp, #224]
 2f0:	ldp	x26, x25, [sp, #208]
 2f4:	ldp	x28, x27, [sp, #192]
 2f8:	ldp	x29, x30, [sp, #176]
 2fc:	add	sp, sp, #0x110
 300:	ret
 304:	add	x0, sp, #0x8
 308:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>

000000000000030c <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE>:
 30c:	stp	x29, x30, [sp, #-48]!
 310:	stp	x22, x21, [sp, #16]
 314:	stp	x20, x19, [sp, #32]
 318:	mov	x29, sp
 31c:	ldp	x20, x22, [x0]
 320:	cmp	x20, x22
 324:	b.eq	350 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE+0x44>  // b.none
 328:	mov	x19, x2
 32c:	mov	x21, x1
 330:	mov	x0, x20
 334:	mov	x1, x21
 338:	mov	x2, x19
 33c:	bl	0 <_ZNK4llvm11GlobPattern5matchENS_9StringRefE>
 340:	tbnz	w0, #0, 358 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE+0x4c>
 344:	add	x20, x20, #0x60
 348:	cmp	x22, x20
 34c:	b.ne	330 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE+0x24>  // b.any
 350:	mov	w0, wzr
 354:	b	35c <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE+0x50>
 358:	mov	w0, #0x1                   	// #1
 35c:	ldp	x20, x19, [sp, #32]
 360:	ldp	x22, x21, [sp, #16]
 364:	ldp	x29, x30, [sp], #48
 368:	ret

000000000000036c <_ZN3lld8parseHexEN4llvm9StringRefE>:
 36c:	sub	sp, sp, #0x90
 370:	stp	x29, x30, [sp, #48]
 374:	stp	x28, x27, [sp, #64]
 378:	stp	x26, x25, [sp, #80]
 37c:	stp	x24, x23, [sp, #96]
 380:	stp	x22, x21, [sp, #112]
 384:	stp	x20, x19, [sp, #128]
 388:	add	x29, sp, #0x30
 38c:	cbz	x1, 4c4 <_ZN3lld8parseHexEN4llvm9StringRefE+0x158>
 390:	mov	x21, x1
 394:	mov	x22, x0
 398:	mov	x24, xzr
 39c:	mov	x28, xzr
 3a0:	mov	x20, xzr
 3a4:	mov	w27, #0x1                   	// #1
 3a8:	mov	x26, #0x7fffffffffffffff    	// #9223372036854775807
 3ac:	str	x8, [sp]
 3b0:	b	3c8 <_ZN3lld8parseHexEN4llvm9StringRefE+0x5c>
 3b4:	strb	w19, [x28]
 3b8:	add	x22, x22, x23
 3bc:	sub	x21, x21, x23
 3c0:	add	x28, x28, #0x1
 3c4:	cbz	x21, 4d4 <_ZN3lld8parseHexEN4llvm9StringRefE+0x168>
 3c8:	cmp	x21, #0x1
 3cc:	cinc	x23, x27, ne  // ne = any
 3d0:	add	x3, sp, #0x8
 3d4:	mov	w2, #0x10                  	// #16
 3d8:	mov	x0, x22
 3dc:	mov	x1, x23
 3e0:	stp	x22, x23, [x29, #-16]
 3e4:	bl	0 <_ZN4llvm20getAsUnsignedIntegerENS_9StringRefEjRy>
 3e8:	tbnz	w0, #0, 484 <_ZN3lld8parseHexEN4llvm9StringRefE+0x118>
 3ec:	ldr	x19, [sp, #8]
 3f0:	cmp	x19, #0xff
 3f4:	b.hi	484 <_ZN3lld8parseHexEN4llvm9StringRefE+0x118>  // b.pmore
 3f8:	cmp	x28, x24
 3fc:	b.ne	3b4 <_ZN3lld8parseHexEN4llvm9StringRefE+0x48>  // b.any
 400:	sub	x25, x28, x20
 404:	cmp	x25, x26
 408:	b.eq	500 <_ZN3lld8parseHexEN4llvm9StringRefE+0x194>  // b.none
 40c:	cmp	x25, #0x0
 410:	csinc	x8, x25, xzr, ne  // ne = any
 414:	adds	x8, x8, x25
 418:	cset	w9, cs  // cs = hs, nlast
 41c:	cmp	x8, #0x0
 420:	cset	w10, lt  // lt = tstop
 424:	orr	w9, w9, w10
 428:	cmp	w9, #0x0
 42c:	csel	x24, x26, x8, ne  // ne = any
 430:	cbz	x24, 444 <_ZN3lld8parseHexEN4llvm9StringRefE+0xd8>
 434:	mov	x0, x24
 438:	bl	0 <_Znwm>
 43c:	mov	x26, x0
 440:	b	448 <_ZN3lld8parseHexEN4llvm9StringRefE+0xdc>
 444:	mov	x26, xzr
 448:	add	x28, x26, x25
 44c:	cmp	x25, #0x1
 450:	strb	w19, [x28]
 454:	b.lt	468 <_ZN3lld8parseHexEN4llvm9StringRefE+0xfc>  // b.tstop
 458:	mov	x0, x26
 45c:	mov	x1, x20
 460:	mov	x2, x25
 464:	bl	0 <memmove>
 468:	cbz	x20, 474 <_ZN3lld8parseHexEN4llvm9StringRefE+0x108>
 46c:	mov	x0, x20
 470:	bl	0 <_ZdlPv>
 474:	add	x24, x26, x24
 478:	mov	x20, x26
 47c:	mov	x26, #0x7fffffffffffffff    	// #9223372036854775807
 480:	b	3b8 <_ZN3lld8parseHexEN4llvm9StringRefE+0x4c>
 484:	adrp	x9, 0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 488:	mov	w8, #0x503                 	// #1283
 48c:	add	x9, x9, #0x0
 490:	sub	x10, x29, #0x10
 494:	strh	w8, [sp, #24]
 498:	stp	x9, x10, [sp, #8]
 49c:	bl	0 <_ZN3lld12errorHandlerEv>
 4a0:	add	x1, sp, #0x8
 4a4:	bl	0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
 4a8:	ldr	x8, [sp]
 4ac:	stp	xzr, xzr, [x8]
 4b0:	str	xzr, [x8, #16]
 4b4:	cbz	x20, 4e0 <_ZN3lld8parseHexEN4llvm9StringRefE+0x174>
 4b8:	mov	x0, x20
 4bc:	bl	0 <_ZdlPv>
 4c0:	b	4e0 <_ZN3lld8parseHexEN4llvm9StringRefE+0x174>
 4c4:	mov	x20, xzr
 4c8:	mov	x28, xzr
 4cc:	mov	x24, xzr
 4d0:	b	4d8 <_ZN3lld8parseHexEN4llvm9StringRefE+0x16c>
 4d4:	ldr	x8, [sp]
 4d8:	stp	x20, x28, [x8]
 4dc:	str	x24, [x8, #16]
 4e0:	ldp	x20, x19, [sp, #128]
 4e4:	ldp	x22, x21, [sp, #112]
 4e8:	ldp	x24, x23, [sp, #96]
 4ec:	ldp	x26, x25, [sp, #80]
 4f0:	ldp	x28, x27, [sp, #64]
 4f4:	ldp	x29, x30, [sp, #48]
 4f8:	add	sp, sp, #0x90
 4fc:	ret
 500:	adrp	x0, 0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 504:	add	x0, x0, #0x0
 508:	bl	0 <_ZSt20__throw_length_errorPKc>

000000000000050c <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE>:
 50c:	cbz	x1, 530 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x24>
 510:	ldrb	w8, [x0]
 514:	cmp	w8, #0x5f
 518:	b.eq	538 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x2c>  // b.none
 51c:	and	w8, w8, #0xffffffdf
 520:	sub	w8, w8, #0x41
 524:	and	w8, w8, #0xff
 528:	cmp	w8, #0x19
 52c:	b.ls	538 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x2c>  // b.plast
 530:	mov	w0, wzr
 534:	ret
 538:	sub	x9, x1, #0x1
 53c:	cmp	x9, #0x4
 540:	add	x8, x0, x1
 544:	b.lt	61c <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x110>  // b.tstop
 548:	lsr	x9, x9, #2
 54c:	add	x10, x9, #0x1
 550:	add	x9, x0, #0x4
 554:	b	568 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x5c>
 558:	sub	x10, x10, #0x1
 55c:	cmp	x10, #0x1
 560:	add	x9, x9, #0x4
 564:	b.le	624 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x118>
 568:	ldurb	w11, [x9, #-3]
 56c:	cmp	w11, #0x5f
 570:	b.eq	594 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x88>  // b.none
 574:	sub	w12, w11, #0x30
 578:	cmp	w12, #0xa
 57c:	b.cc	594 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x88>  // b.lo, b.ul, b.last
 580:	and	w11, w11, #0xffffffdf
 584:	sub	w11, w11, #0x41
 588:	and	w11, w11, #0xff
 58c:	cmp	w11, #0x19
 590:	b.hi	6e0 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x1d4>  // b.pmore
 594:	ldurb	w11, [x9, #-2]
 598:	cmp	w11, #0x5f
 59c:	b.eq	5c0 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0xb4>  // b.none
 5a0:	sub	w12, w11, #0x30
 5a4:	cmp	w12, #0xa
 5a8:	b.cc	5c0 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0xb4>  // b.lo, b.ul, b.last
 5ac:	and	w11, w11, #0xffffffdf
 5b0:	sub	w11, w11, #0x41
 5b4:	and	w11, w11, #0xff
 5b8:	cmp	w11, #0x19
 5bc:	b.hi	6e8 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x1dc>  // b.pmore
 5c0:	ldurb	w11, [x9, #-1]
 5c4:	cmp	w11, #0x5f
 5c8:	b.eq	5ec <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0xe0>  // b.none
 5cc:	sub	w12, w11, #0x30
 5d0:	cmp	w12, #0xa
 5d4:	b.cc	5ec <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0xe0>  // b.lo, b.ul, b.last
 5d8:	and	w11, w11, #0xffffffdf
 5dc:	sub	w11, w11, #0x41
 5e0:	and	w11, w11, #0xff
 5e4:	cmp	w11, #0x19
 5e8:	b.hi	6f0 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x1e4>  // b.pmore
 5ec:	ldrb	w11, [x9]
 5f0:	cmp	w11, #0x5f
 5f4:	b.eq	558 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x4c>  // b.none
 5f8:	sub	w12, w11, #0x30
 5fc:	cmp	w12, #0xa
 600:	b.cc	558 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x4c>  // b.lo, b.ul, b.last
 604:	and	w11, w11, #0xffffffdf
 608:	sub	w11, w11, #0x41
 60c:	and	w11, w11, #0xff
 610:	cmp	w11, #0x19
 614:	b.ls	558 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x4c>  // b.plast
 618:	b	6d4 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x1c8>
 61c:	add	x9, x0, #0x1
 620:	b	628 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x11c>
 624:	sub	x9, x9, #0x3
 628:	sub	x10, x8, x9
 62c:	cmp	x10, #0x1
 630:	b.eq	6a4 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x198>  // b.none
 634:	cmp	x10, #0x2
 638:	b.eq	674 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x168>  // b.none
 63c:	cmp	x10, #0x3
 640:	b.ne	6d0 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x1c4>  // b.any
 644:	ldrb	w10, [x9]
 648:	cmp	w10, #0x5f
 64c:	b.eq	670 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x164>  // b.none
 650:	sub	w11, w10, #0x30
 654:	cmp	w11, #0xa
 658:	b.cc	670 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x164>  // b.lo, b.ul, b.last
 65c:	and	w10, w10, #0xffffffdf
 660:	sub	w10, w10, #0x41
 664:	and	w10, w10, #0xff
 668:	cmp	w10, #0x19
 66c:	b.hi	6d4 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x1c8>  // b.pmore
 670:	add	x9, x9, #0x1
 674:	ldrb	w10, [x9]
 678:	cmp	w10, #0x5f
 67c:	b.eq	6a0 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x194>  // b.none
 680:	sub	w11, w10, #0x30
 684:	cmp	w11, #0xa
 688:	b.cc	6a0 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x194>  // b.lo, b.ul, b.last
 68c:	and	w10, w10, #0xffffffdf
 690:	sub	w10, w10, #0x41
 694:	and	w10, w10, #0xff
 698:	cmp	w10, #0x19
 69c:	b.hi	6d4 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x1c8>  // b.pmore
 6a0:	add	x9, x9, #0x1
 6a4:	ldrb	w10, [x9]
 6a8:	cmp	w10, #0x5f
 6ac:	b.eq	6d0 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x1c4>  // b.none
 6b0:	sub	w11, w10, #0x30
 6b4:	cmp	w11, #0xa
 6b8:	b.cc	6d0 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x1c4>  // b.lo, b.ul, b.last
 6bc:	and	w10, w10, #0xffffffdf
 6c0:	sub	w10, w10, #0x41
 6c4:	and	w10, w10, #0xff
 6c8:	cmp	w10, #0x19
 6cc:	b.hi	6d4 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x1c8>  // b.pmore
 6d0:	mov	x9, x8
 6d4:	cmp	x9, x8
 6d8:	cset	w0, eq  // eq = none
 6dc:	ret
 6e0:	sub	x9, x9, #0x3
 6e4:	b	6d4 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x1c8>
 6e8:	sub	x9, x9, #0x2
 6ec:	b	6d4 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x1c8>
 6f0:	sub	x9, x9, #0x1
 6f4:	b	6d4 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x1c8>

00000000000006f8 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE>:
 6f8:	sub	sp, sp, #0x160
 6fc:	stp	x29, x30, [sp, #288]
 700:	str	x28, [sp, #304]
 704:	stp	x22, x21, [sp, #320]
 708:	stp	x20, x19, [sp, #336]
 70c:	add	x29, sp, #0x120
 710:	mov	x21, x2
 714:	mov	x19, x1
 718:	mov	x20, x0
 71c:	stur	wzr, [x29, #-16]
 720:	bl	0 <_ZNSt3_V215system_categoryEv>
 724:	stur	x0, [x29, #-8]
 728:	sub	x8, x29, #0x78
 72c:	mov	x0, x21
 730:	sub	x22, x29, #0x78
 734:	bl	0 <_ZNK4llvm5Twine3strB5cxx11Ev>
 738:	ldp	x1, x2, [x29, #-120]
 73c:	sub	x0, x29, #0x58
 740:	sub	x3, x29, #0x10
 744:	mov	w4, wzr
 748:	bl	0 <_ZN4llvm14raw_fd_ostreamC1ENS_9StringRefERSt10error_codeNS_3sys2fs9OpenFlagsE>
 74c:	ldur	x0, [x29, #-120]
 750:	add	x8, x22, #0x10
 754:	cmp	x0, x8
 758:	b.eq	760 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x68>  // b.none
 75c:	bl	0 <_ZdlPv>
 760:	ldur	w1, [x29, #-16]
 764:	cbz	w1, 980 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x288>
 768:	adrp	x9, 0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 76c:	add	x9, x9, #0x0
 770:	mov	w10, #0x103                 	// #259
 774:	stp	x9, xzr, [sp, #56]
 778:	strh	w10, [sp, #72]
 77c:	ldrb	w8, [x21, #16]
 780:	cmp	w8, #0x1
 784:	b.eq	7b0 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0xb8>  // b.none
 788:	cbnz	w8, 7f4 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0xfc>
 78c:	adrp	x9, 0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 790:	mov	w8, #0x100                 	// #256
 794:	add	x9, x9, #0x0
 798:	mov	w10, #0x103                 	// #259
 79c:	stp	xzr, xzr, [sp, #80]
 7a0:	strh	w8, [sp, #96]
 7a4:	stp	x9, xzr, [sp, #32]
 7a8:	strh	w10, [sp, #48]
 7ac:	b	7e0 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0xe8>
 7b0:	ldr	x8, [sp, #72]
 7b4:	ldur	q0, [sp, #56]
 7b8:	adrp	x9, 0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 7bc:	add	x9, x9, #0x0
 7c0:	and	w21, w8, #0xff
 7c4:	cmp	w21, #0x1
 7c8:	str	q0, [sp, #80]
 7cc:	str	x8, [sp, #96]
 7d0:	stp	x9, xzr, [sp, #32]
 7d4:	strh	w10, [sp, #48]
 7d8:	b.eq	8a8 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x1b0>  // b.none
 7dc:	cbnz	w21, 850 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x158>
 7e0:	mov	w8, #0x100                 	// #256
 7e4:	mov	w21, wzr
 7e8:	stp	xzr, xzr, [sp, #112]
 7ec:	strh	w8, [sp, #128]
 7f0:	b	8bc <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x1c4>
 7f4:	ldrb	w10, [x21, #17]
 7f8:	cmp	w10, #0x1
 7fc:	b.ne	808 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x110>  // b.any
 800:	ldr	x21, [x21]
 804:	b	80c <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x114>
 808:	mov	w8, #0x2                   	// #2
 80c:	stp	x9, x21, [sp, #80]
 810:	mov	w9, #0x3                   	// #3
 814:	cmp	w8, #0x2
 818:	strb	w9, [sp, #96]
 81c:	strb	w8, [sp, #97]
 820:	b.ne	838 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x140>  // b.any
 824:	ldrb	w8, [x21, #16]
 828:	cbz	w8, 9e0 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x2e8>
 82c:	ldrb	w8, [x21, #17]
 830:	cmp	w8, #0x1
 834:	b.eq	9e0 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x2e8>  // b.none
 838:	adrp	x8, 0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 83c:	add	x8, x8, #0x0
 840:	mov	w9, #0x103                 	// #259
 844:	mov	w21, #0x3                   	// #3
 848:	stp	x8, xzr, [sp, #32]
 84c:	strh	w9, [sp, #48]
 850:	ldrb	w8, [sp, #97]
 854:	ldr	x9, [sp, #80]
 858:	mov	w10, #0x2                   	// #2
 85c:	add	x11, sp, #0x50
 860:	cmp	w8, #0x1
 864:	adrp	x12, 0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 868:	csel	w10, w21, w10, eq  // eq = none
 86c:	add	x12, x12, #0x0
 870:	mov	w13, #0x3                   	// #3
 874:	csel	x8, x9, x11, eq  // eq = none
 878:	cmp	w10, #0x2
 87c:	stp	x8, x12, [sp, #112]
 880:	strb	w10, [sp, #128]
 884:	strb	w13, [sp, #129]
 888:	b.ne	8bc <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x1c4>  // b.any
 88c:	ldrb	w9, [x8, #16]
 890:	cbz	w9, 9e0 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x2e8>
 894:	ldrb	w8, [x8, #17]
 898:	cmp	w8, #0x1
 89c:	b.eq	9e0 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x2e8>  // b.none
 8a0:	mov	w21, #0x2                   	// #2
 8a4:	b	8bc <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x1c4>
 8a8:	ldr	x8, [sp, #48]
 8ac:	ldr	q0, [sp, #32]
 8b0:	and	w21, w8, #0xff
 8b4:	str	q0, [sp, #112]
 8b8:	str	x8, [sp, #128]
 8bc:	ldur	x0, [x29, #-8]
 8c0:	sub	x22, x29, #0x78
 8c4:	ldr	x8, [x0]
 8c8:	ldr	x9, [x8, #32]
 8cc:	sub	x8, x29, #0x78
 8d0:	blr	x9
 8d4:	mov	w8, #0x104                 	// #260
 8d8:	cmp	w21, #0x1
 8dc:	strh	w8, [sp, #24]
 8e0:	stp	x22, xzr, [sp, #8]
 8e4:	b.eq	8fc <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x204>  // b.none
 8e8:	cbnz	w21, 910 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x218>
 8ec:	mov	w8, #0x100                 	// #256
 8f0:	stp	xzr, xzr, [sp, #144]
 8f4:	strh	w8, [sp, #160]
 8f8:	b	95c <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x264>
 8fc:	ldur	q0, [sp, #8]
 900:	ldr	x8, [sp, #24]
 904:	str	q0, [sp, #144]
 908:	str	x8, [sp, #160]
 90c:	b	95c <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x264>
 910:	ldrb	w8, [sp, #129]
 914:	ldr	x9, [sp, #112]
 918:	mov	w10, #0x2                   	// #2
 91c:	add	x11, sp, #0x70
 920:	cmp	w8, #0x1
 924:	csel	w10, w21, w10, eq  // eq = none
 928:	sub	x12, x29, #0x78
 92c:	mov	w13, #0x4                   	// #4
 930:	csel	x8, x9, x11, eq  // eq = none
 934:	cmp	w10, #0x2
 938:	stp	x8, x12, [sp, #144]
 93c:	strb	w10, [sp, #160]
 940:	strb	w13, [sp, #161]
 944:	b.ne	95c <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x264>  // b.any
 948:	ldrb	w9, [x8, #16]
 94c:	cbz	w9, 9e0 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x2e8>
 950:	ldrb	w8, [x8, #17]
 954:	cmp	w8, #0x1
 958:	b.eq	9e0 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x2e8>  // b.none
 95c:	bl	0 <_ZN3lld12errorHandlerEv>
 960:	add	x1, sp, #0x90
 964:	bl	0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
 968:	ldur	x0, [x29, #-120]
 96c:	sub	x8, x29, #0x78
 970:	add	x8, x8, #0x10
 974:	cmp	x0, x8
 978:	b.eq	980 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x288>  // b.none
 97c:	bl	0 <_ZdlPv>
 980:	ldp	x8, x0, [x29, #-72]
 984:	sub	x8, x8, x0
 988:	cmp	x19, x8
 98c:	b.ls	9a4 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x2ac>  // b.plast
 990:	sub	x0, x29, #0x58
 994:	mov	x1, x20
 998:	mov	x2, x19
 99c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
 9a0:	b	9c0 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x2c8>
 9a4:	cbz	x19, 9c0 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x2c8>
 9a8:	mov	x1, x20
 9ac:	mov	x2, x19
 9b0:	bl	0 <memcpy>
 9b4:	ldur	x8, [x29, #-64]
 9b8:	add	x8, x8, x19
 9bc:	stur	x8, [x29, #-64]
 9c0:	sub	x0, x29, #0x58
 9c4:	bl	0 <_ZN4llvm14raw_fd_ostreamD1Ev>
 9c8:	ldp	x20, x19, [sp, #336]
 9cc:	ldp	x22, x21, [sp, #320]
 9d0:	ldr	x28, [sp, #304]
 9d4:	ldp	x29, x30, [sp, #288]
 9d8:	add	sp, sp, #0x160
 9dc:	ret
 9e0:	adrp	x0, 0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 9e4:	adrp	x1, 0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 9e8:	adrp	x3, 0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 9ec:	add	x0, x0, #0x0
 9f0:	add	x1, x1, #0x0
 9f4:	add	x3, x3, #0x0
 9f8:	mov	w2, #0xb8                  	// #184
 9fc:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm8toStringB5cxx11ENS_5ErrorE:

0000000000000000 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE>:
   0:	sub	sp, sp, #0xf0
   4:	stp	x29, x30, [sp, #176]
   8:	str	x23, [sp, #192]
   c:	stp	x22, x21, [sp, #208]
  10:	stp	x20, x19, [sp, #224]
  14:	add	x29, sp, #0xb0
  18:	mov	x19, x8
  1c:	adrp	x8, 0 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE>
  20:	ldr	d0, [x8]
  24:	add	x8, sp, #0x8
  28:	add	x9, x8, #0x10
  2c:	stp	x8, x9, [sp]
  30:	str	d0, [sp, #16]
  34:	ldr	x9, [x0]
  38:	str	xzr, [x0]
  3c:	add	x8, x29, #0x18
  40:	add	x0, sp, #0x58
  44:	orr	x9, x9, #0x1
  48:	mov	x1, sp
  4c:	str	x9, [sp, #88]
  50:	bl	0 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE>
  54:	ldr	x8, [x29, #24]
  58:	tst	x8, #0xfffffffffffffffe
  5c:	and	x9, x8, #0xfffffffffffffffe
  60:	cset	w8, ne  // ne = any
  64:	orr	x8, x9, x8
  68:	str	x8, [x29, #24]
  6c:	cbnz	x9, 18c <_ZN4llvm8toStringB5cxx11ENS_5ErrorE+0x18c>
  70:	cbnz	x8, 1fc <_ZN4llvm8toStringB5cxx11ENS_5ErrorE+0x1fc>
  74:	ldr	x8, [sp, #88]
  78:	cbnz	x8, 204 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE+0x204>
  7c:	ldr	w22, [sp, #16]
  80:	ldr	x20, [sp, #8]
  84:	mov	x8, x19
  88:	strb	wzr, [x8, #16]!
  8c:	stp	x8, xzr, [x19]
  90:	cbz	w22, 114 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE+0x114>
  94:	add	x21, x20, x22, lsl #5
  98:	ldr	x8, [x20, #8]
  9c:	sub	x9, x21, x20
  a0:	sub	x9, x9, #0x20
  a4:	lsr	x9, x9, #5
  a8:	add	x9, x9, #0x1
  ac:	madd	x8, x8, x9, x22
  b0:	sub	x1, x8, #0x1
  b4:	mov	x0, x19
  b8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7reserveEm>
  bc:	ldp	x1, x2, [x20]
  c0:	mov	x0, x19
  c4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
  c8:	cmp	w22, #0x1
  cc:	b.eq	114 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE+0x114>  // b.none
  d0:	add	x22, x20, #0x20
  d4:	adrp	x20, 0 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE>
  d8:	mov	x23, #0x3fffffffffffffff    	// #4611686018427387903
  dc:	add	x20, x20, #0x0
  e0:	ldr	x8, [x19, #8]
  e4:	cmp	x8, x23
  e8:	b.eq	180 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE+0x180>  // b.none
  ec:	mov	w2, #0x1                   	// #1
  f0:	mov	x0, x19
  f4:	mov	x1, x20
  f8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
  fc:	ldp	x1, x2, [x22]
 100:	mov	x0, x19
 104:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
 108:	add	x22, x22, #0x20
 10c:	cmp	x22, x21
 110:	b.ne	e0 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE+0xe0>  // b.any
 114:	ldr	w8, [sp, #16]
 118:	ldr	x19, [sp, #8]
 11c:	cbz	w8, 150 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE+0x150>
 120:	lsl	x20, x8, #5
 124:	b	130 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE+0x130>
 128:	subs	x20, x20, #0x20
 12c:	b.eq	14c <_ZN4llvm8toStringB5cxx11ENS_5ErrorE+0x14c>  // b.none
 130:	add	x8, x19, x20
 134:	ldur	x0, [x8, #-32]
 138:	sub	x8, x8, #0x10
 13c:	cmp	x8, x0
 140:	b.eq	128 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE+0x128>  // b.none
 144:	bl	0 <_ZdlPv>
 148:	b	128 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE+0x128>
 14c:	ldr	x19, [sp, #8]
 150:	add	x8, sp, #0x8
 154:	add	x8, x8, #0x10
 158:	cmp	x19, x8
 15c:	b.eq	168 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE+0x168>  // b.none
 160:	mov	x0, x19
 164:	bl	0 <free>
 168:	ldp	x20, x19, [sp, #224]
 16c:	ldp	x22, x21, [sp, #208]
 170:	ldr	x23, [sp, #192]
 174:	ldp	x29, x30, [sp, #176]
 178:	add	sp, sp, #0xf0
 17c:	ret
 180:	adrp	x0, 0 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE>
 184:	add	x0, x0, #0x0
 188:	bl	0 <_ZSt20__throw_length_errorPKc>
 18c:	sturb	wzr, [x29, #-16]
 190:	stp	xzr, xzr, [x29, #-64]
 194:	adrp	x10, 0 <_ZTVN4llvm18raw_string_ostreamE>
 198:	ldr	x10, [x10]
 19c:	sub	x8, x29, #0x20
 1a0:	mov	w9, #0x1                   	// #1
 1a4:	adrp	x1, 0 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE>
 1a8:	add	x11, x8, #0x10
 1ac:	stur	w9, [x29, #-48]
 1b0:	add	x9, x10, #0x10
 1b4:	add	x1, x1, #0x0
 1b8:	sub	x0, x29, #0x50
 1bc:	stp	x11, xzr, [x29, #-32]
 1c0:	stp	x9, xzr, [x29, #-80]
 1c4:	stur	x8, [x29, #-40]
 1c8:	bl	0 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE>
 1cc:	adrp	x1, 0 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE>
 1d0:	add	x1, x1, #0x0
 1d4:	bl	0 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE>
 1d8:	add	x1, x29, #0x18
 1dc:	bl	0 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE>
 1e0:	sub	x0, x29, #0x50
 1e4:	bl	0 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE>
 1e8:	ldr	x0, [x0]
 1ec:	adrp	x1, 0 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE>
 1f0:	add	x1, x1, #0x0
 1f4:	mov	w2, #0x2c9                 	// #713
 1f8:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
 1fc:	add	x0, x29, #0x18
 200:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
 204:	add	x0, sp, #0x58
 208:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>

Disassembly of section .text._ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_:

0000000000000000 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #32]
   8:	str	x23, [sp, #48]
   c:	stp	x22, x21, [sp, #64]
  10:	stp	x20, x19, [sp, #80]
  14:	add	x29, sp, #0x20
  18:	mov	x19, x8
  1c:	ldr	x8, [x0]
  20:	tst	x8, #0xfffffffffffffffe
  24:	and	x21, x8, #0xfffffffffffffffe
  28:	cset	w8, ne  // ne = any
  2c:	orr	x8, x21, x8
  30:	str	x8, [x0]
  34:	cbz	x21, 104 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x104>
  38:	str	xzr, [x0]
  3c:	ldr	x8, [x21]
  40:	mov	x20, x1
  44:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
  48:	mov	x0, x21
  4c:	ldr	x8, [x8, #48]
  50:	ldr	x1, [x1]
  54:	blr	x8
  58:	tbz	w0, #0, 110 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x110>
  5c:	mov	w8, #0x1                   	// #1
  60:	str	x8, [x19]
  64:	ldp	x22, x8, [x21, #8]
  68:	cmp	x22, x8
  6c:	b.eq	140 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x140>  // b.none
  70:	sub	x23, x8, #0x8
  74:	mov	w8, #0x1                   	// #1
  78:	orr	x8, x8, #0x1
  7c:	stur	x8, [x29, #-8]
  80:	str	xzr, [x19]
  84:	ldr	x8, [x22]
  88:	str	xzr, [x22]
  8c:	add	x0, sp, #0x8
  90:	mov	x1, x20
  94:	str	x8, [sp, #8]
  98:	add	x8, sp, #0x10
  9c:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
  a0:	add	x8, x29, #0x18
  a4:	sub	x0, x29, #0x8
  a8:	add	x1, sp, #0x10
  ac:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
  b0:	ldr	x8, [x19]
  b4:	cbnz	x8, 168 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x168>
  b8:	ldr	x8, [x29, #24]
  bc:	ldr	x9, [sp, #16]
  c0:	str	xzr, [x29, #24]
  c4:	orr	x8, x8, #0x1
  c8:	str	x8, [x19]
  cc:	cbnz	x9, 170 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x170>
  d0:	ldr	x0, [sp, #8]
  d4:	cbz	x0, e4 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0xe4>
  d8:	ldr	x8, [x0]
  dc:	ldr	x8, [x8, #8]
  e0:	blr	x8
  e4:	ldur	x8, [x29, #-8]
  e8:	str	xzr, [sp, #8]
  ec:	cbnz	x8, 178 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x178>
  f0:	cmp	x23, x22
  f4:	b.eq	140 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x140>  // b.none
  f8:	ldr	x8, [x19]
  fc:	add	x22, x22, #0x8
 100:	b	78 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x78>
 104:	mov	w8, #0x1                   	// #1
 108:	str	x8, [x19]
 10c:	b	150 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x150>
 110:	mov	x0, sp
 114:	mov	x8, x19
 118:	mov	x1, x20
 11c:	str	x21, [sp]
 120:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
 124:	ldr	x0, [sp]
 128:	cbz	x0, 138 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x138>
 12c:	ldr	x8, [x0]
 130:	ldr	x8, [x8, #8]
 134:	blr	x8
 138:	str	xzr, [sp]
 13c:	b	150 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x150>
 140:	ldr	x8, [x21]
 144:	mov	x0, x21
 148:	ldr	x8, [x8, #8]
 14c:	blr	x8
 150:	ldp	x20, x19, [sp, #80]
 154:	ldp	x22, x21, [sp, #64]
 158:	ldr	x23, [sp, #48]
 15c:	ldp	x29, x30, [sp, #32]
 160:	add	sp, sp, #0x60
 164:	ret
 168:	mov	x0, x19
 16c:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
 170:	add	x0, sp, #0x10
 174:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
 178:	sub	x0, x29, #0x8
 17c:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>

Disassembly of section .text._ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE:

0000000000000000 <_ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x8, [x1]
  10:	mov	x19, x0
  14:	ands	x8, x8, #0xfffffffffffffffe
  18:	b.eq	34 <_ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE+0x34>  // b.none
  1c:	ldr	x9, [x8]
  20:	mov	x0, x8
  24:	mov	x1, x19
  28:	ldr	x9, [x9, #16]
  2c:	blr	x9
  30:	b	80 <_ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE+0x80>
  34:	ldp	x9, x8, [x19, #16]
  38:	sub	x9, x9, x8
  3c:	cmp	x9, #0x6
  40:	b.hi	5c <_ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE+0x5c>  // b.pmore
  44:	adrp	x1, 0 <_ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE>
  48:	add	x1, x1, #0x0
  4c:	mov	w2, #0x7                   	// #7
  50:	mov	x0, x19
  54:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  58:	b	80 <_ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE+0x80>
  5c:	mov	w9, #0x6563                	// #25955
  60:	mov	w10, #0x7573                	// #30067
  64:	movk	w9, #0x7373, lsl #16
  68:	movk	w10, #0x6363, lsl #16
  6c:	stur	w9, [x8, #3]
  70:	str	w10, [x8]
  74:	ldr	x8, [x19, #24]
  78:	add	x8, x8, #0x7
  7c:	str	x8, [x19, #24]
  80:	mov	x0, x19
  84:	ldr	x19, [sp, #16]
  88:	ldp	x29, x30, [sp], #32
  8c:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	mov	x19, x0
  18:	cbz	x1, 2c <_ZN4llvm11raw_ostreamlsEPKc+0x2c>
  1c:	mov	x0, x20
  20:	bl	0 <strlen>
  24:	mov	x21, x0
  28:	b	30 <_ZN4llvm11raw_ostreamlsEPKc+0x30>
  2c:	mov	x21, xzr
  30:	ldp	x8, x0, [x19, #16]
  34:	sub	x8, x8, x0
  38:	cmp	x21, x8
  3c:	b.ls	5c <_ZN4llvm11raw_ostreamlsEPKc+0x5c>  // b.plast
  40:	mov	x0, x19
  44:	mov	x1, x20
  48:	mov	x2, x21
  4c:	ldp	x20, x19, [sp, #32]
  50:	ldr	x21, [sp, #16]
  54:	ldp	x29, x30, [sp], #48
  58:	b	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  5c:	cbz	x21, 78 <_ZN4llvm11raw_ostreamlsEPKc+0x78>
  60:	mov	x1, x20
  64:	mov	x2, x21
  68:	bl	0 <memcpy>
  6c:	ldr	x8, [x19, #24]
  70:	add	x8, x8, x21
  74:	str	x8, [x19, #24]
  78:	mov	x0, x19
  7c:	ldp	x20, x19, [sp, #32]
  80:	ldr	x21, [sp, #16]
  84:	ldp	x29, x30, [sp], #48
  88:	ret

Disassembly of section .text._ZN4llvm18raw_string_ostream3strB5cxx11Ev:

0000000000000000 <_ZN4llvm18raw_string_ostream3strB5cxx11Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x8, [x0, #24]
  10:	ldr	x9, [x0, #8]
  14:	mov	x19, x0
  18:	cmp	x8, x9
  1c:	b.eq	28 <_ZN4llvm18raw_string_ostream3strB5cxx11Ev+0x28>  // b.none
  20:	mov	x0, x19
  24:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
  28:	ldr	x0, [x19, #40]
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZN4llvm9ErrorList4joinENS_5ErrorES1_:

0000000000000000 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #16]
   8:	str	x25, [sp, #32]
   c:	stp	x24, x23, [sp, #48]
  10:	stp	x22, x21, [sp, #64]
  14:	stp	x20, x19, [sp, #80]
  18:	add	x29, sp, #0x10
  1c:	mov	x19, x8
  20:	ldr	x8, [x0]
  24:	mov	x21, x1
  28:	tst	x8, #0xfffffffffffffffe
  2c:	and	x9, x8, #0xfffffffffffffffe
  30:	cset	w8, ne  // ne = any
  34:	orr	x8, x9, x8
  38:	str	x8, [x0]
  3c:	cbz	x9, 16c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x16c>
  40:	ldr	x8, [x21]
  44:	mov	x20, x0
  48:	tst	x8, #0xfffffffffffffffe
  4c:	and	x9, x8, #0xfffffffffffffffe
  50:	cset	w8, ne  // ne = any
  54:	orr	x8, x9, x8
  58:	str	x8, [x21]
  5c:	cbz	x9, 254 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x254>
  60:	ldr	x9, [x20]
  64:	ands	x0, x9, #0xfffffffffffffffe
  68:	b.eq	114 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x114>  // b.none
  6c:	ldr	x8, [x0]
  70:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
  74:	ldr	x8, [x8, #48]
  78:	ldr	x1, [x1]
  7c:	blr	x8
  80:	tbz	w0, #0, 110 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x110>
  84:	ldr	x8, [x21]
  88:	ldr	x9, [x20]
  8c:	ands	x0, x8, #0xfffffffffffffffe
  90:	and	x24, x9, #0xfffffffffffffffe
  94:	b.eq	1f4 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x1f4>  // b.none
  98:	ldr	x8, [x0]
  9c:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
  a0:	ldr	x8, [x8, #48]
  a4:	ldr	x1, [x1]
  a8:	blr	x8
  ac:	ldr	x8, [x21]
  b0:	and	x22, x8, #0xfffffffffffffffe
  b4:	tbz	w0, #0, 1f8 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x1f8>
  b8:	str	xzr, [x21]
  bc:	ldp	x21, x25, [x22, #8]
  c0:	cmp	x21, x25
  c4:	b.eq	224 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x224>  // b.none
  c8:	add	x23, x24, #0x8
  cc:	b	e8 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0xe8>
  d0:	mov	x0, x23
  d4:	mov	x2, x21
  d8:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
  dc:	add	x21, x21, #0x8
  e0:	cmp	x25, x21
  e4:	b.eq	224 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x224>  // b.none
  e8:	ldp	x1, x8, [x24, #16]
  ec:	cmp	x1, x8
  f0:	b.eq	d0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0xd0>  // b.none
  f4:	ldr	x8, [x21]
  f8:	str	xzr, [x21]
  fc:	str	x8, [x1]
 100:	ldr	x8, [x24, #16]
 104:	add	x8, x8, #0x8
 108:	str	x8, [x24, #16]
 10c:	b	dc <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0xdc>
 110:	ldr	x8, [x21]
 114:	ands	x0, x8, #0xfffffffffffffffe
 118:	b.eq	180 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x180>  // b.none
 11c:	ldr	x8, [x0]
 120:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
 124:	ldr	x8, [x8, #48]
 128:	ldr	x1, [x1]
 12c:	blr	x8
 130:	tbz	w0, #0, 180 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x180>
 134:	ldr	x8, [x21]
 138:	add	x2, x29, #0x18
 13c:	and	x0, x8, #0xfffffffffffffffe
 140:	ldr	x1, [x0, #8]!
 144:	ldr	x8, [x20]
 148:	and	x8, x8, #0xfffffffffffffffe
 14c:	str	x8, [x29, #24]
 150:	str	xzr, [x20]
 154:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 158:	ldr	x0, [x29, #24]
 15c:	cbz	x0, 16c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x16c>
 160:	ldr	x8, [x0]
 164:	ldr	x8, [x8, #8]
 168:	blr	x8
 16c:	ldr	x8, [x21]
 170:	orr	x8, x8, #0x1
 174:	str	x8, [x19]
 178:	str	xzr, [x21]
 17c:	b	264 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x264>
 180:	mov	w0, #0x20                  	// #32
 184:	bl	0 <_Znwm>
 188:	ldr	x8, [x20]
 18c:	add	x1, sp, #0x8
 190:	mov	x2, sp
 194:	mov	x22, x0
 198:	and	x8, x8, #0xfffffffffffffffe
 19c:	str	x8, [sp, #8]
 1a0:	str	xzr, [x20]
 1a4:	ldr	x8, [x21]
 1a8:	and	x8, x8, #0xfffffffffffffffe
 1ac:	str	x8, [sp]
 1b0:	str	xzr, [x21]
 1b4:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 1b8:	ldr	x0, [sp]
 1bc:	orr	x8, x22, #0x1
 1c0:	str	x8, [x19]
 1c4:	cbz	x0, 1d4 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x1d4>
 1c8:	ldr	x8, [x0]
 1cc:	ldr	x8, [x8, #8]
 1d0:	blr	x8
 1d4:	ldr	x0, [sp, #8]
 1d8:	str	xzr, [sp]
 1dc:	cbz	x0, 1ec <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x1ec>
 1e0:	ldr	x8, [x0]
 1e4:	ldr	x8, [x8, #8]
 1e8:	blr	x8
 1ec:	str	xzr, [sp, #8]
 1f0:	b	264 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x264>
 1f4:	mov	x22, xzr
 1f8:	str	x22, [x29, #24]
 1fc:	str	xzr, [x21]
 200:	ldp	x1, x8, [x24, #16]
 204:	cmp	x1, x8
 208:	b.eq	234 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x234>  // b.none
 20c:	str	xzr, [x29, #24]
 210:	str	x22, [x1], #8
 214:	str	x1, [x24, #16]
 218:	ldr	x0, [x29, #24]
 21c:	cbnz	x0, 248 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x248>
 220:	b	254 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x254>
 224:	cbz	x22, 254 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x254>
 228:	ldr	x8, [x22]
 22c:	mov	x0, x22
 230:	b	24c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x24c>
 234:	add	x0, x24, #0x8
 238:	add	x2, x29, #0x18
 23c:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 240:	ldr	x0, [x29, #24]
 244:	cbz	x0, 254 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x254>
 248:	ldr	x8, [x0]
 24c:	ldr	x8, [x8, #8]
 250:	blr	x8
 254:	ldr	x8, [x20]
 258:	orr	x8, x8, #0x1
 25c:	str	x8, [x19]
 260:	str	xzr, [x20]
 264:	ldp	x20, x19, [sp, #80]
 268:	ldp	x22, x21, [sp, #64]
 26c:	ldp	x24, x23, [sp, #48]
 270:	ldr	x25, [sp, #32]
 274:	ldp	x29, x30, [sp, #16]
 278:	add	sp, sp, #0x60
 27c:	ret

Disassembly of section .text._ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_:

0000000000000000 <_ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #32]
   8:	stp	x22, x21, [sp, #48]
   c:	stp	x20, x19, [sp, #64]
  10:	add	x29, sp, #0x20
  14:	mov	x22, x0
  18:	ldr	x0, [x0]
  1c:	mov	x21, x1
  20:	adrp	x1, 0 <_ZN4llvm13ErrorInfoBase2IDE>
  24:	mov	x19, x8
  28:	ldr	x9, [x0]
  2c:	ldr	x9, [x9, #48]
  30:	ldr	x1, [x1]
  34:	blr	x9
  38:	ldr	x20, [x22]
  3c:	str	xzr, [x22]
  40:	tbz	w0, #0, bc <_ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0xbc>
  44:	ldr	x8, [x20]
  48:	adrp	x1, 0 <_ZN4llvm13ErrorInfoBase2IDE>
  4c:	mov	x0, x20
  50:	ldr	x8, [x8, #48]
  54:	ldr	x1, [x1]
  58:	blr	x8
  5c:	tbz	w0, #0, 138 <_ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x138>
  60:	ldr	x8, [x20]
  64:	ldr	x21, [x21]
  68:	mov	x0, x20
  6c:	mov	x22, sp
  70:	ldr	x9, [x8, #24]
  74:	mov	x8, sp
  78:	blr	x9
  7c:	ldp	w9, w8, [x21, #8]
  80:	cmp	w9, w8
  84:	b.cs	124 <_ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x124>  // b.hs, b.nlast
  88:	ldr	x8, [x21]
  8c:	mov	w9, w9
  90:	add	x10, x22, #0x10
  94:	add	x11, x8, x9, lsl #5
  98:	add	x12, x11, #0x10
  9c:	str	x12, [x11]
  a0:	ldr	x13, [sp]
  a4:	cmp	x13, x10
  a8:	b.eq	c8 <_ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0xc8>  // b.none
  ac:	str	x13, [x11]
  b0:	ldr	x12, [sp, #16]
  b4:	str	x12, [x11, #16]
  b8:	b	d0 <_ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0xd0>
  bc:	orr	x8, x20, #0x1
  c0:	str	x8, [x19]
  c4:	b	110 <_ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x110>
  c8:	ldr	q0, [x13]
  cc:	str	q0, [x12]
  d0:	ldr	x11, [sp, #8]
  d4:	add	x8, x8, x9, lsl #5
  d8:	str	x11, [x8, #8]
  dc:	stp	x10, xzr, [sp]
  e0:	strb	wzr, [sp, #16]
  e4:	ldp	w8, w9, [x21, #8]
  e8:	cmp	w8, w9
  ec:	b.cs	158 <_ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x158>  // b.hs, b.nlast
  f0:	add	w8, w8, #0x1
  f4:	mov	w9, #0x1                   	// #1
  f8:	str	w8, [x21, #8]
  fc:	str	x9, [x19]
 100:	ldr	x8, [x20]
 104:	mov	x0, x20
 108:	ldr	x8, [x8, #8]
 10c:	blr	x8
 110:	ldp	x20, x19, [sp, #64]
 114:	ldp	x22, x21, [sp, #48]
 118:	ldp	x29, x30, [sp, #32]
 11c:	add	sp, sp, #0x50
 120:	ret
 124:	mov	x0, x21
 128:	mov	x1, xzr
 12c:	bl	0 <_ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>
 130:	ldr	w9, [x21, #8]
 134:	b	88 <_ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x88>
 138:	adrp	x0, 0 <_ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>
 13c:	adrp	x1, 0 <_ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>
 140:	adrp	x3, 0 <_ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>
 144:	add	x0, x0, #0x0
 148:	add	x1, x1, #0x0
 14c:	add	x3, x3, #0x0
 150:	mov	w2, #0x329                 	// #809
 154:	bl	0 <__assert_fail>
 158:	adrp	x0, 0 <_ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>
 15c:	adrp	x1, 0 <_ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>
 160:	adrp	x3, 0 <_ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>
 164:	add	x0, x0, #0x0
 168:	add	x1, x1, #0x0
 16c:	add	x3, x3, #0x0
 170:	mov	w2, #0x43                  	// #67
 174:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_:

0000000000000000 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	adrp	x8, 0 <_ZTVN4llvm9ErrorListE>
  14:	ldr	x8, [x8]
  18:	mov	x20, x0
  1c:	mov	x19, x0
  20:	mov	x22, x1
  24:	add	x8, x8, #0x10
  28:	str	x8, [x0]
  2c:	str	xzr, [x20, #8]!
  30:	stp	xzr, xzr, [x0, #16]
  34:	ldr	x0, [x1]
  38:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
  3c:	mov	x21, x2
  40:	ldr	x8, [x0]
  44:	ldr	x8, [x8, #48]
  48:	ldr	x1, [x1]
  4c:	blr	x8
  50:	tbnz	w0, #0, f4 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_+0xf4>
  54:	ldr	x0, [x21]
  58:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
  5c:	ldr	x8, [x0]
  60:	ldr	x8, [x8, #48]
  64:	ldr	x1, [x1]
  68:	blr	x8
  6c:	tbnz	w0, #0, f4 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_+0xf4>
  70:	ldp	x1, x8, [x19, #16]
  74:	cmp	x1, x8
  78:	b.eq	98 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_+0x98>  // b.none
  7c:	ldr	x8, [x22]
  80:	str	xzr, [x22]
  84:	str	x8, [x1]
  88:	ldr	x8, [x19, #16]
  8c:	add	x1, x8, #0x8
  90:	str	x1, [x19, #16]
  94:	b	a8 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_+0xa8>
  98:	mov	x0, x20
  9c:	mov	x2, x22
  a0:	bl	0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
  a4:	ldr	x1, [x19, #16]
  a8:	ldr	x8, [x19, #24]
  ac:	cmp	x1, x8
  b0:	b.eq	dc <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_+0xdc>  // b.none
  b4:	ldr	x8, [x21]
  b8:	str	xzr, [x21]
  bc:	str	x8, [x1]
  c0:	ldr	x8, [x19, #16]
  c4:	add	x8, x8, #0x8
  c8:	str	x8, [x19, #16]
  cc:	ldp	x20, x19, [sp, #32]
  d0:	ldp	x22, x21, [sp, #16]
  d4:	ldp	x29, x30, [sp], #48
  d8:	ret
  dc:	mov	x0, x20
  e0:	mov	x2, x21
  e4:	ldp	x20, x19, [sp, #32]
  e8:	ldp	x22, x21, [sp, #16]
  ec:	ldp	x29, x30, [sp], #48
  f0:	b	0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
  f4:	adrp	x0, 0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
  f8:	adrp	x1, 0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
  fc:	adrp	x3, 0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
 100:	add	x0, x0, #0x0
 104:	add	x1, x1, #0x0
 108:	add	x3, x3, #0x0
 10c:	mov	w2, #0x182                 	// #386
 110:	bl	0 <__assert_fail>

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	ldp	x20, x24, [x0]
  1c:	mov	x9, #0x7ffffffffffffff8    	// #9223372036854775800
  20:	sub	x8, x24, x20
  24:	cmp	x8, x9
  28:	b.eq	144 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x144>  // b.none
  2c:	asr	x9, x8, #3
  30:	cmp	x8, #0x0
  34:	csinc	x10, x9, xzr, ne  // ne = any
  38:	adds	x9, x10, x9
  3c:	lsr	x11, x9, #60
  40:	cset	w10, cs  // cs = hs, nlast
  44:	cmp	x11, #0x0
  48:	cset	w11, ne  // ne = any
  4c:	orr	w10, w10, w11
  50:	mov	x8, #0xfffffffffffffff     	// #1152921504606846975
  54:	cmp	w10, #0x0
  58:	csel	x25, x8, x9, ne  // ne = any
  5c:	sub	x8, x1, x20
  60:	mov	x23, x2
  64:	mov	x19, x0
  68:	mov	x21, x1
  6c:	asr	x26, x8, #3
  70:	cbz	x25, 84 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x84>
  74:	lsl	x0, x25, #3
  78:	bl	0 <_Znwm>
  7c:	mov	x22, x0
  80:	b	88 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x88>
  84:	mov	x22, xzr
  88:	ldr	x8, [x23]
  8c:	str	xzr, [x23]
  90:	cmp	x20, x21
  94:	mov	x23, x22
  98:	str	x8, [x22, x26, lsl #3]
  9c:	b.eq	e4 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xe4>  // b.none
  a0:	mov	x23, x22
  a4:	mov	x26, x20
  a8:	b	bc <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xbc>
  ac:	str	xzr, [x26], #8
  b0:	cmp	x21, x26
  b4:	add	x23, x23, #0x8
  b8:	b.eq	e4 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xe4>  // b.none
  bc:	ldr	x8, [x26]
  c0:	str	xzr, [x26]
  c4:	str	x8, [x23]
  c8:	ldr	x0, [x26]
  cc:	cbz	x0, ac <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xac>
  d0:	ldr	x8, [x0]
  d4:	ldr	x8, [x8, #8]
  d8:	blr	x8
  dc:	b	ac <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xac>
  e0:	str	xzr, [x21], #8
  e4:	cmp	x24, x21
  e8:	add	x23, x23, #0x8
  ec:	b.eq	114 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x114>  // b.none
  f0:	ldr	x8, [x21]
  f4:	str	xzr, [x21]
  f8:	str	x8, [x23]
  fc:	ldr	x0, [x21]
 100:	cbz	x0, e0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xe0>
 104:	ldr	x8, [x0]
 108:	ldr	x8, [x8, #8]
 10c:	blr	x8
 110:	b	e0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xe0>
 114:	cbz	x20, 120 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x120>
 118:	mov	x0, x20
 11c:	bl	0 <_ZdlPv>
 120:	add	x8, x22, x25, lsl #3
 124:	stp	x22, x23, [x19]
 128:	str	x8, [x19, #16]
 12c:	ldp	x20, x19, [sp, #64]
 130:	ldp	x22, x21, [sp, #48]
 134:	ldp	x24, x23, [sp, #32]
 138:	ldp	x26, x25, [sp, #16]
 13c:	ldp	x29, x30, [sp], #80
 140:	ret
 144:	adrp	x0, 0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 148:	add	x0, x0, #0x0
 14c:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	ldp	x8, x9, [x0]
  18:	ldr	x10, [x0, #16]
  1c:	mov	x20, x2
  20:	mov	x19, x0
  24:	sub	x11, x1, x8
  28:	cmp	x9, x10
  2c:	asr	x21, x11, #3
  30:	b.eq	cc <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_+0xcc>  // b.none
  34:	cmp	x9, x1
  38:	b.eq	e0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_+0xe0>  // b.none
  3c:	ldur	x10, [x9, #-8]
  40:	add	x22, x8, x21, lsl #3
  44:	stp	xzr, x10, [x9, #-8]
  48:	ldr	x9, [x19, #8]
  4c:	sub	x8, x9, #0x8
  50:	add	x10, x9, #0x8
  54:	sub	x9, x8, x22
  58:	cmp	x9, #0x1
  5c:	str	x10, [x19, #8]
  60:	b.lt	a8 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_+0xa8>  // b.tstop
  64:	lsr	x9, x9, #3
  68:	add	x23, x9, #0x1
  6c:	mov	x24, x8
  70:	b	84 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_+0x84>
  74:	sub	x23, x23, #0x1
  78:	cmp	x23, #0x1
  7c:	mov	x8, x24
  80:	b.le	a8 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_+0xa8>
  84:	ldr	x9, [x24, #-8]!
  88:	str	xzr, [x24]
  8c:	ldr	x0, [x8]
  90:	str	x9, [x8]
  94:	cbz	x0, 74 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_+0x74>
  98:	ldr	x8, [x0]
  9c:	ldr	x8, [x8, #8]
  a0:	blr	x8
  a4:	b	74 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_+0x74>
  a8:	ldr	x8, [x20]
  ac:	str	xzr, [x20]
  b0:	ldr	x0, [x22]
  b4:	str	x8, [x22]
  b8:	cbz	x0, f8 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_+0xf8>
  bc:	ldr	x8, [x0]
  c0:	ldr	x8, [x8, #8]
  c4:	blr	x8
  c8:	b	f8 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_+0xf8>
  cc:	add	x1, x8, x21, lsl #3
  d0:	mov	x0, x19
  d4:	mov	x2, x20
  d8:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_>
  dc:	b	f8 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_+0xf8>
  e0:	ldr	x8, [x20]
  e4:	str	xzr, [x20]
  e8:	str	x8, [x9]
  ec:	ldr	x8, [x19, #8]
  f0:	add	x8, x8, #0x8
  f4:	str	x8, [x19, #8]
  f8:	ldr	x8, [x19]
  fc:	ldp	x20, x19, [sp, #48]
 100:	ldp	x24, x23, [sp, #16]
 104:	add	x0, x8, x21, lsl #3
 108:	ldp	x22, x21, [sp, #32]
 10c:	ldp	x29, x30, [sp], #64
 110:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x20, x1
  18:	lsr	x8, x1, #32
  1c:	mov	x19, x0
  20:	cbz	x8, 34 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x34>
  24:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>
  28:	add	x0, x0, #0x0
  2c:	mov	w1, #0x1                   	// #1
  30:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  34:	ldr	w8, [x19, #12]
  38:	add	x8, x8, #0x2
  3c:	orr	x8, x8, x8, lsr #1
  40:	orr	x8, x8, x8, lsr #2
  44:	orr	x8, x8, x8, lsr #4
  48:	orr	x8, x8, x8, lsr #8
  4c:	orr	x8, x8, x8, lsr #16
  50:	orr	x8, x8, x8, lsr #32
  54:	add	x9, x8, #0x1
  58:	cmp	x9, x20
  5c:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  60:	mov	w9, #0xffffffff            	// #-1
  64:	cmp	x8, x9
  68:	csel	x22, x8, x9, cc  // cc = lo, ul, last
  6c:	lsl	x0, x22, #5
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0xb8>
  7c:	cbz	x22, 98 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x21, [x19]
  c0:	cbz	w8, 158 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x158>
  c4:	add	x8, x21, x8, lsl #5
  c8:	add	x9, x20, #0x10
  cc:	add	x10, x21, #0x10
  d0:	b	100 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x100>
  d4:	stur	x11, [x9, #-16]
  d8:	ldr	x11, [x10]
  dc:	str	x11, [x9]
  e0:	ldur	x11, [x10, #-8]
  e4:	add	x12, x10, #0x10
  e8:	cmp	x12, x8
  ec:	stur	x11, [x9, #-8]
  f0:	stp	x10, xzr, [x10, #-16]
  f4:	strb	wzr, [x10], #32
  f8:	add	x9, x9, #0x20
  fc:	b.eq	11c <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x11c>  // b.none
 100:	stur	x9, [x9, #-16]
 104:	ldur	x11, [x10, #-16]
 108:	cmp	x11, x10
 10c:	b.ne	d4 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0xd4>  // b.any
 110:	ldr	q0, [x11]
 114:	str	q0, [x9]
 118:	b	e0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0xe0>
 11c:	ldr	w8, [x19, #8]
 120:	ldr	x21, [x19]
 124:	cbz	w8, 158 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x158>
 128:	lsl	x23, x8, #5
 12c:	b	138 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x138>
 130:	subs	x23, x23, #0x20
 134:	b.eq	154 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x154>  // b.none
 138:	add	x8, x21, x23
 13c:	ldur	x0, [x8, #-32]
 140:	sub	x8, x8, #0x10
 144:	cmp	x8, x0
 148:	b.eq	130 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x130>  // b.none
 14c:	bl	0 <_ZdlPv>
 150:	b	130 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x130>
 154:	ldr	x21, [x19]
 158:	add	x8, x19, #0x10
 15c:	cmp	x21, x8
 160:	b.eq	16c <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x16c>  // b.none
 164:	mov	x0, x21
 168:	bl	0 <free>
 16c:	str	x20, [x19]
 170:	str	w22, [x19, #12]
 174:	ldp	x20, x19, [sp, #48]
 178:	ldp	x22, x21, [sp, #32]
 17c:	ldr	x23, [sp, #16]
 180:	ldp	x29, x30, [sp], #64
 184:	ret

Disassembly of section .text._ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv:

0000000000000000 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm4dbgsEv>
  14:	ldp	x9, x8, [x0, #16]
  18:	sub	x9, x9, x8
  1c:	cmp	x9, #0x39
  20:	b.hi	38 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv+0x38>  // b.pmore
  24:	adrp	x1, 0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
  28:	add	x1, x1, #0x0
  2c:	mov	w2, #0x3a                  	// #58
  30:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  34:	b	64 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv+0x64>
  38:	adrp	x9, 0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
  3c:	add	x9, x9, #0x0
  40:	ldur	q0, [x9, #42]
  44:	ldp	q2, q1, [x9, #16]
  48:	ldr	q3, [x9]
  4c:	stur	q0, [x8, #42]
  50:	stp	q2, q1, [x8, #16]
  54:	str	q3, [x8]
  58:	ldr	x8, [x0, #24]
  5c:	add	x8, x8, #0x3a
  60:	str	x8, [x0, #24]
  64:	ldrb	w20, [x19, #96]
  68:	bl	0 <_ZN4llvm4dbgsEv>
  6c:	ldp	x9, x8, [x0, #16]
  70:	sub	x9, x9, x8
  74:	tbnz	w20, #0, 94 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv+0x94>
  78:	cmp	x9, #0x82
  7c:	b.hi	d4 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv+0xd4>  // b.pmore
  80:	adrp	x1, 0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
  84:	add	x1, x1, #0x0
  88:	mov	w2, #0x83                  	// #131
  8c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  90:	bl	0 <abort>
  94:	cmp	x9, #0x26
  98:	b.hi	118 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv+0x118>  // b.pmore
  9c:	adrp	x1, 0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
  a0:	add	x1, x1, #0x0
  a4:	mov	w2, #0x27                  	// #39
  a8:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  ac:	ldrb	w8, [x19, #96]
  b0:	tbz	w8, #0, 144 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv+0x144>
  b4:	ldr	x19, [x19]
  b8:	bl	0 <_ZN4llvm4dbgsEv>
  bc:	ldr	x8, [x19]
  c0:	mov	x1, x0
  c4:	mov	x0, x19
  c8:	ldr	x8, [x8, #16]
  cc:	blr	x8
  d0:	bl	0 <abort>
  d4:	adrp	x9, 0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
  d8:	add	x9, x9, #0x0
  dc:	ldp	q1, q0, [x9, #32]
  e0:	ldp	q2, q3, [x9]
  e4:	stp	q1, q0, [x8, #32]
  e8:	ldp	q0, q1, [x9, #96]
  ec:	stp	q2, q3, [x8]
  f0:	ldp	q2, q3, [x9, #64]
  f4:	mov	w9, #0x2964                	// #10596
  f8:	movk	w9, #0xa2e, lsl #16
  fc:	stur	w9, [x8, #127]
 100:	stp	q0, q1, [x8, #96]
 104:	stp	q2, q3, [x8, #64]
 108:	ldr	x8, [x0, #24]
 10c:	add	x8, x8, #0x83
 110:	str	x8, [x0, #24]
 114:	bl	0 <abort>
 118:	adrp	x9, 0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
 11c:	add	x9, x9, #0x0
 120:	ldur	x10, [x9, #31]
 124:	ldp	q1, q0, [x9]
 128:	stur	x10, [x8, #31]
 12c:	stp	q1, q0, [x8]
 130:	ldr	x8, [x0, #24]
 134:	add	x8, x8, #0x27
 138:	str	x8, [x0, #24]
 13c:	ldrb	w8, [x19, #96]
 140:	tbnz	w8, #0, b4 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv+0xb4>
 144:	adrp	x0, 0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
 148:	adrp	x1, 0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
 14c:	adrp	x3, 0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
 150:	add	x0, x0, #0x0
 154:	add	x1, x1, #0x0
 158:	add	x3, x3, #0x0
 15c:	mov	w2, #0x281                 	// #641
 160:	bl	0 <__assert_fail>

Disassembly of section .text._ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_:

0000000000000000 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	stp	x28, x27, [sp, #16]
   8:	stp	x26, x25, [sp, #32]
   c:	stp	x24, x23, [sp, #48]
  10:	stp	x22, x21, [sp, #64]
  14:	stp	x20, x19, [sp, #80]
  18:	mov	x29, sp
  1c:	ldp	x20, x25, [x0]
  20:	mov	x9, #0x7fffffffffffffe0    	// #9223372036854775776
  24:	sub	x8, x25, x20
  28:	cmp	x8, x9
  2c:	b.eq	234 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x234>  // b.none
  30:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  34:	asr	x9, x8, #5
  38:	movk	x10, #0xaaab
  3c:	cmp	x8, #0x0
  40:	mul	x9, x9, x10
  44:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  48:	csinc	x11, x9, xzr, ne  // ne = any
  4c:	movk	x8, #0x155, lsl #48
  50:	adds	x9, x11, x9
  54:	cset	w11, cs  // cs = hs, nlast
  58:	cmp	x9, x8
  5c:	cset	w12, hi  // hi = pmore
  60:	orr	w11, w11, w12
  64:	sub	x12, x1, x20
  68:	cmp	w11, #0x0
  6c:	csel	x26, x8, x9, ne  // ne = any
  70:	asr	x8, x12, #5
  74:	mov	x23, x2
  78:	mov	x19, x0
  7c:	mov	x21, x1
  80:	mul	x24, x8, x10
  84:	cbz	x26, 9c <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x9c>
  88:	add	x8, x26, x26, lsl #1
  8c:	lsl	x0, x8, #5
  90:	bl	0 <_Znwm>
  94:	mov	x22, x0
  98:	b	a0 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xa0>
  9c:	mov	x22, xzr
  a0:	mov	w8, #0x60                  	// #96
  a4:	madd	x24, x24, x8, x22
  a8:	mov	x0, x24
  ac:	mov	x1, x23
  b0:	bl	0 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  b4:	ldur	q0, [x23, #24]
  b8:	cmp	x20, x21
  bc:	stur	q0, [x24, #24]
  c0:	ldr	x8, [x23, #88]
  c4:	ldur	q0, [x23, #72]
  c8:	ldur	q1, [x23, #56]
  cc:	ldur	q2, [x23, #40]
  d0:	str	x8, [x24, #88]
  d4:	stur	q0, [x24, #72]
  d8:	stur	q1, [x24, #56]
  dc:	stur	q2, [x24, #40]
  e0:	mov	x24, x22
  e4:	b.eq	174 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x174>  // b.none
  e8:	mov	x24, x22
  ec:	mov	x27, x20
  f0:	b	104 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x104>
  f4:	add	x27, x27, #0x60
  f8:	cmp	x27, x21
  fc:	add	x24, x24, #0x60
 100:	b.eq	174 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x174>  // b.none
 104:	ldr	q0, [x27]
 108:	str	q0, [x24]
 10c:	ldr	x8, [x27, #16]
 110:	str	x8, [x24, #16]
 114:	ldur	q0, [x27, #72]
 118:	ldr	x8, [x27, #88]
 11c:	ldur	q1, [x27, #40]
 120:	stp	xzr, xzr, [x27, #8]
 124:	str	xzr, [x27]
 128:	ldur	q2, [x27, #56]
 12c:	stur	q0, [x24, #72]
 130:	str	x8, [x24, #88]
 134:	stur	q1, [x24, #40]
 138:	ldur	q0, [x27, #24]
 13c:	stur	q2, [x24, #56]
 140:	stur	q0, [x24, #24]
 144:	ldp	x23, x28, [x27]
 148:	cmp	x23, x28
 14c:	b.eq	164 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x164>  // b.none
 150:	ldr	x0, [x23], #24
 154:	bl	0 <free>
 158:	cmp	x28, x23
 15c:	b.ne	150 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x150>  // b.any
 160:	ldr	x23, [x27]
 164:	cbz	x23, f4 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xf4>
 168:	mov	x0, x23
 16c:	bl	0 <_ZdlPv>
 170:	b	f4 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xf4>
 174:	cmp	x25, x21
 178:	b	184 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x184>
 17c:	add	x21, x21, #0x60
 180:	cmp	x21, x25
 184:	add	x24, x24, #0x60
 188:	b.eq	1fc <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x1fc>  // b.none
 18c:	ldr	q0, [x21]
 190:	str	q0, [x24]
 194:	ldr	x8, [x21, #16]
 198:	str	x8, [x24, #16]
 19c:	ldur	q0, [x21, #72]
 1a0:	ldr	x8, [x21, #88]
 1a4:	ldur	q1, [x21, #40]
 1a8:	stp	xzr, xzr, [x21, #8]
 1ac:	str	xzr, [x21]
 1b0:	ldur	q2, [x21, #56]
 1b4:	stur	q0, [x24, #72]
 1b8:	str	x8, [x24, #88]
 1bc:	stur	q1, [x24, #40]
 1c0:	ldur	q0, [x21, #24]
 1c4:	stur	q2, [x24, #56]
 1c8:	stur	q0, [x24, #24]
 1cc:	ldp	x23, x27, [x21]
 1d0:	cmp	x23, x27
 1d4:	b.eq	1ec <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x1ec>  // b.none
 1d8:	ldr	x0, [x23], #24
 1dc:	bl	0 <free>
 1e0:	cmp	x27, x23
 1e4:	b.ne	1d8 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x1d8>  // b.any
 1e8:	ldr	x23, [x21]
 1ec:	cbz	x23, 17c <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x17c>
 1f0:	mov	x0, x23
 1f4:	bl	0 <_ZdlPv>
 1f8:	b	17c <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x17c>
 1fc:	cbz	x20, 208 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x208>
 200:	mov	x0, x20
 204:	bl	0 <_ZdlPv>
 208:	mov	w8, #0x60                  	// #96
 20c:	madd	x8, x26, x8, x22
 210:	stp	x22, x24, [x19]
 214:	str	x8, [x19, #16]
 218:	ldp	x20, x19, [sp, #80]
 21c:	ldp	x22, x21, [sp, #64]
 220:	ldp	x24, x23, [sp, #48]
 224:	ldp	x26, x25, [sp, #32]
 228:	ldp	x28, x27, [sp, #16]
 22c:	ldp	x29, x30, [sp], #96
 230:	ret
 234:	adrp	x0, 0 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 238:	add	x0, x0, #0x0
 23c:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt6vectorIN4llvm9BitVectorESaIS1_EEC2ERKS3_:

0000000000000000 <_ZNSt6vectorIN4llvm9BitVectorESaIS1_EEC2ERKS3_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	str	x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	ldp	x9, x8, [x1]
  1c:	mov	x19, x0
  20:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  24:	stp	xzr, xzr, [x0]
  28:	subs	x0, x8, x9
  2c:	movk	x10, #0xaaab
  30:	asr	x8, x0, #3
  34:	mov	x21, x1
  38:	mul	x22, x8, x10
  3c:	str	xzr, [x19, #16]
  40:	b.eq	64 <_ZNSt6vectorIN4llvm9BitVectorESaIS1_EEC2ERKS3_+0x64>  // b.none
  44:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  48:	movk	x8, #0x5556
  4c:	movk	x8, #0x555, lsl #48
  50:	cmp	x22, x8
  54:	b.cs	124 <_ZNSt6vectorIN4llvm9BitVectorESaIS1_EEC2ERKS3_+0x124>  // b.hs, b.nlast
  58:	bl	0 <_Znwm>
  5c:	mov	x20, x0
  60:	b	68 <_ZNSt6vectorIN4llvm9BitVectorESaIS1_EEC2ERKS3_+0x68>
  64:	mov	x20, xzr
  68:	mov	w8, #0x18                  	// #24
  6c:	madd	x8, x22, x8, x20
  70:	stp	x20, x20, [x19]
  74:	str	x8, [x19, #16]
  78:	ldp	x23, x24, [x21]
  7c:	cmp	x23, x24
  80:	b.eq	108 <_ZNSt6vectorIN4llvm9BitVectorESaIS1_EEC2ERKS3_+0x108>  // b.none
  84:	adrp	x21, 0 <_ZNSt6vectorIN4llvm9BitVectorESaIS1_EEC2ERKS3_>
  88:	add	x21, x21, #0x0
  8c:	b	c0 <_ZNSt6vectorIN4llvm9BitVectorESaIS1_EEC2ERKS3_+0xc0>
  90:	mov	w1, #0x1                   	// #1
  94:	mov	x0, x21
  98:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  9c:	mov	x0, xzr
  a0:	stp	x0, x25, [x20]
  a4:	ldr	x1, [x23]
  a8:	mov	x2, x22
  ac:	bl	0 <memcpy>
  b0:	add	x23, x23, #0x18
  b4:	cmp	x24, x23
  b8:	add	x20, x20, #0x18
  bc:	b.eq	108 <_ZNSt6vectorIN4llvm9BitVectorESaIS1_EEC2ERKS3_+0x108>  // b.none
  c0:	stp	xzr, xzr, [x20]
  c4:	ldr	w8, [x23, #16]
  c8:	str	w8, [x20, #16]
  cc:	cbz	w8, 100 <_ZNSt6vectorIN4llvm9BitVectorESaIS1_EEC2ERKS3_+0x100>
  d0:	ldr	w8, [x23, #16]
  d4:	add	w8, w8, #0x3f
  d8:	lsr	w25, w8, #6
  dc:	lsl	x22, x25, #3
  e0:	mov	x0, x22
  e4:	bl	0 <malloc>
  e8:	cbnz	x0, a0 <_ZNSt6vectorIN4llvm9BitVectorESaIS1_EEC2ERKS3_+0xa0>
  ec:	cbnz	w25, 90 <_ZNSt6vectorIN4llvm9BitVectorESaIS1_EEC2ERKS3_+0x90>
  f0:	mov	w0, #0x1                   	// #1
  f4:	bl	0 <malloc>
  f8:	cbnz	x0, a0 <_ZNSt6vectorIN4llvm9BitVectorESaIS1_EEC2ERKS3_+0xa0>
  fc:	b	90 <_ZNSt6vectorIN4llvm9BitVectorESaIS1_EEC2ERKS3_+0x90>
 100:	stp	xzr, xzr, [x20]
 104:	b	b0 <_ZNSt6vectorIN4llvm9BitVectorESaIS1_EEC2ERKS3_+0xb0>
 108:	str	x20, [x19, #8]
 10c:	ldp	x20, x19, [sp, #64]
 110:	ldp	x22, x21, [sp, #48]
 114:	ldp	x24, x23, [sp, #32]
 118:	ldr	x25, [sp, #16]
 11c:	ldp	x29, x30, [sp], #80
 120:	ret
 124:	bl	0 <_ZSt17__throw_bad_allocv>

TargetOptionsCommandFlags.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>:
   0:	sub	sp, sp, #0x90
   4:	stp	x29, x30, [sp, #96]
   8:	str	x21, [sp, #112]
   c:	stp	x20, x19, [sp, #128]
  10:	add	x29, sp, #0x60
  14:	mov	x19, x8
  18:	ldrb	w9, [x19, #16]
  1c:	mov	w8, #0x1                   	// #1
  20:	str	w8, [x19, #12]
  24:	adrp	x8, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
  28:	ldr	q0, [x8]
  2c:	ldrh	w8, [x19]
  30:	and	w9, w9, #0xfc
  34:	strb	w9, [x19, #16]
  38:	ldrb	w9, [x19, #8]
  3c:	and	w8, w8, #0xfe00
  40:	orr	w8, w8, #0x10
  44:	strh	w8, [x19]
  48:	and	w8, w9, #0xf8
  4c:	orr	w8, w8, #0x1
  50:	strb	w8, [x19, #8]
  54:	ldr	w8, [x19, #24]
  58:	add	x20, x19, #0x38
  5c:	mov	x0, x20
  60:	str	wzr, [x19, #4]
  64:	and	w8, w8, #0xff800000
  68:	orr	w8, w8, #0x8
  6c:	str	xzr, [x19, #48]
  70:	str	wzr, [x19, #44]
  74:	stur	q0, [x19, #28]
  78:	stp	wzr, w8, [x19, #20]
  7c:	bl	0 <_ZN4llvm15MCTargetOptionsC1Ev>
  80:	adrp	x8, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
  84:	ldr	w8, [x8]
  88:	adrp	x9, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
  8c:	ldrh	w10, [x19]
  90:	adrp	x11, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
  94:	ldrb	w9, [x9]
  98:	adrp	x12, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
  9c:	ldrb	w11, [x11]
  a0:	str	w8, [x19, #32]
  a4:	adrp	x8, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
  a8:	ldrb	w12, [x12]
  ac:	and	w10, w10, #0xffffff81
  b0:	ldrb	w8, [x8]
  b4:	orr	w9, w10, w9, lsl #1
  b8:	adrp	x10, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
  bc:	orr	w9, w9, w11, lsl #2
  c0:	orr	w9, w9, w12, lsl #3
  c4:	adrp	x12, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
  c8:	ldrb	w10, [x10]
  cc:	adrp	x11, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
  d0:	orr	w8, w9, w8, lsl #5
  d4:	adrp	x9, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
  d8:	ldrb	w12, [x12]
  dc:	ldr	w11, [x11]
  e0:	ldr	w9, [x9]
  e4:	orr	w8, w8, w10, lsl #4
  e8:	orr	w8, w8, w12, lsl #6
  ec:	str	w11, [x19, #48]
  f0:	strh	w8, [x19]
  f4:	cbz	w9, fc <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0xfc>
  f8:	str	w9, [x19, #28]
  fc:	adrp	x9, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 100:	adrp	x11, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 104:	ldr	w13, [x19, #24]
 108:	ldrb	w9, [x9]
 10c:	ldr	w11, [x11]
 110:	adrp	x12, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 114:	ldrb	w14, [x19, #8]
 118:	mov	w15, #0x30                  	// #48
 11c:	and	w8, w8, #0xfffffe7f
 120:	movk	w15, #0xff8d, lsl #16
 124:	ldrb	w12, [x12]
 128:	and	w13, w13, w15
 12c:	adrp	x15, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 130:	orr	w8, w8, w9, lsl #7
 134:	ldrb	w9, [x19, #16]
 138:	str	w11, [x19, #4]
 13c:	adrp	x11, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 140:	ldrb	w15, [x15]
 144:	ldrb	w11, [x11]
 148:	and	w14, w14, #0xfe
 14c:	orr	w12, w14, w12
 150:	adrp	x14, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 154:	add	x14, x14, #0x0
 158:	and	w9, w9, #0xfe
 15c:	orr	w9, w9, w15
 160:	ldrh	w15, [x14]
 164:	orr	w11, w13, w11
 168:	adrp	x13, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 16c:	adrp	x10, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 170:	ldr	w13, [x13]
 174:	ldrb	w10, [x10]
 178:	cmp	w15, #0x0
 17c:	adrp	x15, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 180:	str	w13, [x19, #52]
 184:	adrp	x13, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 188:	ldrb	w15, [x15]
 18c:	orr	w8, w8, w10, lsl #8
 190:	adrp	x10, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 194:	strb	w12, [x19, #8]
 198:	adrp	x12, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 19c:	ldrb	w13, [x13]
 1a0:	ldrb	w10, [x10]
 1a4:	ldr	w12, [x12]
 1a8:	orr	w11, w11, w15, lsl #2
 1ac:	ldrb	w14, [x14, #128]
 1b0:	adrp	x15, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 1b4:	orr	w11, w11, w13, lsl #1
 1b8:	strh	w8, [x19]
 1bc:	adrp	x8, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 1c0:	eor	w9, w9, #0x1
 1c4:	ldrb	w15, [x15]
 1c8:	ubfiz	w12, w12, #6, #8
 1cc:	orr	w10, w11, w10, lsl #3
 1d0:	strb	w9, [x19, #16]
 1d4:	adrp	x9, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 1d8:	ldrb	w8, [x8]
 1dc:	orr	w10, w10, w12
 1e0:	adrp	x13, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 1e4:	ldrb	w9, [x9]
 1e8:	cset	w11, ne  // ne = any
 1ec:	orr	w10, w10, w14, lsl #14
 1f0:	ldrb	w13, [x13]
 1f4:	orr	w10, w10, w11, lsl #15
 1f8:	orr	w10, w10, w15, lsl #17
 1fc:	orr	w8, w10, w8, lsl #20
 200:	orr	w8, w8, w9, lsl #21
 204:	orr	w8, w8, w13, lsl #22
 208:	mov	x0, sp
 20c:	str	w8, [x19, #24]
 210:	mov	x21, sp
 214:	bl	0 <_ZN4llvm15MCTargetOptionsC1Ev>
 218:	ldrh	w9, [sp]
 21c:	adrp	x8, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 220:	mov	w10, #0xfd7e                	// #64894
 224:	adrp	x11, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 228:	ldrb	w8, [x8]
 22c:	and	w9, w9, w10
 230:	adrp	x10, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 234:	ldrb	w11, [x11]
 238:	adrp	x12, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 23c:	ldrb	w10, [x10]
 240:	ldr	w12, [x12]
 244:	orr	w8, w9, w8
 248:	orr	w8, w8, w11, lsl #7
 24c:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 250:	orr	w8, w8, w10, lsl #9
 254:	add	x0, x21, #0x8
 258:	add	x1, x1, #0x0
 25c:	str	w12, [sp, #4]
 260:	strh	w8, [sp]
 264:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 268:	adrp	x8, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 26c:	ldrh	w9, [sp]
 270:	adrp	x10, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 274:	ldrb	w8, [x8]
 278:	ldrb	w10, [x10]
 27c:	adrp	x11, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 280:	ldrb	w11, [x11]
 284:	and	w9, w9, #0xffffffe3
 288:	orr	w8, w9, w8, lsl #2
 28c:	orr	w8, w8, w10, lsl #3
 290:	orr	w8, w8, w11, lsl #4
 294:	mov	x1, sp
 298:	mov	x0, x20
 29c:	strh	w8, [sp]
 2a0:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 2a4:	ldp	x20, x21, [sp, #72]
 2a8:	cmp	x20, x21
 2ac:	b.ne	328 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x328>  // b.any
 2b0:	cbz	x20, 2bc <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x2bc>
 2b4:	mov	x0, x20
 2b8:	bl	0 <_ZdlPv>
 2bc:	ldr	x0, [sp, #40]
 2c0:	mov	x20, sp
 2c4:	add	x8, x20, #0x38
 2c8:	cmp	x0, x8
 2cc:	b.eq	2d4 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x2d4>  // b.none
 2d0:	bl	0 <_ZdlPv>
 2d4:	ldr	x0, [sp, #8]
 2d8:	add	x8, x20, #0x18
 2dc:	cmp	x0, x8
 2e0:	b.eq	2e8 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x2e8>  // b.none
 2e4:	bl	0 <_ZdlPv>
 2e8:	adrp	x8, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 2ec:	adrp	x9, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 2f0:	adrp	x10, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 2f4:	ldr	w8, [x8]
 2f8:	ldr	w9, [x9]
 2fc:	ldr	w10, [x10]
 300:	ldr	x21, [sp, #112]
 304:	ldp	x29, x30, [sp, #96]
 308:	stp	w8, w9, [x19, #36]
 30c:	str	w10, [x19, #44]
 310:	ldp	x20, x19, [sp, #128]
 314:	add	sp, sp, #0x90
 318:	ret
 31c:	add	x20, x20, #0x10
 320:	cmp	x20, x21
 324:	b.eq	33c <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x33c>  // b.none
 328:	ldr	x0, [x20], #16
 32c:	cmp	x0, x20
 330:	b.eq	31c <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x31c>  // b.none
 334:	bl	0 <_ZdlPv>
 338:	b	31c <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x31c>
 33c:	ldr	x20, [sp, #72]
 340:	cbnz	x20, 2b4 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x2b4>
 344:	b	2bc <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x2bc>

0000000000000348 <_ZN3lld24getRelocModelFromCMModelEv>:
 348:	adrp	x8, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 34c:	add	x8, x8, #0x0
 350:	ldrh	w9, [x8]
 354:	ldr	w8, [x8, #128]
 358:	cmp	w9, #0x0
 35c:	and	x9, x8, #0xffffff00
 360:	and	w8, w8, #0xff
 364:	csel	w8, wzr, w8, eq  // eq = none
 368:	cset	w10, ne  // ne = any
 36c:	orr	x0, x8, x9
 370:	bfi	x0, x10, #32, #1
 374:	ret

0000000000000378 <_ZN3lld23getCodeModelFromCMModelEv>:
 378:	adrp	x8, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 37c:	add	x8, x8, #0x0
 380:	ldrh	w9, [x8]
 384:	ldr	w8, [x8, #128]
 388:	cmp	w9, #0x0
 38c:	and	x9, x8, #0xffffff00
 390:	and	w8, w8, #0xff
 394:	csel	w8, wzr, w8, eq  // eq = none
 398:	cset	w10, ne  // ne = any
 39c:	orr	x0, x8, x9
 3a0:	bfi	x0, x10, #32, #1
 3a4:	ret

00000000000003a8 <_ZN3lld9getCPUStrB5cxx11Ev>:
 3a8:	stp	x29, x30, [sp, #-48]!
 3ac:	str	x21, [sp, #16]
 3b0:	stp	x20, x19, [sp, #32]
 3b4:	mov	x29, sp
 3b8:	adrp	x21, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 3bc:	add	x21, x21, #0x0
 3c0:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 3c4:	add	x1, x1, #0x0
 3c8:	mov	x0, x21
 3cc:	mov	x19, x8
 3d0:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
 3d4:	cbz	w0, 42c <_ZN3lld9getCPUStrB5cxx11Ev+0x84>
 3d8:	ldp	x20, x21, [x21]
 3dc:	add	x0, x19, #0x10
 3e0:	str	x0, [x19]
 3e4:	cbnz	x20, 3ec <_ZN3lld9getCPUStrB5cxx11Ev+0x44>
 3e8:	cbnz	x21, 48c <_ZN3lld9getCPUStrB5cxx11Ev+0xe4>
 3ec:	cmp	x21, #0x10
 3f0:	str	x21, [x29, #24]
 3f4:	b.cc	414 <_ZN3lld9getCPUStrB5cxx11Ev+0x6c>  // b.lo, b.ul, b.last
 3f8:	add	x1, x29, #0x18
 3fc:	mov	x0, x19
 400:	mov	x2, xzr
 404:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 408:	ldr	x8, [x29, #24]
 40c:	str	x0, [x19]
 410:	str	x8, [x19, #16]
 414:	cbz	x21, 460 <_ZN3lld9getCPUStrB5cxx11Ev+0xb8>
 418:	cmp	x21, #0x1
 41c:	b.ne	454 <_ZN3lld9getCPUStrB5cxx11Ev+0xac>  // b.any
 420:	ldrb	w8, [x20]
 424:	strb	w8, [x0]
 428:	b	460 <_ZN3lld9getCPUStrB5cxx11Ev+0xb8>
 42c:	bl	0 <_ZN4llvm3sys14getHostCPUNameEv>
 430:	mov	x20, x0
 434:	add	x0, x19, #0x10
 438:	str	x0, [x19]
 43c:	cbz	x20, 480 <_ZN3lld9getCPUStrB5cxx11Ev+0xd8>
 440:	mov	x21, x1
 444:	cmp	x1, #0x10
 448:	str	x1, [x29, #24]
 44c:	b.cc	414 <_ZN3lld9getCPUStrB5cxx11Ev+0x6c>  // b.lo, b.ul, b.last
 450:	b	3f8 <_ZN3lld9getCPUStrB5cxx11Ev+0x50>
 454:	mov	x1, x20
 458:	mov	x2, x21
 45c:	bl	0 <memcpy>
 460:	ldr	x8, [x29, #24]
 464:	ldr	x9, [x19]
 468:	str	x8, [x19, #8]
 46c:	strb	wzr, [x9, x8]
 470:	ldp	x20, x19, [sp, #32]
 474:	ldr	x21, [sp, #16]
 478:	ldp	x29, x30, [sp], #48
 47c:	ret
 480:	str	xzr, [x19, #8]
 484:	strb	wzr, [x19, #16]
 488:	b	470 <_ZN3lld9getCPUStrB5cxx11Ev+0xc8>
 48c:	adrp	x0, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 490:	add	x0, x0, #0x0
 494:	bl	0 <_ZSt19__throw_logic_errorPKc>

0000000000000498 <_ZN3lld9getMAttrsB5cxx11Ev>:
 498:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 49c:	add	x1, x1, #0x0
 4a0:	mov	x0, x8
 4a4:	b	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED2Ev:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  10:	ldr	x8, [x0, #184]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED2Ev+0x38>
  28:	add	x0, x19, #0xa8
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  3c:	ldp	x8, x0, [x19, #96]
  40:	ldr	x9, [x9]
  44:	cmp	x0, x8
  48:	add	x9, x9, #0x10
  4c:	str	x9, [x19]
  50:	b.eq	58 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED2Ev+0x58>  // b.none
  54:	bl	0 <free>
  58:	ldr	x8, [x19, #88]
  5c:	ldr	x0, [x19, #64]
  60:	add	x9, x19, #0x50
  64:	add	x8, x8, #0x1
  68:	cmp	x0, x9
  6c:	str	x8, [x19, #88]
  70:	b.eq	80 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED2Ev+0x80>  // b.none
  74:	ldr	x19, [sp, #16]
  78:	ldp	x29, x30, [sp], #32
  7c:	b	0 <free>
  80:	ldr	x19, [sp, #16]
  84:	ldp	x29, x30, [sp], #32
  88:	ret

Disassembly of section .text._ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED2Ev:

0000000000000000 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZTVN4llvm2cl3optIiLb0ENS0_6parserIiEEEE>
  10:	ldr	x8, [x0, #184]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED2Ev+0x38>
  28:	add	x0, x19, #0xa8
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  3c:	ldp	x8, x0, [x19, #96]
  40:	ldr	x9, [x9]
  44:	cmp	x0, x8
  48:	add	x9, x9, #0x10
  4c:	str	x9, [x19]
  50:	b.eq	58 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED2Ev+0x58>  // b.none
  54:	bl	0 <free>
  58:	ldr	x8, [x19, #88]
  5c:	ldr	x0, [x19, #64]
  60:	add	x9, x19, #0x50
  64:	add	x8, x8, #0x1
  68:	cmp	x0, x9
  6c:	str	x8, [x19, #88]
  70:	b.eq	80 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED2Ev+0x80>  // b.none
  74:	ldr	x19, [sp, #16]
  78:	ldp	x29, x30, [sp], #32
  7c:	b	0 <free>
  80:	ldr	x19, [sp, #16]
  84:	ldp	x29, x30, [sp], #32
  88:	ret

Disassembly of section .text._ZN4llvm2cl5aliasC2IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl5aliasC2IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #32]
   8:	stp	x22, x21, [sp, #48]
   c:	stp	x20, x19, [sp, #64]
  10:	add	x29, sp, #0x20
  14:	ldrh	w8, [x0, #10]
  18:	movi	v0.2d, #0x0
  1c:	adrp	x9, 0 <_ZN4llvm2cl5aliasC2IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_>
  20:	strh	wzr, [x0, #8]
  24:	str	wzr, [x0, #60]
  28:	stur	q0, [x0, #12]
  2c:	stur	q0, [x0, #28]
  30:	stur	q0, [x0, #44]
  34:	ldr	d0, [x9]
  38:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  3c:	ldr	x9, [x9]
  40:	and	w8, w8, #0x8000
  44:	orr	w8, w8, #0x20
  48:	strh	w8, [x0, #10]
  4c:	mov	x8, x0
  50:	str	x9, [x8, #80]!
  54:	add	x9, x0, #0x80
  58:	str	d0, [x0, #112]
  5c:	stp	xzr, x9, [x0, #88]
  60:	str	x9, [x0, #104]
  64:	adrp	x9, 0 <_ZTVN4llvm2cl5aliasE>
  68:	ldr	x9, [x9]
  6c:	movi	v0.2s, #0x1
  70:	mov	x19, x0
  74:	str	wzr, [x0, #120]
  78:	add	x9, x9, #0x10
  7c:	str	d0, [x0, #72]
  80:	str	x9, [x0]
  84:	str	x8, [x0, #64]
  88:	str	xzr, [x0, #136]
  8c:	mov	x0, x1
  90:	mov	x20, x3
  94:	mov	x21, x2
  98:	mov	x22, x1
  9c:	bl	0 <strlen>
  a0:	mov	x2, x0
  a4:	mov	x0, x19
  a8:	mov	x1, x22
  ac:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  b0:	ldr	q0, [x21]
  b4:	ldr	x8, [x19, #136]
  b8:	str	q0, [x19, #32]
  bc:	ldr	x20, [x20]
  c0:	cbz	x8, f4 <_ZN4llvm2cl5aliasC2IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_+0xf4>
  c4:	adrp	x8, 0 <_ZN4llvm2cl5aliasC2IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_>
  c8:	add	x8, x8, #0x0
  cc:	mov	w9, #0x103                 	// #259
  d0:	stp	x8, xzr, [sp, #8]
  d4:	strh	w9, [sp, #24]
  d8:	bl	0 <_ZN4llvm4errsEv>
  dc:	mov	x4, x0
  e0:	add	x1, sp, #0x8
  e4:	mov	x0, x19
  e8:	mov	x2, xzr
  ec:	mov	x3, xzr
  f0:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
  f4:	mov	x0, x19
  f8:	str	x20, [x19, #136]
  fc:	bl	0 <_ZN4llvm2cl5aliasC2IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_>
 100:	ldp	x20, x19, [sp, #64]
 104:	ldp	x22, x21, [sp, #48]
 108:	ldp	x29, x30, [sp, #32]
 10c:	add	sp, sp, #0x50
 110:	ret

Disassembly of section .text._ZN4llvm2cl6OptionD2Ev:

0000000000000000 <_ZN4llvm2cl6OptionD2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x0
  10:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  14:	ldr	x0, [x0, #104]
  18:	ldr	x8, [x19, #96]
  1c:	ldr	x9, [x9]
  20:	cmp	x0, x8
  24:	add	x9, x9, #0x10
  28:	str	x9, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6OptionD2Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	ldr	x8, [x19, #88]
  38:	ldr	x0, [x19, #64]
  3c:	add	x9, x19, #0x50
  40:	add	x8, x8, #0x1
  44:	cmp	x0, x9
  48:	str	x8, [x19, #88]
  4c:	b.eq	5c <_ZN4llvm2cl6OptionD2Ev+0x5c>  // b.none
  50:	ldr	x19, [sp, #16]
  54:	ldp	x29, x30, [sp], #32
  58:	b	0 <free>
  5c:	ldr	x19, [sp, #16]
  60:	ldp	x29, x30, [sp], #32
  64:	ret

Disassembly of section .text._ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZTVN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEE>
  10:	ldr	x8, [x0, #240]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED2Ev+0x38>
  28:	add	x0, x19, #0xe0
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #168]
  54:	b.eq	5c <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <_ZdlPv>
  5c:	ldr	x0, [x19, #136]
  60:	add	x8, x19, #0x98
  64:	cmp	x0, x8
  68:	b.eq	70 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED2Ev+0x70>  // b.none
  6c:	bl	0 <_ZdlPv>
  70:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  74:	ldp	x8, x0, [x19, #96]
  78:	ldr	x9, [x9]
  7c:	cmp	x0, x8
  80:	add	x9, x9, #0x10
  84:	str	x9, [x19]
  88:	b.eq	90 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED2Ev+0x90>  // b.none
  8c:	bl	0 <free>
  90:	ldr	x8, [x19, #88]
  94:	ldr	x0, [x19, #64]
  98:	add	x9, x19, #0x50
  9c:	add	x8, x8, #0x1
  a0:	cmp	x0, x9
  a4:	str	x8, [x19, #88]
  a8:	b.eq	b8 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED2Ev+0xb8>  // b.none
  ac:	ldr	x19, [sp, #16]
  b0:	ldp	x29, x30, [sp], #32
  b4:	b	0 <free>
  b8:	ldr	x19, [sp, #16]
  bc:	ldp	x29, x30, [sp], #32
  c0:	ret

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	ldrh	w8, [x0, #10]
  18:	movi	v0.2d, #0x0
  1c:	adrp	x9, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_>
  20:	strh	wzr, [x0, #8]
  24:	str	wzr, [x0, #60]
  28:	stur	q0, [x0, #12]
  2c:	stur	q0, [x0, #28]
  30:	stur	q0, [x0, #44]
  34:	ldr	d0, [x9]
  38:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  3c:	ldr	x9, [x9]
  40:	and	w8, w8, #0x8000
  44:	orr	w8, w8, #0x1
  48:	strh	w8, [x0, #10]
  4c:	mov	x8, x0
  50:	str	x9, [x8, #80]!
  54:	add	x9, x0, #0x80
  58:	str	d0, [x0, #112]
  5c:	stp	xzr, x9, [x0, #88]
  60:	str	x9, [x0, #104]
  64:	adrp	x9, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_>
  68:	ldr	x9, [x9]
  6c:	movi	v0.2s, #0x1
  70:	mov	x20, x0
  74:	mov	x19, x4
  78:	add	x9, x9, #0x10
  7c:	str	x9, [x0]
  80:	adrp	x9, 0 <_ZTVN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
  84:	ldr	x9, [x9]
  88:	str	x8, [x0, #64]
  8c:	adrp	x8, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_>
  90:	add	x8, x8, #0x0
  94:	add	x9, x9, #0x10
  98:	stp	xzr, x9, [x0, #176]
  9c:	adrp	x9, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_>
  a0:	add	x9, x9, #0x0
  a4:	str	wzr, [x0, #120]
  a8:	str	d0, [x0, #72]
  ac:	stp	xzr, xzr, [x0, #136]
  b0:	stp	xzr, xzr, [x0, #152]
  b4:	str	xzr, [x0, #168]
  b8:	stp	x8, x9, [x0, #208]
  bc:	mov	x0, x1
  c0:	mov	x21, x3
  c4:	mov	x22, x2
  c8:	mov	x23, x1
  cc:	bl	0 <strlen>
  d0:	mov	x2, x0
  d4:	mov	x0, x20
  d8:	mov	x1, x23
  dc:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  e0:	ldr	w8, [x22]
  e4:	cmp	w8, #0x8
  e8:	b.ne	f8 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_+0xf8>  // b.any
  ec:	ldr	x9, [x20, #24]
  f0:	cmp	x9, #0x1
  f4:	b.ne	130 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_+0x130>  // b.any
  f8:	ldrh	w9, [x20, #10]
  fc:	ubfiz	w8, w8, #9, #5
 100:	mov	x0, x20
 104:	ldr	x23, [sp, #16]
 108:	orr	w8, w9, w8
 10c:	strh	w8, [x20, #10]
 110:	ldr	q0, [x21]
 114:	str	q0, [x20, #32]
 118:	ldr	q0, [x19]
 11c:	str	q0, [x20, #48]
 120:	ldp	x20, x19, [sp, #48]
 124:	ldp	x22, x21, [sp, #32]
 128:	ldp	x29, x30, [sp], #64
 12c:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>
 130:	adrp	x0, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_>
 134:	adrp	x1, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_>
 138:	adrp	x3, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_>
 13c:	add	x0, x0, #0x0
 140:	add	x1, x1, #0x0
 144:	add	x3, x3, #0x0
 148:	mov	w2, #0x50e                 	// #1294
 14c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	adrp	x9, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev>
  14:	ldr	x8, [x0, #208]
  18:	ldr	x9, [x9]
  1c:	mov	x19, x0
  20:	add	x9, x9, #0x10
  24:	str	x9, [x0]
  28:	cbz	x8, 3c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev+0x3c>
  2c:	add	x0, x19, #0xc0
  30:	mov	w2, #0x3                   	// #3
  34:	mov	x1, x0
  38:	blr	x8
  3c:	ldr	x0, [x19, #160]
  40:	cbz	x0, 48 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev+0x48>
  44:	bl	0 <_ZdlPv>
  48:	ldp	x20, x21, [x19, #136]
  4c:	cmp	x20, x21
  50:	b.ne	b8 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev+0xb8>  // b.any
  54:	cbz	x20, 60 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev+0x60>
  58:	mov	x0, x20
  5c:	bl	0 <_ZdlPv>
  60:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  64:	ldp	x8, x0, [x19, #96]
  68:	ldr	x9, [x9]
  6c:	cmp	x0, x8
  70:	add	x9, x9, #0x10
  74:	str	x9, [x19]
  78:	b.eq	80 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x8, [x19, #88]
  84:	ldr	x0, [x19, #64]
  88:	add	x9, x19, #0x50
  8c:	add	x8, x8, #0x1
  90:	cmp	x0, x9
  94:	str	x8, [x19, #88]
  98:	b.eq	d8 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev+0xd8>  // b.none
  9c:	ldp	x20, x19, [sp, #32]
  a0:	ldr	x21, [sp, #16]
  a4:	ldp	x29, x30, [sp], #48
  a8:	b	0 <free>
  ac:	add	x20, x20, #0x10
  b0:	cmp	x20, x21
  b4:	b.eq	cc <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev+0xcc>  // b.none
  b8:	ldr	x0, [x20], #16
  bc:	cmp	x0, x20
  c0:	b.eq	ac <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev+0xac>  // b.none
  c4:	bl	0 <_ZdlPv>
  c8:	b	ac <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev+0xac>
  cc:	ldr	x20, [x19, #136]
  d0:	cbnz	x20, 58 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev+0x58>
  d4:	b	60 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev+0x60>
  d8:	ldp	x20, x19, [sp, #32]
  dc:	ldr	x21, [sp, #16]
  e0:	ldp	x29, x30, [sp], #48
  e4:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #48]
   8:	str	x23, [sp, #64]
   c:	stp	x22, x21, [sp, #80]
  10:	stp	x20, x19, [sp, #96]
  14:	add	x29, sp, #0x30
  18:	ldrh	w8, [x0, #10]
  1c:	movi	v0.2d, #0x0
  20:	adrp	x9, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  24:	strh	wzr, [x0, #8]
  28:	str	wzr, [x0, #60]
  2c:	stur	q0, [x0, #12]
  30:	stur	q0, [x0, #28]
  34:	stur	q0, [x0, #44]
  38:	ldr	d0, [x9]
  3c:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  40:	ldr	x9, [x9]
  44:	and	w8, w8, #0x8000
  48:	strh	w8, [x0, #10]
  4c:	mov	x8, x0
  50:	str	x9, [x8, #80]!
  54:	str	d0, [x0, #112]
  58:	movi	v0.2s, #0x1
  5c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  60:	str	d0, [x0, #72]
  64:	ldr	d0, [x9]
  68:	add	x9, x0, #0x80
  6c:	stp	xzr, x9, [x0, #88]
  70:	str	x9, [x0, #104]
  74:	adrp	x9, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  78:	ldr	x9, [x9]
  7c:	mov	x22, x0
  80:	mov	x19, x0
  84:	mov	x20, x3
  88:	add	x9, x9, #0x10
  8c:	str	x9, [x0, #144]
  90:	mov	w9, #0x1                   	// #1
  94:	strb	w9, [x0, #156]
  98:	adrp	x9, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  9c:	ldr	x9, [x9]
  a0:	mov	x21, x2
  a4:	mov	x23, x1
  a8:	add	x9, x9, #0x10
  ac:	str	x9, [x0]
  b0:	adrp	x9, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  b4:	ldr	x9, [x9]
  b8:	str	x8, [x0, #64]
  bc:	str	wzr, [x0, #120]
  c0:	str	wzr, [x0, #136]
  c4:	add	x8, x9, #0x10
  c8:	str	wzr, [x0, #152]
  cc:	str	x8, [x22, #160]!
  d0:	add	x8, x0, #0xc0
  d4:	stp	x0, x8, [x0, #168]
  d8:	adrp	x8, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  dc:	add	x8, x8, #0x0
  e0:	str	x8, [x0, #600]
  e4:	adrp	x8, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  e8:	add	x8, x8, #0x0
  ec:	str	d0, [x0, #184]
  f0:	str	x8, [x0, #592]
  f4:	mov	x0, x1
  f8:	bl	0 <strlen>
  fc:	mov	x2, x0
 100:	mov	x0, x19
 104:	mov	x1, x23
 108:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
 10c:	ldr	q0, [x21]
 110:	str	q0, [x19, #32]
 114:	ldr	w8, [x20, #8]
 118:	cbz	w8, 160 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x160>
 11c:	ldr	x21, [x20]
 120:	mov	x9, sp
 124:	add	x8, x8, x8, lsl #2
 128:	add	x20, x9, #0x10
 12c:	lsl	x23, x8, #3
 130:	ldp	q0, q1, [x21]
 134:	ldr	x5, [x21, #32]
 138:	mov	x0, x22
 13c:	mov	x3, x20
 140:	stp	q0, q1, [sp]
 144:	ldp	x1, x2, [sp]
 148:	ldr	x4, [sp, #24]
 14c:	str	x5, [sp, #32]
 150:	bl	0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 154:	subs	x23, x23, #0x28
 158:	add	x21, x21, #0x28
 15c:	b.ne	130 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x130>  // b.any
 160:	mov	x0, x19
 164:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
 168:	ldp	x20, x19, [sp, #96]
 16c:	ldp	x22, x21, [sp, #80]
 170:	ldr	x23, [sp, #64]
 174:	ldp	x29, x30, [sp, #48]
 178:	add	sp, sp, #0x70
 17c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED2Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	a4 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED2Ev+0xa4>  // b.none
  98:	ldr	x19, [sp, #16]
  9c:	ldp	x29, x30, [sp], #32
  a0:	b	0 <free>
  a4:	ldr	x19, [sp, #16]
  a8:	ldp	x29, x30, [sp], #32
  ac:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #48]
   8:	str	x25, [sp, #64]
   c:	stp	x24, x23, [sp, #80]
  10:	stp	x22, x21, [sp, #96]
  14:	stp	x20, x19, [sp, #112]
  18:	add	x29, sp, #0x30
  1c:	strh	wzr, [x0, #8]
  20:	ldrh	w8, [x0, #10]
  24:	movi	v0.2d, #0x0
  28:	str	wzr, [x0, #60]
  2c:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  30:	adrp	x10, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  34:	ldr	x9, [x9]
  38:	stur	q0, [x0, #12]
  3c:	stur	q0, [x0, #28]
  40:	stur	q0, [x0, #44]
  44:	ldr	d0, [x10]
  48:	mov	x10, x0
  4c:	and	w8, w8, #0x8000
  50:	strh	w8, [x0, #10]
  54:	str	x9, [x10, #80]!
  58:	str	d0, [x0, #112]
  5c:	movi	v0.2s, #0x1
  60:	adrp	x9, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  64:	str	d0, [x0, #72]
  68:	ldr	d0, [x9]
  6c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  70:	ldr	x9, [x9]
  74:	add	x8, x0, #0x80
  78:	stp	xzr, x8, [x0, #88]
  7c:	str	x8, [x0, #104]
  80:	add	x8, x9, #0x10
  84:	str	x8, [x0, #144]
  88:	adrp	x8, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  8c:	ldr	x8, [x8]
  90:	mov	w25, #0x1                   	// #1
  94:	mov	x23, x0
  98:	mov	x19, x0
  9c:	add	x8, x8, #0x10
  a0:	str	x8, [x0]
  a4:	adrp	x8, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  a8:	ldr	x8, [x8]
  ac:	str	x10, [x0, #64]
  b0:	str	wzr, [x0, #120]
  b4:	str	wzr, [x0, #136]
  b8:	add	x8, x8, #0x10
  bc:	strb	w25, [x0, #156]
  c0:	str	wzr, [x0, #152]
  c4:	str	x8, [x23, #160]!
  c8:	add	x8, x0, #0xc0
  cc:	stp	x0, x8, [x0, #168]
  d0:	adrp	x8, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  d4:	add	x8, x8, #0x0
  d8:	str	x8, [x0, #600]
  dc:	adrp	x8, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  e0:	add	x8, x8, #0x0
  e4:	str	d0, [x0, #184]
  e8:	str	x8, [x0, #592]
  ec:	mov	x0, x1
  f0:	mov	x20, x4
  f4:	mov	x21, x3
  f8:	mov	x22, x2
  fc:	mov	x24, x1
 100:	bl	0 <strlen>
 104:	mov	x2, x0
 108:	mov	x0, x19
 10c:	mov	x1, x24
 110:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
 114:	ldr	q0, [x22]
 118:	str	q0, [x19, #32]
 11c:	ldr	x8, [x21]
 120:	ldr	w9, [x8]
 124:	strb	w25, [x19, #156]
 128:	str	w9, [x19, #136]
 12c:	ldr	w8, [x8]
 130:	str	w8, [x19, #152]
 134:	ldr	w8, [x20, #8]
 138:	cbz	w8, 180 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x180>
 13c:	ldr	x21, [x20]
 140:	mov	x9, sp
 144:	add	x8, x8, x8, lsl #2
 148:	add	x20, x9, #0x10
 14c:	lsl	x22, x8, #3
 150:	ldp	q0, q1, [x21]
 154:	ldr	x5, [x21, #32]
 158:	mov	x0, x23
 15c:	mov	x3, x20
 160:	stp	q0, q1, [sp]
 164:	ldp	x1, x2, [sp]
 168:	ldr	x4, [sp, #24]
 16c:	str	x5, [sp, #32]
 170:	bl	0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 174:	subs	x22, x22, #0x28
 178:	add	x21, x21, #0x28
 17c:	b.ne	150 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x150>  // b.any
 180:	mov	x0, x19
 184:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
 188:	ldp	x20, x19, [sp, #112]
 18c:	ldp	x22, x21, [sp, #96]
 190:	ldp	x24, x23, [sp, #80]
 194:	ldr	x25, [sp, #64]
 198:	ldp	x29, x30, [sp, #48]
 19c:	add	sp, sp, #0x80
 1a0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED2Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	a4 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED2Ev+0xa4>  // b.none
  98:	ldr	x19, [sp, #16]
  9c:	ldp	x29, x30, [sp], #32
  a0:	b	0 <free>
  a4:	ldr	x19, [sp, #16]
  a8:	ldp	x29, x30, [sp], #32
  ac:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #48]
   8:	str	x23, [sp, #64]
   c:	stp	x22, x21, [sp, #80]
  10:	stp	x20, x19, [sp, #96]
  14:	add	x29, sp, #0x30
  18:	ldrh	w8, [x0, #10]
  1c:	movi	v0.2d, #0x0
  20:	adrp	x9, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  24:	strh	wzr, [x0, #8]
  28:	str	wzr, [x0, #60]
  2c:	stur	q0, [x0, #12]
  30:	stur	q0, [x0, #28]
  34:	stur	q0, [x0, #44]
  38:	ldr	d0, [x9]
  3c:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  40:	ldr	x9, [x9]
  44:	and	w8, w8, #0x8000
  48:	strh	w8, [x0, #10]
  4c:	mov	x8, x0
  50:	str	x9, [x8, #80]!
  54:	str	d0, [x0, #112]
  58:	movi	v0.2s, #0x1
  5c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  60:	str	d0, [x0, #72]
  64:	ldr	d0, [x9]
  68:	add	x9, x0, #0x80
  6c:	stp	xzr, x9, [x0, #88]
  70:	str	x9, [x0, #104]
  74:	adrp	x9, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  78:	ldr	x9, [x9]
  7c:	mov	x22, x0
  80:	mov	x19, x0
  84:	mov	x20, x3
  88:	add	x9, x9, #0x10
  8c:	str	x9, [x0, #144]
  90:	mov	w9, #0x1                   	// #1
  94:	strb	w9, [x0, #156]
  98:	adrp	x9, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  9c:	ldr	x9, [x9]
  a0:	mov	x21, x2
  a4:	mov	x23, x1
  a8:	add	x9, x9, #0x10
  ac:	str	x9, [x0]
  b0:	adrp	x9, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  b4:	ldr	x9, [x9]
  b8:	str	x8, [x0, #64]
  bc:	str	wzr, [x0, #120]
  c0:	str	wzr, [x0, #136]
  c4:	add	x8, x9, #0x10
  c8:	str	wzr, [x0, #152]
  cc:	str	x8, [x22, #160]!
  d0:	add	x8, x0, #0xc0
  d4:	stp	x0, x8, [x0, #168]
  d8:	adrp	x8, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  dc:	add	x8, x8, #0x0
  e0:	str	x8, [x0, #600]
  e4:	adrp	x8, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  e8:	add	x8, x8, #0x0
  ec:	str	d0, [x0, #184]
  f0:	str	x8, [x0, #592]
  f4:	mov	x0, x1
  f8:	bl	0 <strlen>
  fc:	mov	x2, x0
 100:	mov	x0, x19
 104:	mov	x1, x23
 108:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
 10c:	ldr	q0, [x21]
 110:	str	q0, [x19, #32]
 114:	ldr	w8, [x20, #8]
 118:	cbz	w8, 160 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x160>
 11c:	ldr	x21, [x20]
 120:	mov	x9, sp
 124:	add	x8, x8, x8, lsl #2
 128:	add	x20, x9, #0x10
 12c:	lsl	x23, x8, #3
 130:	ldp	q0, q1, [x21]
 134:	ldr	x5, [x21, #32]
 138:	mov	x0, x22
 13c:	mov	x3, x20
 140:	stp	q0, q1, [sp]
 144:	ldp	x1, x2, [sp]
 148:	ldr	x4, [sp, #24]
 14c:	str	x5, [sp, #32]
 150:	bl	0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 154:	subs	x23, x23, #0x28
 158:	add	x21, x21, #0x28
 15c:	b.ne	130 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x130>  // b.any
 160:	mov	x0, x19
 164:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
 168:	ldp	x20, x19, [sp, #96]
 16c:	ldp	x22, x21, [sp, #80]
 170:	ldr	x23, [sp, #64]
 174:	ldp	x29, x30, [sp, #48]
 178:	add	sp, sp, #0x70
 17c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED2Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	a4 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED2Ev+0xa4>  // b.none
  98:	ldr	x19, [sp, #16]
  9c:	ldp	x29, x30, [sp], #32
  a0:	b	0 <free>
  a4:	ldr	x19, [sp, #16]
  a8:	ldp	x29, x30, [sp], #32
  ac:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #48]
   8:	str	x25, [sp, #64]
   c:	stp	x24, x23, [sp, #80]
  10:	stp	x22, x21, [sp, #96]
  14:	stp	x20, x19, [sp, #112]
  18:	add	x29, sp, #0x30
  1c:	strh	wzr, [x0, #8]
  20:	ldrh	w8, [x0, #10]
  24:	movi	v0.2d, #0x0
  28:	str	wzr, [x0, #60]
  2c:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  30:	adrp	x10, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  34:	ldr	x9, [x9]
  38:	stur	q0, [x0, #12]
  3c:	stur	q0, [x0, #28]
  40:	stur	q0, [x0, #44]
  44:	ldr	d0, [x10]
  48:	mov	x10, x0
  4c:	and	w8, w8, #0x8000
  50:	strh	w8, [x0, #10]
  54:	str	x9, [x10, #80]!
  58:	str	d0, [x0, #112]
  5c:	movi	v0.2s, #0x1
  60:	adrp	x9, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  64:	str	d0, [x0, #72]
  68:	ldr	d0, [x9]
  6c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  70:	ldr	x9, [x9]
  74:	add	x8, x0, #0x80
  78:	stp	xzr, x8, [x0, #88]
  7c:	str	x8, [x0, #104]
  80:	add	x8, x9, #0x10
  84:	str	x8, [x0, #144]
  88:	adrp	x8, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  8c:	ldr	x8, [x8]
  90:	mov	w25, #0x1                   	// #1
  94:	mov	x23, x0
  98:	mov	x19, x0
  9c:	add	x8, x8, #0x10
  a0:	str	x8, [x0]
  a4:	adrp	x8, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  a8:	ldr	x8, [x8]
  ac:	str	x10, [x0, #64]
  b0:	str	wzr, [x0, #120]
  b4:	str	wzr, [x0, #136]
  b8:	add	x8, x8, #0x10
  bc:	strb	w25, [x0, #156]
  c0:	str	wzr, [x0, #152]
  c4:	str	x8, [x23, #160]!
  c8:	add	x8, x0, #0xc0
  cc:	stp	x0, x8, [x0, #168]
  d0:	adrp	x8, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  d4:	add	x8, x8, #0x0
  d8:	str	x8, [x0, #600]
  dc:	adrp	x8, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  e0:	add	x8, x8, #0x0
  e4:	str	d0, [x0, #184]
  e8:	str	x8, [x0, #592]
  ec:	mov	x0, x1
  f0:	mov	x20, x4
  f4:	mov	x21, x3
  f8:	mov	x22, x2
  fc:	mov	x24, x1
 100:	bl	0 <strlen>
 104:	mov	x2, x0
 108:	mov	x0, x19
 10c:	mov	x1, x24
 110:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
 114:	ldr	q0, [x22]
 118:	str	q0, [x19, #32]
 11c:	ldr	x8, [x21]
 120:	ldr	w9, [x8]
 124:	strb	w25, [x19, #156]
 128:	str	w9, [x19, #136]
 12c:	ldr	w8, [x8]
 130:	str	w8, [x19, #152]
 134:	ldr	w8, [x20, #8]
 138:	cbz	w8, 180 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x180>
 13c:	ldr	x21, [x20]
 140:	mov	x9, sp
 144:	add	x8, x8, x8, lsl #2
 148:	add	x20, x9, #0x10
 14c:	lsl	x22, x8, #3
 150:	ldp	q0, q1, [x21]
 154:	ldr	x5, [x21, #32]
 158:	mov	x0, x23
 15c:	mov	x3, x20
 160:	stp	q0, q1, [sp]
 164:	ldp	x1, x2, [sp]
 168:	ldr	x4, [sp, #24]
 16c:	str	x5, [sp, #32]
 170:	bl	0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 174:	subs	x22, x22, #0x28
 178:	add	x21, x21, #0x28
 17c:	b.ne	150 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x150>  // b.any
 180:	mov	x0, x19
 184:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
 188:	ldp	x20, x19, [sp, #112]
 18c:	ldp	x22, x21, [sp, #96]
 190:	ldp	x24, x23, [sp, #80]
 194:	ldr	x25, [sp, #64]
 198:	ldp	x29, x30, [sp, #48]
 19c:	add	sp, sp, #0x80
 1a0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED2Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	a4 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED2Ev+0xa4>  // b.none
  98:	ldr	x19, [sp, #16]
  9c:	ldp	x29, x30, [sp], #32
  a0:	b	0 <free>
  a4:	ldr	x19, [sp, #16]
  a8:	ldp	x29, x30, [sp], #32
  ac:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #48]
   8:	str	x25, [sp, #64]
   c:	stp	x24, x23, [sp, #80]
  10:	stp	x22, x21, [sp, #96]
  14:	stp	x20, x19, [sp, #112]
  18:	add	x29, sp, #0x30
  1c:	strh	wzr, [x0, #8]
  20:	ldrh	w8, [x0, #10]
  24:	movi	v0.2d, #0x0
  28:	str	wzr, [x0, #60]
  2c:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  30:	adrp	x10, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  34:	ldr	x9, [x9]
  38:	stur	q0, [x0, #12]
  3c:	stur	q0, [x0, #28]
  40:	stur	q0, [x0, #44]
  44:	ldr	d0, [x10]
  48:	mov	x10, x0
  4c:	and	w8, w8, #0x8000
  50:	strh	w8, [x0, #10]
  54:	str	x9, [x10, #80]!
  58:	str	d0, [x0, #112]
  5c:	movi	v0.2s, #0x1
  60:	adrp	x9, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  64:	str	d0, [x0, #72]
  68:	ldr	d0, [x9]
  6c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  70:	ldr	x9, [x9]
  74:	add	x8, x0, #0x80
  78:	stp	xzr, x8, [x0, #88]
  7c:	str	x8, [x0, #104]
  80:	add	x8, x9, #0x10
  84:	str	x8, [x0, #144]
  88:	adrp	x8, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  8c:	ldr	x8, [x8]
  90:	mov	w25, #0x1                   	// #1
  94:	mov	x23, x0
  98:	mov	x19, x0
  9c:	add	x8, x8, #0x10
  a0:	str	x8, [x0]
  a4:	adrp	x8, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  a8:	ldr	x8, [x8]
  ac:	str	x10, [x0, #64]
  b0:	str	wzr, [x0, #120]
  b4:	str	wzr, [x0, #136]
  b8:	add	x8, x8, #0x10
  bc:	strb	w25, [x0, #156]
  c0:	str	wzr, [x0, #152]
  c4:	str	x8, [x23, #160]!
  c8:	add	x8, x0, #0xc0
  cc:	stp	x0, x8, [x0, #168]
  d0:	adrp	x8, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  d4:	add	x8, x8, #0x0
  d8:	str	x8, [x0, #600]
  dc:	adrp	x8, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  e0:	add	x8, x8, #0x0
  e4:	str	d0, [x0, #184]
  e8:	str	x8, [x0, #592]
  ec:	mov	x0, x1
  f0:	mov	x20, x4
  f4:	mov	x21, x3
  f8:	mov	x22, x2
  fc:	mov	x24, x1
 100:	bl	0 <strlen>
 104:	mov	x2, x0
 108:	mov	x0, x19
 10c:	mov	x1, x24
 110:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
 114:	ldr	x8, [x22]
 118:	ldr	w9, [x8]
 11c:	strb	w25, [x19, #156]
 120:	str	w9, [x19, #136]
 124:	ldr	w8, [x8]
 128:	str	w8, [x19, #152]
 12c:	ldr	q0, [x21]
 130:	str	q0, [x19, #32]
 134:	ldr	w8, [x20, #8]
 138:	cbz	w8, 180 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x180>
 13c:	ldr	x21, [x20]
 140:	mov	x9, sp
 144:	add	x8, x8, x8, lsl #2
 148:	add	x20, x9, #0x10
 14c:	lsl	x22, x8, #3
 150:	ldp	q0, q1, [x21]
 154:	ldr	x5, [x21, #32]
 158:	mov	x0, x23
 15c:	mov	x3, x20
 160:	stp	q0, q1, [sp]
 164:	ldp	x1, x2, [sp]
 168:	ldr	x4, [sp, #24]
 16c:	str	x5, [sp, #32]
 170:	bl	0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
 174:	subs	x22, x22, #0x28
 178:	add	x21, x21, #0x28
 17c:	b.ne	150 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x150>  // b.any
 180:	mov	x0, x19
 184:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
 188:	ldp	x20, x19, [sp, #112]
 18c:	ldp	x22, x21, [sp, #96]
 190:	ldp	x24, x23, [sp, #80]
 194:	ldr	x25, [sp, #64]
 198:	ldp	x29, x30, [sp, #48]
 19c:	add	sp, sp, #0x80
 1a0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED2Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	a4 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED2Ev+0xa4>  // b.none
  98:	ldr	x19, [sp, #16]
  9c:	ldp	x29, x30, [sp], #32
  a0:	b	0 <free>
  a4:	ldr	x19, [sp, #16]
  a8:	ldp	x29, x30, [sp], #32
  ac:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #48]
   8:	str	x25, [sp, #64]
   c:	stp	x24, x23, [sp, #80]
  10:	stp	x22, x21, [sp, #96]
  14:	stp	x20, x19, [sp, #112]
  18:	add	x29, sp, #0x30
  1c:	strh	wzr, [x0, #8]
  20:	ldrh	w8, [x0, #10]
  24:	movi	v0.2d, #0x0
  28:	str	wzr, [x0, #60]
  2c:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  30:	adrp	x10, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  34:	ldr	x9, [x9]
  38:	stur	q0, [x0, #12]
  3c:	stur	q0, [x0, #28]
  40:	stur	q0, [x0, #44]
  44:	ldr	d0, [x10]
  48:	mov	x10, x0
  4c:	and	w8, w8, #0x8000
  50:	strh	w8, [x0, #10]
  54:	str	x9, [x10, #80]!
  58:	str	d0, [x0, #112]
  5c:	movi	v0.2s, #0x1
  60:	adrp	x9, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  64:	str	d0, [x0, #72]
  68:	ldr	d0, [x9]
  6c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  70:	ldr	x9, [x9]
  74:	add	x8, x0, #0x80
  78:	stp	xzr, x8, [x0, #88]
  7c:	str	x8, [x0, #104]
  80:	add	x8, x9, #0x10
  84:	str	x8, [x0, #144]
  88:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  8c:	ldr	x8, [x8]
  90:	mov	w25, #0x1                   	// #1
  94:	mov	x23, x0
  98:	mov	x19, x0
  9c:	add	x8, x8, #0x10
  a0:	str	x8, [x0]
  a4:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  a8:	ldr	x8, [x8]
  ac:	str	x10, [x0, #64]
  b0:	str	wzr, [x0, #120]
  b4:	str	wzr, [x0, #136]
  b8:	add	x8, x8, #0x10
  bc:	strb	w25, [x0, #156]
  c0:	str	wzr, [x0, #152]
  c4:	str	x8, [x23, #160]!
  c8:	add	x8, x0, #0xc0
  cc:	stp	x0, x8, [x0, #168]
  d0:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  d4:	add	x8, x8, #0x0
  d8:	str	x8, [x0, #600]
  dc:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  e0:	add	x8, x8, #0x0
  e4:	str	d0, [x0, #184]
  e8:	str	x8, [x0, #592]
  ec:	mov	x0, x1
  f0:	mov	x20, x4
  f4:	mov	x21, x3
  f8:	mov	x22, x2
  fc:	mov	x24, x1
 100:	bl	0 <strlen>
 104:	mov	x2, x0
 108:	mov	x0, x19
 10c:	mov	x1, x24
 110:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
 114:	ldr	q0, [x22]
 118:	str	q0, [x19, #32]
 11c:	ldr	x8, [x21]
 120:	ldr	w9, [x8]
 124:	strb	w25, [x19, #156]
 128:	str	w9, [x19, #136]
 12c:	ldr	w8, [x8]
 130:	str	w8, [x19, #152]
 134:	ldr	w8, [x20, #8]
 138:	cbz	w8, 180 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x180>
 13c:	ldr	x21, [x20]
 140:	mov	x9, sp
 144:	add	x8, x8, x8, lsl #2
 148:	add	x20, x9, #0x10
 14c:	lsl	x22, x8, #3
 150:	ldp	q0, q1, [x21]
 154:	ldr	x5, [x21, #32]
 158:	mov	x0, x23
 15c:	mov	x3, x20
 160:	stp	q0, q1, [sp]
 164:	ldp	x1, x2, [sp]
 168:	ldr	x4, [sp, #24]
 16c:	str	x5, [sp, #32]
 170:	bl	0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 174:	subs	x22, x22, #0x28
 178:	add	x21, x21, #0x28
 17c:	b.ne	150 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x150>  // b.any
 180:	mov	x0, x19
 184:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
 188:	ldp	x20, x19, [sp, #112]
 18c:	ldp	x22, x21, [sp, #96]
 190:	ldp	x24, x23, [sp, #80]
 194:	ldr	x25, [sp, #64]
 198:	ldp	x29, x30, [sp, #48]
 19c:	add	sp, sp, #0x80
 1a0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED2Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	a4 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED2Ev+0xa4>  // b.none
  98:	ldr	x19, [sp, #16]
  9c:	ldp	x29, x30, [sp], #32
  a0:	b	0 <free>
  a4:	ldr	x19, [sp, #16]
  a8:	ldp	x29, x30, [sp], #32
  ac:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #48]
   8:	str	x25, [sp, #64]
   c:	stp	x24, x23, [sp, #80]
  10:	stp	x22, x21, [sp, #96]
  14:	stp	x20, x19, [sp, #112]
  18:	add	x29, sp, #0x30
  1c:	strh	wzr, [x0, #8]
  20:	ldrh	w8, [x0, #10]
  24:	movi	v0.2d, #0x0
  28:	str	wzr, [x0, #60]
  2c:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  30:	adrp	x10, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  34:	ldr	x9, [x9]
  38:	stur	q0, [x0, #12]
  3c:	stur	q0, [x0, #28]
  40:	stur	q0, [x0, #44]
  44:	ldr	d0, [x10]
  48:	mov	x10, x0
  4c:	and	w8, w8, #0x8000
  50:	strh	w8, [x0, #10]
  54:	str	x9, [x10, #80]!
  58:	str	d0, [x0, #112]
  5c:	movi	v0.2s, #0x1
  60:	adrp	x9, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  64:	str	d0, [x0, #72]
  68:	ldr	d0, [x9]
  6c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  70:	ldr	x9, [x9]
  74:	add	x8, x0, #0x80
  78:	stp	xzr, x8, [x0, #88]
  7c:	str	x8, [x0, #104]
  80:	add	x8, x9, #0x10
  84:	str	x8, [x0, #144]
  88:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  8c:	ldr	x8, [x8]
  90:	mov	w25, #0x1                   	// #1
  94:	mov	x23, x0
  98:	mov	x19, x0
  9c:	add	x8, x8, #0x10
  a0:	str	x8, [x0]
  a4:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  a8:	ldr	x8, [x8]
  ac:	str	x10, [x0, #64]
  b0:	str	wzr, [x0, #120]
  b4:	str	wzr, [x0, #136]
  b8:	add	x8, x8, #0x10
  bc:	strb	w25, [x0, #156]
  c0:	str	wzr, [x0, #152]
  c4:	str	x8, [x23, #160]!
  c8:	add	x8, x0, #0xc0
  cc:	stp	x0, x8, [x0, #168]
  d0:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  d4:	add	x8, x8, #0x0
  d8:	str	x8, [x0, #600]
  dc:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  e0:	add	x8, x8, #0x0
  e4:	str	d0, [x0, #184]
  e8:	str	x8, [x0, #592]
  ec:	mov	x0, x1
  f0:	mov	x20, x4
  f4:	mov	x21, x3
  f8:	mov	x22, x2
  fc:	mov	x24, x1
 100:	bl	0 <strlen>
 104:	mov	x2, x0
 108:	mov	x0, x19
 10c:	mov	x1, x24
 110:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
 114:	ldr	q0, [x22]
 118:	str	q0, [x19, #32]
 11c:	ldr	x8, [x21]
 120:	ldr	w9, [x8]
 124:	strb	w25, [x19, #156]
 128:	str	w9, [x19, #136]
 12c:	ldr	w8, [x8]
 130:	str	w8, [x19, #152]
 134:	ldr	w8, [x20, #8]
 138:	cbz	w8, 180 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x180>
 13c:	ldr	x21, [x20]
 140:	mov	x9, sp
 144:	add	x8, x8, x8, lsl #2
 148:	add	x20, x9, #0x10
 14c:	lsl	x22, x8, #3
 150:	ldp	q0, q1, [x21]
 154:	ldr	x5, [x21, #32]
 158:	mov	x0, x23
 15c:	mov	x3, x20
 160:	stp	q0, q1, [sp]
 164:	ldp	x1, x2, [sp]
 168:	ldr	x4, [sp, #24]
 16c:	str	x5, [sp, #32]
 170:	bl	0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 174:	subs	x22, x22, #0x28
 178:	add	x21, x21, #0x28
 17c:	b.ne	150 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x150>  // b.any
 180:	mov	x0, x19
 184:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
 188:	ldp	x20, x19, [sp, #112]
 18c:	ldp	x22, x21, [sp, #96]
 190:	ldp	x24, x23, [sp, #80]
 194:	ldr	x25, [sp, #64]
 198:	ldp	x29, x30, [sp, #48]
 19c:	add	sp, sp, #0x80
 1a0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED2Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	a4 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED2Ev+0xa4>  // b.none
  98:	ldr	x19, [sp, #16]
  9c:	ldp	x29, x30, [sp], #32
  a0:	b	0 <free>
  a4:	ldr	x19, [sp, #16]
  a8:	ldp	x29, x30, [sp], #32
  ac:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #48]
   8:	str	x25, [sp, #64]
   c:	stp	x24, x23, [sp, #80]
  10:	stp	x22, x21, [sp, #96]
  14:	stp	x20, x19, [sp, #112]
  18:	add	x29, sp, #0x30
  1c:	strh	wzr, [x0, #8]
  20:	ldrh	w8, [x0, #10]
  24:	movi	v0.2d, #0x0
  28:	str	wzr, [x0, #60]
  2c:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  30:	adrp	x10, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  34:	ldr	x9, [x9]
  38:	stur	q0, [x0, #12]
  3c:	stur	q0, [x0, #28]
  40:	stur	q0, [x0, #44]
  44:	ldr	d0, [x10]
  48:	mov	x10, x0
  4c:	and	w8, w8, #0x8000
  50:	strh	w8, [x0, #10]
  54:	str	x9, [x10, #80]!
  58:	str	d0, [x0, #112]
  5c:	movi	v0.2s, #0x1
  60:	adrp	x9, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  64:	str	d0, [x0, #72]
  68:	ldr	d0, [x9]
  6c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  70:	ldr	x9, [x9]
  74:	add	x8, x0, #0x80
  78:	stp	xzr, x8, [x0, #88]
  7c:	str	x8, [x0, #104]
  80:	add	x8, x9, #0x10
  84:	str	x8, [x0, #144]
  88:	adrp	x8, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  8c:	ldr	x8, [x8]
  90:	mov	w25, #0x1                   	// #1
  94:	mov	x23, x0
  98:	mov	x19, x0
  9c:	add	x8, x8, #0x10
  a0:	str	x8, [x0]
  a4:	adrp	x8, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  a8:	ldr	x8, [x8]
  ac:	str	x10, [x0, #64]
  b0:	str	wzr, [x0, #120]
  b4:	str	wzr, [x0, #136]
  b8:	add	x8, x8, #0x10
  bc:	strb	w25, [x0, #156]
  c0:	str	wzr, [x0, #152]
  c4:	str	x8, [x23, #160]!
  c8:	add	x8, x0, #0xc0
  cc:	stp	x0, x8, [x0, #168]
  d0:	adrp	x8, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  d4:	add	x8, x8, #0x0
  d8:	str	x8, [x0, #600]
  dc:	adrp	x8, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  e0:	add	x8, x8, #0x0
  e4:	str	d0, [x0, #184]
  e8:	str	x8, [x0, #592]
  ec:	mov	x0, x1
  f0:	mov	x20, x4
  f4:	mov	x21, x3
  f8:	mov	x22, x2
  fc:	mov	x24, x1
 100:	bl	0 <strlen>
 104:	mov	x2, x0
 108:	mov	x0, x19
 10c:	mov	x1, x24
 110:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
 114:	ldr	q0, [x22]
 118:	str	q0, [x19, #32]
 11c:	ldr	x8, [x21]
 120:	ldr	w9, [x8]
 124:	strb	w25, [x19, #156]
 128:	str	w9, [x19, #136]
 12c:	ldr	w8, [x8]
 130:	str	w8, [x19, #152]
 134:	ldr	w8, [x20, #8]
 138:	cbz	w8, 180 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x180>
 13c:	ldr	x21, [x20]
 140:	mov	x9, sp
 144:	add	x8, x8, x8, lsl #2
 148:	add	x20, x9, #0x10
 14c:	lsl	x22, x8, #3
 150:	ldp	q0, q1, [x21]
 154:	ldr	x5, [x21, #32]
 158:	mov	x0, x23
 15c:	mov	x3, x20
 160:	stp	q0, q1, [sp]
 164:	ldp	x1, x2, [sp]
 168:	ldr	x4, [sp, #24]
 16c:	str	x5, [sp, #32]
 170:	bl	0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 174:	subs	x22, x22, #0x28
 178:	add	x21, x21, #0x28
 17c:	b.ne	150 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x150>  // b.any
 180:	mov	x0, x19
 184:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
 188:	ldp	x20, x19, [sp, #112]
 18c:	ldp	x22, x21, [sp, #96]
 190:	ldp	x24, x23, [sp, #80]
 194:	ldr	x25, [sp, #64]
 198:	ldp	x29, x30, [sp, #48]
 19c:	add	sp, sp, #0x80
 1a0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED2Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	a4 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED2Ev+0xa4>  // b.none
  98:	ldr	x19, [sp, #16]
  9c:	ldp	x29, x30, [sp], #32
  a0:	b	0 <free>
  a4:	ldr	x19, [sp, #16]
  a8:	ldp	x29, x30, [sp], #32
  ac:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #48]
   8:	str	x25, [sp, #64]
   c:	stp	x24, x23, [sp, #80]
  10:	stp	x22, x21, [sp, #96]
  14:	stp	x20, x19, [sp, #112]
  18:	add	x29, sp, #0x30
  1c:	strh	wzr, [x0, #8]
  20:	ldrh	w8, [x0, #10]
  24:	movi	v0.2d, #0x0
  28:	str	wzr, [x0, #60]
  2c:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  30:	adrp	x10, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  34:	ldr	x9, [x9]
  38:	stur	q0, [x0, #12]
  3c:	stur	q0, [x0, #28]
  40:	stur	q0, [x0, #44]
  44:	ldr	d0, [x10]
  48:	mov	x10, x0
  4c:	and	w8, w8, #0x8000
  50:	strh	w8, [x0, #10]
  54:	str	x9, [x10, #80]!
  58:	str	d0, [x0, #112]
  5c:	movi	v0.2s, #0x1
  60:	adrp	x9, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  64:	str	d0, [x0, #72]
  68:	ldr	d0, [x9]
  6c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  70:	ldr	x9, [x9]
  74:	add	x8, x0, #0x80
  78:	stp	xzr, x8, [x0, #88]
  7c:	str	x8, [x0, #104]
  80:	add	x8, x9, #0x10
  84:	str	x8, [x0, #144]
  88:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  8c:	ldr	x8, [x8]
  90:	mov	w25, #0x1                   	// #1
  94:	mov	x23, x0
  98:	mov	x19, x0
  9c:	add	x8, x8, #0x10
  a0:	str	x8, [x0]
  a4:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  a8:	ldr	x8, [x8]
  ac:	str	x10, [x0, #64]
  b0:	str	wzr, [x0, #120]
  b4:	str	wzr, [x0, #136]
  b8:	add	x8, x8, #0x10
  bc:	strb	w25, [x0, #156]
  c0:	str	wzr, [x0, #152]
  c4:	str	x8, [x23, #160]!
  c8:	add	x8, x0, #0xc0
  cc:	stp	x0, x8, [x0, #168]
  d0:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  d4:	add	x8, x8, #0x0
  d8:	str	x8, [x0, #600]
  dc:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  e0:	add	x8, x8, #0x0
  e4:	str	d0, [x0, #184]
  e8:	str	x8, [x0, #592]
  ec:	mov	x0, x1
  f0:	mov	x20, x4
  f4:	mov	x21, x3
  f8:	mov	x22, x2
  fc:	mov	x24, x1
 100:	bl	0 <strlen>
 104:	mov	x2, x0
 108:	mov	x0, x19
 10c:	mov	x1, x24
 110:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
 114:	ldr	q0, [x22]
 118:	str	q0, [x19, #32]
 11c:	ldr	x8, [x21]
 120:	ldr	w9, [x8]
 124:	strb	w25, [x19, #156]
 128:	str	w9, [x19, #136]
 12c:	ldr	w8, [x8]
 130:	str	w8, [x19, #152]
 134:	ldr	w8, [x20, #8]
 138:	cbz	w8, 180 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x180>
 13c:	ldr	x21, [x20]
 140:	mov	x9, sp
 144:	add	x8, x8, x8, lsl #2
 148:	add	x20, x9, #0x10
 14c:	lsl	x22, x8, #3
 150:	ldp	q0, q1, [x21]
 154:	ldr	x5, [x21, #32]
 158:	mov	x0, x23
 15c:	mov	x3, x20
 160:	stp	q0, q1, [sp]
 164:	ldp	x1, x2, [sp]
 168:	ldr	x4, [sp, #24]
 16c:	str	x5, [sp, #32]
 170:	bl	0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 174:	subs	x22, x22, #0x28
 178:	add	x21, x21, #0x28
 17c:	b.ne	150 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x150>  // b.any
 180:	mov	x0, x19
 184:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
 188:	ldp	x20, x19, [sp, #112]
 18c:	ldp	x22, x21, [sp, #96]
 190:	ldp	x24, x23, [sp, #80]
 194:	ldr	x25, [sp, #64]
 198:	ldp	x29, x30, [sp, #48]
 19c:	add	sp, sp, #0x80
 1a0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED2Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	a4 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED2Ev+0xa4>  // b.none
  98:	ldr	x19, [sp, #16]
  9c:	ldp	x29, x30, [sp], #32
  a0:	b	0 <free>
  a4:	ldr	x19, [sp, #16]
  a8:	ldp	x29, x30, [sp], #32
  ac:	ret

Disassembly of section .text._ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED2Ev:

0000000000000000 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZTVN4llvm2cl3optIjLb0ENS0_6parserIjEEEE>
  10:	ldr	x8, [x0, #184]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED2Ev+0x38>
  28:	add	x0, x19, #0xa8
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  3c:	ldp	x8, x0, [x19, #96]
  40:	ldr	x9, [x9]
  44:	cmp	x0, x8
  48:	add	x9, x9, #0x10
  4c:	str	x9, [x19]
  50:	b.eq	58 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED2Ev+0x58>  // b.none
  54:	bl	0 <free>
  58:	ldr	x8, [x19, #88]
  5c:	ldr	x0, [x19, #64]
  60:	add	x9, x19, #0x50
  64:	add	x8, x8, #0x1
  68:	cmp	x0, x9
  6c:	str	x8, [x19, #88]
  70:	b.eq	80 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED2Ev+0x80>  // b.none
  74:	ldr	x19, [sp, #16]
  78:	ldp	x29, x30, [sp], #32
  7c:	b	0 <free>
  80:	ldr	x19, [sp, #16]
  84:	ldp	x29, x30, [sp], #32
  88:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #48]
   8:	str	x25, [sp, #64]
   c:	stp	x24, x23, [sp, #80]
  10:	stp	x22, x21, [sp, #96]
  14:	stp	x20, x19, [sp, #112]
  18:	add	x29, sp, #0x30
  1c:	strh	wzr, [x0, #8]
  20:	ldrh	w8, [x0, #10]
  24:	movi	v0.2d, #0x0
  28:	str	wzr, [x0, #60]
  2c:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  30:	adrp	x10, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  34:	ldr	x9, [x9]
  38:	stur	q0, [x0, #12]
  3c:	stur	q0, [x0, #28]
  40:	stur	q0, [x0, #44]
  44:	ldr	d0, [x10]
  48:	mov	x10, x0
  4c:	and	w8, w8, #0x8000
  50:	strh	w8, [x0, #10]
  54:	str	x9, [x10, #80]!
  58:	str	d0, [x0, #112]
  5c:	movi	v0.2s, #0x1
  60:	adrp	x9, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  64:	str	d0, [x0, #72]
  68:	ldr	d0, [x9]
  6c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  70:	ldr	x9, [x9]
  74:	add	x8, x0, #0x80
  78:	stp	xzr, x8, [x0, #88]
  7c:	str	x8, [x0, #104]
  80:	add	x8, x9, #0x10
  84:	str	x8, [x0, #144]
  88:	adrp	x8, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  8c:	ldr	x8, [x8]
  90:	mov	w25, #0x1                   	// #1
  94:	mov	x23, x0
  98:	mov	x19, x0
  9c:	add	x8, x8, #0x10
  a0:	str	x8, [x0]
  a4:	adrp	x8, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  a8:	ldr	x8, [x8]
  ac:	str	x10, [x0, #64]
  b0:	str	wzr, [x0, #120]
  b4:	str	wzr, [x0, #136]
  b8:	add	x8, x8, #0x10
  bc:	strb	w25, [x0, #156]
  c0:	str	wzr, [x0, #152]
  c4:	str	x8, [x23, #160]!
  c8:	add	x8, x0, #0xc0
  cc:	stp	x0, x8, [x0, #168]
  d0:	adrp	x8, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  d4:	add	x8, x8, #0x0
  d8:	str	x8, [x0, #600]
  dc:	adrp	x8, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  e0:	add	x8, x8, #0x0
  e4:	str	d0, [x0, #184]
  e8:	str	x8, [x0, #592]
  ec:	mov	x0, x1
  f0:	mov	x20, x4
  f4:	mov	x21, x3
  f8:	mov	x22, x2
  fc:	mov	x24, x1
 100:	bl	0 <strlen>
 104:	mov	x2, x0
 108:	mov	x0, x19
 10c:	mov	x1, x24
 110:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
 114:	ldr	q0, [x22]
 118:	str	q0, [x19, #32]
 11c:	ldr	x8, [x21]
 120:	ldr	w9, [x8]
 124:	strb	w25, [x19, #156]
 128:	str	w9, [x19, #136]
 12c:	ldr	w8, [x8]
 130:	str	w8, [x19, #152]
 134:	ldr	w8, [x20, #8]
 138:	cbz	w8, 180 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x180>
 13c:	ldr	x21, [x20]
 140:	mov	x9, sp
 144:	add	x8, x8, x8, lsl #2
 148:	add	x20, x9, #0x10
 14c:	lsl	x22, x8, #3
 150:	ldp	q0, q1, [x21]
 154:	ldr	x5, [x21, #32]
 158:	mov	x0, x23
 15c:	mov	x3, x20
 160:	stp	q0, q1, [sp]
 164:	ldp	x1, x2, [sp]
 168:	ldr	x4, [sp, #24]
 16c:	str	x5, [sp, #32]
 170:	bl	0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 174:	subs	x22, x22, #0x28
 178:	add	x21, x21, #0x28
 17c:	b.ne	150 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x150>  // b.any
 180:	mov	x0, x19
 184:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
 188:	ldp	x20, x19, [sp, #112]
 18c:	ldp	x22, x21, [sp, #96]
 190:	ldp	x24, x23, [sp, #80]
 194:	ldr	x25, [sp, #64]
 198:	ldp	x29, x30, [sp, #48]
 19c:	add	sp, sp, #0x80
 1a0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED2Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	a4 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED2Ev+0xa4>  // b.none
  98:	ldr	x19, [sp, #16]
  9c:	ldp	x29, x30, [sp], #32
  a0:	b	0 <free>
  a4:	ldr	x19, [sp, #16]
  a8:	ldp	x29, x30, [sp], #32
  ac:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #48]
   8:	str	x25, [sp, #64]
   c:	stp	x24, x23, [sp, #80]
  10:	stp	x22, x21, [sp, #96]
  14:	stp	x20, x19, [sp, #112]
  18:	add	x29, sp, #0x30
  1c:	strh	wzr, [x0, #8]
  20:	ldrh	w8, [x0, #10]
  24:	movi	v0.2d, #0x0
  28:	str	wzr, [x0, #60]
  2c:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  30:	adrp	x10, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  34:	ldr	x9, [x9]
  38:	stur	q0, [x0, #12]
  3c:	stur	q0, [x0, #28]
  40:	stur	q0, [x0, #44]
  44:	ldr	d0, [x10]
  48:	mov	x10, x0
  4c:	and	w8, w8, #0x8000
  50:	strh	w8, [x0, #10]
  54:	str	x9, [x10, #80]!
  58:	str	d0, [x0, #112]
  5c:	movi	v0.2s, #0x1
  60:	adrp	x9, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  64:	str	d0, [x0, #72]
  68:	ldr	d0, [x9]
  6c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  70:	ldr	x9, [x9]
  74:	add	x8, x0, #0x80
  78:	stp	xzr, x8, [x0, #88]
  7c:	str	x8, [x0, #104]
  80:	add	x8, x9, #0x10
  84:	str	x8, [x0, #144]
  88:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  8c:	ldr	x8, [x8]
  90:	mov	w25, #0x1                   	// #1
  94:	mov	x23, x0
  98:	mov	x19, x0
  9c:	add	x8, x8, #0x10
  a0:	str	x8, [x0]
  a4:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  a8:	ldr	x8, [x8]
  ac:	str	x10, [x0, #64]
  b0:	str	wzr, [x0, #120]
  b4:	str	wzr, [x0, #136]
  b8:	add	x8, x8, #0x10
  bc:	strb	w25, [x0, #156]
  c0:	str	wzr, [x0, #152]
  c4:	str	x8, [x23, #160]!
  c8:	add	x8, x0, #0xc0
  cc:	stp	x0, x8, [x0, #168]
  d0:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  d4:	add	x8, x8, #0x0
  d8:	str	x8, [x0, #600]
  dc:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  e0:	add	x8, x8, #0x0
  e4:	str	d0, [x0, #184]
  e8:	str	x8, [x0, #592]
  ec:	mov	x0, x1
  f0:	mov	x20, x4
  f4:	mov	x21, x3
  f8:	mov	x22, x2
  fc:	mov	x24, x1
 100:	bl	0 <strlen>
 104:	mov	x2, x0
 108:	mov	x0, x19
 10c:	mov	x1, x24
 110:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
 114:	ldr	q0, [x22]
 118:	str	q0, [x19, #32]
 11c:	ldr	x8, [x21]
 120:	ldr	w9, [x8]
 124:	strb	w25, [x19, #156]
 128:	str	w9, [x19, #136]
 12c:	ldr	w8, [x8]
 130:	str	w8, [x19, #152]
 134:	ldr	w8, [x20, #8]
 138:	cbz	w8, 180 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x180>
 13c:	ldr	x21, [x20]
 140:	mov	x9, sp
 144:	add	x8, x8, x8, lsl #2
 148:	add	x20, x9, #0x10
 14c:	lsl	x22, x8, #3
 150:	ldp	q0, q1, [x21]
 154:	ldr	x5, [x21, #32]
 158:	mov	x0, x23
 15c:	mov	x3, x20
 160:	stp	q0, q1, [sp]
 164:	ldp	x1, x2, [sp]
 168:	ldr	x4, [sp, #24]
 16c:	str	x5, [sp, #32]
 170:	bl	0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 174:	subs	x22, x22, #0x28
 178:	add	x21, x21, #0x28
 17c:	b.ne	150 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x150>  // b.any
 180:	mov	x0, x19
 184:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
 188:	ldp	x20, x19, [sp, #112]
 18c:	ldp	x22, x21, [sp, #96]
 190:	ldp	x24, x23, [sp, #80]
 194:	ldr	x25, [sp, #64]
 198:	ldp	x29, x30, [sp, #48]
 19c:	add	sp, sp, #0x80
 1a0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED2Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	a4 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED2Ev+0xa4>  // b.none
  98:	ldr	x19, [sp, #16]
  9c:	ldp	x29, x30, [sp], #32
  a0:	b	0 <free>
  a4:	ldr	x19, [sp, #16]
  a8:	ldp	x29, x30, [sp], #32
  ac:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	add	x29, sp, #0x10
  18:	ldp	x9, x8, [x1]
  1c:	mov	x19, x0
  20:	stp	xzr, xzr, [x0]
  24:	mov	x21, x1
  28:	subs	x0, x8, x9
  2c:	asr	x22, x0, #5
  30:	str	xzr, [x19, #16]
  34:	b.eq	4c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0x4c>  // b.none
  38:	lsr	x8, x22, #58
  3c:	cbnz	x8, 110 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0x110>
  40:	bl	0 <_Znwm>
  44:	mov	x20, x0
  48:	b	50 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0x50>
  4c:	mov	x20, xzr
  50:	add	x8, x20, x22, lsl #5
  54:	stp	x20, x20, [x19]
  58:	str	x8, [x19, #16]
  5c:	ldp	x23, x24, [x21]
  60:	cmp	x23, x24
  64:	b.ne	b0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0xb0>  // b.any
  68:	str	x20, [x19, #8]
  6c:	ldp	x20, x19, [sp, #64]
  70:	ldp	x22, x21, [sp, #48]
  74:	ldp	x24, x23, [sp, #32]
  78:	ldp	x29, x30, [sp, #16]
  7c:	add	sp, sp, #0x50
  80:	ret
  84:	mov	x1, x21
  88:	mov	x2, x22
  8c:	bl	0 <memcpy>
  90:	ldr	x8, [sp, #8]
  94:	ldr	x9, [x20]
  98:	add	x23, x23, #0x20
  9c:	cmp	x23, x24
  a0:	str	x8, [x20, #8]
  a4:	add	x20, x20, #0x20
  a8:	strb	wzr, [x9, x8]
  ac:	b.eq	68 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0x68>  // b.none
  b0:	add	x0, x20, #0x10
  b4:	str	x0, [x20]
  b8:	ldp	x21, x22, [x23]
  bc:	cbnz	x21, c4 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0xc4>
  c0:	cbnz	x22, 104 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0x104>
  c4:	cmp	x22, #0x10
  c8:	str	x22, [sp, #8]
  cc:	b.cc	ec <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0xec>  // b.lo, b.ul, b.last
  d0:	add	x1, sp, #0x8
  d4:	mov	x0, x20
  d8:	mov	x2, xzr
  dc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  e0:	str	x0, [x20]
  e4:	ldr	x8, [sp, #8]
  e8:	str	x8, [x20, #16]
  ec:	cbz	x22, 90 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0x90>
  f0:	cmp	x22, #0x1
  f4:	b.ne	84 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0x84>  // b.any
  f8:	ldrb	w8, [x21]
  fc:	strb	w8, [x0]
 100:	b	90 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0x90>
 104:	adrp	x0, 0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_>
 108:	add	x0, x0, #0x0
 10c:	bl	0 <_ZSt19__throw_logic_errorPKc>
 110:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldrb	w8, [x1, #40]
   c:	cbz	w8, 48 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x48>
  10:	ldrb	w8, [x0, #40]
  14:	cbz	w8, 48 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x48>
  18:	ldr	x2, [x0, #16]
  1c:	ldr	x8, [x1, #16]
  20:	cmp	x2, x8
  24:	b.ne	54 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x54>  // b.any
  28:	cbz	x2, 48 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x48>
  2c:	ldr	x1, [x1, #8]
  30:	ldr	x0, [x0, #8]
  34:	bl	0 <bcmp>
  38:	cmp	w0, #0x0
  3c:	cset	w0, ne  // ne = any
  40:	ldp	x29, x30, [sp], #16
  44:	ret
  48:	mov	w0, wzr
  4c:	ldp	x29, x30, [sp], #16
  50:	ret
  54:	mov	w0, #0x1                   	// #1
  58:	ldp	x29, x30, [sp], #16
  5c:	ret

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #32]
   8:	str	x27, [sp, #48]
   c:	stp	x26, x25, [sp, #64]
  10:	stp	x24, x23, [sp, #80]
  14:	stp	x22, x21, [sp, #96]
  18:	stp	x20, x19, [sp, #112]
  1c:	add	x29, sp, #0x20
  20:	mov	x19, x0
  24:	mov	x8, sp
  28:	mov	w20, w1
  2c:	add	x24, x8, #0x10
  30:	add	x0, x0, #0xb8
  34:	mov	x6, sp
  38:	mov	x1, x19
  3c:	strb	wzr, [sp, #16]
  40:	stp	x24, xzr, [sp]
  44:	bl	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>
  48:	tbz	w0, #0, 54 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x54>
  4c:	mov	w19, #0x1                   	// #1
  50:	b	1cc <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x1cc>
  54:	ldp	x21, x8, [x19, #144]
  58:	cmp	x21, x8
  5c:	b.eq	b4 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0xb4>  // b.none
  60:	add	x0, x21, #0x10
  64:	str	x0, [x21]
  68:	ldp	x22, x23, [sp]
  6c:	cbnz	x22, 74 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x74>
  70:	cbnz	x23, 204 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x204>
  74:	cmp	x23, #0x10
  78:	str	x23, [x29, #24]
  7c:	b.cc	9c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x9c>  // b.lo, b.ul, b.last
  80:	add	x1, x29, #0x18
  84:	mov	x0, x21
  88:	mov	x2, xzr
  8c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  90:	str	x0, [x21]
  94:	ldr	x8, [x29, #24]
  98:	str	x8, [x21, #16]
  9c:	cbz	x23, d4 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0xd4>
  a0:	cmp	x23, #0x1
  a4:	b.ne	c8 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0xc8>  // b.any
  a8:	ldrb	w8, [x22]
  ac:	strb	w8, [x0]
  b0:	b	d4 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0xd4>
  b4:	add	x0, x19, #0x88
  b8:	mov	x2, sp
  bc:	mov	x1, x21
  c0:	bl	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>
  c4:	b	f0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0xf0>
  c8:	mov	x1, x22
  cc:	mov	x2, x23
  d0:	bl	0 <memcpy>
  d4:	ldr	x8, [x29, #24]
  d8:	ldr	x9, [x21]
  dc:	str	x8, [x21, #8]
  e0:	strb	wzr, [x9, x8]
  e4:	ldr	x8, [x19, #144]
  e8:	add	x8, x8, #0x20
  ec:	str	x8, [x19, #144]
  f0:	mov	x25, x19
  f4:	ldr	x10, [x25, #176]!
  f8:	sturh	w20, [x25, #-164]
  fc:	mov	x9, x25
 100:	ldr	x8, [x9, #-8]!
 104:	cmp	x8, x10
 108:	b.eq	118 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x118>  // b.none
 10c:	str	w20, [x8], #4
 110:	mov	x25, x9
 114:	b	1ac <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x1ac>
 118:	ldr	x21, [x19, #160]
 11c:	sub	x22, x8, x21
 120:	mov	x8, #0x7ffffffffffffffc    	// #9223372036854775804
 124:	cmp	x22, x8
 128:	b.eq	210 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x210>  // b.none
 12c:	asr	x27, x22, #2
 130:	cmp	x22, #0x0
 134:	csinc	x8, x27, xzr, ne  // ne = any
 138:	adds	x8, x8, x27
 13c:	lsr	x10, x8, #61
 140:	cset	w9, cs  // cs = hs, nlast
 144:	cmp	x10, #0x0
 148:	cset	w10, ne  // ne = any
 14c:	orr	w9, w9, w10
 150:	cmp	w9, #0x0
 154:	mov	x9, #0x1fffffffffffffff    	// #2305843009213693951
 158:	csel	x26, x9, x8, ne  // ne = any
 15c:	cbz	x26, 170 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x170>
 160:	lsl	x0, x26, #2
 164:	bl	0 <_Znwm>
 168:	mov	x23, x0
 16c:	b	174 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x174>
 170:	mov	x23, xzr
 174:	add	x27, x23, x27, lsl #2
 178:	cmp	x22, #0x1
 17c:	str	w20, [x27]
 180:	b.lt	194 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x194>  // b.tstop
 184:	mov	x0, x23
 188:	mov	x1, x21
 18c:	mov	x2, x22
 190:	bl	0 <memmove>
 194:	add	x20, x27, #0x4
 198:	cbz	x21, 1a4 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x1a4>
 19c:	mov	x0, x21
 1a0:	bl	0 <_ZdlPv>
 1a4:	add	x8, x23, x26, lsl #2
 1a8:	stp	x23, x20, [x19, #160]
 1ac:	str	x8, [x25]
 1b0:	ldr	x8, [x19, #208]
 1b4:	cbz	x8, 200 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x200>
 1b8:	ldr	x8, [x19, #216]
 1bc:	add	x0, x19, #0xc0
 1c0:	mov	x1, sp
 1c4:	blr	x8
 1c8:	mov	w19, wzr
 1cc:	ldr	x0, [sp]
 1d0:	cmp	x0, x24
 1d4:	b.eq	1dc <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x1dc>  // b.none
 1d8:	bl	0 <_ZdlPv>
 1dc:	mov	w0, w19
 1e0:	ldp	x20, x19, [sp, #112]
 1e4:	ldp	x22, x21, [sp, #96]
 1e8:	ldp	x24, x23, [sp, #80]
 1ec:	ldp	x26, x25, [sp, #64]
 1f0:	ldr	x27, [sp, #48]
 1f4:	ldp	x29, x30, [sp, #32]
 1f8:	add	sp, sp, #0x80
 1fc:	ret
 200:	bl	0 <_ZSt25__throw_bad_function_callv>
 204:	adrp	x0, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>
 208:	add	x0, x0, #0x0
 20c:	bl	0 <_ZSt19__throw_logic_errorPKc>
 210:	adrp	x0, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>
 214:	add	x0, x0, #0x0
 218:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE27getValueExpectedFlagDefaultEv>:
   0:	mov	w0, #0x2                   	// #2
   4:	ret

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	adrp	x9, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev>
  14:	ldr	x8, [x0, #208]
  18:	ldr	x9, [x9]
  1c:	mov	x19, x0
  20:	add	x9, x9, #0x10
  24:	str	x9, [x0]
  28:	cbz	x8, 3c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x3c>
  2c:	add	x0, x19, #0xc0
  30:	mov	w2, #0x3                   	// #3
  34:	mov	x1, x0
  38:	blr	x8
  3c:	ldr	x0, [x19, #160]
  40:	cbz	x0, 48 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x48>
  44:	bl	0 <_ZdlPv>
  48:	ldp	x20, x21, [x19, #136]
  4c:	cmp	x20, x21
  50:	b.ne	c0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0xc0>  // b.any
  54:	cbz	x20, 60 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x60>
  58:	mov	x0, x20
  5c:	bl	0 <_ZdlPv>
  60:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  64:	ldp	x8, x0, [x19, #96]
  68:	ldr	x9, [x9]
  6c:	cmp	x0, x8
  70:	add	x9, x9, #0x10
  74:	str	x9, [x19]
  78:	b.eq	80 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x8, [x19, #88]
  84:	ldr	x0, [x19, #64]
  88:	add	x9, x19, #0x50
  8c:	add	x8, x8, #0x1
  90:	cmp	x0, x9
  94:	str	x8, [x19, #88]
  98:	b.eq	a0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0xa0>  // b.none
  9c:	bl	0 <free>
  a0:	mov	x0, x19
  a4:	ldp	x20, x19, [sp, #32]
  a8:	ldr	x21, [sp, #16]
  ac:	ldp	x29, x30, [sp], #48
  b0:	b	0 <_ZdlPv>
  b4:	add	x20, x20, #0x10
  b8:	cmp	x20, x21
  bc:	b.eq	d4 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0xd4>  // b.none
  c0:	ldr	x0, [x20], #16
  c4:	cmp	x0, x20
  c8:	b.eq	b4 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0xb4>  // b.none
  cc:	bl	0 <_ZdlPv>
  d0:	b	b4 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0xb4>
  d4:	ldr	x20, [x19, #136]
  d8:	cbnz	x20, 58 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x58>
  dc:	b	60 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x60>

Disassembly of section .text._ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xb8
   8:	b	0 <_ZNK4llvm2cl17basic_parser_impl14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xb8
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl17basic_parser_impl15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16printOptionValueEmb>:
   0:	ret

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldp	x8, x9, [x0, #160]
  14:	mov	x19, x0
  18:	cmp	x9, x8
  1c:	b.eq	24 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x24>  // b.none
  20:	str	x8, [x19, #168]
  24:	ldp	x20, x21, [x19, #136]
  28:	cmp	x21, x20
  2c:	b.eq	5c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x5c>  // b.none
  30:	mov	x22, x20
  34:	b	44 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x44>
  38:	add	x22, x22, #0x10
  3c:	cmp	x22, x21
  40:	b.eq	58 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x58>  // b.none
  44:	ldr	x0, [x22], #16
  48:	cmp	x0, x22
  4c:	b.eq	38 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x38>  // b.none
  50:	bl	0 <_ZdlPv>
  54:	b	38 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x38>
  58:	str	x20, [x19, #144]
  5c:	ldp	x20, x19, [sp, #32]
  60:	ldp	x22, x21, [sp, #16]
  64:	ldp	x29, x30, [sp], #48
  68:	ret

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	ret

Disassembly of section .text._ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_:

0000000000000000 <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x22, x21, [sp, #64]
   c:	stp	x20, x19, [sp, #80]
  10:	add	x29, sp, #0x30
  14:	add	x8, sp, #0x8
  18:	mov	x20, x6
  1c:	add	x19, x8, #0x10
  20:	str	x19, [sp, #8]
  24:	cbz	x4, 74 <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0x74>
  28:	mov	x21, x5
  2c:	mov	x22, x4
  30:	cmp	x5, #0x10
  34:	mov	x0, x19
  38:	stur	x5, [x29, #-8]
  3c:	b.cc	5c <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0x5c>  // b.lo, b.ul, b.last
  40:	add	x0, sp, #0x8
  44:	sub	x1, x29, #0x8
  48:	mov	x2, xzr
  4c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  50:	ldur	x8, [x29, #-8]
  54:	str	x0, [sp, #8]
  58:	str	x8, [sp, #24]
  5c:	cbz	x21, 8c <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0x8c>
  60:	cmp	x21, #0x1
  64:	b.ne	80 <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0x80>  // b.any
  68:	ldrb	w8, [x22]
  6c:	strb	w8, [x0]
  70:	b	8c <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0x8c>
  74:	str	xzr, [sp, #16]
  78:	strb	wzr, [sp, #24]
  7c:	b	d8 <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0xd8>
  80:	mov	x1, x22
  84:	mov	x2, x21
  88:	bl	0 <memcpy>
  8c:	ldur	x8, [x29, #-8]
  90:	ldr	x9, [sp, #8]
  94:	str	x8, [sp, #16]
  98:	strb	wzr, [x9, x8]
  9c:	ldr	x8, [sp, #8]
  a0:	cmp	x8, x19
  a4:	b.eq	d8 <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0xd8>  // b.none
  a8:	mov	x11, x20
  ac:	ldr	x10, [x20]
  b0:	ldr	x9, [x11, #16]!
  b4:	str	x8, [x20]
  b8:	ldur	q0, [sp, #16]
  bc:	cmp	x10, x11
  c0:	csel	x8, xzr, x10, eq  // eq = none
  c4:	stur	q0, [x20, #8]
  c8:	cbz	x8, 118 <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0x118>
  cc:	str	x8, [sp, #8]
  d0:	str	x9, [sp, #24]
  d4:	b	120 <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0x120>
  d8:	ldr	x2, [sp, #16]
  dc:	cbz	x2, 100 <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0x100>
  e0:	ldr	x0, [x20]
  e4:	cmp	x2, #0x1
  e8:	b.ne	f8 <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0xf8>  // b.any
  ec:	ldrb	w8, [sp, #24]
  f0:	strb	w8, [x0]
  f4:	b	100 <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0x100>
  f8:	mov	x1, x19
  fc:	bl	0 <memcpy>
 100:	ldr	x8, [sp, #16]
 104:	ldr	x9, [x20]
 108:	str	x8, [x20, #8]
 10c:	strb	wzr, [x9, x8]
 110:	ldr	x8, [sp, #8]
 114:	b	120 <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0x120>
 118:	mov	x8, x19
 11c:	str	x19, [sp, #8]
 120:	str	xzr, [sp, #16]
 124:	strb	wzr, [x8]
 128:	ldr	x0, [sp, #8]
 12c:	cmp	x0, x19
 130:	b.eq	138 <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0x138>  // b.none
 134:	bl	0 <_ZdlPv>
 138:	ldp	x20, x19, [sp, #80]
 13c:	ldp	x22, x21, [sp, #64]
 140:	ldp	x29, x30, [sp, #48]
 144:	mov	w0, wzr
 148:	add	sp, sp, #0x60
 14c:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x28, x27, [sp, #32]
   c:	stp	x26, x25, [sp, #48]
  10:	stp	x24, x23, [sp, #64]
  14:	stp	x22, x21, [sp, #80]
  18:	stp	x20, x19, [sp, #96]
  1c:	add	x29, sp, #0x10
  20:	ldp	x20, x26, [x0]
  24:	mov	x9, #0x7fffffffffffffe0    	// #9223372036854775776
  28:	sub	x8, x26, x20
  2c:	cmp	x8, x9
  30:	b.eq	21c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x21c>  // b.none
  34:	asr	x9, x8, #5
  38:	cmp	x8, #0x0
  3c:	csinc	x10, x9, xzr, ne  // ne = any
  40:	adds	x9, x10, x9
  44:	lsr	x11, x9, #58
  48:	cset	w10, cs  // cs = hs, nlast
  4c:	cmp	x11, #0x0
  50:	cset	w11, ne  // ne = any
  54:	orr	w10, w10, w11
  58:	mov	x8, #0x3ffffffffffffff     	// #288230376151711743
  5c:	cmp	w10, #0x0
  60:	csel	x27, x8, x9, ne  // ne = any
  64:	sub	x8, x1, x20
  68:	mov	x25, x2
  6c:	mov	x19, x0
  70:	mov	x21, x1
  74:	asr	x28, x8, #5
  78:	cbz	x27, 8c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x8c>
  7c:	lsl	x0, x27, #5
  80:	bl	0 <_Znwm>
  84:	mov	x22, x0
  88:	b	90 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x90>
  8c:	mov	x22, xzr
  90:	add	x23, x22, x28, lsl #5
  94:	add	x0, x23, #0x10
  98:	str	x0, [x23]
  9c:	ldp	x24, x25, [x25]
  a0:	cbnz	x24, a8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xa8>
  a4:	cbnz	x25, 228 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x228>
  a8:	cmp	x25, #0x10
  ac:	str	x25, [sp, #8]
  b0:	b.cc	d4 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xd4>  // b.lo, b.ul, b.last
  b4:	add	x1, sp, #0x8
  b8:	mov	x0, x23
  bc:	mov	x2, xzr
  c0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  c4:	str	x0, [x23]
  c8:	ldr	x8, [sp, #8]
  cc:	add	x9, x22, x28, lsl #5
  d0:	str	x8, [x9, #16]
  d4:	cbz	x25, f8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xf8>
  d8:	cmp	x25, #0x1
  dc:	b.ne	ec <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xec>  // b.any
  e0:	ldrb	w8, [x24]
  e4:	strb	w8, [x0]
  e8:	b	f8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xf8>
  ec:	mov	x1, x24
  f0:	mov	x2, x25
  f4:	bl	0 <memcpy>
  f8:	ldr	x8, [sp, #8]
  fc:	add	x9, x22, x28, lsl #5
 100:	cmp	x20, x21
 104:	str	x8, [x9, #8]
 108:	ldr	x9, [x23]
 10c:	strb	wzr, [x9, x8]
 110:	mov	x8, x22
 114:	b.eq	170 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x170>  // b.none
 118:	add	x8, x22, #0x10
 11c:	add	x9, x20, #0x10
 120:	b	150 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x150>
 124:	stur	x10, [x8, #-16]
 128:	ldr	x10, [x9]
 12c:	str	x10, [x8]
 130:	ldur	x10, [x9, #-8]
 134:	add	x11, x9, #0x10
 138:	cmp	x11, x21
 13c:	stur	x10, [x8, #-8]
 140:	stp	x9, xzr, [x9, #-16]
 144:	strb	wzr, [x9], #32
 148:	add	x8, x8, #0x20
 14c:	b.eq	16c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x16c>  // b.none
 150:	stur	x8, [x8, #-16]
 154:	ldur	x10, [x9, #-16]
 158:	cmp	x10, x9
 15c:	b.ne	124 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x124>  // b.any
 160:	ldr	q0, [x10]
 164:	str	q0, [x8]
 168:	b	130 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x130>
 16c:	sub	x8, x8, #0x10
 170:	cmp	x26, x21
 174:	b.eq	1e0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1e0>  // b.none
 178:	mov	x9, xzr
 17c:	b	1b0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1b0>
 180:	str	x13, [x11, #32]
 184:	ldr	x12, [x12, #16]
 188:	str	x12, [x11, #48]
 18c:	ldur	x11, [x10, #-8]
 190:	add	x13, x10, #0x10
 194:	add	x12, x8, x9
 198:	cmp	x13, x26
 19c:	add	x9, x9, #0x20
 1a0:	str	x11, [x12, #40]
 1a4:	stp	x10, xzr, [x10, #-16]
 1a8:	strb	wzr, [x10]
 1ac:	b.eq	1dc <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1dc>  // b.none
 1b0:	add	x11, x8, x9
 1b4:	add	x10, x11, #0x30
 1b8:	add	x12, x21, x9
 1bc:	str	x10, [x11, #32]
 1c0:	mov	x10, x12
 1c4:	ldr	x13, [x10], #16
 1c8:	cmp	x13, x10
 1cc:	b.ne	180 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x180>  // b.any
 1d0:	ldr	q0, [x13]
 1d4:	str	q0, [x11, #48]
 1d8:	b	18c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x18c>
 1dc:	add	x8, x8, x9
 1e0:	add	x21, x8, #0x20
 1e4:	cbz	x20, 1f0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1f0>
 1e8:	mov	x0, x20
 1ec:	bl	0 <_ZdlPv>
 1f0:	add	x8, x22, x27, lsl #5
 1f4:	stp	x22, x21, [x19]
 1f8:	str	x8, [x19, #16]
 1fc:	ldp	x20, x19, [sp, #96]
 200:	ldp	x22, x21, [sp, #80]
 204:	ldp	x24, x23, [sp, #64]
 208:	ldp	x26, x25, [sp, #48]
 20c:	ldp	x28, x27, [sp, #32]
 210:	ldp	x29, x30, [sp, #16]
 214:	add	sp, sp, #0x70
 218:	ret
 21c:	adrp	x0, 0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 220:	add	x0, x0, #0x0
 224:	bl	0 <_ZSt20__throw_length_errorPKc>
 228:	adrp	x0, 0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 22c:	add	x0, x0, #0x0
 230:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZN4llvm2cl6parserINS_5Reloc5ModelEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  2c:	tbz	w0, #0, 38 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x38>
  30:	mov	w0, #0x1                   	// #1
  34:	b	60 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x60>
  38:	ldur	w8, [x29, #-4]
  3c:	ldr	x9, [x19, #592]
  40:	strh	w20, [x19, #12]
  44:	str	w8, [x19, #136]
  48:	cbz	x9, 70 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x70>
  4c:	ldr	x8, [x19, #600]
  50:	add	x0, x19, #0x240
  54:	sub	x1, x29, #0x4
  58:	blr	x8
  5c:	mov	w0, wzr
  60:	ldp	x20, x19, [sp, #32]
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x30
  6c:	ret
  70:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	9c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev+0x9c>  // b.none
  98:	bl	0 <free>
  9c:	mov	x0, x19
  a0:	ldr	x19, [sp, #16]
  a4:	ldp	x29, x30, [sp], #32
  a8:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl6parserINS_5Reloc5ModelEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_5Reloc5ModelEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_:

0000000000000000 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x24, x23, [sp, #80]
   c:	stp	x22, x21, [sp, #96]
  10:	stp	x20, x19, [sp, #112]
  14:	add	x29, sp, #0x40
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 40 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x40>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stur	x4, [x29, #-16]
  3c:	b	4c <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x4c>
  40:	mov	x21, x2
  44:	mov	x22, x3
  48:	stur	x2, [x29, #-16]
  4c:	stur	x22, [x29, #-8]
  50:	ldr	w23, [x0, #24]
  54:	cbz	w23, b0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb0>
  58:	ldr	x8, [x0, #16]
  5c:	add	x24, x8, #0x28
  60:	b	70 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x70>
  64:	subs	x23, x23, #0x1
  68:	add	x24, x24, #0x30
  6c:	b.eq	b0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb0>  // b.none
  70:	cbz	x23, 118 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x118>
  74:	ldur	x8, [x24, #-32]
  78:	cmp	x8, x22
  7c:	b.ne	64 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x64>  // b.any
  80:	cbz	x22, 98 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x98>
  84:	ldur	x0, [x24, #-40]
  88:	mov	x1, x21
  8c:	mov	x2, x22
  90:	bl	0 <bcmp>
  94:	cbnz	w0, 64 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x64>
  98:	ldrb	w8, [x24, #4]
  9c:	cbz	w8, 138 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x138>
  a0:	ldr	w8, [x24]
  a4:	mov	w0, wzr
  a8:	str	w8, [x20]
  ac:	b	fc <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xfc>
  b0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  b4:	adrp	x12, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  b8:	mov	w8, #0x503                 	// #1283
  bc:	add	x9, x9, #0x0
  c0:	sub	x10, x29, #0x10
  c4:	mov	x11, sp
  c8:	add	x12, x12, #0x0
  cc:	mov	w13, #0x302                 	// #770
  d0:	strh	w8, [sp, #16]
  d4:	stp	x9, x10, [sp]
  d8:	stp	x11, x12, [sp, #24]
  dc:	strh	w13, [sp, #40]
  e0:	bl	0 <_ZN4llvm4errsEv>
  e4:	mov	x4, x0
  e8:	add	x1, sp, #0x18
  ec:	mov	x0, x19
  f0:	mov	x2, xzr
  f4:	mov	x3, xzr
  f8:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
  fc:	ldp	x20, x19, [sp, #112]
 100:	ldp	x22, x21, [sp, #96]
 104:	ldp	x24, x23, [sp, #80]
 108:	ldp	x29, x30, [sp, #64]
 10c:	and	w0, w0, #0x1
 110:	add	sp, sp, #0x80
 114:	ret
 118:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 11c:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 120:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 124:	add	x0, x0, #0x0
 128:	add	x1, x1, #0x0
 12c:	add	x3, x3, #0x0
 130:	mov	w2, #0x95                  	// #149
 134:	bl	0 <__assert_fail>
 138:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 13c:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 140:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 144:	add	x0, x0, #0x0
 148:	add	x1, x1, #0x0
 14c:	add	x3, x3, #0x0
 150:	mov	w2, #0x23a                 	// #570
 154:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl19generic_parser_base19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl19generic_parser_base19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	str	x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	ldr	x8, [x0, #8]
  1c:	ldr	x8, [x8, #24]
  20:	cbz	x8, 3c <_ZN4llvm2cl19generic_parser_base19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x3c>
  24:	ldp	x20, x19, [sp, #64]
  28:	ldp	x22, x21, [sp, #48]
  2c:	ldp	x24, x23, [sp, #32]
  30:	ldr	x25, [sp, #16]
  34:	ldp	x29, x30, [sp], #80
  38:	ret
  3c:	ldr	x8, [x0]
  40:	mov	x19, x0
  44:	mov	x20, x1
  48:	ldr	x8, [x8, #16]
  4c:	blr	x8
  50:	cbz	w0, 24 <_ZN4llvm2cl19generic_parser_base19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x24>
  54:	mov	w21, w0
  58:	mov	w22, wzr
  5c:	add	x23, x20, #0x10
  60:	ldr	x8, [x19]
  64:	mov	x0, x19
  68:	mov	w1, w22
  6c:	ldr	x8, [x8, #24]
  70:	blr	x8
  74:	ldp	w8, w9, [x20, #8]
  78:	mov	x24, x0
  7c:	mov	x25, x1
  80:	cmp	w8, w9
  84:	b.cs	b8 <_ZN4llvm2cl19generic_parser_base19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xb8>  // b.hs, b.nlast
  88:	ldr	x9, [x20]
  8c:	add	x8, x9, w8, uxtw #4
  90:	stp	x24, x25, [x8]
  94:	ldp	w8, w9, [x20, #8]
  98:	cmp	w8, w9
  9c:	b.cs	d4 <_ZN4llvm2cl19generic_parser_base19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd4>  // b.hs, b.nlast
  a0:	add	w22, w22, #0x1
  a4:	add	w8, w8, #0x1
  a8:	cmp	w21, w22
  ac:	str	w8, [x20, #8]
  b0:	b.ne	60 <_ZN4llvm2cl19generic_parser_base19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x60>  // b.any
  b4:	b	24 <_ZN4llvm2cl19generic_parser_base19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x24>
  b8:	mov	w3, #0x10                  	// #16
  bc:	mov	x0, x20
  c0:	mov	x1, x23
  c4:	mov	x2, xzr
  c8:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  cc:	ldr	w8, [x20, #8]
  d0:	b	88 <_ZN4llvm2cl19generic_parser_base19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x88>
  d4:	adrp	x0, 0 <_ZN4llvm2cl19generic_parser_base19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  d8:	adrp	x1, 0 <_ZN4llvm2cl19generic_parser_base19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  dc:	adrp	x3, 0 <_ZN4llvm2cl19generic_parser_base19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e0:	add	x0, x0, #0x0
  e4:	add	x1, x1, #0x0
  e8:	add	x3, x3, #0x0
  ec:	mov	w2, #0x43                  	// #67
  f0:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_11ThreadModel5ModelEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  2c:	tbz	w0, #0, 38 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x38>
  30:	mov	w0, #0x1                   	// #1
  34:	b	60 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x60>
  38:	ldur	w8, [x29, #-4]
  3c:	ldr	x9, [x19, #592]
  40:	strh	w20, [x19, #12]
  44:	str	w8, [x19, #136]
  48:	cbz	x9, 70 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x70>
  4c:	ldr	x8, [x19, #600]
  50:	add	x0, x19, #0x240
  54:	sub	x1, x29, #0x4
  58:	blr	x8
  5c:	mov	w0, wzr
  60:	ldp	x20, x19, [sp, #32]
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x30
  6c:	ret
  70:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	9c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x9c>  // b.none
  98:	bl	0 <free>
  9c:	mov	x0, x19
  a0:	ldr	x19, [sp, #16]
  a4:	ldp	x29, x30, [sp], #32
  a8:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl6parserINS_11ThreadModel5ModelEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_:

0000000000000000 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x24, x23, [sp, #80]
   c:	stp	x22, x21, [sp, #96]
  10:	stp	x20, x19, [sp, #112]
  14:	add	x29, sp, #0x40
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 40 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x40>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stur	x4, [x29, #-16]
  3c:	b	4c <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x4c>
  40:	mov	x21, x2
  44:	mov	x22, x3
  48:	stur	x2, [x29, #-16]
  4c:	stur	x22, [x29, #-8]
  50:	ldr	w23, [x0, #24]
  54:	cbz	w23, b0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb0>
  58:	ldr	x8, [x0, #16]
  5c:	add	x24, x8, #0x28
  60:	b	70 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x70>
  64:	subs	x23, x23, #0x1
  68:	add	x24, x24, #0x30
  6c:	b.eq	b0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb0>  // b.none
  70:	cbz	x23, 118 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x118>
  74:	ldur	x8, [x24, #-32]
  78:	cmp	x8, x22
  7c:	b.ne	64 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x64>  // b.any
  80:	cbz	x22, 98 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x98>
  84:	ldur	x0, [x24, #-40]
  88:	mov	x1, x21
  8c:	mov	x2, x22
  90:	bl	0 <bcmp>
  94:	cbnz	w0, 64 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x64>
  98:	ldrb	w8, [x24, #4]
  9c:	cbz	w8, 138 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x138>
  a0:	ldr	w8, [x24]
  a4:	mov	w0, wzr
  a8:	str	w8, [x20]
  ac:	b	fc <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xfc>
  b0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  b4:	adrp	x12, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  b8:	mov	w8, #0x503                 	// #1283
  bc:	add	x9, x9, #0x0
  c0:	sub	x10, x29, #0x10
  c4:	mov	x11, sp
  c8:	add	x12, x12, #0x0
  cc:	mov	w13, #0x302                 	// #770
  d0:	strh	w8, [sp, #16]
  d4:	stp	x9, x10, [sp]
  d8:	stp	x11, x12, [sp, #24]
  dc:	strh	w13, [sp, #40]
  e0:	bl	0 <_ZN4llvm4errsEv>
  e4:	mov	x4, x0
  e8:	add	x1, sp, #0x18
  ec:	mov	x0, x19
  f0:	mov	x2, xzr
  f4:	mov	x3, xzr
  f8:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
  fc:	ldp	x20, x19, [sp, #112]
 100:	ldp	x22, x21, [sp, #96]
 104:	ldp	x24, x23, [sp, #80]
 108:	ldp	x29, x30, [sp, #64]
 10c:	and	w0, w0, #0x1
 110:	add	sp, sp, #0x80
 114:	ret
 118:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 11c:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 120:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 124:	add	x0, x0, #0x0
 128:	add	x1, x1, #0x0
 12c:	add	x3, x3, #0x0
 130:	mov	w2, #0x95                  	// #149
 134:	bl	0 <__assert_fail>
 138:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 13c:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 140:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 144:	add	x0, x0, #0x0
 148:	add	x1, x1, #0x0
 14c:	add	x3, x3, #0x0
 150:	mov	w2, #0x23a                 	// #570
 154:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_9CodeModel5ModelEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  2c:	tbz	w0, #0, 38 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x38>
  30:	mov	w0, #0x1                   	// #1
  34:	b	60 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x60>
  38:	ldur	w8, [x29, #-4]
  3c:	ldr	x9, [x19, #592]
  40:	strh	w20, [x19, #12]
  44:	str	w8, [x19, #136]
  48:	cbz	x9, 70 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x70>
  4c:	ldr	x8, [x19, #600]
  50:	add	x0, x19, #0x240
  54:	sub	x1, x29, #0x4
  58:	blr	x8
  5c:	mov	w0, wzr
  60:	ldp	x20, x19, [sp, #32]
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x30
  6c:	ret
  70:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	9c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x9c>  // b.none
  98:	bl	0 <free>
  9c:	mov	x0, x19
  a0:	ldr	x19, [sp, #16]
  a4:	ldp	x29, x30, [sp], #32
  a8:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl6parserINS_9CodeModel5ModelEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_9CodeModel5ModelEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_:

0000000000000000 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x24, x23, [sp, #80]
   c:	stp	x22, x21, [sp, #96]
  10:	stp	x20, x19, [sp, #112]
  14:	add	x29, sp, #0x40
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 40 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x40>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stur	x4, [x29, #-16]
  3c:	b	4c <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x4c>
  40:	mov	x21, x2
  44:	mov	x22, x3
  48:	stur	x2, [x29, #-16]
  4c:	stur	x22, [x29, #-8]
  50:	ldr	w23, [x0, #24]
  54:	cbz	w23, b0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb0>
  58:	ldr	x8, [x0, #16]
  5c:	add	x24, x8, #0x28
  60:	b	70 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x70>
  64:	subs	x23, x23, #0x1
  68:	add	x24, x24, #0x30
  6c:	b.eq	b0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb0>  // b.none
  70:	cbz	x23, 118 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x118>
  74:	ldur	x8, [x24, #-32]
  78:	cmp	x8, x22
  7c:	b.ne	64 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x64>  // b.any
  80:	cbz	x22, 98 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x98>
  84:	ldur	x0, [x24, #-40]
  88:	mov	x1, x21
  8c:	mov	x2, x22
  90:	bl	0 <bcmp>
  94:	cbnz	w0, 64 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x64>
  98:	ldrb	w8, [x24, #4]
  9c:	cbz	w8, 138 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x138>
  a0:	ldr	w8, [x24]
  a4:	mov	w0, wzr
  a8:	str	w8, [x20]
  ac:	b	fc <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xfc>
  b0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  b4:	adrp	x12, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  b8:	mov	w8, #0x503                 	// #1283
  bc:	add	x9, x9, #0x0
  c0:	sub	x10, x29, #0x10
  c4:	mov	x11, sp
  c8:	add	x12, x12, #0x0
  cc:	mov	w13, #0x302                 	// #770
  d0:	strh	w8, [sp, #16]
  d4:	stp	x9, x10, [sp]
  d8:	stp	x11, x12, [sp, #24]
  dc:	strh	w13, [sp, #40]
  e0:	bl	0 <_ZN4llvm4errsEv>
  e4:	mov	x4, x0
  e8:	add	x1, sp, #0x18
  ec:	mov	x0, x19
  f0:	mov	x2, xzr
  f4:	mov	x3, xzr
  f8:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
  fc:	ldp	x20, x19, [sp, #112]
 100:	ldp	x22, x21, [sp, #96]
 104:	ldp	x24, x23, [sp, #80]
 108:	ldp	x29, x30, [sp, #64]
 10c:	and	w0, w0, #0x1
 110:	add	sp, sp, #0x80
 114:	ret
 118:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 11c:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 120:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 124:	add	x0, x0, #0x0
 128:	add	x1, x1, #0x0
 12c:	add	x3, x3, #0x0
 130:	mov	w2, #0x95                  	// #149
 134:	bl	0 <__assert_fail>
 138:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 13c:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 140:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 144:	add	x0, x0, #0x0
 148:	add	x1, x1, #0x0
 14c:	add	x3, x3, #0x0
 150:	mov	w2, #0x23a                 	// #570
 154:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_17ExceptionHandlingEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  2c:	tbz	w0, #0, 38 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x38>
  30:	mov	w0, #0x1                   	// #1
  34:	b	60 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x60>
  38:	ldur	w8, [x29, #-4]
  3c:	ldr	x9, [x19, #592]
  40:	strh	w20, [x19, #12]
  44:	str	w8, [x19, #136]
  48:	cbz	x9, 70 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x70>
  4c:	ldr	x8, [x19, #600]
  50:	add	x0, x19, #0x240
  54:	sub	x1, x29, #0x4
  58:	blr	x8
  5c:	mov	w0, wzr
  60:	ldp	x20, x19, [sp, #32]
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x30
  6c:	ret
  70:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	9c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev+0x9c>  // b.none
  98:	bl	0 <free>
  9c:	mov	x0, x19
  a0:	ldr	x19, [sp, #16]
  a4:	ldp	x29, x30, [sp], #32
  a8:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl6parserINS_17ExceptionHandlingEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_17ExceptionHandlingEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_:

0000000000000000 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x24, x23, [sp, #80]
   c:	stp	x22, x21, [sp, #96]
  10:	stp	x20, x19, [sp, #112]
  14:	add	x29, sp, #0x40
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 40 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x40>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stur	x4, [x29, #-16]
  3c:	b	4c <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x4c>
  40:	mov	x21, x2
  44:	mov	x22, x3
  48:	stur	x2, [x29, #-16]
  4c:	stur	x22, [x29, #-8]
  50:	ldr	w23, [x0, #24]
  54:	cbz	w23, b0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xb0>
  58:	ldr	x8, [x0, #16]
  5c:	add	x24, x8, #0x28
  60:	b	70 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x70>
  64:	subs	x23, x23, #0x1
  68:	add	x24, x24, #0x30
  6c:	b.eq	b0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xb0>  // b.none
  70:	cbz	x23, 118 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x118>
  74:	ldur	x8, [x24, #-32]
  78:	cmp	x8, x22
  7c:	b.ne	64 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x64>  // b.any
  80:	cbz	x22, 98 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x98>
  84:	ldur	x0, [x24, #-40]
  88:	mov	x1, x21
  8c:	mov	x2, x22
  90:	bl	0 <bcmp>
  94:	cbnz	w0, 64 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x64>
  98:	ldrb	w8, [x24, #4]
  9c:	cbz	w8, 138 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x138>
  a0:	ldr	w8, [x24]
  a4:	mov	w0, wzr
  a8:	str	w8, [x20]
  ac:	b	fc <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xfc>
  b0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  b4:	adrp	x12, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  b8:	mov	w8, #0x503                 	// #1283
  bc:	add	x9, x9, #0x0
  c0:	sub	x10, x29, #0x10
  c4:	mov	x11, sp
  c8:	add	x12, x12, #0x0
  cc:	mov	w13, #0x302                 	// #770
  d0:	strh	w8, [sp, #16]
  d4:	stp	x9, x10, [sp]
  d8:	stp	x11, x12, [sp, #24]
  dc:	strh	w13, [sp, #40]
  e0:	bl	0 <_ZN4llvm4errsEv>
  e4:	mov	x4, x0
  e8:	add	x1, sp, #0x18
  ec:	mov	x0, x19
  f0:	mov	x2, xzr
  f4:	mov	x3, xzr
  f8:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
  fc:	ldp	x20, x19, [sp, #112]
 100:	ldp	x22, x21, [sp, #96]
 104:	ldp	x24, x23, [sp, #80]
 108:	ldp	x29, x30, [sp, #64]
 10c:	and	w0, w0, #0x1
 110:	add	sp, sp, #0x80
 114:	ret
 118:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 11c:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 120:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 124:	add	x0, x0, #0x0
 128:	add	x1, x1, #0x0
 12c:	add	x3, x3, #0x0
 130:	mov	w2, #0x95                  	// #149
 134:	bl	0 <__assert_fail>
 138:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 13c:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 140:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 144:	add	x0, x0, #0x0
 148:	add	x1, x1, #0x0
 14c:	add	x3, x3, #0x0
 150:	mov	w2, #0x23a                 	// #570
 154:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_15CodeGenFileTypeEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  2c:	tbz	w0, #0, 38 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x38>
  30:	mov	w0, #0x1                   	// #1
  34:	b	60 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x60>
  38:	ldur	w8, [x29, #-4]
  3c:	ldr	x9, [x19, #592]
  40:	strh	w20, [x19, #12]
  44:	str	w8, [x19, #136]
  48:	cbz	x9, 70 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x70>
  4c:	ldr	x8, [x19, #600]
  50:	add	x0, x19, #0x240
  54:	sub	x1, x29, #0x4
  58:	blr	x8
  5c:	mov	w0, wzr
  60:	ldp	x20, x19, [sp, #32]
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x30
  6c:	ret
  70:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	9c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev+0x9c>  // b.none
  98:	bl	0 <free>
  9c:	mov	x0, x19
  a0:	ldr	x19, [sp, #16]
  a4:	ldp	x29, x30, [sp], #32
  a8:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl6parserINS_15CodeGenFileTypeEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_:

0000000000000000 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x24, x23, [sp, #80]
   c:	stp	x22, x21, [sp, #96]
  10:	stp	x20, x19, [sp, #112]
  14:	add	x29, sp, #0x40
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 40 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x40>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stur	x4, [x29, #-16]
  3c:	b	4c <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x4c>
  40:	mov	x21, x2
  44:	mov	x22, x3
  48:	stur	x2, [x29, #-16]
  4c:	stur	x22, [x29, #-8]
  50:	ldr	w23, [x0, #24]
  54:	cbz	w23, b0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xb0>
  58:	ldr	x8, [x0, #16]
  5c:	add	x24, x8, #0x28
  60:	b	70 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x70>
  64:	subs	x23, x23, #0x1
  68:	add	x24, x24, #0x30
  6c:	b.eq	b0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xb0>  // b.none
  70:	cbz	x23, 118 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x118>
  74:	ldur	x8, [x24, #-32]
  78:	cmp	x8, x22
  7c:	b.ne	64 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x64>  // b.any
  80:	cbz	x22, 98 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x98>
  84:	ldur	x0, [x24, #-40]
  88:	mov	x1, x21
  8c:	mov	x2, x22
  90:	bl	0 <bcmp>
  94:	cbnz	w0, 64 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x64>
  98:	ldrb	w8, [x24, #4]
  9c:	cbz	w8, 138 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x138>
  a0:	ldr	w8, [x24]
  a4:	mov	w0, wzr
  a8:	str	w8, [x20]
  ac:	b	fc <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xfc>
  b0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  b4:	adrp	x12, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  b8:	mov	w8, #0x503                 	// #1283
  bc:	add	x9, x9, #0x0
  c0:	sub	x10, x29, #0x10
  c4:	mov	x11, sp
  c8:	add	x12, x12, #0x0
  cc:	mov	w13, #0x302                 	// #770
  d0:	strh	w8, [sp, #16]
  d4:	stp	x9, x10, [sp]
  d8:	stp	x11, x12, [sp, #24]
  dc:	strh	w13, [sp, #40]
  e0:	bl	0 <_ZN4llvm4errsEv>
  e4:	mov	x4, x0
  e8:	add	x1, sp, #0x18
  ec:	mov	x0, x19
  f0:	mov	x2, xzr
  f4:	mov	x3, xzr
  f8:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
  fc:	ldp	x20, x19, [sp, #112]
 100:	ldp	x22, x21, [sp, #96]
 104:	ldp	x24, x23, [sp, #80]
 108:	ldp	x29, x30, [sp, #64]
 10c:	and	w0, w0, #0x1
 110:	add	sp, sp, #0x80
 114:	ret
 118:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 11c:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 120:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 124:	add	x0, x0, #0x0
 128:	add	x1, x1, #0x0
 12c:	add	x3, x3, #0x0
 130:	mov	w2, #0x95                  	// #149
 134:	bl	0 <__assert_fail>
 138:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 13c:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 140:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 144:	add	x0, x0, #0x0
 148:	add	x1, x1, #0x0
 14c:	add	x3, x3, #0x0
 150:	mov	w2, #0x23a                 	// #570
 154:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_12FramePointer2FPEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  2c:	tbz	w0, #0, 38 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x38>
  30:	mov	w0, #0x1                   	// #1
  34:	b	60 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x60>
  38:	ldur	w8, [x29, #-4]
  3c:	ldr	x9, [x19, #592]
  40:	strh	w20, [x19, #12]
  44:	str	w8, [x19, #136]
  48:	cbz	x9, 70 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x70>
  4c:	ldr	x8, [x19, #600]
  50:	add	x0, x19, #0x240
  54:	sub	x1, x29, #0x4
  58:	blr	x8
  5c:	mov	w0, wzr
  60:	ldp	x20, x19, [sp, #32]
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x30
  6c:	ret
  70:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	9c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev+0x9c>  // b.none
  98:	bl	0 <free>
  9c:	mov	x0, x19
  a0:	ldr	x19, [sp, #16]
  a4:	ldp	x29, x30, [sp], #32
  a8:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl6parserINS_12FramePointer2FPEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12FramePointer2FPEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_:

0000000000000000 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x24, x23, [sp, #80]
   c:	stp	x22, x21, [sp, #96]
  10:	stp	x20, x19, [sp, #112]
  14:	add	x29, sp, #0x40
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 40 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x40>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stur	x4, [x29, #-16]
  3c:	b	4c <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x4c>
  40:	mov	x21, x2
  44:	mov	x22, x3
  48:	stur	x2, [x29, #-16]
  4c:	stur	x22, [x29, #-8]
  50:	ldr	w23, [x0, #24]
  54:	cbz	w23, b0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb0>
  58:	ldr	x8, [x0, #16]
  5c:	add	x24, x8, #0x28
  60:	b	70 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x70>
  64:	subs	x23, x23, #0x1
  68:	add	x24, x24, #0x30
  6c:	b.eq	b0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb0>  // b.none
  70:	cbz	x23, 118 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x118>
  74:	ldur	x8, [x24, #-32]
  78:	cmp	x8, x22
  7c:	b.ne	64 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x64>  // b.any
  80:	cbz	x22, 98 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x98>
  84:	ldur	x0, [x24, #-40]
  88:	mov	x1, x21
  8c:	mov	x2, x22
  90:	bl	0 <bcmp>
  94:	cbnz	w0, 64 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x64>
  98:	ldrb	w8, [x24, #4]
  9c:	cbz	w8, 138 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x138>
  a0:	ldr	w8, [x24]
  a4:	mov	w0, wzr
  a8:	str	w8, [x20]
  ac:	b	fc <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xfc>
  b0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  b4:	adrp	x12, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  b8:	mov	w8, #0x503                 	// #1283
  bc:	add	x9, x9, #0x0
  c0:	sub	x10, x29, #0x10
  c4:	mov	x11, sp
  c8:	add	x12, x12, #0x0
  cc:	mov	w13, #0x302                 	// #770
  d0:	strh	w8, [sp, #16]
  d4:	stp	x9, x10, [sp]
  d8:	stp	x11, x12, [sp, #24]
  dc:	strh	w13, [sp, #40]
  e0:	bl	0 <_ZN4llvm4errsEv>
  e4:	mov	x4, x0
  e8:	add	x1, sp, #0x18
  ec:	mov	x0, x19
  f0:	mov	x2, xzr
  f4:	mov	x3, xzr
  f8:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
  fc:	ldp	x20, x19, [sp, #112]
 100:	ldp	x22, x21, [sp, #96]
 104:	ldp	x24, x23, [sp, #80]
 108:	ldp	x29, x30, [sp, #64]
 10c:	and	w0, w0, #0x1
 110:	add	sp, sp, #0x80
 114:	ret
 118:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 11c:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 120:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 124:	add	x0, x0, #0x0
 128:	add	x1, x1, #0x0
 12c:	add	x3, x3, #0x0
 130:	mov	w2, #0x95                  	// #149
 134:	bl	0 <__assert_fail>
 138:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 13c:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 140:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 144:	add	x0, x0, #0x0
 148:	add	x1, x1, #0x0
 14c:	add	x3, x3, #0x0
 150:	mov	w2, #0x23a                 	// #570
 154:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  2c:	tbz	w0, #0, 38 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x38>
  30:	mov	w0, #0x1                   	// #1
  34:	b	60 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x60>
  38:	ldur	w8, [x29, #-4]
  3c:	ldr	x9, [x19, #592]
  40:	strh	w20, [x19, #12]
  44:	str	w8, [x19, #136]
  48:	cbz	x9, 70 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x70>
  4c:	ldr	x8, [x19, #600]
  50:	add	x0, x19, #0x240
  54:	sub	x1, x29, #0x4
  58:	blr	x8
  5c:	mov	w0, wzr
  60:	ldp	x20, x19, [sp, #32]
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x30
  6c:	ret
  70:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	9c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev+0x9c>  // b.none
  98:	bl	0 <free>
  9c:	mov	x0, x19
  a0:	ldr	x19, [sp, #16]
  a4:	ldp	x29, x30, [sp], #32
  a8:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x24, x23, [sp, #80]
   c:	stp	x22, x21, [sp, #96]
  10:	stp	x20, x19, [sp, #112]
  14:	add	x29, sp, #0x40
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 40 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x40>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stur	x4, [x29, #-16]
  3c:	b	4c <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x4c>
  40:	mov	x21, x2
  44:	mov	x22, x3
  48:	stur	x2, [x29, #-16]
  4c:	stur	x22, [x29, #-8]
  50:	ldr	w23, [x0, #24]
  54:	cbz	w23, b0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb0>
  58:	ldr	x8, [x0, #16]
  5c:	add	x24, x8, #0x28
  60:	b	70 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x70>
  64:	subs	x23, x23, #0x1
  68:	add	x24, x24, #0x30
  6c:	b.eq	b0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb0>  // b.none
  70:	cbz	x23, 118 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x118>
  74:	ldur	x8, [x24, #-32]
  78:	cmp	x8, x22
  7c:	b.ne	64 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x64>  // b.any
  80:	cbz	x22, 98 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x98>
  84:	ldur	x0, [x24, #-40]
  88:	mov	x1, x21
  8c:	mov	x2, x22
  90:	bl	0 <bcmp>
  94:	cbnz	w0, 64 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x64>
  98:	ldrb	w8, [x24, #4]
  9c:	cbz	w8, 138 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x138>
  a0:	ldr	w8, [x24]
  a4:	mov	w0, wzr
  a8:	str	w8, [x20]
  ac:	b	fc <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xfc>
  b0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  b4:	adrp	x12, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  b8:	mov	w8, #0x503                 	// #1283
  bc:	add	x9, x9, #0x0
  c0:	sub	x10, x29, #0x10
  c4:	mov	x11, sp
  c8:	add	x12, x12, #0x0
  cc:	mov	w13, #0x302                 	// #770
  d0:	strh	w8, [sp, #16]
  d4:	stp	x9, x10, [sp]
  d8:	stp	x11, x12, [sp, #24]
  dc:	strh	w13, [sp, #40]
  e0:	bl	0 <_ZN4llvm4errsEv>
  e4:	mov	x4, x0
  e8:	add	x1, sp, #0x18
  ec:	mov	x0, x19
  f0:	mov	x2, xzr
  f4:	mov	x3, xzr
  f8:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
  fc:	ldp	x20, x19, [sp, #112]
 100:	ldp	x22, x21, [sp, #96]
 104:	ldp	x24, x23, [sp, #80]
 108:	ldp	x29, x30, [sp, #64]
 10c:	and	w0, w0, #0x1
 110:	add	sp, sp, #0x80
 114:	ret
 118:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 11c:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 120:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 124:	add	x0, x0, #0x0
 128:	add	x1, x1, #0x0
 12c:	add	x3, x3, #0x0
 130:	mov	w2, #0x95                  	// #149
 134:	bl	0 <__assert_fail>
 138:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 13c:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 140:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 144:	add	x0, x0, #0x0
 148:	add	x1, x1, #0x0
 14c:	add	x3, x3, #0x0
 150:	mov	w2, #0x23a                 	// #570
 154:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  2c:	tbz	w0, #0, 38 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x38>
  30:	mov	w0, #0x1                   	// #1
  34:	b	60 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x60>
  38:	ldur	w8, [x29, #-4]
  3c:	ldr	x9, [x19, #592]
  40:	strh	w20, [x19, #12]
  44:	str	w8, [x19, #136]
  48:	cbz	x9, 70 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x70>
  4c:	ldr	x8, [x19, #600]
  50:	add	x0, x19, #0x240
  54:	sub	x1, x29, #0x4
  58:	blr	x8
  5c:	mov	w0, wzr
  60:	ldp	x20, x19, [sp, #32]
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x30
  6c:	ret
  70:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	9c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev+0x9c>  // b.none
  98:	bl	0 <free>
  9c:	mov	x0, x19
  a0:	ldr	x19, [sp, #16]
  a4:	ldp	x29, x30, [sp], #32
  a8:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_:

0000000000000000 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x24, x23, [sp, #80]
   c:	stp	x22, x21, [sp, #96]
  10:	stp	x20, x19, [sp, #112]
  14:	add	x29, sp, #0x40
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 40 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x40>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stur	x4, [x29, #-16]
  3c:	b	4c <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x4c>
  40:	mov	x21, x2
  44:	mov	x22, x3
  48:	stur	x2, [x29, #-16]
  4c:	stur	x22, [x29, #-8]
  50:	ldr	w23, [x0, #24]
  54:	cbz	w23, b0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb0>
  58:	ldr	x8, [x0, #16]
  5c:	add	x24, x8, #0x28
  60:	b	70 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x70>
  64:	subs	x23, x23, #0x1
  68:	add	x24, x24, #0x30
  6c:	b.eq	b0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb0>  // b.none
  70:	cbz	x23, 118 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x118>
  74:	ldur	x8, [x24, #-32]
  78:	cmp	x8, x22
  7c:	b.ne	64 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x64>  // b.any
  80:	cbz	x22, 98 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x98>
  84:	ldur	x0, [x24, #-40]
  88:	mov	x1, x21
  8c:	mov	x2, x22
  90:	bl	0 <bcmp>
  94:	cbnz	w0, 64 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x64>
  98:	ldrb	w8, [x24, #4]
  9c:	cbz	w8, 138 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x138>
  a0:	ldr	w8, [x24]
  a4:	mov	w0, wzr
  a8:	str	w8, [x20]
  ac:	b	fc <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xfc>
  b0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  b4:	adrp	x12, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  b8:	mov	w8, #0x503                 	// #1283
  bc:	add	x9, x9, #0x0
  c0:	sub	x10, x29, #0x10
  c4:	mov	x11, sp
  c8:	add	x12, x12, #0x0
  cc:	mov	w13, #0x302                 	// #770
  d0:	strh	w8, [sp, #16]
  d4:	stp	x9, x10, [sp]
  d8:	stp	x11, x12, [sp, #24]
  dc:	strh	w13, [sp, #40]
  e0:	bl	0 <_ZN4llvm4errsEv>
  e4:	mov	x4, x0
  e8:	add	x1, sp, #0x18
  ec:	mov	x0, x19
  f0:	mov	x2, xzr
  f4:	mov	x3, xzr
  f8:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
  fc:	ldp	x20, x19, [sp, #112]
 100:	ldp	x22, x21, [sp, #96]
 104:	ldp	x24, x23, [sp, #80]
 108:	ldp	x29, x30, [sp, #64]
 10c:	and	w0, w0, #0x1
 110:	add	sp, sp, #0x80
 114:	ret
 118:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 11c:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 120:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 124:	add	x0, x0, #0x0
 128:	add	x1, x1, #0x0
 12c:	add	x3, x3, #0x0
 130:	mov	w2, #0x95                  	// #149
 134:	bl	0 <__assert_fail>
 138:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 13c:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 140:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 144:	add	x0, x0, #0x0
 148:	add	x1, x1, #0x0
 14c:	add	x3, x3, #0x0
 150:	mov	w2, #0x23a                 	// #570
 154:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  2c:	tbz	w0, #0, 38 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x38>
  30:	mov	w0, #0x1                   	// #1
  34:	b	60 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x60>
  38:	ldur	w8, [x29, #-4]
  3c:	ldr	x9, [x19, #592]
  40:	strh	w20, [x19, #12]
  44:	str	w8, [x19, #136]
  48:	cbz	x9, 70 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x70>
  4c:	ldr	x8, [x19, #600]
  50:	add	x0, x19, #0x240
  54:	sub	x1, x29, #0x4
  58:	blr	x8
  5c:	mov	w0, wzr
  60:	ldp	x20, x19, [sp, #32]
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x30
  6c:	ret
  70:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	9c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev+0x9c>  // b.none
  98:	bl	0 <free>
  9c:	mov	x0, x19
  a0:	ldr	x19, [sp, #16]
  a4:	ldp	x29, x30, [sp], #32
  a8:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x24, x23, [sp, #80]
   c:	stp	x22, x21, [sp, #96]
  10:	stp	x20, x19, [sp, #112]
  14:	add	x29, sp, #0x40
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 40 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x40>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stur	x4, [x29, #-16]
  3c:	b	4c <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x4c>
  40:	mov	x21, x2
  44:	mov	x22, x3
  48:	stur	x2, [x29, #-16]
  4c:	stur	x22, [x29, #-8]
  50:	ldr	w23, [x0, #24]
  54:	cbz	w23, b0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb0>
  58:	ldr	x8, [x0, #16]
  5c:	add	x24, x8, #0x28
  60:	b	70 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x70>
  64:	subs	x23, x23, #0x1
  68:	add	x24, x24, #0x30
  6c:	b.eq	b0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb0>  // b.none
  70:	cbz	x23, 118 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x118>
  74:	ldur	x8, [x24, #-32]
  78:	cmp	x8, x22
  7c:	b.ne	64 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x64>  // b.any
  80:	cbz	x22, 98 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x98>
  84:	ldur	x0, [x24, #-40]
  88:	mov	x1, x21
  8c:	mov	x2, x22
  90:	bl	0 <bcmp>
  94:	cbnz	w0, 64 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x64>
  98:	ldrb	w8, [x24, #4]
  9c:	cbz	w8, 138 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x138>
  a0:	ldr	w8, [x24]
  a4:	mov	w0, wzr
  a8:	str	w8, [x20]
  ac:	b	fc <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xfc>
  b0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  b4:	adrp	x12, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  b8:	mov	w8, #0x503                 	// #1283
  bc:	add	x9, x9, #0x0
  c0:	sub	x10, x29, #0x10
  c4:	mov	x11, sp
  c8:	add	x12, x12, #0x0
  cc:	mov	w13, #0x302                 	// #770
  d0:	strh	w8, [sp, #16]
  d4:	stp	x9, x10, [sp]
  d8:	stp	x11, x12, [sp, #24]
  dc:	strh	w13, [sp, #40]
  e0:	bl	0 <_ZN4llvm4errsEv>
  e4:	mov	x4, x0
  e8:	add	x1, sp, #0x18
  ec:	mov	x0, x19
  f0:	mov	x2, xzr
  f4:	mov	x3, xzr
  f8:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
  fc:	ldp	x20, x19, [sp, #112]
 100:	ldp	x22, x21, [sp, #96]
 104:	ldp	x24, x23, [sp, #80]
 108:	ldp	x29, x30, [sp, #64]
 10c:	and	w0, w0, #0x1
 110:	add	sp, sp, #0x80
 114:	ret
 118:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 11c:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 120:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 124:	add	x0, x0, #0x0
 128:	add	x1, x1, #0x0
 12c:	add	x3, x3, #0x0
 130:	mov	w2, #0x95                  	// #149
 134:	bl	0 <__assert_fail>
 138:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 13c:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 140:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 144:	add	x0, x0, #0x0
 148:	add	x1, x1, #0x0
 14c:	add	x3, x3, #0x0
 150:	mov	w2, #0x23a                 	// #570
 154:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_4EABIEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_4EABIEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_4EABIEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_4EABIEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  2c:	tbz	w0, #0, 38 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x38>
  30:	mov	w0, #0x1                   	// #1
  34:	b	60 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x60>
  38:	ldur	w8, [x29, #-4]
  3c:	ldr	x9, [x19, #592]
  40:	strh	w20, [x19, #12]
  44:	str	w8, [x19, #136]
  48:	cbz	x9, 70 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x70>
  4c:	ldr	x8, [x19, #600]
  50:	add	x0, x19, #0x240
  54:	sub	x1, x29, #0x4
  58:	blr	x8
  5c:	mov	w0, wzr
  60:	ldp	x20, x19, [sp, #32]
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x30
  6c:	ret
  70:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	9c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev+0x9c>  // b.none
  98:	bl	0 <free>
  9c:	mov	x0, x19
  a0:	ldr	x19, [sp, #16]
  a4:	ldp	x29, x30, [sp], #32
  a8:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl6parserINS_4EABIEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_4EABIEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_4EABIEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_4EABIEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_4EABIEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_4EABIEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_:

0000000000000000 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x24, x23, [sp, #80]
   c:	stp	x22, x21, [sp, #96]
  10:	stp	x20, x19, [sp, #112]
  14:	add	x29, sp, #0x40
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 40 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x40>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stur	x4, [x29, #-16]
  3c:	b	4c <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x4c>
  40:	mov	x21, x2
  44:	mov	x22, x3
  48:	stur	x2, [x29, #-16]
  4c:	stur	x22, [x29, #-8]
  50:	ldr	w23, [x0, #24]
  54:	cbz	w23, b0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xb0>
  58:	ldr	x8, [x0, #16]
  5c:	add	x24, x8, #0x28
  60:	b	70 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x70>
  64:	subs	x23, x23, #0x1
  68:	add	x24, x24, #0x30
  6c:	b.eq	b0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xb0>  // b.none
  70:	cbz	x23, 118 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x118>
  74:	ldur	x8, [x24, #-32]
  78:	cmp	x8, x22
  7c:	b.ne	64 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x64>  // b.any
  80:	cbz	x22, 98 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x98>
  84:	ldur	x0, [x24, #-40]
  88:	mov	x1, x21
  8c:	mov	x2, x22
  90:	bl	0 <bcmp>
  94:	cbnz	w0, 64 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x64>
  98:	ldrb	w8, [x24, #4]
  9c:	cbz	w8, 138 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x138>
  a0:	ldr	w8, [x24]
  a4:	mov	w0, wzr
  a8:	str	w8, [x20]
  ac:	b	fc <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xfc>
  b0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  b4:	adrp	x12, 0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  b8:	mov	w8, #0x503                 	// #1283
  bc:	add	x9, x9, #0x0
  c0:	sub	x10, x29, #0x10
  c4:	mov	x11, sp
  c8:	add	x12, x12, #0x0
  cc:	mov	w13, #0x302                 	// #770
  d0:	strh	w8, [sp, #16]
  d4:	stp	x9, x10, [sp]
  d8:	stp	x11, x12, [sp, #24]
  dc:	strh	w13, [sp, #40]
  e0:	bl	0 <_ZN4llvm4errsEv>
  e4:	mov	x4, x0
  e8:	add	x1, sp, #0x18
  ec:	mov	x0, x19
  f0:	mov	x2, xzr
  f4:	mov	x3, xzr
  f8:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
  fc:	ldp	x20, x19, [sp, #112]
 100:	ldp	x22, x21, [sp, #96]
 104:	ldp	x24, x23, [sp, #80]
 108:	ldp	x29, x30, [sp, #64]
 10c:	and	w0, w0, #0x1
 110:	add	sp, sp, #0x80
 114:	ret
 118:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 11c:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 120:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 124:	add	x0, x0, #0x0
 128:	add	x1, x1, #0x0
 12c:	add	x3, x3, #0x0
 130:	mov	w2, #0x95                  	// #149
 134:	bl	0 <__assert_fail>
 138:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 13c:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 140:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 144:	add	x0, x0, #0x0
 148:	add	x1, x1, #0x0
 14c:	add	x3, x3, #0x0
 150:	mov	w2, #0x23a                 	// #570
 154:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_4EABIEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_4EABIEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_4EABIEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_4EABIEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_12DebuggerKindEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_12DebuggerKindEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_12DebuggerKindEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  2c:	tbz	w0, #0, 38 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x38>
  30:	mov	w0, #0x1                   	// #1
  34:	b	60 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x60>
  38:	ldur	w8, [x29, #-4]
  3c:	ldr	x9, [x19, #592]
  40:	strh	w20, [x19, #12]
  44:	str	w8, [x19, #136]
  48:	cbz	x9, 70 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x70>
  4c:	ldr	x8, [x19, #600]
  50:	add	x0, x19, #0x240
  54:	sub	x1, x29, #0x4
  58:	blr	x8
  5c:	mov	w0, wzr
  60:	ldp	x20, x19, [sp, #32]
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x30
  6c:	ret
  70:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	9c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev+0x9c>  // b.none
  98:	bl	0 <free>
  9c:	mov	x0, x19
  a0:	ldr	x19, [sp, #16]
  a4:	ldp	x29, x30, [sp], #32
  a8:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl6parserINS_12DebuggerKindEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_12DebuggerKindEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_12DebuggerKindEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12DebuggerKindEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_:

0000000000000000 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x24, x23, [sp, #80]
   c:	stp	x22, x21, [sp, #96]
  10:	stp	x20, x19, [sp, #112]
  14:	add	x29, sp, #0x40
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 40 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x40>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stur	x4, [x29, #-16]
  3c:	b	4c <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x4c>
  40:	mov	x21, x2
  44:	mov	x22, x3
  48:	stur	x2, [x29, #-16]
  4c:	stur	x22, [x29, #-8]
  50:	ldr	w23, [x0, #24]
  54:	cbz	w23, b0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xb0>
  58:	ldr	x8, [x0, #16]
  5c:	add	x24, x8, #0x28
  60:	b	70 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x70>
  64:	subs	x23, x23, #0x1
  68:	add	x24, x24, #0x30
  6c:	b.eq	b0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xb0>  // b.none
  70:	cbz	x23, 118 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x118>
  74:	ldur	x8, [x24, #-32]
  78:	cmp	x8, x22
  7c:	b.ne	64 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x64>  // b.any
  80:	cbz	x22, 98 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x98>
  84:	ldur	x0, [x24, #-40]
  88:	mov	x1, x21
  8c:	mov	x2, x22
  90:	bl	0 <bcmp>
  94:	cbnz	w0, 64 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x64>
  98:	ldrb	w8, [x24, #4]
  9c:	cbz	w8, 138 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x138>
  a0:	ldr	w8, [x24]
  a4:	mov	w0, wzr
  a8:	str	w8, [x20]
  ac:	b	fc <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xfc>
  b0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  b4:	adrp	x12, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  b8:	mov	w8, #0x503                 	// #1283
  bc:	add	x9, x9, #0x0
  c0:	sub	x10, x29, #0x10
  c4:	mov	x11, sp
  c8:	add	x12, x12, #0x0
  cc:	mov	w13, #0x302                 	// #770
  d0:	strh	w8, [sp, #16]
  d4:	stp	x9, x10, [sp]
  d8:	stp	x11, x12, [sp, #24]
  dc:	strh	w13, [sp, #40]
  e0:	bl	0 <_ZN4llvm4errsEv>
  e4:	mov	x4, x0
  e8:	add	x1, sp, #0x18
  ec:	mov	x0, x19
  f0:	mov	x2, xzr
  f4:	mov	x3, xzr
  f8:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
  fc:	ldp	x20, x19, [sp, #112]
 100:	ldp	x22, x21, [sp, #96]
 104:	ldp	x24, x23, [sp, #80]
 108:	ldp	x29, x30, [sp, #64]
 10c:	and	w0, w0, #0x1
 110:	add	sp, sp, #0x80
 114:	ret
 118:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 11c:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 120:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 124:	add	x0, x0, #0x0
 128:	add	x1, x1, #0x0
 12c:	add	x3, x3, #0x0
 130:	mov	w2, #0x95                  	// #149
 134:	bl	0 <__assert_fail>
 138:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 13c:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 140:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 144:	add	x0, x0, #0x0
 148:	add	x1, x1, #0x0
 14c:	add	x3, x3, #0x0
 150:	mov	w2, #0x23a                 	// #570
 154:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm15MCTargetOptionsaSEOS0_:

0000000000000000 <_ZN4llvm15MCTargetOptionsaSEOS0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldr	x8, [x1]
  14:	mov	x20, x1
  18:	add	x9, x20, #0x18
  1c:	mov	x19, x0
  20:	str	x8, [x0]
  24:	ldr	x1, [x1, #8]
  28:	cmp	x1, x9
  2c:	b.eq	48 <_ZN4llvm15MCTargetOptionsaSEOS0_+0x48>  // b.none
  30:	ldr	x8, [x19, #8]
  34:	add	x10, x19, #0x18
  38:	cmp	x8, x10
  3c:	b.eq	68 <_ZN4llvm15MCTargetOptionsaSEOS0_+0x68>  // b.none
  40:	ldr	x10, [x19, #24]
  44:	b	6c <_ZN4llvm15MCTargetOptionsaSEOS0_+0x6c>
  48:	ldr	x2, [x20, #16]
  4c:	cbz	x2, a0 <_ZN4llvm15MCTargetOptionsaSEOS0_+0xa0>
  50:	ldr	x0, [x19, #8]
  54:	cmp	x2, #0x1
  58:	b.ne	9c <_ZN4llvm15MCTargetOptionsaSEOS0_+0x9c>  // b.any
  5c:	ldrb	w8, [x1]
  60:	strb	w8, [x0]
  64:	b	a0 <_ZN4llvm15MCTargetOptionsaSEOS0_+0xa0>
  68:	mov	x8, xzr
  6c:	str	x1, [x19, #8]
  70:	ldr	x11, [x20, #16]
  74:	str	x11, [x19, #16]
  78:	ldr	x11, [x20, #24]
  7c:	str	x11, [x19, #24]
  80:	cbz	x8, 90 <_ZN4llvm15MCTargetOptionsaSEOS0_+0x90>
  84:	str	x8, [x20, #8]
  88:	str	x10, [x20, #24]
  8c:	b	b4 <_ZN4llvm15MCTargetOptionsaSEOS0_+0xb4>
  90:	mov	x8, x9
  94:	str	x9, [x20, #8]
  98:	b	b4 <_ZN4llvm15MCTargetOptionsaSEOS0_+0xb4>
  9c:	bl	0 <memcpy>
  a0:	ldr	x8, [x20, #16]
  a4:	ldr	x9, [x19, #8]
  a8:	str	x8, [x19, #16]
  ac:	strb	wzr, [x9, x8]
  b0:	ldr	x8, [x20, #8]
  b4:	str	xzr, [x20, #16]
  b8:	strb	wzr, [x8]
  bc:	ldr	x1, [x20, #40]
  c0:	add	x9, x20, #0x38
  c4:	cmp	x1, x9
  c8:	b.eq	e4 <_ZN4llvm15MCTargetOptionsaSEOS0_+0xe4>  // b.none
  cc:	ldr	x8, [x19, #40]
  d0:	add	x10, x19, #0x38
  d4:	cmp	x8, x10
  d8:	b.eq	104 <_ZN4llvm15MCTargetOptionsaSEOS0_+0x104>  // b.none
  dc:	ldr	x10, [x19, #56]
  e0:	b	108 <_ZN4llvm15MCTargetOptionsaSEOS0_+0x108>
  e4:	ldr	x2, [x20, #48]
  e8:	cbz	x2, 13c <_ZN4llvm15MCTargetOptionsaSEOS0_+0x13c>
  ec:	ldr	x0, [x19, #40]
  f0:	cmp	x2, #0x1
  f4:	b.ne	138 <_ZN4llvm15MCTargetOptionsaSEOS0_+0x138>  // b.any
  f8:	ldrb	w8, [x1]
  fc:	strb	w8, [x0]
 100:	b	13c <_ZN4llvm15MCTargetOptionsaSEOS0_+0x13c>
 104:	mov	x8, xzr
 108:	str	x1, [x19, #40]
 10c:	ldr	x11, [x20, #48]
 110:	str	x11, [x19, #48]
 114:	ldr	x11, [x20, #56]
 118:	str	x11, [x19, #56]
 11c:	cbz	x8, 12c <_ZN4llvm15MCTargetOptionsaSEOS0_+0x12c>
 120:	str	x8, [x20, #40]
 124:	str	x10, [x20, #56]
 128:	b	150 <_ZN4llvm15MCTargetOptionsaSEOS0_+0x150>
 12c:	mov	x8, x9
 130:	str	x9, [x20, #40]
 134:	b	150 <_ZN4llvm15MCTargetOptionsaSEOS0_+0x150>
 138:	bl	0 <memcpy>
 13c:	ldr	x8, [x20, #48]
 140:	ldr	x9, [x19, #40]
 144:	str	x8, [x19, #48]
 148:	strb	wzr, [x9, x8]
 14c:	ldr	x8, [x20, #40]
 150:	str	xzr, [x20, #48]
 154:	strb	wzr, [x8]
 158:	ldur	q0, [x20, #72]
 15c:	ldp	x21, x22, [x19, #72]
 160:	stur	q0, [x19, #72]
 164:	ldr	x8, [x20, #88]
 168:	cmp	x22, x21
 16c:	str	x8, [x19, #88]
 170:	stp	xzr, xzr, [x20, #72]
 174:	str	xzr, [x20, #88]
 178:	b.eq	1a4 <_ZN4llvm15MCTargetOptionsaSEOS0_+0x1a4>  // b.none
 17c:	mov	x20, x21
 180:	b	190 <_ZN4llvm15MCTargetOptionsaSEOS0_+0x190>
 184:	add	x20, x20, #0x10
 188:	cmp	x20, x22
 18c:	b.eq	1a4 <_ZN4llvm15MCTargetOptionsaSEOS0_+0x1a4>  // b.none
 190:	ldr	x0, [x20], #16
 194:	cmp	x0, x20
 198:	b.eq	184 <_ZN4llvm15MCTargetOptionsaSEOS0_+0x184>  // b.none
 19c:	bl	0 <_ZdlPv>
 1a0:	b	184 <_ZN4llvm15MCTargetOptionsaSEOS0_+0x184>
 1a4:	cbz	x21, 1b0 <_ZN4llvm15MCTargetOptionsaSEOS0_+0x1b0>
 1a8:	mov	x0, x21
 1ac:	bl	0 <_ZdlPv>
 1b0:	mov	x0, x19
 1b4:	ldp	x20, x19, [sp, #32]
 1b8:	ldp	x22, x21, [sp, #16]
 1bc:	ldp	x29, x30, [sp], #48
 1c0:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #9]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #9]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldrb	w8, [x0, #8]
  14:	ldrb	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKbEN4llvm2cl3optIbLb0ENS4_6parserIbEEEUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKbEN4llvm2cl3optIbLb0ENS4_6parserIbEEEUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyIiE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyIiE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyIiE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyIiE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKiEN4llvm2cl3optIiLb0ENS4_6parserIiEEEUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKiEN4llvm2cl3optIiLb0ENS4_6parserIiEEEUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIiLb0ENS2_6parserIiEEEUlRKiE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIiLb0ENS2_6parserIiEEEUlRKiE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIiLb0ENS2_6parserIiEEEUlRKiE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl5alias4doneEv:

0000000000000000 <_ZN4llvm2cl5alias4doneEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #32]
   8:	stp	x20, x19, [sp, #48]
   c:	add	x29, sp, #0x20
  10:	ldr	x8, [x0, #24]
  14:	mov	x19, x0
  18:	cbz	x8, a4 <_ZN4llvm2cl5alias4doneEv+0xa4>
  1c:	ldr	x8, [x19, #136]
  20:	cbz	x8, dc <_ZN4llvm2cl5alias4doneEv+0xdc>
  24:	ldp	w8, w9, [x19, #116]
  28:	add	x20, x19, #0x58
  2c:	cmp	w8, w9
  30:	b.eq	64 <_ZN4llvm2cl5alias4doneEv+0x64>  // b.none
  34:	adrp	x8, 0 <_ZN4llvm2cl5alias4doneEv>
  38:	add	x8, x8, #0x0
  3c:	mov	w9, #0x103                 	// #259
  40:	stp	x8, xzr, [sp, #8]
  44:	strh	w9, [sp, #24]
  48:	bl	0 <_ZN4llvm4errsEv>
  4c:	mov	x4, x0
  50:	add	x1, sp, #0x8
  54:	mov	x0, x19
  58:	mov	x2, xzr
  5c:	mov	x3, xzr
  60:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
  64:	ldr	x8, [x19, #136]
  68:	add	x1, x8, #0x58
  6c:	cmp	x1, x20
  70:	b.eq	80 <_ZN4llvm2cl5alias4doneEv+0x80>  // b.none
  74:	mov	x0, x20
  78:	bl	0 <_ZN4llvm19SmallPtrSetImplBase8CopyFromERKS0_>
  7c:	ldr	x8, [x19, #136]
  80:	add	x0, x19, #0x40
  84:	add	x1, x8, #0x40
  88:	bl	0 <_ZN4llvm2cl5alias4doneEv>
  8c:	mov	x0, x19
  90:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
  94:	ldp	x20, x19, [sp, #48]
  98:	ldp	x29, x30, [sp, #32]
  9c:	add	sp, sp, #0x40
  a0:	ret
  a4:	adrp	x8, 0 <_ZN4llvm2cl5alias4doneEv>
  a8:	add	x8, x8, #0x0
  ac:	mov	w9, #0x103                 	// #259
  b0:	stp	x8, xzr, [sp, #8]
  b4:	strh	w9, [sp, #24]
  b8:	bl	0 <_ZN4llvm4errsEv>
  bc:	mov	x4, x0
  c0:	add	x1, sp, #0x8
  c4:	mov	x0, x19
  c8:	mov	x2, xzr
  cc:	mov	x3, xzr
  d0:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
  d4:	ldr	x8, [x19, #136]
  d8:	cbnz	x8, 24 <_ZN4llvm2cl5alias4doneEv+0x24>
  dc:	adrp	x8, 0 <_ZN4llvm2cl5alias4doneEv>
  e0:	add	x8, x8, #0x0
  e4:	mov	w9, #0x103                 	// #259
  e8:	stp	x8, xzr, [sp, #8]
  ec:	strh	w9, [sp, #24]
  f0:	bl	0 <_ZN4llvm4errsEv>
  f4:	mov	x4, x0
  f8:	add	x1, sp, #0x8
  fc:	mov	x0, x19
 100:	mov	x2, xzr
 104:	mov	x3, xzr
 108:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 10c:	b	24 <_ZN4llvm2cl5alias4doneEv+0x24>

Disassembly of section .text._ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_:

0000000000000000 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x19, x0
  14:	cmp	x0, x1
  18:	b.eq	c4 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xc4>  // b.none
  1c:	ldr	w20, [x1, #8]
  20:	ldr	w22, [x19, #8]
  24:	mov	x21, x1
  28:	cmp	w22, w20
  2c:	b.cs	58 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x58>  // b.hs, b.nlast
  30:	ldr	w8, [x19, #12]
  34:	cmp	w8, w20
  38:	b.cs	70 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x70>  // b.hs, b.nlast
  3c:	add	x1, x19, #0x10
  40:	mov	w3, #0x8                   	// #8
  44:	mov	x0, x19
  48:	mov	x2, x20
  4c:	str	wzr, [x19, #8]
  50:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  54:	b	88 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x88>
  58:	cbz	w20, b4 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xb4>
  5c:	ldr	x1, [x21]
  60:	ldr	x0, [x19]
  64:	lsl	x2, x20, #3
  68:	bl	0 <memmove>
  6c:	b	b4 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xb4>
  70:	cbz	w22, 88 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x88>
  74:	ldr	x1, [x21]
  78:	ldr	x0, [x19]
  7c:	lsl	x2, x22, #3
  80:	bl	0 <memmove>
  84:	b	8c <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x8c>
  88:	mov	x22, xzr
  8c:	ldr	w8, [x21, #8]
  90:	cmp	x22, x8
  94:	b.eq	b4 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xb4>  // b.none
  98:	ldr	x9, [x21]
  9c:	ldr	x10, [x19]
  a0:	add	x1, x9, x22, lsl #3
  a4:	add	x8, x9, x8, lsl #3
  a8:	add	x0, x10, x22, lsl #3
  ac:	sub	x2, x8, x1
  b0:	bl	0 <memcpy>
  b4:	ldr	w8, [x19, #12]
  b8:	cmp	w8, w20
  bc:	b.cc	d8 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xd8>  // b.lo, b.ul, b.last
  c0:	str	w20, [x19, #8]
  c4:	mov	x0, x19
  c8:	ldp	x20, x19, [sp, #32]
  cc:	ldp	x22, x21, [sp, #16]
  d0:	ldp	x29, x30, [sp], #48
  d4:	ret
  d8:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>
  dc:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>
  e0:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>
  e4:	add	x0, x0, #0x0
  e8:	add	x1, x1, #0x0
  ec:	add	x3, x3, #0x0
  f0:	mov	w2, #0x43                  	// #67
  f4:	bl	0 <__assert_fail>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEN4llvm2cl3optIS5_Lb0ENSA_6parserIS5_EEEUlS7_E_EE9_M_invokeERKSt9_Any_dataS7_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEN4llvm2cl3optIS5_Lb0ENSA_6parserIS5_EEEUlS7_E_EE9_M_invokeERKSt9_Any_dataS7_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS2_6parserIS9_EEEUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS2_6parserIS9_EEEUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS2_6parserIS9_EEEUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_11initializerIA1_cEEEEvPT_RKT0_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_11initializerIA1_cEEEEvPT_RKT0_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x22, x21, [sp, #64]
   c:	stp	x20, x19, [sp, #80]
  10:	add	x29, sp, #0x30
  14:	ldr	x20, [x1]
  18:	add	x8, sp, #0x8
  1c:	add	x22, x8, #0x10
  20:	str	x22, [sp, #8]
  24:	cbz	x20, e4 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_11initializerIA1_cEEEEvPT_RKT0_+0xe4>
  28:	mov	x19, x0
  2c:	mov	x0, x20
  30:	bl	0 <strlen>
  34:	mov	x21, x0
  38:	cmp	x0, #0xf
  3c:	stur	x0, [x29, #-8]
  40:	b.ls	68 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_11initializerIA1_cEEEEvPT_RKT0_+0x68>  // b.plast
  44:	add	x0, sp, #0x8
  48:	sub	x1, x29, #0x8
  4c:	mov	x2, xzr
  50:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  54:	ldur	x8, [x29, #-8]
  58:	str	x0, [sp, #8]
  5c:	str	x8, [sp, #24]
  60:	cbnz	x21, 70 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_11initializerIA1_cEEEEvPT_RKT0_+0x70>
  64:	b	90 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_11initializerIA1_cEEEEvPT_RKT0_+0x90>
  68:	mov	x0, x22
  6c:	cbz	x21, 90 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_11initializerIA1_cEEEEvPT_RKT0_+0x90>
  70:	cmp	x21, #0x1
  74:	b.ne	84 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_11initializerIA1_cEEEEvPT_RKT0_+0x84>  // b.any
  78:	ldrb	w8, [x20]
  7c:	strb	w8, [x0]
  80:	b	90 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_11initializerIA1_cEEEEvPT_RKT0_+0x90>
  84:	mov	x1, x20
  88:	mov	x2, x21
  8c:	bl	0 <memcpy>
  90:	ldur	x8, [x29, #-8]
  94:	ldr	x9, [sp, #8]
  98:	add	x0, x19, #0x88
  9c:	add	x1, sp, #0x8
  a0:	str	x8, [sp, #16]
  a4:	strb	wzr, [x9, x8]
  a8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  ac:	mov	w8, #0x1                   	// #1
  b0:	add	x0, x19, #0xb0
  b4:	add	x1, sp, #0x8
  b8:	strb	w8, [x19, #208]
  bc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  c0:	ldr	x0, [sp, #8]
  c4:	cmp	x0, x22
  c8:	b.eq	d0 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_11initializerIA1_cEEEEvPT_RKT0_+0xd0>  // b.none
  cc:	bl	0 <_ZdlPv>
  d0:	ldp	x20, x19, [sp, #80]
  d4:	ldp	x22, x21, [sp, #64]
  d8:	ldp	x29, x30, [sp, #48]
  dc:	add	sp, sp, #0x60
  e0:	ret
  e4:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_11initializerIA1_cEEEEvPT_RKT0_>
  e8:	add	x0, x0, #0x0
  ec:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEN4llvm2cl4listIS5_bNSA_6parserIS5_EEEUlS7_E_EE9_M_invokeERKSt9_Any_dataS7_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEN4llvm2cl4listIS5_bNSA_6parserIS5_EEEUlS7_E_EE9_M_invokeERKSt9_Any_dataS7_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS2_6parserIS9_EEEUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS2_6parserIS9_EEEUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS2_6parserIS9_EEEUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm5Reloc5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm5Reloc5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_5Reloc5ModelELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_5Reloc5ModelELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_5Reloc5ModelELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_:

0000000000000000 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x22, x5
  18:	mov	x23, x4
  1c:	mov	x24, x3
  20:	mov	x19, x2
  24:	mov	x20, x1
  28:	mov	x21, x0
  2c:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  30:	ldr	w8, [x21, #24]
  34:	cmp	w8, w0
  38:	b.ne	c4 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xc4>  // b.any
  3c:	ldr	w8, [x21, #28]
  40:	ldr	w24, [x24]
  44:	cmp	w0, w8
  48:	b.cs	b0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xb0>  // b.hs, b.nlast
  4c:	adrp	x10, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  50:	ldr	x8, [x21, #16]
  54:	ldr	x10, [x10]
  58:	mov	w9, #0x30                  	// #48
  5c:	umaddl	x8, w0, w9, x8
  60:	mov	w9, #0x1                   	// #1
  64:	add	x10, x10, #0x10
  68:	stp	x20, x19, [x8]
  6c:	stp	x23, x22, [x8, #16]
  70:	str	w24, [x8, #40]
  74:	strb	w9, [x8, #44]
  78:	str	x10, [x8, #32]
  7c:	ldp	w8, w9, [x21, #24]
  80:	cmp	w8, w9
  84:	b.cs	e4 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xe4>  // b.hs, b.nlast
  88:	add	w8, w8, #0x1
  8c:	str	w8, [x21, #24]
  90:	ldr	x0, [x21, #8]
  94:	mov	x1, x20
  98:	mov	x2, x19
  9c:	ldp	x20, x19, [sp, #48]
  a0:	ldp	x22, x21, [sp, #32]
  a4:	ldp	x24, x23, [sp, #16]
  a8:	ldp	x29, x30, [sp], #64
  ac:	b	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  b0:	add	x0, x21, #0x10
  b4:	mov	x1, xzr
  b8:	bl	0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  bc:	ldr	w0, [x21, #24]
  c0:	b	4c <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0x4c>
  c4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  c8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  cc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  d0:	add	x0, x0, #0x0
  d4:	add	x1, x1, #0x0
  d8:	add	x3, x3, #0x0
  dc:	mov	w2, #0x355                 	// #853
  e0:	bl	0 <__assert_fail>
  e4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  e8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  ec:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  f0:	add	x0, x0, #0x0
  f4:	add	x1, x1, #0x0
  f8:	add	x3, x3, #0x0
  fc:	mov	w2, #0x43                  	// #67
 100:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm11ThreadModel5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm11ThreadModel5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_11ThreadModel5ModelELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_11ThreadModel5ModelELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_11ThreadModel5ModelELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_:

0000000000000000 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x22, x5
  18:	mov	x23, x4
  1c:	mov	x24, x3
  20:	mov	x19, x2
  24:	mov	x20, x1
  28:	mov	x21, x0
  2c:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  30:	ldr	w8, [x21, #24]
  34:	cmp	w8, w0
  38:	b.ne	c4 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xc4>  // b.any
  3c:	ldr	w8, [x21, #28]
  40:	ldr	w24, [x24]
  44:	cmp	w0, w8
  48:	b.cs	b0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xb0>  // b.hs, b.nlast
  4c:	adrp	x10, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  50:	ldr	x8, [x21, #16]
  54:	ldr	x10, [x10]
  58:	mov	w9, #0x30                  	// #48
  5c:	umaddl	x8, w0, w9, x8
  60:	mov	w9, #0x1                   	// #1
  64:	add	x10, x10, #0x10
  68:	stp	x20, x19, [x8]
  6c:	stp	x23, x22, [x8, #16]
  70:	str	w24, [x8, #40]
  74:	strb	w9, [x8, #44]
  78:	str	x10, [x8, #32]
  7c:	ldp	w8, w9, [x21, #24]
  80:	cmp	w8, w9
  84:	b.cs	e4 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xe4>  // b.hs, b.nlast
  88:	add	w8, w8, #0x1
  8c:	str	w8, [x21, #24]
  90:	ldr	x0, [x21, #8]
  94:	mov	x1, x20
  98:	mov	x2, x19
  9c:	ldp	x20, x19, [sp, #48]
  a0:	ldp	x22, x21, [sp, #32]
  a4:	ldp	x24, x23, [sp, #16]
  a8:	ldp	x29, x30, [sp], #64
  ac:	b	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  b0:	add	x0, x21, #0x10
  b4:	mov	x1, xzr
  b8:	bl	0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  bc:	ldr	w0, [x21, #24]
  c0:	b	4c <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0x4c>
  c4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  c8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  cc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  d0:	add	x0, x0, #0x0
  d4:	add	x1, x1, #0x0
  d8:	add	x3, x3, #0x0
  dc:	mov	w2, #0x355                 	// #853
  e0:	bl	0 <__assert_fail>
  e4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  e8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  ec:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  f0:	add	x0, x0, #0x0
  f4:	add	x1, x1, #0x0
  f8:	add	x3, x3, #0x0
  fc:	mov	w2, #0x43                  	// #67
 100:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm9CodeModel5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm9CodeModel5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_9CodeModel5ModelELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_9CodeModel5ModelELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_9CodeModel5ModelELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_:

0000000000000000 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x22, x5
  18:	mov	x23, x4
  1c:	mov	x24, x3
  20:	mov	x19, x2
  24:	mov	x20, x1
  28:	mov	x21, x0
  2c:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  30:	ldr	w8, [x21, #24]
  34:	cmp	w8, w0
  38:	b.ne	c4 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xc4>  // b.any
  3c:	ldr	w8, [x21, #28]
  40:	ldr	w24, [x24]
  44:	cmp	w0, w8
  48:	b.cs	b0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xb0>  // b.hs, b.nlast
  4c:	adrp	x10, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  50:	ldr	x8, [x21, #16]
  54:	ldr	x10, [x10]
  58:	mov	w9, #0x30                  	// #48
  5c:	umaddl	x8, w0, w9, x8
  60:	mov	w9, #0x1                   	// #1
  64:	add	x10, x10, #0x10
  68:	stp	x20, x19, [x8]
  6c:	stp	x23, x22, [x8, #16]
  70:	str	w24, [x8, #40]
  74:	strb	w9, [x8, #44]
  78:	str	x10, [x8, #32]
  7c:	ldp	w8, w9, [x21, #24]
  80:	cmp	w8, w9
  84:	b.cs	e4 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xe4>  // b.hs, b.nlast
  88:	add	w8, w8, #0x1
  8c:	str	w8, [x21, #24]
  90:	ldr	x0, [x21, #8]
  94:	mov	x1, x20
  98:	mov	x2, x19
  9c:	ldp	x20, x19, [sp, #48]
  a0:	ldp	x22, x21, [sp, #32]
  a4:	ldp	x24, x23, [sp, #16]
  a8:	ldp	x29, x30, [sp], #64
  ac:	b	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  b0:	add	x0, x21, #0x10
  b4:	mov	x1, xzr
  b8:	bl	0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  bc:	ldr	w0, [x21, #24]
  c0:	b	4c <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0x4c>
  c4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  c8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  cc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  d0:	add	x0, x0, #0x0
  d4:	add	x1, x1, #0x0
  d8:	add	x3, x3, #0x0
  dc:	mov	w2, #0x355                 	// #853
  e0:	bl	0 <__assert_fail>
  e4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  e8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  ec:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  f0:	add	x0, x0, #0x0
  f4:	add	x1, x1, #0x0
  f8:	add	x3, x3, #0x0
  fc:	mov	w2, #0x43                  	// #67
 100:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm17ExceptionHandlingEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEEUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm17ExceptionHandlingEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEEUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_17ExceptionHandlingELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_17ExceptionHandlingELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_17ExceptionHandlingELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_:

0000000000000000 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x22, x5
  18:	mov	x23, x4
  1c:	mov	x24, x3
  20:	mov	x19, x2
  24:	mov	x20, x1
  28:	mov	x21, x0
  2c:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  30:	ldr	w8, [x21, #24]
  34:	cmp	w8, w0
  38:	b.ne	c4 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0xc4>  // b.any
  3c:	ldr	w8, [x21, #28]
  40:	ldr	w24, [x24]
  44:	cmp	w0, w8
  48:	b.cs	b0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0xb0>  // b.hs, b.nlast
  4c:	adrp	x10, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  50:	ldr	x8, [x21, #16]
  54:	ldr	x10, [x10]
  58:	mov	w9, #0x30                  	// #48
  5c:	umaddl	x8, w0, w9, x8
  60:	mov	w9, #0x1                   	// #1
  64:	add	x10, x10, #0x10
  68:	stp	x20, x19, [x8]
  6c:	stp	x23, x22, [x8, #16]
  70:	str	w24, [x8, #40]
  74:	strb	w9, [x8, #44]
  78:	str	x10, [x8, #32]
  7c:	ldp	w8, w9, [x21, #24]
  80:	cmp	w8, w9
  84:	b.cs	e4 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0xe4>  // b.hs, b.nlast
  88:	add	w8, w8, #0x1
  8c:	str	w8, [x21, #24]
  90:	ldr	x0, [x21, #8]
  94:	mov	x1, x20
  98:	mov	x2, x19
  9c:	ldp	x20, x19, [sp, #48]
  a0:	ldp	x22, x21, [sp, #32]
  a4:	ldp	x24, x23, [sp, #16]
  a8:	ldp	x29, x30, [sp], #64
  ac:	b	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  b0:	add	x0, x21, #0x10
  b4:	mov	x1, xzr
  b8:	bl	0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  bc:	ldr	w0, [x21, #24]
  c0:	b	4c <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0x4c>
  c4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  c8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  cc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  d0:	add	x0, x0, #0x0
  d4:	add	x1, x1, #0x0
  d8:	add	x3, x3, #0x0
  dc:	mov	w2, #0x355                 	// #853
  e0:	bl	0 <__assert_fail>
  e4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  e8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  ec:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  f0:	add	x0, x0, #0x0
  f4:	add	x1, x1, #0x0
  f8:	add	x3, x3, #0x0
  fc:	mov	w2, #0x43                  	// #67
 100:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm15CodeGenFileTypeEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEEUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm15CodeGenFileTypeEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEEUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_15CodeGenFileTypeELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_15CodeGenFileTypeELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_15CodeGenFileTypeELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_:

0000000000000000 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x22, x5
  18:	mov	x23, x4
  1c:	mov	x24, x3
  20:	mov	x19, x2
  24:	mov	x20, x1
  28:	mov	x21, x0
  2c:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  30:	ldr	w8, [x21, #24]
  34:	cmp	w8, w0
  38:	b.ne	c4 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0xc4>  // b.any
  3c:	ldr	w8, [x21, #28]
  40:	ldr	w24, [x24]
  44:	cmp	w0, w8
  48:	b.cs	b0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0xb0>  // b.hs, b.nlast
  4c:	adrp	x10, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  50:	ldr	x8, [x21, #16]
  54:	ldr	x10, [x10]
  58:	mov	w9, #0x30                  	// #48
  5c:	umaddl	x8, w0, w9, x8
  60:	mov	w9, #0x1                   	// #1
  64:	add	x10, x10, #0x10
  68:	stp	x20, x19, [x8]
  6c:	stp	x23, x22, [x8, #16]
  70:	str	w24, [x8, #40]
  74:	strb	w9, [x8, #44]
  78:	str	x10, [x8, #32]
  7c:	ldp	w8, w9, [x21, #24]
  80:	cmp	w8, w9
  84:	b.cs	e4 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0xe4>  // b.hs, b.nlast
  88:	add	w8, w8, #0x1
  8c:	str	w8, [x21, #24]
  90:	ldr	x0, [x21, #8]
  94:	mov	x1, x20
  98:	mov	x2, x19
  9c:	ldp	x20, x19, [sp, #48]
  a0:	ldp	x22, x21, [sp, #32]
  a4:	ldp	x24, x23, [sp, #16]
  a8:	ldp	x29, x30, [sp], #64
  ac:	b	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  b0:	add	x0, x21, #0x10
  b4:	mov	x1, xzr
  b8:	bl	0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  bc:	ldr	w0, [x21, #24]
  c0:	b	4c <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0x4c>
  c4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  c8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  cc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  d0:	add	x0, x0, #0x0
  d4:	add	x1, x1, #0x0
  d8:	add	x3, x3, #0x0
  dc:	mov	w2, #0x355                 	// #853
  e0:	bl	0 <__assert_fail>
  e4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  e8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  ec:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  f0:	add	x0, x0, #0x0
  f4:	add	x1, x1, #0x0
  f8:	add	x3, x3, #0x0
  fc:	mov	w2, #0x43                  	// #67
 100:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm12FramePointer2FPEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm12FramePointer2FPEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12FramePointer2FPELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12FramePointer2FPELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12FramePointer2FPELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_:

0000000000000000 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x22, x5
  18:	mov	x23, x4
  1c:	mov	x24, x3
  20:	mov	x19, x2
  24:	mov	x20, x1
  28:	mov	x21, x0
  2c:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  30:	ldr	w8, [x21, #24]
  34:	cmp	w8, w0
  38:	b.ne	c4 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xc4>  // b.any
  3c:	ldr	w8, [x21, #28]
  40:	ldr	w24, [x24]
  44:	cmp	w0, w8
  48:	b.cs	b0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xb0>  // b.hs, b.nlast
  4c:	adrp	x10, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  50:	ldr	x8, [x21, #16]
  54:	ldr	x10, [x10]
  58:	mov	w9, #0x30                  	// #48
  5c:	umaddl	x8, w0, w9, x8
  60:	mov	w9, #0x1                   	// #1
  64:	add	x10, x10, #0x10
  68:	stp	x20, x19, [x8]
  6c:	stp	x23, x22, [x8, #16]
  70:	str	w24, [x8, #40]
  74:	strb	w9, [x8, #44]
  78:	str	x10, [x8, #32]
  7c:	ldp	w8, w9, [x21, #24]
  80:	cmp	w8, w9
  84:	b.cs	e4 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xe4>  // b.hs, b.nlast
  88:	add	w8, w8, #0x1
  8c:	str	w8, [x21, #24]
  90:	ldr	x0, [x21, #8]
  94:	mov	x1, x20
  98:	mov	x2, x19
  9c:	ldp	x20, x19, [sp, #48]
  a0:	ldp	x22, x21, [sp, #32]
  a4:	ldp	x24, x23, [sp, #16]
  a8:	ldp	x29, x30, [sp], #64
  ac:	b	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  b0:	add	x0, x21, #0x10
  b4:	mov	x1, xzr
  b8:	bl	0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  bc:	ldr	w0, [x21, #24]
  c0:	b	4c <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0x4c>
  c4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  c8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  cc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  d0:	add	x0, x0, #0x0
  d4:	add	x1, x1, #0x0
  d8:	add	x3, x3, #0x0
  dc:	mov	w2, #0x355                 	// #853
  e0:	bl	0 <__assert_fail>
  e4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  e8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  ec:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  f0:	add	x0, x0, #0x0
  f4:	add	x1, x1, #0x0
  f8:	add	x3, x3, #0x0
  fc:	mov	w2, #0x43                  	// #67
 100:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm10FPDenormal12DenormalModeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm10FPDenormal12DenormalModeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPDenormal12DenormalModeELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPDenormal12DenormalModeELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPDenormal12DenormalModeELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x22, x5
  18:	mov	x23, x4
  1c:	mov	x24, x3
  20:	mov	x19, x2
  24:	mov	x20, x1
  28:	mov	x21, x0
  2c:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  30:	ldr	w8, [x21, #24]
  34:	cmp	w8, w0
  38:	b.ne	c4 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xc4>  // b.any
  3c:	ldr	w8, [x21, #28]
  40:	ldr	w24, [x24]
  44:	cmp	w0, w8
  48:	b.cs	b0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xb0>  // b.hs, b.nlast
  4c:	adrp	x10, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  50:	ldr	x8, [x21, #16]
  54:	ldr	x10, [x10]
  58:	mov	w9, #0x30                  	// #48
  5c:	umaddl	x8, w0, w9, x8
  60:	mov	w9, #0x1                   	// #1
  64:	add	x10, x10, #0x10
  68:	stp	x20, x19, [x8]
  6c:	stp	x23, x22, [x8, #16]
  70:	str	w24, [x8, #40]
  74:	strb	w9, [x8, #44]
  78:	str	x10, [x8, #32]
  7c:	ldp	w8, w9, [x21, #24]
  80:	cmp	w8, w9
  84:	b.cs	e4 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xe4>  // b.hs, b.nlast
  88:	add	w8, w8, #0x1
  8c:	str	w8, [x21, #24]
  90:	ldr	x0, [x21, #8]
  94:	mov	x1, x20
  98:	mov	x2, x19
  9c:	ldp	x20, x19, [sp, #48]
  a0:	ldp	x22, x21, [sp, #32]
  a4:	ldp	x24, x23, [sp, #16]
  a8:	ldp	x29, x30, [sp], #64
  ac:	b	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  b0:	add	x0, x21, #0x10
  b4:	mov	x1, xzr
  b8:	bl	0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  bc:	ldr	w0, [x21, #24]
  c0:	b	4c <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0x4c>
  c4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  c8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  cc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  d0:	add	x0, x0, #0x0
  d4:	add	x1, x1, #0x0
  d8:	add	x3, x3, #0x0
  dc:	mov	w2, #0x355                 	// #853
  e0:	bl	0 <__assert_fail>
  e4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  e8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  ec:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  f0:	add	x0, x0, #0x0
  f4:	add	x1, x1, #0x0
  f8:	add	x3, x3, #0x0
  fc:	mov	w2, #0x43                  	// #67
 100:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm8FloatABI7ABITypeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm8FloatABI7ABITypeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_8FloatABI7ABITypeELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_8FloatABI7ABITypeELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_8FloatABI7ABITypeELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_:

0000000000000000 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x22, x5
  18:	mov	x23, x4
  1c:	mov	x24, x3
  20:	mov	x19, x2
  24:	mov	x20, x1
  28:	mov	x21, x0
  2c:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  30:	ldr	w8, [x21, #24]
  34:	cmp	w8, w0
  38:	b.ne	c4 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xc4>  // b.any
  3c:	ldr	w8, [x21, #28]
  40:	ldr	w24, [x24]
  44:	cmp	w0, w8
  48:	b.cs	b0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xb0>  // b.hs, b.nlast
  4c:	adrp	x10, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  50:	ldr	x8, [x21, #16]
  54:	ldr	x10, [x10]
  58:	mov	w9, #0x30                  	// #48
  5c:	umaddl	x8, w0, w9, x8
  60:	mov	w9, #0x1                   	// #1
  64:	add	x10, x10, #0x10
  68:	stp	x20, x19, [x8]
  6c:	stp	x23, x22, [x8, #16]
  70:	str	w24, [x8, #40]
  74:	strb	w9, [x8, #44]
  78:	str	x10, [x8, #32]
  7c:	ldp	w8, w9, [x21, #24]
  80:	cmp	w8, w9
  84:	b.cs	e4 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xe4>  // b.hs, b.nlast
  88:	add	w8, w8, #0x1
  8c:	str	w8, [x21, #24]
  90:	ldr	x0, [x21, #8]
  94:	mov	x1, x20
  98:	mov	x2, x19
  9c:	ldp	x20, x19, [sp, #48]
  a0:	ldp	x22, x21, [sp, #32]
  a4:	ldp	x24, x23, [sp, #16]
  a8:	ldp	x29, x30, [sp], #64
  ac:	b	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  b0:	add	x0, x21, #0x10
  b4:	mov	x1, xzr
  b8:	bl	0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  bc:	ldr	w0, [x21, #24]
  c0:	b	4c <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0x4c>
  c4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  c8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  cc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  d0:	add	x0, x0, #0x0
  d4:	add	x1, x1, #0x0
  d8:	add	x3, x3, #0x0
  dc:	mov	w2, #0x355                 	// #853
  e0:	bl	0 <__assert_fail>
  e4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  e8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  ec:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  f0:	add	x0, x0, #0x0
  f4:	add	x1, x1, #0x0
  f8:	add	x3, x3, #0x0
  fc:	mov	w2, #0x43                  	// #67
 100:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm10FPOpFusion14FPOpFusionModeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm10FPOpFusion14FPOpFusionModeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPOpFusion14FPOpFusionModeELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPOpFusion14FPOpFusionModeELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPOpFusion14FPOpFusionModeELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x22, x5
  18:	mov	x23, x4
  1c:	mov	x24, x3
  20:	mov	x19, x2
  24:	mov	x20, x1
  28:	mov	x21, x0
  2c:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  30:	ldr	w8, [x21, #24]
  34:	cmp	w8, w0
  38:	b.ne	c4 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xc4>  // b.any
  3c:	ldr	w8, [x21, #28]
  40:	ldr	w24, [x24]
  44:	cmp	w0, w8
  48:	b.cs	b0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xb0>  // b.hs, b.nlast
  4c:	adrp	x10, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  50:	ldr	x8, [x21, #16]
  54:	ldr	x10, [x10]
  58:	mov	w9, #0x30                  	// #48
  5c:	umaddl	x8, w0, w9, x8
  60:	mov	w9, #0x1                   	// #1
  64:	add	x10, x10, #0x10
  68:	stp	x20, x19, [x8]
  6c:	stp	x23, x22, [x8, #16]
  70:	str	w24, [x8, #40]
  74:	strb	w9, [x8, #44]
  78:	str	x10, [x8, #32]
  7c:	ldp	w8, w9, [x21, #24]
  80:	cmp	w8, w9
  84:	b.cs	e4 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xe4>  // b.hs, b.nlast
  88:	add	w8, w8, #0x1
  8c:	str	w8, [x21, #24]
  90:	ldr	x0, [x21, #8]
  94:	mov	x1, x20
  98:	mov	x2, x19
  9c:	ldp	x20, x19, [sp, #48]
  a0:	ldp	x22, x21, [sp, #32]
  a4:	ldp	x24, x23, [sp, #16]
  a8:	ldp	x29, x30, [sp], #64
  ac:	b	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  b0:	add	x0, x21, #0x10
  b4:	mov	x1, xzr
  b8:	bl	0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  bc:	ldr	w0, [x21, #24]
  c0:	b	4c <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0x4c>
  c4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  c8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  cc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  d0:	add	x0, x0, #0x0
  d4:	add	x1, x1, #0x0
  d8:	add	x3, x3, #0x0
  dc:	mov	w2, #0x355                 	// #853
  e0:	bl	0 <__assert_fail>
  e4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  e8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  ec:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  f0:	add	x0, x0, #0x0
  f4:	add	x1, x1, #0x0
  f8:	add	x3, x3, #0x0
  fc:	mov	w2, #0x43                  	// #67
 100:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyIjE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyIjE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyIjE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyIjE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKjEN4llvm2cl3optIjLb0ENS4_6parserIjEEEUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKjEN4llvm2cl3optIjLb0ENS4_6parserIjEEEUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIjLb0ENS2_6parserIjEEEUlRKjE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIjLb0ENS2_6parserIjEEEUlRKjE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIjLb0ENS2_6parserIjEEEUlRKjE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm4EABIEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEEUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm4EABIEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEEUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_4EABIELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_4EABIELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_4EABIELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_:

0000000000000000 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x22, x5
  18:	mov	x23, x4
  1c:	mov	x24, x3
  20:	mov	x19, x2
  24:	mov	x20, x1
  28:	mov	x21, x0
  2c:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  30:	ldr	w8, [x21, #24]
  34:	cmp	w8, w0
  38:	b.ne	c4 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0xc4>  // b.any
  3c:	ldr	w8, [x21, #28]
  40:	ldr	w24, [x24]
  44:	cmp	w0, w8
  48:	b.cs	b0 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0xb0>  // b.hs, b.nlast
  4c:	adrp	x10, 0 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  50:	ldr	x8, [x21, #16]
  54:	ldr	x10, [x10]
  58:	mov	w9, #0x30                  	// #48
  5c:	umaddl	x8, w0, w9, x8
  60:	mov	w9, #0x1                   	// #1
  64:	add	x10, x10, #0x10
  68:	stp	x20, x19, [x8]
  6c:	stp	x23, x22, [x8, #16]
  70:	str	w24, [x8, #40]
  74:	strb	w9, [x8, #44]
  78:	str	x10, [x8, #32]
  7c:	ldp	w8, w9, [x21, #24]
  80:	cmp	w8, w9
  84:	b.cs	e4 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0xe4>  // b.hs, b.nlast
  88:	add	w8, w8, #0x1
  8c:	str	w8, [x21, #24]
  90:	ldr	x0, [x21, #8]
  94:	mov	x1, x20
  98:	mov	x2, x19
  9c:	ldp	x20, x19, [sp, #48]
  a0:	ldp	x22, x21, [sp, #32]
  a4:	ldp	x24, x23, [sp, #16]
  a8:	ldp	x29, x30, [sp], #64
  ac:	b	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  b0:	add	x0, x21, #0x10
  b4:	mov	x1, xzr
  b8:	bl	0 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  bc:	ldr	w0, [x21, #24]
  c0:	b	4c <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0x4c>
  c4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  c8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  cc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  d0:	add	x0, x0, #0x0
  d4:	add	x1, x1, #0x0
  d8:	add	x3, x3, #0x0
  dc:	mov	w2, #0x355                 	// #853
  e0:	bl	0 <__assert_fail>
  e4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  e8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  ec:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  f0:	add	x0, x0, #0x0
  f4:	add	x1, x1, #0x0
  f8:	add	x3, x3, #0x0
  fc:	mov	w2, #0x43                  	// #67
 100:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm12DebuggerKindEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEEUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm12DebuggerKindEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEEUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12DebuggerKindELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12DebuggerKindELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12DebuggerKindELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_:

0000000000000000 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x22, x5
  18:	mov	x23, x4
  1c:	mov	x24, x3
  20:	mov	x19, x2
  24:	mov	x20, x1
  28:	mov	x21, x0
  2c:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  30:	ldr	w8, [x21, #24]
  34:	cmp	w8, w0
  38:	b.ne	c4 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0xc4>  // b.any
  3c:	ldr	w8, [x21, #28]
  40:	ldr	w24, [x24]
  44:	cmp	w0, w8
  48:	b.cs	b0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0xb0>  // b.hs, b.nlast
  4c:	adrp	x10, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  50:	ldr	x8, [x21, #16]
  54:	ldr	x10, [x10]
  58:	mov	w9, #0x30                  	// #48
  5c:	umaddl	x8, w0, w9, x8
  60:	mov	w9, #0x1                   	// #1
  64:	add	x10, x10, #0x10
  68:	stp	x20, x19, [x8]
  6c:	stp	x23, x22, [x8, #16]
  70:	str	w24, [x8, #40]
  74:	strb	w9, [x8, #44]
  78:	str	x10, [x8, #32]
  7c:	ldp	w8, w9, [x21, #24]
  80:	cmp	w8, w9
  84:	b.cs	e4 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0xe4>  // b.hs, b.nlast
  88:	add	w8, w8, #0x1
  8c:	str	w8, [x21, #24]
  90:	ldr	x0, [x21, #8]
  94:	mov	x1, x20
  98:	mov	x2, x19
  9c:	ldp	x20, x19, [sp, #48]
  a0:	ldp	x22, x21, [sp, #32]
  a4:	ldp	x24, x23, [sp, #16]
  a8:	ldp	x29, x30, [sp], #64
  ac:	b	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  b0:	add	x0, x21, #0x10
  b4:	mov	x1, xzr
  b8:	bl	0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  bc:	ldr	w0, [x21, #24]
  c0:	b	4c <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0x4c>
  c4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  c8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  cc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  d0:	add	x0, x0, #0x0
  d4:	add	x1, x1, #0x0
  d8:	add	x3, x3, #0x0
  dc:	mov	w2, #0x355                 	// #853
  e0:	bl	0 <__assert_fail>
  e4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  e8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  ec:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  f0:	add	x0, x0, #0x0
  f4:	add	x1, x1, #0x0
  f8:	add	x3, x3, #0x0
  fc:	mov	w2, #0x43                  	// #67
 100:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text.startup:

0000000000000000 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>:
       0:	sub	sp, sp, #0x170
       4:	str	d10, [sp, #240]
       8:	stp	d9, d8, [sp, #256]
       c:	stp	x29, x30, [sp, #272]
      10:	stp	x28, x27, [sp, #288]
      14:	stp	x26, x25, [sp, #304]
      18:	stp	x24, x23, [sp, #320]
      1c:	stp	x22, x21, [sp, #336]
      20:	stp	x20, x19, [sp, #352]
      24:	add	x29, sp, #0xf0
      28:	adrp	x21, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
      2c:	add	x21, x21, #0x0
      30:	adrp	x25, 0 <_ZN4llvm2cl15GeneralCategoryE>
      34:	adrp	x11, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
      38:	adrp	x12, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
      3c:	adrp	x13, 0 <_ZTVN4llvm2cl6parserIbEE>
      40:	ldr	x25, [x25]
      44:	ldr	x11, [x11]
      48:	ldr	x12, [x12]
      4c:	ldr	x13, [x13]
      50:	ldrh	w9, [x21, #10]
      54:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
      58:	ldr	d8, [x8]
      5c:	movi	v0.2d, #0x0
      60:	adrp	x28, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
      64:	adrp	x22, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
      68:	mov	x10, x21
      6c:	and	w9, w9, #0x8000
      70:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
      74:	movi	v9.2s, #0x1
      78:	mov	w14, #0x1                   	// #1
      7c:	add	x28, x28, #0x0
      80:	add	x22, x22, #0x0
      84:	strh	wzr, [x21, #8]
      88:	stur	q0, [x21, #12]
      8c:	stur	q0, [x21, #28]
      90:	stur	q0, [x21, #44]
      94:	str	wzr, [x21, #60]
      98:	add	x8, x21, #0x80
      9c:	strh	w9, [x21, #10]
      a0:	add	x27, x11, #0x10
      a4:	str	x25, [x10, #80]!
      a8:	add	x23, x12, #0x10
      ac:	add	x26, x13, #0x10
      b0:	add	x1, x1, #0x0
      b4:	mov	w2, #0xc                   	// #12
      b8:	mov	x0, x21
      bc:	stp	xzr, x8, [x21, #88]
      c0:	str	x8, [x21, #104]
      c4:	str	x10, [x21, #64]
      c8:	str	d8, [x21, #112]
      cc:	str	wzr, [x21, #120]
      d0:	str	d9, [x21, #72]
      d4:	strb	wzr, [x21, #136]
      d8:	str	x27, [x21, #144]
      dc:	strb	w14, [x21, #153]
      e0:	mov	w24, #0x1                   	// #1
      e4:	strb	wzr, [x21, #152]
      e8:	str	x23, [x21]
      ec:	str	x26, [x21, #160]
      f0:	stp	x22, x28, [x21, #184]
      f4:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
      f8:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
      fc:	add	x8, x8, #0x0
     100:	mov	w9, #0x48                  	// #72
     104:	mov	x0, x21
     108:	stp	x8, x9, [x21, #32]
     10c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     110:	adrp	x20, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     114:	adrp	x19, 0 <__dso_handle>
     118:	add	x20, x20, #0x0
     11c:	add	x19, x19, #0x0
     120:	mov	x0, x20
     124:	mov	x1, x21
     128:	mov	x2, x19
     12c:	bl	0 <__cxa_atexit>
     130:	adrp	x21, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     134:	add	x21, x21, #0x0
     138:	ldrh	w8, [x21, #10]
     13c:	movi	v0.2d, #0x0
     140:	mov	x9, x21
     144:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     148:	and	w8, w8, #0x8000
     14c:	strh	wzr, [x21, #8]
     150:	stur	q0, [x21, #12]
     154:	stur	q0, [x21, #28]
     158:	stur	q0, [x21, #44]
     15c:	str	wzr, [x21, #60]
     160:	strh	w8, [x21, #10]
     164:	add	x8, x21, #0x80
     168:	str	x25, [x9, #80]!
     16c:	add	x1, x1, #0x0
     170:	mov	w2, #0x1d                  	// #29
     174:	mov	x0, x21
     178:	stp	xzr, x8, [x21, #88]
     17c:	str	x8, [x21, #104]
     180:	str	d8, [x21, #112]
     184:	str	wzr, [x21, #120]
     188:	str	d9, [x21, #72]
     18c:	strb	wzr, [x21, #136]
     190:	str	x27, [x21, #144]
     194:	strb	w24, [x21, #153]
     198:	mov	w24, #0x1                   	// #1
     19c:	strb	wzr, [x21, #152]
     1a0:	str	x23, [x21]
     1a4:	str	x26, [x21, #160]
     1a8:	str	x9, [x21, #64]
     1ac:	stp	x22, x28, [x21, #184]
     1b0:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     1b4:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     1b8:	add	x8, x8, #0x0
     1bc:	mov	w9, #0x5d                  	// #93
     1c0:	mov	x0, x21
     1c4:	stp	x8, x9, [x21, #32]
     1c8:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     1cc:	mov	x0, x20
     1d0:	mov	x1, x21
     1d4:	mov	x2, x19
     1d8:	bl	0 <__cxa_atexit>
     1dc:	adrp	x21, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     1e0:	add	x21, x21, #0x0
     1e4:	ldrh	w8, [x21, #10]
     1e8:	movi	v0.2d, #0x0
     1ec:	mov	x9, x21
     1f0:	strh	wzr, [x21, #8]
     1f4:	and	w8, w8, #0x8000
     1f8:	strh	w8, [x21, #10]
     1fc:	add	x8, x21, #0x80
     200:	stur	q0, [x21, #12]
     204:	stur	q0, [x21, #28]
     208:	stur	q0, [x21, #44]
     20c:	str	wzr, [x21, #60]
     210:	str	x25, [x9, #80]!
     214:	stp	xzr, x8, [x21, #88]
     218:	str	x8, [x21, #104]
     21c:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     220:	ldr	x8, [x8]
     224:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     228:	add	x1, x1, #0x0
     22c:	mov	w2, #0xd                   	// #13
     230:	add	x8, x8, #0x10
     234:	str	x8, [x21, #144]
     238:	adrp	x8, 0 <_ZTVN4llvm2cl3optIiLb0ENS0_6parserIiEEEE>
     23c:	ldr	x8, [x8]
     240:	mov	x0, x21
     244:	mov	w20, #0x1                   	// #1
     248:	add	x8, x8, #0x10
     24c:	str	x8, [x21]
     250:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIiEE>
     254:	ldr	x8, [x8]
     258:	str	x9, [x21, #64]
     25c:	adrp	x9, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     260:	add	x9, x9, #0x0
     264:	add	x8, x8, #0x10
     268:	str	x8, [x21, #160]
     26c:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     270:	add	x8, x8, #0x0
     274:	str	d8, [x21, #112]
     278:	str	wzr, [x21, #120]
     27c:	str	d9, [x21, #72]
     280:	str	wzr, [x21, #136]
     284:	strb	w24, [x21, #156]
     288:	str	wzr, [x21, #152]
     28c:	stp	x9, x8, [x21, #184]
     290:	mov	w24, #0xd                   	// #13
     294:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     298:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     29c:	add	x8, x8, #0x0
     2a0:	mov	x0, x21
     2a4:	str	wzr, [x21, #136]
     2a8:	strb	w20, [x21, #156]
     2ac:	mov	w20, #0x1                   	// #1
     2b0:	stp	x8, x24, [x21, #32]
     2b4:	str	wzr, [x21, #152]
     2b8:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     2bc:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     2c0:	add	x0, x0, #0x0
     2c4:	mov	x1, x21
     2c8:	mov	x2, x19
     2cc:	bl	0 <__cxa_atexit>
     2d0:	adrp	x21, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     2d4:	add	x21, x21, #0x0
     2d8:	ldrh	w8, [x21, #10]
     2dc:	movi	v0.2d, #0x0
     2e0:	mov	x9, x21
     2e4:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     2e8:	and	w8, w8, #0x8000
     2ec:	strh	wzr, [x21, #8]
     2f0:	stur	q0, [x21, #12]
     2f4:	stur	q0, [x21, #28]
     2f8:	stur	q0, [x21, #44]
     2fc:	str	wzr, [x21, #60]
     300:	strh	w8, [x21, #10]
     304:	add	x8, x21, #0x80
     308:	str	x25, [x9, #80]!
     30c:	add	x1, x1, #0x0
     310:	mov	w2, #0xd                   	// #13
     314:	mov	x0, x21
     318:	stp	xzr, x8, [x21, #88]
     31c:	str	x8, [x21, #104]
     320:	str	d8, [x21, #112]
     324:	str	wzr, [x21, #120]
     328:	str	d9, [x21, #72]
     32c:	strb	wzr, [x21, #136]
     330:	str	x27, [x21, #144]
     334:	strb	w20, [x21, #153]
     338:	mov	w20, #0x1                   	// #1
     33c:	strb	wzr, [x21, #152]
     340:	str	x23, [x21]
     344:	str	x26, [x21, #160]
     348:	str	x9, [x21, #64]
     34c:	stp	x22, x28, [x21, #184]
     350:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     354:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     358:	add	x8, x8, #0x0
     35c:	mov	w9, #0x39                  	// #57
     360:	mov	x0, x21
     364:	stp	x8, x9, [x21, #32]
     368:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     36c:	adrp	x24, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     370:	add	x24, x24, #0x0
     374:	mov	x0, x24
     378:	mov	x1, x21
     37c:	mov	x2, x19
     380:	bl	0 <__cxa_atexit>
     384:	adrp	x21, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     388:	add	x21, x21, #0x0
     38c:	ldrh	w8, [x21, #10]
     390:	movi	v0.2d, #0x0
     394:	mov	x9, x21
     398:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     39c:	and	w8, w8, #0x8000
     3a0:	strh	wzr, [x21, #8]
     3a4:	stur	q0, [x21, #12]
     3a8:	stur	q0, [x21, #28]
     3ac:	stur	q0, [x21, #44]
     3b0:	str	wzr, [x21, #60]
     3b4:	strh	w8, [x21, #10]
     3b8:	add	x8, x21, #0x80
     3bc:	str	x25, [x9, #80]!
     3c0:	add	x1, x1, #0x0
     3c4:	mov	w2, #0xe                   	// #14
     3c8:	mov	x0, x21
     3cc:	stp	xzr, x8, [x21, #88]
     3d0:	str	x8, [x21, #104]
     3d4:	str	d8, [x21, #112]
     3d8:	str	wzr, [x21, #120]
     3dc:	str	d9, [x21, #72]
     3e0:	strb	wzr, [x21, #136]
     3e4:	str	x27, [x21, #144]
     3e8:	strb	w20, [x21, #153]
     3ec:	mov	w20, #0x1                   	// #1
     3f0:	strb	wzr, [x21, #152]
     3f4:	str	x23, [x21]
     3f8:	str	x26, [x21, #160]
     3fc:	str	x9, [x21, #64]
     400:	stp	x22, x28, [x21, #184]
     404:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     408:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     40c:	add	x8, x8, #0x0
     410:	mov	w9, #0x18                  	// #24
     414:	mov	x0, x21
     418:	stp	x8, x9, [x21, #32]
     41c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     420:	mov	x0, x24
     424:	mov	x1, x21
     428:	mov	x2, x19
     42c:	bl	0 <__cxa_atexit>
     430:	adrp	x21, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     434:	add	x21, x21, #0x0
     438:	ldrh	w8, [x21, #10]
     43c:	movi	v0.2d, #0x0
     440:	mov	x9, x21
     444:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     448:	and	w8, w8, #0x8000
     44c:	strh	wzr, [x21, #8]
     450:	stur	q0, [x21, #12]
     454:	stur	q0, [x21, #28]
     458:	stur	q0, [x21, #44]
     45c:	str	wzr, [x21, #60]
     460:	strh	w8, [x21, #10]
     464:	add	x8, x21, #0x80
     468:	str	x25, [x9, #80]!
     46c:	add	x1, x1, #0x0
     470:	mov	w2, #0x7                   	// #7
     474:	mov	x0, x21
     478:	stp	xzr, x8, [x21, #88]
     47c:	str	x8, [x21, #104]
     480:	str	d8, [x21, #112]
     484:	str	wzr, [x21, #120]
     488:	str	d9, [x21, #72]
     48c:	strb	wzr, [x21, #136]
     490:	str	x27, [x21, #144]
     494:	strb	w20, [x21, #153]
     498:	mov	w20, #0x1                   	// #1
     49c:	strb	wzr, [x21, #152]
     4a0:	str	x23, [x21]
     4a4:	str	x26, [x21, #160]
     4a8:	str	x9, [x21, #64]
     4ac:	stp	x22, x28, [x21, #184]
     4b0:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     4b4:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     4b8:	add	x8, x8, #0x0
     4bc:	mov	w9, #0x15                  	// #21
     4c0:	mov	x0, x21
     4c4:	stp	x8, x9, [x21, #32]
     4c8:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     4cc:	mov	x0, x24
     4d0:	mov	x1, x21
     4d4:	mov	x2, x19
     4d8:	bl	0 <__cxa_atexit>
     4dc:	stur	x21, [x29, #-24]
     4e0:	adrp	x21, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     4e4:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     4e8:	add	x21, x21, #0x0
     4ec:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     4f0:	add	x8, x8, #0x0
     4f4:	mov	w9, #0x13                  	// #19
     4f8:	add	x1, x1, #0x0
     4fc:	add	x2, sp, #0x20
     500:	sub	x3, x29, #0x18
     504:	mov	x0, x21
     508:	stp	x8, x9, [sp, #32]
     50c:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     510:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     514:	add	x0, x0, #0x0
     518:	mov	x1, x21
     51c:	mov	x2, x19
     520:	bl	0 <__cxa_atexit>
     524:	adrp	x21, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     528:	add	x21, x21, #0x0
     52c:	ldrh	w8, [x21, #10]
     530:	movi	v0.2d, #0x0
     534:	mov	x9, x21
     538:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     53c:	and	w8, w8, #0x8000
     540:	strh	wzr, [x21, #8]
     544:	stur	q0, [x21, #12]
     548:	stur	q0, [x21, #28]
     54c:	stur	q0, [x21, #44]
     550:	str	wzr, [x21, #60]
     554:	strh	w8, [x21, #10]
     558:	add	x8, x21, #0x80
     55c:	str	x25, [x9, #80]!
     560:	add	x1, x1, #0x0
     564:	mov	w2, #0x12                  	// #18
     568:	mov	x0, x21
     56c:	stp	xzr, x8, [x21, #88]
     570:	str	x8, [x21, #104]
     574:	str	d8, [x21, #112]
     578:	str	wzr, [x21, #120]
     57c:	str	d9, [x21, #72]
     580:	strb	wzr, [x21, #136]
     584:	str	x27, [x21, #144]
     588:	strb	w20, [x21, #153]
     58c:	strb	wzr, [x21, #152]
     590:	str	x23, [x21]
     594:	str	x26, [x21, #160]
     598:	str	x9, [x21, #64]
     59c:	stp	x22, x28, [x21, #184]
     5a0:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     5a4:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     5a8:	add	x8, x8, #0x0
     5ac:	mov	w9, #0x20                  	// #32
     5b0:	mov	x0, x21
     5b4:	stp	x8, x9, [x21, #32]
     5b8:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     5bc:	mov	x0, x24
     5c0:	mov	x1, x21
     5c4:	mov	x2, x19
     5c8:	bl	0 <__cxa_atexit>
     5cc:	adrp	x21, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     5d0:	add	x21, x21, #0x0
     5d4:	adrp	x13, 0 <_ZTVN4llvm2cl11OptionValueINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
     5d8:	adrp	x14, 0 <_ZTVN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEE>
     5dc:	adrp	x15, 0 <_ZTVN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
     5e0:	ldr	x13, [x13]
     5e4:	ldr	x14, [x14]
     5e8:	ldr	x15, [x15]
     5ec:	ldrh	w8, [x21, #10]
     5f0:	movi	v0.2d, #0x0
     5f4:	mov	x9, x21
     5f8:	strh	wzr, [x21, #8]
     5fc:	and	w8, w8, #0x8000
     600:	stur	q0, [x21, #12]
     604:	stur	q0, [x21, #28]
     608:	stur	q0, [x21, #44]
     60c:	str	wzr, [x21, #60]
     610:	add	x10, x21, #0x80
     614:	mov	x11, x21
     618:	strh	w8, [x21, #10]
     61c:	str	x25, [x9, #80]!
     620:	adrp	x22, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     624:	adrp	x26, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     628:	adrp	x23, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     62c:	mov	x12, x21
     630:	stp	xzr, x10, [x21, #88]
     634:	str	x10, [x21, #104]
     638:	str	x9, [x21, #64]
     63c:	str	d8, [x21, #112]
     640:	str	wzr, [x21, #120]
     644:	str	d9, [x21, #72]
     648:	strb	wzr, [x11, #152]!
     64c:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     650:	add	x22, x22, #0x0
     654:	add	x26, x26, #0x0
     658:	add	x23, x23, #0x0
     65c:	add	x27, x13, #0x10
     660:	add	x28, x14, #0x10
     664:	add	x24, x15, #0x10
     668:	stp	x11, xzr, [x21, #136]
     66c:	strb	wzr, [x12, #192]!
     670:	add	x1, x1, #0x0
     674:	mov	w2, #0xa                   	// #10
     678:	mov	x0, x21
     67c:	str	x22, [sp, #32]
     680:	stp	x12, xzr, [x21, #176]
     684:	strb	wzr, [x21, #208]
     688:	str	x28, [x21]
     68c:	str	x24, [x21, #216]
     690:	str	x27, [x21, #168]
     694:	stp	x23, x26, [x21, #240]
     698:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     69c:	ldrh	w8, [x21, #10]
     6a0:	adrp	x9, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     6a4:	add	x9, x9, #0x0
     6a8:	mov	w10, #0x34                  	// #52
     6ac:	and	w8, w8, #0xffffffbf
     6b0:	orr	w8, w8, #0x20
     6b4:	add	x1, sp, #0x20
     6b8:	mov	x0, x21
     6bc:	strh	w8, [x21, #10]
     6c0:	stp	x9, x10, [x21, #32]
     6c4:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     6c8:	mov	x0, x21
     6cc:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     6d0:	adrp	x20, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     6d4:	add	x20, x20, #0x0
     6d8:	mov	x0, x20
     6dc:	mov	x1, x21
     6e0:	mov	x2, x19
     6e4:	bl	0 <__cxa_atexit>
     6e8:	adrp	x21, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     6ec:	add	x21, x21, #0x0
     6f0:	ldrh	w8, [x21, #10]
     6f4:	movi	v0.2d, #0x0
     6f8:	mov	x9, x21
     6fc:	strh	wzr, [x21, #8]
     700:	and	w8, w8, #0x8000
     704:	strh	w8, [x21, #10]
     708:	add	x8, x21, #0x80
     70c:	stur	q0, [x21, #12]
     710:	stur	q0, [x21, #28]
     714:	stur	q0, [x21, #44]
     718:	str	wzr, [x21, #60]
     71c:	str	x25, [x9, #80]!
     720:	stp	xzr, x8, [x21, #88]
     724:	str	x8, [x21, #104]
     728:	mov	x8, x21
     72c:	str	x9, [x21, #64]
     730:	mov	x9, x21
     734:	str	d8, [x21, #112]
     738:	str	wzr, [x21, #120]
     73c:	str	d9, [x21, #72]
     740:	strb	wzr, [x8, #152]!
     744:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     748:	stp	x8, xzr, [x21, #136]
     74c:	strb	wzr, [x9, #192]!
     750:	add	x1, x1, #0x0
     754:	mov	w2, #0x5                   	// #5
     758:	mov	x0, x21
     75c:	stp	x9, xzr, [x21, #176]
     760:	strb	wzr, [x21, #208]
     764:	str	x28, [x21]
     768:	str	x24, [x21, #216]
     76c:	str	x27, [x21, #168]
     770:	stp	x23, x26, [x21, #240]
     774:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     778:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     77c:	add	x8, x8, #0x0
     780:	mov	w9, #0x31                  	// #49
     784:	mov	x0, x21
     788:	stp	x8, x9, [x21, #32]
     78c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     790:	mov	x0, x20
     794:	mov	x1, x21
     798:	mov	x2, x19
     79c:	bl	0 <__cxa_atexit>
     7a0:	adrp	x21, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     7a4:	add	x21, x21, #0x0
     7a8:	ldrh	w8, [x21, #10]
     7ac:	movi	v0.2d, #0x0
     7b0:	mov	x9, x21
     7b4:	strh	wzr, [x21, #8]
     7b8:	and	w8, w8, #0x8000
     7bc:	strh	w8, [x21, #10]
     7c0:	add	x8, x21, #0x80
     7c4:	stur	q0, [x21, #12]
     7c8:	stur	q0, [x21, #28]
     7cc:	stur	q0, [x21, #44]
     7d0:	str	wzr, [x21, #60]
     7d4:	str	x25, [x9, #80]!
     7d8:	stp	xzr, x8, [x21, #88]
     7dc:	str	x8, [x21, #104]
     7e0:	mov	x8, x21
     7e4:	str	x9, [x21, #64]
     7e8:	mov	x9, x21
     7ec:	str	d8, [x21, #112]
     7f0:	str	wzr, [x21, #120]
     7f4:	str	d9, [x21, #72]
     7f8:	strb	wzr, [x8, #152]!
     7fc:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     800:	stp	x8, xzr, [x21, #136]
     804:	strb	wzr, [x9, #192]!
     808:	add	x1, x1, #0x0
     80c:	mov	w2, #0x4                   	// #4
     810:	mov	x0, x21
     814:	str	x22, [sp, #32]
     818:	stp	x9, xzr, [x21, #176]
     81c:	strb	wzr, [x21, #208]
     820:	str	x28, [x21]
     824:	str	x24, [x21, #216]
     828:	str	x27, [x21, #168]
     82c:	stp	x23, x26, [x21, #240]
     830:	mov	w27, #0x4                   	// #4
     834:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     838:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     83c:	adrp	x10, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     840:	add	x8, x8, #0x0
     844:	mov	w9, #0x33                  	// #51
     848:	add	x10, x10, #0x0
     84c:	mov	w11, #0x8                   	// #8
     850:	add	x1, sp, #0x20
     854:	mov	x0, x21
     858:	stp	x8, x9, [x21, #32]
     85c:	stp	x10, x11, [x21, #48]
     860:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     864:	mov	x0, x21
     868:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     86c:	mov	x0, x20
     870:	mov	x1, x21
     874:	mov	x2, x19
     878:	bl	0 <__cxa_atexit>
     87c:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     880:	adrp	x20, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     884:	add	x8, x8, #0x0
     888:	adrp	x9, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     88c:	add	x20, x20, #0x0
     890:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     894:	mov	w23, #0x1                   	// #1
     898:	add	x9, x9, #0x0
     89c:	str	x8, [sp, #32]
     8a0:	mov	w8, #0x34                  	// #52
     8a4:	mov	w22, #0xe                   	// #14
     8a8:	add	x1, x1, #0x0
     8ac:	add	x2, x29, #0x8
     8b0:	add	x3, sp, #0x20
     8b4:	sub	x4, x29, #0x18
     8b8:	mov	x0, x20
     8bc:	str	w23, [x29, #8]
     8c0:	str	x8, [sp, #40]
     8c4:	stp	x9, x22, [x29, #-24]
     8c8:	add	x21, sp, #0x20
     8cc:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     8d0:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     8d4:	add	x0, x0, #0x0
     8d8:	mov	x1, x20
     8dc:	mov	x2, x19
     8e0:	bl	0 <__cxa_atexit>
     8e4:	adrp	x10, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     8e8:	ldr	d9, [x10]
     8ec:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     8f0:	add	x19, x21, #0x10
     8f4:	add	x8, x8, #0x0
     8f8:	mov	w9, #0x17                  	// #23
     8fc:	add	x0, sp, #0x20
     900:	mov	w2, #0x6                   	// #6
     904:	mov	w3, #0x28                  	// #40
     908:	mov	x1, x19
     90c:	stp	x8, x9, [x29, #-24]
     910:	str	x19, [sp, #32]
     914:	str	d9, [sp, #40]
     918:	mov	w20, #0x6                   	// #6
     91c:	mov	w21, #0x28                  	// #40
     920:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
     924:	ldr	x8, [sp, #32]
     928:	ldr	w9, [sp, #40]
     92c:	adrp	x11, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     930:	add	x11, x11, #0x0
     934:	mov	w12, #0x14                  	// #20
     938:	adrp	x17, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     93c:	madd	x8, x9, x21, x8
     940:	adrp	x10, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     944:	adrp	x13, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     948:	adrp	x15, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     94c:	add	x17, x17, #0x0
     950:	adrp	x9, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     954:	stp	x11, x12, [x8, #24]
     958:	adrp	x11, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     95c:	add	x10, x10, #0x0
     960:	add	x13, x13, #0x0
     964:	mov	w14, #0x3                   	// #3
     968:	add	x15, x15, #0x0
     96c:	mov	w16, #0x2c                  	// #44
     970:	add	x9, x9, #0x0
     974:	mov	w0, #0x35                  	// #53
     978:	add	x11, x11, #0x0
     97c:	adrp	x12, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     980:	stp	x17, x22, [x8, #80]
     984:	adrp	x17, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     988:	stp	x10, x20, [x8]
     98c:	adrp	x10, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     990:	add	x12, x12, #0x0
     994:	stp	x15, x16, [x8, #64]
     998:	adrp	x15, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     99c:	add	x17, x17, #0x0
     9a0:	stp	x9, x0, [x8, #104]
     9a4:	mov	w9, #0x9                   	// #9
     9a8:	stp	x13, x14, [x8, #40]
     9ac:	adrp	x13, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     9b0:	str	x11, [x8, #144]
     9b4:	mov	w11, #0x39                  	// #57
     9b8:	mov	w18, #0x2                   	// #2
     9bc:	add	x10, x10, #0x0
     9c0:	add	x15, x15, #0x0
     9c4:	mov	w16, #0x3d                  	// #61
     9c8:	add	x13, x13, #0x0
     9cc:	stp	x11, x12, [x8, #152]
     9d0:	mov	w11, #0x1c                  	// #28
     9d4:	stp	x17, x9, [x8, #200]
     9d8:	mov	w9, #0x5                   	// #5
     9dc:	str	w23, [x8, #56]
     9e0:	str	w18, [x8, #96]
     9e4:	str	w14, [x8, #136]
     9e8:	str	wzr, [x8, #16]
     9ec:	stp	x10, x27, [x8, #120]
     9f0:	str	x27, [x8, #168]
     9f4:	str	w27, [x8, #176]
     9f8:	stp	x15, x16, [x8, #184]
     9fc:	str	w9, [x8, #216]
     a00:	stp	x13, x11, [x8, #224]
     a04:	ldp	w8, w9, [sp, #40]
     a08:	add	x8, x8, #0x6
     a0c:	cmp	x8, x9
     a10:	b.hi	2798 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp+0x2798>  // b.pmore
     a14:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     a18:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     a1c:	add	x0, x0, #0x0
     a20:	add	x1, x1, #0x0
     a24:	sub	x2, x29, #0x18
     a28:	add	x3, sp, #0x20
     a2c:	str	w8, [sp, #40]
     a30:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     a34:	ldr	x0, [sp, #32]
     a38:	cmp	x0, x19
     a3c:	b.eq	a44 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp+0xa44>  // b.none
     a40:	bl	0 <free>
     a44:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     a48:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     a4c:	adrp	x2, 0 <__dso_handle>
     a50:	add	x0, x0, #0x0
     a54:	add	x1, x1, #0x0
     a58:	add	x2, x2, #0x0
     a5c:	bl	0 <__cxa_atexit>
     a60:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     a64:	add	x8, x8, #0x0
     a68:	mov	w9, #0x16                  	// #22
     a6c:	stp	x8, x9, [x29, #-24]
     a70:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     a74:	add	x8, x8, #0x0
     a78:	mov	w9, #0x6                   	// #6
     a7c:	stp	x8, x9, [sp, #88]
     a80:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     a84:	ldr	d0, [x8]
     a88:	sub	x10, x29, #0x1c
     a8c:	add	x11, sp, #0x20
     a90:	adrp	x12, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     a94:	adrp	x14, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     a98:	str	x10, [x29, #8]
     a9c:	adrp	x10, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     aa0:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     aa4:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     aa8:	add	x12, x12, #0x0
     aac:	mov	w13, #0x5                   	// #5
     ab0:	add	x14, x14, #0x0
     ab4:	mov	w15, #0x12                  	// #18
     ab8:	mov	w20, #0x1                   	// #1
     abc:	add	x10, x10, #0x0
     ac0:	add	x19, x11, #0x10
     ac4:	mov	w8, #0x13                  	// #19
     ac8:	add	x0, x0, #0x0
     acc:	add	x1, x1, #0x0
     ad0:	sub	x2, x29, #0x18
     ad4:	add	x3, x29, #0x8
     ad8:	add	x4, sp, #0x20
     adc:	stur	wzr, [x29, #-28]
     ae0:	str	wzr, [sp, #64]
     ae4:	stp	x12, x13, [sp, #48]
     ae8:	stp	x14, x15, [sp, #72]
     aec:	str	w20, [sp, #104]
     af0:	str	x19, [sp, #32]
     af4:	stp	x10, x8, [sp, #112]
     af8:	str	d0, [sp, #40]
     afc:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     b00:	ldr	x0, [sp, #32]
     b04:	cmp	x0, x19
     b08:	b.eq	b10 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp+0xb10>  // b.none
     b0c:	bl	0 <free>
     b10:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     b14:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     b18:	adrp	x2, 0 <__dso_handle>
     b1c:	add	x0, x0, #0x0
     b20:	add	x1, x1, #0x0
     b24:	add	x2, x2, #0x0
     b28:	bl	0 <__cxa_atexit>
     b2c:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     b30:	add	x8, x8, #0x0
     b34:	mov	w21, #0x11                  	// #17
     b38:	add	x0, sp, #0x20
     b3c:	mov	w2, #0x5                   	// #5
     b40:	mov	w3, #0x28                  	// #40
     b44:	mov	x1, x19
     b48:	str	x19, [sp, #32]
     b4c:	stp	x8, x21, [x29, #-24]
     b50:	str	d9, [sp, #40]
     b54:	mov	w22, #0x5                   	// #5
     b58:	mov	w23, #0x28                  	// #40
     b5c:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
     b60:	ldr	x8, [sp, #32]
     b64:	ldr	w9, [sp, #40]
     b68:	adrp	x12, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     b6c:	add	x12, x12, #0x0
     b70:	mov	w13, #0xf                   	// #15
     b74:	madd	x8, x9, x23, x8
     b78:	stp	x12, x13, [x8, #24]
     b7c:	adrp	x12, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     b80:	mov	w18, #0x6                   	// #6
     b84:	mov	w9, #0x2                   	// #2
     b88:	add	x12, x12, #0x0
     b8c:	mov	w13, #0x3                   	// #3
     b90:	adrp	x10, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     b94:	adrp	x14, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     b98:	adrp	x15, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     b9c:	adrp	x17, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     ba0:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     ba4:	str	w9, [x8, #96]
     ba8:	adrp	x9, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     bac:	stp	x12, x18, [x8, #120]
     bb0:	adrp	x12, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     bb4:	str	w13, [x8, #136]
     bb8:	adrp	x13, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     bbc:	add	x10, x10, #0x0
     bc0:	mov	w11, #0x4                   	// #4
     bc4:	add	x14, x14, #0x0
     bc8:	add	x15, x15, #0x0
     bcc:	mov	w16, #0x10                  	// #16
     bd0:	add	x17, x17, #0x0
     bd4:	add	x0, x0, #0x0
     bd8:	add	x9, x9, #0x0
     bdc:	add	x12, x12, #0x0
     be0:	add	x13, x13, #0x0
     be4:	str	w20, [x8, #56]
     be8:	stp	x17, x18, [x8, #80]
     bec:	stp	x10, x11, [x8]
     bf0:	str	wzr, [x8, #16]
     bf4:	stp	x14, x22, [x8, #40]
     bf8:	stp	x15, x16, [x8, #64]
     bfc:	stp	x0, x21, [x8, #104]
     c00:	stp	x9, x21, [x8, #144]
     c04:	stp	x12, x22, [x8, #160]
     c08:	str	w11, [x8, #176]
     c0c:	stp	x13, x16, [x8, #184]
     c10:	ldp	w8, w9, [sp, #40]
     c14:	add	x8, x8, #0x5
     c18:	cmp	x8, x9
     c1c:	b.hi	2798 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp+0x2798>  // b.pmore
     c20:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     c24:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     c28:	add	x0, x0, #0x0
     c2c:	add	x1, x1, #0x0
     c30:	sub	x2, x29, #0x18
     c34:	add	x3, sp, #0x20
     c38:	str	w8, [sp, #40]
     c3c:	add	x19, sp, #0x20
     c40:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     c44:	ldr	x0, [sp, #32]
     c48:	add	x19, x19, #0x10
     c4c:	cmp	x0, x19
     c50:	b.eq	c58 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp+0xc58>  // b.none
     c54:	bl	0 <free>
     c58:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     c5c:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     c60:	adrp	x2, 0 <__dso_handle>
     c64:	add	x0, x0, #0x0
     c68:	add	x1, x1, #0x0
     c6c:	add	x2, x2, #0x0
     c70:	bl	0 <__cxa_atexit>
     c74:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     c78:	add	x8, x8, #0x0
     c7c:	mov	w9, #0xf                   	// #15
     c80:	sub	x10, x29, #0x1c
     c84:	add	x0, sp, #0x20
     c88:	mov	w2, #0x6                   	// #6
     c8c:	mov	w3, #0x28                  	// #40
     c90:	mov	x1, x19
     c94:	stur	wzr, [x29, #-28]
     c98:	str	x19, [sp, #32]
     c9c:	stp	x8, x9, [x29, #-24]
     ca0:	str	x10, [x29, #8]
     ca4:	str	d9, [sp, #40]
     ca8:	mov	w20, #0x28                  	// #40
     cac:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
     cb0:	ldr	x8, [sp, #32]
     cb4:	ldr	w9, [sp, #40]
     cb8:	adrp	x11, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     cbc:	adrp	x4, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     cc0:	add	x11, x11, #0x0
     cc4:	mov	w12, #0x20                  	// #32
     cc8:	adrp	x16, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     ccc:	madd	x8, x9, x20, x8
     cd0:	add	x4, x4, #0x0
     cd4:	mov	w10, #0x7                   	// #7
     cd8:	add	x16, x16, #0x0
     cdc:	mov	w17, #0x27                  	// #39
     ce0:	adrp	x3, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     ce4:	stp	x11, x12, [x8, #24]
     ce8:	adrp	x11, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     cec:	mov	w15, #0x1                   	// #1
     cf0:	adrp	x2, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     cf4:	add	x3, x3, #0x0
     cf8:	stp	x4, x10, [x8]
     cfc:	mov	w10, #0x3                   	// #3
     d00:	add	x11, x11, #0x0
     d04:	mov	w12, #0x14                  	// #20
     d08:	stp	x16, x17, [x8, #64]
     d0c:	adrp	x16, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     d10:	adrp	x13, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     d14:	adrp	x18, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     d18:	add	x2, x2, #0x0
     d1c:	mov	w9, #0x17                  	// #23
     d20:	str	w15, [x8, #56]
     d24:	adrp	x15, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     d28:	add	x16, x16, #0x0
     d2c:	stp	x3, x10, [x8, #120]
     d30:	str	w10, [x8, #136]
     d34:	adrp	x10, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     d38:	stp	x11, x12, [x8, #144]
     d3c:	adrp	x11, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     d40:	add	x13, x13, #0x0
     d44:	mov	w14, #0x5                   	// #5
     d48:	add	x18, x18, #0x0
     d4c:	mov	w0, #0x4                   	// #4
     d50:	mov	w1, #0x2                   	// #2
     d54:	add	x15, x15, #0x0
     d58:	add	x10, x10, #0x0
     d5c:	add	x11, x11, #0x0
     d60:	stp	x2, x9, [x8, #104]
     d64:	stp	x16, x9, [x8, #184]
     d68:	mov	w9, #0x1e                  	// #30
     d6c:	str	w1, [x8, #96]
     d70:	str	wzr, [x8, #16]
     d74:	stp	x13, x14, [x8, #40]
     d78:	stp	x18, x0, [x8, #80]
     d7c:	stp	x15, x14, [x8, #160]
     d80:	str	w0, [x8, #176]
     d84:	stp	x10, x0, [x8, #200]
     d88:	str	w14, [x8, #216]
     d8c:	stp	x11, x9, [x8, #224]
     d90:	ldp	w8, w9, [sp, #40]
     d94:	add	x8, x8, #0x6
     d98:	cmp	x8, x9
     d9c:	b.hi	2798 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp+0x2798>  // b.pmore
     da0:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     da4:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     da8:	add	x0, x0, #0x0
     dac:	add	x1, x1, #0x0
     db0:	sub	x2, x29, #0x18
     db4:	add	x3, x29, #0x8
     db8:	add	x4, sp, #0x20
     dbc:	str	w8, [sp, #40]
     dc0:	add	x19, sp, #0x20
     dc4:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     dc8:	ldr	x0, [sp, #32]
     dcc:	add	x22, x19, #0x10
     dd0:	cmp	x0, x22
     dd4:	b.eq	ddc <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp+0xddc>  // b.none
     dd8:	bl	0 <free>
     ddc:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     de0:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     de4:	adrp	x2, 0 <__dso_handle>
     de8:	add	x0, x0, #0x0
     dec:	add	x1, x1, #0x0
     df0:	add	x2, x2, #0x0
     df4:	bl	0 <__cxa_atexit>
     df8:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     dfc:	add	x8, x8, #0x0
     e00:	mov	w9, #0x40                  	// #64
     e04:	stp	x8, x9, [x29, #-24]
     e08:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     e0c:	add	x8, x8, #0x0
     e10:	mov	w9, #0x4                   	// #4
     e14:	stp	x8, x9, [sp, #128]
     e18:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     e1c:	adrp	x10, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     e20:	ldr	d9, [x8]
     e24:	add	x10, x10, #0x0
     e28:	mov	w11, #0x3                   	// #3
     e2c:	adrp	x12, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     e30:	adrp	x14, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     e34:	adrp	x15, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     e38:	stp	x10, x11, [sp, #48]
     e3c:	adrp	x10, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     e40:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     e44:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     e48:	sub	x19, x29, #0x1c
     e4c:	add	x12, x12, #0x0
     e50:	mov	w13, #0x1c                  	// #28
     e54:	add	x14, x14, #0x0
     e58:	mov	w20, #0x1                   	// #1
     e5c:	add	x15, x15, #0x0
     e60:	mov	w16, #0x20                  	// #32
     e64:	mov	w21, #0x2                   	// #2
     e68:	add	x10, x10, #0x0
     e6c:	mov	w8, #0x25                  	// #37
     e70:	add	x0, x0, #0x0
     e74:	add	x1, x1, #0x0
     e78:	add	x2, x29, #0x8
     e7c:	sub	x3, x29, #0x18
     e80:	add	x4, sp, #0x20
     e84:	stur	wzr, [x29, #-28]
     e88:	str	x22, [sp, #32]
     e8c:	str	wzr, [sp, #64]
     e90:	stp	x12, x13, [sp, #72]
     e94:	stp	x14, x11, [sp, #88]
     e98:	stp	x15, x16, [sp, #112]
     e9c:	str	x19, [x29, #8]
     ea0:	str	w20, [sp, #104]
     ea4:	str	w21, [sp, #144]
     ea8:	stp	x10, x8, [sp, #152]
     eac:	str	d9, [sp, #40]
     eb0:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     eb4:	ldr	x0, [sp, #32]
     eb8:	cmp	x0, x22
     ebc:	b.eq	ec4 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp+0xec4>  // b.none
     ec0:	bl	0 <free>
     ec4:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     ec8:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     ecc:	adrp	x2, 0 <__dso_handle>
     ed0:	add	x0, x0, #0x0
     ed4:	add	x1, x1, #0x0
     ed8:	add	x2, x2, #0x0
     edc:	bl	0 <__cxa_atexit>
     ee0:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     ee4:	adrp	x11, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     ee8:	add	x8, x8, #0x0
     eec:	mov	w9, #0x2e                  	// #46
     ef0:	add	x11, x11, #0x0
     ef4:	mov	w12, #0x3                   	// #3
     ef8:	adrp	x17, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     efc:	add	x10, sp, #0x20
     f00:	adrp	x13, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     f04:	adrp	x15, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     f08:	add	x17, x17, #0x0
     f0c:	stp	x8, x9, [x29, #-24]
     f10:	mov	w8, #0x34                  	// #52
     f14:	stp	x11, x12, [sp, #48]
     f18:	adrp	x9, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     f1c:	adrp	x12, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     f20:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     f24:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     f28:	str	x19, [x29, #8]
     f2c:	add	x13, x13, #0x0
     f30:	mov	w14, #0x21                  	// #33
     f34:	add	x15, x15, #0x0
     f38:	mov	w16, #0x8                   	// #8
     f3c:	add	x9, x9, #0x0
     f40:	mov	w11, #0x4                   	// #4
     f44:	add	x12, x12, #0x0
     f48:	stp	x17, x8, [sp, #112]
     f4c:	mov	w8, #0x20                  	// #32
     f50:	add	x19, x10, #0x10
     f54:	add	x0, x0, #0x0
     f58:	add	x1, x1, #0x0
     f5c:	sub	x2, x29, #0x18
     f60:	add	x3, x29, #0x8
     f64:	add	x4, sp, #0x20
     f68:	stur	w21, [x29, #-28]
     f6c:	str	wzr, [sp, #64]
     f70:	str	w20, [sp, #104]
     f74:	str	w21, [sp, #144]
     f78:	stp	x13, x14, [sp, #72]
     f7c:	stp	x15, x16, [sp, #88]
     f80:	stp	x9, x11, [sp, #128]
     f84:	stp	x12, x8, [sp, #152]
     f88:	str	x19, [sp, #32]
     f8c:	str	d9, [sp, #40]
     f90:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     f94:	ldr	x0, [sp, #32]
     f98:	str	x19, [sp, #24]
     f9c:	cmp	x0, x19
     fa0:	b.eq	fa8 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp+0xfa8>  // b.none
     fa4:	bl	0 <free>
     fa8:	adrp	x20, 0 <__dso_handle>
     fac:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     fb0:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     fb4:	add	x20, x20, #0x0
     fb8:	add	x0, x0, #0x0
     fbc:	add	x1, x1, #0x0
     fc0:	mov	x2, x20
     fc4:	bl	0 <__cxa_atexit>
     fc8:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     fcc:	ldr	x8, [x8]
     fd0:	adrp	x21, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     fd4:	add	x21, x21, #0x0
     fd8:	movi	v0.2d, #0x0
     fdc:	add	x26, x8, #0x10
     fe0:	ldrh	w8, [x21, #10]
     fe4:	strh	wzr, [x21, #8]
     fe8:	stur	q0, [x21, #12]
     fec:	stur	q0, [x21, #28]
     ff0:	and	w8, w8, #0x8000
     ff4:	stur	q0, [x21, #44]
     ff8:	str	wzr, [x21, #60]
     ffc:	strh	w8, [x21, #10]
    1000:	adrp	x28, 0 <_ZN4llvm2cl15GeneralCategoryE>
    1004:	ldr	x28, [x28]
    1008:	mov	x9, x21
    100c:	add	x8, x21, #0x80
    1010:	adrp	x19, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1014:	str	x28, [x9, #80]!
    1018:	stp	xzr, x8, [x21, #88]
    101c:	str	x8, [x21, #104]
    1020:	adrp	x8, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
    1024:	ldr	x8, [x8]
    1028:	str	x9, [x21, #64]
    102c:	adrp	x25, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1030:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1034:	add	x27, x8, #0x10
    1038:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIbEE>
    103c:	ldr	x8, [x8]
    1040:	movi	v10.2s, #0x1
    1044:	mov	w10, #0x1                   	// #1
    1048:	add	x19, x19, #0x0
    104c:	add	x23, x8, #0x10
    1050:	add	x25, x25, #0x0
    1054:	add	x1, x1, #0x0
    1058:	mov	w2, #0x15                  	// #21
    105c:	mov	x0, x21
    1060:	str	d8, [x21, #112]
    1064:	str	wzr, [x21, #120]
    1068:	str	d10, [x21, #72]
    106c:	strb	wzr, [x21, #136]
    1070:	str	x26, [x21, #144]
    1074:	strb	w10, [x21, #153]
    1078:	strb	wzr, [x21, #152]
    107c:	str	x27, [x21]
    1080:	str	x23, [x21, #160]
    1084:	stp	x25, x19, [x21, #184]
    1088:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    108c:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1090:	add	x8, x8, #0x0
    1094:	mov	w9, #0x33                  	// #51
    1098:	mov	w10, #0x100                 	// #256
    109c:	mov	x0, x21
    10a0:	strb	wzr, [x21, #136]
    10a4:	stp	x8, x9, [x21, #32]
    10a8:	strh	w10, [x21, #152]
    10ac:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    10b0:	adrp	x24, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    10b4:	add	x24, x24, #0x0
    10b8:	mov	x0, x24
    10bc:	mov	x1, x21
    10c0:	mov	x2, x20
    10c4:	bl	0 <__cxa_atexit>
    10c8:	adrp	x21, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    10cc:	add	x21, x21, #0x0
    10d0:	ldrh	w8, [x21, #10]
    10d4:	movi	v0.2d, #0x0
    10d8:	mov	x9, x21
    10dc:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    10e0:	and	w8, w8, #0x8000
    10e4:	strh	w8, [x21, #10]
    10e8:	add	x8, x21, #0x80
    10ec:	strh	wzr, [x21, #8]
    10f0:	stur	q0, [x21, #12]
    10f4:	stur	q0, [x21, #28]
    10f8:	stur	q0, [x21, #44]
    10fc:	str	wzr, [x21, #60]
    1100:	str	x28, [x9, #80]!
    1104:	stp	xzr, x8, [x21, #88]
    1108:	str	x8, [x21, #104]
    110c:	mov	w8, #0x1                   	// #1
    1110:	add	x1, x1, #0x0
    1114:	mov	w2, #0x16                  	// #22
    1118:	mov	x0, x21
    111c:	str	d8, [x21, #112]
    1120:	str	wzr, [x21, #120]
    1124:	str	d10, [x21, #72]
    1128:	strb	wzr, [x21, #136]
    112c:	str	x26, [x21, #144]
    1130:	strb	w8, [x21, #153]
    1134:	strb	wzr, [x21, #152]
    1138:	str	x27, [x21]
    113c:	str	x23, [x21, #160]
    1140:	str	x9, [x21, #64]
    1144:	stp	x25, x19, [x21, #184]
    1148:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    114c:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1150:	add	x8, x8, #0x0
    1154:	mov	w9, #0x32                  	// #50
    1158:	stp	x8, x9, [x21, #32]
    115c:	mov	w8, #0x100                 	// #256
    1160:	mov	x0, x21
    1164:	strb	wzr, [x21, #136]
    1168:	strh	w8, [x21, #152]
    116c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1170:	mov	x0, x24
    1174:	mov	x1, x21
    1178:	mov	x2, x20
    117c:	mov	x22, x24
    1180:	bl	0 <__cxa_atexit>
    1184:	adrp	x21, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1188:	add	x21, x21, #0x0
    118c:	ldrh	w8, [x21, #10]
    1190:	movi	v0.2d, #0x0
    1194:	mov	x9, x21
    1198:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    119c:	and	w8, w8, #0x8000
    11a0:	strh	w8, [x21, #10]
    11a4:	add	x8, x21, #0x80
    11a8:	strh	wzr, [x21, #8]
    11ac:	stur	q0, [x21, #12]
    11b0:	stur	q0, [x21, #28]
    11b4:	stur	q0, [x21, #44]
    11b8:	str	wzr, [x21, #60]
    11bc:	str	x28, [x9, #80]!
    11c0:	stp	xzr, x8, [x21, #88]
    11c4:	str	x8, [x21, #104]
    11c8:	mov	w8, #0x1                   	// #1
    11cc:	add	x1, x1, #0x0
    11d0:	mov	w2, #0x16                  	// #22
    11d4:	mov	x0, x21
    11d8:	str	d8, [x21, #112]
    11dc:	str	wzr, [x21, #120]
    11e0:	str	d10, [x21, #72]
    11e4:	strb	wzr, [x21, #136]
    11e8:	str	x26, [x21, #144]
    11ec:	strb	w8, [x21, #153]
    11f0:	mov	w24, #0x1                   	// #1
    11f4:	strb	wzr, [x21, #152]
    11f8:	str	x27, [x21]
    11fc:	str	x23, [x21, #160]
    1200:	str	x9, [x21, #64]
    1204:	stp	x25, x19, [x21, #184]
    1208:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    120c:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1210:	add	x8, x8, #0x0
    1214:	mov	w9, #0x30                  	// #48
    1218:	stp	x8, x9, [x21, #32]
    121c:	mov	w8, #0x100                 	// #256
    1220:	mov	x0, x21
    1224:	strb	wzr, [x21, #136]
    1228:	strh	w8, [x21, #152]
    122c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1230:	mov	x0, x22
    1234:	mov	x1, x21
    1238:	mov	x2, x20
    123c:	bl	0 <__cxa_atexit>
    1240:	adrp	x21, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1244:	add	x21, x21, #0x0
    1248:	ldrh	w8, [x21, #10]
    124c:	movi	v0.2d, #0x0
    1250:	mov	x9, x21
    1254:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1258:	and	w8, w8, #0x8000
    125c:	strh	wzr, [x21, #8]
    1260:	stur	q0, [x21, #12]
    1264:	stur	q0, [x21, #28]
    1268:	stur	q0, [x21, #44]
    126c:	str	wzr, [x21, #60]
    1270:	strh	w8, [x21, #10]
    1274:	add	x8, x21, #0x80
    1278:	str	x28, [x9, #80]!
    127c:	add	x1, x1, #0x0
    1280:	mov	w2, #0x1e                  	// #30
    1284:	mov	x0, x21
    1288:	stp	xzr, x8, [x21, #88]
    128c:	str	x8, [x21, #104]
    1290:	str	d8, [x21, #112]
    1294:	str	wzr, [x21, #120]
    1298:	str	d10, [x21, #72]
    129c:	strb	wzr, [x21, #136]
    12a0:	str	x26, [x21, #144]
    12a4:	strb	w24, [x21, #153]
    12a8:	mov	w24, #0x1                   	// #1
    12ac:	strb	wzr, [x21, #152]
    12b0:	str	x27, [x21]
    12b4:	str	x23, [x21, #160]
    12b8:	str	x9, [x21, #64]
    12bc:	stp	x25, x19, [x21, #184]
    12c0:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    12c4:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    12c8:	add	x8, x8, #0x0
    12cc:	mov	w9, #0x47                  	// #71
    12d0:	stp	x8, x9, [x21, #32]
    12d4:	mov	w8, #0x100                 	// #256
    12d8:	mov	x0, x21
    12dc:	strb	wzr, [x21, #136]
    12e0:	strh	w8, [x21, #152]
    12e4:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    12e8:	mov	x0, x22
    12ec:	mov	x1, x21
    12f0:	mov	x2, x20
    12f4:	bl	0 <__cxa_atexit>
    12f8:	adrp	x21, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    12fc:	add	x21, x21, #0x0
    1300:	ldrh	w8, [x21, #10]
    1304:	movi	v0.2d, #0x0
    1308:	mov	x9, x21
    130c:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1310:	and	w8, w8, #0x8000
    1314:	strh	wzr, [x21, #8]
    1318:	stur	q0, [x21, #12]
    131c:	stur	q0, [x21, #28]
    1320:	stur	q0, [x21, #44]
    1324:	str	wzr, [x21, #60]
    1328:	strh	w8, [x21, #10]
    132c:	add	x8, x21, #0x80
    1330:	str	x28, [x9, #80]!
    1334:	add	x1, x1, #0x0
    1338:	mov	w2, #0x1a                  	// #26
    133c:	mov	x0, x21
    1340:	stp	xzr, x8, [x21, #88]
    1344:	str	x8, [x21, #104]
    1348:	str	d8, [x21, #112]
    134c:	str	wzr, [x21, #120]
    1350:	str	d10, [x21, #72]
    1354:	strb	wzr, [x21, #136]
    1358:	mov	x28, x26
    135c:	str	x26, [x21, #144]
    1360:	mov	x26, x23
    1364:	strb	w24, [x21, #153]
    1368:	strb	wzr, [x21, #152]
    136c:	str	x27, [x21]
    1370:	str	x23, [x21, #160]
    1374:	str	x9, [x21, #64]
    1378:	stp	x25, x19, [x21, #184]
    137c:	mov	w24, #0x100                 	// #256
    1380:	mov	w23, #0x1                   	// #1
    1384:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1388:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    138c:	add	x8, x8, #0x0
    1390:	mov	w9, #0x46                  	// #70
    1394:	mov	x0, x21
    1398:	strb	wzr, [x21, #136]
    139c:	stp	x8, x9, [x21, #32]
    13a0:	strh	w24, [x21, #152]
    13a4:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    13a8:	mov	x0, x22
    13ac:	mov	x1, x21
    13b0:	mov	x2, x20
    13b4:	bl	0 <__cxa_atexit>
    13b8:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    13bc:	add	x8, x8, #0x0
    13c0:	mov	w9, #0x3e                  	// #62
    13c4:	ldr	x19, [sp, #24]
    13c8:	adrp	x16, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    13cc:	add	x16, x16, #0x0
    13d0:	stp	x8, x9, [x29, #-24]
    13d4:	mov	w8, #0x43                  	// #67
    13d8:	adrp	x9, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    13dc:	adrp	x10, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    13e0:	adrp	x12, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    13e4:	adrp	x14, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    13e8:	mov	w15, #0xd                   	// #13
    13ec:	add	x9, x9, #0x0
    13f0:	stp	x16, x8, [sp, #112]
    13f4:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    13f8:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    13fc:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1400:	sub	x21, x29, #0x1c
    1404:	add	x10, x10, #0x0
    1408:	mov	w11, #0x4                   	// #4
    140c:	add	x12, x12, #0x0
    1410:	mov	w13, #0x19                  	// #25
    1414:	add	x14, x14, #0x0
    1418:	mov	w22, #0x2                   	// #2
    141c:	add	x8, x8, #0x0
    1420:	stp	x9, x15, [sp, #128]
    1424:	mov	w9, #0x26                  	// #38
    1428:	add	x0, x0, #0x0
    142c:	add	x1, x1, #0x0
    1430:	sub	x2, x29, #0x18
    1434:	add	x3, x29, #0x8
    1438:	add	x4, sp, #0x20
    143c:	stur	wzr, [x29, #-28]
    1440:	str	x19, [sp, #32]
    1444:	str	wzr, [sp, #64]
    1448:	str	w23, [sp, #104]
    144c:	stp	x10, x11, [sp, #48]
    1450:	stp	x12, x13, [sp, #72]
    1454:	stp	x14, x15, [sp, #88]
    1458:	str	x21, [x29, #8]
    145c:	str	w22, [sp, #144]
    1460:	stp	x8, x9, [sp, #152]
    1464:	str	d9, [sp, #40]
    1468:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    146c:	ldr	x0, [sp, #32]
    1470:	cmp	x0, x19
    1474:	b.eq	147c <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp+0x147c>  // b.none
    1478:	bl	0 <free>
    147c:	adrp	x19, 0 <__dso_handle>
    1480:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1484:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1488:	add	x19, x19, #0x0
    148c:	add	x0, x0, #0x0
    1490:	add	x1, x1, #0x0
    1494:	mov	x2, x19
    1498:	bl	0 <__cxa_atexit>
    149c:	adrp	x20, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    14a0:	add	x20, x20, #0x0
    14a4:	ldrh	w8, [x20, #10]
    14a8:	movi	v0.2d, #0x0
    14ac:	strh	wzr, [x20, #8]
    14b0:	stur	q0, [x20, #12]
    14b4:	and	w8, w8, #0x8000
    14b8:	stur	q0, [x20, #28]
    14bc:	stur	q0, [x20, #44]
    14c0:	str	wzr, [x20, #60]
    14c4:	strh	w8, [x20, #10]
    14c8:	adrp	x10, 0 <_ZN4llvm2cl15GeneralCategoryE>
    14cc:	ldr	x10, [x10]
    14d0:	mov	x9, x20
    14d4:	add	x8, x20, #0x80
    14d8:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    14dc:	str	x10, [x9, #80]!
    14e0:	stp	xzr, x8, [x20, #88]
    14e4:	str	x8, [x20, #104]
    14e8:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    14ec:	add	x8, x8, #0x0
    14f0:	str	x8, [x20, #192]
    14f4:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    14f8:	add	x8, x8, #0x0
    14fc:	add	x1, x1, #0x0
    1500:	mov	w2, #0x26                  	// #38
    1504:	mov	x0, x20
    1508:	str	d8, [x20, #112]
    150c:	str	wzr, [x20, #120]
    1510:	str	d10, [x20, #72]
    1514:	strb	wzr, [x20, #136]
    1518:	str	x28, [x20, #144]
    151c:	strb	w23, [x20, #153]
    1520:	strb	wzr, [x20, #152]
    1524:	str	x27, [x20]
    1528:	str	x26, [x20, #160]
    152c:	str	x9, [x20, #64]
    1530:	str	x8, [x20, #184]
    1534:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1538:	ldrh	w8, [x20, #10]
    153c:	adrp	x9, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1540:	add	x9, x9, #0x0
    1544:	mov	w10, #0x3c                  	// #60
    1548:	and	w8, w8, #0xffffffbf
    154c:	orr	w8, w8, #0x20
    1550:	mov	x0, x20
    1554:	strb	wzr, [x20, #136]
    1558:	stp	x9, x10, [x20, #32]
    155c:	strh	w8, [x20, #10]
    1560:	strh	w24, [x20, #152]
    1564:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1568:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    156c:	add	x0, x0, #0x0
    1570:	mov	x1, x20
    1574:	mov	x2, x19
    1578:	bl	0 <__cxa_atexit>
    157c:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1580:	add	x8, x8, #0x0
    1584:	mov	w9, #0x15                  	// #21
    1588:	stp	x8, x9, [x29, #-24]
    158c:	adrp	x9, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1590:	mov	w11, #0x7                   	// #7
    1594:	adrp	x16, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1598:	add	x9, x9, #0x0
    159c:	add	x10, sp, #0x20
    15a0:	adrp	x12, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    15a4:	adrp	x14, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    15a8:	add	x16, x16, #0x0
    15ac:	mov	w8, #0x27                  	// #39
    15b0:	stp	x9, x11, [sp, #48]
    15b4:	adrp	x9, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    15b8:	adrp	x11, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    15bc:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    15c0:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    15c4:	add	x12, x12, #0x0
    15c8:	mov	w13, #0x1d                  	// #29
    15cc:	add	x14, x14, #0x0
    15d0:	mov	w15, #0x4                   	// #4
    15d4:	add	x9, x9, #0x0
    15d8:	add	x11, x11, #0x0
    15dc:	stp	x16, x8, [sp, #112]
    15e0:	mov	w8, #0x22                  	// #34
    15e4:	add	x19, x10, #0x10
    15e8:	add	x0, x0, #0x0
    15ec:	add	x1, x1, #0x0
    15f0:	sub	x2, x29, #0x18
    15f4:	add	x3, x29, #0x8
    15f8:	add	x4, sp, #0x20
    15fc:	stur	wzr, [x29, #-28]
    1600:	str	x21, [x29, #8]
    1604:	str	wzr, [sp, #64]
    1608:	str	w23, [sp, #104]
    160c:	str	w22, [sp, #144]
    1610:	stp	x12, x13, [sp, #72]
    1614:	stp	x14, x15, [sp, #88]
    1618:	stp	x9, x15, [sp, #128]
    161c:	stp	x11, x8, [sp, #152]
    1620:	str	x19, [sp, #32]
    1624:	str	d9, [sp, #40]
    1628:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    162c:	ldr	x0, [sp, #32]
    1630:	cmp	x0, x19
    1634:	b.eq	163c <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp+0x163c>  // b.none
    1638:	bl	0 <free>
    163c:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1640:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1644:	adrp	x2, 0 <__dso_handle>
    1648:	add	x0, x0, #0x0
    164c:	add	x1, x1, #0x0
    1650:	add	x2, x2, #0x0
    1654:	bl	0 <__cxa_atexit>
    1658:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    165c:	adrp	x13, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1660:	add	x8, x8, #0x0
    1664:	mov	w9, #0x2b                  	// #43
    1668:	sub	x0, x29, #0x1c
    166c:	add	x13, x13, #0x0
    1670:	mov	w1, #0x2                   	// #2
    1674:	adrp	x10, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1678:	adrp	x11, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    167c:	adrp	x14, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1680:	adrp	x16, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1684:	stp	x8, x9, [x29, #-24]
    1688:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    168c:	str	x0, [x29, #8]
    1690:	stp	x13, x1, [sp, #88]
    1694:	str	w1, [sp, #144]
    1698:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    169c:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    16a0:	mov	w20, #0x1                   	// #1
    16a4:	add	x10, x10, #0x0
    16a8:	mov	w17, #0x4                   	// #4
    16ac:	add	x11, x11, #0x0
    16b0:	mov	w12, #0x1f                  	// #31
    16b4:	add	x14, x14, #0x0
    16b8:	mov	w15, #0x1b                  	// #27
    16bc:	add	x16, x16, #0x0
    16c0:	mov	w18, #0x3                   	// #3
    16c4:	add	x8, x8, #0x0
    16c8:	mov	w9, #0x33                  	// #51
    16cc:	add	x0, x0, #0x0
    16d0:	add	x1, x1, #0x0
    16d4:	sub	x2, x29, #0x18
    16d8:	add	x3, x29, #0x8
    16dc:	add	x4, sp, #0x20
    16e0:	str	x19, [sp, #32]
    16e4:	str	wzr, [sp, #64]
    16e8:	stp	x11, x12, [sp, #72]
    16ec:	stp	x14, x15, [sp, #112]
    16f0:	stur	w20, [x29, #-28]
    16f4:	stp	x10, x17, [sp, #48]
    16f8:	str	w20, [sp, #104]
    16fc:	stp	x16, x18, [sp, #128]
    1700:	stp	x8, x9, [sp, #152]
    1704:	str	d9, [sp, #40]
    1708:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    170c:	ldr	x0, [sp, #32]
    1710:	cmp	x0, x19
    1714:	b.eq	171c <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp+0x171c>  // b.none
    1718:	bl	0 <free>
    171c:	adrp	x19, 0 <__dso_handle>
    1720:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1724:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1728:	add	x19, x19, #0x0
    172c:	add	x0, x0, #0x0
    1730:	add	x1, x1, #0x0
    1734:	mov	x2, x19
    1738:	bl	0 <__cxa_atexit>
    173c:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1740:	ldr	x8, [x8]
    1744:	adrp	x21, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1748:	add	x21, x21, #0x0
    174c:	movi	v0.2d, #0x0
    1750:	add	x27, x8, #0x10
    1754:	ldrh	w8, [x21, #10]
    1758:	strh	wzr, [x21, #8]
    175c:	stur	q0, [x21, #12]
    1760:	stur	q0, [x21, #28]
    1764:	and	w8, w8, #0x8000
    1768:	stur	q0, [x21, #44]
    176c:	str	wzr, [x21, #60]
    1770:	strh	w8, [x21, #10]
    1774:	adrp	x23, 0 <_ZN4llvm2cl15GeneralCategoryE>
    1778:	ldr	x23, [x23]
    177c:	mov	x9, x21
    1780:	add	x8, x21, #0x80
    1784:	adrp	x25, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1788:	str	x23, [x9, #80]!
    178c:	stp	xzr, x8, [x21, #88]
    1790:	str	x8, [x21, #104]
    1794:	adrp	x8, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
    1798:	ldr	x8, [x8]
    179c:	str	x9, [x21, #64]
    17a0:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    17a4:	movi	v10.2s, #0x1
    17a8:	add	x26, x8, #0x10
    17ac:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIbEE>
    17b0:	ldr	x8, [x8]
    17b4:	strb	w20, [x21, #153]
    17b8:	adrp	x20, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    17bc:	add	x25, x25, #0x0
    17c0:	add	x24, x8, #0x10
    17c4:	add	x20, x20, #0x0
    17c8:	add	x1, x1, #0x0
    17cc:	mov	w2, #0x19                  	// #25
    17d0:	mov	x0, x21
    17d4:	str	d8, [x21, #112]
    17d8:	str	wzr, [x21, #120]
    17dc:	str	d10, [x21, #72]
    17e0:	strb	wzr, [x21, #136]
    17e4:	str	x27, [x21, #144]
    17e8:	strb	wzr, [x21, #152]
    17ec:	str	x26, [x21]
    17f0:	str	x24, [x21, #160]
    17f4:	mov	w28, #0x1                   	// #1
    17f8:	stp	x20, x25, [x21, #184]
    17fc:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1800:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1804:	add	x8, x8, #0x0
    1808:	mov	w9, #0x35                  	// #53
    180c:	mov	w10, #0x100                 	// #256
    1810:	mov	x0, x21
    1814:	strb	wzr, [x21, #136]
    1818:	stp	x8, x9, [x21, #32]
    181c:	strh	w10, [x21, #152]
    1820:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1824:	adrp	x22, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1828:	add	x22, x22, #0x0
    182c:	mov	x0, x22
    1830:	mov	x1, x21
    1834:	mov	x2, x19
    1838:	bl	0 <__cxa_atexit>
    183c:	adrp	x21, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1840:	add	x21, x21, #0x0
    1844:	ldrh	w8, [x21, #10]
    1848:	movi	v0.2d, #0x0
    184c:	mov	x9, x21
    1850:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1854:	and	w8, w8, #0x8000
    1858:	strh	wzr, [x21, #8]
    185c:	stur	q0, [x21, #12]
    1860:	stur	q0, [x21, #28]
    1864:	stur	q0, [x21, #44]
    1868:	str	wzr, [x21, #60]
    186c:	strh	w8, [x21, #10]
    1870:	add	x8, x21, #0x80
    1874:	str	x23, [x9, #80]!
    1878:	add	x1, x1, #0x0
    187c:	mov	w2, #0xb                   	// #11
    1880:	mov	x0, x21
    1884:	stp	xzr, x8, [x21, #88]
    1888:	str	x8, [x21, #104]
    188c:	str	d8, [x21, #112]
    1890:	str	wzr, [x21, #120]
    1894:	str	d10, [x21, #72]
    1898:	strb	wzr, [x21, #136]
    189c:	str	x27, [x21, #144]
    18a0:	strb	w28, [x21, #153]
    18a4:	mov	w28, #0x1                   	// #1
    18a8:	strb	wzr, [x21, #152]
    18ac:	str	x26, [x21]
    18b0:	str	x24, [x21, #160]
    18b4:	str	x9, [x21, #64]
    18b8:	stp	x20, x25, [x21, #184]
    18bc:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    18c0:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    18c4:	add	x8, x8, #0x0
    18c8:	mov	w9, #0x40                  	// #64
    18cc:	stp	x8, x9, [x21, #32]
    18d0:	mov	w8, #0x100                 	// #256
    18d4:	mov	x0, x21
    18d8:	strb	wzr, [x21, #136]
    18dc:	strh	w8, [x21, #152]
    18e0:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    18e4:	mov	x0, x22
    18e8:	mov	x1, x21
    18ec:	mov	x2, x19
    18f0:	bl	0 <__cxa_atexit>
    18f4:	adrp	x21, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    18f8:	add	x21, x21, #0x0
    18fc:	ldrh	w8, [x21, #10]
    1900:	movi	v0.2d, #0x0
    1904:	mov	x9, x21
    1908:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    190c:	and	w8, w8, #0x8000
    1910:	strh	wzr, [x21, #8]
    1914:	stur	q0, [x21, #12]
    1918:	stur	q0, [x21, #28]
    191c:	stur	q0, [x21, #44]
    1920:	str	wzr, [x21, #60]
    1924:	strh	w8, [x21, #10]
    1928:	add	x8, x21, #0x80
    192c:	str	x23, [x9, #80]!
    1930:	add	x1, x1, #0x0
    1934:	mov	w2, #0x12                  	// #18
    1938:	mov	x0, x21
    193c:	stp	xzr, x8, [x21, #88]
    1940:	str	x8, [x21, #104]
    1944:	str	d8, [x21, #112]
    1948:	str	wzr, [x21, #120]
    194c:	str	d10, [x21, #72]
    1950:	strb	wzr, [x21, #136]
    1954:	str	x27, [x21, #144]
    1958:	strb	w28, [x21, #153]
    195c:	strb	wzr, [x21, #152]
    1960:	str	x26, [x21]
    1964:	str	x24, [x21, #160]
    1968:	str	x9, [x21, #64]
    196c:	stp	x20, x25, [x21, #184]
    1970:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1974:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1978:	add	x8, x8, #0x0
    197c:	mov	w9, #0x15                  	// #21
    1980:	stp	x8, x9, [x21, #32]
    1984:	mov	w8, #0x100                 	// #256
    1988:	mov	x0, x21
    198c:	strb	wzr, [x21, #136]
    1990:	strh	w8, [x21, #152]
    1994:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1998:	mov	x0, x22
    199c:	mov	x1, x21
    19a0:	mov	x2, x19
    19a4:	bl	0 <__cxa_atexit>
    19a8:	adrp	x21, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    19ac:	add	x21, x21, #0x0
    19b0:	ldrh	w8, [x21, #10]
    19b4:	movi	v0.2d, #0x0
    19b8:	mov	x9, x21
    19bc:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    19c0:	and	w8, w8, #0x8000
    19c4:	strh	wzr, [x21, #8]
    19c8:	stur	q0, [x21, #12]
    19cc:	stur	q0, [x21, #28]
    19d0:	stur	q0, [x21, #44]
    19d4:	str	wzr, [x21, #60]
    19d8:	strh	w8, [x21, #10]
    19dc:	add	x8, x21, #0x80
    19e0:	str	x23, [x9, #80]!
    19e4:	add	x1, x1, #0x0
    19e8:	mov	w2, #0x15                  	// #21
    19ec:	mov	x0, x21
    19f0:	stp	xzr, x8, [x21, #88]
    19f4:	str	x8, [x21, #104]
    19f8:	str	d8, [x21, #112]
    19fc:	str	wzr, [x21, #120]
    1a00:	str	d10, [x21, #72]
    1a04:	strb	wzr, [x21, #136]
    1a08:	str	x27, [x21, #144]
    1a0c:	strb	w28, [x21, #153]
    1a10:	strb	wzr, [x21, #152]
    1a14:	str	x26, [x21]
    1a18:	str	x24, [x21, #160]
    1a1c:	str	x9, [x21, #64]
    1a20:	stp	x20, x25, [x21, #184]
    1a24:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1a28:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1a2c:	add	x8, x8, #0x0
    1a30:	mov	w9, #0x1a                  	// #26
    1a34:	mov	w10, #0x101                 	// #257
    1a38:	mov	x0, x21
    1a3c:	strb	w28, [x21, #136]
    1a40:	stp	x8, x9, [x21, #32]
    1a44:	strh	w10, [x21, #152]
    1a48:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1a4c:	mov	x0, x22
    1a50:	mov	x1, x21
    1a54:	mov	x2, x19
    1a58:	mov	x28, x22
    1a5c:	bl	0 <__cxa_atexit>
    1a60:	adrp	x22, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1a64:	add	x22, x22, #0x0
    1a68:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1a6c:	adrp	x9, 0 <_ZTVN4llvm2cl3optIjLb0ENS0_6parserIjEEEE>
    1a70:	adrp	x10, 0 <_ZTVN4llvm2cl6parserIjEE>
    1a74:	ldr	x8, [x8]
    1a78:	ldr	x9, [x9]
    1a7c:	ldr	x10, [x10]
    1a80:	ldrh	w11, [x22, #10]
    1a84:	movi	v0.2d, #0x0
    1a88:	mov	x12, x22
    1a8c:	strh	wzr, [x22, #8]
    1a90:	and	w11, w11, #0x8000
    1a94:	stur	q0, [x22, #12]
    1a98:	stur	q0, [x22, #28]
    1a9c:	stur	q0, [x22, #44]
    1aa0:	str	wzr, [x22, #60]
    1aa4:	strh	w11, [x22, #10]
    1aa8:	add	x11, x22, #0x80
    1aac:	str	x23, [x12, #80]!
    1ab0:	stp	xzr, x11, [x22, #88]
    1ab4:	str	x11, [x22, #104]
    1ab8:	adrp	x11, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1abc:	str	x12, [x22, #64]
    1ac0:	adrp	x12, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1ac4:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1ac8:	add	x11, x11, #0x0
    1acc:	add	x12, x12, #0x0
    1ad0:	add	x13, x8, #0x10
    1ad4:	add	x9, x9, #0x10
    1ad8:	add	x8, x10, #0x10
    1adc:	mov	w21, #0x1                   	// #1
    1ae0:	add	x1, x1, #0x0
    1ae4:	mov	w2, #0xf                   	// #15
    1ae8:	mov	x0, x22
    1aec:	stp	x13, x9, [sp, #8]
    1af0:	str	x8, [sp, #24]
    1af4:	str	d8, [x22, #112]
    1af8:	str	wzr, [x22, #120]
    1afc:	str	d10, [x22, #72]
    1b00:	str	wzr, [x22, #136]
    1b04:	str	x13, [x22, #144]
    1b08:	strb	w21, [x22, #156]
    1b0c:	str	wzr, [x22, #152]
    1b10:	str	x9, [x22]
    1b14:	str	x8, [x22, #160]
    1b18:	stp	x12, x11, [x22, #184]
    1b1c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1b20:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1b24:	add	x8, x8, #0x0
    1b28:	mov	w9, #0x20                  	// #32
    1b2c:	mov	x0, x22
    1b30:	str	wzr, [x22, #136]
    1b34:	strb	w21, [x22, #156]
    1b38:	mov	w21, #0x1                   	// #1
    1b3c:	stp	x8, x9, [x22, #32]
    1b40:	str	wzr, [x22, #152]
    1b44:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1b48:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1b4c:	add	x0, x0, #0x0
    1b50:	mov	x1, x22
    1b54:	mov	x2, x19
    1b58:	bl	0 <__cxa_atexit>
    1b5c:	adrp	x22, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1b60:	add	x22, x22, #0x0
    1b64:	ldrh	w8, [x22, #10]
    1b68:	movi	v0.2d, #0x0
    1b6c:	mov	x9, x22
    1b70:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1b74:	and	w8, w8, #0x8000
    1b78:	strh	wzr, [x22, #8]
    1b7c:	stur	q0, [x22, #12]
    1b80:	stur	q0, [x22, #28]
    1b84:	stur	q0, [x22, #44]
    1b88:	str	wzr, [x22, #60]
    1b8c:	strh	w8, [x22, #10]
    1b90:	add	x8, x22, #0x80
    1b94:	str	x23, [x9, #80]!
    1b98:	add	x1, x1, #0x0
    1b9c:	mov	w2, #0xc                   	// #12
    1ba0:	mov	x0, x22
    1ba4:	stp	xzr, x8, [x22, #88]
    1ba8:	str	x8, [x22, #104]
    1bac:	str	d8, [x22, #112]
    1bb0:	str	wzr, [x22, #120]
    1bb4:	str	d10, [x22, #72]
    1bb8:	strb	wzr, [x22, #136]
    1bbc:	str	x27, [x22, #144]
    1bc0:	strb	w21, [x22, #153]
    1bc4:	strb	wzr, [x22, #152]
    1bc8:	str	x26, [x22]
    1bcc:	str	x24, [x22, #160]
    1bd0:	str	x9, [x22, #64]
    1bd4:	stp	x20, x25, [x22, #184]
    1bd8:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1bdc:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1be0:	add	x8, x8, #0x0
    1be4:	mov	w9, #0x2e                  	// #46
    1be8:	stp	x8, x9, [x22, #32]
    1bec:	mov	w8, #0x100                 	// #256
    1bf0:	mov	x0, x22
    1bf4:	strb	wzr, [x22, #136]
    1bf8:	strh	w8, [x22, #152]
    1bfc:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1c00:	mov	x0, x28
    1c04:	mov	x1, x22
    1c08:	mov	x2, x19
    1c0c:	mov	x21, x28
    1c10:	bl	0 <__cxa_atexit>
    1c14:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1c18:	add	x8, x8, #0x0
    1c1c:	adrp	x22, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1c20:	str	x8, [sp, #32]
    1c24:	add	x22, x22, #0x0
    1c28:	adrp	x8, 0 <_ZTVN4llvm2cl11OptionValueINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
    1c2c:	adrp	x9, 0 <_ZTVN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEE>
    1c30:	adrp	x10, 0 <_ZTVN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
    1c34:	ldr	x8, [x8]
    1c38:	ldr	x9, [x9]
    1c3c:	ldr	x10, [x10]
    1c40:	ldrh	w11, [x22, #10]
    1c44:	movi	v0.2d, #0x0
    1c48:	mov	x12, x22
    1c4c:	strh	wzr, [x22, #8]
    1c50:	and	w11, w11, #0x8000
    1c54:	strh	w11, [x22, #10]
    1c58:	add	x11, x22, #0x80
    1c5c:	stur	q0, [x22, #12]
    1c60:	stur	q0, [x22, #28]
    1c64:	stur	q0, [x22, #44]
    1c68:	str	wzr, [x22, #60]
    1c6c:	str	x23, [x12, #80]!
    1c70:	stp	xzr, x11, [x22, #88]
    1c74:	str	x11, [x22, #104]
    1c78:	mov	x11, x22
    1c7c:	add	x8, x8, #0x10
    1c80:	str	x12, [x22, #64]
    1c84:	mov	x12, x22
    1c88:	str	d8, [x22, #112]
    1c8c:	str	wzr, [x22, #120]
    1c90:	str	d10, [x22, #72]
    1c94:	strb	wzr, [x11, #152]!
    1c98:	stp	x11, xzr, [x22, #136]
    1c9c:	strb	wzr, [x12, #192]!
    1ca0:	str	x8, [x22, #168]
    1ca4:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1ca8:	add	x8, x8, #0x0
    1cac:	str	x8, [x22, #248]
    1cb0:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1cb4:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1cb8:	add	x9, x9, #0x10
    1cbc:	add	x10, x10, #0x10
    1cc0:	add	x8, x8, #0x0
    1cc4:	add	x1, x1, #0x0
    1cc8:	mov	w2, #0x9                   	// #9
    1ccc:	mov	x0, x22
    1cd0:	stp	x12, xzr, [x22, #176]
    1cd4:	strb	wzr, [x22, #208]
    1cd8:	str	x9, [x22]
    1cdc:	str	x10, [x22, #216]
    1ce0:	str	x8, [x22, #240]
    1ce4:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1ce8:	ldrh	w8, [x22, #10]
    1cec:	adrp	x9, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1cf0:	add	x9, x9, #0x0
    1cf4:	mov	w10, #0x3b                  	// #59
    1cf8:	and	w8, w8, #0xffffffbf
    1cfc:	orr	w8, w8, #0x20
    1d00:	add	x1, sp, #0x20
    1d04:	mov	x0, x22
    1d08:	strh	w8, [x22, #10]
    1d0c:	stp	x9, x10, [x22, #32]
    1d10:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1d14:	mov	x0, x22
    1d18:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1d1c:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1d20:	add	x0, x0, #0x0
    1d24:	mov	x1, x22
    1d28:	mov	x2, x19
    1d2c:	bl	0 <__cxa_atexit>
    1d30:	adrp	x22, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1d34:	add	x22, x22, #0x0
    1d38:	ldrh	w8, [x22, #10]
    1d3c:	movi	v0.2d, #0x0
    1d40:	mov	x9, x22
    1d44:	adrp	x25, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1d48:	and	w8, w8, #0x8000
    1d4c:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1d50:	strh	wzr, [x22, #8]
    1d54:	stur	q0, [x22, #12]
    1d58:	stur	q0, [x22, #28]
    1d5c:	stur	q0, [x22, #44]
    1d60:	str	wzr, [x22, #60]
    1d64:	strh	w8, [x22, #10]
    1d68:	add	x8, x22, #0x80
    1d6c:	str	x23, [x9, #80]!
    1d70:	mov	w28, #0x1                   	// #1
    1d74:	add	x25, x25, #0x0
    1d78:	add	x1, x1, #0x0
    1d7c:	mov	w2, #0x9                   	// #9
    1d80:	mov	x0, x22
    1d84:	stp	xzr, x8, [x22, #88]
    1d88:	str	x8, [x22, #104]
    1d8c:	str	d8, [x22, #112]
    1d90:	str	wzr, [x22, #120]
    1d94:	str	d10, [x22, #72]
    1d98:	strb	wzr, [x22, #136]
    1d9c:	str	x27, [x22, #144]
    1da0:	strb	w28, [x22, #153]
    1da4:	strb	wzr, [x22, #152]
    1da8:	str	x26, [x22]
    1dac:	str	x24, [x22, #160]
    1db0:	str	x9, [x22, #64]
    1db4:	stp	x20, x25, [x22, #184]
    1db8:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1dbc:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1dc0:	add	x8, x8, #0x0
    1dc4:	mov	w9, #0x22                  	// #34
    1dc8:	stp	x8, x9, [x22, #32]
    1dcc:	mov	w8, #0x100                 	// #256
    1dd0:	mov	x0, x22
    1dd4:	strb	wzr, [x22, #136]
    1dd8:	strh	w8, [x22, #152]
    1ddc:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1de0:	mov	x0, x21
    1de4:	mov	x1, x22
    1de8:	mov	x2, x19
    1dec:	bl	0 <__cxa_atexit>
    1df0:	adrp	x22, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1df4:	add	x22, x22, #0x0
    1df8:	ldrh	w8, [x22, #10]
    1dfc:	movi	v0.2d, #0x0
    1e00:	mov	x9, x22
    1e04:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1e08:	and	w8, w8, #0x8000
    1e0c:	strh	wzr, [x22, #8]
    1e10:	stur	q0, [x22, #12]
    1e14:	stur	q0, [x22, #28]
    1e18:	stur	q0, [x22, #44]
    1e1c:	str	wzr, [x22, #60]
    1e20:	strh	w8, [x22, #10]
    1e24:	add	x8, x22, #0x80
    1e28:	str	x23, [x9, #80]!
    1e2c:	add	x1, x1, #0x0
    1e30:	mov	w2, #0x15                  	// #21
    1e34:	mov	x0, x22
    1e38:	stp	xzr, x8, [x22, #88]
    1e3c:	str	x8, [x22, #104]
    1e40:	str	d8, [x22, #112]
    1e44:	str	wzr, [x22, #120]
    1e48:	str	d10, [x22, #72]
    1e4c:	strb	wzr, [x22, #136]
    1e50:	str	x27, [x22, #144]
    1e54:	strb	w28, [x22, #153]
    1e58:	mov	w28, #0x1                   	// #1
    1e5c:	strb	wzr, [x22, #152]
    1e60:	str	x26, [x22]
    1e64:	str	x24, [x22, #160]
    1e68:	str	x9, [x22, #64]
    1e6c:	stp	x20, x25, [x22, #184]
    1e70:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1e74:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1e78:	add	x8, x8, #0x0
    1e7c:	mov	w9, #0x3e                  	// #62
    1e80:	stp	x8, x9, [x22, #32]
    1e84:	mov	w8, #0x100                 	// #256
    1e88:	mov	x0, x22
    1e8c:	strb	wzr, [x22, #136]
    1e90:	strh	w8, [x22, #152]
    1e94:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1e98:	mov	x0, x21
    1e9c:	mov	x1, x22
    1ea0:	mov	x2, x19
    1ea4:	bl	0 <__cxa_atexit>
    1ea8:	adrp	x22, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1eac:	add	x22, x22, #0x0
    1eb0:	ldrh	w8, [x22, #10]
    1eb4:	movi	v0.2d, #0x0
    1eb8:	mov	x9, x22
    1ebc:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1ec0:	and	w8, w8, #0x8000
    1ec4:	strh	wzr, [x22, #8]
    1ec8:	stur	q0, [x22, #12]
    1ecc:	stur	q0, [x22, #28]
    1ed0:	stur	q0, [x22, #44]
    1ed4:	str	wzr, [x22, #60]
    1ed8:	strh	w8, [x22, #10]
    1edc:	add	x8, x22, #0x80
    1ee0:	str	x23, [x9, #80]!
    1ee4:	add	x1, x1, #0x0
    1ee8:	mov	w2, #0xd                   	// #13
    1eec:	mov	x0, x22
    1ef0:	stp	xzr, x8, [x22, #88]
    1ef4:	str	x8, [x22, #104]
    1ef8:	str	d8, [x22, #112]
    1efc:	str	wzr, [x22, #120]
    1f00:	str	d10, [x22, #72]
    1f04:	strb	wzr, [x22, #136]
    1f08:	str	x27, [x22, #144]
    1f0c:	strb	w28, [x22, #153]
    1f10:	mov	w28, #0x1                   	// #1
    1f14:	strb	wzr, [x22, #152]
    1f18:	str	x26, [x22]
    1f1c:	str	x24, [x22, #160]
    1f20:	str	x9, [x22, #64]
    1f24:	stp	x20, x25, [x22, #184]
    1f28:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1f2c:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1f30:	add	x8, x8, #0x0
    1f34:	str	x8, [x22, #32]
    1f38:	mov	w8, #0x20                  	// #32
    1f3c:	str	x8, [x22, #40]
    1f40:	mov	w8, #0x100                 	// #256
    1f44:	mov	x0, x22
    1f48:	strb	wzr, [x22, #136]
    1f4c:	strh	w8, [x22, #152]
    1f50:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1f54:	mov	x0, x21
    1f58:	mov	x1, x22
    1f5c:	mov	x2, x19
    1f60:	bl	0 <__cxa_atexit>
    1f64:	adrp	x22, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1f68:	add	x22, x22, #0x0
    1f6c:	ldrh	w8, [x22, #10]
    1f70:	movi	v0.2d, #0x0
    1f74:	mov	x9, x22
    1f78:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1f7c:	and	w8, w8, #0x8000
    1f80:	strh	wzr, [x22, #8]
    1f84:	stur	q0, [x22, #12]
    1f88:	stur	q0, [x22, #28]
    1f8c:	stur	q0, [x22, #44]
    1f90:	str	wzr, [x22, #60]
    1f94:	strh	w8, [x22, #10]
    1f98:	add	x8, x22, #0x80
    1f9c:	str	x23, [x9, #80]!
    1fa0:	add	x1, x1, #0x0
    1fa4:	mov	w2, #0x11                  	// #17
    1fa8:	mov	x0, x22
    1fac:	stp	xzr, x8, [x22, #88]
    1fb0:	str	x8, [x22, #104]
    1fb4:	str	d8, [x22, #112]
    1fb8:	str	wzr, [x22, #120]
    1fbc:	str	d10, [x22, #72]
    1fc0:	strb	wzr, [x22, #136]
    1fc4:	str	x27, [x22, #144]
    1fc8:	strb	w28, [x22, #153]
    1fcc:	strb	wzr, [x22, #152]
    1fd0:	str	x26, [x22]
    1fd4:	str	x24, [x22, #160]
    1fd8:	str	x9, [x22, #64]
    1fdc:	stp	x20, x25, [x22, #184]
    1fe0:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1fe4:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1fe8:	add	x8, x8, #0x0
    1fec:	mov	w9, #0x25                  	// #37
    1ff0:	stp	x8, x9, [x22, #32]
    1ff4:	mov	w8, #0x100                 	// #256
    1ff8:	mov	x0, x22
    1ffc:	strb	wzr, [x22, #136]
    2000:	strh	w8, [x22, #152]
    2004:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    2008:	mov	x0, x21
    200c:	mov	x1, x22
    2010:	mov	x2, x19
    2014:	bl	0 <__cxa_atexit>
    2018:	adrp	x22, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    201c:	add	x22, x22, #0x0
    2020:	ldrh	w8, [x22, #10]
    2024:	movi	v0.2d, #0x0
    2028:	mov	x9, x22
    202c:	strh	wzr, [x22, #8]
    2030:	and	w8, w8, #0x8000
    2034:	strh	w8, [x22, #10]
    2038:	add	x8, x22, #0x80
    203c:	stur	q0, [x22, #12]
    2040:	stur	q0, [x22, #28]
    2044:	stur	q0, [x22, #44]
    2048:	str	wzr, [x22, #60]
    204c:	str	x23, [x9, #80]!
    2050:	stp	xzr, x8, [x22, #88]
    2054:	str	x8, [x22, #104]
    2058:	ldr	x8, [sp, #8]
    205c:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    2060:	mov	w21, #0x1                   	// #1
    2064:	add	x1, x1, #0x0
    2068:	str	x8, [x22, #144]
    206c:	ldr	x8, [sp, #16]
    2070:	mov	w2, #0x8                   	// #8
    2074:	mov	x0, x22
    2078:	str	d8, [x22, #112]
    207c:	str	x8, [x22]
    2080:	ldr	x8, [sp, #24]
    2084:	str	wzr, [x22, #120]
    2088:	str	d10, [x22, #72]
    208c:	str	wzr, [x22, #136]
    2090:	str	x8, [x22, #160]
    2094:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    2098:	add	x8, x8, #0x0
    209c:	str	x8, [x22, #192]
    20a0:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    20a4:	add	x8, x8, #0x0
    20a8:	strb	w21, [x22, #156]
    20ac:	str	wzr, [x22, #152]
    20b0:	str	x9, [x22, #64]
    20b4:	str	x8, [x22, #184]
    20b8:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    20bc:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    20c0:	add	x8, x8, #0x0
    20c4:	mov	w9, #0x21                  	// #33
    20c8:	mov	x0, x22
    20cc:	str	wzr, [x22, #136]
    20d0:	strb	w21, [x22, #156]
    20d4:	mov	w28, #0x1                   	// #1
    20d8:	stp	x8, x9, [x22, #32]
    20dc:	str	wzr, [x22, #152]
    20e0:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    20e4:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    20e8:	add	x0, x0, #0x0
    20ec:	mov	x1, x22
    20f0:	mov	x2, x19
    20f4:	bl	0 <__cxa_atexit>
    20f8:	adrp	x21, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    20fc:	add	x21, x21, #0x0
    2100:	ldrh	w8, [x21, #10]
    2104:	movi	v0.2d, #0x0
    2108:	mov	x9, x21
    210c:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    2110:	and	w8, w8, #0x8000
    2114:	strh	wzr, [x21, #8]
    2118:	stur	q0, [x21, #12]
    211c:	stur	q0, [x21, #28]
    2120:	stur	q0, [x21, #44]
    2124:	str	wzr, [x21, #60]
    2128:	strh	w8, [x21, #10]
    212c:	add	x8, x21, #0x80
    2130:	str	x23, [x9, #80]!
    2134:	add	x1, x1, #0x0
    2138:	mov	w2, #0xc                   	// #12
    213c:	mov	x0, x21
    2140:	stp	xzr, x8, [x21, #88]
    2144:	str	x8, [x21, #104]
    2148:	str	d8, [x21, #112]
    214c:	str	wzr, [x21, #120]
    2150:	str	d10, [x21, #72]
    2154:	strb	wzr, [x21, #136]
    2158:	str	x27, [x21, #144]
    215c:	strb	w28, [x21, #153]
    2160:	strb	wzr, [x21, #152]
    2164:	str	x26, [x21]
    2168:	str	x24, [x21, #160]
    216c:	str	x9, [x21, #64]
    2170:	stp	x20, x25, [x21, #184]
    2174:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    2178:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    217c:	add	x8, x8, #0x0
    2180:	mov	w9, #0x16                  	// #22
    2184:	stp	x8, x9, [x21, #32]
    2188:	mov	w8, #0x100                 	// #256
    218c:	mov	x0, x21
    2190:	strb	wzr, [x21, #136]
    2194:	strh	w8, [x21, #152]
    2198:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    219c:	adrp	x22, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    21a0:	add	x22, x22, #0x0
    21a4:	mov	x0, x22
    21a8:	mov	x1, x21
    21ac:	mov	x2, x19
    21b0:	bl	0 <__cxa_atexit>
    21b4:	adrp	x21, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    21b8:	add	x21, x21, #0x0
    21bc:	ldrh	w8, [x21, #10]
    21c0:	movi	v0.2d, #0x0
    21c4:	mov	x9, x21
    21c8:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    21cc:	and	w8, w8, #0x8000
    21d0:	strh	wzr, [x21, #8]
    21d4:	stur	q0, [x21, #12]
    21d8:	stur	q0, [x21, #28]
    21dc:	stur	q0, [x21, #44]
    21e0:	str	wzr, [x21, #60]
    21e4:	strh	w8, [x21, #10]
    21e8:	add	x8, x21, #0x80
    21ec:	str	x23, [x9, #80]!
    21f0:	add	x1, x1, #0x0
    21f4:	mov	w2, #0x14                  	// #20
    21f8:	mov	x0, x21
    21fc:	stp	xzr, x8, [x21, #88]
    2200:	str	x8, [x21, #104]
    2204:	str	d8, [x21, #112]
    2208:	str	wzr, [x21, #120]
    220c:	str	d10, [x21, #72]
    2210:	strb	wzr, [x21, #136]
    2214:	str	x27, [x21, #144]
    2218:	strb	w28, [x21, #153]
    221c:	strb	wzr, [x21, #152]
    2220:	str	x26, [x21]
    2224:	str	x24, [x21, #160]
    2228:	str	x9, [x21, #64]
    222c:	stp	x20, x25, [x21, #184]
    2230:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    2234:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    2238:	add	x8, x8, #0x0
    223c:	str	x8, [x21, #32]
    2240:	mov	w8, #0x22                  	// #34
    2244:	str	x8, [x21, #40]
    2248:	mov	w8, #0x101                 	// #257
    224c:	mov	x0, x21
    2250:	strb	w28, [x21, #136]
    2254:	strh	w8, [x21, #152]
    2258:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    225c:	mov	x0, x22
    2260:	mov	x1, x21
    2264:	mov	x2, x19
    2268:	bl	0 <__cxa_atexit>
    226c:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    2270:	add	x8, x8, #0x0
    2274:	mov	w9, #0x2a                  	// #42
    2278:	sub	x10, x29, #0x1c
    227c:	str	x10, [x29, #8]
    2280:	add	x10, sp, #0x20
    2284:	stp	x8, x9, [x29, #-24]
    2288:	adrp	x9, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    228c:	mov	w11, #0x1                   	// #1
    2290:	add	x19, x10, #0x10
    2294:	mov	w10, #0x7                   	// #7
    2298:	mov	w14, #0x2                   	// #2
    229c:	mov	w16, #0x4                   	// #4
    22a0:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    22a4:	add	x9, x9, #0x0
    22a8:	stur	w11, [x29, #-28]
    22ac:	str	w11, [sp, #64]
    22b0:	adrp	x11, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    22b4:	adrp	x13, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    22b8:	str	w14, [sp, #104]
    22bc:	adrp	x14, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    22c0:	mov	w15, #0xe                   	// #14
    22c4:	str	w16, [sp, #184]
    22c8:	adrp	x16, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    22cc:	add	x8, x8, #0x0
    22d0:	stp	x9, x10, [sp, #48]
    22d4:	adrp	x9, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    22d8:	adrp	x10, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    22dc:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    22e0:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    22e4:	mov	w18, #0x1                   	// #1
    22e8:	add	x11, x11, #0x0
    22ec:	mov	w12, #0x1b                  	// #27
    22f0:	add	x13, x13, #0x0
    22f4:	add	x14, x14, #0x0
    22f8:	add	x16, x16, #0x0
    22fc:	mov	w17, #0x3                   	// #3
    2300:	add	x9, x9, #0x0
    2304:	add	x10, x10, #0x0
    2308:	movi	v0.2s, #0x4
    230c:	stp	x8, x15, [sp, #152]
    2310:	mov	w8, #0x8                   	// #8
    2314:	add	x0, x0, #0x0
    2318:	add	x1, x1, #0x0
    231c:	sub	x2, x29, #0x18
    2320:	add	x3, x29, #0x8
    2324:	add	x4, sp, #0x20
    2328:	str	w17, [sp, #144]
    232c:	stp	x11, x12, [sp, #72]
    2330:	str	x19, [sp, #32]
    2334:	stp	x13, x18, [sp, #88]
    2338:	stp	x14, x15, [sp, #112]
    233c:	stp	x16, x18, [sp, #128]
    2340:	stp	x9, x17, [sp, #168]
    2344:	stp	x10, x8, [sp, #192]
    2348:	str	d0, [sp, #40]
    234c:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    2350:	ldr	x0, [sp, #32]
    2354:	cmp	x0, x19
    2358:	b.eq	2360 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp+0x2360>  // b.none
    235c:	bl	0 <free>
    2360:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    2364:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    2368:	adrp	x2, 0 <__dso_handle>
    236c:	add	x0, x0, #0x0
    2370:	add	x1, x1, #0x0
    2374:	add	x2, x2, #0x0
    2378:	bl	0 <__cxa_atexit>
    237c:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    2380:	add	x8, x8, #0x0
    2384:	mov	w9, #0x29                  	// #41
    2388:	stp	x8, x9, [x29, #-24]
    238c:	mov	w8, #0x2                   	// #2
    2390:	sub	x10, x29, #0x1c
    2394:	adrp	x11, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    2398:	adrp	x13, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    239c:	adrp	x9, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    23a0:	str	w8, [sp, #104]
    23a4:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    23a8:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    23ac:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    23b0:	add	x11, x11, #0x0
    23b4:	mov	w12, #0x3                   	// #3
    23b8:	mov	w20, #0x1                   	// #1
    23bc:	add	x13, x13, #0x0
    23c0:	mov	w14, #0x4                   	// #4
    23c4:	str	x10, [x29, #8]
    23c8:	add	x9, x9, #0x0
    23cc:	add	x8, x8, #0x0
    23d0:	mov	w10, #0x16                  	// #22
    23d4:	add	x0, x0, #0x0
    23d8:	add	x1, x1, #0x0
    23dc:	sub	x2, x29, #0x18
    23e0:	add	x3, x29, #0x8
    23e4:	add	x4, sp, #0x20
    23e8:	stur	wzr, [x29, #-28]
    23ec:	str	x19, [sp, #32]
    23f0:	stp	x13, x14, [sp, #88]
    23f4:	stp	x13, x14, [sp, #112]
    23f8:	stp	x11, x12, [sp, #48]
    23fc:	str	w20, [sp, #64]
    2400:	stp	x11, x12, [sp, #72]
    2404:	stp	x9, x12, [sp, #128]
    2408:	str	w12, [sp, #144]
    240c:	stp	x8, x10, [sp, #152]
    2410:	str	d9, [sp, #40]
    2414:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    2418:	ldr	x0, [sp, #32]
    241c:	cmp	x0, x19
    2420:	b.eq	2428 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp+0x2428>  // b.none
    2424:	bl	0 <free>
    2428:	adrp	x19, 0 <__dso_handle>
    242c:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    2430:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    2434:	add	x19, x19, #0x0
    2438:	add	x0, x0, #0x0
    243c:	add	x1, x1, #0x0
    2440:	mov	x2, x19
    2444:	bl	0 <__cxa_atexit>
    2448:	adrp	x21, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    244c:	add	x21, x21, #0x0
    2450:	ldrh	w8, [x21, #10]
    2454:	movi	v0.2d, #0x0
    2458:	strh	wzr, [x21, #8]
    245c:	stur	q0, [x21, #12]
    2460:	and	w8, w8, #0x8000
    2464:	stur	q0, [x21, #28]
    2468:	stur	q0, [x21, #44]
    246c:	str	wzr, [x21, #60]
    2470:	strh	w8, [x21, #10]
    2474:	adrp	x26, 0 <_ZN4llvm2cl15GeneralCategoryE>
    2478:	ldr	x26, [x26]
    247c:	mov	x9, x21
    2480:	add	x8, x21, #0x80
    2484:	adrp	x22, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    2488:	str	x26, [x9, #80]!
    248c:	stp	xzr, x8, [x21, #88]
    2490:	str	x8, [x21, #104]
    2494:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    2498:	ldr	x8, [x8]
    249c:	adrp	x27, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    24a0:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    24a4:	movi	v9.2s, #0x1
    24a8:	add	x23, x8, #0x10
    24ac:	adrp	x8, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
    24b0:	ldr	x8, [x8]
    24b4:	add	x22, x22, #0x0
    24b8:	add	x27, x27, #0x0
    24bc:	add	x1, x1, #0x0
    24c0:	add	x24, x8, #0x10
    24c4:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIbEE>
    24c8:	ldr	x8, [x8]
    24cc:	mov	w2, #0x12                  	// #18
    24d0:	mov	x0, x21
    24d4:	str	d8, [x21, #112]
    24d8:	add	x25, x8, #0x10
    24dc:	str	wzr, [x21, #120]
    24e0:	str	d9, [x21, #72]
    24e4:	strb	wzr, [x21, #136]
    24e8:	str	x23, [x21, #144]
    24ec:	strb	w20, [x21, #153]
    24f0:	strb	wzr, [x21, #152]
    24f4:	str	x24, [x21]
    24f8:	str	x25, [x21, #160]
    24fc:	str	x9, [x21, #64]
    2500:	stp	x27, x22, [x21, #184]
    2504:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    2508:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    250c:	add	x8, x8, #0x0
    2510:	mov	w9, #0x2d                  	// #45
    2514:	mov	w10, #0x100                 	// #256
    2518:	mov	x0, x21
    251c:	strb	wzr, [x21, #136]
    2520:	stp	x8, x9, [x21, #32]
    2524:	strh	w10, [x21, #152]
    2528:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    252c:	adrp	x20, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    2530:	add	x20, x20, #0x0
    2534:	mov	x0, x20
    2538:	mov	x1, x21
    253c:	mov	x2, x19
    2540:	mov	w28, #0x1                   	// #1
    2544:	bl	0 <__cxa_atexit>
    2548:	adrp	x21, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    254c:	add	x21, x21, #0x0
    2550:	ldrh	w8, [x21, #10]
    2554:	movi	v0.2d, #0x0
    2558:	mov	x9, x21
    255c:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    2560:	and	w8, w8, #0x8000
    2564:	strh	wzr, [x21, #8]
    2568:	stur	q0, [x21, #12]
    256c:	stur	q0, [x21, #28]
    2570:	stur	q0, [x21, #44]
    2574:	str	wzr, [x21, #60]
    2578:	strh	w8, [x21, #10]
    257c:	add	x8, x21, #0x80
    2580:	str	x26, [x9, #80]!
    2584:	add	x1, x1, #0x0
    2588:	mov	w2, #0x7                   	// #7
    258c:	mov	x0, x21
    2590:	stp	xzr, x8, [x21, #88]
    2594:	str	x8, [x21, #104]
    2598:	str	d8, [x21, #112]
    259c:	str	wzr, [x21, #120]
    25a0:	str	d9, [x21, #72]
    25a4:	strb	wzr, [x21, #136]
    25a8:	str	x23, [x21, #144]
    25ac:	strb	w28, [x21, #153]
    25b0:	mov	w28, #0x1                   	// #1
    25b4:	strb	wzr, [x21, #152]
    25b8:	str	x24, [x21]
    25bc:	str	x25, [x21, #160]
    25c0:	str	x9, [x21, #64]
    25c4:	stp	x27, x22, [x21, #184]
    25c8:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    25cc:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    25d0:	add	x8, x8, #0x0
    25d4:	mov	w9, #0x22                  	// #34
    25d8:	stp	x8, x9, [x21, #32]
    25dc:	mov	w8, #0x100                 	// #256
    25e0:	mov	x0, x21
    25e4:	strb	wzr, [x21, #136]
    25e8:	strh	w8, [x21, #152]
    25ec:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    25f0:	mov	x0, x20
    25f4:	mov	x1, x21
    25f8:	mov	x2, x19
    25fc:	bl	0 <__cxa_atexit>
    2600:	adrp	x21, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    2604:	add	x21, x21, #0x0
    2608:	ldrh	w8, [x21, #10]
    260c:	movi	v0.2d, #0x0
    2610:	mov	x9, x21
    2614:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    2618:	and	w8, w8, #0x8000
    261c:	strh	wzr, [x21, #8]
    2620:	stur	q0, [x21, #12]
    2624:	stur	q0, [x21, #28]
    2628:	stur	q0, [x21, #44]
    262c:	str	wzr, [x21, #60]
    2630:	strh	w8, [x21, #10]
    2634:	add	x8, x21, #0x80
    2638:	str	x26, [x9, #80]!
    263c:	add	x1, x1, #0x0
    2640:	mov	w2, #0x12                  	// #18
    2644:	mov	x0, x21
    2648:	stp	xzr, x8, [x21, #88]
    264c:	str	x8, [x21, #104]
    2650:	str	d8, [x21, #112]
    2654:	str	wzr, [x21, #120]
    2658:	str	d9, [x21, #72]
    265c:	strb	wzr, [x21, #136]
    2660:	str	x23, [x21, #144]
    2664:	strb	w28, [x21, #153]
    2668:	mov	w28, #0x1                   	// #1
    266c:	strb	wzr, [x21, #152]
    2670:	str	x24, [x21]
    2674:	str	x25, [x21, #160]
    2678:	str	x9, [x21, #64]
    267c:	stp	x27, x22, [x21, #184]
    2680:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    2684:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    2688:	add	x8, x8, #0x0
    268c:	mov	w9, #0x2e                  	// #46
    2690:	stp	x8, x9, [x21, #32]
    2694:	mov	w8, #0x100                 	// #256
    2698:	mov	x0, x21
    269c:	strb	wzr, [x21, #136]
    26a0:	strh	w8, [x21, #152]
    26a4:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    26a8:	mov	x0, x20
    26ac:	mov	x1, x21
    26b0:	mov	x2, x19
    26b4:	bl	0 <__cxa_atexit>
    26b8:	adrp	x21, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    26bc:	add	x21, x21, #0x0
    26c0:	ldrh	w8, [x21, #10]
    26c4:	movi	v0.2d, #0x0
    26c8:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    26cc:	strh	wzr, [x21, #8]
    26d0:	and	w8, w8, #0x8000
    26d4:	strh	w8, [x21, #10]
    26d8:	mov	x8, x21
    26dc:	stur	q0, [x21, #12]
    26e0:	stur	q0, [x21, #28]
    26e4:	stur	q0, [x21, #44]
    26e8:	str	wzr, [x21, #60]
    26ec:	str	x26, [x8, #80]!
    26f0:	add	x9, x21, #0x80
    26f4:	add	x1, x1, #0x0
    26f8:	mov	w2, #0x19                  	// #25
    26fc:	mov	x0, x21
    2700:	stp	xzr, x9, [x21, #88]
    2704:	str	x9, [x21, #104]
    2708:	str	d8, [x21, #112]
    270c:	str	wzr, [x21, #120]
    2710:	str	d9, [x21, #72]
    2714:	strb	wzr, [x21, #136]
    2718:	str	x23, [x21, #144]
    271c:	strb	w28, [x21, #153]
    2720:	strb	wzr, [x21, #152]
    2724:	str	x24, [x21]
    2728:	str	x25, [x21, #160]
    272c:	str	x8, [x21, #64]
    2730:	stp	x27, x22, [x21, #184]
    2734:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    2738:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    273c:	add	x8, x8, #0x0
    2740:	str	x8, [x21, #32]
    2744:	mov	w8, #0x22                  	// #34
    2748:	str	x8, [x21, #40]
    274c:	mov	w8, #0x100                 	// #256
    2750:	mov	x0, x21
    2754:	strb	wzr, [x21, #136]
    2758:	strh	w8, [x21, #152]
    275c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    2760:	mov	x0, x20
    2764:	mov	x1, x21
    2768:	mov	x2, x19
    276c:	bl	0 <__cxa_atexit>
    2770:	ldp	x20, x19, [sp, #352]
    2774:	ldp	x22, x21, [sp, #336]
    2778:	ldp	x24, x23, [sp, #320]
    277c:	ldp	x26, x25, [sp, #304]
    2780:	ldp	x28, x27, [sp, #288]
    2784:	ldp	x29, x30, [sp, #272]
    2788:	ldp	d9, d8, [sp, #256]
    278c:	ldr	d10, [sp, #240]
    2790:	add	sp, sp, #0x170
    2794:	ret
    2798:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    279c:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    27a0:	adrp	x3, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    27a4:	add	x0, x0, #0x0
    27a8:	add	x1, x1, #0x0
    27ac:	add	x3, x3, #0x0
    27b0:	mov	w2, #0x43                  	// #67
    27b4:	bl	0 <__assert_fail>

Threads.cpp.o:     file format elf64-littleaarch64


Timer.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>:
   0:	str	x1, [x0]
   4:	mov	x0, x1
   8:	b	c <_ZN3lld5Timer5startEv>

000000000000000c <_ZN3lld5Timer5startEv>:
   c:	stp	x29, x30, [sp, #-80]!
  10:	str	x25, [sp, #16]
  14:	stp	x24, x23, [sp, #32]
  18:	stp	x22, x21, [sp, #48]
  1c:	stp	x20, x19, [sp, #64]
  20:	mov	x29, sp
  24:	ldr	x23, [x0, #72]
  28:	mov	x19, x0
  2c:	cbz	x23, f0 <_ZN3lld5Timer5startEv+0xe4>
  30:	ldr	x8, [x19, #8]
  34:	cbnz	x8, f0 <_ZN3lld5Timer5startEv+0xe4>
  38:	ldp	x8, x9, [x23, #24]
  3c:	cmp	x8, x9
  40:	b.eq	58 <_ZN3lld5Timer5startEv+0x4c>  // b.none
  44:	str	x19, [x8]
  48:	ldr	x8, [x23, #24]
  4c:	add	x8, x8, #0x8
  50:	str	x8, [x23, #24]
  54:	b	f0 <_ZN3lld5Timer5startEv+0xe4>
  58:	ldr	x20, [x23, #16]
  5c:	sub	x21, x8, x20
  60:	mov	x8, #0x7ffffffffffffff8    	// #9223372036854775800
  64:	cmp	x21, x8
  68:	b.eq	110 <_ZN3lld5Timer5startEv+0x104>  // b.none
  6c:	asr	x25, x21, #3
  70:	cmp	x21, #0x0
  74:	csinc	x8, x25, xzr, ne  // ne = any
  78:	adds	x8, x8, x25
  7c:	lsr	x10, x8, #60
  80:	cset	w9, cs  // cs = hs, nlast
  84:	cmp	x10, #0x0
  88:	cset	w10, ne  // ne = any
  8c:	orr	w9, w9, w10
  90:	cmp	w9, #0x0
  94:	mov	x9, #0xfffffffffffffff     	// #1152921504606846975
  98:	csel	x24, x9, x8, ne  // ne = any
  9c:	cbz	x24, b0 <_ZN3lld5Timer5startEv+0xa4>
  a0:	lsl	x0, x24, #3
  a4:	bl	0 <_Znwm>
  a8:	mov	x22, x0
  ac:	b	b4 <_ZN3lld5Timer5startEv+0xa8>
  b0:	mov	x22, xzr
  b4:	add	x25, x22, x25, lsl #3
  b8:	cmp	x21, #0x1
  bc:	str	x19, [x25]
  c0:	b.lt	d4 <_ZN3lld5Timer5startEv+0xc8>  // b.tstop
  c4:	mov	x0, x22
  c8:	mov	x1, x20
  cc:	mov	x2, x21
  d0:	bl	0 <memmove>
  d4:	add	x21, x25, #0x8
  d8:	cbz	x20, e4 <_ZN3lld5Timer5startEv+0xd8>
  dc:	mov	x0, x20
  e0:	bl	0 <_ZdlPv>
  e4:	add	x8, x22, x24, lsl #3
  e8:	stp	x22, x21, [x23, #16]
  ec:	str	x8, [x23, #32]
  f0:	bl	0 <_ZNSt6chrono3_V212system_clock3nowEv>
  f4:	str	x0, [x19]
  f8:	ldp	x20, x19, [sp, #64]
  fc:	ldp	x22, x21, [sp, #48]
 100:	ldp	x24, x23, [sp, #32]
 104:	ldr	x25, [sp, #16]
 108:	ldp	x29, x30, [sp], #80
 10c:	ret
 110:	adrp	x0, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 114:	add	x0, x0, #0x0
 118:	bl	0 <_ZSt20__throw_length_errorPKc>

000000000000011c <_ZN3lld11ScopedTimer4stopEv>:
 11c:	stp	x29, x30, [sp, #-32]!
 120:	stp	x20, x19, [sp, #16]
 124:	mov	x29, sp
 128:	ldr	x20, [x0]
 12c:	cbz	x20, 14c <_ZN3lld11ScopedTimer4stopEv+0x30>
 130:	mov	x19, x0
 134:	bl	0 <_ZNSt6chrono3_V212system_clock3nowEv>
 138:	ldp	x8, x9, [x20]
 13c:	sub	x8, x0, x8
 140:	add	x8, x8, x9
 144:	str	x8, [x20, #8]
 148:	str	xzr, [x19]
 14c:	ldp	x20, x19, [sp, #16]
 150:	ldp	x29, x30, [sp], #32
 154:	ret

0000000000000158 <_ZN3lld5Timer4stopEv>:
 158:	stp	x29, x30, [sp, #-32]!
 15c:	str	x19, [sp, #16]
 160:	mov	x29, sp
 164:	mov	x19, x0
 168:	bl	0 <_ZNSt6chrono3_V212system_clock3nowEv>
 16c:	ldp	x8, x9, [x19]
 170:	sub	x8, x0, x8
 174:	add	x8, x8, x9
 178:	str	x8, [x19, #8]
 17c:	ldr	x19, [sp, #16]
 180:	ldp	x29, x30, [sp], #32
 184:	ret

0000000000000188 <_ZN3lld11ScopedTimerD1Ev>:
 188:	stp	x29, x30, [sp, #-32]!
 18c:	stp	x20, x19, [sp, #16]
 190:	mov	x29, sp
 194:	ldr	x20, [x0]
 198:	cbz	x20, 1b8 <_ZN3lld11ScopedTimerD1Ev+0x30>
 19c:	mov	x19, x0
 1a0:	bl	0 <_ZNSt6chrono3_V212system_clock3nowEv>
 1a4:	ldp	x8, x9, [x20]
 1a8:	sub	x8, x0, x8
 1ac:	add	x8, x8, x9
 1b0:	str	x8, [x20, #8]
 1b4:	str	xzr, [x19]
 1b8:	ldp	x20, x19, [sp, #16]
 1bc:	ldp	x29, x30, [sp], #32
 1c0:	ret

00000000000001c4 <_ZN3lld5TimerC1EN4llvm9StringRefE>:
 1c4:	stp	x29, x30, [sp, #-48]!
 1c8:	str	x21, [sp, #16]
 1cc:	stp	x20, x19, [sp, #32]
 1d0:	mov	x29, sp
 1d4:	mov	x19, x0
 1d8:	str	xzr, [x0]
 1dc:	stp	xzr, xzr, [x0, #24]
 1e0:	str	xzr, [x0, #16]
 1e4:	add	x0, x0, #0x38
 1e8:	mov	x8, x19
 1ec:	str	x0, [x8, #40]!
 1f0:	cbz	x1, 23c <_ZN3lld5TimerC1EN4llvm9StringRefE+0x78>
 1f4:	mov	x20, x2
 1f8:	mov	x21, x1
 1fc:	cmp	x2, #0x10
 200:	str	x2, [x29, #24]
 204:	b.cc	224 <_ZN3lld5TimerC1EN4llvm9StringRefE+0x60>  // b.lo, b.ul, b.last
 208:	add	x1, x29, #0x18
 20c:	mov	x0, x8
 210:	mov	x2, xzr
 214:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 218:	str	x0, [x19, #40]
 21c:	ldr	x8, [x29, #24]
 220:	str	x8, [x19, #56]
 224:	cbz	x20, 254 <_ZN3lld5TimerC1EN4llvm9StringRefE+0x90>
 228:	cmp	x20, #0x1
 22c:	b.ne	248 <_ZN3lld5TimerC1EN4llvm9StringRefE+0x84>  // b.any
 230:	ldrb	w8, [x21]
 234:	strb	w8, [x0]
 238:	b	254 <_ZN3lld5TimerC1EN4llvm9StringRefE+0x90>
 23c:	str	xzr, [x19, #48]
 240:	strb	wzr, [x19, #56]
 244:	b	264 <_ZN3lld5TimerC1EN4llvm9StringRefE+0xa0>
 248:	mov	x1, x21
 24c:	mov	x2, x20
 250:	bl	0 <memcpy>
 254:	ldr	x8, [x29, #24]
 258:	ldr	x9, [x19, #40]
 25c:	str	x8, [x19, #48]
 260:	strb	wzr, [x9, x8]
 264:	str	xzr, [x19, #72]
 268:	ldp	x20, x19, [sp, #32]
 26c:	ldr	x21, [sp, #16]
 270:	ldp	x29, x30, [sp], #48
 274:	ret

0000000000000278 <_ZN3lld5TimerC1EN4llvm9StringRefERS0_>:
 278:	sub	sp, sp, #0x40
 27c:	stp	x29, x30, [sp, #16]
 280:	stp	x22, x21, [sp, #32]
 284:	stp	x20, x19, [sp, #48]
 288:	add	x29, sp, #0x10
 28c:	mov	x20, x0
 290:	str	xzr, [x0]
 294:	stp	xzr, xzr, [x0, #24]
 298:	str	xzr, [x0, #16]
 29c:	add	x0, x0, #0x38
 2a0:	mov	x8, x20
 2a4:	mov	x19, x3
 2a8:	str	x0, [x8, #40]!
 2ac:	cbz	x1, 2f8 <_ZN3lld5TimerC1EN4llvm9StringRefERS0_+0x80>
 2b0:	mov	x21, x2
 2b4:	mov	x22, x1
 2b8:	cmp	x2, #0x10
 2bc:	str	x2, [sp, #8]
 2c0:	b.cc	2e0 <_ZN3lld5TimerC1EN4llvm9StringRefERS0_+0x68>  // b.lo, b.ul, b.last
 2c4:	add	x1, sp, #0x8
 2c8:	mov	x0, x8
 2cc:	mov	x2, xzr
 2d0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 2d4:	str	x0, [x20, #40]
 2d8:	ldr	x8, [sp, #8]
 2dc:	str	x8, [x20, #56]
 2e0:	cbz	x21, 310 <_ZN3lld5TimerC1EN4llvm9StringRefERS0_+0x98>
 2e4:	cmp	x21, #0x1
 2e8:	b.ne	304 <_ZN3lld5TimerC1EN4llvm9StringRefERS0_+0x8c>  // b.any
 2ec:	ldrb	w8, [x22]
 2f0:	strb	w8, [x0]
 2f4:	b	310 <_ZN3lld5TimerC1EN4llvm9StringRefERS0_+0x98>
 2f8:	str	xzr, [x20, #48]
 2fc:	strb	wzr, [x20, #56]
 300:	b	320 <_ZN3lld5TimerC1EN4llvm9StringRefERS0_+0xa8>
 304:	mov	x1, x22
 308:	mov	x2, x21
 30c:	bl	0 <memcpy>
 310:	ldr	x8, [sp, #8]
 314:	ldr	x9, [x20, #40]
 318:	str	x8, [x20, #48]
 31c:	strb	wzr, [x9, x8]
 320:	str	x19, [x20, #72]
 324:	ldp	x20, x19, [sp, #48]
 328:	ldp	x22, x21, [sp, #32]
 32c:	ldp	x29, x30, [sp, #16]
 330:	add	sp, sp, #0x40
 334:	ret

0000000000000338 <_ZN3lld5Timer4rootEv>:
 338:	stp	x29, x30, [sp, #-16]!
 33c:	mov	x29, sp
 340:	adrp	x8, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 344:	add	x8, x8, #0x0
 348:	ldarb	w8, [x8]
 34c:	tbz	w8, #0, 360 <_ZN3lld5Timer4rootEv+0x28>
 350:	adrp	x0, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 354:	add	x0, x0, #0x0
 358:	ldp	x29, x30, [sp], #16
 35c:	ret
 360:	adrp	x0, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 364:	add	x0, x0, #0x0
 368:	bl	0 <__cxa_guard_acquire>
 36c:	cbz	w0, 350 <_ZN3lld5Timer4rootEv+0x18>
 370:	adrp	x8, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 374:	add	x8, x8, #0x0
 378:	ldr	x9, [x8]
 37c:	adrp	x1, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 380:	ldur	x8, [x8, #7]
 384:	add	x1, x1, #0x0
 388:	mov	x10, x1
 38c:	adrp	x0, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 390:	adrp	x2, 0 <__dso_handle>
 394:	str	xzr, [x1]
 398:	stp	xzr, xzr, [x1, #24]
 39c:	str	xzr, [x1, #16]
 3a0:	str	x9, [x10, #56]!
 3a4:	mov	w9, #0xf                   	// #15
 3a8:	add	x0, x0, #0x0
 3ac:	add	x2, x2, #0x0
 3b0:	stur	x8, [x1, #63]
 3b4:	strb	wzr, [x1, #71]
 3b8:	stp	x10, x9, [x1, #40]
 3bc:	str	xzr, [x1, #72]
 3c0:	bl	0 <__cxa_atexit>
 3c4:	adrp	x0, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 3c8:	add	x0, x0, #0x0
 3cc:	bl	0 <__cxa_guard_release>
 3d0:	b	350 <_ZN3lld5Timer4rootEv+0x18>

00000000000003d4 <_ZN3lld5Timer5printEv>:
 3d4:	sub	sp, sp, #0x80
 3d8:	str	d8, [sp, #64]
 3dc:	stp	x29, x30, [sp, #80]
 3e0:	stp	x22, x21, [sp, #96]
 3e4:	stp	x20, x19, [sp, #112]
 3e8:	add	x29, sp, #0x40
 3ec:	adrp	x20, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 3f0:	add	x20, x20, #0x0
 3f4:	ldarb	w8, [x20]
 3f8:	adrp	x19, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 3fc:	add	x19, x19, #0x0
 400:	tbz	w8, #0, 4dc <_ZN3lld5Timer5printEv+0x108>
 404:	ldp	x21, x22, [x0, #16]
 408:	cmp	x21, x22
 40c:	b.eq	448 <_ZN3lld5Timer5printEv+0x74>  // b.none
 410:	adrp	x8, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 414:	ldr	d0, [x8]
 418:	mov	x8, #0x848000000000        	// #145685290680320
 41c:	movk	x8, #0x412e, lsl #48
 420:	fmov	d1, x8
 424:	scvtf	d0, d0
 428:	fdiv	d8, d0, d1
 42c:	ldr	x0, [x21], #8
 430:	mov	w1, #0x1                   	// #1
 434:	mov	w2, #0x1                   	// #1
 438:	mov	v0.16b, v8.16b
 43c:	bl	65c <_ZNK3lld5Timer5printEidb>
 440:	cmp	x22, x21
 444:	b.ne	42c <_ZN3lld5Timer5printEv+0x58>  // b.any
 448:	add	x21, sp, #0x8
 44c:	add	x22, x21, #0x10
 450:	add	x0, sp, #0x8
 454:	mov	w1, #0x31                  	// #49
 458:	mov	w2, #0x2d                  	// #45
 45c:	str	x22, [sp, #8]
 460:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEmc>
 464:	mov	w8, #0x104                 	// #260
 468:	sturh	w8, [x29, #-8]
 46c:	stp	x21, xzr, [x29, #-24]
 470:	bl	0 <_ZN3lld12errorHandlerEv>
 474:	sub	x1, x29, #0x18
 478:	bl	0 <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE>
 47c:	ldr	x0, [sp, #8]
 480:	cmp	x0, x22
 484:	b.eq	48c <_ZN3lld5Timer5printEv+0xb8>  // b.none
 488:	bl	0 <_ZdlPv>
 48c:	ldarb	w8, [x20]
 490:	tbz	w8, #0, 560 <_ZN3lld5Timer5printEv+0x18c>
 494:	ldarb	w8, [x20]
 498:	tbz	w8, #0, 5d0 <_ZN3lld5Timer5printEv+0x1fc>
 49c:	ldr	d0, [x19, #8]
 4a0:	mov	x8, #0x848000000000        	// #145685290680320
 4a4:	movk	x8, #0x412e, lsl #48
 4a8:	fmov	d1, x8
 4ac:	scvtf	d0, d0
 4b0:	fdiv	d0, d0, d1
 4b4:	mov	x0, x19
 4b8:	mov	w1, wzr
 4bc:	mov	w2, wzr
 4c0:	bl	65c <_ZNK3lld5Timer5printEidb>
 4c4:	ldp	x20, x19, [sp, #112]
 4c8:	ldp	x22, x21, [sp, #96]
 4cc:	ldp	x29, x30, [sp, #80]
 4d0:	ldr	d8, [sp, #64]
 4d4:	add	sp, sp, #0x80
 4d8:	ret
 4dc:	adrp	x8, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 4e0:	add	x8, x8, #0x0
 4e4:	str	x0, [x29, #8]
 4e8:	mov	x0, x8
 4ec:	bl	0 <__cxa_guard_acquire>
 4f0:	mov	w8, w0
 4f4:	ldr	x0, [x29, #8]
 4f8:	cbz	w8, 404 <_ZN3lld5Timer5printEv+0x30>
 4fc:	adrp	x8, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 500:	add	x8, x8, #0x0
 504:	ldr	x9, [x8]
 508:	ldur	x8, [x8, #7]
 50c:	mov	x10, x19
 510:	adrp	x0, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 514:	adrp	x2, 0 <__dso_handle>
 518:	str	xzr, [x19]
 51c:	stp	xzr, xzr, [x19, #24]
 520:	str	xzr, [x19, #16]
 524:	mov	w11, #0xf                   	// #15
 528:	str	x9, [x10, #56]!
 52c:	add	x0, x0, #0x0
 530:	add	x2, x2, #0x0
 534:	mov	x1, x19
 538:	stur	x8, [x19, #63]
 53c:	strb	wzr, [x19, #71]
 540:	stp	x10, x11, [x19, #40]
 544:	str	xzr, [x19, #72]
 548:	bl	0 <__cxa_atexit>
 54c:	adrp	x0, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 550:	add	x0, x0, #0x0
 554:	bl	0 <__cxa_guard_release>
 558:	ldr	x0, [x29, #8]
 55c:	b	404 <_ZN3lld5Timer5printEv+0x30>
 560:	adrp	x0, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 564:	add	x0, x0, #0x0
 568:	bl	0 <__cxa_guard_acquire>
 56c:	cbz	w0, 494 <_ZN3lld5Timer5printEv+0xc0>
 570:	adrp	x8, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 574:	add	x8, x8, #0x0
 578:	ldr	x9, [x8]
 57c:	ldur	x8, [x8, #7]
 580:	mov	x10, x19
 584:	adrp	x0, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 588:	adrp	x2, 0 <__dso_handle>
 58c:	str	xzr, [x19]
 590:	stp	xzr, xzr, [x19, #24]
 594:	str	xzr, [x19, #16]
 598:	mov	w11, #0xf                   	// #15
 59c:	str	x9, [x10, #56]!
 5a0:	add	x0, x0, #0x0
 5a4:	add	x2, x2, #0x0
 5a8:	mov	x1, x19
 5ac:	stur	x8, [x19, #63]
 5b0:	strb	wzr, [x19, #71]
 5b4:	stp	x10, x11, [x19, #40]
 5b8:	str	xzr, [x19, #72]
 5bc:	bl	0 <__cxa_atexit>
 5c0:	adrp	x0, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 5c4:	add	x0, x0, #0x0
 5c8:	bl	0 <__cxa_guard_release>
 5cc:	b	494 <_ZN3lld5Timer5printEv+0xc0>
 5d0:	adrp	x0, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 5d4:	add	x0, x0, #0x0
 5d8:	bl	0 <__cxa_guard_acquire>
 5dc:	cbz	w0, 49c <_ZN3lld5Timer5printEv+0xc8>
 5e0:	adrp	x8, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 5e4:	add	x8, x8, #0x0
 5e8:	ldr	x9, [x8]
 5ec:	ldur	x8, [x8, #7]
 5f0:	mov	x10, x19
 5f4:	adrp	x0, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 5f8:	adrp	x2, 0 <__dso_handle>
 5fc:	str	xzr, [x19]
 600:	stp	xzr, xzr, [x19, #24]
 604:	str	xzr, [x19, #16]
 608:	mov	w11, #0xf                   	// #15
 60c:	str	x9, [x10, #56]!
 610:	add	x0, x0, #0x0
 614:	add	x2, x2, #0x0
 618:	mov	x1, x19
 61c:	stur	x8, [x19, #63]
 620:	strb	wzr, [x19, #71]
 624:	stp	x10, x11, [x19, #40]
 628:	str	xzr, [x19, #72]
 62c:	bl	0 <__cxa_atexit>
 630:	adrp	x0, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 634:	add	x0, x0, #0x0
 638:	bl	0 <__cxa_guard_release>
 63c:	b	49c <_ZN3lld5Timer5printEv+0xc8>

0000000000000640 <_ZNK3lld5Timer6millisEv>:
 640:	ldr	d0, [x0, #8]
 644:	mov	x8, #0x848000000000        	// #145685290680320
 648:	movk	x8, #0x412e, lsl #48
 64c:	fmov	d1, x8
 650:	scvtf	d0, d0
 654:	fdiv	d0, d0, d1
 658:	ret

000000000000065c <_ZNK3lld5Timer5printEidb>:
 65c:	sub	sp, sp, #0x160
 660:	str	d10, [sp, #240]
 664:	stp	d9, d8, [sp, #248]
 668:	stp	x29, x30, [sp, #264]
 66c:	str	x28, [sp, #280]
 670:	stp	x26, x25, [sp, #288]
 674:	stp	x24, x23, [sp, #304]
 678:	stp	x22, x21, [sp, #320]
 67c:	stp	x20, x19, [sp, #336]
 680:	add	x29, sp, #0xf0
 684:	adrp	x9, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 688:	mov	v8.16b, v0.16b
 68c:	sub	x8, x29, #0x30
 690:	ldr	d0, [x9]
 694:	mov	w9, #0x1                   	// #1
 698:	ldr	d9, [x0, #8]
 69c:	stur	w9, [x29, #-64]
 6a0:	add	x9, x8, #0x10
 6a4:	stp	xzr, xzr, [x29, #-80]
 6a8:	stur	x9, [x29, #-48]
 6ac:	adrp	x9, 0 <_ZTVN4llvm19raw_svector_ostreamE>
 6b0:	ldr	x9, [x9]
 6b4:	mov	w21, w2
 6b8:	mov	w19, w1
 6bc:	mov	x20, x0
 6c0:	add	x9, x9, #0x10
 6c4:	sub	x0, x29, #0x60
 6c8:	mov	x1, xzr
 6cc:	mov	x2, xzr
 6d0:	mov	w3, wzr
 6d4:	stp	x9, xzr, [x29, #-96]
 6d8:	stur	d0, [x29, #-40]
 6dc:	stur	x8, [x29, #-56]
 6e0:	bl	0 <_ZN4llvm11raw_ostream16SetBufferAndModeEPcmNS0_10BufferKindE>
 6e4:	lsl	w8, w19, #1
 6e8:	add	x9, sp, #0x50
 6ec:	sxtw	x1, w8
 6f0:	add	x23, x9, #0x10
 6f4:	add	x0, sp, #0x50
 6f8:	mov	w2, #0x20                  	// #32
 6fc:	str	x23, [sp, #80]
 700:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEmc>
 704:	ldp	x1, x2, [x20, #40]
 708:	add	x0, sp, #0x50
 70c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
 710:	add	x8, sp, #0x8
 714:	add	x25, x8, #0x10
 718:	str	x25, [sp, #8]
 71c:	mov	x8, x0
 720:	ldr	x9, [x8], #16
 724:	cmp	x9, x8
 728:	b.eq	73c <_ZNK3lld5Timer5printEidb+0xe0>  // b.none
 72c:	str	x9, [sp, #8]
 730:	ldr	x9, [x0, #16]
 734:	str	x9, [sp, #24]
 738:	b	744 <_ZNK3lld5Timer5printEidb+0xe8>
 73c:	ldr	q0, [x9]
 740:	str	q0, [x25]
 744:	ldr	x9, [x0, #8]
 748:	mov	x26, #0x848000000000        	// #145685290680320
 74c:	add	x10, sp, #0x30
 750:	movk	x26, #0x412e, lsl #48
 754:	str	x9, [sp, #16]
 758:	stp	x8, xzr, [x0]
 75c:	strb	wzr, [x0, #16]
 760:	ldp	x3, x4, [sp, #8]
 764:	ldr	x8, [sp, #24]
 768:	mov	w9, #0xf                   	// #15
 76c:	mov	w11, #0x3a                  	// #58
 770:	cmp	x3, x25
 774:	csel	x9, x9, x8, eq  // eq = none
 778:	add	x8, x4, #0x1
 77c:	mov	w12, #0x1                   	// #1
 780:	add	x22, x10, #0x10
 784:	cmp	x8, x9
 788:	strh	w11, [sp, #64]
 78c:	stp	x22, x12, [sp, #48]
 790:	b.ls	7b0 <_ZNK3lld5Timer5printEidb+0x154>  // b.plast
 794:	cmp	x8, #0xf
 798:	b.hi	7b0 <_ZNK3lld5Timer5printEidb+0x154>  // b.pmore
 79c:	add	x0, sp, #0x30
 7a0:	mov	x1, xzr
 7a4:	mov	x2, xzr
 7a8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEmmPKcm>
 7ac:	b	7c0 <_ZNK3lld5Timer5printEidb+0x164>
 7b0:	add	x0, sp, #0x8
 7b4:	mov	w2, #0x1                   	// #1
 7b8:	mov	x1, x22
 7bc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
 7c0:	add	x8, sp, #0x70
 7c4:	add	x24, x8, #0x10
 7c8:	str	x24, [sp, #112]
 7cc:	mov	x9, x0
 7d0:	ldr	x10, [x9], #16
 7d4:	scvtf	d0, d9
 7d8:	fmov	d1, x26
 7dc:	mov	x8, #0x4059000000000000    	// #4636737291354636288
 7e0:	cmp	x10, x9
 7e4:	b.eq	7f8 <_ZNK3lld5Timer5printEidb+0x19c>  // b.none
 7e8:	str	x10, [sp, #112]
 7ec:	ldr	x10, [x0, #16]
 7f0:	str	x10, [sp, #128]
 7f4:	b	800 <_ZNK3lld5Timer5printEidb+0x1a4>
 7f8:	ldr	q2, [x10]
 7fc:	str	q2, [x24]
 800:	ldr	x10, [x0, #8]
 804:	fdiv	d9, d0, d1
 808:	fmov	d10, x8
 80c:	str	x10, [sp, #120]
 810:	stp	x9, xzr, [x0]
 814:	strb	wzr, [x0, #16]
 818:	ldr	x0, [sp, #48]
 81c:	cmp	x0, x22
 820:	b.eq	828 <_ZNK3lld5Timer5printEidb+0x1cc>  // b.none
 824:	bl	0 <_ZdlPv>
 828:	ldr	x0, [sp, #8]
 82c:	fmul	d9, d9, d10
 830:	cmp	x0, x25
 834:	b.eq	83c <_ZNK3lld5Timer5printEidb+0x1e0>  // b.none
 838:	bl	0 <_ZdlPv>
 83c:	ldr	x0, [sp, #80]
 840:	fdiv	d9, d9, d8
 844:	cmp	x0, x23
 848:	b.eq	850 <_ZNK3lld5Timer5printEidb+0x1f4>  // b.none
 84c:	bl	0 <_ZdlPv>
 850:	ldr	d0, [x20, #8]
 854:	adrp	x11, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 858:	ldr	x8, [sp, #112]
 85c:	ldr	x11, [x11]
 860:	mov	x9, #0x848000000000        	// #145685290680320
 864:	movk	x9, #0x412e, lsl #48
 868:	adrp	x10, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 86c:	fmov	d1, x9
 870:	scvtf	d0, d0
 874:	add	x10, x10, #0x0
 878:	add	x9, x11, #0x10
 87c:	fdiv	d0, d0, d1
 880:	stp	x9, x10, [sp, #8]
 884:	fcvtzs	w9, d0
 888:	sub	x0, x29, #0x60
 88c:	add	x1, sp, #0x8
 890:	str	d9, [sp, #24]
 894:	str	w9, [sp, #32]
 898:	str	x8, [sp, #40]
 89c:	bl	0 <_ZN4llvm11raw_ostreamlsERKNS_18format_object_baseE>
 8a0:	mov	w8, #0x106                 	// #262
 8a4:	sub	x9, x29, #0x30
 8a8:	strh	w8, [sp, #24]
 8ac:	stp	x9, xzr, [sp, #8]
 8b0:	bl	0 <_ZN3lld12errorHandlerEv>
 8b4:	add	x1, sp, #0x8
 8b8:	bl	0 <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE>
 8bc:	tbz	w21, #0, 8f0 <_ZNK3lld5Timer5printEidb+0x294>
 8c0:	ldr	x21, [x20, #16]
 8c4:	ldr	x20, [x20, #24]
 8c8:	cmp	x21, x20
 8cc:	b.eq	8f0 <_ZNK3lld5Timer5printEidb+0x294>  // b.none
 8d0:	add	w19, w19, #0x1
 8d4:	ldr	x0, [x21], #8
 8d8:	mov	w2, #0x1                   	// #1
 8dc:	mov	w1, w19
 8e0:	mov	v0.16b, v8.16b
 8e4:	bl	65c <_ZNK3lld5Timer5printEidb>
 8e8:	cmp	x20, x21
 8ec:	b.ne	8d4 <_ZNK3lld5Timer5printEidb+0x278>  // b.any
 8f0:	ldr	x0, [sp, #112]
 8f4:	cmp	x0, x24
 8f8:	b.eq	900 <_ZNK3lld5Timer5printEidb+0x2a4>  // b.none
 8fc:	bl	0 <_ZdlPv>
 900:	sub	x0, x29, #0x60
 904:	bl	0 <_ZN4llvm11raw_ostreamD2Ev>
 908:	ldur	x0, [x29, #-48]
 90c:	sub	x8, x29, #0x30
 910:	add	x8, x8, #0x10
 914:	cmp	x0, x8
 918:	b.eq	920 <_ZNK3lld5Timer5printEidb+0x2c4>  // b.none
 91c:	bl	0 <free>
 920:	ldp	x20, x19, [sp, #336]
 924:	ldp	x22, x21, [sp, #320]
 928:	ldp	x24, x23, [sp, #304]
 92c:	ldp	x26, x25, [sp, #288]
 930:	ldr	x28, [sp, #280]
 934:	ldp	x29, x30, [sp, #264]
 938:	ldp	d9, d8, [sp, #248]
 93c:	ldr	d10, [sp, #240]
 940:	add	sp, sp, #0x160
 944:	ret

Disassembly of section .text._ZN3lld5TimerD2Ev:

0000000000000000 <_ZN3lld5TimerD2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #40]
  14:	add	x8, x19, #0x38
  18:	cmp	x0, x8
  1c:	b.eq	24 <_ZN3lld5TimerD2Ev+0x24>  // b.none
  20:	bl	0 <_ZdlPv>
  24:	ldr	x0, [x19, #16]
  28:	cbz	x0, 38 <_ZN3lld5TimerD2Ev+0x38>
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZdlPv>
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	ret

Disassembly of section .text._ZNK4llvm13format_objectIJPKcidEE7snprintEPcj:

0000000000000000 <_ZNK4llvm13format_objectIJPKcidEE7snprintEPcj>:
   0:	ldr	x8, [x0, #8]
   4:	ldr	x3, [x0, #32]
   8:	ldr	w4, [x0, #24]
   c:	ldr	d0, [x0, #16]
  10:	mov	w9, w2
  14:	mov	x0, x1
  18:	mov	x1, x9
  1c:	mov	x2, x8
  20:	b	0 <snprintf>

Version.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3lld13getLLDVersionB5cxx11Ev>:
   0:	adrp	x11, 0 <_ZN3lld13getLLDVersionB5cxx11Ev>
   4:	add	x11, x11, #0x0
   8:	ldr	x11, [x11]
   c:	add	x9, x8, #0x10
  10:	mov	w10, #0x302e                	// #12334
  14:	mov	w12, #0xa                   	// #10
  18:	strh	w10, [x8, #24]
  1c:	stp	x9, x12, [x8]
  20:	str	x11, [x8, #16]
  24:	strb	wzr, [x8, #26]
  28:	ret
