Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,38
design__inferred_latch__count,0
design__instance__count,25255
design__instance__area,153819
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,806
design__max_cap_violation__count__corner:nom_tt_025C_1v80,6
power__internal__total,0.0008646025671623647
power__switching__total,0.00035510552697815
power__leakage__total,1.6041403227973206e-07
power__total,0.0012198685435578227
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.245448
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.245448
timing__hold__ws__corner:nom_tt_025C_1v80,0.319562
timing__setup__ws__corner:nom_tt_025C_1v80,29.439384
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.319562
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,35.84874
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,442
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,806
design__max_cap_violation__count__corner:nom_ss_100C_1v60,6
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.364973
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.364973
timing__hold__ws__corner:nom_ss_100C_1v60,0.889824
timing__setup__ws__corner:nom_ss_100C_1v60,22.580435
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.889824
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,22.580435
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,806
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,5
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.175424
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.175424
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11198
timing__setup__ws__corner:nom_ff_n40C_1v95,29.534323
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.11198
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,41.154839
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,519
design__max_fanout_violation__count,806
design__max_cap_violation__count,18
clock__skew__worst_hold,0.407372
clock__skew__worst_setup,0.158421
timing__hold__ws,0.109821
timing__setup__ws,22.101288
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0.0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.109821
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,22.101288
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 800.0 400.0
design__core__bbox,5.52 10.88 794.42 388.96
flow__warnings__count,1
flow__errors__count,0
design__io,713
design__die__area,320000
design__core__area,298267
design__instance__count__stdcell,25255
design__instance__area__stdcell,153819
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.515708
design__instance__utilization__stdcell,0.515708
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,711
design__io__hpwl,72014611
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,451681
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1232
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
route__net,12846
route__net__special,2
route__drc_errors__iter:1,10680
route__wirelength__iter:1,561820
route__drc_errors__iter:2,4249
route__wirelength__iter:2,557192
route__drc_errors__iter:3,3754
route__wirelength__iter:3,555224
route__drc_errors__iter:4,431
route__wirelength__iter:4,554153
route__drc_errors__iter:5,45
route__wirelength__iter:5,554137
route__drc_errors__iter:6,2
route__wirelength__iter:6,554166
route__drc_errors__iter:7,0
route__wirelength__iter:7,554166
route__drc_errors,0
route__wirelength,554166
route__vias,106347
route__vias__singlecut,106347
route__vias__multicut,0
design__disconnected_pin__count,297
design__critical_disconnected_pin__count,0
route__wirelength__max,1026.07
timing__unannotated_net__count__corner:nom_tt_025C_1v80,501
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,501
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,501
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,806
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.220673
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.220673
timing__hold__ws__corner:min_tt_025C_1v80,0.31627
timing__setup__ws__corner:min_tt_025C_1v80,29.463026
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.31627
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,36.139198
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,501
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,390
design__max_fanout_violation__count__corner:min_ss_100C_1v60,806
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,0.325946
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.325946
timing__hold__ws__corner:min_ss_100C_1v60,0.88264
timing__setup__ws__corner:min_ss_100C_1v60,23.082632
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.88264
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,23.082632
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,501
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,806
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.158421
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.158421
timing__hold__ws__corner:min_ff_n40C_1v95,0.109821
timing__setup__ws__corner:min_ff_n40C_1v95,29.551311
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.109821
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,41.344048
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,501
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,23
design__max_fanout_violation__count__corner:max_tt_025C_1v80,806
design__max_cap_violation__count__corner:max_tt_025C_1v80,17
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.275549
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.275549
timing__hold__ws__corner:max_tt_025C_1v80,0.321651
timing__setup__ws__corner:max_tt_025C_1v80,29.417221
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.321651
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,35.58717
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,501
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,519
design__max_fanout_violation__count__corner:max_ss_100C_1v60,806
design__max_cap_violation__count__corner:max_ss_100C_1v60,18
clock__skew__worst_hold__corner:max_ss_100C_1v60,0.407372
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.407372
timing__hold__ws__corner:max_ss_100C_1v60,0.898034
timing__setup__ws__corner:max_ss_100C_1v60,22.101288
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.898034
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,22.101288
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,501
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,806
design__max_cap_violation__count__corner:max_ff_n40C_1v95,16
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.196161
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.196161
timing__hold__ws__corner:max_ff_n40C_1v95,0.113103
timing__setup__ws__corner:max_ff_n40C_1v95,29.513266
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.113103
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,40.980701
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,501
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,501
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79995
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.000053048
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000486617
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.0000081919
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000486617
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000008529999999999999645765129396846049303348991088569164276123046875
ir__drop__worst,0.000053000000000000000778023478975597981843748129904270172119140625
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
