
hello_microsd_freertos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c470  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006d0  0800c600  0800c600  0001c600  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ccd0  0800ccd0  0002008c  2**0
                  CONTENTS
  4 .ARM          00000008  0800ccd0  0800ccd0  0001ccd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ccd8  0800ccd8  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ccd8  0800ccd8  0001ccd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ccdc  0800ccdc  0001ccdc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  0800cce0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000dc98  2000008c  0800cd6c  0002008c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000dd24  0800cd6c  0002dd24  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00026bbf  00000000  00000000  000200bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004a30  00000000  00000000  00046c7b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001d28  00000000  00000000  0004b6b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001b50  00000000  00000000  0004d3d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002bcdb  00000000  00000000  0004ef28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00022344  00000000  00000000  0007ac03  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00103cc8  00000000  00000000  0009cf47  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001a0c0f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000081f8  00000000  00000000  001a0c64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000008c 	.word	0x2000008c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c5e8 	.word	0x0800c5e8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000090 	.word	0x20000090
 80001cc:	0800c5e8 	.word	0x0800c5e8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000294:	f000 b96e 	b.w	8000574 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468c      	mov	ip, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	f040 8083 	bne.w	80003c6 <__udivmoddi4+0x116>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d947      	bls.n	8000356 <__udivmoddi4+0xa6>
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	b142      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002cc:	f1c2 0020 	rsb	r0, r2, #32
 80002d0:	fa24 f000 	lsr.w	r0, r4, r0
 80002d4:	4091      	lsls	r1, r2
 80002d6:	4097      	lsls	r7, r2
 80002d8:	ea40 0c01 	orr.w	ip, r0, r1
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbbc f6f8 	udiv	r6, ip, r8
 80002e8:	fa1f fe87 	uxth.w	lr, r7
 80002ec:	fb08 c116 	mls	r1, r8, r6, ip
 80002f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f4:	fb06 f10e 	mul.w	r1, r6, lr
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000302:	f080 8119 	bcs.w	8000538 <__udivmoddi4+0x288>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8116 	bls.w	8000538 <__udivmoddi4+0x288>
 800030c:	3e02      	subs	r6, #2
 800030e:	443b      	add	r3, r7
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0f8 	udiv	r0, r3, r8
 8000318:	fb08 3310 	mls	r3, r8, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fe0e 	mul.w	lr, r0, lr
 8000324:	45a6      	cmp	lr, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	193c      	adds	r4, r7, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800032e:	f080 8105 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000332:	45a6      	cmp	lr, r4
 8000334:	f240 8102 	bls.w	800053c <__udivmoddi4+0x28c>
 8000338:	3802      	subs	r0, #2
 800033a:	443c      	add	r4, r7
 800033c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000340:	eba4 040e 	sub.w	r4, r4, lr
 8000344:	2600      	movs	r6, #0
 8000346:	b11d      	cbz	r5, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c5 4300 	strd	r4, r3, [r5]
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	b902      	cbnz	r2, 800035a <__udivmoddi4+0xaa>
 8000358:	deff      	udf	#255	; 0xff
 800035a:	fab2 f282 	clz	r2, r2
 800035e:	2a00      	cmp	r2, #0
 8000360:	d150      	bne.n	8000404 <__udivmoddi4+0x154>
 8000362:	1bcb      	subs	r3, r1, r7
 8000364:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	2601      	movs	r6, #1
 800036e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000372:	0c21      	lsrs	r1, r4, #16
 8000374:	fb0e 331c 	mls	r3, lr, ip, r3
 8000378:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800037c:	fb08 f30c 	mul.w	r3, r8, ip
 8000380:	428b      	cmp	r3, r1
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0xe4>
 8000384:	1879      	adds	r1, r7, r1
 8000386:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0xe2>
 800038c:	428b      	cmp	r3, r1
 800038e:	f200 80e9 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 8000392:	4684      	mov	ip, r0
 8000394:	1ac9      	subs	r1, r1, r3
 8000396:	b2a3      	uxth	r3, r4
 8000398:	fbb1 f0fe 	udiv	r0, r1, lr
 800039c:	fb0e 1110 	mls	r1, lr, r0, r1
 80003a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003a4:	fb08 f800 	mul.w	r8, r8, r0
 80003a8:	45a0      	cmp	r8, r4
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x10c>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x10a>
 80003b4:	45a0      	cmp	r8, r4
 80003b6:	f200 80d9 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003ba:	4618      	mov	r0, r3
 80003bc:	eba4 0408 	sub.w	r4, r4, r8
 80003c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003c4:	e7bf      	b.n	8000346 <__udivmoddi4+0x96>
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0x12e>
 80003ca:	2d00      	cmp	r5, #0
 80003cc:	f000 80b1 	beq.w	8000532 <__udivmoddi4+0x282>
 80003d0:	2600      	movs	r6, #0
 80003d2:	e9c5 0100 	strd	r0, r1, [r5]
 80003d6:	4630      	mov	r0, r6
 80003d8:	4631      	mov	r1, r6
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f683 	clz	r6, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d14a      	bne.n	800047c <__udivmoddi4+0x1cc>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0x140>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80b8 	bhi.w	8000560 <__udivmoddi4+0x2b0>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0103 	sbc.w	r1, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	468c      	mov	ip, r1
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	d0a8      	beq.n	8000350 <__udivmoddi4+0xa0>
 80003fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000402:	e7a5      	b.n	8000350 <__udivmoddi4+0xa0>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f603 	lsr.w	r6, r0, r3
 800040c:	4097      	lsls	r7, r2
 800040e:	fa01 f002 	lsl.w	r0, r1, r2
 8000412:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000416:	40d9      	lsrs	r1, r3
 8000418:	4330      	orrs	r0, r6
 800041a:	0c03      	lsrs	r3, r0, #16
 800041c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000420:	fa1f f887 	uxth.w	r8, r7
 8000424:	fb0e 1116 	mls	r1, lr, r6, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb06 f108 	mul.w	r1, r6, r8
 8000430:	4299      	cmp	r1, r3
 8000432:	fa04 f402 	lsl.w	r4, r4, r2
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x19c>
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 800043e:	f080 808d 	bcs.w	800055c <__udivmoddi4+0x2ac>
 8000442:	4299      	cmp	r1, r3
 8000444:	f240 808a 	bls.w	800055c <__udivmoddi4+0x2ac>
 8000448:	3e02      	subs	r6, #2
 800044a:	443b      	add	r3, r7
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b281      	uxth	r1, r0
 8000450:	fbb3 f0fe 	udiv	r0, r3, lr
 8000454:	fb0e 3310 	mls	r3, lr, r0, r3
 8000458:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045c:	fb00 f308 	mul.w	r3, r0, r8
 8000460:	428b      	cmp	r3, r1
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x1c4>
 8000464:	1879      	adds	r1, r7, r1
 8000466:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 800046a:	d273      	bcs.n	8000554 <__udivmoddi4+0x2a4>
 800046c:	428b      	cmp	r3, r1
 800046e:	d971      	bls.n	8000554 <__udivmoddi4+0x2a4>
 8000470:	3802      	subs	r0, #2
 8000472:	4439      	add	r1, r7
 8000474:	1acb      	subs	r3, r1, r3
 8000476:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800047a:	e778      	b.n	800036e <__udivmoddi4+0xbe>
 800047c:	f1c6 0c20 	rsb	ip, r6, #32
 8000480:	fa03 f406 	lsl.w	r4, r3, r6
 8000484:	fa22 f30c 	lsr.w	r3, r2, ip
 8000488:	431c      	orrs	r4, r3
 800048a:	fa20 f70c 	lsr.w	r7, r0, ip
 800048e:	fa01 f306 	lsl.w	r3, r1, r6
 8000492:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000496:	fa21 f10c 	lsr.w	r1, r1, ip
 800049a:	431f      	orrs	r7, r3
 800049c:	0c3b      	lsrs	r3, r7, #16
 800049e:	fbb1 f9fe 	udiv	r9, r1, lr
 80004a2:	fa1f f884 	uxth.w	r8, r4
 80004a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ae:	fb09 fa08 	mul.w	sl, r9, r8
 80004b2:	458a      	cmp	sl, r1
 80004b4:	fa02 f206 	lsl.w	r2, r2, r6
 80004b8:	fa00 f306 	lsl.w	r3, r0, r6
 80004bc:	d908      	bls.n	80004d0 <__udivmoddi4+0x220>
 80004be:	1861      	adds	r1, r4, r1
 80004c0:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80004c4:	d248      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 80004c6:	458a      	cmp	sl, r1
 80004c8:	d946      	bls.n	8000558 <__udivmoddi4+0x2a8>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4421      	add	r1, r4
 80004d0:	eba1 010a 	sub.w	r1, r1, sl
 80004d4:	b2bf      	uxth	r7, r7
 80004d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004da:	fb0e 1110 	mls	r1, lr, r0, r1
 80004de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004e2:	fb00 f808 	mul.w	r8, r0, r8
 80004e6:	45b8      	cmp	r8, r7
 80004e8:	d907      	bls.n	80004fa <__udivmoddi4+0x24a>
 80004ea:	19e7      	adds	r7, r4, r7
 80004ec:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80004f0:	d22e      	bcs.n	8000550 <__udivmoddi4+0x2a0>
 80004f2:	45b8      	cmp	r8, r7
 80004f4:	d92c      	bls.n	8000550 <__udivmoddi4+0x2a0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4427      	add	r7, r4
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	eba7 0708 	sub.w	r7, r7, r8
 8000502:	fba0 8902 	umull	r8, r9, r0, r2
 8000506:	454f      	cmp	r7, r9
 8000508:	46c6      	mov	lr, r8
 800050a:	4649      	mov	r1, r9
 800050c:	d31a      	bcc.n	8000544 <__udivmoddi4+0x294>
 800050e:	d017      	beq.n	8000540 <__udivmoddi4+0x290>
 8000510:	b15d      	cbz	r5, 800052a <__udivmoddi4+0x27a>
 8000512:	ebb3 020e 	subs.w	r2, r3, lr
 8000516:	eb67 0701 	sbc.w	r7, r7, r1
 800051a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800051e:	40f2      	lsrs	r2, r6
 8000520:	ea4c 0202 	orr.w	r2, ip, r2
 8000524:	40f7      	lsrs	r7, r6
 8000526:	e9c5 2700 	strd	r2, r7, [r5]
 800052a:	2600      	movs	r6, #0
 800052c:	4631      	mov	r1, r6
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e70b      	b.n	8000350 <__udivmoddi4+0xa0>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e9      	b.n	8000310 <__udivmoddi4+0x60>
 800053c:	4618      	mov	r0, r3
 800053e:	e6fd      	b.n	800033c <__udivmoddi4+0x8c>
 8000540:	4543      	cmp	r3, r8
 8000542:	d2e5      	bcs.n	8000510 <__udivmoddi4+0x260>
 8000544:	ebb8 0e02 	subs.w	lr, r8, r2
 8000548:	eb69 0104 	sbc.w	r1, r9, r4
 800054c:	3801      	subs	r0, #1
 800054e:	e7df      	b.n	8000510 <__udivmoddi4+0x260>
 8000550:	4608      	mov	r0, r1
 8000552:	e7d2      	b.n	80004fa <__udivmoddi4+0x24a>
 8000554:	4660      	mov	r0, ip
 8000556:	e78d      	b.n	8000474 <__udivmoddi4+0x1c4>
 8000558:	4681      	mov	r9, r0
 800055a:	e7b9      	b.n	80004d0 <__udivmoddi4+0x220>
 800055c:	4666      	mov	r6, ip
 800055e:	e775      	b.n	800044c <__udivmoddi4+0x19c>
 8000560:	4630      	mov	r0, r6
 8000562:	e74a      	b.n	80003fa <__udivmoddi4+0x14a>
 8000564:	f1ac 0c02 	sub.w	ip, ip, #2
 8000568:	4439      	add	r1, r7
 800056a:	e713      	b.n	8000394 <__udivmoddi4+0xe4>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	e724      	b.n	80003bc <__udivmoddi4+0x10c>
 8000572:	bf00      	nop

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <SELECT>:
 * SPI functions
 **************************************/

/* slave select */
static void SELECT(void)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 800057c:	2200      	movs	r2, #0
 800057e:	2140      	movs	r1, #64	; 0x40
 8000580:	4803      	ldr	r0, [pc, #12]	; (8000590 <SELECT+0x18>)
 8000582:	f001 fc19 	bl	8001db8 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000586:	2001      	movs	r0, #1
 8000588:	f001 f966 	bl	8001858 <HAL_Delay>
}
 800058c:	bf00      	nop
 800058e:	bd80      	pop	{r7, pc}
 8000590:	48000400 	.word	0x48000400

08000594 <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 8000598:	2201      	movs	r2, #1
 800059a:	2140      	movs	r1, #64	; 0x40
 800059c:	4803      	ldr	r0, [pc, #12]	; (80005ac <DESELECT+0x18>)
 800059e:	f001 fc0b 	bl	8001db8 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80005a2:	2001      	movs	r0, #1
 80005a4:	f001 f958 	bl	8001858 <HAL_Delay>
}
 80005a8:	bf00      	nop
 80005aa:	bd80      	pop	{r7, pc}
 80005ac:	48000400 	.word	0x48000400

080005b0 <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b082      	sub	sp, #8
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	4603      	mov	r3, r0
 80005b8:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80005ba:	bf00      	nop
 80005bc:	4b08      	ldr	r3, [pc, #32]	; (80005e0 <SPI_TxByte+0x30>)
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	689b      	ldr	r3, [r3, #8]
 80005c2:	f003 0302 	and.w	r3, r3, #2
 80005c6:	2b02      	cmp	r3, #2
 80005c8:	d1f8      	bne.n	80005bc <SPI_TxByte+0xc>
	HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 80005ca:	1df9      	adds	r1, r7, #7
 80005cc:	2364      	movs	r3, #100	; 0x64
 80005ce:	2201      	movs	r2, #1
 80005d0:	4803      	ldr	r0, [pc, #12]	; (80005e0 <SPI_TxByte+0x30>)
 80005d2:	f002 ffea 	bl	80035aa <HAL_SPI_Transmit>
}
 80005d6:	bf00      	nop
 80005d8:	3708      	adds	r7, #8
 80005da:	46bd      	mov	sp, r7
 80005dc:	bd80      	pop	{r7, pc}
 80005de:	bf00      	nop
 80005e0:	2000aaf4 	.word	0x2000aaf4

080005e4 <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b082      	sub	sp, #8
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]
 80005ec:	460b      	mov	r3, r1
 80005ee:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80005f0:	bf00      	nop
 80005f2:	4b08      	ldr	r3, [pc, #32]	; (8000614 <SPI_TxBuffer+0x30>)
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	689b      	ldr	r3, [r3, #8]
 80005f8:	f003 0302 	and.w	r3, r3, #2
 80005fc:	2b02      	cmp	r3, #2
 80005fe:	d1f8      	bne.n	80005f2 <SPI_TxBuffer+0xe>
	HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 8000600:	887a      	ldrh	r2, [r7, #2]
 8000602:	2364      	movs	r3, #100	; 0x64
 8000604:	6879      	ldr	r1, [r7, #4]
 8000606:	4803      	ldr	r0, [pc, #12]	; (8000614 <SPI_TxBuffer+0x30>)
 8000608:	f002 ffcf 	bl	80035aa <HAL_SPI_Transmit>
}
 800060c:	bf00      	nop
 800060e:	3708      	adds	r7, #8
 8000610:	46bd      	mov	sp, r7
 8000612:	bd80      	pop	{r7, pc}
 8000614:	2000aaf4 	.word	0x2000aaf4

08000618 <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b084      	sub	sp, #16
 800061c:	af02      	add	r7, sp, #8
	uint8_t dummy, data;
	dummy = 0xFF;
 800061e:	23ff      	movs	r3, #255	; 0xff
 8000620:	71fb      	strb	r3, [r7, #7]

	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8000622:	bf00      	nop
 8000624:	4b09      	ldr	r3, [pc, #36]	; (800064c <SPI_RxByte+0x34>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	689b      	ldr	r3, [r3, #8]
 800062a:	f003 0302 	and.w	r3, r3, #2
 800062e:	2b02      	cmp	r3, #2
 8000630:	d1f8      	bne.n	8000624 <SPI_RxByte+0xc>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8000632:	1dba      	adds	r2, r7, #6
 8000634:	1df9      	adds	r1, r7, #7
 8000636:	2364      	movs	r3, #100	; 0x64
 8000638:	9300      	str	r3, [sp, #0]
 800063a:	2301      	movs	r3, #1
 800063c:	4803      	ldr	r0, [pc, #12]	; (800064c <SPI_RxByte+0x34>)
 800063e:	f003 f922 	bl	8003886 <HAL_SPI_TransmitReceive>

	return data;
 8000642:	79bb      	ldrb	r3, [r7, #6]
}
 8000644:	4618      	mov	r0, r3
 8000646:	3708      	adds	r7, #8
 8000648:	46bd      	mov	sp, r7
 800064a:	bd80      	pop	{r7, pc}
 800064c:	2000aaf4 	.word	0x2000aaf4

08000650 <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff) 
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b082      	sub	sp, #8
 8000654:	af00      	add	r7, sp, #0
 8000656:	6078      	str	r0, [r7, #4]
	*buff = SPI_RxByte();
 8000658:	f7ff ffde 	bl	8000618 <SPI_RxByte>
 800065c:	4603      	mov	r3, r0
 800065e:	461a      	mov	r2, r3
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	701a      	strb	r2, [r3, #0]
}
 8000664:	bf00      	nop
 8000666:	3708      	adds	r7, #8
 8000668:	46bd      	mov	sp, r7
 800066a:	bd80      	pop	{r7, pc}

0800066c <SD_ReadyWait>:
 * SD functions
 **************************************/

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b082      	sub	sp, #8
 8000670:	af00      	add	r7, sp, #0
	uint8_t res;

	/* timeout 500ms */
	Timer2 = 500;
 8000672:	4b0a      	ldr	r3, [pc, #40]	; (800069c <SD_ReadyWait+0x30>)
 8000674:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000678:	801a      	strh	r2, [r3, #0]

	/* if SD goes ready, receives 0xFF */
	do {
		res = SPI_RxByte();
 800067a:	f7ff ffcd 	bl	8000618 <SPI_RxByte>
 800067e:	4603      	mov	r3, r0
 8000680:	71fb      	strb	r3, [r7, #7]
	} while ((res != 0xFF) && Timer2);
 8000682:	79fb      	ldrb	r3, [r7, #7]
 8000684:	2bff      	cmp	r3, #255	; 0xff
 8000686:	d003      	beq.n	8000690 <SD_ReadyWait+0x24>
 8000688:	4b04      	ldr	r3, [pc, #16]	; (800069c <SD_ReadyWait+0x30>)
 800068a:	881b      	ldrh	r3, [r3, #0]
 800068c:	2b00      	cmp	r3, #0
 800068e:	d1f4      	bne.n	800067a <SD_ReadyWait+0xe>

	return res;
 8000690:	79fb      	ldrb	r3, [r7, #7]
}
 8000692:	4618      	mov	r0, r3
 8000694:	3708      	adds	r7, #8
 8000696:	46bd      	mov	sp, r7
 8000698:	bd80      	pop	{r7, pc}
 800069a:	bf00      	nop
 800069c:	200019b4 	.word	0x200019b4

080006a0 <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void) 
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b084      	sub	sp, #16
 80006a4:	af00      	add	r7, sp, #0
	uint8_t args[6];
	uint32_t cnt = 0x1FFF;
 80006a6:	f641 73ff 	movw	r3, #8191	; 0x1fff
 80006aa:	60fb      	str	r3, [r7, #12]

	/* transmit bytes to wake up */
	DESELECT();
 80006ac:	f7ff ff72 	bl	8000594 <DESELECT>
	for(int i = 0; i < 10; i++)
 80006b0:	2300      	movs	r3, #0
 80006b2:	60bb      	str	r3, [r7, #8]
 80006b4:	e005      	b.n	80006c2 <SD_PowerOn+0x22>
	{
		SPI_TxByte(0xFF);
 80006b6:	20ff      	movs	r0, #255	; 0xff
 80006b8:	f7ff ff7a 	bl	80005b0 <SPI_TxByte>
	for(int i = 0; i < 10; i++)
 80006bc:	68bb      	ldr	r3, [r7, #8]
 80006be:	3301      	adds	r3, #1
 80006c0:	60bb      	str	r3, [r7, #8]
 80006c2:	68bb      	ldr	r3, [r7, #8]
 80006c4:	2b09      	cmp	r3, #9
 80006c6:	ddf6      	ble.n	80006b6 <SD_PowerOn+0x16>
	}

	/* slave select */
	SELECT();
 80006c8:	f7ff ff56 	bl	8000578 <SELECT>

	/* make idle state */
	args[0] = CMD0;		/* CMD0:GO_IDLE_STATE */
 80006cc:	2340      	movs	r3, #64	; 0x40
 80006ce:	703b      	strb	r3, [r7, #0]
	args[1] = 0;
 80006d0:	2300      	movs	r3, #0
 80006d2:	707b      	strb	r3, [r7, #1]
	args[2] = 0;
 80006d4:	2300      	movs	r3, #0
 80006d6:	70bb      	strb	r3, [r7, #2]
	args[3] = 0;
 80006d8:	2300      	movs	r3, #0
 80006da:	70fb      	strb	r3, [r7, #3]
	args[4] = 0;
 80006dc:	2300      	movs	r3, #0
 80006de:	713b      	strb	r3, [r7, #4]
	args[5] = 0x95;		/* CRC */
 80006e0:	2395      	movs	r3, #149	; 0x95
 80006e2:	717b      	strb	r3, [r7, #5]

	SPI_TxBuffer(args, sizeof(args));
 80006e4:	463b      	mov	r3, r7
 80006e6:	2106      	movs	r1, #6
 80006e8:	4618      	mov	r0, r3
 80006ea:	f7ff ff7b 	bl	80005e4 <SPI_TxBuffer>

	/* wait response */
	while ((SPI_RxByte() != 0x01) && cnt)
 80006ee:	e002      	b.n	80006f6 <SD_PowerOn+0x56>
	{
		cnt--;
 80006f0:	68fb      	ldr	r3, [r7, #12]
 80006f2:	3b01      	subs	r3, #1
 80006f4:	60fb      	str	r3, [r7, #12]
	while ((SPI_RxByte() != 0x01) && cnt)
 80006f6:	f7ff ff8f 	bl	8000618 <SPI_RxByte>
 80006fa:	4603      	mov	r3, r0
 80006fc:	2b01      	cmp	r3, #1
 80006fe:	d002      	beq.n	8000706 <SD_PowerOn+0x66>
 8000700:	68fb      	ldr	r3, [r7, #12]
 8000702:	2b00      	cmp	r3, #0
 8000704:	d1f4      	bne.n	80006f0 <SD_PowerOn+0x50>
	}

	DESELECT();
 8000706:	f7ff ff45 	bl	8000594 <DESELECT>
	SPI_TxByte(0XFF);
 800070a:	20ff      	movs	r0, #255	; 0xff
 800070c:	f7ff ff50 	bl	80005b0 <SPI_TxByte>

	PowerFlag = 1;
 8000710:	4b03      	ldr	r3, [pc, #12]	; (8000720 <SD_PowerOn+0x80>)
 8000712:	2201      	movs	r2, #1
 8000714:	701a      	strb	r2, [r3, #0]
}
 8000716:	bf00      	nop
 8000718:	3710      	adds	r7, #16
 800071a:	46bd      	mov	sp, r7
 800071c:	bd80      	pop	{r7, pc}
 800071e:	bf00      	nop
 8000720:	200000a9 	.word	0x200000a9

08000724 <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void) 
{
 8000724:	b480      	push	{r7}
 8000726:	af00      	add	r7, sp, #0
	PowerFlag = 0;
 8000728:	4b03      	ldr	r3, [pc, #12]	; (8000738 <SD_PowerOff+0x14>)
 800072a:	2200      	movs	r2, #0
 800072c:	701a      	strb	r2, [r3, #0]
}
 800072e:	bf00      	nop
 8000730:	46bd      	mov	sp, r7
 8000732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000736:	4770      	bx	lr
 8000738:	200000a9 	.word	0x200000a9

0800073c <SD_CheckPower>:

/* check power flag */
static uint8_t SD_CheckPower(void) 
{
 800073c:	b480      	push	{r7}
 800073e:	af00      	add	r7, sp, #0
	return PowerFlag;
 8000740:	4b03      	ldr	r3, [pc, #12]	; (8000750 <SD_CheckPower+0x14>)
 8000742:	781b      	ldrb	r3, [r3, #0]
}
 8000744:	4618      	mov	r0, r3
 8000746:	46bd      	mov	sp, r7
 8000748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800074c:	4770      	bx	lr
 800074e:	bf00      	nop
 8000750:	200000a9 	.word	0x200000a9

08000754 <SD_RxDataBlock>:

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	b084      	sub	sp, #16
 8000758:	af00      	add	r7, sp, #0
 800075a:	6078      	str	r0, [r7, #4]
 800075c:	6039      	str	r1, [r7, #0]
	uint8_t token;

	/* timeout 200ms */
	Timer1 = 200;
 800075e:	4b13      	ldr	r3, [pc, #76]	; (80007ac <SD_RxDataBlock+0x58>)
 8000760:	22c8      	movs	r2, #200	; 0xc8
 8000762:	801a      	strh	r2, [r3, #0]

	/* loop until receive a response or timeout */
	do {
		token = SPI_RxByte();
 8000764:	f7ff ff58 	bl	8000618 <SPI_RxByte>
 8000768:	4603      	mov	r3, r0
 800076a:	73fb      	strb	r3, [r7, #15]
	} while((token == 0xFF) && Timer1);
 800076c:	7bfb      	ldrb	r3, [r7, #15]
 800076e:	2bff      	cmp	r3, #255	; 0xff
 8000770:	d103      	bne.n	800077a <SD_RxDataBlock+0x26>
 8000772:	4b0e      	ldr	r3, [pc, #56]	; (80007ac <SD_RxDataBlock+0x58>)
 8000774:	881b      	ldrh	r3, [r3, #0]
 8000776:	2b00      	cmp	r3, #0
 8000778:	d1f4      	bne.n	8000764 <SD_RxDataBlock+0x10>

	/* invalid response */
	if(token != 0xFE) return FALSE;
 800077a:	7bfb      	ldrb	r3, [r7, #15]
 800077c:	2bfe      	cmp	r3, #254	; 0xfe
 800077e:	d001      	beq.n	8000784 <SD_RxDataBlock+0x30>
 8000780:	2300      	movs	r3, #0
 8000782:	e00f      	b.n	80007a4 <SD_RxDataBlock+0x50>

	/* receive data */
	do {
		SPI_RxBytePtr(buff++);
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	1c5a      	adds	r2, r3, #1
 8000788:	607a      	str	r2, [r7, #4]
 800078a:	4618      	mov	r0, r3
 800078c:	f7ff ff60 	bl	8000650 <SPI_RxBytePtr>
	} while(len--);
 8000790:	683b      	ldr	r3, [r7, #0]
 8000792:	1e5a      	subs	r2, r3, #1
 8000794:	603a      	str	r2, [r7, #0]
 8000796:	2b00      	cmp	r3, #0
 8000798:	d1f4      	bne.n	8000784 <SD_RxDataBlock+0x30>

	/* discard CRC */
	SPI_RxByte();
 800079a:	f7ff ff3d 	bl	8000618 <SPI_RxByte>
	SPI_RxByte();
 800079e:	f7ff ff3b 	bl	8000618 <SPI_RxByte>

	return TRUE;
 80007a2:	2301      	movs	r3, #1
}
 80007a4:	4618      	mov	r0, r3
 80007a6:	3710      	adds	r7, #16
 80007a8:	46bd      	mov	sp, r7
 80007aa:	bd80      	pop	{r7, pc}
 80007ac:	200019b6 	.word	0x200019b6

080007b0 <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b084      	sub	sp, #16
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	6078      	str	r0, [r7, #4]
 80007b8:	460b      	mov	r3, r1
 80007ba:	70fb      	strb	r3, [r7, #3]
	uint8_t resp;
	uint8_t i = 0;
 80007bc:	2300      	movs	r3, #0
 80007be:	73bb      	strb	r3, [r7, #14]

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return FALSE;
 80007c0:	f7ff ff54 	bl	800066c <SD_ReadyWait>
 80007c4:	4603      	mov	r3, r0
 80007c6:	2bff      	cmp	r3, #255	; 0xff
 80007c8:	d001      	beq.n	80007ce <SD_TxDataBlock+0x1e>
 80007ca:	2300      	movs	r3, #0
 80007cc:	e02f      	b.n	800082e <SD_TxDataBlock+0x7e>

	/* transmit token */
	SPI_TxByte(token);
 80007ce:	78fb      	ldrb	r3, [r7, #3]
 80007d0:	4618      	mov	r0, r3
 80007d2:	f7ff feed 	bl	80005b0 <SPI_TxByte>

	/* if it's not STOP token, transmit data */
	if (token != 0xFD)
 80007d6:	78fb      	ldrb	r3, [r7, #3]
 80007d8:	2bfd      	cmp	r3, #253	; 0xfd
 80007da:	d020      	beq.n	800081e <SD_TxDataBlock+0x6e>
	{
		SPI_TxBuffer((uint8_t*)buff, 512);
 80007dc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80007e0:	6878      	ldr	r0, [r7, #4]
 80007e2:	f7ff feff 	bl	80005e4 <SPI_TxBuffer>

		/* discard CRC */
		SPI_RxByte();
 80007e6:	f7ff ff17 	bl	8000618 <SPI_RxByte>
		SPI_RxByte();
 80007ea:	f7ff ff15 	bl	8000618 <SPI_RxByte>

		/* receive response */
		while (i <= 64)
 80007ee:	e00b      	b.n	8000808 <SD_TxDataBlock+0x58>
		{
			resp = SPI_RxByte();
 80007f0:	f7ff ff12 	bl	8000618 <SPI_RxByte>
 80007f4:	4603      	mov	r3, r0
 80007f6:	73fb      	strb	r3, [r7, #15]

			/* transmit 0x05 accepted */
			if ((resp & 0x1F) == 0x05) break;
 80007f8:	7bfb      	ldrb	r3, [r7, #15]
 80007fa:	f003 031f 	and.w	r3, r3, #31
 80007fe:	2b05      	cmp	r3, #5
 8000800:	d006      	beq.n	8000810 <SD_TxDataBlock+0x60>
			i++;
 8000802:	7bbb      	ldrb	r3, [r7, #14]
 8000804:	3301      	adds	r3, #1
 8000806:	73bb      	strb	r3, [r7, #14]
		while (i <= 64)
 8000808:	7bbb      	ldrb	r3, [r7, #14]
 800080a:	2b40      	cmp	r3, #64	; 0x40
 800080c:	d9f0      	bls.n	80007f0 <SD_TxDataBlock+0x40>
 800080e:	e000      	b.n	8000812 <SD_TxDataBlock+0x62>
			if ((resp & 0x1F) == 0x05) break;
 8000810:	bf00      	nop
		}

		/* recv buffer clear */
		while (SPI_RxByte() == 0);
 8000812:	bf00      	nop
 8000814:	f7ff ff00 	bl	8000618 <SPI_RxByte>
 8000818:	4603      	mov	r3, r0
 800081a:	2b00      	cmp	r3, #0
 800081c:	d0fa      	beq.n	8000814 <SD_TxDataBlock+0x64>
	}

	/* transmit 0x05 accepted */
	if ((resp & 0x1F) == 0x05) return TRUE;
 800081e:	7bfb      	ldrb	r3, [r7, #15]
 8000820:	f003 031f 	and.w	r3, r3, #31
 8000824:	2b05      	cmp	r3, #5
 8000826:	d101      	bne.n	800082c <SD_TxDataBlock+0x7c>
 8000828:	2301      	movs	r3, #1
 800082a:	e000      	b.n	800082e <SD_TxDataBlock+0x7e>

	return FALSE;
 800082c:	2300      	movs	r3, #0
}
 800082e:	4618      	mov	r0, r3
 8000830:	3710      	adds	r7, #16
 8000832:	46bd      	mov	sp, r7
 8000834:	bd80      	pop	{r7, pc}

08000836 <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 8000836:	b580      	push	{r7, lr}
 8000838:	b084      	sub	sp, #16
 800083a:	af00      	add	r7, sp, #0
 800083c:	4603      	mov	r3, r0
 800083e:	6039      	str	r1, [r7, #0]
 8000840:	71fb      	strb	r3, [r7, #7]
	uint8_t crc, res;

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return 0xFF;
 8000842:	f7ff ff13 	bl	800066c <SD_ReadyWait>
 8000846:	4603      	mov	r3, r0
 8000848:	2bff      	cmp	r3, #255	; 0xff
 800084a:	d001      	beq.n	8000850 <SD_SendCmd+0x1a>
 800084c:	23ff      	movs	r3, #255	; 0xff
 800084e:	e042      	b.n	80008d6 <SD_SendCmd+0xa0>

	/* transmit command */
	SPI_TxByte(cmd); 					/* Command */
 8000850:	79fb      	ldrb	r3, [r7, #7]
 8000852:	4618      	mov	r0, r3
 8000854:	f7ff feac 	bl	80005b0 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 24)); 	/* Argument[31..24] */
 8000858:	683b      	ldr	r3, [r7, #0]
 800085a:	0e1b      	lsrs	r3, r3, #24
 800085c:	b2db      	uxtb	r3, r3
 800085e:	4618      	mov	r0, r3
 8000860:	f7ff fea6 	bl	80005b0 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 16)); 	/* Argument[23..16] */
 8000864:	683b      	ldr	r3, [r7, #0]
 8000866:	0c1b      	lsrs	r3, r3, #16
 8000868:	b2db      	uxtb	r3, r3
 800086a:	4618      	mov	r0, r3
 800086c:	f7ff fea0 	bl	80005b0 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 8)); 	/* Argument[15..8] */
 8000870:	683b      	ldr	r3, [r7, #0]
 8000872:	0a1b      	lsrs	r3, r3, #8
 8000874:	b2db      	uxtb	r3, r3
 8000876:	4618      	mov	r0, r3
 8000878:	f7ff fe9a 	bl	80005b0 <SPI_TxByte>
	SPI_TxByte((uint8_t)arg); 			/* Argument[7..0] */
 800087c:	683b      	ldr	r3, [r7, #0]
 800087e:	b2db      	uxtb	r3, r3
 8000880:	4618      	mov	r0, r3
 8000882:	f7ff fe95 	bl	80005b0 <SPI_TxByte>

	/* prepare CRC */
	if(cmd == CMD0) crc = 0x95;	/* CRC for CMD0(0) */
 8000886:	79fb      	ldrb	r3, [r7, #7]
 8000888:	2b40      	cmp	r3, #64	; 0x40
 800088a:	d102      	bne.n	8000892 <SD_SendCmd+0x5c>
 800088c:	2395      	movs	r3, #149	; 0x95
 800088e:	73fb      	strb	r3, [r7, #15]
 8000890:	e007      	b.n	80008a2 <SD_SendCmd+0x6c>
	else if(cmd == CMD8) crc = 0x87;	/* CRC for CMD8(0x1AA) */
 8000892:	79fb      	ldrb	r3, [r7, #7]
 8000894:	2b48      	cmp	r3, #72	; 0x48
 8000896:	d102      	bne.n	800089e <SD_SendCmd+0x68>
 8000898:	2387      	movs	r3, #135	; 0x87
 800089a:	73fb      	strb	r3, [r7, #15]
 800089c:	e001      	b.n	80008a2 <SD_SendCmd+0x6c>
	else crc = 1;
 800089e:	2301      	movs	r3, #1
 80008a0:	73fb      	strb	r3, [r7, #15]

	/* transmit CRC */
	SPI_TxByte(crc);
 80008a2:	7bfb      	ldrb	r3, [r7, #15]
 80008a4:	4618      	mov	r0, r3
 80008a6:	f7ff fe83 	bl	80005b0 <SPI_TxByte>

	/* Skip a stuff byte when STOP_TRANSMISSION */
	if (cmd == CMD12) SPI_RxByte();
 80008aa:	79fb      	ldrb	r3, [r7, #7]
 80008ac:	2b4c      	cmp	r3, #76	; 0x4c
 80008ae:	d101      	bne.n	80008b4 <SD_SendCmd+0x7e>
 80008b0:	f7ff feb2 	bl	8000618 <SPI_RxByte>

	/* receive response */
	uint8_t n = 10;
 80008b4:	230a      	movs	r3, #10
 80008b6:	73bb      	strb	r3, [r7, #14]
	do {
		res = SPI_RxByte();
 80008b8:	f7ff feae 	bl	8000618 <SPI_RxByte>
 80008bc:	4603      	mov	r3, r0
 80008be:	737b      	strb	r3, [r7, #13]
	} while ((res & 0x80) && --n);
 80008c0:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	da05      	bge.n	80008d4 <SD_SendCmd+0x9e>
 80008c8:	7bbb      	ldrb	r3, [r7, #14]
 80008ca:	3b01      	subs	r3, #1
 80008cc:	73bb      	strb	r3, [r7, #14]
 80008ce:	7bbb      	ldrb	r3, [r7, #14]
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d1f1      	bne.n	80008b8 <SD_SendCmd+0x82>

	return res;
 80008d4:	7b7b      	ldrb	r3, [r7, #13]
}
 80008d6:	4618      	mov	r0, r3
 80008d8:	3710      	adds	r7, #16
 80008da:	46bd      	mov	sp, r7
 80008dc:	bd80      	pop	{r7, pc}
	...

080008e0 <SD_disk_initialize>:
 * user_diskio.c functions
 **************************************/

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv) 
{
 80008e0:	b590      	push	{r4, r7, lr}
 80008e2:	b085      	sub	sp, #20
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	4603      	mov	r3, r0
 80008e8:	71fb      	strb	r3, [r7, #7]
	uint8_t n, type, ocr[4];

	/* single drive, drv should be 0 */
	if(drv) return STA_NOINIT;
 80008ea:	79fb      	ldrb	r3, [r7, #7]
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d001      	beq.n	80008f4 <SD_disk_initialize+0x14>
 80008f0:	2301      	movs	r3, #1
 80008f2:	e0d1      	b.n	8000a98 <SD_disk_initialize+0x1b8>

	/* no disk */
	if(Stat & STA_NODISK) return Stat;
 80008f4:	4b6a      	ldr	r3, [pc, #424]	; (8000aa0 <SD_disk_initialize+0x1c0>)
 80008f6:	781b      	ldrb	r3, [r3, #0]
 80008f8:	b2db      	uxtb	r3, r3
 80008fa:	f003 0302 	and.w	r3, r3, #2
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d003      	beq.n	800090a <SD_disk_initialize+0x2a>
 8000902:	4b67      	ldr	r3, [pc, #412]	; (8000aa0 <SD_disk_initialize+0x1c0>)
 8000904:	781b      	ldrb	r3, [r3, #0]
 8000906:	b2db      	uxtb	r3, r3
 8000908:	e0c6      	b.n	8000a98 <SD_disk_initialize+0x1b8>

	/* power on */
	SD_PowerOn();
 800090a:	f7ff fec9 	bl	80006a0 <SD_PowerOn>

	/* slave select */
	SELECT();
 800090e:	f7ff fe33 	bl	8000578 <SELECT>

	/* check disk type */
	type = 0;
 8000912:	2300      	movs	r3, #0
 8000914:	73bb      	strb	r3, [r7, #14]

	/* send GO_IDLE_STATE command */
	if (SD_SendCmd(CMD0, 0) == 1)
 8000916:	2100      	movs	r1, #0
 8000918:	2040      	movs	r0, #64	; 0x40
 800091a:	f7ff ff8c 	bl	8000836 <SD_SendCmd>
 800091e:	4603      	mov	r3, r0
 8000920:	2b01      	cmp	r3, #1
 8000922:	f040 80a1 	bne.w	8000a68 <SD_disk_initialize+0x188>
	{
		/* timeout 1 sec */
		Timer1 = 1000;
 8000926:	4b5f      	ldr	r3, [pc, #380]	; (8000aa4 <SD_disk_initialize+0x1c4>)
 8000928:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800092c:	801a      	strh	r2, [r3, #0]

		/* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
		if (SD_SendCmd(CMD8, 0x1AA) == 1)
 800092e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8000932:	2048      	movs	r0, #72	; 0x48
 8000934:	f7ff ff7f 	bl	8000836 <SD_SendCmd>
 8000938:	4603      	mov	r3, r0
 800093a:	2b01      	cmp	r3, #1
 800093c:	d155      	bne.n	80009ea <SD_disk_initialize+0x10a>
		{
			/* operation condition register */
			for (n = 0; n < 4; n++)
 800093e:	2300      	movs	r3, #0
 8000940:	73fb      	strb	r3, [r7, #15]
 8000942:	e00c      	b.n	800095e <SD_disk_initialize+0x7e>
			{
				ocr[n] = SPI_RxByte();
 8000944:	7bfc      	ldrb	r4, [r7, #15]
 8000946:	f7ff fe67 	bl	8000618 <SPI_RxByte>
 800094a:	4603      	mov	r3, r0
 800094c:	461a      	mov	r2, r3
 800094e:	f107 0310 	add.w	r3, r7, #16
 8000952:	4423      	add	r3, r4
 8000954:	f803 2c08 	strb.w	r2, [r3, #-8]
			for (n = 0; n < 4; n++)
 8000958:	7bfb      	ldrb	r3, [r7, #15]
 800095a:	3301      	adds	r3, #1
 800095c:	73fb      	strb	r3, [r7, #15]
 800095e:	7bfb      	ldrb	r3, [r7, #15]
 8000960:	2b03      	cmp	r3, #3
 8000962:	d9ef      	bls.n	8000944 <SD_disk_initialize+0x64>
			}

			/* voltage range 2.7-3.6V */
			if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 8000964:	7abb      	ldrb	r3, [r7, #10]
 8000966:	2b01      	cmp	r3, #1
 8000968:	d17e      	bne.n	8000a68 <SD_disk_initialize+0x188>
 800096a:	7afb      	ldrb	r3, [r7, #11]
 800096c:	2baa      	cmp	r3, #170	; 0xaa
 800096e:	d17b      	bne.n	8000a68 <SD_disk_initialize+0x188>
			{
				/* ACMD41 with HCS bit */
				do {
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8000970:	2100      	movs	r1, #0
 8000972:	2077      	movs	r0, #119	; 0x77
 8000974:	f7ff ff5f 	bl	8000836 <SD_SendCmd>
 8000978:	4603      	mov	r3, r0
 800097a:	2b01      	cmp	r3, #1
 800097c:	d807      	bhi.n	800098e <SD_disk_initialize+0xae>
 800097e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8000982:	2069      	movs	r0, #105	; 0x69
 8000984:	f7ff ff57 	bl	8000836 <SD_SendCmd>
 8000988:	4603      	mov	r3, r0
 800098a:	2b00      	cmp	r3, #0
 800098c:	d004      	beq.n	8000998 <SD_disk_initialize+0xb8>
				} while (Timer1);
 800098e:	4b45      	ldr	r3, [pc, #276]	; (8000aa4 <SD_disk_initialize+0x1c4>)
 8000990:	881b      	ldrh	r3, [r3, #0]
 8000992:	2b00      	cmp	r3, #0
 8000994:	d1ec      	bne.n	8000970 <SD_disk_initialize+0x90>
 8000996:	e000      	b.n	800099a <SD_disk_initialize+0xba>
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8000998:	bf00      	nop

				/* READ_OCR */
				if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 800099a:	4b42      	ldr	r3, [pc, #264]	; (8000aa4 <SD_disk_initialize+0x1c4>)
 800099c:	881b      	ldrh	r3, [r3, #0]
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d062      	beq.n	8000a68 <SD_disk_initialize+0x188>
 80009a2:	2100      	movs	r1, #0
 80009a4:	207a      	movs	r0, #122	; 0x7a
 80009a6:	f7ff ff46 	bl	8000836 <SD_SendCmd>
 80009aa:	4603      	mov	r3, r0
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d15b      	bne.n	8000a68 <SD_disk_initialize+0x188>
				{
					/* Check CCS bit */
					for (n = 0; n < 4; n++)
 80009b0:	2300      	movs	r3, #0
 80009b2:	73fb      	strb	r3, [r7, #15]
 80009b4:	e00c      	b.n	80009d0 <SD_disk_initialize+0xf0>
					{
						ocr[n] = SPI_RxByte();
 80009b6:	7bfc      	ldrb	r4, [r7, #15]
 80009b8:	f7ff fe2e 	bl	8000618 <SPI_RxByte>
 80009bc:	4603      	mov	r3, r0
 80009be:	461a      	mov	r2, r3
 80009c0:	f107 0310 	add.w	r3, r7, #16
 80009c4:	4423      	add	r3, r4
 80009c6:	f803 2c08 	strb.w	r2, [r3, #-8]
					for (n = 0; n < 4; n++)
 80009ca:	7bfb      	ldrb	r3, [r7, #15]
 80009cc:	3301      	adds	r3, #1
 80009ce:	73fb      	strb	r3, [r7, #15]
 80009d0:	7bfb      	ldrb	r3, [r7, #15]
 80009d2:	2b03      	cmp	r3, #3
 80009d4:	d9ef      	bls.n	80009b6 <SD_disk_initialize+0xd6>
					}

					/* SDv2 (HC or SC) */
					type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 80009d6:	7a3b      	ldrb	r3, [r7, #8]
 80009d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d001      	beq.n	80009e4 <SD_disk_initialize+0x104>
 80009e0:	230c      	movs	r3, #12
 80009e2:	e000      	b.n	80009e6 <SD_disk_initialize+0x106>
 80009e4:	2304      	movs	r3, #4
 80009e6:	73bb      	strb	r3, [r7, #14]
 80009e8:	e03e      	b.n	8000a68 <SD_disk_initialize+0x188>
			}
		}
		else
		{
			/* SDC V1 or MMC */
			type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 80009ea:	2100      	movs	r1, #0
 80009ec:	2077      	movs	r0, #119	; 0x77
 80009ee:	f7ff ff22 	bl	8000836 <SD_SendCmd>
 80009f2:	4603      	mov	r3, r0
 80009f4:	2b01      	cmp	r3, #1
 80009f6:	d808      	bhi.n	8000a0a <SD_disk_initialize+0x12a>
 80009f8:	2100      	movs	r1, #0
 80009fa:	2069      	movs	r0, #105	; 0x69
 80009fc:	f7ff ff1b 	bl	8000836 <SD_SendCmd>
 8000a00:	4603      	mov	r3, r0
 8000a02:	2b01      	cmp	r3, #1
 8000a04:	d801      	bhi.n	8000a0a <SD_disk_initialize+0x12a>
 8000a06:	2302      	movs	r3, #2
 8000a08:	e000      	b.n	8000a0c <SD_disk_initialize+0x12c>
 8000a0a:	2301      	movs	r3, #1
 8000a0c:	73bb      	strb	r3, [r7, #14]

			do
			{
				if (type == CT_SD1)
 8000a0e:	7bbb      	ldrb	r3, [r7, #14]
 8000a10:	2b02      	cmp	r3, #2
 8000a12:	d10e      	bne.n	8000a32 <SD_disk_initialize+0x152>
				{
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 8000a14:	2100      	movs	r1, #0
 8000a16:	2077      	movs	r0, #119	; 0x77
 8000a18:	f7ff ff0d 	bl	8000836 <SD_SendCmd>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	2b01      	cmp	r3, #1
 8000a20:	d80e      	bhi.n	8000a40 <SD_disk_initialize+0x160>
 8000a22:	2100      	movs	r1, #0
 8000a24:	2069      	movs	r0, #105	; 0x69
 8000a26:	f7ff ff06 	bl	8000836 <SD_SendCmd>
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d107      	bne.n	8000a40 <SD_disk_initialize+0x160>
 8000a30:	e00c      	b.n	8000a4c <SD_disk_initialize+0x16c>
				}
				else
				{
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8000a32:	2100      	movs	r1, #0
 8000a34:	2041      	movs	r0, #65	; 0x41
 8000a36:	f7ff fefe 	bl	8000836 <SD_SendCmd>
 8000a3a:	4603      	mov	r3, r0
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d004      	beq.n	8000a4a <SD_disk_initialize+0x16a>
				}

			} while (Timer1);
 8000a40:	4b18      	ldr	r3, [pc, #96]	; (8000aa4 <SD_disk_initialize+0x1c4>)
 8000a42:	881b      	ldrh	r3, [r3, #0]
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d1e2      	bne.n	8000a0e <SD_disk_initialize+0x12e>
 8000a48:	e000      	b.n	8000a4c <SD_disk_initialize+0x16c>
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8000a4a:	bf00      	nop

			/* SET_BLOCKLEN */
			if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 8000a4c:	4b15      	ldr	r3, [pc, #84]	; (8000aa4 <SD_disk_initialize+0x1c4>)
 8000a4e:	881b      	ldrh	r3, [r3, #0]
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d007      	beq.n	8000a64 <SD_disk_initialize+0x184>
 8000a54:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a58:	2050      	movs	r0, #80	; 0x50
 8000a5a:	f7ff feec 	bl	8000836 <SD_SendCmd>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d001      	beq.n	8000a68 <SD_disk_initialize+0x188>
 8000a64:	2300      	movs	r3, #0
 8000a66:	73bb      	strb	r3, [r7, #14]
		}
	}

	CardType = type;
 8000a68:	4a0f      	ldr	r2, [pc, #60]	; (8000aa8 <SD_disk_initialize+0x1c8>)
 8000a6a:	7bbb      	ldrb	r3, [r7, #14]
 8000a6c:	7013      	strb	r3, [r2, #0]

	/* Idle */
	DESELECT();
 8000a6e:	f7ff fd91 	bl	8000594 <DESELECT>
	SPI_RxByte();
 8000a72:	f7ff fdd1 	bl	8000618 <SPI_RxByte>

	/* Clear STA_NOINIT */
	if (type)
 8000a76:	7bbb      	ldrb	r3, [r7, #14]
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d008      	beq.n	8000a8e <SD_disk_initialize+0x1ae>
	{
		Stat &= ~STA_NOINIT;
 8000a7c:	4b08      	ldr	r3, [pc, #32]	; (8000aa0 <SD_disk_initialize+0x1c0>)
 8000a7e:	781b      	ldrb	r3, [r3, #0]
 8000a80:	b2db      	uxtb	r3, r3
 8000a82:	f023 0301 	bic.w	r3, r3, #1
 8000a86:	b2da      	uxtb	r2, r3
 8000a88:	4b05      	ldr	r3, [pc, #20]	; (8000aa0 <SD_disk_initialize+0x1c0>)
 8000a8a:	701a      	strb	r2, [r3, #0]
 8000a8c:	e001      	b.n	8000a92 <SD_disk_initialize+0x1b2>
	}
	else
	{
		/* Initialization failed */
		SD_PowerOff();
 8000a8e:	f7ff fe49 	bl	8000724 <SD_PowerOff>
	}

	return Stat;
 8000a92:	4b03      	ldr	r3, [pc, #12]	; (8000aa0 <SD_disk_initialize+0x1c0>)
 8000a94:	781b      	ldrb	r3, [r3, #0]
 8000a96:	b2db      	uxtb	r3, r3
}
 8000a98:	4618      	mov	r0, r3
 8000a9a:	3714      	adds	r7, #20
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	bd90      	pop	{r4, r7, pc}
 8000aa0:	20000000 	.word	0x20000000
 8000aa4:	200019b6 	.word	0x200019b6
 8000aa8:	200000a8 	.word	0x200000a8

08000aac <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv) 
{
 8000aac:	b480      	push	{r7}
 8000aae:	b083      	sub	sp, #12
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;
 8000ab6:	79fb      	ldrb	r3, [r7, #7]
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d001      	beq.n	8000ac0 <SD_disk_status+0x14>
 8000abc:	2301      	movs	r3, #1
 8000abe:	e002      	b.n	8000ac6 <SD_disk_status+0x1a>
	return Stat;
 8000ac0:	4b04      	ldr	r3, [pc, #16]	; (8000ad4 <SD_disk_status+0x28>)
 8000ac2:	781b      	ldrb	r3, [r3, #0]
 8000ac4:	b2db      	uxtb	r3, r3
}
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	370c      	adds	r7, #12
 8000aca:	46bd      	mov	sp, r7
 8000acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad0:	4770      	bx	lr
 8000ad2:	bf00      	nop
 8000ad4:	20000000 	.word	0x20000000

08000ad8 <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count) 
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b084      	sub	sp, #16
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	60b9      	str	r1, [r7, #8]
 8000ae0:	607a      	str	r2, [r7, #4]
 8000ae2:	603b      	str	r3, [r7, #0]
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8000ae8:	7bfb      	ldrb	r3, [r7, #15]
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d102      	bne.n	8000af4 <SD_disk_read+0x1c>
 8000aee:	683b      	ldr	r3, [r7, #0]
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d101      	bne.n	8000af8 <SD_disk_read+0x20>
 8000af4:	2304      	movs	r3, #4
 8000af6:	e051      	b.n	8000b9c <SD_disk_read+0xc4>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000af8:	4b2a      	ldr	r3, [pc, #168]	; (8000ba4 <SD_disk_read+0xcc>)
 8000afa:	781b      	ldrb	r3, [r3, #0]
 8000afc:	b2db      	uxtb	r3, r3
 8000afe:	f003 0301 	and.w	r3, r3, #1
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d001      	beq.n	8000b0a <SD_disk_read+0x32>
 8000b06:	2303      	movs	r3, #3
 8000b08:	e048      	b.n	8000b9c <SD_disk_read+0xc4>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8000b0a:	4b27      	ldr	r3, [pc, #156]	; (8000ba8 <SD_disk_read+0xd0>)
 8000b0c:	781b      	ldrb	r3, [r3, #0]
 8000b0e:	f003 0304 	and.w	r3, r3, #4
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d102      	bne.n	8000b1c <SD_disk_read+0x44>
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	025b      	lsls	r3, r3, #9
 8000b1a:	607b      	str	r3, [r7, #4]

	SELECT();
 8000b1c:	f7ff fd2c 	bl	8000578 <SELECT>

	if (count == 1)
 8000b20:	683b      	ldr	r3, [r7, #0]
 8000b22:	2b01      	cmp	r3, #1
 8000b24:	d111      	bne.n	8000b4a <SD_disk_read+0x72>
	{
		/* READ_SINGLE_BLOCK */
		if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 8000b26:	6879      	ldr	r1, [r7, #4]
 8000b28:	2051      	movs	r0, #81	; 0x51
 8000b2a:	f7ff fe84 	bl	8000836 <SD_SendCmd>
 8000b2e:	4603      	mov	r3, r0
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d129      	bne.n	8000b88 <SD_disk_read+0xb0>
 8000b34:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b38:	68b8      	ldr	r0, [r7, #8]
 8000b3a:	f7ff fe0b 	bl	8000754 <SD_RxDataBlock>
 8000b3e:	4603      	mov	r3, r0
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d021      	beq.n	8000b88 <SD_disk_read+0xb0>
 8000b44:	2300      	movs	r3, #0
 8000b46:	603b      	str	r3, [r7, #0]
 8000b48:	e01e      	b.n	8000b88 <SD_disk_read+0xb0>
	}
	else
	{
		/* READ_MULTIPLE_BLOCK */
		if (SD_SendCmd(CMD18, sector) == 0)
 8000b4a:	6879      	ldr	r1, [r7, #4]
 8000b4c:	2052      	movs	r0, #82	; 0x52
 8000b4e:	f7ff fe72 	bl	8000836 <SD_SendCmd>
 8000b52:	4603      	mov	r3, r0
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d117      	bne.n	8000b88 <SD_disk_read+0xb0>
		{
			do {
				if (!SD_RxDataBlock(buff, 512)) break;
 8000b58:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b5c:	68b8      	ldr	r0, [r7, #8]
 8000b5e:	f7ff fdf9 	bl	8000754 <SD_RxDataBlock>
 8000b62:	4603      	mov	r3, r0
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d00a      	beq.n	8000b7e <SD_disk_read+0xa6>
				buff += 512;
 8000b68:	68bb      	ldr	r3, [r7, #8]
 8000b6a:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000b6e:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8000b70:	683b      	ldr	r3, [r7, #0]
 8000b72:	3b01      	subs	r3, #1
 8000b74:	603b      	str	r3, [r7, #0]
 8000b76:	683b      	ldr	r3, [r7, #0]
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d1ed      	bne.n	8000b58 <SD_disk_read+0x80>
 8000b7c:	e000      	b.n	8000b80 <SD_disk_read+0xa8>
				if (!SD_RxDataBlock(buff, 512)) break;
 8000b7e:	bf00      	nop

			/* STOP_TRANSMISSION */
			SD_SendCmd(CMD12, 0);
 8000b80:	2100      	movs	r1, #0
 8000b82:	204c      	movs	r0, #76	; 0x4c
 8000b84:	f7ff fe57 	bl	8000836 <SD_SendCmd>
		}
	}

	/* Idle */
	DESELECT();
 8000b88:	f7ff fd04 	bl	8000594 <DESELECT>
	SPI_RxByte();
 8000b8c:	f7ff fd44 	bl	8000618 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8000b90:	683b      	ldr	r3, [r7, #0]
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	bf14      	ite	ne
 8000b96:	2301      	movne	r3, #1
 8000b98:	2300      	moveq	r3, #0
 8000b9a:	b2db      	uxtb	r3, r3
}
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	3710      	adds	r7, #16
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bd80      	pop	{r7, pc}
 8000ba4:	20000000 	.word	0x20000000
 8000ba8:	200000a8 	.word	0x200000a8

08000bac <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count) 
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b084      	sub	sp, #16
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	60b9      	str	r1, [r7, #8]
 8000bb4:	607a      	str	r2, [r7, #4]
 8000bb6:	603b      	str	r3, [r7, #0]
 8000bb8:	4603      	mov	r3, r0
 8000bba:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8000bbc:	7bfb      	ldrb	r3, [r7, #15]
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d102      	bne.n	8000bc8 <SD_disk_write+0x1c>
 8000bc2:	683b      	ldr	r3, [r7, #0]
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d101      	bne.n	8000bcc <SD_disk_write+0x20>
 8000bc8:	2304      	movs	r3, #4
 8000bca:	e06b      	b.n	8000ca4 <SD_disk_write+0xf8>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000bcc:	4b37      	ldr	r3, [pc, #220]	; (8000cac <SD_disk_write+0x100>)
 8000bce:	781b      	ldrb	r3, [r3, #0]
 8000bd0:	b2db      	uxtb	r3, r3
 8000bd2:	f003 0301 	and.w	r3, r3, #1
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d001      	beq.n	8000bde <SD_disk_write+0x32>
 8000bda:	2303      	movs	r3, #3
 8000bdc:	e062      	b.n	8000ca4 <SD_disk_write+0xf8>

	/* write protection */
	if (Stat & STA_PROTECT) return RES_WRPRT;
 8000bde:	4b33      	ldr	r3, [pc, #204]	; (8000cac <SD_disk_write+0x100>)
 8000be0:	781b      	ldrb	r3, [r3, #0]
 8000be2:	b2db      	uxtb	r3, r3
 8000be4:	f003 0304 	and.w	r3, r3, #4
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d001      	beq.n	8000bf0 <SD_disk_write+0x44>
 8000bec:	2302      	movs	r3, #2
 8000bee:	e059      	b.n	8000ca4 <SD_disk_write+0xf8>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8000bf0:	4b2f      	ldr	r3, [pc, #188]	; (8000cb0 <SD_disk_write+0x104>)
 8000bf2:	781b      	ldrb	r3, [r3, #0]
 8000bf4:	f003 0304 	and.w	r3, r3, #4
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d102      	bne.n	8000c02 <SD_disk_write+0x56>
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	025b      	lsls	r3, r3, #9
 8000c00:	607b      	str	r3, [r7, #4]

	SELECT();
 8000c02:	f7ff fcb9 	bl	8000578 <SELECT>

	if (count == 1)
 8000c06:	683b      	ldr	r3, [r7, #0]
 8000c08:	2b01      	cmp	r3, #1
 8000c0a:	d110      	bne.n	8000c2e <SD_disk_write+0x82>
	{
		/* WRITE_BLOCK */
		if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 8000c0c:	6879      	ldr	r1, [r7, #4]
 8000c0e:	2058      	movs	r0, #88	; 0x58
 8000c10:	f7ff fe11 	bl	8000836 <SD_SendCmd>
 8000c14:	4603      	mov	r3, r0
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d13a      	bne.n	8000c90 <SD_disk_write+0xe4>
 8000c1a:	21fe      	movs	r1, #254	; 0xfe
 8000c1c:	68b8      	ldr	r0, [r7, #8]
 8000c1e:	f7ff fdc7 	bl	80007b0 <SD_TxDataBlock>
 8000c22:	4603      	mov	r3, r0
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d033      	beq.n	8000c90 <SD_disk_write+0xe4>
			count = 0;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	603b      	str	r3, [r7, #0]
 8000c2c:	e030      	b.n	8000c90 <SD_disk_write+0xe4>
	}
	else
	{
		/* WRITE_MULTIPLE_BLOCK */
		if (CardType & CT_SD1)
 8000c2e:	4b20      	ldr	r3, [pc, #128]	; (8000cb0 <SD_disk_write+0x104>)
 8000c30:	781b      	ldrb	r3, [r3, #0]
 8000c32:	f003 0302 	and.w	r3, r3, #2
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d007      	beq.n	8000c4a <SD_disk_write+0x9e>
		{
			SD_SendCmd(CMD55, 0);
 8000c3a:	2100      	movs	r1, #0
 8000c3c:	2077      	movs	r0, #119	; 0x77
 8000c3e:	f7ff fdfa 	bl	8000836 <SD_SendCmd>
			SD_SendCmd(CMD23, count); /* ACMD23 */
 8000c42:	6839      	ldr	r1, [r7, #0]
 8000c44:	2057      	movs	r0, #87	; 0x57
 8000c46:	f7ff fdf6 	bl	8000836 <SD_SendCmd>
		}

		if (SD_SendCmd(CMD25, sector) == 0)
 8000c4a:	6879      	ldr	r1, [r7, #4]
 8000c4c:	2059      	movs	r0, #89	; 0x59
 8000c4e:	f7ff fdf2 	bl	8000836 <SD_SendCmd>
 8000c52:	4603      	mov	r3, r0
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d11b      	bne.n	8000c90 <SD_disk_write+0xe4>
		{
			do {
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8000c58:	21fc      	movs	r1, #252	; 0xfc
 8000c5a:	68b8      	ldr	r0, [r7, #8]
 8000c5c:	f7ff fda8 	bl	80007b0 <SD_TxDataBlock>
 8000c60:	4603      	mov	r3, r0
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d00a      	beq.n	8000c7c <SD_disk_write+0xd0>
				buff += 512;
 8000c66:	68bb      	ldr	r3, [r7, #8]
 8000c68:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000c6c:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8000c6e:	683b      	ldr	r3, [r7, #0]
 8000c70:	3b01      	subs	r3, #1
 8000c72:	603b      	str	r3, [r7, #0]
 8000c74:	683b      	ldr	r3, [r7, #0]
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d1ee      	bne.n	8000c58 <SD_disk_write+0xac>
 8000c7a:	e000      	b.n	8000c7e <SD_disk_write+0xd2>
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8000c7c:	bf00      	nop

			/* STOP_TRAN token */
			if(!SD_TxDataBlock(0, 0xFD))
 8000c7e:	21fd      	movs	r1, #253	; 0xfd
 8000c80:	2000      	movs	r0, #0
 8000c82:	f7ff fd95 	bl	80007b0 <SD_TxDataBlock>
 8000c86:	4603      	mov	r3, r0
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d101      	bne.n	8000c90 <SD_disk_write+0xe4>
			{
				count = 1;
 8000c8c:	2301      	movs	r3, #1
 8000c8e:	603b      	str	r3, [r7, #0]
			}
		}
	}

	/* Idle */
	DESELECT();
 8000c90:	f7ff fc80 	bl	8000594 <DESELECT>
	SPI_RxByte();
 8000c94:	f7ff fcc0 	bl	8000618 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8000c98:	683b      	ldr	r3, [r7, #0]
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	bf14      	ite	ne
 8000c9e:	2301      	movne	r3, #1
 8000ca0:	2300      	moveq	r3, #0
 8000ca2:	b2db      	uxtb	r3, r3
}
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	3710      	adds	r7, #16
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	bd80      	pop	{r7, pc}
 8000cac:	20000000 	.word	0x20000000
 8000cb0:	200000a8 	.word	0x200000a8

08000cb4 <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff) 
{
 8000cb4:	b590      	push	{r4, r7, lr}
 8000cb6:	b08b      	sub	sp, #44	; 0x2c
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	4603      	mov	r3, r0
 8000cbc:	603a      	str	r2, [r7, #0]
 8000cbe:	71fb      	strb	r3, [r7, #7]
 8000cc0:	460b      	mov	r3, r1
 8000cc2:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	uint8_t n, csd[16], *ptr = buff;
 8000cc4:	683b      	ldr	r3, [r7, #0]
 8000cc6:	623b      	str	r3, [r7, #32]
	WORD csize;

	/* pdrv should be 0 */
	if (drv) return RES_PARERR;
 8000cc8:	79fb      	ldrb	r3, [r7, #7]
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d001      	beq.n	8000cd2 <SD_disk_ioctl+0x1e>
 8000cce:	2304      	movs	r3, #4
 8000cd0:	e115      	b.n	8000efe <SD_disk_ioctl+0x24a>
	res = RES_ERROR;
 8000cd2:	2301      	movs	r3, #1
 8000cd4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (ctrl == CTRL_POWER)
 8000cd8:	79bb      	ldrb	r3, [r7, #6]
 8000cda:	2b05      	cmp	r3, #5
 8000cdc:	d124      	bne.n	8000d28 <SD_disk_ioctl+0x74>
	{
		switch (*ptr)
 8000cde:	6a3b      	ldr	r3, [r7, #32]
 8000ce0:	781b      	ldrb	r3, [r3, #0]
 8000ce2:	2b02      	cmp	r3, #2
 8000ce4:	d012      	beq.n	8000d0c <SD_disk_ioctl+0x58>
 8000ce6:	2b02      	cmp	r3, #2
 8000ce8:	dc1a      	bgt.n	8000d20 <SD_disk_ioctl+0x6c>
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d002      	beq.n	8000cf4 <SD_disk_ioctl+0x40>
 8000cee:	2b01      	cmp	r3, #1
 8000cf0:	d006      	beq.n	8000d00 <SD_disk_ioctl+0x4c>
 8000cf2:	e015      	b.n	8000d20 <SD_disk_ioctl+0x6c>
		{
		case 0:
			SD_PowerOff();		/* Power Off */
 8000cf4:	f7ff fd16 	bl	8000724 <SD_PowerOff>
			res = RES_OK;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000cfe:	e0fc      	b.n	8000efa <SD_disk_ioctl+0x246>
		case 1:
			SD_PowerOn();		/* Power On */
 8000d00:	f7ff fcce 	bl	80006a0 <SD_PowerOn>
			res = RES_OK;
 8000d04:	2300      	movs	r3, #0
 8000d06:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000d0a:	e0f6      	b.n	8000efa <SD_disk_ioctl+0x246>
		case 2:
			*(ptr + 1) = SD_CheckPower();
 8000d0c:	6a3b      	ldr	r3, [r7, #32]
 8000d0e:	1c5c      	adds	r4, r3, #1
 8000d10:	f7ff fd14 	bl	800073c <SD_CheckPower>
 8000d14:	4603      	mov	r3, r0
 8000d16:	7023      	strb	r3, [r4, #0]
			res = RES_OK;		/* Power Check */
 8000d18:	2300      	movs	r3, #0
 8000d1a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000d1e:	e0ec      	b.n	8000efa <SD_disk_ioctl+0x246>
		default:
			res = RES_PARERR;
 8000d20:	2304      	movs	r3, #4
 8000d22:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000d26:	e0e8      	b.n	8000efa <SD_disk_ioctl+0x246>
		}
	}
	else
	{
		/* no disk */
		if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000d28:	4b77      	ldr	r3, [pc, #476]	; (8000f08 <SD_disk_ioctl+0x254>)
 8000d2a:	781b      	ldrb	r3, [r3, #0]
 8000d2c:	b2db      	uxtb	r3, r3
 8000d2e:	f003 0301 	and.w	r3, r3, #1
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d001      	beq.n	8000d3a <SD_disk_ioctl+0x86>
 8000d36:	2303      	movs	r3, #3
 8000d38:	e0e1      	b.n	8000efe <SD_disk_ioctl+0x24a>

		SELECT();
 8000d3a:	f7ff fc1d 	bl	8000578 <SELECT>

		switch (ctrl)
 8000d3e:	79bb      	ldrb	r3, [r7, #6]
 8000d40:	2b0d      	cmp	r3, #13
 8000d42:	f200 80cb 	bhi.w	8000edc <SD_disk_ioctl+0x228>
 8000d46:	a201      	add	r2, pc, #4	; (adr r2, 8000d4c <SD_disk_ioctl+0x98>)
 8000d48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d4c:	08000e47 	.word	0x08000e47
 8000d50:	08000d85 	.word	0x08000d85
 8000d54:	08000e37 	.word	0x08000e37
 8000d58:	08000edd 	.word	0x08000edd
 8000d5c:	08000edd 	.word	0x08000edd
 8000d60:	08000edd 	.word	0x08000edd
 8000d64:	08000edd 	.word	0x08000edd
 8000d68:	08000edd 	.word	0x08000edd
 8000d6c:	08000edd 	.word	0x08000edd
 8000d70:	08000edd 	.word	0x08000edd
 8000d74:	08000edd 	.word	0x08000edd
 8000d78:	08000e59 	.word	0x08000e59
 8000d7c:	08000e7d 	.word	0x08000e7d
 8000d80:	08000ea1 	.word	0x08000ea1
		{
		case GET_SECTOR_COUNT:
			/* SEND_CSD */
			if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 8000d84:	2100      	movs	r1, #0
 8000d86:	2049      	movs	r0, #73	; 0x49
 8000d88:	f7ff fd55 	bl	8000836 <SD_SendCmd>
 8000d8c:	4603      	mov	r3, r0
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	f040 80a8 	bne.w	8000ee4 <SD_disk_ioctl+0x230>
 8000d94:	f107 030c 	add.w	r3, r7, #12
 8000d98:	2110      	movs	r1, #16
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	f7ff fcda 	bl	8000754 <SD_RxDataBlock>
 8000da0:	4603      	mov	r3, r0
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	f000 809e 	beq.w	8000ee4 <SD_disk_ioctl+0x230>
			{
				if ((csd[0] >> 6) == 1)
 8000da8:	7b3b      	ldrb	r3, [r7, #12]
 8000daa:	099b      	lsrs	r3, r3, #6
 8000dac:	b2db      	uxtb	r3, r3
 8000dae:	2b01      	cmp	r3, #1
 8000db0:	d10e      	bne.n	8000dd0 <SD_disk_ioctl+0x11c>
				{
					/* SDC V2 */
					csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 8000db2:	7d7b      	ldrb	r3, [r7, #21]
 8000db4:	b29a      	uxth	r2, r3
 8000db6:	7d3b      	ldrb	r3, [r7, #20]
 8000db8:	b29b      	uxth	r3, r3
 8000dba:	021b      	lsls	r3, r3, #8
 8000dbc:	b29b      	uxth	r3, r3
 8000dbe:	4413      	add	r3, r2
 8000dc0:	b29b      	uxth	r3, r3
 8000dc2:	3301      	adds	r3, #1
 8000dc4:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << 10;
 8000dc6:	8bfb      	ldrh	r3, [r7, #30]
 8000dc8:	029a      	lsls	r2, r3, #10
 8000dca:	683b      	ldr	r3, [r7, #0]
 8000dcc:	601a      	str	r2, [r3, #0]
 8000dce:	e02e      	b.n	8000e2e <SD_disk_ioctl+0x17a>
				}
				else
				{
					/* MMC or SDC V1 */
					n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8000dd0:	7c7b      	ldrb	r3, [r7, #17]
 8000dd2:	f003 030f 	and.w	r3, r3, #15
 8000dd6:	b2da      	uxtb	r2, r3
 8000dd8:	7dbb      	ldrb	r3, [r7, #22]
 8000dda:	09db      	lsrs	r3, r3, #7
 8000ddc:	b2db      	uxtb	r3, r3
 8000dde:	4413      	add	r3, r2
 8000de0:	b2da      	uxtb	r2, r3
 8000de2:	7d7b      	ldrb	r3, [r7, #21]
 8000de4:	005b      	lsls	r3, r3, #1
 8000de6:	b2db      	uxtb	r3, r3
 8000de8:	f003 0306 	and.w	r3, r3, #6
 8000dec:	b2db      	uxtb	r3, r3
 8000dee:	4413      	add	r3, r2
 8000df0:	b2db      	uxtb	r3, r3
 8000df2:	3302      	adds	r3, #2
 8000df4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
					csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 8000df8:	7d3b      	ldrb	r3, [r7, #20]
 8000dfa:	099b      	lsrs	r3, r3, #6
 8000dfc:	b2db      	uxtb	r3, r3
 8000dfe:	b29a      	uxth	r2, r3
 8000e00:	7cfb      	ldrb	r3, [r7, #19]
 8000e02:	b29b      	uxth	r3, r3
 8000e04:	009b      	lsls	r3, r3, #2
 8000e06:	b29b      	uxth	r3, r3
 8000e08:	4413      	add	r3, r2
 8000e0a:	b29a      	uxth	r2, r3
 8000e0c:	7cbb      	ldrb	r3, [r7, #18]
 8000e0e:	029b      	lsls	r3, r3, #10
 8000e10:	b29b      	uxth	r3, r3
 8000e12:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8000e16:	b29b      	uxth	r3, r3
 8000e18:	4413      	add	r3, r2
 8000e1a:	b29b      	uxth	r3, r3
 8000e1c:	3301      	adds	r3, #1
 8000e1e:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << (n - 9);
 8000e20:	8bfa      	ldrh	r2, [r7, #30]
 8000e22:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000e26:	3b09      	subs	r3, #9
 8000e28:	409a      	lsls	r2, r3
 8000e2a:	683b      	ldr	r3, [r7, #0]
 8000e2c:	601a      	str	r2, [r3, #0]
				}
				res = RES_OK;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
			break;
 8000e34:	e056      	b.n	8000ee4 <SD_disk_ioctl+0x230>
		case GET_SECTOR_SIZE:
			*(WORD*) buff = 512;
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000e3c:	801a      	strh	r2, [r3, #0]
			res = RES_OK;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000e44:	e055      	b.n	8000ef2 <SD_disk_ioctl+0x23e>
		case CTRL_SYNC:
			if (SD_ReadyWait() == 0xFF) res = RES_OK;
 8000e46:	f7ff fc11 	bl	800066c <SD_ReadyWait>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	2bff      	cmp	r3, #255	; 0xff
 8000e4e:	d14b      	bne.n	8000ee8 <SD_disk_ioctl+0x234>
 8000e50:	2300      	movs	r3, #0
 8000e52:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000e56:	e047      	b.n	8000ee8 <SD_disk_ioctl+0x234>
		case MMC_GET_CSD:
			/* SEND_CSD */
			if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8000e58:	2100      	movs	r1, #0
 8000e5a:	2049      	movs	r0, #73	; 0x49
 8000e5c:	f7ff fceb 	bl	8000836 <SD_SendCmd>
 8000e60:	4603      	mov	r3, r0
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d142      	bne.n	8000eec <SD_disk_ioctl+0x238>
 8000e66:	2110      	movs	r1, #16
 8000e68:	6a38      	ldr	r0, [r7, #32]
 8000e6a:	f7ff fc73 	bl	8000754 <SD_RxDataBlock>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d03b      	beq.n	8000eec <SD_disk_ioctl+0x238>
 8000e74:	2300      	movs	r3, #0
 8000e76:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000e7a:	e037      	b.n	8000eec <SD_disk_ioctl+0x238>
		case MMC_GET_CID:
			/* SEND_CID */
			if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8000e7c:	2100      	movs	r1, #0
 8000e7e:	204a      	movs	r0, #74	; 0x4a
 8000e80:	f7ff fcd9 	bl	8000836 <SD_SendCmd>
 8000e84:	4603      	mov	r3, r0
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d132      	bne.n	8000ef0 <SD_disk_ioctl+0x23c>
 8000e8a:	2110      	movs	r1, #16
 8000e8c:	6a38      	ldr	r0, [r7, #32]
 8000e8e:	f7ff fc61 	bl	8000754 <SD_RxDataBlock>
 8000e92:	4603      	mov	r3, r0
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d02b      	beq.n	8000ef0 <SD_disk_ioctl+0x23c>
 8000e98:	2300      	movs	r3, #0
 8000e9a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000e9e:	e027      	b.n	8000ef0 <SD_disk_ioctl+0x23c>
		case MMC_GET_OCR:
			/* READ_OCR */
			if (SD_SendCmd(CMD58, 0) == 0)
 8000ea0:	2100      	movs	r1, #0
 8000ea2:	207a      	movs	r0, #122	; 0x7a
 8000ea4:	f7ff fcc7 	bl	8000836 <SD_SendCmd>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d116      	bne.n	8000edc <SD_disk_ioctl+0x228>
			{
				for (n = 0; n < 4; n++)
 8000eae:	2300      	movs	r3, #0
 8000eb0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8000eb4:	e00b      	b.n	8000ece <SD_disk_ioctl+0x21a>
				{
					*ptr++ = SPI_RxByte();
 8000eb6:	6a3c      	ldr	r4, [r7, #32]
 8000eb8:	1c63      	adds	r3, r4, #1
 8000eba:	623b      	str	r3, [r7, #32]
 8000ebc:	f7ff fbac 	bl	8000618 <SPI_RxByte>
 8000ec0:	4603      	mov	r3, r0
 8000ec2:	7023      	strb	r3, [r4, #0]
				for (n = 0; n < 4; n++)
 8000ec4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000ec8:	3301      	adds	r3, #1
 8000eca:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8000ece:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000ed2:	2b03      	cmp	r3, #3
 8000ed4:	d9ef      	bls.n	8000eb6 <SD_disk_ioctl+0x202>
				}
				res = RES_OK;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
		default:
			res = RES_PARERR;
 8000edc:	2304      	movs	r3, #4
 8000ede:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000ee2:	e006      	b.n	8000ef2 <SD_disk_ioctl+0x23e>
			break;
 8000ee4:	bf00      	nop
 8000ee6:	e004      	b.n	8000ef2 <SD_disk_ioctl+0x23e>
			break;
 8000ee8:	bf00      	nop
 8000eea:	e002      	b.n	8000ef2 <SD_disk_ioctl+0x23e>
			break;
 8000eec:	bf00      	nop
 8000eee:	e000      	b.n	8000ef2 <SD_disk_ioctl+0x23e>
			break;
 8000ef0:	bf00      	nop
		}

		DESELECT();
 8000ef2:	f7ff fb4f 	bl	8000594 <DESELECT>
		SPI_RxByte();
 8000ef6:	f7ff fb8f 	bl	8000618 <SPI_RxByte>
	}

	return res;
 8000efa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8000efe:	4618      	mov	r0, r3
 8000f00:	372c      	adds	r7, #44	; 0x2c
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bd90      	pop	{r4, r7, pc}
 8000f06:	bf00      	nop
 8000f08:	20000000 	.word	0x20000000

08000f0c <__io_putchar>:
PieceHandle_t xPiece;


// sending to UART
PUTCHAR_PROTOTYPE
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b082      	sub	sp, #8
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8000f14:	1d39      	adds	r1, r7, #4
 8000f16:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000f1a:	2201      	movs	r2, #1
 8000f1c:	4803      	ldr	r0, [pc, #12]	; (8000f2c <__io_putchar+0x20>)
 8000f1e:	f003 fb45 	bl	80045ac <HAL_UART_Transmit>
	return ch;
 8000f22:	687b      	ldr	r3, [r7, #4]
}
 8000f24:	4618      	mov	r0, r3
 8000f26:	3708      	adds	r7, #8
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bd80      	pop	{r7, pc}
 8000f2c:	2000ab58 	.word	0x2000ab58

08000f30 <transmit_uart>:


void transmit_uart(char *string) {
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b084      	sub	sp, #16
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
	uint8_t len = strlen(string);
 8000f38:	6878      	ldr	r0, [r7, #4]
 8000f3a:	f7ff f949 	bl	80001d0 <strlen>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	73fb      	strb	r3, [r7, #15]
	HAL_UART_Transmit(&huart2, (uint8_t*) string, len, 200);
 8000f42:	7bfb      	ldrb	r3, [r7, #15]
 8000f44:	b29a      	uxth	r2, r3
 8000f46:	23c8      	movs	r3, #200	; 0xc8
 8000f48:	6879      	ldr	r1, [r7, #4]
 8000f4a:	4803      	ldr	r0, [pc, #12]	; (8000f58 <transmit_uart+0x28>)
 8000f4c:	f003 fb2e 	bl	80045ac <HAL_UART_Transmit>
}
 8000f50:	bf00      	nop
 8000f52:	3710      	adds	r7, #16
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bd80      	pop	{r7, pc}
 8000f58:	2000ab58 	.word	0x2000ab58

08000f5c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f60:	f000 fc3a 	bl	80017d8 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f64:	f000 f81c 	bl	8000fa0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f68:	f000 f8fe 	bl	8001168 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000f6c:	f000 f8cc 	bl	8001108 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8000f70:	f000 f88c 	bl	800108c <MX_SPI1_Init>
  MX_FATFS_Init();
 8000f74:	f003 ffa0 	bl	8004eb8 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000f78:	f007 f8ee 	bl	8008158 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000f7c:	4a05      	ldr	r2, [pc, #20]	; (8000f94 <main+0x38>)
 8000f7e:	2100      	movs	r1, #0
 8000f80:	4805      	ldr	r0, [pc, #20]	; (8000f98 <main+0x3c>)
 8000f82:	f007 f933 	bl	80081ec <osThreadNew>
 8000f86:	4603      	mov	r3, r0
 8000f88:	4a04      	ldr	r2, [pc, #16]	; (8000f9c <main+0x40>)
 8000f8a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000f8c:	f007 f908 	bl	80081a0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f90:	e7fe      	b.n	8000f90 <main+0x34>
 8000f92:	bf00      	nop
 8000f94:	0800c78c 	.word	0x0800c78c
 8000f98:	08001215 	.word	0x08001215
 8000f9c:	200019bc 	.word	0x200019bc

08000fa0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b0b8      	sub	sp, #224	; 0xe0
 8000fa4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fa6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000faa:	2244      	movs	r2, #68	; 0x44
 8000fac:	2100      	movs	r1, #0
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f00a fbbc 	bl	800b72c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fb4:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000fb8:	2200      	movs	r2, #0
 8000fba:	601a      	str	r2, [r3, #0]
 8000fbc:	605a      	str	r2, [r3, #4]
 8000fbe:	609a      	str	r2, [r3, #8]
 8000fc0:	60da      	str	r2, [r3, #12]
 8000fc2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fc4:	463b      	mov	r3, r7
 8000fc6:	2288      	movs	r2, #136	; 0x88
 8000fc8:	2100      	movs	r1, #0
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f00a fbae 	bl	800b72c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000fd0:	2302      	movs	r3, #2
 8000fd2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fd6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000fda:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fde:	2310      	movs	r3, #16
 8000fe0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fe4:	2302      	movs	r3, #2
 8000fe6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000fea:	2302      	movs	r3, #2
 8000fec:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000ff6:	230a      	movs	r3, #10
 8000ff8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000ffc:	2307      	movs	r3, #7
 8000ffe:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001002:	2302      	movs	r3, #2
 8001004:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001008:	2302      	movs	r3, #2
 800100a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800100e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001012:	4618      	mov	r0, r3
 8001014:	f000 ff4c 	bl	8001eb0 <HAL_RCC_OscConfig>
 8001018:	4603      	mov	r3, r0
 800101a:	2b00      	cmp	r3, #0
 800101c:	d001      	beq.n	8001022 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800101e:	f000 f99b 	bl	8001358 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001022:	230f      	movs	r3, #15
 8001024:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001028:	2303      	movs	r3, #3
 800102a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800102e:	2300      	movs	r3, #0
 8001030:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001034:	2300      	movs	r3, #0
 8001036:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800103a:	2300      	movs	r3, #0
 800103c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001040:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001044:	2104      	movs	r1, #4
 8001046:	4618      	mov	r0, r3
 8001048:	f001 fb18 	bl	800267c <HAL_RCC_ClockConfig>
 800104c:	4603      	mov	r3, r0
 800104e:	2b00      	cmp	r3, #0
 8001050:	d001      	beq.n	8001056 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8001052:	f000 f981 	bl	8001358 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001056:	2302      	movs	r3, #2
 8001058:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800105a:	2300      	movs	r3, #0
 800105c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800105e:	463b      	mov	r3, r7
 8001060:	4618      	mov	r0, r3
 8001062:	f001 fd43 	bl	8002aec <HAL_RCCEx_PeriphCLKConfig>
 8001066:	4603      	mov	r3, r0
 8001068:	2b00      	cmp	r3, #0
 800106a:	d001      	beq.n	8001070 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 800106c:	f000 f974 	bl	8001358 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001070:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001074:	f000 fec6 	bl	8001e04 <HAL_PWREx_ControlVoltageScaling>
 8001078:	4603      	mov	r3, r0
 800107a:	2b00      	cmp	r3, #0
 800107c:	d001      	beq.n	8001082 <SystemClock_Config+0xe2>
  {
    Error_Handler();
 800107e:	f000 f96b 	bl	8001358 <Error_Handler>
  }
}
 8001082:	bf00      	nop
 8001084:	37e0      	adds	r7, #224	; 0xe0
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
	...

0800108c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001090:	4b1b      	ldr	r3, [pc, #108]	; (8001100 <MX_SPI1_Init+0x74>)
 8001092:	4a1c      	ldr	r2, [pc, #112]	; (8001104 <MX_SPI1_Init+0x78>)
 8001094:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001096:	4b1a      	ldr	r3, [pc, #104]	; (8001100 <MX_SPI1_Init+0x74>)
 8001098:	f44f 7282 	mov.w	r2, #260	; 0x104
 800109c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800109e:	4b18      	ldr	r3, [pc, #96]	; (8001100 <MX_SPI1_Init+0x74>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80010a4:	4b16      	ldr	r3, [pc, #88]	; (8001100 <MX_SPI1_Init+0x74>)
 80010a6:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80010aa:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80010ac:	4b14      	ldr	r3, [pc, #80]	; (8001100 <MX_SPI1_Init+0x74>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80010b2:	4b13      	ldr	r3, [pc, #76]	; (8001100 <MX_SPI1_Init+0x74>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80010b8:	4b11      	ldr	r3, [pc, #68]	; (8001100 <MX_SPI1_Init+0x74>)
 80010ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 80010be:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80010c0:	4b0f      	ldr	r3, [pc, #60]	; (8001100 <MX_SPI1_Init+0x74>)
 80010c2:	2228      	movs	r2, #40	; 0x28
 80010c4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80010c6:	4b0e      	ldr	r3, [pc, #56]	; (8001100 <MX_SPI1_Init+0x74>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80010cc:	4b0c      	ldr	r3, [pc, #48]	; (8001100 <MX_SPI1_Init+0x74>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80010d2:	4b0b      	ldr	r3, [pc, #44]	; (8001100 <MX_SPI1_Init+0x74>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80010d8:	4b09      	ldr	r3, [pc, #36]	; (8001100 <MX_SPI1_Init+0x74>)
 80010da:	2207      	movs	r2, #7
 80010dc:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80010de:	4b08      	ldr	r3, [pc, #32]	; (8001100 <MX_SPI1_Init+0x74>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80010e4:	4b06      	ldr	r3, [pc, #24]	; (8001100 <MX_SPI1_Init+0x74>)
 80010e6:	2208      	movs	r2, #8
 80010e8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80010ea:	4805      	ldr	r0, [pc, #20]	; (8001100 <MX_SPI1_Init+0x74>)
 80010ec:	f002 f9ba 	bl	8003464 <HAL_SPI_Init>
 80010f0:	4603      	mov	r3, r0
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d001      	beq.n	80010fa <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80010f6:	f000 f92f 	bl	8001358 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80010fa:	bf00      	nop
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	2000aaf4 	.word	0x2000aaf4
 8001104:	40013000 	.word	0x40013000

08001108 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800110c:	4b14      	ldr	r3, [pc, #80]	; (8001160 <MX_USART2_UART_Init+0x58>)
 800110e:	4a15      	ldr	r2, [pc, #84]	; (8001164 <MX_USART2_UART_Init+0x5c>)
 8001110:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001112:	4b13      	ldr	r3, [pc, #76]	; (8001160 <MX_USART2_UART_Init+0x58>)
 8001114:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001118:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800111a:	4b11      	ldr	r3, [pc, #68]	; (8001160 <MX_USART2_UART_Init+0x58>)
 800111c:	2200      	movs	r2, #0
 800111e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001120:	4b0f      	ldr	r3, [pc, #60]	; (8001160 <MX_USART2_UART_Init+0x58>)
 8001122:	2200      	movs	r2, #0
 8001124:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001126:	4b0e      	ldr	r3, [pc, #56]	; (8001160 <MX_USART2_UART_Init+0x58>)
 8001128:	2200      	movs	r2, #0
 800112a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800112c:	4b0c      	ldr	r3, [pc, #48]	; (8001160 <MX_USART2_UART_Init+0x58>)
 800112e:	220c      	movs	r2, #12
 8001130:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001132:	4b0b      	ldr	r3, [pc, #44]	; (8001160 <MX_USART2_UART_Init+0x58>)
 8001134:	2200      	movs	r2, #0
 8001136:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001138:	4b09      	ldr	r3, [pc, #36]	; (8001160 <MX_USART2_UART_Init+0x58>)
 800113a:	2200      	movs	r2, #0
 800113c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800113e:	4b08      	ldr	r3, [pc, #32]	; (8001160 <MX_USART2_UART_Init+0x58>)
 8001140:	2200      	movs	r2, #0
 8001142:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001144:	4b06      	ldr	r3, [pc, #24]	; (8001160 <MX_USART2_UART_Init+0x58>)
 8001146:	2200      	movs	r2, #0
 8001148:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800114a:	4805      	ldr	r0, [pc, #20]	; (8001160 <MX_USART2_UART_Init+0x58>)
 800114c:	f003 f9e0 	bl	8004510 <HAL_UART_Init>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d001      	beq.n	800115a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001156:	f000 f8ff 	bl	8001358 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800115a:	bf00      	nop
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	2000ab58 	.word	0x2000ab58
 8001164:	40004400 	.word	0x40004400

08001168 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b08a      	sub	sp, #40	; 0x28
 800116c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800116e:	f107 0314 	add.w	r3, r7, #20
 8001172:	2200      	movs	r2, #0
 8001174:	601a      	str	r2, [r3, #0]
 8001176:	605a      	str	r2, [r3, #4]
 8001178:	609a      	str	r2, [r3, #8]
 800117a:	60da      	str	r2, [r3, #12]
 800117c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800117e:	4b23      	ldr	r3, [pc, #140]	; (800120c <MX_GPIO_Init+0xa4>)
 8001180:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001182:	4a22      	ldr	r2, [pc, #136]	; (800120c <MX_GPIO_Init+0xa4>)
 8001184:	f043 0304 	orr.w	r3, r3, #4
 8001188:	64d3      	str	r3, [r2, #76]	; 0x4c
 800118a:	4b20      	ldr	r3, [pc, #128]	; (800120c <MX_GPIO_Init+0xa4>)
 800118c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800118e:	f003 0304 	and.w	r3, r3, #4
 8001192:	613b      	str	r3, [r7, #16]
 8001194:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001196:	4b1d      	ldr	r3, [pc, #116]	; (800120c <MX_GPIO_Init+0xa4>)
 8001198:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800119a:	4a1c      	ldr	r2, [pc, #112]	; (800120c <MX_GPIO_Init+0xa4>)
 800119c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011a2:	4b1a      	ldr	r3, [pc, #104]	; (800120c <MX_GPIO_Init+0xa4>)
 80011a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80011aa:	60fb      	str	r3, [r7, #12]
 80011ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011ae:	4b17      	ldr	r3, [pc, #92]	; (800120c <MX_GPIO_Init+0xa4>)
 80011b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011b2:	4a16      	ldr	r2, [pc, #88]	; (800120c <MX_GPIO_Init+0xa4>)
 80011b4:	f043 0301 	orr.w	r3, r3, #1
 80011b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011ba:	4b14      	ldr	r3, [pc, #80]	; (800120c <MX_GPIO_Init+0xa4>)
 80011bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011be:	f003 0301 	and.w	r3, r3, #1
 80011c2:	60bb      	str	r3, [r7, #8]
 80011c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011c6:	4b11      	ldr	r3, [pc, #68]	; (800120c <MX_GPIO_Init+0xa4>)
 80011c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011ca:	4a10      	ldr	r2, [pc, #64]	; (800120c <MX_GPIO_Init+0xa4>)
 80011cc:	f043 0302 	orr.w	r3, r3, #2
 80011d0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011d2:	4b0e      	ldr	r3, [pc, #56]	; (800120c <MX_GPIO_Init+0xa4>)
 80011d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011d6:	f003 0302 	and.w	r3, r3, #2
 80011da:	607b      	str	r3, [r7, #4]
 80011dc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 80011de:	2201      	movs	r2, #1
 80011e0:	2140      	movs	r1, #64	; 0x40
 80011e2:	480b      	ldr	r0, [pc, #44]	; (8001210 <MX_GPIO_Init+0xa8>)
 80011e4:	f000 fde8 	bl	8001db8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80011e8:	2340      	movs	r3, #64	; 0x40
 80011ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011ec:	2301      	movs	r3, #1
 80011ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f0:	2300      	movs	r3, #0
 80011f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80011f4:	2301      	movs	r3, #1
 80011f6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011f8:	f107 0314 	add.w	r3, r7, #20
 80011fc:	4619      	mov	r1, r3
 80011fe:	4804      	ldr	r0, [pc, #16]	; (8001210 <MX_GPIO_Init+0xa8>)
 8001200:	f000 fc30 	bl	8001a64 <HAL_GPIO_Init>

}
 8001204:	bf00      	nop
 8001206:	3728      	adds	r7, #40	; 0x28
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	40021000 	.word	0x40021000
 8001210:	48000400 	.word	0x48000400

08001214 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b084      	sub	sp, #16
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
		*/

  /* Infinite loop */
  for(;;)
  {
  	osDelay(2000);
 800121c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001220:	f007 f876 	bl	8008310 <osDelay>


  	// Mount
 		fres = f_mount(&fs, "", 0);
 8001224:	2200      	movs	r2, #0
 8001226:	4934      	ldr	r1, [pc, #208]	; (80012f8 <StartDefaultTask+0xe4>)
 8001228:	4834      	ldr	r0, [pc, #208]	; (80012fc <StartDefaultTask+0xe8>)
 800122a:	f006 f8d9 	bl	80073e0 <f_mount>
 800122e:	4603      	mov	r3, r0
 8001230:	461a      	mov	r2, r3
 8001232:	4b33      	ldr	r3, [pc, #204]	; (8001300 <StartDefaultTask+0xec>)
 8001234:	701a      	strb	r2, [r3, #0]
 		if (fres == FR_OK) {
 8001236:	4b32      	ldr	r3, [pc, #200]	; (8001300 <StartDefaultTask+0xec>)
 8001238:	781b      	ldrb	r3, [r3, #0]
 800123a:	2b00      	cmp	r3, #0
 800123c:	d103      	bne.n	8001246 <StartDefaultTask+0x32>
 			transmit_uart("Micro SD card is mounted successfully!\n");
 800123e:	4831      	ldr	r0, [pc, #196]	; (8001304 <StartDefaultTask+0xf0>)
 8001240:	f7ff fe76 	bl	8000f30 <transmit_uart>
 8001244:	e006      	b.n	8001254 <StartDefaultTask+0x40>
 		} else if (fres != FR_OK) {
 8001246:	4b2e      	ldr	r3, [pc, #184]	; (8001300 <StartDefaultTask+0xec>)
 8001248:	781b      	ldrb	r3, [r3, #0]
 800124a:	2b00      	cmp	r3, #0
 800124c:	d002      	beq.n	8001254 <StartDefaultTask+0x40>
 			transmit_uart("Micro SD card's mount error!\n");
 800124e:	482e      	ldr	r0, [pc, #184]	; (8001308 <StartDefaultTask+0xf4>)
 8001250:	f7ff fe6e 	bl	8000f30 <transmit_uart>
 			sprintf(mRd, "%s", buffer);
 			transmit_uart(mRd);
 		}
 		*/

 		fres = f_open(&fil, "piece_test.txt", FA_READ);
 8001254:	2201      	movs	r2, #1
 8001256:	492d      	ldr	r1, [pc, #180]	; (800130c <StartDefaultTask+0xf8>)
 8001258:	482d      	ldr	r0, [pc, #180]	; (8001310 <StartDefaultTask+0xfc>)
 800125a:	f006 f925 	bl	80074a8 <f_open>
 800125e:	4603      	mov	r3, r0
 8001260:	461a      	mov	r2, r3
 8001262:	4b27      	ldr	r3, [pc, #156]	; (8001300 <StartDefaultTask+0xec>)
 8001264:	701a      	strb	r2, [r3, #0]
 		if (fres == FR_OK) {
 8001266:	4b26      	ldr	r3, [pc, #152]	; (8001300 <StartDefaultTask+0xec>)
 8001268:	781b      	ldrb	r3, [r3, #0]
 800126a:	2b00      	cmp	r3, #0
 800126c:	d103      	bne.n	8001276 <StartDefaultTask+0x62>
 			transmit_uart("File opened for reading.\n");
 800126e:	4829      	ldr	r0, [pc, #164]	; (8001314 <StartDefaultTask+0x100>)
 8001270:	f7ff fe5e 	bl	8000f30 <transmit_uart>
 8001274:	e006      	b.n	8001284 <StartDefaultTask+0x70>
 		} else if (fres != FR_OK) {
 8001276:	4b22      	ldr	r3, [pc, #136]	; (8001300 <StartDefaultTask+0xec>)
 8001278:	781b      	ldrb	r3, [r3, #0]
 800127a:	2b00      	cmp	r3, #0
 800127c:	d002      	beq.n	8001284 <StartDefaultTask+0x70>
 			transmit_uart("File was not opened for reading!\n");
 800127e:	4826      	ldr	r0, [pc, #152]	; (8001318 <StartDefaultTask+0x104>)
 8001280:	f7ff fe56 	bl	8000f30 <transmit_uart>
 	 	printf("Composition Size: %lu\r\n", ulCompositionSize);
		*/


 		uint8_t usNumBytesRead;
 		f_read(&fil, xPiece.xPieceInformation.pusName, sizeof(xPiece.xPieceInformation.pusName), &usNumBytesRead);
 8001284:	f107 030f 	add.w	r3, r7, #15
 8001288:	2280      	movs	r2, #128	; 0x80
 800128a:	4924      	ldr	r1, [pc, #144]	; (800131c <StartDefaultTask+0x108>)
 800128c:	4820      	ldr	r0, [pc, #128]	; (8001310 <StartDefaultTask+0xfc>)
 800128e:	f006 fb6e 	bl	800796e <f_read>
 	 	printf("Name: %s\r\n", xPiece.xPieceInformation.pusName);
 8001292:	4922      	ldr	r1, [pc, #136]	; (800131c <StartDefaultTask+0x108>)
 8001294:	4822      	ldr	r0, [pc, #136]	; (8001320 <StartDefaultTask+0x10c>)
 8001296:	f00a fa51 	bl	800b73c <iprintf>
 			transmit_uart(mRd);
 		}
 		*/

 		/* Close file */
 		fres = f_close(&fil);
 800129a:	481d      	ldr	r0, [pc, #116]	; (8001310 <StartDefaultTask+0xfc>)
 800129c:	f006 fd7e 	bl	8007d9c <f_close>
 80012a0:	4603      	mov	r3, r0
 80012a2:	461a      	mov	r2, r3
 80012a4:	4b16      	ldr	r3, [pc, #88]	; (8001300 <StartDefaultTask+0xec>)
 80012a6:	701a      	strb	r2, [r3, #0]
 		if (fres == FR_OK) {
 80012a8:	4b15      	ldr	r3, [pc, #84]	; (8001300 <StartDefaultTask+0xec>)
 80012aa:	781b      	ldrb	r3, [r3, #0]
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d103      	bne.n	80012b8 <StartDefaultTask+0xa4>
 			transmit_uart("The file is closed.\n");
 80012b0:	481c      	ldr	r0, [pc, #112]	; (8001324 <StartDefaultTask+0x110>)
 80012b2:	f7ff fe3d 	bl	8000f30 <transmit_uart>
 80012b6:	e006      	b.n	80012c6 <StartDefaultTask+0xb2>
 		} else if (fres != FR_OK) {
 80012b8:	4b11      	ldr	r3, [pc, #68]	; (8001300 <StartDefaultTask+0xec>)
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d002      	beq.n	80012c6 <StartDefaultTask+0xb2>
 			transmit_uart("The file was not closed.\n");
 80012c0:	4819      	ldr	r0, [pc, #100]	; (8001328 <StartDefaultTask+0x114>)
 80012c2:	f7ff fe35 	bl	8000f30 <transmit_uart>
 		}

 		f_mount(NULL, "", 1);
 80012c6:	2201      	movs	r2, #1
 80012c8:	490b      	ldr	r1, [pc, #44]	; (80012f8 <StartDefaultTask+0xe4>)
 80012ca:	2000      	movs	r0, #0
 80012cc:	f006 f888 	bl	80073e0 <f_mount>
 		if (fres == FR_OK) {
 80012d0:	4b0b      	ldr	r3, [pc, #44]	; (8001300 <StartDefaultTask+0xec>)
 80012d2:	781b      	ldrb	r3, [r3, #0]
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d103      	bne.n	80012e0 <StartDefaultTask+0xcc>
 			transmit_uart("The Micro SD card is unmounted!\n");
 80012d8:	4814      	ldr	r0, [pc, #80]	; (800132c <StartDefaultTask+0x118>)
 80012da:	f7ff fe29 	bl	8000f30 <transmit_uart>
 80012de:	e006      	b.n	80012ee <StartDefaultTask+0xda>
 		} else if (fres != FR_OK) {
 80012e0:	4b07      	ldr	r3, [pc, #28]	; (8001300 <StartDefaultTask+0xec>)
 80012e2:	781b      	ldrb	r3, [r3, #0]
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d002      	beq.n	80012ee <StartDefaultTask+0xda>
 			transmit_uart("The Micro SD was not unmounted!");
 80012e8:	4811      	ldr	r0, [pc, #68]	; (8001330 <StartDefaultTask+0x11c>)
 80012ea:	f7ff fe21 	bl	8000f30 <transmit_uart>





    osDelay(2000);
 80012ee:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80012f2:	f007 f80d 	bl	8008310 <osDelay>
  {
 80012f6:	e791      	b.n	800121c <StartDefaultTask+0x8>
 80012f8:	0800c60c 	.word	0x0800c60c
 80012fc:	200019c0 	.word	0x200019c0
 8001300:	2000abdc 	.word	0x2000abdc
 8001304:	0800c610 	.word	0x0800c610
 8001308:	0800c638 	.word	0x0800c638
 800130c:	0800c658 	.word	0x0800c658
 8001310:	2000abe0 	.word	0x2000abe0
 8001314:	0800c668 	.word	0x0800c668
 8001318:	0800c684 	.word	0x0800c684
 800131c:	20002a64 	.word	0x20002a64
 8001320:	0800c6a8 	.word	0x0800c6a8
 8001324:	0800c6b4 	.word	0x0800c6b4
 8001328:	0800c6cc 	.word	0x0800c6cc
 800132c:	0800c6e8 	.word	0x0800c6e8
 8001330:	0800c70c 	.word	0x0800c70c

08001334 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b082      	sub	sp, #8
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	4a04      	ldr	r2, [pc, #16]	; (8001354 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001342:	4293      	cmp	r3, r2
 8001344:	d101      	bne.n	800134a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001346:	f000 fa67 	bl	8001818 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800134a:	bf00      	nop
 800134c:	3708      	adds	r7, #8
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}
 8001352:	bf00      	nop
 8001354:	40001000 	.word	0x40001000

08001358 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001358:	b480      	push	{r7}
 800135a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800135c:	b672      	cpsid	i
}
 800135e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001360:	e7fe      	b.n	8001360 <Error_Handler+0x8>
	...

08001364 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b082      	sub	sp, #8
 8001368:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800136a:	4b11      	ldr	r3, [pc, #68]	; (80013b0 <HAL_MspInit+0x4c>)
 800136c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800136e:	4a10      	ldr	r2, [pc, #64]	; (80013b0 <HAL_MspInit+0x4c>)
 8001370:	f043 0301 	orr.w	r3, r3, #1
 8001374:	6613      	str	r3, [r2, #96]	; 0x60
 8001376:	4b0e      	ldr	r3, [pc, #56]	; (80013b0 <HAL_MspInit+0x4c>)
 8001378:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800137a:	f003 0301 	and.w	r3, r3, #1
 800137e:	607b      	str	r3, [r7, #4]
 8001380:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001382:	4b0b      	ldr	r3, [pc, #44]	; (80013b0 <HAL_MspInit+0x4c>)
 8001384:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001386:	4a0a      	ldr	r2, [pc, #40]	; (80013b0 <HAL_MspInit+0x4c>)
 8001388:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800138c:	6593      	str	r3, [r2, #88]	; 0x58
 800138e:	4b08      	ldr	r3, [pc, #32]	; (80013b0 <HAL_MspInit+0x4c>)
 8001390:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001392:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001396:	603b      	str	r3, [r7, #0]
 8001398:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800139a:	2200      	movs	r2, #0
 800139c:	210f      	movs	r1, #15
 800139e:	f06f 0001 	mvn.w	r0, #1
 80013a2:	f000 fb35 	bl	8001a10 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013a6:	bf00      	nop
 80013a8:	3708      	adds	r7, #8
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	40021000 	.word	0x40021000

080013b4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b08a      	sub	sp, #40	; 0x28
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013bc:	f107 0314 	add.w	r3, r7, #20
 80013c0:	2200      	movs	r2, #0
 80013c2:	601a      	str	r2, [r3, #0]
 80013c4:	605a      	str	r2, [r3, #4]
 80013c6:	609a      	str	r2, [r3, #8]
 80013c8:	60da      	str	r2, [r3, #12]
 80013ca:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	4a17      	ldr	r2, [pc, #92]	; (8001430 <HAL_SPI_MspInit+0x7c>)
 80013d2:	4293      	cmp	r3, r2
 80013d4:	d128      	bne.n	8001428 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80013d6:	4b17      	ldr	r3, [pc, #92]	; (8001434 <HAL_SPI_MspInit+0x80>)
 80013d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80013da:	4a16      	ldr	r2, [pc, #88]	; (8001434 <HAL_SPI_MspInit+0x80>)
 80013dc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80013e0:	6613      	str	r3, [r2, #96]	; 0x60
 80013e2:	4b14      	ldr	r3, [pc, #80]	; (8001434 <HAL_SPI_MspInit+0x80>)
 80013e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80013e6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80013ea:	613b      	str	r3, [r7, #16]
 80013ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013ee:	4b11      	ldr	r3, [pc, #68]	; (8001434 <HAL_SPI_MspInit+0x80>)
 80013f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013f2:	4a10      	ldr	r2, [pc, #64]	; (8001434 <HAL_SPI_MspInit+0x80>)
 80013f4:	f043 0301 	orr.w	r3, r3, #1
 80013f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013fa:	4b0e      	ldr	r3, [pc, #56]	; (8001434 <HAL_SPI_MspInit+0x80>)
 80013fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013fe:	f003 0301 	and.w	r3, r3, #1
 8001402:	60fb      	str	r3, [r7, #12]
 8001404:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001406:	23e0      	movs	r3, #224	; 0xe0
 8001408:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800140a:	2302      	movs	r3, #2
 800140c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800140e:	2300      	movs	r3, #0
 8001410:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001412:	2303      	movs	r3, #3
 8001414:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001416:	2305      	movs	r3, #5
 8001418:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800141a:	f107 0314 	add.w	r3, r7, #20
 800141e:	4619      	mov	r1, r3
 8001420:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001424:	f000 fb1e 	bl	8001a64 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001428:	bf00      	nop
 800142a:	3728      	adds	r7, #40	; 0x28
 800142c:	46bd      	mov	sp, r7
 800142e:	bd80      	pop	{r7, pc}
 8001430:	40013000 	.word	0x40013000
 8001434:	40021000 	.word	0x40021000

08001438 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b08a      	sub	sp, #40	; 0x28
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001440:	f107 0314 	add.w	r3, r7, #20
 8001444:	2200      	movs	r2, #0
 8001446:	601a      	str	r2, [r3, #0]
 8001448:	605a      	str	r2, [r3, #4]
 800144a:	609a      	str	r2, [r3, #8]
 800144c:	60da      	str	r2, [r3, #12]
 800144e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	4a17      	ldr	r2, [pc, #92]	; (80014b4 <HAL_UART_MspInit+0x7c>)
 8001456:	4293      	cmp	r3, r2
 8001458:	d128      	bne.n	80014ac <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800145a:	4b17      	ldr	r3, [pc, #92]	; (80014b8 <HAL_UART_MspInit+0x80>)
 800145c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800145e:	4a16      	ldr	r2, [pc, #88]	; (80014b8 <HAL_UART_MspInit+0x80>)
 8001460:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001464:	6593      	str	r3, [r2, #88]	; 0x58
 8001466:	4b14      	ldr	r3, [pc, #80]	; (80014b8 <HAL_UART_MspInit+0x80>)
 8001468:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800146a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800146e:	613b      	str	r3, [r7, #16]
 8001470:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001472:	4b11      	ldr	r3, [pc, #68]	; (80014b8 <HAL_UART_MspInit+0x80>)
 8001474:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001476:	4a10      	ldr	r2, [pc, #64]	; (80014b8 <HAL_UART_MspInit+0x80>)
 8001478:	f043 0301 	orr.w	r3, r3, #1
 800147c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800147e:	4b0e      	ldr	r3, [pc, #56]	; (80014b8 <HAL_UART_MspInit+0x80>)
 8001480:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001482:	f003 0301 	and.w	r3, r3, #1
 8001486:	60fb      	str	r3, [r7, #12]
 8001488:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800148a:	230c      	movs	r3, #12
 800148c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800148e:	2302      	movs	r3, #2
 8001490:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001492:	2300      	movs	r3, #0
 8001494:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001496:	2303      	movs	r3, #3
 8001498:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800149a:	2307      	movs	r3, #7
 800149c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800149e:	f107 0314 	add.w	r3, r7, #20
 80014a2:	4619      	mov	r1, r3
 80014a4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014a8:	f000 fadc 	bl	8001a64 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80014ac:	bf00      	nop
 80014ae:	3728      	adds	r7, #40	; 0x28
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bd80      	pop	{r7, pc}
 80014b4:	40004400 	.word	0x40004400
 80014b8:	40021000 	.word	0x40021000

080014bc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b08c      	sub	sp, #48	; 0x30
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80014c4:	2300      	movs	r3, #0
 80014c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80014c8:	2300      	movs	r3, #0
 80014ca:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 80014cc:	2200      	movs	r2, #0
 80014ce:	6879      	ldr	r1, [r7, #4]
 80014d0:	2036      	movs	r0, #54	; 0x36
 80014d2:	f000 fa9d 	bl	8001a10 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80014d6:	2036      	movs	r0, #54	; 0x36
 80014d8:	f000 fab6 	bl	8001a48 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80014dc:	4b1e      	ldr	r3, [pc, #120]	; (8001558 <HAL_InitTick+0x9c>)
 80014de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014e0:	4a1d      	ldr	r2, [pc, #116]	; (8001558 <HAL_InitTick+0x9c>)
 80014e2:	f043 0310 	orr.w	r3, r3, #16
 80014e6:	6593      	str	r3, [r2, #88]	; 0x58
 80014e8:	4b1b      	ldr	r3, [pc, #108]	; (8001558 <HAL_InitTick+0x9c>)
 80014ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014ec:	f003 0310 	and.w	r3, r3, #16
 80014f0:	60fb      	str	r3, [r7, #12]
 80014f2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80014f4:	f107 0210 	add.w	r2, r7, #16
 80014f8:	f107 0314 	add.w	r3, r7, #20
 80014fc:	4611      	mov	r1, r2
 80014fe:	4618      	mov	r0, r3
 8001500:	f001 fa62 	bl	80029c8 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001504:	f001 fa34 	bl	8002970 <HAL_RCC_GetPCLK1Freq>
 8001508:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800150a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800150c:	4a13      	ldr	r2, [pc, #76]	; (800155c <HAL_InitTick+0xa0>)
 800150e:	fba2 2303 	umull	r2, r3, r2, r3
 8001512:	0c9b      	lsrs	r3, r3, #18
 8001514:	3b01      	subs	r3, #1
 8001516:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001518:	4b11      	ldr	r3, [pc, #68]	; (8001560 <HAL_InitTick+0xa4>)
 800151a:	4a12      	ldr	r2, [pc, #72]	; (8001564 <HAL_InitTick+0xa8>)
 800151c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800151e:	4b10      	ldr	r3, [pc, #64]	; (8001560 <HAL_InitTick+0xa4>)
 8001520:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001524:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001526:	4a0e      	ldr	r2, [pc, #56]	; (8001560 <HAL_InitTick+0xa4>)
 8001528:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800152a:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800152c:	4b0c      	ldr	r3, [pc, #48]	; (8001560 <HAL_InitTick+0xa4>)
 800152e:	2200      	movs	r2, #0
 8001530:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001532:	4b0b      	ldr	r3, [pc, #44]	; (8001560 <HAL_InitTick+0xa4>)
 8001534:	2200      	movs	r2, #0
 8001536:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8001538:	4809      	ldr	r0, [pc, #36]	; (8001560 <HAL_InitTick+0xa4>)
 800153a:	f002 fd17 	bl	8003f6c <HAL_TIM_Base_Init>
 800153e:	4603      	mov	r3, r0
 8001540:	2b00      	cmp	r3, #0
 8001542:	d104      	bne.n	800154e <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8001544:	4806      	ldr	r0, [pc, #24]	; (8001560 <HAL_InitTick+0xa4>)
 8001546:	f002 fd73 	bl	8004030 <HAL_TIM_Base_Start_IT>
 800154a:	4603      	mov	r3, r0
 800154c:	e000      	b.n	8001550 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 800154e:	2301      	movs	r3, #1
}
 8001550:	4618      	mov	r0, r3
 8001552:	3730      	adds	r7, #48	; 0x30
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}
 8001558:	40021000 	.word	0x40021000
 800155c:	431bde83 	.word	0x431bde83
 8001560:	2000bc10 	.word	0x2000bc10
 8001564:	40001000 	.word	0x40001000

08001568 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001568:	b480      	push	{r7}
 800156a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800156c:	e7fe      	b.n	800156c <NMI_Handler+0x4>

0800156e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800156e:	b480      	push	{r7}
 8001570:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001572:	e7fe      	b.n	8001572 <HardFault_Handler+0x4>

08001574 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001574:	b480      	push	{r7}
 8001576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001578:	e7fe      	b.n	8001578 <MemManage_Handler+0x4>

0800157a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800157a:	b480      	push	{r7}
 800157c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800157e:	e7fe      	b.n	800157e <BusFault_Handler+0x4>

08001580 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001580:	b480      	push	{r7}
 8001582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001584:	e7fe      	b.n	8001584 <UsageFault_Handler+0x4>

08001586 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001586:	b480      	push	{r7}
 8001588:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800158a:	bf00      	nop
 800158c:	46bd      	mov	sp, r7
 800158e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001592:	4770      	bx	lr

08001594 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */
	if (Timer1 > 0)
 8001598:	4b0c      	ldr	r3, [pc, #48]	; (80015cc <TIM6_DAC_IRQHandler+0x38>)
 800159a:	881b      	ldrh	r3, [r3, #0]
 800159c:	2b00      	cmp	r3, #0
 800159e:	d005      	beq.n	80015ac <TIM6_DAC_IRQHandler+0x18>
	{
		Timer1--;
 80015a0:	4b0a      	ldr	r3, [pc, #40]	; (80015cc <TIM6_DAC_IRQHandler+0x38>)
 80015a2:	881b      	ldrh	r3, [r3, #0]
 80015a4:	3b01      	subs	r3, #1
 80015a6:	b29a      	uxth	r2, r3
 80015a8:	4b08      	ldr	r3, [pc, #32]	; (80015cc <TIM6_DAC_IRQHandler+0x38>)
 80015aa:	801a      	strh	r2, [r3, #0]
	}

	if (Timer2 > 0)
 80015ac:	4b08      	ldr	r3, [pc, #32]	; (80015d0 <TIM6_DAC_IRQHandler+0x3c>)
 80015ae:	881b      	ldrh	r3, [r3, #0]
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d005      	beq.n	80015c0 <TIM6_DAC_IRQHandler+0x2c>
	{
		Timer2--;
 80015b4:	4b06      	ldr	r3, [pc, #24]	; (80015d0 <TIM6_DAC_IRQHandler+0x3c>)
 80015b6:	881b      	ldrh	r3, [r3, #0]
 80015b8:	3b01      	subs	r3, #1
 80015ba:	b29a      	uxth	r2, r3
 80015bc:	4b04      	ldr	r3, [pc, #16]	; (80015d0 <TIM6_DAC_IRQHandler+0x3c>)
 80015be:	801a      	strh	r2, [r3, #0]
	}
  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80015c0:	4804      	ldr	r0, [pc, #16]	; (80015d4 <TIM6_DAC_IRQHandler+0x40>)
 80015c2:	f002 fda5 	bl	8004110 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */
  //HAL_SYSTICK_IRQHandler();
  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80015c6:	bf00      	nop
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	bf00      	nop
 80015cc:	200019b6 	.word	0x200019b6
 80015d0:	200019b4 	.word	0x200019b4
 80015d4:	2000bc10 	.word	0x2000bc10

080015d8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b086      	sub	sp, #24
 80015dc:	af00      	add	r7, sp, #0
 80015de:	60f8      	str	r0, [r7, #12]
 80015e0:	60b9      	str	r1, [r7, #8]
 80015e2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015e4:	2300      	movs	r3, #0
 80015e6:	617b      	str	r3, [r7, #20]
 80015e8:	e00a      	b.n	8001600 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80015ea:	f3af 8000 	nop.w
 80015ee:	4601      	mov	r1, r0
 80015f0:	68bb      	ldr	r3, [r7, #8]
 80015f2:	1c5a      	adds	r2, r3, #1
 80015f4:	60ba      	str	r2, [r7, #8]
 80015f6:	b2ca      	uxtb	r2, r1
 80015f8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015fa:	697b      	ldr	r3, [r7, #20]
 80015fc:	3301      	adds	r3, #1
 80015fe:	617b      	str	r3, [r7, #20]
 8001600:	697a      	ldr	r2, [r7, #20]
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	429a      	cmp	r2, r3
 8001606:	dbf0      	blt.n	80015ea <_read+0x12>
	}

return len;
 8001608:	687b      	ldr	r3, [r7, #4]
}
 800160a:	4618      	mov	r0, r3
 800160c:	3718      	adds	r7, #24
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}

08001612 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001612:	b580      	push	{r7, lr}
 8001614:	b086      	sub	sp, #24
 8001616:	af00      	add	r7, sp, #0
 8001618:	60f8      	str	r0, [r7, #12]
 800161a:	60b9      	str	r1, [r7, #8]
 800161c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800161e:	2300      	movs	r3, #0
 8001620:	617b      	str	r3, [r7, #20]
 8001622:	e009      	b.n	8001638 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001624:	68bb      	ldr	r3, [r7, #8]
 8001626:	1c5a      	adds	r2, r3, #1
 8001628:	60ba      	str	r2, [r7, #8]
 800162a:	781b      	ldrb	r3, [r3, #0]
 800162c:	4618      	mov	r0, r3
 800162e:	f7ff fc6d 	bl	8000f0c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001632:	697b      	ldr	r3, [r7, #20]
 8001634:	3301      	adds	r3, #1
 8001636:	617b      	str	r3, [r7, #20]
 8001638:	697a      	ldr	r2, [r7, #20]
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	429a      	cmp	r2, r3
 800163e:	dbf1      	blt.n	8001624 <_write+0x12>
	}
	return len;
 8001640:	687b      	ldr	r3, [r7, #4]
}
 8001642:	4618      	mov	r0, r3
 8001644:	3718      	adds	r7, #24
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}

0800164a <_close>:

int _close(int file)
{
 800164a:	b480      	push	{r7}
 800164c:	b083      	sub	sp, #12
 800164e:	af00      	add	r7, sp, #0
 8001650:	6078      	str	r0, [r7, #4]
	return -1;
 8001652:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001656:	4618      	mov	r0, r3
 8001658:	370c      	adds	r7, #12
 800165a:	46bd      	mov	sp, r7
 800165c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001660:	4770      	bx	lr

08001662 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001662:	b480      	push	{r7}
 8001664:	b083      	sub	sp, #12
 8001666:	af00      	add	r7, sp, #0
 8001668:	6078      	str	r0, [r7, #4]
 800166a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001672:	605a      	str	r2, [r3, #4]
	return 0;
 8001674:	2300      	movs	r3, #0
}
 8001676:	4618      	mov	r0, r3
 8001678:	370c      	adds	r7, #12
 800167a:	46bd      	mov	sp, r7
 800167c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001680:	4770      	bx	lr

08001682 <_isatty>:

int _isatty(int file)
{
 8001682:	b480      	push	{r7}
 8001684:	b083      	sub	sp, #12
 8001686:	af00      	add	r7, sp, #0
 8001688:	6078      	str	r0, [r7, #4]
	return 1;
 800168a:	2301      	movs	r3, #1
}
 800168c:	4618      	mov	r0, r3
 800168e:	370c      	adds	r7, #12
 8001690:	46bd      	mov	sp, r7
 8001692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001696:	4770      	bx	lr

08001698 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001698:	b480      	push	{r7}
 800169a:	b085      	sub	sp, #20
 800169c:	af00      	add	r7, sp, #0
 800169e:	60f8      	str	r0, [r7, #12]
 80016a0:	60b9      	str	r1, [r7, #8]
 80016a2:	607a      	str	r2, [r7, #4]
	return 0;
 80016a4:	2300      	movs	r3, #0
}
 80016a6:	4618      	mov	r0, r3
 80016a8:	3714      	adds	r7, #20
 80016aa:	46bd      	mov	sp, r7
 80016ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b0:	4770      	bx	lr
	...

080016b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b086      	sub	sp, #24
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016bc:	4a14      	ldr	r2, [pc, #80]	; (8001710 <_sbrk+0x5c>)
 80016be:	4b15      	ldr	r3, [pc, #84]	; (8001714 <_sbrk+0x60>)
 80016c0:	1ad3      	subs	r3, r2, r3
 80016c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016c4:	697b      	ldr	r3, [r7, #20]
 80016c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016c8:	4b13      	ldr	r3, [pc, #76]	; (8001718 <_sbrk+0x64>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d102      	bne.n	80016d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016d0:	4b11      	ldr	r3, [pc, #68]	; (8001718 <_sbrk+0x64>)
 80016d2:	4a12      	ldr	r2, [pc, #72]	; (800171c <_sbrk+0x68>)
 80016d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016d6:	4b10      	ldr	r3, [pc, #64]	; (8001718 <_sbrk+0x64>)
 80016d8:	681a      	ldr	r2, [r3, #0]
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	4413      	add	r3, r2
 80016de:	693a      	ldr	r2, [r7, #16]
 80016e0:	429a      	cmp	r2, r3
 80016e2:	d207      	bcs.n	80016f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016e4:	f009 ffea 	bl	800b6bc <__errno>
 80016e8:	4603      	mov	r3, r0
 80016ea:	220c      	movs	r2, #12
 80016ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016ee:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80016f2:	e009      	b.n	8001708 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016f4:	4b08      	ldr	r3, [pc, #32]	; (8001718 <_sbrk+0x64>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016fa:	4b07      	ldr	r3, [pc, #28]	; (8001718 <_sbrk+0x64>)
 80016fc:	681a      	ldr	r2, [r3, #0]
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	4413      	add	r3, r2
 8001702:	4a05      	ldr	r2, [pc, #20]	; (8001718 <_sbrk+0x64>)
 8001704:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001706:	68fb      	ldr	r3, [r7, #12]
}
 8001708:	4618      	mov	r0, r3
 800170a:	3718      	adds	r7, #24
 800170c:	46bd      	mov	sp, r7
 800170e:	bd80      	pop	{r7, pc}
 8001710:	20018000 	.word	0x20018000
 8001714:	00000400 	.word	0x00000400
 8001718:	200000ac 	.word	0x200000ac
 800171c:	2000dd28 	.word	0x2000dd28

08001720 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001720:	b480      	push	{r7}
 8001722:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001724:	4b15      	ldr	r3, [pc, #84]	; (800177c <SystemInit+0x5c>)
 8001726:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800172a:	4a14      	ldr	r2, [pc, #80]	; (800177c <SystemInit+0x5c>)
 800172c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001730:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001734:	4b12      	ldr	r3, [pc, #72]	; (8001780 <SystemInit+0x60>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	4a11      	ldr	r2, [pc, #68]	; (8001780 <SystemInit+0x60>)
 800173a:	f043 0301 	orr.w	r3, r3, #1
 800173e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001740:	4b0f      	ldr	r3, [pc, #60]	; (8001780 <SystemInit+0x60>)
 8001742:	2200      	movs	r2, #0
 8001744:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001746:	4b0e      	ldr	r3, [pc, #56]	; (8001780 <SystemInit+0x60>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	4a0d      	ldr	r2, [pc, #52]	; (8001780 <SystemInit+0x60>)
 800174c:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8001750:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001754:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001756:	4b0a      	ldr	r3, [pc, #40]	; (8001780 <SystemInit+0x60>)
 8001758:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800175c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800175e:	4b08      	ldr	r3, [pc, #32]	; (8001780 <SystemInit+0x60>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	4a07      	ldr	r2, [pc, #28]	; (8001780 <SystemInit+0x60>)
 8001764:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001768:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800176a:	4b05      	ldr	r3, [pc, #20]	; (8001780 <SystemInit+0x60>)
 800176c:	2200      	movs	r2, #0
 800176e:	619a      	str	r2, [r3, #24]
}
 8001770:	bf00      	nop
 8001772:	46bd      	mov	sp, r7
 8001774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001778:	4770      	bx	lr
 800177a:	bf00      	nop
 800177c:	e000ed00 	.word	0xe000ed00
 8001780:	40021000 	.word	0x40021000

08001784 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001784:	f8df d034 	ldr.w	sp, [pc, #52]	; 80017bc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001788:	f7ff ffca 	bl	8001720 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800178c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800178e:	e003      	b.n	8001798 <LoopCopyDataInit>

08001790 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001790:	4b0b      	ldr	r3, [pc, #44]	; (80017c0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001792:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001794:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001796:	3104      	adds	r1, #4

08001798 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001798:	480a      	ldr	r0, [pc, #40]	; (80017c4 <LoopForever+0xa>)
	ldr	r3, =_edata
 800179a:	4b0b      	ldr	r3, [pc, #44]	; (80017c8 <LoopForever+0xe>)
	adds	r2, r0, r1
 800179c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800179e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80017a0:	d3f6      	bcc.n	8001790 <CopyDataInit>
	ldr	r2, =_sbss
 80017a2:	4a0a      	ldr	r2, [pc, #40]	; (80017cc <LoopForever+0x12>)
	b	LoopFillZerobss
 80017a4:	e002      	b.n	80017ac <LoopFillZerobss>

080017a6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80017a6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80017a8:	f842 3b04 	str.w	r3, [r2], #4

080017ac <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80017ac:	4b08      	ldr	r3, [pc, #32]	; (80017d0 <LoopForever+0x16>)
	cmp	r2, r3
 80017ae:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80017b0:	d3f9      	bcc.n	80017a6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80017b2:	f009 ff89 	bl	800b6c8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80017b6:	f7ff fbd1 	bl	8000f5c <main>

080017ba <LoopForever>:

LoopForever:
    b LoopForever
 80017ba:	e7fe      	b.n	80017ba <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80017bc:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 80017c0:	0800cce0 	.word	0x0800cce0
	ldr	r0, =_sdata
 80017c4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80017c8:	2000008c 	.word	0x2000008c
	ldr	r2, =_sbss
 80017cc:	2000008c 	.word	0x2000008c
	ldr	r3, = _ebss
 80017d0:	2000dd24 	.word	0x2000dd24

080017d4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80017d4:	e7fe      	b.n	80017d4 <ADC1_2_IRQHandler>
	...

080017d8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b082      	sub	sp, #8
 80017dc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80017de:	2300      	movs	r3, #0
 80017e0:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017e2:	4b0c      	ldr	r3, [pc, #48]	; (8001814 <HAL_Init+0x3c>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	4a0b      	ldr	r2, [pc, #44]	; (8001814 <HAL_Init+0x3c>)
 80017e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017ec:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017ee:	2003      	movs	r0, #3
 80017f0:	f000 f903 	bl	80019fa <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80017f4:	2000      	movs	r0, #0
 80017f6:	f7ff fe61 	bl	80014bc <HAL_InitTick>
 80017fa:	4603      	mov	r3, r0
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d002      	beq.n	8001806 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001800:	2301      	movs	r3, #1
 8001802:	71fb      	strb	r3, [r7, #7]
 8001804:	e001      	b.n	800180a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001806:	f7ff fdad 	bl	8001364 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800180a:	79fb      	ldrb	r3, [r7, #7]
}
 800180c:	4618      	mov	r0, r3
 800180e:	3708      	adds	r7, #8
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}
 8001814:	40022000 	.word	0x40022000

08001818 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001818:	b480      	push	{r7}
 800181a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800181c:	4b06      	ldr	r3, [pc, #24]	; (8001838 <HAL_IncTick+0x20>)
 800181e:	781b      	ldrb	r3, [r3, #0]
 8001820:	461a      	mov	r2, r3
 8001822:	4b06      	ldr	r3, [pc, #24]	; (800183c <HAL_IncTick+0x24>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	4413      	add	r3, r2
 8001828:	4a04      	ldr	r2, [pc, #16]	; (800183c <HAL_IncTick+0x24>)
 800182a:	6013      	str	r3, [r2, #0]
}
 800182c:	bf00      	nop
 800182e:	46bd      	mov	sp, r7
 8001830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001834:	4770      	bx	lr
 8001836:	bf00      	nop
 8001838:	2000000c 	.word	0x2000000c
 800183c:	2000bc5c 	.word	0x2000bc5c

08001840 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001840:	b480      	push	{r7}
 8001842:	af00      	add	r7, sp, #0
  return uwTick;
 8001844:	4b03      	ldr	r3, [pc, #12]	; (8001854 <HAL_GetTick+0x14>)
 8001846:	681b      	ldr	r3, [r3, #0]
}
 8001848:	4618      	mov	r0, r3
 800184a:	46bd      	mov	sp, r7
 800184c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001850:	4770      	bx	lr
 8001852:	bf00      	nop
 8001854:	2000bc5c 	.word	0x2000bc5c

08001858 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b084      	sub	sp, #16
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001860:	f7ff ffee 	bl	8001840 <HAL_GetTick>
 8001864:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001870:	d005      	beq.n	800187e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001872:	4b0a      	ldr	r3, [pc, #40]	; (800189c <HAL_Delay+0x44>)
 8001874:	781b      	ldrb	r3, [r3, #0]
 8001876:	461a      	mov	r2, r3
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	4413      	add	r3, r2
 800187c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800187e:	bf00      	nop
 8001880:	f7ff ffde 	bl	8001840 <HAL_GetTick>
 8001884:	4602      	mov	r2, r0
 8001886:	68bb      	ldr	r3, [r7, #8]
 8001888:	1ad3      	subs	r3, r2, r3
 800188a:	68fa      	ldr	r2, [r7, #12]
 800188c:	429a      	cmp	r2, r3
 800188e:	d8f7      	bhi.n	8001880 <HAL_Delay+0x28>
  {
  }
}
 8001890:	bf00      	nop
 8001892:	bf00      	nop
 8001894:	3710      	adds	r7, #16
 8001896:	46bd      	mov	sp, r7
 8001898:	bd80      	pop	{r7, pc}
 800189a:	bf00      	nop
 800189c:	2000000c 	.word	0x2000000c

080018a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018a0:	b480      	push	{r7}
 80018a2:	b085      	sub	sp, #20
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	f003 0307 	and.w	r3, r3, #7
 80018ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018b0:	4b0c      	ldr	r3, [pc, #48]	; (80018e4 <__NVIC_SetPriorityGrouping+0x44>)
 80018b2:	68db      	ldr	r3, [r3, #12]
 80018b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018b6:	68ba      	ldr	r2, [r7, #8]
 80018b8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80018bc:	4013      	ands	r3, r2
 80018be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018c4:	68bb      	ldr	r3, [r7, #8]
 80018c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018c8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80018cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018d2:	4a04      	ldr	r2, [pc, #16]	; (80018e4 <__NVIC_SetPriorityGrouping+0x44>)
 80018d4:	68bb      	ldr	r3, [r7, #8]
 80018d6:	60d3      	str	r3, [r2, #12]
}
 80018d8:	bf00      	nop
 80018da:	3714      	adds	r7, #20
 80018dc:	46bd      	mov	sp, r7
 80018de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e2:	4770      	bx	lr
 80018e4:	e000ed00 	.word	0xe000ed00

080018e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018e8:	b480      	push	{r7}
 80018ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018ec:	4b04      	ldr	r3, [pc, #16]	; (8001900 <__NVIC_GetPriorityGrouping+0x18>)
 80018ee:	68db      	ldr	r3, [r3, #12]
 80018f0:	0a1b      	lsrs	r3, r3, #8
 80018f2:	f003 0307 	and.w	r3, r3, #7
}
 80018f6:	4618      	mov	r0, r3
 80018f8:	46bd      	mov	sp, r7
 80018fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fe:	4770      	bx	lr
 8001900:	e000ed00 	.word	0xe000ed00

08001904 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001904:	b480      	push	{r7}
 8001906:	b083      	sub	sp, #12
 8001908:	af00      	add	r7, sp, #0
 800190a:	4603      	mov	r3, r0
 800190c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800190e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001912:	2b00      	cmp	r3, #0
 8001914:	db0b      	blt.n	800192e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001916:	79fb      	ldrb	r3, [r7, #7]
 8001918:	f003 021f 	and.w	r2, r3, #31
 800191c:	4907      	ldr	r1, [pc, #28]	; (800193c <__NVIC_EnableIRQ+0x38>)
 800191e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001922:	095b      	lsrs	r3, r3, #5
 8001924:	2001      	movs	r0, #1
 8001926:	fa00 f202 	lsl.w	r2, r0, r2
 800192a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800192e:	bf00      	nop
 8001930:	370c      	adds	r7, #12
 8001932:	46bd      	mov	sp, r7
 8001934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001938:	4770      	bx	lr
 800193a:	bf00      	nop
 800193c:	e000e100 	.word	0xe000e100

08001940 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001940:	b480      	push	{r7}
 8001942:	b083      	sub	sp, #12
 8001944:	af00      	add	r7, sp, #0
 8001946:	4603      	mov	r3, r0
 8001948:	6039      	str	r1, [r7, #0]
 800194a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800194c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001950:	2b00      	cmp	r3, #0
 8001952:	db0a      	blt.n	800196a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	b2da      	uxtb	r2, r3
 8001958:	490c      	ldr	r1, [pc, #48]	; (800198c <__NVIC_SetPriority+0x4c>)
 800195a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800195e:	0112      	lsls	r2, r2, #4
 8001960:	b2d2      	uxtb	r2, r2
 8001962:	440b      	add	r3, r1
 8001964:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001968:	e00a      	b.n	8001980 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800196a:	683b      	ldr	r3, [r7, #0]
 800196c:	b2da      	uxtb	r2, r3
 800196e:	4908      	ldr	r1, [pc, #32]	; (8001990 <__NVIC_SetPriority+0x50>)
 8001970:	79fb      	ldrb	r3, [r7, #7]
 8001972:	f003 030f 	and.w	r3, r3, #15
 8001976:	3b04      	subs	r3, #4
 8001978:	0112      	lsls	r2, r2, #4
 800197a:	b2d2      	uxtb	r2, r2
 800197c:	440b      	add	r3, r1
 800197e:	761a      	strb	r2, [r3, #24]
}
 8001980:	bf00      	nop
 8001982:	370c      	adds	r7, #12
 8001984:	46bd      	mov	sp, r7
 8001986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198a:	4770      	bx	lr
 800198c:	e000e100 	.word	0xe000e100
 8001990:	e000ed00 	.word	0xe000ed00

08001994 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001994:	b480      	push	{r7}
 8001996:	b089      	sub	sp, #36	; 0x24
 8001998:	af00      	add	r7, sp, #0
 800199a:	60f8      	str	r0, [r7, #12]
 800199c:	60b9      	str	r1, [r7, #8]
 800199e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	f003 0307 	and.w	r3, r3, #7
 80019a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019a8:	69fb      	ldr	r3, [r7, #28]
 80019aa:	f1c3 0307 	rsb	r3, r3, #7
 80019ae:	2b04      	cmp	r3, #4
 80019b0:	bf28      	it	cs
 80019b2:	2304      	movcs	r3, #4
 80019b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019b6:	69fb      	ldr	r3, [r7, #28]
 80019b8:	3304      	adds	r3, #4
 80019ba:	2b06      	cmp	r3, #6
 80019bc:	d902      	bls.n	80019c4 <NVIC_EncodePriority+0x30>
 80019be:	69fb      	ldr	r3, [r7, #28]
 80019c0:	3b03      	subs	r3, #3
 80019c2:	e000      	b.n	80019c6 <NVIC_EncodePriority+0x32>
 80019c4:	2300      	movs	r3, #0
 80019c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019c8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80019cc:	69bb      	ldr	r3, [r7, #24]
 80019ce:	fa02 f303 	lsl.w	r3, r2, r3
 80019d2:	43da      	mvns	r2, r3
 80019d4:	68bb      	ldr	r3, [r7, #8]
 80019d6:	401a      	ands	r2, r3
 80019d8:	697b      	ldr	r3, [r7, #20]
 80019da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019dc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80019e0:	697b      	ldr	r3, [r7, #20]
 80019e2:	fa01 f303 	lsl.w	r3, r1, r3
 80019e6:	43d9      	mvns	r1, r3
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019ec:	4313      	orrs	r3, r2
         );
}
 80019ee:	4618      	mov	r0, r3
 80019f0:	3724      	adds	r7, #36	; 0x24
 80019f2:	46bd      	mov	sp, r7
 80019f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f8:	4770      	bx	lr

080019fa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019fa:	b580      	push	{r7, lr}
 80019fc:	b082      	sub	sp, #8
 80019fe:	af00      	add	r7, sp, #0
 8001a00:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a02:	6878      	ldr	r0, [r7, #4]
 8001a04:	f7ff ff4c 	bl	80018a0 <__NVIC_SetPriorityGrouping>
}
 8001a08:	bf00      	nop
 8001a0a:	3708      	adds	r7, #8
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bd80      	pop	{r7, pc}

08001a10 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b086      	sub	sp, #24
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	4603      	mov	r3, r0
 8001a18:	60b9      	str	r1, [r7, #8]
 8001a1a:	607a      	str	r2, [r7, #4]
 8001a1c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001a22:	f7ff ff61 	bl	80018e8 <__NVIC_GetPriorityGrouping>
 8001a26:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a28:	687a      	ldr	r2, [r7, #4]
 8001a2a:	68b9      	ldr	r1, [r7, #8]
 8001a2c:	6978      	ldr	r0, [r7, #20]
 8001a2e:	f7ff ffb1 	bl	8001994 <NVIC_EncodePriority>
 8001a32:	4602      	mov	r2, r0
 8001a34:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a38:	4611      	mov	r1, r2
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	f7ff ff80 	bl	8001940 <__NVIC_SetPriority>
}
 8001a40:	bf00      	nop
 8001a42:	3718      	adds	r7, #24
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}

08001a48 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b082      	sub	sp, #8
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	4603      	mov	r3, r0
 8001a50:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a56:	4618      	mov	r0, r3
 8001a58:	f7ff ff54 	bl	8001904 <__NVIC_EnableIRQ>
}
 8001a5c:	bf00      	nop
 8001a5e:	3708      	adds	r7, #8
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}

08001a64 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a64:	b480      	push	{r7}
 8001a66:	b087      	sub	sp, #28
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
 8001a6c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a72:	e17f      	b.n	8001d74 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	681a      	ldr	r2, [r3, #0]
 8001a78:	2101      	movs	r1, #1
 8001a7a:	697b      	ldr	r3, [r7, #20]
 8001a7c:	fa01 f303 	lsl.w	r3, r1, r3
 8001a80:	4013      	ands	r3, r2
 8001a82:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	f000 8171 	beq.w	8001d6e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	685b      	ldr	r3, [r3, #4]
 8001a90:	2b01      	cmp	r3, #1
 8001a92:	d00b      	beq.n	8001aac <HAL_GPIO_Init+0x48>
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	685b      	ldr	r3, [r3, #4]
 8001a98:	2b02      	cmp	r3, #2
 8001a9a:	d007      	beq.n	8001aac <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001aa0:	2b11      	cmp	r3, #17
 8001aa2:	d003      	beq.n	8001aac <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	685b      	ldr	r3, [r3, #4]
 8001aa8:	2b12      	cmp	r3, #18
 8001aaa:	d130      	bne.n	8001b0e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	689b      	ldr	r3, [r3, #8]
 8001ab0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001ab2:	697b      	ldr	r3, [r7, #20]
 8001ab4:	005b      	lsls	r3, r3, #1
 8001ab6:	2203      	movs	r2, #3
 8001ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8001abc:	43db      	mvns	r3, r3
 8001abe:	693a      	ldr	r2, [r7, #16]
 8001ac0:	4013      	ands	r3, r2
 8001ac2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001ac4:	683b      	ldr	r3, [r7, #0]
 8001ac6:	68da      	ldr	r2, [r3, #12]
 8001ac8:	697b      	ldr	r3, [r7, #20]
 8001aca:	005b      	lsls	r3, r3, #1
 8001acc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad0:	693a      	ldr	r2, [r7, #16]
 8001ad2:	4313      	orrs	r3, r2
 8001ad4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	693a      	ldr	r2, [r7, #16]
 8001ada:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	685b      	ldr	r3, [r3, #4]
 8001ae0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001ae2:	2201      	movs	r2, #1
 8001ae4:	697b      	ldr	r3, [r7, #20]
 8001ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8001aea:	43db      	mvns	r3, r3
 8001aec:	693a      	ldr	r2, [r7, #16]
 8001aee:	4013      	ands	r3, r2
 8001af0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	685b      	ldr	r3, [r3, #4]
 8001af6:	091b      	lsrs	r3, r3, #4
 8001af8:	f003 0201 	and.w	r2, r3, #1
 8001afc:	697b      	ldr	r3, [r7, #20]
 8001afe:	fa02 f303 	lsl.w	r3, r2, r3
 8001b02:	693a      	ldr	r2, [r7, #16]
 8001b04:	4313      	orrs	r3, r2
 8001b06:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	693a      	ldr	r2, [r7, #16]
 8001b0c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	685b      	ldr	r3, [r3, #4]
 8001b12:	f003 0303 	and.w	r3, r3, #3
 8001b16:	2b03      	cmp	r3, #3
 8001b18:	d118      	bne.n	8001b4c <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b1e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001b20:	2201      	movs	r2, #1
 8001b22:	697b      	ldr	r3, [r7, #20]
 8001b24:	fa02 f303 	lsl.w	r3, r2, r3
 8001b28:	43db      	mvns	r3, r3
 8001b2a:	693a      	ldr	r2, [r7, #16]
 8001b2c:	4013      	ands	r3, r2
 8001b2e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	08db      	lsrs	r3, r3, #3
 8001b36:	f003 0201 	and.w	r2, r3, #1
 8001b3a:	697b      	ldr	r3, [r7, #20]
 8001b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b40:	693a      	ldr	r2, [r7, #16]
 8001b42:	4313      	orrs	r3, r2
 8001b44:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	693a      	ldr	r2, [r7, #16]
 8001b4a:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	68db      	ldr	r3, [r3, #12]
 8001b50:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001b52:	697b      	ldr	r3, [r7, #20]
 8001b54:	005b      	lsls	r3, r3, #1
 8001b56:	2203      	movs	r2, #3
 8001b58:	fa02 f303 	lsl.w	r3, r2, r3
 8001b5c:	43db      	mvns	r3, r3
 8001b5e:	693a      	ldr	r2, [r7, #16]
 8001b60:	4013      	ands	r3, r2
 8001b62:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	689a      	ldr	r2, [r3, #8]
 8001b68:	697b      	ldr	r3, [r7, #20]
 8001b6a:	005b      	lsls	r3, r3, #1
 8001b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b70:	693a      	ldr	r2, [r7, #16]
 8001b72:	4313      	orrs	r3, r2
 8001b74:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	693a      	ldr	r2, [r7, #16]
 8001b7a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	685b      	ldr	r3, [r3, #4]
 8001b80:	2b02      	cmp	r3, #2
 8001b82:	d003      	beq.n	8001b8c <HAL_GPIO_Init+0x128>
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	2b12      	cmp	r3, #18
 8001b8a:	d123      	bne.n	8001bd4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001b8c:	697b      	ldr	r3, [r7, #20]
 8001b8e:	08da      	lsrs	r2, r3, #3
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	3208      	adds	r2, #8
 8001b94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b98:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001b9a:	697b      	ldr	r3, [r7, #20]
 8001b9c:	f003 0307 	and.w	r3, r3, #7
 8001ba0:	009b      	lsls	r3, r3, #2
 8001ba2:	220f      	movs	r2, #15
 8001ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba8:	43db      	mvns	r3, r3
 8001baa:	693a      	ldr	r2, [r7, #16]
 8001bac:	4013      	ands	r3, r2
 8001bae:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	691a      	ldr	r2, [r3, #16]
 8001bb4:	697b      	ldr	r3, [r7, #20]
 8001bb6:	f003 0307 	and.w	r3, r3, #7
 8001bba:	009b      	lsls	r3, r3, #2
 8001bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc0:	693a      	ldr	r2, [r7, #16]
 8001bc2:	4313      	orrs	r3, r2
 8001bc4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001bc6:	697b      	ldr	r3, [r7, #20]
 8001bc8:	08da      	lsrs	r2, r3, #3
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	3208      	adds	r2, #8
 8001bce:	6939      	ldr	r1, [r7, #16]
 8001bd0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001bda:	697b      	ldr	r3, [r7, #20]
 8001bdc:	005b      	lsls	r3, r3, #1
 8001bde:	2203      	movs	r2, #3
 8001be0:	fa02 f303 	lsl.w	r3, r2, r3
 8001be4:	43db      	mvns	r3, r3
 8001be6:	693a      	ldr	r2, [r7, #16]
 8001be8:	4013      	ands	r3, r2
 8001bea:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	f003 0203 	and.w	r2, r3, #3
 8001bf4:	697b      	ldr	r3, [r7, #20]
 8001bf6:	005b      	lsls	r3, r3, #1
 8001bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bfc:	693a      	ldr	r2, [r7, #16]
 8001bfe:	4313      	orrs	r3, r2
 8001c00:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	693a      	ldr	r2, [r7, #16]
 8001c06:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	f000 80ac 	beq.w	8001d6e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c16:	4b5f      	ldr	r3, [pc, #380]	; (8001d94 <HAL_GPIO_Init+0x330>)
 8001c18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c1a:	4a5e      	ldr	r2, [pc, #376]	; (8001d94 <HAL_GPIO_Init+0x330>)
 8001c1c:	f043 0301 	orr.w	r3, r3, #1
 8001c20:	6613      	str	r3, [r2, #96]	; 0x60
 8001c22:	4b5c      	ldr	r3, [pc, #368]	; (8001d94 <HAL_GPIO_Init+0x330>)
 8001c24:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c26:	f003 0301 	and.w	r3, r3, #1
 8001c2a:	60bb      	str	r3, [r7, #8]
 8001c2c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001c2e:	4a5a      	ldr	r2, [pc, #360]	; (8001d98 <HAL_GPIO_Init+0x334>)
 8001c30:	697b      	ldr	r3, [r7, #20]
 8001c32:	089b      	lsrs	r3, r3, #2
 8001c34:	3302      	adds	r3, #2
 8001c36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c3a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001c3c:	697b      	ldr	r3, [r7, #20]
 8001c3e:	f003 0303 	and.w	r3, r3, #3
 8001c42:	009b      	lsls	r3, r3, #2
 8001c44:	220f      	movs	r2, #15
 8001c46:	fa02 f303 	lsl.w	r3, r2, r3
 8001c4a:	43db      	mvns	r3, r3
 8001c4c:	693a      	ldr	r2, [r7, #16]
 8001c4e:	4013      	ands	r3, r2
 8001c50:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001c58:	d025      	beq.n	8001ca6 <HAL_GPIO_Init+0x242>
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	4a4f      	ldr	r2, [pc, #316]	; (8001d9c <HAL_GPIO_Init+0x338>)
 8001c5e:	4293      	cmp	r3, r2
 8001c60:	d01f      	beq.n	8001ca2 <HAL_GPIO_Init+0x23e>
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	4a4e      	ldr	r2, [pc, #312]	; (8001da0 <HAL_GPIO_Init+0x33c>)
 8001c66:	4293      	cmp	r3, r2
 8001c68:	d019      	beq.n	8001c9e <HAL_GPIO_Init+0x23a>
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	4a4d      	ldr	r2, [pc, #308]	; (8001da4 <HAL_GPIO_Init+0x340>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d013      	beq.n	8001c9a <HAL_GPIO_Init+0x236>
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	4a4c      	ldr	r2, [pc, #304]	; (8001da8 <HAL_GPIO_Init+0x344>)
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d00d      	beq.n	8001c96 <HAL_GPIO_Init+0x232>
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	4a4b      	ldr	r2, [pc, #300]	; (8001dac <HAL_GPIO_Init+0x348>)
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d007      	beq.n	8001c92 <HAL_GPIO_Init+0x22e>
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	4a4a      	ldr	r2, [pc, #296]	; (8001db0 <HAL_GPIO_Init+0x34c>)
 8001c86:	4293      	cmp	r3, r2
 8001c88:	d101      	bne.n	8001c8e <HAL_GPIO_Init+0x22a>
 8001c8a:	2306      	movs	r3, #6
 8001c8c:	e00c      	b.n	8001ca8 <HAL_GPIO_Init+0x244>
 8001c8e:	2307      	movs	r3, #7
 8001c90:	e00a      	b.n	8001ca8 <HAL_GPIO_Init+0x244>
 8001c92:	2305      	movs	r3, #5
 8001c94:	e008      	b.n	8001ca8 <HAL_GPIO_Init+0x244>
 8001c96:	2304      	movs	r3, #4
 8001c98:	e006      	b.n	8001ca8 <HAL_GPIO_Init+0x244>
 8001c9a:	2303      	movs	r3, #3
 8001c9c:	e004      	b.n	8001ca8 <HAL_GPIO_Init+0x244>
 8001c9e:	2302      	movs	r3, #2
 8001ca0:	e002      	b.n	8001ca8 <HAL_GPIO_Init+0x244>
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	e000      	b.n	8001ca8 <HAL_GPIO_Init+0x244>
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	697a      	ldr	r2, [r7, #20]
 8001caa:	f002 0203 	and.w	r2, r2, #3
 8001cae:	0092      	lsls	r2, r2, #2
 8001cb0:	4093      	lsls	r3, r2
 8001cb2:	693a      	ldr	r2, [r7, #16]
 8001cb4:	4313      	orrs	r3, r2
 8001cb6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001cb8:	4937      	ldr	r1, [pc, #220]	; (8001d98 <HAL_GPIO_Init+0x334>)
 8001cba:	697b      	ldr	r3, [r7, #20]
 8001cbc:	089b      	lsrs	r3, r3, #2
 8001cbe:	3302      	adds	r3, #2
 8001cc0:	693a      	ldr	r2, [r7, #16]
 8001cc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001cc6:	4b3b      	ldr	r3, [pc, #236]	; (8001db4 <HAL_GPIO_Init+0x350>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	43db      	mvns	r3, r3
 8001cd0:	693a      	ldr	r2, [r7, #16]
 8001cd2:	4013      	ands	r3, r2
 8001cd4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001cd6:	683b      	ldr	r3, [r7, #0]
 8001cd8:	685b      	ldr	r3, [r3, #4]
 8001cda:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d003      	beq.n	8001cea <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001ce2:	693a      	ldr	r2, [r7, #16]
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	4313      	orrs	r3, r2
 8001ce8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001cea:	4a32      	ldr	r2, [pc, #200]	; (8001db4 <HAL_GPIO_Init+0x350>)
 8001cec:	693b      	ldr	r3, [r7, #16]
 8001cee:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8001cf0:	4b30      	ldr	r3, [pc, #192]	; (8001db4 <HAL_GPIO_Init+0x350>)
 8001cf2:	685b      	ldr	r3, [r3, #4]
 8001cf4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	43db      	mvns	r3, r3
 8001cfa:	693a      	ldr	r2, [r7, #16]
 8001cfc:	4013      	ands	r3, r2
 8001cfe:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d003      	beq.n	8001d14 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001d0c:	693a      	ldr	r2, [r7, #16]
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	4313      	orrs	r3, r2
 8001d12:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001d14:	4a27      	ldr	r2, [pc, #156]	; (8001db4 <HAL_GPIO_Init+0x350>)
 8001d16:	693b      	ldr	r3, [r7, #16]
 8001d18:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001d1a:	4b26      	ldr	r3, [pc, #152]	; (8001db4 <HAL_GPIO_Init+0x350>)
 8001d1c:	689b      	ldr	r3, [r3, #8]
 8001d1e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	43db      	mvns	r3, r3
 8001d24:	693a      	ldr	r2, [r7, #16]
 8001d26:	4013      	ands	r3, r2
 8001d28:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	685b      	ldr	r3, [r3, #4]
 8001d2e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d003      	beq.n	8001d3e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001d36:	693a      	ldr	r2, [r7, #16]
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	4313      	orrs	r3, r2
 8001d3c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001d3e:	4a1d      	ldr	r2, [pc, #116]	; (8001db4 <HAL_GPIO_Init+0x350>)
 8001d40:	693b      	ldr	r3, [r7, #16]
 8001d42:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001d44:	4b1b      	ldr	r3, [pc, #108]	; (8001db4 <HAL_GPIO_Init+0x350>)
 8001d46:	68db      	ldr	r3, [r3, #12]
 8001d48:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	43db      	mvns	r3, r3
 8001d4e:	693a      	ldr	r2, [r7, #16]
 8001d50:	4013      	ands	r3, r2
 8001d52:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	685b      	ldr	r3, [r3, #4]
 8001d58:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d003      	beq.n	8001d68 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001d60:	693a      	ldr	r2, [r7, #16]
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	4313      	orrs	r3, r2
 8001d66:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001d68:	4a12      	ldr	r2, [pc, #72]	; (8001db4 <HAL_GPIO_Init+0x350>)
 8001d6a:	693b      	ldr	r3, [r7, #16]
 8001d6c:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001d6e:	697b      	ldr	r3, [r7, #20]
 8001d70:	3301      	adds	r3, #1
 8001d72:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	681a      	ldr	r2, [r3, #0]
 8001d78:	697b      	ldr	r3, [r7, #20]
 8001d7a:	fa22 f303 	lsr.w	r3, r2, r3
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	f47f ae78 	bne.w	8001a74 <HAL_GPIO_Init+0x10>
  }
}
 8001d84:	bf00      	nop
 8001d86:	bf00      	nop
 8001d88:	371c      	adds	r7, #28
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d90:	4770      	bx	lr
 8001d92:	bf00      	nop
 8001d94:	40021000 	.word	0x40021000
 8001d98:	40010000 	.word	0x40010000
 8001d9c:	48000400 	.word	0x48000400
 8001da0:	48000800 	.word	0x48000800
 8001da4:	48000c00 	.word	0x48000c00
 8001da8:	48001000 	.word	0x48001000
 8001dac:	48001400 	.word	0x48001400
 8001db0:	48001800 	.word	0x48001800
 8001db4:	40010400 	.word	0x40010400

08001db8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001db8:	b480      	push	{r7}
 8001dba:	b083      	sub	sp, #12
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
 8001dc0:	460b      	mov	r3, r1
 8001dc2:	807b      	strh	r3, [r7, #2]
 8001dc4:	4613      	mov	r3, r2
 8001dc6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001dc8:	787b      	ldrb	r3, [r7, #1]
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d003      	beq.n	8001dd6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001dce:	887a      	ldrh	r2, [r7, #2]
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001dd4:	e002      	b.n	8001ddc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001dd6:	887a      	ldrh	r2, [r7, #2]
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001ddc:	bf00      	nop
 8001dde:	370c      	adds	r7, #12
 8001de0:	46bd      	mov	sp, r7
 8001de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de6:	4770      	bx	lr

08001de8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001de8:	b480      	push	{r7}
 8001dea:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001dec:	4b04      	ldr	r3, [pc, #16]	; (8001e00 <HAL_PWREx_GetVoltageRange+0x18>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001df4:	4618      	mov	r0, r3
 8001df6:	46bd      	mov	sp, r7
 8001df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfc:	4770      	bx	lr
 8001dfe:	bf00      	nop
 8001e00:	40007000 	.word	0x40007000

08001e04 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001e04:	b480      	push	{r7}
 8001e06:	b085      	sub	sp, #20
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001e12:	d130      	bne.n	8001e76 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001e14:	4b23      	ldr	r3, [pc, #140]	; (8001ea4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001e1c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001e20:	d038      	beq.n	8001e94 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e22:	4b20      	ldr	r3, [pc, #128]	; (8001ea4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001e2a:	4a1e      	ldr	r2, [pc, #120]	; (8001ea4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e2c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001e30:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001e32:	4b1d      	ldr	r3, [pc, #116]	; (8001ea8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	2232      	movs	r2, #50	; 0x32
 8001e38:	fb02 f303 	mul.w	r3, r2, r3
 8001e3c:	4a1b      	ldr	r2, [pc, #108]	; (8001eac <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001e3e:	fba2 2303 	umull	r2, r3, r2, r3
 8001e42:	0c9b      	lsrs	r3, r3, #18
 8001e44:	3301      	adds	r3, #1
 8001e46:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001e48:	e002      	b.n	8001e50 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	3b01      	subs	r3, #1
 8001e4e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001e50:	4b14      	ldr	r3, [pc, #80]	; (8001ea4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e52:	695b      	ldr	r3, [r3, #20]
 8001e54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e58:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e5c:	d102      	bne.n	8001e64 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d1f2      	bne.n	8001e4a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001e64:	4b0f      	ldr	r3, [pc, #60]	; (8001ea4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e66:	695b      	ldr	r3, [r3, #20]
 8001e68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e6c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e70:	d110      	bne.n	8001e94 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001e72:	2303      	movs	r3, #3
 8001e74:	e00f      	b.n	8001e96 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001e76:	4b0b      	ldr	r3, [pc, #44]	; (8001ea4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001e7e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e82:	d007      	beq.n	8001e94 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001e84:	4b07      	ldr	r3, [pc, #28]	; (8001ea4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001e8c:	4a05      	ldr	r2, [pc, #20]	; (8001ea4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e8e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001e92:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001e94:	2300      	movs	r3, #0
}
 8001e96:	4618      	mov	r0, r3
 8001e98:	3714      	adds	r7, #20
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea0:	4770      	bx	lr
 8001ea2:	bf00      	nop
 8001ea4:	40007000 	.word	0x40007000
 8001ea8:	20000004 	.word	0x20000004
 8001eac:	431bde83 	.word	0x431bde83

08001eb0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b088      	sub	sp, #32
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d101      	bne.n	8001ec2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	e3d4      	b.n	800266c <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001ec2:	4ba1      	ldr	r3, [pc, #644]	; (8002148 <HAL_RCC_OscConfig+0x298>)
 8001ec4:	689b      	ldr	r3, [r3, #8]
 8001ec6:	f003 030c 	and.w	r3, r3, #12
 8001eca:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001ecc:	4b9e      	ldr	r3, [pc, #632]	; (8002148 <HAL_RCC_OscConfig+0x298>)
 8001ece:	68db      	ldr	r3, [r3, #12]
 8001ed0:	f003 0303 	and.w	r3, r3, #3
 8001ed4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f003 0310 	and.w	r3, r3, #16
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	f000 80e4 	beq.w	80020ac <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001ee4:	69bb      	ldr	r3, [r7, #24]
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d007      	beq.n	8001efa <HAL_RCC_OscConfig+0x4a>
 8001eea:	69bb      	ldr	r3, [r7, #24]
 8001eec:	2b0c      	cmp	r3, #12
 8001eee:	f040 808b 	bne.w	8002008 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001ef2:	697b      	ldr	r3, [r7, #20]
 8001ef4:	2b01      	cmp	r3, #1
 8001ef6:	f040 8087 	bne.w	8002008 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001efa:	4b93      	ldr	r3, [pc, #588]	; (8002148 <HAL_RCC_OscConfig+0x298>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f003 0302 	and.w	r3, r3, #2
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d005      	beq.n	8001f12 <HAL_RCC_OscConfig+0x62>
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	699b      	ldr	r3, [r3, #24]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d101      	bne.n	8001f12 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001f0e:	2301      	movs	r3, #1
 8001f10:	e3ac      	b.n	800266c <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6a1a      	ldr	r2, [r3, #32]
 8001f16:	4b8c      	ldr	r3, [pc, #560]	; (8002148 <HAL_RCC_OscConfig+0x298>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f003 0308 	and.w	r3, r3, #8
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d004      	beq.n	8001f2c <HAL_RCC_OscConfig+0x7c>
 8001f22:	4b89      	ldr	r3, [pc, #548]	; (8002148 <HAL_RCC_OscConfig+0x298>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001f2a:	e005      	b.n	8001f38 <HAL_RCC_OscConfig+0x88>
 8001f2c:	4b86      	ldr	r3, [pc, #536]	; (8002148 <HAL_RCC_OscConfig+0x298>)
 8001f2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001f32:	091b      	lsrs	r3, r3, #4
 8001f34:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001f38:	4293      	cmp	r3, r2
 8001f3a:	d223      	bcs.n	8001f84 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6a1b      	ldr	r3, [r3, #32]
 8001f40:	4618      	mov	r0, r3
 8001f42:	f000 fd73 	bl	8002a2c <RCC_SetFlashLatencyFromMSIRange>
 8001f46:	4603      	mov	r3, r0
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d001      	beq.n	8001f50 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001f4c:	2301      	movs	r3, #1
 8001f4e:	e38d      	b.n	800266c <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001f50:	4b7d      	ldr	r3, [pc, #500]	; (8002148 <HAL_RCC_OscConfig+0x298>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	4a7c      	ldr	r2, [pc, #496]	; (8002148 <HAL_RCC_OscConfig+0x298>)
 8001f56:	f043 0308 	orr.w	r3, r3, #8
 8001f5a:	6013      	str	r3, [r2, #0]
 8001f5c:	4b7a      	ldr	r3, [pc, #488]	; (8002148 <HAL_RCC_OscConfig+0x298>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6a1b      	ldr	r3, [r3, #32]
 8001f68:	4977      	ldr	r1, [pc, #476]	; (8002148 <HAL_RCC_OscConfig+0x298>)
 8001f6a:	4313      	orrs	r3, r2
 8001f6c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001f6e:	4b76      	ldr	r3, [pc, #472]	; (8002148 <HAL_RCC_OscConfig+0x298>)
 8001f70:	685b      	ldr	r3, [r3, #4]
 8001f72:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	69db      	ldr	r3, [r3, #28]
 8001f7a:	021b      	lsls	r3, r3, #8
 8001f7c:	4972      	ldr	r1, [pc, #456]	; (8002148 <HAL_RCC_OscConfig+0x298>)
 8001f7e:	4313      	orrs	r3, r2
 8001f80:	604b      	str	r3, [r1, #4]
 8001f82:	e025      	b.n	8001fd0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001f84:	4b70      	ldr	r3, [pc, #448]	; (8002148 <HAL_RCC_OscConfig+0x298>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4a6f      	ldr	r2, [pc, #444]	; (8002148 <HAL_RCC_OscConfig+0x298>)
 8001f8a:	f043 0308 	orr.w	r3, r3, #8
 8001f8e:	6013      	str	r3, [r2, #0]
 8001f90:	4b6d      	ldr	r3, [pc, #436]	; (8002148 <HAL_RCC_OscConfig+0x298>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	6a1b      	ldr	r3, [r3, #32]
 8001f9c:	496a      	ldr	r1, [pc, #424]	; (8002148 <HAL_RCC_OscConfig+0x298>)
 8001f9e:	4313      	orrs	r3, r2
 8001fa0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001fa2:	4b69      	ldr	r3, [pc, #420]	; (8002148 <HAL_RCC_OscConfig+0x298>)
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	69db      	ldr	r3, [r3, #28]
 8001fae:	021b      	lsls	r3, r3, #8
 8001fb0:	4965      	ldr	r1, [pc, #404]	; (8002148 <HAL_RCC_OscConfig+0x298>)
 8001fb2:	4313      	orrs	r3, r2
 8001fb4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001fb6:	69bb      	ldr	r3, [r7, #24]
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d109      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6a1b      	ldr	r3, [r3, #32]
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	f000 fd33 	bl	8002a2c <RCC_SetFlashLatencyFromMSIRange>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d001      	beq.n	8001fd0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001fcc:	2301      	movs	r3, #1
 8001fce:	e34d      	b.n	800266c <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001fd0:	f000 fc36 	bl	8002840 <HAL_RCC_GetSysClockFreq>
 8001fd4:	4602      	mov	r2, r0
 8001fd6:	4b5c      	ldr	r3, [pc, #368]	; (8002148 <HAL_RCC_OscConfig+0x298>)
 8001fd8:	689b      	ldr	r3, [r3, #8]
 8001fda:	091b      	lsrs	r3, r3, #4
 8001fdc:	f003 030f 	and.w	r3, r3, #15
 8001fe0:	495a      	ldr	r1, [pc, #360]	; (800214c <HAL_RCC_OscConfig+0x29c>)
 8001fe2:	5ccb      	ldrb	r3, [r1, r3]
 8001fe4:	f003 031f 	and.w	r3, r3, #31
 8001fe8:	fa22 f303 	lsr.w	r3, r2, r3
 8001fec:	4a58      	ldr	r2, [pc, #352]	; (8002150 <HAL_RCC_OscConfig+0x2a0>)
 8001fee:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001ff0:	4b58      	ldr	r3, [pc, #352]	; (8002154 <HAL_RCC_OscConfig+0x2a4>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	f7ff fa61 	bl	80014bc <HAL_InitTick>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001ffe:	7bfb      	ldrb	r3, [r7, #15]
 8002000:	2b00      	cmp	r3, #0
 8002002:	d052      	beq.n	80020aa <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002004:	7bfb      	ldrb	r3, [r7, #15]
 8002006:	e331      	b.n	800266c <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	699b      	ldr	r3, [r3, #24]
 800200c:	2b00      	cmp	r3, #0
 800200e:	d032      	beq.n	8002076 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002010:	4b4d      	ldr	r3, [pc, #308]	; (8002148 <HAL_RCC_OscConfig+0x298>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	4a4c      	ldr	r2, [pc, #304]	; (8002148 <HAL_RCC_OscConfig+0x298>)
 8002016:	f043 0301 	orr.w	r3, r3, #1
 800201a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800201c:	f7ff fc10 	bl	8001840 <HAL_GetTick>
 8002020:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002022:	e008      	b.n	8002036 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002024:	f7ff fc0c 	bl	8001840 <HAL_GetTick>
 8002028:	4602      	mov	r2, r0
 800202a:	693b      	ldr	r3, [r7, #16]
 800202c:	1ad3      	subs	r3, r2, r3
 800202e:	2b02      	cmp	r3, #2
 8002030:	d901      	bls.n	8002036 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002032:	2303      	movs	r3, #3
 8002034:	e31a      	b.n	800266c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002036:	4b44      	ldr	r3, [pc, #272]	; (8002148 <HAL_RCC_OscConfig+0x298>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f003 0302 	and.w	r3, r3, #2
 800203e:	2b00      	cmp	r3, #0
 8002040:	d0f0      	beq.n	8002024 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002042:	4b41      	ldr	r3, [pc, #260]	; (8002148 <HAL_RCC_OscConfig+0x298>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	4a40      	ldr	r2, [pc, #256]	; (8002148 <HAL_RCC_OscConfig+0x298>)
 8002048:	f043 0308 	orr.w	r3, r3, #8
 800204c:	6013      	str	r3, [r2, #0]
 800204e:	4b3e      	ldr	r3, [pc, #248]	; (8002148 <HAL_RCC_OscConfig+0x298>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	6a1b      	ldr	r3, [r3, #32]
 800205a:	493b      	ldr	r1, [pc, #236]	; (8002148 <HAL_RCC_OscConfig+0x298>)
 800205c:	4313      	orrs	r3, r2
 800205e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002060:	4b39      	ldr	r3, [pc, #228]	; (8002148 <HAL_RCC_OscConfig+0x298>)
 8002062:	685b      	ldr	r3, [r3, #4]
 8002064:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	69db      	ldr	r3, [r3, #28]
 800206c:	021b      	lsls	r3, r3, #8
 800206e:	4936      	ldr	r1, [pc, #216]	; (8002148 <HAL_RCC_OscConfig+0x298>)
 8002070:	4313      	orrs	r3, r2
 8002072:	604b      	str	r3, [r1, #4]
 8002074:	e01a      	b.n	80020ac <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002076:	4b34      	ldr	r3, [pc, #208]	; (8002148 <HAL_RCC_OscConfig+0x298>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	4a33      	ldr	r2, [pc, #204]	; (8002148 <HAL_RCC_OscConfig+0x298>)
 800207c:	f023 0301 	bic.w	r3, r3, #1
 8002080:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002082:	f7ff fbdd 	bl	8001840 <HAL_GetTick>
 8002086:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002088:	e008      	b.n	800209c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800208a:	f7ff fbd9 	bl	8001840 <HAL_GetTick>
 800208e:	4602      	mov	r2, r0
 8002090:	693b      	ldr	r3, [r7, #16]
 8002092:	1ad3      	subs	r3, r2, r3
 8002094:	2b02      	cmp	r3, #2
 8002096:	d901      	bls.n	800209c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002098:	2303      	movs	r3, #3
 800209a:	e2e7      	b.n	800266c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800209c:	4b2a      	ldr	r3, [pc, #168]	; (8002148 <HAL_RCC_OscConfig+0x298>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f003 0302 	and.w	r3, r3, #2
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d1f0      	bne.n	800208a <HAL_RCC_OscConfig+0x1da>
 80020a8:	e000      	b.n	80020ac <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80020aa:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f003 0301 	and.w	r3, r3, #1
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d074      	beq.n	80021a2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80020b8:	69bb      	ldr	r3, [r7, #24]
 80020ba:	2b08      	cmp	r3, #8
 80020bc:	d005      	beq.n	80020ca <HAL_RCC_OscConfig+0x21a>
 80020be:	69bb      	ldr	r3, [r7, #24]
 80020c0:	2b0c      	cmp	r3, #12
 80020c2:	d10e      	bne.n	80020e2 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80020c4:	697b      	ldr	r3, [r7, #20]
 80020c6:	2b03      	cmp	r3, #3
 80020c8:	d10b      	bne.n	80020e2 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020ca:	4b1f      	ldr	r3, [pc, #124]	; (8002148 <HAL_RCC_OscConfig+0x298>)
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d064      	beq.n	80021a0 <HAL_RCC_OscConfig+0x2f0>
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	685b      	ldr	r3, [r3, #4]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d160      	bne.n	80021a0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80020de:	2301      	movs	r3, #1
 80020e0:	e2c4      	b.n	800266c <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	685b      	ldr	r3, [r3, #4]
 80020e6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80020ea:	d106      	bne.n	80020fa <HAL_RCC_OscConfig+0x24a>
 80020ec:	4b16      	ldr	r3, [pc, #88]	; (8002148 <HAL_RCC_OscConfig+0x298>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	4a15      	ldr	r2, [pc, #84]	; (8002148 <HAL_RCC_OscConfig+0x298>)
 80020f2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020f6:	6013      	str	r3, [r2, #0]
 80020f8:	e01d      	b.n	8002136 <HAL_RCC_OscConfig+0x286>
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002102:	d10c      	bne.n	800211e <HAL_RCC_OscConfig+0x26e>
 8002104:	4b10      	ldr	r3, [pc, #64]	; (8002148 <HAL_RCC_OscConfig+0x298>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	4a0f      	ldr	r2, [pc, #60]	; (8002148 <HAL_RCC_OscConfig+0x298>)
 800210a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800210e:	6013      	str	r3, [r2, #0]
 8002110:	4b0d      	ldr	r3, [pc, #52]	; (8002148 <HAL_RCC_OscConfig+0x298>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	4a0c      	ldr	r2, [pc, #48]	; (8002148 <HAL_RCC_OscConfig+0x298>)
 8002116:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800211a:	6013      	str	r3, [r2, #0]
 800211c:	e00b      	b.n	8002136 <HAL_RCC_OscConfig+0x286>
 800211e:	4b0a      	ldr	r3, [pc, #40]	; (8002148 <HAL_RCC_OscConfig+0x298>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	4a09      	ldr	r2, [pc, #36]	; (8002148 <HAL_RCC_OscConfig+0x298>)
 8002124:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002128:	6013      	str	r3, [r2, #0]
 800212a:	4b07      	ldr	r3, [pc, #28]	; (8002148 <HAL_RCC_OscConfig+0x298>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	4a06      	ldr	r2, [pc, #24]	; (8002148 <HAL_RCC_OscConfig+0x298>)
 8002130:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002134:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d01c      	beq.n	8002178 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800213e:	f7ff fb7f 	bl	8001840 <HAL_GetTick>
 8002142:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002144:	e011      	b.n	800216a <HAL_RCC_OscConfig+0x2ba>
 8002146:	bf00      	nop
 8002148:	40021000 	.word	0x40021000
 800214c:	0800c7b0 	.word	0x0800c7b0
 8002150:	20000004 	.word	0x20000004
 8002154:	20000008 	.word	0x20000008
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002158:	f7ff fb72 	bl	8001840 <HAL_GetTick>
 800215c:	4602      	mov	r2, r0
 800215e:	693b      	ldr	r3, [r7, #16]
 8002160:	1ad3      	subs	r3, r2, r3
 8002162:	2b64      	cmp	r3, #100	; 0x64
 8002164:	d901      	bls.n	800216a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002166:	2303      	movs	r3, #3
 8002168:	e280      	b.n	800266c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800216a:	4baf      	ldr	r3, [pc, #700]	; (8002428 <HAL_RCC_OscConfig+0x578>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002172:	2b00      	cmp	r3, #0
 8002174:	d0f0      	beq.n	8002158 <HAL_RCC_OscConfig+0x2a8>
 8002176:	e014      	b.n	80021a2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002178:	f7ff fb62 	bl	8001840 <HAL_GetTick>
 800217c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800217e:	e008      	b.n	8002192 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002180:	f7ff fb5e 	bl	8001840 <HAL_GetTick>
 8002184:	4602      	mov	r2, r0
 8002186:	693b      	ldr	r3, [r7, #16]
 8002188:	1ad3      	subs	r3, r2, r3
 800218a:	2b64      	cmp	r3, #100	; 0x64
 800218c:	d901      	bls.n	8002192 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800218e:	2303      	movs	r3, #3
 8002190:	e26c      	b.n	800266c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002192:	4ba5      	ldr	r3, [pc, #660]	; (8002428 <HAL_RCC_OscConfig+0x578>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800219a:	2b00      	cmp	r3, #0
 800219c:	d1f0      	bne.n	8002180 <HAL_RCC_OscConfig+0x2d0>
 800219e:	e000      	b.n	80021a2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f003 0302 	and.w	r3, r3, #2
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d060      	beq.n	8002270 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80021ae:	69bb      	ldr	r3, [r7, #24]
 80021b0:	2b04      	cmp	r3, #4
 80021b2:	d005      	beq.n	80021c0 <HAL_RCC_OscConfig+0x310>
 80021b4:	69bb      	ldr	r3, [r7, #24]
 80021b6:	2b0c      	cmp	r3, #12
 80021b8:	d119      	bne.n	80021ee <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80021ba:	697b      	ldr	r3, [r7, #20]
 80021bc:	2b02      	cmp	r3, #2
 80021be:	d116      	bne.n	80021ee <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80021c0:	4b99      	ldr	r3, [pc, #612]	; (8002428 <HAL_RCC_OscConfig+0x578>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d005      	beq.n	80021d8 <HAL_RCC_OscConfig+0x328>
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	68db      	ldr	r3, [r3, #12]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d101      	bne.n	80021d8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80021d4:	2301      	movs	r3, #1
 80021d6:	e249      	b.n	800266c <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021d8:	4b93      	ldr	r3, [pc, #588]	; (8002428 <HAL_RCC_OscConfig+0x578>)
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	691b      	ldr	r3, [r3, #16]
 80021e4:	061b      	lsls	r3, r3, #24
 80021e6:	4990      	ldr	r1, [pc, #576]	; (8002428 <HAL_RCC_OscConfig+0x578>)
 80021e8:	4313      	orrs	r3, r2
 80021ea:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80021ec:	e040      	b.n	8002270 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	68db      	ldr	r3, [r3, #12]
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d023      	beq.n	800223e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80021f6:	4b8c      	ldr	r3, [pc, #560]	; (8002428 <HAL_RCC_OscConfig+0x578>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	4a8b      	ldr	r2, [pc, #556]	; (8002428 <HAL_RCC_OscConfig+0x578>)
 80021fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002200:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002202:	f7ff fb1d 	bl	8001840 <HAL_GetTick>
 8002206:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002208:	e008      	b.n	800221c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800220a:	f7ff fb19 	bl	8001840 <HAL_GetTick>
 800220e:	4602      	mov	r2, r0
 8002210:	693b      	ldr	r3, [r7, #16]
 8002212:	1ad3      	subs	r3, r2, r3
 8002214:	2b02      	cmp	r3, #2
 8002216:	d901      	bls.n	800221c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002218:	2303      	movs	r3, #3
 800221a:	e227      	b.n	800266c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800221c:	4b82      	ldr	r3, [pc, #520]	; (8002428 <HAL_RCC_OscConfig+0x578>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002224:	2b00      	cmp	r3, #0
 8002226:	d0f0      	beq.n	800220a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002228:	4b7f      	ldr	r3, [pc, #508]	; (8002428 <HAL_RCC_OscConfig+0x578>)
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	691b      	ldr	r3, [r3, #16]
 8002234:	061b      	lsls	r3, r3, #24
 8002236:	497c      	ldr	r1, [pc, #496]	; (8002428 <HAL_RCC_OscConfig+0x578>)
 8002238:	4313      	orrs	r3, r2
 800223a:	604b      	str	r3, [r1, #4]
 800223c:	e018      	b.n	8002270 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800223e:	4b7a      	ldr	r3, [pc, #488]	; (8002428 <HAL_RCC_OscConfig+0x578>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	4a79      	ldr	r2, [pc, #484]	; (8002428 <HAL_RCC_OscConfig+0x578>)
 8002244:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002248:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800224a:	f7ff faf9 	bl	8001840 <HAL_GetTick>
 800224e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002250:	e008      	b.n	8002264 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002252:	f7ff faf5 	bl	8001840 <HAL_GetTick>
 8002256:	4602      	mov	r2, r0
 8002258:	693b      	ldr	r3, [r7, #16]
 800225a:	1ad3      	subs	r3, r2, r3
 800225c:	2b02      	cmp	r3, #2
 800225e:	d901      	bls.n	8002264 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002260:	2303      	movs	r3, #3
 8002262:	e203      	b.n	800266c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002264:	4b70      	ldr	r3, [pc, #448]	; (8002428 <HAL_RCC_OscConfig+0x578>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800226c:	2b00      	cmp	r3, #0
 800226e:	d1f0      	bne.n	8002252 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f003 0308 	and.w	r3, r3, #8
 8002278:	2b00      	cmp	r3, #0
 800227a:	d03c      	beq.n	80022f6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	695b      	ldr	r3, [r3, #20]
 8002280:	2b00      	cmp	r3, #0
 8002282:	d01c      	beq.n	80022be <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002284:	4b68      	ldr	r3, [pc, #416]	; (8002428 <HAL_RCC_OscConfig+0x578>)
 8002286:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800228a:	4a67      	ldr	r2, [pc, #412]	; (8002428 <HAL_RCC_OscConfig+0x578>)
 800228c:	f043 0301 	orr.w	r3, r3, #1
 8002290:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002294:	f7ff fad4 	bl	8001840 <HAL_GetTick>
 8002298:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800229a:	e008      	b.n	80022ae <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800229c:	f7ff fad0 	bl	8001840 <HAL_GetTick>
 80022a0:	4602      	mov	r2, r0
 80022a2:	693b      	ldr	r3, [r7, #16]
 80022a4:	1ad3      	subs	r3, r2, r3
 80022a6:	2b02      	cmp	r3, #2
 80022a8:	d901      	bls.n	80022ae <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80022aa:	2303      	movs	r3, #3
 80022ac:	e1de      	b.n	800266c <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80022ae:	4b5e      	ldr	r3, [pc, #376]	; (8002428 <HAL_RCC_OscConfig+0x578>)
 80022b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80022b4:	f003 0302 	and.w	r3, r3, #2
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d0ef      	beq.n	800229c <HAL_RCC_OscConfig+0x3ec>
 80022bc:	e01b      	b.n	80022f6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80022be:	4b5a      	ldr	r3, [pc, #360]	; (8002428 <HAL_RCC_OscConfig+0x578>)
 80022c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80022c4:	4a58      	ldr	r2, [pc, #352]	; (8002428 <HAL_RCC_OscConfig+0x578>)
 80022c6:	f023 0301 	bic.w	r3, r3, #1
 80022ca:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022ce:	f7ff fab7 	bl	8001840 <HAL_GetTick>
 80022d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80022d4:	e008      	b.n	80022e8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80022d6:	f7ff fab3 	bl	8001840 <HAL_GetTick>
 80022da:	4602      	mov	r2, r0
 80022dc:	693b      	ldr	r3, [r7, #16]
 80022de:	1ad3      	subs	r3, r2, r3
 80022e0:	2b02      	cmp	r3, #2
 80022e2:	d901      	bls.n	80022e8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80022e4:	2303      	movs	r3, #3
 80022e6:	e1c1      	b.n	800266c <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80022e8:	4b4f      	ldr	r3, [pc, #316]	; (8002428 <HAL_RCC_OscConfig+0x578>)
 80022ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80022ee:	f003 0302 	and.w	r3, r3, #2
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d1ef      	bne.n	80022d6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f003 0304 	and.w	r3, r3, #4
 80022fe:	2b00      	cmp	r3, #0
 8002300:	f000 80a6 	beq.w	8002450 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002304:	2300      	movs	r3, #0
 8002306:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002308:	4b47      	ldr	r3, [pc, #284]	; (8002428 <HAL_RCC_OscConfig+0x578>)
 800230a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800230c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002310:	2b00      	cmp	r3, #0
 8002312:	d10d      	bne.n	8002330 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002314:	4b44      	ldr	r3, [pc, #272]	; (8002428 <HAL_RCC_OscConfig+0x578>)
 8002316:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002318:	4a43      	ldr	r2, [pc, #268]	; (8002428 <HAL_RCC_OscConfig+0x578>)
 800231a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800231e:	6593      	str	r3, [r2, #88]	; 0x58
 8002320:	4b41      	ldr	r3, [pc, #260]	; (8002428 <HAL_RCC_OscConfig+0x578>)
 8002322:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002324:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002328:	60bb      	str	r3, [r7, #8]
 800232a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800232c:	2301      	movs	r3, #1
 800232e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002330:	4b3e      	ldr	r3, [pc, #248]	; (800242c <HAL_RCC_OscConfig+0x57c>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002338:	2b00      	cmp	r3, #0
 800233a:	d118      	bne.n	800236e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800233c:	4b3b      	ldr	r3, [pc, #236]	; (800242c <HAL_RCC_OscConfig+0x57c>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	4a3a      	ldr	r2, [pc, #232]	; (800242c <HAL_RCC_OscConfig+0x57c>)
 8002342:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002346:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002348:	f7ff fa7a 	bl	8001840 <HAL_GetTick>
 800234c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800234e:	e008      	b.n	8002362 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002350:	f7ff fa76 	bl	8001840 <HAL_GetTick>
 8002354:	4602      	mov	r2, r0
 8002356:	693b      	ldr	r3, [r7, #16]
 8002358:	1ad3      	subs	r3, r2, r3
 800235a:	2b02      	cmp	r3, #2
 800235c:	d901      	bls.n	8002362 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800235e:	2303      	movs	r3, #3
 8002360:	e184      	b.n	800266c <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002362:	4b32      	ldr	r3, [pc, #200]	; (800242c <HAL_RCC_OscConfig+0x57c>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800236a:	2b00      	cmp	r3, #0
 800236c:	d0f0      	beq.n	8002350 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	689b      	ldr	r3, [r3, #8]
 8002372:	2b01      	cmp	r3, #1
 8002374:	d108      	bne.n	8002388 <HAL_RCC_OscConfig+0x4d8>
 8002376:	4b2c      	ldr	r3, [pc, #176]	; (8002428 <HAL_RCC_OscConfig+0x578>)
 8002378:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800237c:	4a2a      	ldr	r2, [pc, #168]	; (8002428 <HAL_RCC_OscConfig+0x578>)
 800237e:	f043 0301 	orr.w	r3, r3, #1
 8002382:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002386:	e024      	b.n	80023d2 <HAL_RCC_OscConfig+0x522>
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	689b      	ldr	r3, [r3, #8]
 800238c:	2b05      	cmp	r3, #5
 800238e:	d110      	bne.n	80023b2 <HAL_RCC_OscConfig+0x502>
 8002390:	4b25      	ldr	r3, [pc, #148]	; (8002428 <HAL_RCC_OscConfig+0x578>)
 8002392:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002396:	4a24      	ldr	r2, [pc, #144]	; (8002428 <HAL_RCC_OscConfig+0x578>)
 8002398:	f043 0304 	orr.w	r3, r3, #4
 800239c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80023a0:	4b21      	ldr	r3, [pc, #132]	; (8002428 <HAL_RCC_OscConfig+0x578>)
 80023a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023a6:	4a20      	ldr	r2, [pc, #128]	; (8002428 <HAL_RCC_OscConfig+0x578>)
 80023a8:	f043 0301 	orr.w	r3, r3, #1
 80023ac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80023b0:	e00f      	b.n	80023d2 <HAL_RCC_OscConfig+0x522>
 80023b2:	4b1d      	ldr	r3, [pc, #116]	; (8002428 <HAL_RCC_OscConfig+0x578>)
 80023b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023b8:	4a1b      	ldr	r2, [pc, #108]	; (8002428 <HAL_RCC_OscConfig+0x578>)
 80023ba:	f023 0301 	bic.w	r3, r3, #1
 80023be:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80023c2:	4b19      	ldr	r3, [pc, #100]	; (8002428 <HAL_RCC_OscConfig+0x578>)
 80023c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023c8:	4a17      	ldr	r2, [pc, #92]	; (8002428 <HAL_RCC_OscConfig+0x578>)
 80023ca:	f023 0304 	bic.w	r3, r3, #4
 80023ce:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	689b      	ldr	r3, [r3, #8]
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d016      	beq.n	8002408 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023da:	f7ff fa31 	bl	8001840 <HAL_GetTick>
 80023de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80023e0:	e00a      	b.n	80023f8 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023e2:	f7ff fa2d 	bl	8001840 <HAL_GetTick>
 80023e6:	4602      	mov	r2, r0
 80023e8:	693b      	ldr	r3, [r7, #16]
 80023ea:	1ad3      	subs	r3, r2, r3
 80023ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80023f0:	4293      	cmp	r3, r2
 80023f2:	d901      	bls.n	80023f8 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 80023f4:	2303      	movs	r3, #3
 80023f6:	e139      	b.n	800266c <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80023f8:	4b0b      	ldr	r3, [pc, #44]	; (8002428 <HAL_RCC_OscConfig+0x578>)
 80023fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023fe:	f003 0302 	and.w	r3, r3, #2
 8002402:	2b00      	cmp	r3, #0
 8002404:	d0ed      	beq.n	80023e2 <HAL_RCC_OscConfig+0x532>
 8002406:	e01a      	b.n	800243e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002408:	f7ff fa1a 	bl	8001840 <HAL_GetTick>
 800240c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800240e:	e00f      	b.n	8002430 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002410:	f7ff fa16 	bl	8001840 <HAL_GetTick>
 8002414:	4602      	mov	r2, r0
 8002416:	693b      	ldr	r3, [r7, #16]
 8002418:	1ad3      	subs	r3, r2, r3
 800241a:	f241 3288 	movw	r2, #5000	; 0x1388
 800241e:	4293      	cmp	r3, r2
 8002420:	d906      	bls.n	8002430 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002422:	2303      	movs	r3, #3
 8002424:	e122      	b.n	800266c <HAL_RCC_OscConfig+0x7bc>
 8002426:	bf00      	nop
 8002428:	40021000 	.word	0x40021000
 800242c:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002430:	4b90      	ldr	r3, [pc, #576]	; (8002674 <HAL_RCC_OscConfig+0x7c4>)
 8002432:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002436:	f003 0302 	and.w	r3, r3, #2
 800243a:	2b00      	cmp	r3, #0
 800243c:	d1e8      	bne.n	8002410 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800243e:	7ffb      	ldrb	r3, [r7, #31]
 8002440:	2b01      	cmp	r3, #1
 8002442:	d105      	bne.n	8002450 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002444:	4b8b      	ldr	r3, [pc, #556]	; (8002674 <HAL_RCC_OscConfig+0x7c4>)
 8002446:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002448:	4a8a      	ldr	r2, [pc, #552]	; (8002674 <HAL_RCC_OscConfig+0x7c4>)
 800244a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800244e:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002454:	2b00      	cmp	r3, #0
 8002456:	f000 8108 	beq.w	800266a <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800245e:	2b02      	cmp	r3, #2
 8002460:	f040 80d0 	bne.w	8002604 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002464:	4b83      	ldr	r3, [pc, #524]	; (8002674 <HAL_RCC_OscConfig+0x7c4>)
 8002466:	68db      	ldr	r3, [r3, #12]
 8002468:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800246a:	697b      	ldr	r3, [r7, #20]
 800246c:	f003 0203 	and.w	r2, r3, #3
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002474:	429a      	cmp	r2, r3
 8002476:	d130      	bne.n	80024da <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002478:	697b      	ldr	r3, [r7, #20]
 800247a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002482:	3b01      	subs	r3, #1
 8002484:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002486:	429a      	cmp	r2, r3
 8002488:	d127      	bne.n	80024da <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800248a:	697b      	ldr	r3, [r7, #20]
 800248c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002494:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002496:	429a      	cmp	r2, r3
 8002498:	d11f      	bne.n	80024da <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800249a:	697b      	ldr	r3, [r7, #20]
 800249c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024a0:	687a      	ldr	r2, [r7, #4]
 80024a2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80024a4:	2a07      	cmp	r2, #7
 80024a6:	bf14      	ite	ne
 80024a8:	2201      	movne	r2, #1
 80024aa:	2200      	moveq	r2, #0
 80024ac:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d113      	bne.n	80024da <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80024b2:	697b      	ldr	r3, [r7, #20]
 80024b4:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024bc:	085b      	lsrs	r3, r3, #1
 80024be:	3b01      	subs	r3, #1
 80024c0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80024c2:	429a      	cmp	r2, r3
 80024c4:	d109      	bne.n	80024da <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80024c6:	697b      	ldr	r3, [r7, #20]
 80024c8:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024d0:	085b      	lsrs	r3, r3, #1
 80024d2:	3b01      	subs	r3, #1
 80024d4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80024d6:	429a      	cmp	r2, r3
 80024d8:	d06e      	beq.n	80025b8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80024da:	69bb      	ldr	r3, [r7, #24]
 80024dc:	2b0c      	cmp	r3, #12
 80024de:	d069      	beq.n	80025b4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80024e0:	4b64      	ldr	r3, [pc, #400]	; (8002674 <HAL_RCC_OscConfig+0x7c4>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d105      	bne.n	80024f8 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80024ec:	4b61      	ldr	r3, [pc, #388]	; (8002674 <HAL_RCC_OscConfig+0x7c4>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d001      	beq.n	80024fc <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80024f8:	2301      	movs	r3, #1
 80024fa:	e0b7      	b.n	800266c <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80024fc:	4b5d      	ldr	r3, [pc, #372]	; (8002674 <HAL_RCC_OscConfig+0x7c4>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	4a5c      	ldr	r2, [pc, #368]	; (8002674 <HAL_RCC_OscConfig+0x7c4>)
 8002502:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002506:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002508:	f7ff f99a 	bl	8001840 <HAL_GetTick>
 800250c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800250e:	e008      	b.n	8002522 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002510:	f7ff f996 	bl	8001840 <HAL_GetTick>
 8002514:	4602      	mov	r2, r0
 8002516:	693b      	ldr	r3, [r7, #16]
 8002518:	1ad3      	subs	r3, r2, r3
 800251a:	2b02      	cmp	r3, #2
 800251c:	d901      	bls.n	8002522 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800251e:	2303      	movs	r3, #3
 8002520:	e0a4      	b.n	800266c <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002522:	4b54      	ldr	r3, [pc, #336]	; (8002674 <HAL_RCC_OscConfig+0x7c4>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800252a:	2b00      	cmp	r3, #0
 800252c:	d1f0      	bne.n	8002510 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800252e:	4b51      	ldr	r3, [pc, #324]	; (8002674 <HAL_RCC_OscConfig+0x7c4>)
 8002530:	68da      	ldr	r2, [r3, #12]
 8002532:	4b51      	ldr	r3, [pc, #324]	; (8002678 <HAL_RCC_OscConfig+0x7c8>)
 8002534:	4013      	ands	r3, r2
 8002536:	687a      	ldr	r2, [r7, #4]
 8002538:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800253a:	687a      	ldr	r2, [r7, #4]
 800253c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800253e:	3a01      	subs	r2, #1
 8002540:	0112      	lsls	r2, r2, #4
 8002542:	4311      	orrs	r1, r2
 8002544:	687a      	ldr	r2, [r7, #4]
 8002546:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002548:	0212      	lsls	r2, r2, #8
 800254a:	4311      	orrs	r1, r2
 800254c:	687a      	ldr	r2, [r7, #4]
 800254e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002550:	0852      	lsrs	r2, r2, #1
 8002552:	3a01      	subs	r2, #1
 8002554:	0552      	lsls	r2, r2, #21
 8002556:	4311      	orrs	r1, r2
 8002558:	687a      	ldr	r2, [r7, #4]
 800255a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800255c:	0852      	lsrs	r2, r2, #1
 800255e:	3a01      	subs	r2, #1
 8002560:	0652      	lsls	r2, r2, #25
 8002562:	4311      	orrs	r1, r2
 8002564:	687a      	ldr	r2, [r7, #4]
 8002566:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002568:	0912      	lsrs	r2, r2, #4
 800256a:	0452      	lsls	r2, r2, #17
 800256c:	430a      	orrs	r2, r1
 800256e:	4941      	ldr	r1, [pc, #260]	; (8002674 <HAL_RCC_OscConfig+0x7c4>)
 8002570:	4313      	orrs	r3, r2
 8002572:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002574:	4b3f      	ldr	r3, [pc, #252]	; (8002674 <HAL_RCC_OscConfig+0x7c4>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4a3e      	ldr	r2, [pc, #248]	; (8002674 <HAL_RCC_OscConfig+0x7c4>)
 800257a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800257e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002580:	4b3c      	ldr	r3, [pc, #240]	; (8002674 <HAL_RCC_OscConfig+0x7c4>)
 8002582:	68db      	ldr	r3, [r3, #12]
 8002584:	4a3b      	ldr	r2, [pc, #236]	; (8002674 <HAL_RCC_OscConfig+0x7c4>)
 8002586:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800258a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800258c:	f7ff f958 	bl	8001840 <HAL_GetTick>
 8002590:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002592:	e008      	b.n	80025a6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002594:	f7ff f954 	bl	8001840 <HAL_GetTick>
 8002598:	4602      	mov	r2, r0
 800259a:	693b      	ldr	r3, [r7, #16]
 800259c:	1ad3      	subs	r3, r2, r3
 800259e:	2b02      	cmp	r3, #2
 80025a0:	d901      	bls.n	80025a6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80025a2:	2303      	movs	r3, #3
 80025a4:	e062      	b.n	800266c <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025a6:	4b33      	ldr	r3, [pc, #204]	; (8002674 <HAL_RCC_OscConfig+0x7c4>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d0f0      	beq.n	8002594 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80025b2:	e05a      	b.n	800266a <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80025b4:	2301      	movs	r3, #1
 80025b6:	e059      	b.n	800266c <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025b8:	4b2e      	ldr	r3, [pc, #184]	; (8002674 <HAL_RCC_OscConfig+0x7c4>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d152      	bne.n	800266a <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80025c4:	4b2b      	ldr	r3, [pc, #172]	; (8002674 <HAL_RCC_OscConfig+0x7c4>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	4a2a      	ldr	r2, [pc, #168]	; (8002674 <HAL_RCC_OscConfig+0x7c4>)
 80025ca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80025ce:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80025d0:	4b28      	ldr	r3, [pc, #160]	; (8002674 <HAL_RCC_OscConfig+0x7c4>)
 80025d2:	68db      	ldr	r3, [r3, #12]
 80025d4:	4a27      	ldr	r2, [pc, #156]	; (8002674 <HAL_RCC_OscConfig+0x7c4>)
 80025d6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80025da:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80025dc:	f7ff f930 	bl	8001840 <HAL_GetTick>
 80025e0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025e2:	e008      	b.n	80025f6 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025e4:	f7ff f92c 	bl	8001840 <HAL_GetTick>
 80025e8:	4602      	mov	r2, r0
 80025ea:	693b      	ldr	r3, [r7, #16]
 80025ec:	1ad3      	subs	r3, r2, r3
 80025ee:	2b02      	cmp	r3, #2
 80025f0:	d901      	bls.n	80025f6 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80025f2:	2303      	movs	r3, #3
 80025f4:	e03a      	b.n	800266c <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025f6:	4b1f      	ldr	r3, [pc, #124]	; (8002674 <HAL_RCC_OscConfig+0x7c4>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d0f0      	beq.n	80025e4 <HAL_RCC_OscConfig+0x734>
 8002602:	e032      	b.n	800266a <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002604:	69bb      	ldr	r3, [r7, #24]
 8002606:	2b0c      	cmp	r3, #12
 8002608:	d02d      	beq.n	8002666 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800260a:	4b1a      	ldr	r3, [pc, #104]	; (8002674 <HAL_RCC_OscConfig+0x7c4>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	4a19      	ldr	r2, [pc, #100]	; (8002674 <HAL_RCC_OscConfig+0x7c4>)
 8002610:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002614:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8002616:	4b17      	ldr	r3, [pc, #92]	; (8002674 <HAL_RCC_OscConfig+0x7c4>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 800261e:	2b00      	cmp	r3, #0
 8002620:	d105      	bne.n	800262e <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8002622:	4b14      	ldr	r3, [pc, #80]	; (8002674 <HAL_RCC_OscConfig+0x7c4>)
 8002624:	68db      	ldr	r3, [r3, #12]
 8002626:	4a13      	ldr	r2, [pc, #76]	; (8002674 <HAL_RCC_OscConfig+0x7c4>)
 8002628:	f023 0303 	bic.w	r3, r3, #3
 800262c:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800262e:	4b11      	ldr	r3, [pc, #68]	; (8002674 <HAL_RCC_OscConfig+0x7c4>)
 8002630:	68db      	ldr	r3, [r3, #12]
 8002632:	4a10      	ldr	r2, [pc, #64]	; (8002674 <HAL_RCC_OscConfig+0x7c4>)
 8002634:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002638:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800263c:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800263e:	f7ff f8ff 	bl	8001840 <HAL_GetTick>
 8002642:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002644:	e008      	b.n	8002658 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002646:	f7ff f8fb 	bl	8001840 <HAL_GetTick>
 800264a:	4602      	mov	r2, r0
 800264c:	693b      	ldr	r3, [r7, #16]
 800264e:	1ad3      	subs	r3, r2, r3
 8002650:	2b02      	cmp	r3, #2
 8002652:	d901      	bls.n	8002658 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8002654:	2303      	movs	r3, #3
 8002656:	e009      	b.n	800266c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002658:	4b06      	ldr	r3, [pc, #24]	; (8002674 <HAL_RCC_OscConfig+0x7c4>)
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002660:	2b00      	cmp	r3, #0
 8002662:	d1f0      	bne.n	8002646 <HAL_RCC_OscConfig+0x796>
 8002664:	e001      	b.n	800266a <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002666:	2301      	movs	r3, #1
 8002668:	e000      	b.n	800266c <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 800266a:	2300      	movs	r3, #0
}
 800266c:	4618      	mov	r0, r3
 800266e:	3720      	adds	r7, #32
 8002670:	46bd      	mov	sp, r7
 8002672:	bd80      	pop	{r7, pc}
 8002674:	40021000 	.word	0x40021000
 8002678:	f99d808c 	.word	0xf99d808c

0800267c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b084      	sub	sp, #16
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
 8002684:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d101      	bne.n	8002690 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800268c:	2301      	movs	r3, #1
 800268e:	e0c8      	b.n	8002822 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002690:	4b66      	ldr	r3, [pc, #408]	; (800282c <HAL_RCC_ClockConfig+0x1b0>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f003 0307 	and.w	r3, r3, #7
 8002698:	683a      	ldr	r2, [r7, #0]
 800269a:	429a      	cmp	r2, r3
 800269c:	d910      	bls.n	80026c0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800269e:	4b63      	ldr	r3, [pc, #396]	; (800282c <HAL_RCC_ClockConfig+0x1b0>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f023 0207 	bic.w	r2, r3, #7
 80026a6:	4961      	ldr	r1, [pc, #388]	; (800282c <HAL_RCC_ClockConfig+0x1b0>)
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	4313      	orrs	r3, r2
 80026ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80026ae:	4b5f      	ldr	r3, [pc, #380]	; (800282c <HAL_RCC_ClockConfig+0x1b0>)
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f003 0307 	and.w	r3, r3, #7
 80026b6:	683a      	ldr	r2, [r7, #0]
 80026b8:	429a      	cmp	r2, r3
 80026ba:	d001      	beq.n	80026c0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80026bc:	2301      	movs	r3, #1
 80026be:	e0b0      	b.n	8002822 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f003 0301 	and.w	r3, r3, #1
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d04c      	beq.n	8002766 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	2b03      	cmp	r3, #3
 80026d2:	d107      	bne.n	80026e4 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026d4:	4b56      	ldr	r3, [pc, #344]	; (8002830 <HAL_RCC_ClockConfig+0x1b4>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d121      	bne.n	8002724 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80026e0:	2301      	movs	r3, #1
 80026e2:	e09e      	b.n	8002822 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	2b02      	cmp	r3, #2
 80026ea:	d107      	bne.n	80026fc <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80026ec:	4b50      	ldr	r3, [pc, #320]	; (8002830 <HAL_RCC_ClockConfig+0x1b4>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d115      	bne.n	8002724 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80026f8:	2301      	movs	r3, #1
 80026fa:	e092      	b.n	8002822 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	685b      	ldr	r3, [r3, #4]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d107      	bne.n	8002714 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002704:	4b4a      	ldr	r3, [pc, #296]	; (8002830 <HAL_RCC_ClockConfig+0x1b4>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f003 0302 	and.w	r3, r3, #2
 800270c:	2b00      	cmp	r3, #0
 800270e:	d109      	bne.n	8002724 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002710:	2301      	movs	r3, #1
 8002712:	e086      	b.n	8002822 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002714:	4b46      	ldr	r3, [pc, #280]	; (8002830 <HAL_RCC_ClockConfig+0x1b4>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800271c:	2b00      	cmp	r3, #0
 800271e:	d101      	bne.n	8002724 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002720:	2301      	movs	r3, #1
 8002722:	e07e      	b.n	8002822 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002724:	4b42      	ldr	r3, [pc, #264]	; (8002830 <HAL_RCC_ClockConfig+0x1b4>)
 8002726:	689b      	ldr	r3, [r3, #8]
 8002728:	f023 0203 	bic.w	r2, r3, #3
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	685b      	ldr	r3, [r3, #4]
 8002730:	493f      	ldr	r1, [pc, #252]	; (8002830 <HAL_RCC_ClockConfig+0x1b4>)
 8002732:	4313      	orrs	r3, r2
 8002734:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002736:	f7ff f883 	bl	8001840 <HAL_GetTick>
 800273a:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800273c:	e00a      	b.n	8002754 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800273e:	f7ff f87f 	bl	8001840 <HAL_GetTick>
 8002742:	4602      	mov	r2, r0
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	1ad3      	subs	r3, r2, r3
 8002748:	f241 3288 	movw	r2, #5000	; 0x1388
 800274c:	4293      	cmp	r3, r2
 800274e:	d901      	bls.n	8002754 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8002750:	2303      	movs	r3, #3
 8002752:	e066      	b.n	8002822 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002754:	4b36      	ldr	r3, [pc, #216]	; (8002830 <HAL_RCC_ClockConfig+0x1b4>)
 8002756:	689b      	ldr	r3, [r3, #8]
 8002758:	f003 020c 	and.w	r2, r3, #12
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	009b      	lsls	r3, r3, #2
 8002762:	429a      	cmp	r2, r3
 8002764:	d1eb      	bne.n	800273e <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f003 0302 	and.w	r3, r3, #2
 800276e:	2b00      	cmp	r3, #0
 8002770:	d008      	beq.n	8002784 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002772:	4b2f      	ldr	r3, [pc, #188]	; (8002830 <HAL_RCC_ClockConfig+0x1b4>)
 8002774:	689b      	ldr	r3, [r3, #8]
 8002776:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	689b      	ldr	r3, [r3, #8]
 800277e:	492c      	ldr	r1, [pc, #176]	; (8002830 <HAL_RCC_ClockConfig+0x1b4>)
 8002780:	4313      	orrs	r3, r2
 8002782:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002784:	4b29      	ldr	r3, [pc, #164]	; (800282c <HAL_RCC_ClockConfig+0x1b0>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f003 0307 	and.w	r3, r3, #7
 800278c:	683a      	ldr	r2, [r7, #0]
 800278e:	429a      	cmp	r2, r3
 8002790:	d210      	bcs.n	80027b4 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002792:	4b26      	ldr	r3, [pc, #152]	; (800282c <HAL_RCC_ClockConfig+0x1b0>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f023 0207 	bic.w	r2, r3, #7
 800279a:	4924      	ldr	r1, [pc, #144]	; (800282c <HAL_RCC_ClockConfig+0x1b0>)
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	4313      	orrs	r3, r2
 80027a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80027a2:	4b22      	ldr	r3, [pc, #136]	; (800282c <HAL_RCC_ClockConfig+0x1b0>)
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f003 0307 	and.w	r3, r3, #7
 80027aa:	683a      	ldr	r2, [r7, #0]
 80027ac:	429a      	cmp	r2, r3
 80027ae:	d001      	beq.n	80027b4 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80027b0:	2301      	movs	r3, #1
 80027b2:	e036      	b.n	8002822 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f003 0304 	and.w	r3, r3, #4
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d008      	beq.n	80027d2 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80027c0:	4b1b      	ldr	r3, [pc, #108]	; (8002830 <HAL_RCC_ClockConfig+0x1b4>)
 80027c2:	689b      	ldr	r3, [r3, #8]
 80027c4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	68db      	ldr	r3, [r3, #12]
 80027cc:	4918      	ldr	r1, [pc, #96]	; (8002830 <HAL_RCC_ClockConfig+0x1b4>)
 80027ce:	4313      	orrs	r3, r2
 80027d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f003 0308 	and.w	r3, r3, #8
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d009      	beq.n	80027f2 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80027de:	4b14      	ldr	r3, [pc, #80]	; (8002830 <HAL_RCC_ClockConfig+0x1b4>)
 80027e0:	689b      	ldr	r3, [r3, #8]
 80027e2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	691b      	ldr	r3, [r3, #16]
 80027ea:	00db      	lsls	r3, r3, #3
 80027ec:	4910      	ldr	r1, [pc, #64]	; (8002830 <HAL_RCC_ClockConfig+0x1b4>)
 80027ee:	4313      	orrs	r3, r2
 80027f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80027f2:	f000 f825 	bl	8002840 <HAL_RCC_GetSysClockFreq>
 80027f6:	4602      	mov	r2, r0
 80027f8:	4b0d      	ldr	r3, [pc, #52]	; (8002830 <HAL_RCC_ClockConfig+0x1b4>)
 80027fa:	689b      	ldr	r3, [r3, #8]
 80027fc:	091b      	lsrs	r3, r3, #4
 80027fe:	f003 030f 	and.w	r3, r3, #15
 8002802:	490c      	ldr	r1, [pc, #48]	; (8002834 <HAL_RCC_ClockConfig+0x1b8>)
 8002804:	5ccb      	ldrb	r3, [r1, r3]
 8002806:	f003 031f 	and.w	r3, r3, #31
 800280a:	fa22 f303 	lsr.w	r3, r2, r3
 800280e:	4a0a      	ldr	r2, [pc, #40]	; (8002838 <HAL_RCC_ClockConfig+0x1bc>)
 8002810:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002812:	4b0a      	ldr	r3, [pc, #40]	; (800283c <HAL_RCC_ClockConfig+0x1c0>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4618      	mov	r0, r3
 8002818:	f7fe fe50 	bl	80014bc <HAL_InitTick>
 800281c:	4603      	mov	r3, r0
 800281e:	72fb      	strb	r3, [r7, #11]

  return status;
 8002820:	7afb      	ldrb	r3, [r7, #11]
}
 8002822:	4618      	mov	r0, r3
 8002824:	3710      	adds	r7, #16
 8002826:	46bd      	mov	sp, r7
 8002828:	bd80      	pop	{r7, pc}
 800282a:	bf00      	nop
 800282c:	40022000 	.word	0x40022000
 8002830:	40021000 	.word	0x40021000
 8002834:	0800c7b0 	.word	0x0800c7b0
 8002838:	20000004 	.word	0x20000004
 800283c:	20000008 	.word	0x20000008

08002840 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002840:	b480      	push	{r7}
 8002842:	b089      	sub	sp, #36	; 0x24
 8002844:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002846:	2300      	movs	r3, #0
 8002848:	61fb      	str	r3, [r7, #28]
 800284a:	2300      	movs	r3, #0
 800284c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800284e:	4b3e      	ldr	r3, [pc, #248]	; (8002948 <HAL_RCC_GetSysClockFreq+0x108>)
 8002850:	689b      	ldr	r3, [r3, #8]
 8002852:	f003 030c 	and.w	r3, r3, #12
 8002856:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002858:	4b3b      	ldr	r3, [pc, #236]	; (8002948 <HAL_RCC_GetSysClockFreq+0x108>)
 800285a:	68db      	ldr	r3, [r3, #12]
 800285c:	f003 0303 	and.w	r3, r3, #3
 8002860:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002862:	693b      	ldr	r3, [r7, #16]
 8002864:	2b00      	cmp	r3, #0
 8002866:	d005      	beq.n	8002874 <HAL_RCC_GetSysClockFreq+0x34>
 8002868:	693b      	ldr	r3, [r7, #16]
 800286a:	2b0c      	cmp	r3, #12
 800286c:	d121      	bne.n	80028b2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	2b01      	cmp	r3, #1
 8002872:	d11e      	bne.n	80028b2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002874:	4b34      	ldr	r3, [pc, #208]	; (8002948 <HAL_RCC_GetSysClockFreq+0x108>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f003 0308 	and.w	r3, r3, #8
 800287c:	2b00      	cmp	r3, #0
 800287e:	d107      	bne.n	8002890 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002880:	4b31      	ldr	r3, [pc, #196]	; (8002948 <HAL_RCC_GetSysClockFreq+0x108>)
 8002882:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002886:	0a1b      	lsrs	r3, r3, #8
 8002888:	f003 030f 	and.w	r3, r3, #15
 800288c:	61fb      	str	r3, [r7, #28]
 800288e:	e005      	b.n	800289c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002890:	4b2d      	ldr	r3, [pc, #180]	; (8002948 <HAL_RCC_GetSysClockFreq+0x108>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	091b      	lsrs	r3, r3, #4
 8002896:	f003 030f 	and.w	r3, r3, #15
 800289a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800289c:	4a2b      	ldr	r2, [pc, #172]	; (800294c <HAL_RCC_GetSysClockFreq+0x10c>)
 800289e:	69fb      	ldr	r3, [r7, #28]
 80028a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028a4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80028a6:	693b      	ldr	r3, [r7, #16]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d10d      	bne.n	80028c8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80028ac:	69fb      	ldr	r3, [r7, #28]
 80028ae:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80028b0:	e00a      	b.n	80028c8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80028b2:	693b      	ldr	r3, [r7, #16]
 80028b4:	2b04      	cmp	r3, #4
 80028b6:	d102      	bne.n	80028be <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80028b8:	4b25      	ldr	r3, [pc, #148]	; (8002950 <HAL_RCC_GetSysClockFreq+0x110>)
 80028ba:	61bb      	str	r3, [r7, #24]
 80028bc:	e004      	b.n	80028c8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80028be:	693b      	ldr	r3, [r7, #16]
 80028c0:	2b08      	cmp	r3, #8
 80028c2:	d101      	bne.n	80028c8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80028c4:	4b23      	ldr	r3, [pc, #140]	; (8002954 <HAL_RCC_GetSysClockFreq+0x114>)
 80028c6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80028c8:	693b      	ldr	r3, [r7, #16]
 80028ca:	2b0c      	cmp	r3, #12
 80028cc:	d134      	bne.n	8002938 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80028ce:	4b1e      	ldr	r3, [pc, #120]	; (8002948 <HAL_RCC_GetSysClockFreq+0x108>)
 80028d0:	68db      	ldr	r3, [r3, #12]
 80028d2:	f003 0303 	and.w	r3, r3, #3
 80028d6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80028d8:	68bb      	ldr	r3, [r7, #8]
 80028da:	2b02      	cmp	r3, #2
 80028dc:	d003      	beq.n	80028e6 <HAL_RCC_GetSysClockFreq+0xa6>
 80028de:	68bb      	ldr	r3, [r7, #8]
 80028e0:	2b03      	cmp	r3, #3
 80028e2:	d003      	beq.n	80028ec <HAL_RCC_GetSysClockFreq+0xac>
 80028e4:	e005      	b.n	80028f2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80028e6:	4b1a      	ldr	r3, [pc, #104]	; (8002950 <HAL_RCC_GetSysClockFreq+0x110>)
 80028e8:	617b      	str	r3, [r7, #20]
      break;
 80028ea:	e005      	b.n	80028f8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80028ec:	4b19      	ldr	r3, [pc, #100]	; (8002954 <HAL_RCC_GetSysClockFreq+0x114>)
 80028ee:	617b      	str	r3, [r7, #20]
      break;
 80028f0:	e002      	b.n	80028f8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80028f2:	69fb      	ldr	r3, [r7, #28]
 80028f4:	617b      	str	r3, [r7, #20]
      break;
 80028f6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80028f8:	4b13      	ldr	r3, [pc, #76]	; (8002948 <HAL_RCC_GetSysClockFreq+0x108>)
 80028fa:	68db      	ldr	r3, [r3, #12]
 80028fc:	091b      	lsrs	r3, r3, #4
 80028fe:	f003 0307 	and.w	r3, r3, #7
 8002902:	3301      	adds	r3, #1
 8002904:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002906:	4b10      	ldr	r3, [pc, #64]	; (8002948 <HAL_RCC_GetSysClockFreq+0x108>)
 8002908:	68db      	ldr	r3, [r3, #12]
 800290a:	0a1b      	lsrs	r3, r3, #8
 800290c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002910:	697a      	ldr	r2, [r7, #20]
 8002912:	fb02 f203 	mul.w	r2, r2, r3
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	fbb2 f3f3 	udiv	r3, r2, r3
 800291c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800291e:	4b0a      	ldr	r3, [pc, #40]	; (8002948 <HAL_RCC_GetSysClockFreq+0x108>)
 8002920:	68db      	ldr	r3, [r3, #12]
 8002922:	0e5b      	lsrs	r3, r3, #25
 8002924:	f003 0303 	and.w	r3, r3, #3
 8002928:	3301      	adds	r3, #1
 800292a:	005b      	lsls	r3, r3, #1
 800292c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800292e:	697a      	ldr	r2, [r7, #20]
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	fbb2 f3f3 	udiv	r3, r2, r3
 8002936:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002938:	69bb      	ldr	r3, [r7, #24]
}
 800293a:	4618      	mov	r0, r3
 800293c:	3724      	adds	r7, #36	; 0x24
 800293e:	46bd      	mov	sp, r7
 8002940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002944:	4770      	bx	lr
 8002946:	bf00      	nop
 8002948:	40021000 	.word	0x40021000
 800294c:	0800c7c8 	.word	0x0800c7c8
 8002950:	00f42400 	.word	0x00f42400
 8002954:	007a1200 	.word	0x007a1200

08002958 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002958:	b480      	push	{r7}
 800295a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800295c:	4b03      	ldr	r3, [pc, #12]	; (800296c <HAL_RCC_GetHCLKFreq+0x14>)
 800295e:	681b      	ldr	r3, [r3, #0]
}
 8002960:	4618      	mov	r0, r3
 8002962:	46bd      	mov	sp, r7
 8002964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002968:	4770      	bx	lr
 800296a:	bf00      	nop
 800296c:	20000004 	.word	0x20000004

08002970 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002974:	f7ff fff0 	bl	8002958 <HAL_RCC_GetHCLKFreq>
 8002978:	4602      	mov	r2, r0
 800297a:	4b06      	ldr	r3, [pc, #24]	; (8002994 <HAL_RCC_GetPCLK1Freq+0x24>)
 800297c:	689b      	ldr	r3, [r3, #8]
 800297e:	0a1b      	lsrs	r3, r3, #8
 8002980:	f003 0307 	and.w	r3, r3, #7
 8002984:	4904      	ldr	r1, [pc, #16]	; (8002998 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002986:	5ccb      	ldrb	r3, [r1, r3]
 8002988:	f003 031f 	and.w	r3, r3, #31
 800298c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002990:	4618      	mov	r0, r3
 8002992:	bd80      	pop	{r7, pc}
 8002994:	40021000 	.word	0x40021000
 8002998:	0800c7c0 	.word	0x0800c7c0

0800299c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80029a0:	f7ff ffda 	bl	8002958 <HAL_RCC_GetHCLKFreq>
 80029a4:	4602      	mov	r2, r0
 80029a6:	4b06      	ldr	r3, [pc, #24]	; (80029c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80029a8:	689b      	ldr	r3, [r3, #8]
 80029aa:	0adb      	lsrs	r3, r3, #11
 80029ac:	f003 0307 	and.w	r3, r3, #7
 80029b0:	4904      	ldr	r1, [pc, #16]	; (80029c4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80029b2:	5ccb      	ldrb	r3, [r1, r3]
 80029b4:	f003 031f 	and.w	r3, r3, #31
 80029b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029bc:	4618      	mov	r0, r3
 80029be:	bd80      	pop	{r7, pc}
 80029c0:	40021000 	.word	0x40021000
 80029c4:	0800c7c0 	.word	0x0800c7c0

080029c8 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b083      	sub	sp, #12
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
 80029d0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	220f      	movs	r2, #15
 80029d6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80029d8:	4b12      	ldr	r3, [pc, #72]	; (8002a24 <HAL_RCC_GetClockConfig+0x5c>)
 80029da:	689b      	ldr	r3, [r3, #8]
 80029dc:	f003 0203 	and.w	r2, r3, #3
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80029e4:	4b0f      	ldr	r3, [pc, #60]	; (8002a24 <HAL_RCC_GetClockConfig+0x5c>)
 80029e6:	689b      	ldr	r3, [r3, #8]
 80029e8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80029f0:	4b0c      	ldr	r3, [pc, #48]	; (8002a24 <HAL_RCC_GetClockConfig+0x5c>)
 80029f2:	689b      	ldr	r3, [r3, #8]
 80029f4:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80029fc:	4b09      	ldr	r3, [pc, #36]	; (8002a24 <HAL_RCC_GetClockConfig+0x5c>)
 80029fe:	689b      	ldr	r3, [r3, #8]
 8002a00:	08db      	lsrs	r3, r3, #3
 8002a02:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8002a0a:	4b07      	ldr	r3, [pc, #28]	; (8002a28 <HAL_RCC_GetClockConfig+0x60>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f003 0207 	and.w	r2, r3, #7
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	601a      	str	r2, [r3, #0]
}
 8002a16:	bf00      	nop
 8002a18:	370c      	adds	r7, #12
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a20:	4770      	bx	lr
 8002a22:	bf00      	nop
 8002a24:	40021000 	.word	0x40021000
 8002a28:	40022000 	.word	0x40022000

08002a2c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b086      	sub	sp, #24
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002a34:	2300      	movs	r3, #0
 8002a36:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002a38:	4b2a      	ldr	r3, [pc, #168]	; (8002ae4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002a3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d003      	beq.n	8002a4c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002a44:	f7ff f9d0 	bl	8001de8 <HAL_PWREx_GetVoltageRange>
 8002a48:	6178      	str	r0, [r7, #20]
 8002a4a:	e014      	b.n	8002a76 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002a4c:	4b25      	ldr	r3, [pc, #148]	; (8002ae4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002a4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a50:	4a24      	ldr	r2, [pc, #144]	; (8002ae4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002a52:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a56:	6593      	str	r3, [r2, #88]	; 0x58
 8002a58:	4b22      	ldr	r3, [pc, #136]	; (8002ae4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002a5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a5c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a60:	60fb      	str	r3, [r7, #12]
 8002a62:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002a64:	f7ff f9c0 	bl	8001de8 <HAL_PWREx_GetVoltageRange>
 8002a68:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002a6a:	4b1e      	ldr	r3, [pc, #120]	; (8002ae4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002a6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a6e:	4a1d      	ldr	r2, [pc, #116]	; (8002ae4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002a70:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a74:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002a76:	697b      	ldr	r3, [r7, #20]
 8002a78:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002a7c:	d10b      	bne.n	8002a96 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2b80      	cmp	r3, #128	; 0x80
 8002a82:	d919      	bls.n	8002ab8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2ba0      	cmp	r3, #160	; 0xa0
 8002a88:	d902      	bls.n	8002a90 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002a8a:	2302      	movs	r3, #2
 8002a8c:	613b      	str	r3, [r7, #16]
 8002a8e:	e013      	b.n	8002ab8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002a90:	2301      	movs	r3, #1
 8002a92:	613b      	str	r3, [r7, #16]
 8002a94:	e010      	b.n	8002ab8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	2b80      	cmp	r3, #128	; 0x80
 8002a9a:	d902      	bls.n	8002aa2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002a9c:	2303      	movs	r3, #3
 8002a9e:	613b      	str	r3, [r7, #16]
 8002aa0:	e00a      	b.n	8002ab8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2b80      	cmp	r3, #128	; 0x80
 8002aa6:	d102      	bne.n	8002aae <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002aa8:	2302      	movs	r3, #2
 8002aaa:	613b      	str	r3, [r7, #16]
 8002aac:	e004      	b.n	8002ab8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2b70      	cmp	r3, #112	; 0x70
 8002ab2:	d101      	bne.n	8002ab8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002ab8:	4b0b      	ldr	r3, [pc, #44]	; (8002ae8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f023 0207 	bic.w	r2, r3, #7
 8002ac0:	4909      	ldr	r1, [pc, #36]	; (8002ae8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002ac2:	693b      	ldr	r3, [r7, #16]
 8002ac4:	4313      	orrs	r3, r2
 8002ac6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002ac8:	4b07      	ldr	r3, [pc, #28]	; (8002ae8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f003 0307 	and.w	r3, r3, #7
 8002ad0:	693a      	ldr	r2, [r7, #16]
 8002ad2:	429a      	cmp	r2, r3
 8002ad4:	d001      	beq.n	8002ada <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	e000      	b.n	8002adc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002ada:	2300      	movs	r3, #0
}
 8002adc:	4618      	mov	r0, r3
 8002ade:	3718      	adds	r7, #24
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	bd80      	pop	{r7, pc}
 8002ae4:	40021000 	.word	0x40021000
 8002ae8:	40022000 	.word	0x40022000

08002aec <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b086      	sub	sp, #24
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002af4:	2300      	movs	r3, #0
 8002af6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002af8:	2300      	movs	r3, #0
 8002afa:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d041      	beq.n	8002b8c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002b0c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002b10:	d02a      	beq.n	8002b68 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002b12:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002b16:	d824      	bhi.n	8002b62 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002b18:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002b1c:	d008      	beq.n	8002b30 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002b1e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002b22:	d81e      	bhi.n	8002b62 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d00a      	beq.n	8002b3e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002b28:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002b2c:	d010      	beq.n	8002b50 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002b2e:	e018      	b.n	8002b62 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002b30:	4b86      	ldr	r3, [pc, #536]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b32:	68db      	ldr	r3, [r3, #12]
 8002b34:	4a85      	ldr	r2, [pc, #532]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b36:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b3a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002b3c:	e015      	b.n	8002b6a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	3304      	adds	r3, #4
 8002b42:	2100      	movs	r1, #0
 8002b44:	4618      	mov	r0, r3
 8002b46:	f000 fabb 	bl	80030c0 <RCCEx_PLLSAI1_Config>
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002b4e:	e00c      	b.n	8002b6a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	3320      	adds	r3, #32
 8002b54:	2100      	movs	r1, #0
 8002b56:	4618      	mov	r0, r3
 8002b58:	f000 fba6 	bl	80032a8 <RCCEx_PLLSAI2_Config>
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002b60:	e003      	b.n	8002b6a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002b62:	2301      	movs	r3, #1
 8002b64:	74fb      	strb	r3, [r7, #19]
      break;
 8002b66:	e000      	b.n	8002b6a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002b68:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002b6a:	7cfb      	ldrb	r3, [r7, #19]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d10b      	bne.n	8002b88 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002b70:	4b76      	ldr	r3, [pc, #472]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b76:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002b7e:	4973      	ldr	r1, [pc, #460]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b80:	4313      	orrs	r3, r2
 8002b82:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002b86:	e001      	b.n	8002b8c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b88:	7cfb      	ldrb	r3, [r7, #19]
 8002b8a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d041      	beq.n	8002c1c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002b9c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002ba0:	d02a      	beq.n	8002bf8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002ba2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002ba6:	d824      	bhi.n	8002bf2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002ba8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002bac:	d008      	beq.n	8002bc0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002bae:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002bb2:	d81e      	bhi.n	8002bf2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d00a      	beq.n	8002bce <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002bb8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002bbc:	d010      	beq.n	8002be0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002bbe:	e018      	b.n	8002bf2 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002bc0:	4b62      	ldr	r3, [pc, #392]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002bc2:	68db      	ldr	r3, [r3, #12]
 8002bc4:	4a61      	ldr	r2, [pc, #388]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002bc6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002bca:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002bcc:	e015      	b.n	8002bfa <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	3304      	adds	r3, #4
 8002bd2:	2100      	movs	r1, #0
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	f000 fa73 	bl	80030c0 <RCCEx_PLLSAI1_Config>
 8002bda:	4603      	mov	r3, r0
 8002bdc:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002bde:	e00c      	b.n	8002bfa <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	3320      	adds	r3, #32
 8002be4:	2100      	movs	r1, #0
 8002be6:	4618      	mov	r0, r3
 8002be8:	f000 fb5e 	bl	80032a8 <RCCEx_PLLSAI2_Config>
 8002bec:	4603      	mov	r3, r0
 8002bee:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002bf0:	e003      	b.n	8002bfa <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	74fb      	strb	r3, [r7, #19]
      break;
 8002bf6:	e000      	b.n	8002bfa <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002bf8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002bfa:	7cfb      	ldrb	r3, [r7, #19]
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d10b      	bne.n	8002c18 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002c00:	4b52      	ldr	r3, [pc, #328]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c06:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002c0e:	494f      	ldr	r1, [pc, #316]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c10:	4313      	orrs	r3, r2
 8002c12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002c16:	e001      	b.n	8002c1c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c18:	7cfb      	ldrb	r3, [r7, #19]
 8002c1a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	f000 80a0 	beq.w	8002d6a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002c2e:	4b47      	ldr	r3, [pc, #284]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d101      	bne.n	8002c3e <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	e000      	b.n	8002c40 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002c3e:	2300      	movs	r3, #0
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d00d      	beq.n	8002c60 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c44:	4b41      	ldr	r3, [pc, #260]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c48:	4a40      	ldr	r2, [pc, #256]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c4a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c4e:	6593      	str	r3, [r2, #88]	; 0x58
 8002c50:	4b3e      	ldr	r3, [pc, #248]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c58:	60bb      	str	r3, [r7, #8]
 8002c5a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002c60:	4b3b      	ldr	r3, [pc, #236]	; (8002d50 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4a3a      	ldr	r2, [pc, #232]	; (8002d50 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002c66:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c6a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002c6c:	f7fe fde8 	bl	8001840 <HAL_GetTick>
 8002c70:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002c72:	e009      	b.n	8002c88 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c74:	f7fe fde4 	bl	8001840 <HAL_GetTick>
 8002c78:	4602      	mov	r2, r0
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	1ad3      	subs	r3, r2, r3
 8002c7e:	2b02      	cmp	r3, #2
 8002c80:	d902      	bls.n	8002c88 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002c82:	2303      	movs	r3, #3
 8002c84:	74fb      	strb	r3, [r7, #19]
        break;
 8002c86:	e005      	b.n	8002c94 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002c88:	4b31      	ldr	r3, [pc, #196]	; (8002d50 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d0ef      	beq.n	8002c74 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002c94:	7cfb      	ldrb	r3, [r7, #19]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d15c      	bne.n	8002d54 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002c9a:	4b2c      	ldr	r3, [pc, #176]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ca0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002ca4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002ca6:	697b      	ldr	r3, [r7, #20]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d01f      	beq.n	8002cec <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002cb2:	697a      	ldr	r2, [r7, #20]
 8002cb4:	429a      	cmp	r2, r3
 8002cb6:	d019      	beq.n	8002cec <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002cb8:	4b24      	ldr	r3, [pc, #144]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002cba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cbe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002cc2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002cc4:	4b21      	ldr	r3, [pc, #132]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002cc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cca:	4a20      	ldr	r2, [pc, #128]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ccc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002cd0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002cd4:	4b1d      	ldr	r3, [pc, #116]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002cd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cda:	4a1c      	ldr	r2, [pc, #112]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002cdc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ce0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002ce4:	4a19      	ldr	r2, [pc, #100]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ce6:	697b      	ldr	r3, [r7, #20]
 8002ce8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002cec:	697b      	ldr	r3, [r7, #20]
 8002cee:	f003 0301 	and.w	r3, r3, #1
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d016      	beq.n	8002d24 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cf6:	f7fe fda3 	bl	8001840 <HAL_GetTick>
 8002cfa:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002cfc:	e00b      	b.n	8002d16 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cfe:	f7fe fd9f 	bl	8001840 <HAL_GetTick>
 8002d02:	4602      	mov	r2, r0
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	1ad3      	subs	r3, r2, r3
 8002d08:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	d902      	bls.n	8002d16 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002d10:	2303      	movs	r3, #3
 8002d12:	74fb      	strb	r3, [r7, #19]
            break;
 8002d14:	e006      	b.n	8002d24 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d16:	4b0d      	ldr	r3, [pc, #52]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d1c:	f003 0302 	and.w	r3, r3, #2
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d0ec      	beq.n	8002cfe <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002d24:	7cfb      	ldrb	r3, [r7, #19]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d10c      	bne.n	8002d44 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002d2a:	4b08      	ldr	r3, [pc, #32]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d30:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002d3a:	4904      	ldr	r1, [pc, #16]	; (8002d4c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d3c:	4313      	orrs	r3, r2
 8002d3e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002d42:	e009      	b.n	8002d58 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002d44:	7cfb      	ldrb	r3, [r7, #19]
 8002d46:	74bb      	strb	r3, [r7, #18]
 8002d48:	e006      	b.n	8002d58 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002d4a:	bf00      	nop
 8002d4c:	40021000 	.word	0x40021000
 8002d50:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d54:	7cfb      	ldrb	r3, [r7, #19]
 8002d56:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002d58:	7c7b      	ldrb	r3, [r7, #17]
 8002d5a:	2b01      	cmp	r3, #1
 8002d5c:	d105      	bne.n	8002d6a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d5e:	4b9e      	ldr	r3, [pc, #632]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d62:	4a9d      	ldr	r2, [pc, #628]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d64:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d68:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f003 0301 	and.w	r3, r3, #1
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d00a      	beq.n	8002d8c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002d76:	4b98      	ldr	r3, [pc, #608]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d7c:	f023 0203 	bic.w	r2, r3, #3
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d84:	4994      	ldr	r1, [pc, #592]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d86:	4313      	orrs	r3, r2
 8002d88:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f003 0302 	and.w	r3, r3, #2
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d00a      	beq.n	8002dae <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002d98:	4b8f      	ldr	r3, [pc, #572]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d9e:	f023 020c 	bic.w	r2, r3, #12
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002da6:	498c      	ldr	r1, [pc, #560]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002da8:	4313      	orrs	r3, r2
 8002daa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f003 0304 	and.w	r3, r3, #4
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d00a      	beq.n	8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002dba:	4b87      	ldr	r3, [pc, #540]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dc0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dc8:	4983      	ldr	r1, [pc, #524]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dca:	4313      	orrs	r3, r2
 8002dcc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f003 0308 	and.w	r3, r3, #8
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d00a      	beq.n	8002df2 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002ddc:	4b7e      	ldr	r3, [pc, #504]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002de2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dea:	497b      	ldr	r1, [pc, #492]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dec:	4313      	orrs	r3, r2
 8002dee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f003 0310 	and.w	r3, r3, #16
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d00a      	beq.n	8002e14 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002dfe:	4b76      	ldr	r3, [pc, #472]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e00:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e04:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e0c:	4972      	ldr	r1, [pc, #456]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e0e:	4313      	orrs	r3, r2
 8002e10:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f003 0320 	and.w	r3, r3, #32
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d00a      	beq.n	8002e36 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002e20:	4b6d      	ldr	r3, [pc, #436]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e26:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e2e:	496a      	ldr	r1, [pc, #424]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e30:	4313      	orrs	r3, r2
 8002e32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d00a      	beq.n	8002e58 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002e42:	4b65      	ldr	r3, [pc, #404]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e44:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e48:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e50:	4961      	ldr	r1, [pc, #388]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e52:	4313      	orrs	r3, r2
 8002e54:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d00a      	beq.n	8002e7a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002e64:	4b5c      	ldr	r3, [pc, #368]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e6a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e72:	4959      	ldr	r1, [pc, #356]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e74:	4313      	orrs	r3, r2
 8002e76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d00a      	beq.n	8002e9c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002e86:	4b54      	ldr	r3, [pc, #336]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e8c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e94:	4950      	ldr	r1, [pc, #320]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e96:	4313      	orrs	r3, r2
 8002e98:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d00a      	beq.n	8002ebe <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002ea8:	4b4b      	ldr	r3, [pc, #300]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002eaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002eae:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002eb6:	4948      	ldr	r1, [pc, #288]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d00a      	beq.n	8002ee0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002eca:	4b43      	ldr	r3, [pc, #268]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ecc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ed0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ed8:	493f      	ldr	r1, [pc, #252]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002eda:	4313      	orrs	r3, r2
 8002edc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d028      	beq.n	8002f3e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002eec:	4b3a      	ldr	r3, [pc, #232]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002eee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ef2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002efa:	4937      	ldr	r1, [pc, #220]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002efc:	4313      	orrs	r3, r2
 8002efe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002f06:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002f0a:	d106      	bne.n	8002f1a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002f0c:	4b32      	ldr	r3, [pc, #200]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f0e:	68db      	ldr	r3, [r3, #12]
 8002f10:	4a31      	ldr	r2, [pc, #196]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f12:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002f16:	60d3      	str	r3, [r2, #12]
 8002f18:	e011      	b.n	8002f3e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002f1e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002f22:	d10c      	bne.n	8002f3e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	3304      	adds	r3, #4
 8002f28:	2101      	movs	r1, #1
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	f000 f8c8 	bl	80030c0 <RCCEx_PLLSAI1_Config>
 8002f30:	4603      	mov	r3, r0
 8002f32:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002f34:	7cfb      	ldrb	r3, [r7, #19]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d001      	beq.n	8002f3e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002f3a:	7cfb      	ldrb	r3, [r7, #19]
 8002f3c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d028      	beq.n	8002f9c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002f4a:	4b23      	ldr	r3, [pc, #140]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f50:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f58:	491f      	ldr	r1, [pc, #124]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f5a:	4313      	orrs	r3, r2
 8002f5c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f64:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002f68:	d106      	bne.n	8002f78 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002f6a:	4b1b      	ldr	r3, [pc, #108]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f6c:	68db      	ldr	r3, [r3, #12]
 8002f6e:	4a1a      	ldr	r2, [pc, #104]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f70:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002f74:	60d3      	str	r3, [r2, #12]
 8002f76:	e011      	b.n	8002f9c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f7c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002f80:	d10c      	bne.n	8002f9c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	3304      	adds	r3, #4
 8002f86:	2101      	movs	r1, #1
 8002f88:	4618      	mov	r0, r3
 8002f8a:	f000 f899 	bl	80030c0 <RCCEx_PLLSAI1_Config>
 8002f8e:	4603      	mov	r3, r0
 8002f90:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002f92:	7cfb      	ldrb	r3, [r7, #19]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d001      	beq.n	8002f9c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002f98:	7cfb      	ldrb	r3, [r7, #19]
 8002f9a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d02b      	beq.n	8003000 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002fa8:	4b0b      	ldr	r3, [pc, #44]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002faa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fae:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002fb6:	4908      	ldr	r1, [pc, #32]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fb8:	4313      	orrs	r3, r2
 8002fba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002fc2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002fc6:	d109      	bne.n	8002fdc <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002fc8:	4b03      	ldr	r3, [pc, #12]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fca:	68db      	ldr	r3, [r3, #12]
 8002fcc:	4a02      	ldr	r2, [pc, #8]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fce:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002fd2:	60d3      	str	r3, [r2, #12]
 8002fd4:	e014      	b.n	8003000 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002fd6:	bf00      	nop
 8002fd8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002fe0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002fe4:	d10c      	bne.n	8003000 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	3304      	adds	r3, #4
 8002fea:	2101      	movs	r1, #1
 8002fec:	4618      	mov	r0, r3
 8002fee:	f000 f867 	bl	80030c0 <RCCEx_PLLSAI1_Config>
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002ff6:	7cfb      	ldrb	r3, [r7, #19]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d001      	beq.n	8003000 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002ffc:	7cfb      	ldrb	r3, [r7, #19]
 8002ffe:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003008:	2b00      	cmp	r3, #0
 800300a:	d02f      	beq.n	800306c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800300c:	4b2b      	ldr	r3, [pc, #172]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800300e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003012:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800301a:	4928      	ldr	r1, [pc, #160]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800301c:	4313      	orrs	r3, r2
 800301e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003026:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800302a:	d10d      	bne.n	8003048 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	3304      	adds	r3, #4
 8003030:	2102      	movs	r1, #2
 8003032:	4618      	mov	r0, r3
 8003034:	f000 f844 	bl	80030c0 <RCCEx_PLLSAI1_Config>
 8003038:	4603      	mov	r3, r0
 800303a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800303c:	7cfb      	ldrb	r3, [r7, #19]
 800303e:	2b00      	cmp	r3, #0
 8003040:	d014      	beq.n	800306c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003042:	7cfb      	ldrb	r3, [r7, #19]
 8003044:	74bb      	strb	r3, [r7, #18]
 8003046:	e011      	b.n	800306c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800304c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003050:	d10c      	bne.n	800306c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	3320      	adds	r3, #32
 8003056:	2102      	movs	r1, #2
 8003058:	4618      	mov	r0, r3
 800305a:	f000 f925 	bl	80032a8 <RCCEx_PLLSAI2_Config>
 800305e:	4603      	mov	r3, r0
 8003060:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003062:	7cfb      	ldrb	r3, [r7, #19]
 8003064:	2b00      	cmp	r3, #0
 8003066:	d001      	beq.n	800306c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003068:	7cfb      	ldrb	r3, [r7, #19]
 800306a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003074:	2b00      	cmp	r3, #0
 8003076:	d00a      	beq.n	800308e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003078:	4b10      	ldr	r3, [pc, #64]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800307a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800307e:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003086:	490d      	ldr	r1, [pc, #52]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003088:	4313      	orrs	r3, r2
 800308a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003096:	2b00      	cmp	r3, #0
 8003098:	d00b      	beq.n	80030b2 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800309a:	4b08      	ldr	r3, [pc, #32]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800309c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030a0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80030aa:	4904      	ldr	r1, [pc, #16]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80030ac:	4313      	orrs	r3, r2
 80030ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80030b2:	7cbb      	ldrb	r3, [r7, #18]
}
 80030b4:	4618      	mov	r0, r3
 80030b6:	3718      	adds	r7, #24
 80030b8:	46bd      	mov	sp, r7
 80030ba:	bd80      	pop	{r7, pc}
 80030bc:	40021000 	.word	0x40021000

080030c0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b084      	sub	sp, #16
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
 80030c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80030ca:	2300      	movs	r3, #0
 80030cc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80030ce:	4b75      	ldr	r3, [pc, #468]	; (80032a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80030d0:	68db      	ldr	r3, [r3, #12]
 80030d2:	f003 0303 	and.w	r3, r3, #3
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d018      	beq.n	800310c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80030da:	4b72      	ldr	r3, [pc, #456]	; (80032a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80030dc:	68db      	ldr	r3, [r3, #12]
 80030de:	f003 0203 	and.w	r2, r3, #3
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	429a      	cmp	r2, r3
 80030e8:	d10d      	bne.n	8003106 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
       ||
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d009      	beq.n	8003106 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80030f2:	4b6c      	ldr	r3, [pc, #432]	; (80032a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80030f4:	68db      	ldr	r3, [r3, #12]
 80030f6:	091b      	lsrs	r3, r3, #4
 80030f8:	f003 0307 	and.w	r3, r3, #7
 80030fc:	1c5a      	adds	r2, r3, #1
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	685b      	ldr	r3, [r3, #4]
       ||
 8003102:	429a      	cmp	r2, r3
 8003104:	d047      	beq.n	8003196 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003106:	2301      	movs	r3, #1
 8003108:	73fb      	strb	r3, [r7, #15]
 800310a:	e044      	b.n	8003196 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	2b03      	cmp	r3, #3
 8003112:	d018      	beq.n	8003146 <RCCEx_PLLSAI1_Config+0x86>
 8003114:	2b03      	cmp	r3, #3
 8003116:	d825      	bhi.n	8003164 <RCCEx_PLLSAI1_Config+0xa4>
 8003118:	2b01      	cmp	r3, #1
 800311a:	d002      	beq.n	8003122 <RCCEx_PLLSAI1_Config+0x62>
 800311c:	2b02      	cmp	r3, #2
 800311e:	d009      	beq.n	8003134 <RCCEx_PLLSAI1_Config+0x74>
 8003120:	e020      	b.n	8003164 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003122:	4b60      	ldr	r3, [pc, #384]	; (80032a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f003 0302 	and.w	r3, r3, #2
 800312a:	2b00      	cmp	r3, #0
 800312c:	d11d      	bne.n	800316a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800312e:	2301      	movs	r3, #1
 8003130:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003132:	e01a      	b.n	800316a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003134:	4b5b      	ldr	r3, [pc, #364]	; (80032a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800313c:	2b00      	cmp	r3, #0
 800313e:	d116      	bne.n	800316e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003140:	2301      	movs	r3, #1
 8003142:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003144:	e013      	b.n	800316e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003146:	4b57      	ldr	r3, [pc, #348]	; (80032a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800314e:	2b00      	cmp	r3, #0
 8003150:	d10f      	bne.n	8003172 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003152:	4b54      	ldr	r3, [pc, #336]	; (80032a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800315a:	2b00      	cmp	r3, #0
 800315c:	d109      	bne.n	8003172 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800315e:	2301      	movs	r3, #1
 8003160:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003162:	e006      	b.n	8003172 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003164:	2301      	movs	r3, #1
 8003166:	73fb      	strb	r3, [r7, #15]
      break;
 8003168:	e004      	b.n	8003174 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800316a:	bf00      	nop
 800316c:	e002      	b.n	8003174 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800316e:	bf00      	nop
 8003170:	e000      	b.n	8003174 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003172:	bf00      	nop
    }

    if(status == HAL_OK)
 8003174:	7bfb      	ldrb	r3, [r7, #15]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d10d      	bne.n	8003196 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800317a:	4b4a      	ldr	r3, [pc, #296]	; (80032a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800317c:	68db      	ldr	r3, [r3, #12]
 800317e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6819      	ldr	r1, [r3, #0]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	3b01      	subs	r3, #1
 800318c:	011b      	lsls	r3, r3, #4
 800318e:	430b      	orrs	r3, r1
 8003190:	4944      	ldr	r1, [pc, #272]	; (80032a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003192:	4313      	orrs	r3, r2
 8003194:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003196:	7bfb      	ldrb	r3, [r7, #15]
 8003198:	2b00      	cmp	r3, #0
 800319a:	d17d      	bne.n	8003298 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800319c:	4b41      	ldr	r3, [pc, #260]	; (80032a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	4a40      	ldr	r2, [pc, #256]	; (80032a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80031a2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80031a6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80031a8:	f7fe fb4a 	bl	8001840 <HAL_GetTick>
 80031ac:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80031ae:	e009      	b.n	80031c4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80031b0:	f7fe fb46 	bl	8001840 <HAL_GetTick>
 80031b4:	4602      	mov	r2, r0
 80031b6:	68bb      	ldr	r3, [r7, #8]
 80031b8:	1ad3      	subs	r3, r2, r3
 80031ba:	2b02      	cmp	r3, #2
 80031bc:	d902      	bls.n	80031c4 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80031be:	2303      	movs	r3, #3
 80031c0:	73fb      	strb	r3, [r7, #15]
        break;
 80031c2:	e005      	b.n	80031d0 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80031c4:	4b37      	ldr	r3, [pc, #220]	; (80032a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d1ef      	bne.n	80031b0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80031d0:	7bfb      	ldrb	r3, [r7, #15]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d160      	bne.n	8003298 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80031d6:	683b      	ldr	r3, [r7, #0]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d111      	bne.n	8003200 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80031dc:	4b31      	ldr	r3, [pc, #196]	; (80032a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80031de:	691b      	ldr	r3, [r3, #16]
 80031e0:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80031e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80031e8:	687a      	ldr	r2, [r7, #4]
 80031ea:	6892      	ldr	r2, [r2, #8]
 80031ec:	0211      	lsls	r1, r2, #8
 80031ee:	687a      	ldr	r2, [r7, #4]
 80031f0:	68d2      	ldr	r2, [r2, #12]
 80031f2:	0912      	lsrs	r2, r2, #4
 80031f4:	0452      	lsls	r2, r2, #17
 80031f6:	430a      	orrs	r2, r1
 80031f8:	492a      	ldr	r1, [pc, #168]	; (80032a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80031fa:	4313      	orrs	r3, r2
 80031fc:	610b      	str	r3, [r1, #16]
 80031fe:	e027      	b.n	8003250 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	2b01      	cmp	r3, #1
 8003204:	d112      	bne.n	800322c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003206:	4b27      	ldr	r3, [pc, #156]	; (80032a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003208:	691b      	ldr	r3, [r3, #16]
 800320a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800320e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003212:	687a      	ldr	r2, [r7, #4]
 8003214:	6892      	ldr	r2, [r2, #8]
 8003216:	0211      	lsls	r1, r2, #8
 8003218:	687a      	ldr	r2, [r7, #4]
 800321a:	6912      	ldr	r2, [r2, #16]
 800321c:	0852      	lsrs	r2, r2, #1
 800321e:	3a01      	subs	r2, #1
 8003220:	0552      	lsls	r2, r2, #21
 8003222:	430a      	orrs	r2, r1
 8003224:	491f      	ldr	r1, [pc, #124]	; (80032a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003226:	4313      	orrs	r3, r2
 8003228:	610b      	str	r3, [r1, #16]
 800322a:	e011      	b.n	8003250 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800322c:	4b1d      	ldr	r3, [pc, #116]	; (80032a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800322e:	691b      	ldr	r3, [r3, #16]
 8003230:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003234:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003238:	687a      	ldr	r2, [r7, #4]
 800323a:	6892      	ldr	r2, [r2, #8]
 800323c:	0211      	lsls	r1, r2, #8
 800323e:	687a      	ldr	r2, [r7, #4]
 8003240:	6952      	ldr	r2, [r2, #20]
 8003242:	0852      	lsrs	r2, r2, #1
 8003244:	3a01      	subs	r2, #1
 8003246:	0652      	lsls	r2, r2, #25
 8003248:	430a      	orrs	r2, r1
 800324a:	4916      	ldr	r1, [pc, #88]	; (80032a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800324c:	4313      	orrs	r3, r2
 800324e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003250:	4b14      	ldr	r3, [pc, #80]	; (80032a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	4a13      	ldr	r2, [pc, #76]	; (80032a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003256:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800325a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800325c:	f7fe faf0 	bl	8001840 <HAL_GetTick>
 8003260:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003262:	e009      	b.n	8003278 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003264:	f7fe faec 	bl	8001840 <HAL_GetTick>
 8003268:	4602      	mov	r2, r0
 800326a:	68bb      	ldr	r3, [r7, #8]
 800326c:	1ad3      	subs	r3, r2, r3
 800326e:	2b02      	cmp	r3, #2
 8003270:	d902      	bls.n	8003278 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003272:	2303      	movs	r3, #3
 8003274:	73fb      	strb	r3, [r7, #15]
          break;
 8003276:	e005      	b.n	8003284 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003278:	4b0a      	ldr	r3, [pc, #40]	; (80032a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003280:	2b00      	cmp	r3, #0
 8003282:	d0ef      	beq.n	8003264 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003284:	7bfb      	ldrb	r3, [r7, #15]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d106      	bne.n	8003298 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800328a:	4b06      	ldr	r3, [pc, #24]	; (80032a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800328c:	691a      	ldr	r2, [r3, #16]
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	699b      	ldr	r3, [r3, #24]
 8003292:	4904      	ldr	r1, [pc, #16]	; (80032a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003294:	4313      	orrs	r3, r2
 8003296:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003298:	7bfb      	ldrb	r3, [r7, #15]
}
 800329a:	4618      	mov	r0, r3
 800329c:	3710      	adds	r7, #16
 800329e:	46bd      	mov	sp, r7
 80032a0:	bd80      	pop	{r7, pc}
 80032a2:	bf00      	nop
 80032a4:	40021000 	.word	0x40021000

080032a8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b084      	sub	sp, #16
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
 80032b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80032b2:	2300      	movs	r3, #0
 80032b4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80032b6:	4b6a      	ldr	r3, [pc, #424]	; (8003460 <RCCEx_PLLSAI2_Config+0x1b8>)
 80032b8:	68db      	ldr	r3, [r3, #12]
 80032ba:	f003 0303 	and.w	r3, r3, #3
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d018      	beq.n	80032f4 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80032c2:	4b67      	ldr	r3, [pc, #412]	; (8003460 <RCCEx_PLLSAI2_Config+0x1b8>)
 80032c4:	68db      	ldr	r3, [r3, #12]
 80032c6:	f003 0203 	and.w	r2, r3, #3
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	429a      	cmp	r2, r3
 80032d0:	d10d      	bne.n	80032ee <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
       ||
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d009      	beq.n	80032ee <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80032da:	4b61      	ldr	r3, [pc, #388]	; (8003460 <RCCEx_PLLSAI2_Config+0x1b8>)
 80032dc:	68db      	ldr	r3, [r3, #12]
 80032de:	091b      	lsrs	r3, r3, #4
 80032e0:	f003 0307 	and.w	r3, r3, #7
 80032e4:	1c5a      	adds	r2, r3, #1
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	685b      	ldr	r3, [r3, #4]
       ||
 80032ea:	429a      	cmp	r2, r3
 80032ec:	d047      	beq.n	800337e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80032ee:	2301      	movs	r3, #1
 80032f0:	73fb      	strb	r3, [r7, #15]
 80032f2:	e044      	b.n	800337e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	2b03      	cmp	r3, #3
 80032fa:	d018      	beq.n	800332e <RCCEx_PLLSAI2_Config+0x86>
 80032fc:	2b03      	cmp	r3, #3
 80032fe:	d825      	bhi.n	800334c <RCCEx_PLLSAI2_Config+0xa4>
 8003300:	2b01      	cmp	r3, #1
 8003302:	d002      	beq.n	800330a <RCCEx_PLLSAI2_Config+0x62>
 8003304:	2b02      	cmp	r3, #2
 8003306:	d009      	beq.n	800331c <RCCEx_PLLSAI2_Config+0x74>
 8003308:	e020      	b.n	800334c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800330a:	4b55      	ldr	r3, [pc, #340]	; (8003460 <RCCEx_PLLSAI2_Config+0x1b8>)
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f003 0302 	and.w	r3, r3, #2
 8003312:	2b00      	cmp	r3, #0
 8003314:	d11d      	bne.n	8003352 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003316:	2301      	movs	r3, #1
 8003318:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800331a:	e01a      	b.n	8003352 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800331c:	4b50      	ldr	r3, [pc, #320]	; (8003460 <RCCEx_PLLSAI2_Config+0x1b8>)
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003324:	2b00      	cmp	r3, #0
 8003326:	d116      	bne.n	8003356 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003328:	2301      	movs	r3, #1
 800332a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800332c:	e013      	b.n	8003356 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800332e:	4b4c      	ldr	r3, [pc, #304]	; (8003460 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003336:	2b00      	cmp	r3, #0
 8003338:	d10f      	bne.n	800335a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800333a:	4b49      	ldr	r3, [pc, #292]	; (8003460 <RCCEx_PLLSAI2_Config+0x1b8>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003342:	2b00      	cmp	r3, #0
 8003344:	d109      	bne.n	800335a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003346:	2301      	movs	r3, #1
 8003348:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800334a:	e006      	b.n	800335a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800334c:	2301      	movs	r3, #1
 800334e:	73fb      	strb	r3, [r7, #15]
      break;
 8003350:	e004      	b.n	800335c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003352:	bf00      	nop
 8003354:	e002      	b.n	800335c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003356:	bf00      	nop
 8003358:	e000      	b.n	800335c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800335a:	bf00      	nop
    }

    if(status == HAL_OK)
 800335c:	7bfb      	ldrb	r3, [r7, #15]
 800335e:	2b00      	cmp	r3, #0
 8003360:	d10d      	bne.n	800337e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003362:	4b3f      	ldr	r3, [pc, #252]	; (8003460 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003364:	68db      	ldr	r3, [r3, #12]
 8003366:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6819      	ldr	r1, [r3, #0]
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	685b      	ldr	r3, [r3, #4]
 8003372:	3b01      	subs	r3, #1
 8003374:	011b      	lsls	r3, r3, #4
 8003376:	430b      	orrs	r3, r1
 8003378:	4939      	ldr	r1, [pc, #228]	; (8003460 <RCCEx_PLLSAI2_Config+0x1b8>)
 800337a:	4313      	orrs	r3, r2
 800337c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800337e:	7bfb      	ldrb	r3, [r7, #15]
 8003380:	2b00      	cmp	r3, #0
 8003382:	d167      	bne.n	8003454 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003384:	4b36      	ldr	r3, [pc, #216]	; (8003460 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	4a35      	ldr	r2, [pc, #212]	; (8003460 <RCCEx_PLLSAI2_Config+0x1b8>)
 800338a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800338e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003390:	f7fe fa56 	bl	8001840 <HAL_GetTick>
 8003394:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003396:	e009      	b.n	80033ac <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003398:	f7fe fa52 	bl	8001840 <HAL_GetTick>
 800339c:	4602      	mov	r2, r0
 800339e:	68bb      	ldr	r3, [r7, #8]
 80033a0:	1ad3      	subs	r3, r2, r3
 80033a2:	2b02      	cmp	r3, #2
 80033a4:	d902      	bls.n	80033ac <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80033a6:	2303      	movs	r3, #3
 80033a8:	73fb      	strb	r3, [r7, #15]
        break;
 80033aa:	e005      	b.n	80033b8 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80033ac:	4b2c      	ldr	r3, [pc, #176]	; (8003460 <RCCEx_PLLSAI2_Config+0x1b8>)
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d1ef      	bne.n	8003398 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80033b8:	7bfb      	ldrb	r3, [r7, #15]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d14a      	bne.n	8003454 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d111      	bne.n	80033e8 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80033c4:	4b26      	ldr	r3, [pc, #152]	; (8003460 <RCCEx_PLLSAI2_Config+0x1b8>)
 80033c6:	695b      	ldr	r3, [r3, #20]
 80033c8:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80033cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033d0:	687a      	ldr	r2, [r7, #4]
 80033d2:	6892      	ldr	r2, [r2, #8]
 80033d4:	0211      	lsls	r1, r2, #8
 80033d6:	687a      	ldr	r2, [r7, #4]
 80033d8:	68d2      	ldr	r2, [r2, #12]
 80033da:	0912      	lsrs	r2, r2, #4
 80033dc:	0452      	lsls	r2, r2, #17
 80033de:	430a      	orrs	r2, r1
 80033e0:	491f      	ldr	r1, [pc, #124]	; (8003460 <RCCEx_PLLSAI2_Config+0x1b8>)
 80033e2:	4313      	orrs	r3, r2
 80033e4:	614b      	str	r3, [r1, #20]
 80033e6:	e011      	b.n	800340c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80033e8:	4b1d      	ldr	r3, [pc, #116]	; (8003460 <RCCEx_PLLSAI2_Config+0x1b8>)
 80033ea:	695b      	ldr	r3, [r3, #20]
 80033ec:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80033f0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80033f4:	687a      	ldr	r2, [r7, #4]
 80033f6:	6892      	ldr	r2, [r2, #8]
 80033f8:	0211      	lsls	r1, r2, #8
 80033fa:	687a      	ldr	r2, [r7, #4]
 80033fc:	6912      	ldr	r2, [r2, #16]
 80033fe:	0852      	lsrs	r2, r2, #1
 8003400:	3a01      	subs	r2, #1
 8003402:	0652      	lsls	r2, r2, #25
 8003404:	430a      	orrs	r2, r1
 8003406:	4916      	ldr	r1, [pc, #88]	; (8003460 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003408:	4313      	orrs	r3, r2
 800340a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800340c:	4b14      	ldr	r3, [pc, #80]	; (8003460 <RCCEx_PLLSAI2_Config+0x1b8>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4a13      	ldr	r2, [pc, #76]	; (8003460 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003412:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003416:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003418:	f7fe fa12 	bl	8001840 <HAL_GetTick>
 800341c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800341e:	e009      	b.n	8003434 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003420:	f7fe fa0e 	bl	8001840 <HAL_GetTick>
 8003424:	4602      	mov	r2, r0
 8003426:	68bb      	ldr	r3, [r7, #8]
 8003428:	1ad3      	subs	r3, r2, r3
 800342a:	2b02      	cmp	r3, #2
 800342c:	d902      	bls.n	8003434 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800342e:	2303      	movs	r3, #3
 8003430:	73fb      	strb	r3, [r7, #15]
          break;
 8003432:	e005      	b.n	8003440 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003434:	4b0a      	ldr	r3, [pc, #40]	; (8003460 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800343c:	2b00      	cmp	r3, #0
 800343e:	d0ef      	beq.n	8003420 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003440:	7bfb      	ldrb	r3, [r7, #15]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d106      	bne.n	8003454 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003446:	4b06      	ldr	r3, [pc, #24]	; (8003460 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003448:	695a      	ldr	r2, [r3, #20]
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	695b      	ldr	r3, [r3, #20]
 800344e:	4904      	ldr	r1, [pc, #16]	; (8003460 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003450:	4313      	orrs	r3, r2
 8003452:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003454:	7bfb      	ldrb	r3, [r7, #15]
}
 8003456:	4618      	mov	r0, r3
 8003458:	3710      	adds	r7, #16
 800345a:	46bd      	mov	sp, r7
 800345c:	bd80      	pop	{r7, pc}
 800345e:	bf00      	nop
 8003460:	40021000 	.word	0x40021000

08003464 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b084      	sub	sp, #16
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d101      	bne.n	8003476 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003472:	2301      	movs	r3, #1
 8003474:	e095      	b.n	80035a2 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800347a:	2b00      	cmp	r3, #0
 800347c:	d108      	bne.n	8003490 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	685b      	ldr	r3, [r3, #4]
 8003482:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003486:	d009      	beq.n	800349c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2200      	movs	r2, #0
 800348c:	61da      	str	r2, [r3, #28]
 800348e:	e005      	b.n	800349c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2200      	movs	r2, #0
 8003494:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2200      	movs	r2, #0
 800349a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2200      	movs	r2, #0
 80034a0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80034a8:	b2db      	uxtb	r3, r3
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d106      	bne.n	80034bc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2200      	movs	r2, #0
 80034b2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80034b6:	6878      	ldr	r0, [r7, #4]
 80034b8:	f7fd ff7c 	bl	80013b4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2202      	movs	r2, #2
 80034c0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	681a      	ldr	r2, [r3, #0]
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80034d2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	68db      	ldr	r3, [r3, #12]
 80034d8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80034dc:	d902      	bls.n	80034e4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80034de:	2300      	movs	r3, #0
 80034e0:	60fb      	str	r3, [r7, #12]
 80034e2:	e002      	b.n	80034ea <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80034e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80034e8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	68db      	ldr	r3, [r3, #12]
 80034ee:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80034f2:	d007      	beq.n	8003504 <HAL_SPI_Init+0xa0>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	68db      	ldr	r3, [r3, #12]
 80034f8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80034fc:	d002      	beq.n	8003504 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2200      	movs	r2, #0
 8003502:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	689b      	ldr	r3, [r3, #8]
 8003510:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003514:	431a      	orrs	r2, r3
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	691b      	ldr	r3, [r3, #16]
 800351a:	f003 0302 	and.w	r3, r3, #2
 800351e:	431a      	orrs	r2, r3
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	695b      	ldr	r3, [r3, #20]
 8003524:	f003 0301 	and.w	r3, r3, #1
 8003528:	431a      	orrs	r2, r3
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	699b      	ldr	r3, [r3, #24]
 800352e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003532:	431a      	orrs	r2, r3
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	69db      	ldr	r3, [r3, #28]
 8003538:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800353c:	431a      	orrs	r2, r3
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6a1b      	ldr	r3, [r3, #32]
 8003542:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003546:	ea42 0103 	orr.w	r1, r2, r3
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800354e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	430a      	orrs	r2, r1
 8003558:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	699b      	ldr	r3, [r3, #24]
 800355e:	0c1b      	lsrs	r3, r3, #16
 8003560:	f003 0204 	and.w	r2, r3, #4
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003568:	f003 0310 	and.w	r3, r3, #16
 800356c:	431a      	orrs	r2, r3
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003572:	f003 0308 	and.w	r3, r3, #8
 8003576:	431a      	orrs	r2, r3
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	68db      	ldr	r3, [r3, #12]
 800357c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8003580:	ea42 0103 	orr.w	r1, r2, r3
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	430a      	orrs	r2, r1
 8003590:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	2200      	movs	r2, #0
 8003596:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2201      	movs	r2, #1
 800359c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80035a0:	2300      	movs	r3, #0
}
 80035a2:	4618      	mov	r0, r3
 80035a4:	3710      	adds	r7, #16
 80035a6:	46bd      	mov	sp, r7
 80035a8:	bd80      	pop	{r7, pc}

080035aa <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80035aa:	b580      	push	{r7, lr}
 80035ac:	b088      	sub	sp, #32
 80035ae:	af00      	add	r7, sp, #0
 80035b0:	60f8      	str	r0, [r7, #12]
 80035b2:	60b9      	str	r1, [r7, #8]
 80035b4:	603b      	str	r3, [r7, #0]
 80035b6:	4613      	mov	r3, r2
 80035b8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80035ba:	2300      	movs	r3, #0
 80035bc:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80035c4:	2b01      	cmp	r3, #1
 80035c6:	d101      	bne.n	80035cc <HAL_SPI_Transmit+0x22>
 80035c8:	2302      	movs	r3, #2
 80035ca:	e158      	b.n	800387e <HAL_SPI_Transmit+0x2d4>
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	2201      	movs	r2, #1
 80035d0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80035d4:	f7fe f934 	bl	8001840 <HAL_GetTick>
 80035d8:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80035da:	88fb      	ldrh	r3, [r7, #6]
 80035dc:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80035e4:	b2db      	uxtb	r3, r3
 80035e6:	2b01      	cmp	r3, #1
 80035e8:	d002      	beq.n	80035f0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80035ea:	2302      	movs	r3, #2
 80035ec:	77fb      	strb	r3, [r7, #31]
    goto error;
 80035ee:	e13d      	b.n	800386c <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 80035f0:	68bb      	ldr	r3, [r7, #8]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d002      	beq.n	80035fc <HAL_SPI_Transmit+0x52>
 80035f6:	88fb      	ldrh	r3, [r7, #6]
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d102      	bne.n	8003602 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80035fc:	2301      	movs	r3, #1
 80035fe:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003600:	e134      	b.n	800386c <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	2203      	movs	r2, #3
 8003606:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	2200      	movs	r2, #0
 800360e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	68ba      	ldr	r2, [r7, #8]
 8003614:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	88fa      	ldrh	r2, [r7, #6]
 800361a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	88fa      	ldrh	r2, [r7, #6]
 8003620:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	2200      	movs	r2, #0
 8003626:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	2200      	movs	r2, #0
 800362c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	2200      	movs	r2, #0
 8003634:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	2200      	movs	r2, #0
 800363c:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	2200      	movs	r2, #0
 8003642:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	689b      	ldr	r3, [r3, #8]
 8003648:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800364c:	d10f      	bne.n	800366e <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	681a      	ldr	r2, [r3, #0]
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800365c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	681a      	ldr	r2, [r3, #0]
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800366c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003678:	2b40      	cmp	r3, #64	; 0x40
 800367a:	d007      	beq.n	800368c <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	681a      	ldr	r2, [r3, #0]
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800368a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	68db      	ldr	r3, [r3, #12]
 8003690:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003694:	d94b      	bls.n	800372e <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	685b      	ldr	r3, [r3, #4]
 800369a:	2b00      	cmp	r3, #0
 800369c:	d002      	beq.n	80036a4 <HAL_SPI_Transmit+0xfa>
 800369e:	8afb      	ldrh	r3, [r7, #22]
 80036a0:	2b01      	cmp	r3, #1
 80036a2:	d13e      	bne.n	8003722 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036a8:	881a      	ldrh	r2, [r3, #0]
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036b4:	1c9a      	adds	r2, r3, #2
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80036be:	b29b      	uxth	r3, r3
 80036c0:	3b01      	subs	r3, #1
 80036c2:	b29a      	uxth	r2, r3
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80036c8:	e02b      	b.n	8003722 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	689b      	ldr	r3, [r3, #8]
 80036d0:	f003 0302 	and.w	r3, r3, #2
 80036d4:	2b02      	cmp	r3, #2
 80036d6:	d112      	bne.n	80036fe <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036dc:	881a      	ldrh	r2, [r3, #0]
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036e8:	1c9a      	adds	r2, r3, #2
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80036f2:	b29b      	uxth	r3, r3
 80036f4:	3b01      	subs	r3, #1
 80036f6:	b29a      	uxth	r2, r3
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	87da      	strh	r2, [r3, #62]	; 0x3e
 80036fc:	e011      	b.n	8003722 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80036fe:	f7fe f89f 	bl	8001840 <HAL_GetTick>
 8003702:	4602      	mov	r2, r0
 8003704:	69bb      	ldr	r3, [r7, #24]
 8003706:	1ad3      	subs	r3, r2, r3
 8003708:	683a      	ldr	r2, [r7, #0]
 800370a:	429a      	cmp	r2, r3
 800370c:	d803      	bhi.n	8003716 <HAL_SPI_Transmit+0x16c>
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003714:	d102      	bne.n	800371c <HAL_SPI_Transmit+0x172>
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d102      	bne.n	8003722 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 800371c:	2303      	movs	r3, #3
 800371e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003720:	e0a4      	b.n	800386c <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003726:	b29b      	uxth	r3, r3
 8003728:	2b00      	cmp	r3, #0
 800372a:	d1ce      	bne.n	80036ca <HAL_SPI_Transmit+0x120>
 800372c:	e07c      	b.n	8003828 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	685b      	ldr	r3, [r3, #4]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d002      	beq.n	800373c <HAL_SPI_Transmit+0x192>
 8003736:	8afb      	ldrh	r3, [r7, #22]
 8003738:	2b01      	cmp	r3, #1
 800373a:	d170      	bne.n	800381e <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003740:	b29b      	uxth	r3, r3
 8003742:	2b01      	cmp	r3, #1
 8003744:	d912      	bls.n	800376c <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800374a:	881a      	ldrh	r2, [r3, #0]
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003756:	1c9a      	adds	r2, r3, #2
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003760:	b29b      	uxth	r3, r3
 8003762:	3b02      	subs	r3, #2
 8003764:	b29a      	uxth	r2, r3
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	87da      	strh	r2, [r3, #62]	; 0x3e
 800376a:	e058      	b.n	800381e <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	330c      	adds	r3, #12
 8003776:	7812      	ldrb	r2, [r2, #0]
 8003778:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800377e:	1c5a      	adds	r2, r3, #1
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003788:	b29b      	uxth	r3, r3
 800378a:	3b01      	subs	r3, #1
 800378c:	b29a      	uxth	r2, r3
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8003792:	e044      	b.n	800381e <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	689b      	ldr	r3, [r3, #8]
 800379a:	f003 0302 	and.w	r3, r3, #2
 800379e:	2b02      	cmp	r3, #2
 80037a0:	d12b      	bne.n	80037fa <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80037a6:	b29b      	uxth	r3, r3
 80037a8:	2b01      	cmp	r3, #1
 80037aa:	d912      	bls.n	80037d2 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037b0:	881a      	ldrh	r2, [r3, #0]
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037bc:	1c9a      	adds	r2, r3, #2
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80037c6:	b29b      	uxth	r3, r3
 80037c8:	3b02      	subs	r3, #2
 80037ca:	b29a      	uxth	r2, r3
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	87da      	strh	r2, [r3, #62]	; 0x3e
 80037d0:	e025      	b.n	800381e <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	330c      	adds	r3, #12
 80037dc:	7812      	ldrb	r2, [r2, #0]
 80037de:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037e4:	1c5a      	adds	r2, r3, #1
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80037ee:	b29b      	uxth	r3, r3
 80037f0:	3b01      	subs	r3, #1
 80037f2:	b29a      	uxth	r2, r3
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80037f8:	e011      	b.n	800381e <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80037fa:	f7fe f821 	bl	8001840 <HAL_GetTick>
 80037fe:	4602      	mov	r2, r0
 8003800:	69bb      	ldr	r3, [r7, #24]
 8003802:	1ad3      	subs	r3, r2, r3
 8003804:	683a      	ldr	r2, [r7, #0]
 8003806:	429a      	cmp	r2, r3
 8003808:	d803      	bhi.n	8003812 <HAL_SPI_Transmit+0x268>
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003810:	d102      	bne.n	8003818 <HAL_SPI_Transmit+0x26e>
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	2b00      	cmp	r3, #0
 8003816:	d102      	bne.n	800381e <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8003818:	2303      	movs	r3, #3
 800381a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800381c:	e026      	b.n	800386c <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003822:	b29b      	uxth	r3, r3
 8003824:	2b00      	cmp	r3, #0
 8003826:	d1b5      	bne.n	8003794 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003828:	69ba      	ldr	r2, [r7, #24]
 800382a:	6839      	ldr	r1, [r7, #0]
 800382c:	68f8      	ldr	r0, [r7, #12]
 800382e:	f000 fb57 	bl	8003ee0 <SPI_EndRxTxTransaction>
 8003832:	4603      	mov	r3, r0
 8003834:	2b00      	cmp	r3, #0
 8003836:	d002      	beq.n	800383e <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	2220      	movs	r2, #32
 800383c:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	689b      	ldr	r3, [r3, #8]
 8003842:	2b00      	cmp	r3, #0
 8003844:	d10a      	bne.n	800385c <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003846:	2300      	movs	r3, #0
 8003848:	613b      	str	r3, [r7, #16]
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	68db      	ldr	r3, [r3, #12]
 8003850:	613b      	str	r3, [r7, #16]
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	689b      	ldr	r3, [r3, #8]
 8003858:	613b      	str	r3, [r7, #16]
 800385a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003860:	2b00      	cmp	r3, #0
 8003862:	d002      	beq.n	800386a <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8003864:	2301      	movs	r3, #1
 8003866:	77fb      	strb	r3, [r7, #31]
 8003868:	e000      	b.n	800386c <HAL_SPI_Transmit+0x2c2>
  }

error:
 800386a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	2201      	movs	r2, #1
 8003870:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	2200      	movs	r2, #0
 8003878:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800387c:	7ffb      	ldrb	r3, [r7, #31]
}
 800387e:	4618      	mov	r0, r3
 8003880:	3720      	adds	r7, #32
 8003882:	46bd      	mov	sp, r7
 8003884:	bd80      	pop	{r7, pc}

08003886 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003886:	b580      	push	{r7, lr}
 8003888:	b08a      	sub	sp, #40	; 0x28
 800388a:	af00      	add	r7, sp, #0
 800388c:	60f8      	str	r0, [r7, #12]
 800388e:	60b9      	str	r1, [r7, #8]
 8003890:	607a      	str	r2, [r7, #4]
 8003892:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003894:	2301      	movs	r3, #1
 8003896:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003898:	2300      	movs	r3, #0
 800389a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80038a4:	2b01      	cmp	r3, #1
 80038a6:	d101      	bne.n	80038ac <HAL_SPI_TransmitReceive+0x26>
 80038a8:	2302      	movs	r3, #2
 80038aa:	e1fb      	b.n	8003ca4 <HAL_SPI_TransmitReceive+0x41e>
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	2201      	movs	r2, #1
 80038b0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80038b4:	f7fd ffc4 	bl	8001840 <HAL_GetTick>
 80038b8:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80038c0:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	685b      	ldr	r3, [r3, #4]
 80038c6:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80038c8:	887b      	ldrh	r3, [r7, #2]
 80038ca:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 80038cc:	887b      	ldrh	r3, [r7, #2]
 80038ce:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80038d0:	7efb      	ldrb	r3, [r7, #27]
 80038d2:	2b01      	cmp	r3, #1
 80038d4:	d00e      	beq.n	80038f4 <HAL_SPI_TransmitReceive+0x6e>
 80038d6:	697b      	ldr	r3, [r7, #20]
 80038d8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80038dc:	d106      	bne.n	80038ec <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	689b      	ldr	r3, [r3, #8]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d102      	bne.n	80038ec <HAL_SPI_TransmitReceive+0x66>
 80038e6:	7efb      	ldrb	r3, [r7, #27]
 80038e8:	2b04      	cmp	r3, #4
 80038ea:	d003      	beq.n	80038f4 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 80038ec:	2302      	movs	r3, #2
 80038ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80038f2:	e1cd      	b.n	8003c90 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80038f4:	68bb      	ldr	r3, [r7, #8]
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d005      	beq.n	8003906 <HAL_SPI_TransmitReceive+0x80>
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d002      	beq.n	8003906 <HAL_SPI_TransmitReceive+0x80>
 8003900:	887b      	ldrh	r3, [r7, #2]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d103      	bne.n	800390e <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8003906:	2301      	movs	r3, #1
 8003908:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800390c:	e1c0      	b.n	8003c90 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003914:	b2db      	uxtb	r3, r3
 8003916:	2b04      	cmp	r3, #4
 8003918:	d003      	beq.n	8003922 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	2205      	movs	r2, #5
 800391e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	2200      	movs	r2, #0
 8003926:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	687a      	ldr	r2, [r7, #4]
 800392c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	887a      	ldrh	r2, [r7, #2]
 8003932:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	887a      	ldrh	r2, [r7, #2]
 800393a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	68ba      	ldr	r2, [r7, #8]
 8003942:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	887a      	ldrh	r2, [r7, #2]
 8003948:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	887a      	ldrh	r2, [r7, #2]
 800394e:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	2200      	movs	r2, #0
 8003954:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	2200      	movs	r2, #0
 800395a:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	68db      	ldr	r3, [r3, #12]
 8003960:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003964:	d802      	bhi.n	800396c <HAL_SPI_TransmitReceive+0xe6>
 8003966:	8a3b      	ldrh	r3, [r7, #16]
 8003968:	2b01      	cmp	r3, #1
 800396a:	d908      	bls.n	800397e <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	685a      	ldr	r2, [r3, #4]
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800397a:	605a      	str	r2, [r3, #4]
 800397c:	e007      	b.n	800398e <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	685a      	ldr	r2, [r3, #4]
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800398c:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003998:	2b40      	cmp	r3, #64	; 0x40
 800399a:	d007      	beq.n	80039ac <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	681a      	ldr	r2, [r3, #0]
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80039aa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	68db      	ldr	r3, [r3, #12]
 80039b0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80039b4:	d97c      	bls.n	8003ab0 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d002      	beq.n	80039c4 <HAL_SPI_TransmitReceive+0x13e>
 80039be:	8a7b      	ldrh	r3, [r7, #18]
 80039c0:	2b01      	cmp	r3, #1
 80039c2:	d169      	bne.n	8003a98 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039c8:	881a      	ldrh	r2, [r3, #0]
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039d4:	1c9a      	adds	r2, r3, #2
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80039de:	b29b      	uxth	r3, r3
 80039e0:	3b01      	subs	r3, #1
 80039e2:	b29a      	uxth	r2, r3
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80039e8:	e056      	b.n	8003a98 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	689b      	ldr	r3, [r3, #8]
 80039f0:	f003 0302 	and.w	r3, r3, #2
 80039f4:	2b02      	cmp	r3, #2
 80039f6:	d11b      	bne.n	8003a30 <HAL_SPI_TransmitReceive+0x1aa>
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80039fc:	b29b      	uxth	r3, r3
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d016      	beq.n	8003a30 <HAL_SPI_TransmitReceive+0x1aa>
 8003a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a04:	2b01      	cmp	r3, #1
 8003a06:	d113      	bne.n	8003a30 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a0c:	881a      	ldrh	r2, [r3, #0]
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a18:	1c9a      	adds	r2, r3, #2
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a22:	b29b      	uxth	r3, r3
 8003a24:	3b01      	subs	r3, #1
 8003a26:	b29a      	uxth	r2, r3
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	689b      	ldr	r3, [r3, #8]
 8003a36:	f003 0301 	and.w	r3, r3, #1
 8003a3a:	2b01      	cmp	r3, #1
 8003a3c:	d11c      	bne.n	8003a78 <HAL_SPI_TransmitReceive+0x1f2>
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003a44:	b29b      	uxth	r3, r3
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d016      	beq.n	8003a78 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	68da      	ldr	r2, [r3, #12]
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a54:	b292      	uxth	r2, r2
 8003a56:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a5c:	1c9a      	adds	r2, r3, #2
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003a68:	b29b      	uxth	r3, r3
 8003a6a:	3b01      	subs	r3, #1
 8003a6c:	b29a      	uxth	r2, r3
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003a74:	2301      	movs	r3, #1
 8003a76:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003a78:	f7fd fee2 	bl	8001840 <HAL_GetTick>
 8003a7c:	4602      	mov	r2, r0
 8003a7e:	69fb      	ldr	r3, [r7, #28]
 8003a80:	1ad3      	subs	r3, r2, r3
 8003a82:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003a84:	429a      	cmp	r2, r3
 8003a86:	d807      	bhi.n	8003a98 <HAL_SPI_TransmitReceive+0x212>
 8003a88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a8a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003a8e:	d003      	beq.n	8003a98 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8003a90:	2303      	movs	r3, #3
 8003a92:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8003a96:	e0fb      	b.n	8003c90 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a9c:	b29b      	uxth	r3, r3
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d1a3      	bne.n	80039ea <HAL_SPI_TransmitReceive+0x164>
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003aa8:	b29b      	uxth	r3, r3
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d19d      	bne.n	80039ea <HAL_SPI_TransmitReceive+0x164>
 8003aae:	e0df      	b.n	8003c70 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	685b      	ldr	r3, [r3, #4]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d003      	beq.n	8003ac0 <HAL_SPI_TransmitReceive+0x23a>
 8003ab8:	8a7b      	ldrh	r3, [r7, #18]
 8003aba:	2b01      	cmp	r3, #1
 8003abc:	f040 80cb 	bne.w	8003c56 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003ac4:	b29b      	uxth	r3, r3
 8003ac6:	2b01      	cmp	r3, #1
 8003ac8:	d912      	bls.n	8003af0 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ace:	881a      	ldrh	r2, [r3, #0]
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ada:	1c9a      	adds	r2, r3, #2
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003ae4:	b29b      	uxth	r3, r3
 8003ae6:	3b02      	subs	r3, #2
 8003ae8:	b29a      	uxth	r2, r3
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003aee:	e0b2      	b.n	8003c56 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	330c      	adds	r3, #12
 8003afa:	7812      	ldrb	r2, [r2, #0]
 8003afc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b02:	1c5a      	adds	r2, r3, #1
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b0c:	b29b      	uxth	r3, r3
 8003b0e:	3b01      	subs	r3, #1
 8003b10:	b29a      	uxth	r2, r3
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003b16:	e09e      	b.n	8003c56 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	689b      	ldr	r3, [r3, #8]
 8003b1e:	f003 0302 	and.w	r3, r3, #2
 8003b22:	2b02      	cmp	r3, #2
 8003b24:	d134      	bne.n	8003b90 <HAL_SPI_TransmitReceive+0x30a>
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b2a:	b29b      	uxth	r3, r3
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d02f      	beq.n	8003b90 <HAL_SPI_TransmitReceive+0x30a>
 8003b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b32:	2b01      	cmp	r3, #1
 8003b34:	d12c      	bne.n	8003b90 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b3a:	b29b      	uxth	r3, r3
 8003b3c:	2b01      	cmp	r3, #1
 8003b3e:	d912      	bls.n	8003b66 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b44:	881a      	ldrh	r2, [r3, #0]
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b50:	1c9a      	adds	r2, r3, #2
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b5a:	b29b      	uxth	r3, r3
 8003b5c:	3b02      	subs	r3, #2
 8003b5e:	b29a      	uxth	r2, r3
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003b64:	e012      	b.n	8003b8c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	330c      	adds	r3, #12
 8003b70:	7812      	ldrb	r2, [r2, #0]
 8003b72:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b78:	1c5a      	adds	r2, r3, #1
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b82:	b29b      	uxth	r3, r3
 8003b84:	3b01      	subs	r3, #1
 8003b86:	b29a      	uxth	r2, r3
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	689b      	ldr	r3, [r3, #8]
 8003b96:	f003 0301 	and.w	r3, r3, #1
 8003b9a:	2b01      	cmp	r3, #1
 8003b9c:	d148      	bne.n	8003c30 <HAL_SPI_TransmitReceive+0x3aa>
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003ba4:	b29b      	uxth	r3, r3
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d042      	beq.n	8003c30 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003bb0:	b29b      	uxth	r3, r3
 8003bb2:	2b01      	cmp	r3, #1
 8003bb4:	d923      	bls.n	8003bfe <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	68da      	ldr	r2, [r3, #12]
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bc0:	b292      	uxth	r2, r2
 8003bc2:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bc8:	1c9a      	adds	r2, r3, #2
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003bd4:	b29b      	uxth	r3, r3
 8003bd6:	3b02      	subs	r3, #2
 8003bd8:	b29a      	uxth	r2, r3
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003be6:	b29b      	uxth	r3, r3
 8003be8:	2b01      	cmp	r3, #1
 8003bea:	d81f      	bhi.n	8003c2c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	685a      	ldr	r2, [r3, #4]
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003bfa:	605a      	str	r2, [r3, #4]
 8003bfc:	e016      	b.n	8003c2c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f103 020c 	add.w	r2, r3, #12
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c0a:	7812      	ldrb	r2, [r2, #0]
 8003c0c:	b2d2      	uxtb	r2, r2
 8003c0e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c14:	1c5a      	adds	r2, r3, #1
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003c20:	b29b      	uxth	r3, r3
 8003c22:	3b01      	subs	r3, #1
 8003c24:	b29a      	uxth	r2, r3
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003c30:	f7fd fe06 	bl	8001840 <HAL_GetTick>
 8003c34:	4602      	mov	r2, r0
 8003c36:	69fb      	ldr	r3, [r7, #28]
 8003c38:	1ad3      	subs	r3, r2, r3
 8003c3a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003c3c:	429a      	cmp	r2, r3
 8003c3e:	d803      	bhi.n	8003c48 <HAL_SPI_TransmitReceive+0x3c2>
 8003c40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c42:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003c46:	d102      	bne.n	8003c4e <HAL_SPI_TransmitReceive+0x3c8>
 8003c48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d103      	bne.n	8003c56 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8003c4e:	2303      	movs	r3, #3
 8003c50:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8003c54:	e01c      	b.n	8003c90 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003c5a:	b29b      	uxth	r3, r3
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	f47f af5b 	bne.w	8003b18 <HAL_SPI_TransmitReceive+0x292>
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003c68:	b29b      	uxth	r3, r3
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	f47f af54 	bne.w	8003b18 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003c70:	69fa      	ldr	r2, [r7, #28]
 8003c72:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003c74:	68f8      	ldr	r0, [r7, #12]
 8003c76:	f000 f933 	bl	8003ee0 <SPI_EndRxTxTransaction>
 8003c7a:	4603      	mov	r3, r0
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d006      	beq.n	8003c8e <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8003c80:	2301      	movs	r3, #1
 8003c82:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	2220      	movs	r2, #32
 8003c8a:	661a      	str	r2, [r3, #96]	; 0x60
 8003c8c:	e000      	b.n	8003c90 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8003c8e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	2201      	movs	r2, #1
 8003c94:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8003ca0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	3728      	adds	r7, #40	; 0x28
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	bd80      	pop	{r7, pc}

08003cac <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b088      	sub	sp, #32
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	60f8      	str	r0, [r7, #12]
 8003cb4:	60b9      	str	r1, [r7, #8]
 8003cb6:	603b      	str	r3, [r7, #0]
 8003cb8:	4613      	mov	r3, r2
 8003cba:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003cbc:	f7fd fdc0 	bl	8001840 <HAL_GetTick>
 8003cc0:	4602      	mov	r2, r0
 8003cc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cc4:	1a9b      	subs	r3, r3, r2
 8003cc6:	683a      	ldr	r2, [r7, #0]
 8003cc8:	4413      	add	r3, r2
 8003cca:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003ccc:	f7fd fdb8 	bl	8001840 <HAL_GetTick>
 8003cd0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003cd2:	4b39      	ldr	r3, [pc, #228]	; (8003db8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	015b      	lsls	r3, r3, #5
 8003cd8:	0d1b      	lsrs	r3, r3, #20
 8003cda:	69fa      	ldr	r2, [r7, #28]
 8003cdc:	fb02 f303 	mul.w	r3, r2, r3
 8003ce0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003ce2:	e054      	b.n	8003d8e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003cea:	d050      	beq.n	8003d8e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003cec:	f7fd fda8 	bl	8001840 <HAL_GetTick>
 8003cf0:	4602      	mov	r2, r0
 8003cf2:	69bb      	ldr	r3, [r7, #24]
 8003cf4:	1ad3      	subs	r3, r2, r3
 8003cf6:	69fa      	ldr	r2, [r7, #28]
 8003cf8:	429a      	cmp	r2, r3
 8003cfa:	d902      	bls.n	8003d02 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003cfc:	69fb      	ldr	r3, [r7, #28]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d13d      	bne.n	8003d7e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	685a      	ldr	r2, [r3, #4]
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003d10:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	685b      	ldr	r3, [r3, #4]
 8003d16:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003d1a:	d111      	bne.n	8003d40 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	689b      	ldr	r3, [r3, #8]
 8003d20:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003d24:	d004      	beq.n	8003d30 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	689b      	ldr	r3, [r3, #8]
 8003d2a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d2e:	d107      	bne.n	8003d40 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	681a      	ldr	r2, [r3, #0]
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003d3e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d44:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d48:	d10f      	bne.n	8003d6a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	681a      	ldr	r2, [r3, #0]
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003d58:	601a      	str	r2, [r3, #0]
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	681a      	ldr	r2, [r3, #0]
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003d68:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	2201      	movs	r2, #1
 8003d6e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	2200      	movs	r2, #0
 8003d76:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8003d7a:	2303      	movs	r3, #3
 8003d7c:	e017      	b.n	8003dae <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8003d7e:	697b      	ldr	r3, [r7, #20]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d101      	bne.n	8003d88 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003d84:	2300      	movs	r3, #0
 8003d86:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003d88:	697b      	ldr	r3, [r7, #20]
 8003d8a:	3b01      	subs	r3, #1
 8003d8c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	689a      	ldr	r2, [r3, #8]
 8003d94:	68bb      	ldr	r3, [r7, #8]
 8003d96:	4013      	ands	r3, r2
 8003d98:	68ba      	ldr	r2, [r7, #8]
 8003d9a:	429a      	cmp	r2, r3
 8003d9c:	bf0c      	ite	eq
 8003d9e:	2301      	moveq	r3, #1
 8003da0:	2300      	movne	r3, #0
 8003da2:	b2db      	uxtb	r3, r3
 8003da4:	461a      	mov	r2, r3
 8003da6:	79fb      	ldrb	r3, [r7, #7]
 8003da8:	429a      	cmp	r2, r3
 8003daa:	d19b      	bne.n	8003ce4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003dac:	2300      	movs	r3, #0
}
 8003dae:	4618      	mov	r0, r3
 8003db0:	3720      	adds	r7, #32
 8003db2:	46bd      	mov	sp, r7
 8003db4:	bd80      	pop	{r7, pc}
 8003db6:	bf00      	nop
 8003db8:	20000004 	.word	0x20000004

08003dbc <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b088      	sub	sp, #32
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	60f8      	str	r0, [r7, #12]
 8003dc4:	60b9      	str	r1, [r7, #8]
 8003dc6:	607a      	str	r2, [r7, #4]
 8003dc8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003dca:	f7fd fd39 	bl	8001840 <HAL_GetTick>
 8003dce:	4602      	mov	r2, r0
 8003dd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003dd2:	1a9b      	subs	r3, r3, r2
 8003dd4:	683a      	ldr	r2, [r7, #0]
 8003dd6:	4413      	add	r3, r2
 8003dd8:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003dda:	f7fd fd31 	bl	8001840 <HAL_GetTick>
 8003dde:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003de0:	4b3e      	ldr	r3, [pc, #248]	; (8003edc <SPI_WaitFifoStateUntilTimeout+0x120>)
 8003de2:	681a      	ldr	r2, [r3, #0]
 8003de4:	4613      	mov	r3, r2
 8003de6:	009b      	lsls	r3, r3, #2
 8003de8:	4413      	add	r3, r2
 8003dea:	00da      	lsls	r2, r3, #3
 8003dec:	1ad3      	subs	r3, r2, r3
 8003dee:	0d1b      	lsrs	r3, r3, #20
 8003df0:	69fa      	ldr	r2, [r7, #28]
 8003df2:	fb02 f303 	mul.w	r3, r2, r3
 8003df6:	613b      	str	r3, [r7, #16]

  while ((hspi->Instance->SR & Fifo) != State)
 8003df8:	e062      	b.n	8003ec0 <SPI_WaitFifoStateUntilTimeout+0x104>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003dfa:	68bb      	ldr	r3, [r7, #8]
 8003dfc:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8003e00:	d109      	bne.n	8003e16 <SPI_WaitFifoStateUntilTimeout+0x5a>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d106      	bne.n	8003e16 <SPI_WaitFifoStateUntilTimeout+0x5a>
    {
      /* Flush Data Register by a blank read */
      tmpreg = READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	330c      	adds	r3, #12
 8003e0e:	781b      	ldrb	r3, [r3, #0]
 8003e10:	b2db      	uxtb	r3, r3
 8003e12:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 8003e14:	697b      	ldr	r3, [r7, #20]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003e16:	683b      	ldr	r3, [r7, #0]
 8003e18:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003e1c:	d050      	beq.n	8003ec0 <SPI_WaitFifoStateUntilTimeout+0x104>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003e1e:	f7fd fd0f 	bl	8001840 <HAL_GetTick>
 8003e22:	4602      	mov	r2, r0
 8003e24:	69bb      	ldr	r3, [r7, #24]
 8003e26:	1ad3      	subs	r3, r2, r3
 8003e28:	69fa      	ldr	r2, [r7, #28]
 8003e2a:	429a      	cmp	r2, r3
 8003e2c:	d902      	bls.n	8003e34 <SPI_WaitFifoStateUntilTimeout+0x78>
 8003e2e:	69fb      	ldr	r3, [r7, #28]
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d13d      	bne.n	8003eb0 <SPI_WaitFifoStateUntilTimeout+0xf4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	685a      	ldr	r2, [r3, #4]
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003e42:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003e4c:	d111      	bne.n	8003e72 <SPI_WaitFifoStateUntilTimeout+0xb6>
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	689b      	ldr	r3, [r3, #8]
 8003e52:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003e56:	d004      	beq.n	8003e62 <SPI_WaitFifoStateUntilTimeout+0xa6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	689b      	ldr	r3, [r3, #8]
 8003e5c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e60:	d107      	bne.n	8003e72 <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	681a      	ldr	r2, [r3, #0]
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003e70:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e76:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e7a:	d10f      	bne.n	8003e9c <SPI_WaitFifoStateUntilTimeout+0xe0>
        {
          SPI_RESET_CRC(hspi);
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	681a      	ldr	r2, [r3, #0]
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003e8a:	601a      	str	r2, [r3, #0]
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	681a      	ldr	r2, [r3, #0]
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003e9a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	2201      	movs	r2, #1
 8003ea0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8003eac:	2303      	movs	r3, #3
 8003eae:	e010      	b.n	8003ed2 <SPI_WaitFifoStateUntilTimeout+0x116>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8003eb0:	693b      	ldr	r3, [r7, #16]
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d101      	bne.n	8003eba <SPI_WaitFifoStateUntilTimeout+0xfe>
      {
        tmp_timeout = 0U;
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 8003eba:	693b      	ldr	r3, [r7, #16]
 8003ebc:	3b01      	subs	r3, #1
 8003ebe:	613b      	str	r3, [r7, #16]
  while ((hspi->Instance->SR & Fifo) != State)
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	689a      	ldr	r2, [r3, #8]
 8003ec6:	68bb      	ldr	r3, [r7, #8]
 8003ec8:	4013      	ands	r3, r2
 8003eca:	687a      	ldr	r2, [r7, #4]
 8003ecc:	429a      	cmp	r2, r3
 8003ece:	d194      	bne.n	8003dfa <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 8003ed0:	2300      	movs	r3, #0
}
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	3720      	adds	r7, #32
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	bd80      	pop	{r7, pc}
 8003eda:	bf00      	nop
 8003edc:	20000004 	.word	0x20000004

08003ee0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b086      	sub	sp, #24
 8003ee4:	af02      	add	r7, sp, #8
 8003ee6:	60f8      	str	r0, [r7, #12]
 8003ee8:	60b9      	str	r1, [r7, #8]
 8003eea:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	9300      	str	r3, [sp, #0]
 8003ef0:	68bb      	ldr	r3, [r7, #8]
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8003ef8:	68f8      	ldr	r0, [r7, #12]
 8003efa:	f7ff ff5f 	bl	8003dbc <SPI_WaitFifoStateUntilTimeout>
 8003efe:	4603      	mov	r3, r0
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d007      	beq.n	8003f14 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f08:	f043 0220 	orr.w	r2, r3, #32
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003f10:	2303      	movs	r3, #3
 8003f12:	e027      	b.n	8003f64 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	9300      	str	r3, [sp, #0]
 8003f18:	68bb      	ldr	r3, [r7, #8]
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	2180      	movs	r1, #128	; 0x80
 8003f1e:	68f8      	ldr	r0, [r7, #12]
 8003f20:	f7ff fec4 	bl	8003cac <SPI_WaitFlagStateUntilTimeout>
 8003f24:	4603      	mov	r3, r0
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d007      	beq.n	8003f3a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f2e:	f043 0220 	orr.w	r2, r3, #32
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003f36:	2303      	movs	r3, #3
 8003f38:	e014      	b.n	8003f64 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	9300      	str	r3, [sp, #0]
 8003f3e:	68bb      	ldr	r3, [r7, #8]
 8003f40:	2200      	movs	r2, #0
 8003f42:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8003f46:	68f8      	ldr	r0, [r7, #12]
 8003f48:	f7ff ff38 	bl	8003dbc <SPI_WaitFifoStateUntilTimeout>
 8003f4c:	4603      	mov	r3, r0
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d007      	beq.n	8003f62 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f56:	f043 0220 	orr.w	r2, r3, #32
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003f5e:	2303      	movs	r3, #3
 8003f60:	e000      	b.n	8003f64 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8003f62:	2300      	movs	r3, #0
}
 8003f64:	4618      	mov	r0, r3
 8003f66:	3710      	adds	r7, #16
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	bd80      	pop	{r7, pc}

08003f6c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b082      	sub	sp, #8
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d101      	bne.n	8003f7e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	e049      	b.n	8004012 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f84:	b2db      	uxtb	r3, r3
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d106      	bne.n	8003f98 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003f92:	6878      	ldr	r0, [r7, #4]
 8003f94:	f000 f841 	bl	800401a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2202      	movs	r2, #2
 8003f9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681a      	ldr	r2, [r3, #0]
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	3304      	adds	r3, #4
 8003fa8:	4619      	mov	r1, r3
 8003faa:	4610      	mov	r0, r2
 8003fac:	f000 f9f8 	bl	80043a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2201      	movs	r2, #1
 8003fbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2201      	movs	r2, #1
 8003fc4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2201      	movs	r2, #1
 8003fcc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2201      	movs	r2, #1
 8003fdc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2201      	movs	r2, #1
 8003fe4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2201      	movs	r2, #1
 8003fec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2201      	movs	r2, #1
 8003ff4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2201      	movs	r2, #1
 8003ffc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2201      	movs	r2, #1
 8004004:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2201      	movs	r2, #1
 800400c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004010:	2300      	movs	r3, #0
}
 8004012:	4618      	mov	r0, r3
 8004014:	3708      	adds	r7, #8
 8004016:	46bd      	mov	sp, r7
 8004018:	bd80      	pop	{r7, pc}

0800401a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800401a:	b480      	push	{r7}
 800401c:	b083      	sub	sp, #12
 800401e:	af00      	add	r7, sp, #0
 8004020:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004022:	bf00      	nop
 8004024:	370c      	adds	r7, #12
 8004026:	46bd      	mov	sp, r7
 8004028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402c:	4770      	bx	lr
	...

08004030 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004030:	b480      	push	{r7}
 8004032:	b085      	sub	sp, #20
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800403e:	b2db      	uxtb	r3, r3
 8004040:	2b01      	cmp	r3, #1
 8004042:	d001      	beq.n	8004048 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004044:	2301      	movs	r3, #1
 8004046:	e04f      	b.n	80040e8 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2202      	movs	r2, #2
 800404c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	68da      	ldr	r2, [r3, #12]
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f042 0201 	orr.w	r2, r2, #1
 800405e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	4a23      	ldr	r2, [pc, #140]	; (80040f4 <HAL_TIM_Base_Start_IT+0xc4>)
 8004066:	4293      	cmp	r3, r2
 8004068:	d01d      	beq.n	80040a6 <HAL_TIM_Base_Start_IT+0x76>
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004072:	d018      	beq.n	80040a6 <HAL_TIM_Base_Start_IT+0x76>
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	4a1f      	ldr	r2, [pc, #124]	; (80040f8 <HAL_TIM_Base_Start_IT+0xc8>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d013      	beq.n	80040a6 <HAL_TIM_Base_Start_IT+0x76>
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4a1e      	ldr	r2, [pc, #120]	; (80040fc <HAL_TIM_Base_Start_IT+0xcc>)
 8004084:	4293      	cmp	r3, r2
 8004086:	d00e      	beq.n	80040a6 <HAL_TIM_Base_Start_IT+0x76>
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4a1c      	ldr	r2, [pc, #112]	; (8004100 <HAL_TIM_Base_Start_IT+0xd0>)
 800408e:	4293      	cmp	r3, r2
 8004090:	d009      	beq.n	80040a6 <HAL_TIM_Base_Start_IT+0x76>
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4a1b      	ldr	r2, [pc, #108]	; (8004104 <HAL_TIM_Base_Start_IT+0xd4>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d004      	beq.n	80040a6 <HAL_TIM_Base_Start_IT+0x76>
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4a19      	ldr	r2, [pc, #100]	; (8004108 <HAL_TIM_Base_Start_IT+0xd8>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d115      	bne.n	80040d2 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	689a      	ldr	r2, [r3, #8]
 80040ac:	4b17      	ldr	r3, [pc, #92]	; (800410c <HAL_TIM_Base_Start_IT+0xdc>)
 80040ae:	4013      	ands	r3, r2
 80040b0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	2b06      	cmp	r3, #6
 80040b6:	d015      	beq.n	80040e4 <HAL_TIM_Base_Start_IT+0xb4>
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80040be:	d011      	beq.n	80040e4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	681a      	ldr	r2, [r3, #0]
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f042 0201 	orr.w	r2, r2, #1
 80040ce:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040d0:	e008      	b.n	80040e4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	681a      	ldr	r2, [r3, #0]
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f042 0201 	orr.w	r2, r2, #1
 80040e0:	601a      	str	r2, [r3, #0]
 80040e2:	e000      	b.n	80040e6 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040e4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80040e6:	2300      	movs	r3, #0
}
 80040e8:	4618      	mov	r0, r3
 80040ea:	3714      	adds	r7, #20
 80040ec:	46bd      	mov	sp, r7
 80040ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f2:	4770      	bx	lr
 80040f4:	40012c00 	.word	0x40012c00
 80040f8:	40000400 	.word	0x40000400
 80040fc:	40000800 	.word	0x40000800
 8004100:	40000c00 	.word	0x40000c00
 8004104:	40013400 	.word	0x40013400
 8004108:	40014000 	.word	0x40014000
 800410c:	00010007 	.word	0x00010007

08004110 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b082      	sub	sp, #8
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	691b      	ldr	r3, [r3, #16]
 800411e:	f003 0302 	and.w	r3, r3, #2
 8004122:	2b02      	cmp	r3, #2
 8004124:	d122      	bne.n	800416c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	68db      	ldr	r3, [r3, #12]
 800412c:	f003 0302 	and.w	r3, r3, #2
 8004130:	2b02      	cmp	r3, #2
 8004132:	d11b      	bne.n	800416c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f06f 0202 	mvn.w	r2, #2
 800413c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2201      	movs	r2, #1
 8004142:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	699b      	ldr	r3, [r3, #24]
 800414a:	f003 0303 	and.w	r3, r3, #3
 800414e:	2b00      	cmp	r3, #0
 8004150:	d003      	beq.n	800415a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004152:	6878      	ldr	r0, [r7, #4]
 8004154:	f000 f905 	bl	8004362 <HAL_TIM_IC_CaptureCallback>
 8004158:	e005      	b.n	8004166 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800415a:	6878      	ldr	r0, [r7, #4]
 800415c:	f000 f8f7 	bl	800434e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004160:	6878      	ldr	r0, [r7, #4]
 8004162:	f000 f908 	bl	8004376 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	2200      	movs	r2, #0
 800416a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	691b      	ldr	r3, [r3, #16]
 8004172:	f003 0304 	and.w	r3, r3, #4
 8004176:	2b04      	cmp	r3, #4
 8004178:	d122      	bne.n	80041c0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	68db      	ldr	r3, [r3, #12]
 8004180:	f003 0304 	and.w	r3, r3, #4
 8004184:	2b04      	cmp	r3, #4
 8004186:	d11b      	bne.n	80041c0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f06f 0204 	mvn.w	r2, #4
 8004190:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2202      	movs	r2, #2
 8004196:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	699b      	ldr	r3, [r3, #24]
 800419e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d003      	beq.n	80041ae <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041a6:	6878      	ldr	r0, [r7, #4]
 80041a8:	f000 f8db 	bl	8004362 <HAL_TIM_IC_CaptureCallback>
 80041ac:	e005      	b.n	80041ba <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041ae:	6878      	ldr	r0, [r7, #4]
 80041b0:	f000 f8cd 	bl	800434e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041b4:	6878      	ldr	r0, [r7, #4]
 80041b6:	f000 f8de 	bl	8004376 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	2200      	movs	r2, #0
 80041be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	691b      	ldr	r3, [r3, #16]
 80041c6:	f003 0308 	and.w	r3, r3, #8
 80041ca:	2b08      	cmp	r3, #8
 80041cc:	d122      	bne.n	8004214 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	68db      	ldr	r3, [r3, #12]
 80041d4:	f003 0308 	and.w	r3, r3, #8
 80041d8:	2b08      	cmp	r3, #8
 80041da:	d11b      	bne.n	8004214 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f06f 0208 	mvn.w	r2, #8
 80041e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2204      	movs	r2, #4
 80041ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	69db      	ldr	r3, [r3, #28]
 80041f2:	f003 0303 	and.w	r3, r3, #3
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d003      	beq.n	8004202 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041fa:	6878      	ldr	r0, [r7, #4]
 80041fc:	f000 f8b1 	bl	8004362 <HAL_TIM_IC_CaptureCallback>
 8004200:	e005      	b.n	800420e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004202:	6878      	ldr	r0, [r7, #4]
 8004204:	f000 f8a3 	bl	800434e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004208:	6878      	ldr	r0, [r7, #4]
 800420a:	f000 f8b4 	bl	8004376 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2200      	movs	r2, #0
 8004212:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	691b      	ldr	r3, [r3, #16]
 800421a:	f003 0310 	and.w	r3, r3, #16
 800421e:	2b10      	cmp	r3, #16
 8004220:	d122      	bne.n	8004268 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	68db      	ldr	r3, [r3, #12]
 8004228:	f003 0310 	and.w	r3, r3, #16
 800422c:	2b10      	cmp	r3, #16
 800422e:	d11b      	bne.n	8004268 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f06f 0210 	mvn.w	r2, #16
 8004238:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	2208      	movs	r2, #8
 800423e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	69db      	ldr	r3, [r3, #28]
 8004246:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800424a:	2b00      	cmp	r3, #0
 800424c:	d003      	beq.n	8004256 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800424e:	6878      	ldr	r0, [r7, #4]
 8004250:	f000 f887 	bl	8004362 <HAL_TIM_IC_CaptureCallback>
 8004254:	e005      	b.n	8004262 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004256:	6878      	ldr	r0, [r7, #4]
 8004258:	f000 f879 	bl	800434e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800425c:	6878      	ldr	r0, [r7, #4]
 800425e:	f000 f88a 	bl	8004376 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2200      	movs	r2, #0
 8004266:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	691b      	ldr	r3, [r3, #16]
 800426e:	f003 0301 	and.w	r3, r3, #1
 8004272:	2b01      	cmp	r3, #1
 8004274:	d10e      	bne.n	8004294 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	68db      	ldr	r3, [r3, #12]
 800427c:	f003 0301 	and.w	r3, r3, #1
 8004280:	2b01      	cmp	r3, #1
 8004282:	d107      	bne.n	8004294 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f06f 0201 	mvn.w	r2, #1
 800428c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800428e:	6878      	ldr	r0, [r7, #4]
 8004290:	f7fd f850 	bl	8001334 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	691b      	ldr	r3, [r3, #16]
 800429a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800429e:	2b80      	cmp	r3, #128	; 0x80
 80042a0:	d10e      	bne.n	80042c0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	68db      	ldr	r3, [r3, #12]
 80042a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042ac:	2b80      	cmp	r3, #128	; 0x80
 80042ae:	d107      	bne.n	80042c0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80042b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80042ba:	6878      	ldr	r0, [r7, #4]
 80042bc:	f000 f914 	bl	80044e8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	691b      	ldr	r3, [r3, #16]
 80042c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80042ce:	d10e      	bne.n	80042ee <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	68db      	ldr	r3, [r3, #12]
 80042d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042da:	2b80      	cmp	r3, #128	; 0x80
 80042dc:	d107      	bne.n	80042ee <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80042e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80042e8:	6878      	ldr	r0, [r7, #4]
 80042ea:	f000 f907 	bl	80044fc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	691b      	ldr	r3, [r3, #16]
 80042f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042f8:	2b40      	cmp	r3, #64	; 0x40
 80042fa:	d10e      	bne.n	800431a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	68db      	ldr	r3, [r3, #12]
 8004302:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004306:	2b40      	cmp	r3, #64	; 0x40
 8004308:	d107      	bne.n	800431a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004312:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004314:	6878      	ldr	r0, [r7, #4]
 8004316:	f000 f838 	bl	800438a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	691b      	ldr	r3, [r3, #16]
 8004320:	f003 0320 	and.w	r3, r3, #32
 8004324:	2b20      	cmp	r3, #32
 8004326:	d10e      	bne.n	8004346 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	68db      	ldr	r3, [r3, #12]
 800432e:	f003 0320 	and.w	r3, r3, #32
 8004332:	2b20      	cmp	r3, #32
 8004334:	d107      	bne.n	8004346 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f06f 0220 	mvn.w	r2, #32
 800433e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004340:	6878      	ldr	r0, [r7, #4]
 8004342:	f000 f8c7 	bl	80044d4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004346:	bf00      	nop
 8004348:	3708      	adds	r7, #8
 800434a:	46bd      	mov	sp, r7
 800434c:	bd80      	pop	{r7, pc}

0800434e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800434e:	b480      	push	{r7}
 8004350:	b083      	sub	sp, #12
 8004352:	af00      	add	r7, sp, #0
 8004354:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004356:	bf00      	nop
 8004358:	370c      	adds	r7, #12
 800435a:	46bd      	mov	sp, r7
 800435c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004360:	4770      	bx	lr

08004362 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004362:	b480      	push	{r7}
 8004364:	b083      	sub	sp, #12
 8004366:	af00      	add	r7, sp, #0
 8004368:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800436a:	bf00      	nop
 800436c:	370c      	adds	r7, #12
 800436e:	46bd      	mov	sp, r7
 8004370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004374:	4770      	bx	lr

08004376 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004376:	b480      	push	{r7}
 8004378:	b083      	sub	sp, #12
 800437a:	af00      	add	r7, sp, #0
 800437c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800437e:	bf00      	nop
 8004380:	370c      	adds	r7, #12
 8004382:	46bd      	mov	sp, r7
 8004384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004388:	4770      	bx	lr

0800438a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800438a:	b480      	push	{r7}
 800438c:	b083      	sub	sp, #12
 800438e:	af00      	add	r7, sp, #0
 8004390:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004392:	bf00      	nop
 8004394:	370c      	adds	r7, #12
 8004396:	46bd      	mov	sp, r7
 8004398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439c:	4770      	bx	lr
	...

080043a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80043a0:	b480      	push	{r7}
 80043a2:	b085      	sub	sp, #20
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	6078      	str	r0, [r7, #4]
 80043a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	4a40      	ldr	r2, [pc, #256]	; (80044b4 <TIM_Base_SetConfig+0x114>)
 80043b4:	4293      	cmp	r3, r2
 80043b6:	d013      	beq.n	80043e0 <TIM_Base_SetConfig+0x40>
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80043be:	d00f      	beq.n	80043e0 <TIM_Base_SetConfig+0x40>
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	4a3d      	ldr	r2, [pc, #244]	; (80044b8 <TIM_Base_SetConfig+0x118>)
 80043c4:	4293      	cmp	r3, r2
 80043c6:	d00b      	beq.n	80043e0 <TIM_Base_SetConfig+0x40>
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	4a3c      	ldr	r2, [pc, #240]	; (80044bc <TIM_Base_SetConfig+0x11c>)
 80043cc:	4293      	cmp	r3, r2
 80043ce:	d007      	beq.n	80043e0 <TIM_Base_SetConfig+0x40>
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	4a3b      	ldr	r2, [pc, #236]	; (80044c0 <TIM_Base_SetConfig+0x120>)
 80043d4:	4293      	cmp	r3, r2
 80043d6:	d003      	beq.n	80043e0 <TIM_Base_SetConfig+0x40>
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	4a3a      	ldr	r2, [pc, #232]	; (80044c4 <TIM_Base_SetConfig+0x124>)
 80043dc:	4293      	cmp	r3, r2
 80043de:	d108      	bne.n	80043f2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	685b      	ldr	r3, [r3, #4]
 80043ec:	68fa      	ldr	r2, [r7, #12]
 80043ee:	4313      	orrs	r3, r2
 80043f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	4a2f      	ldr	r2, [pc, #188]	; (80044b4 <TIM_Base_SetConfig+0x114>)
 80043f6:	4293      	cmp	r3, r2
 80043f8:	d01f      	beq.n	800443a <TIM_Base_SetConfig+0x9a>
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004400:	d01b      	beq.n	800443a <TIM_Base_SetConfig+0x9a>
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	4a2c      	ldr	r2, [pc, #176]	; (80044b8 <TIM_Base_SetConfig+0x118>)
 8004406:	4293      	cmp	r3, r2
 8004408:	d017      	beq.n	800443a <TIM_Base_SetConfig+0x9a>
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	4a2b      	ldr	r2, [pc, #172]	; (80044bc <TIM_Base_SetConfig+0x11c>)
 800440e:	4293      	cmp	r3, r2
 8004410:	d013      	beq.n	800443a <TIM_Base_SetConfig+0x9a>
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	4a2a      	ldr	r2, [pc, #168]	; (80044c0 <TIM_Base_SetConfig+0x120>)
 8004416:	4293      	cmp	r3, r2
 8004418:	d00f      	beq.n	800443a <TIM_Base_SetConfig+0x9a>
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	4a29      	ldr	r2, [pc, #164]	; (80044c4 <TIM_Base_SetConfig+0x124>)
 800441e:	4293      	cmp	r3, r2
 8004420:	d00b      	beq.n	800443a <TIM_Base_SetConfig+0x9a>
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	4a28      	ldr	r2, [pc, #160]	; (80044c8 <TIM_Base_SetConfig+0x128>)
 8004426:	4293      	cmp	r3, r2
 8004428:	d007      	beq.n	800443a <TIM_Base_SetConfig+0x9a>
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	4a27      	ldr	r2, [pc, #156]	; (80044cc <TIM_Base_SetConfig+0x12c>)
 800442e:	4293      	cmp	r3, r2
 8004430:	d003      	beq.n	800443a <TIM_Base_SetConfig+0x9a>
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	4a26      	ldr	r2, [pc, #152]	; (80044d0 <TIM_Base_SetConfig+0x130>)
 8004436:	4293      	cmp	r3, r2
 8004438:	d108      	bne.n	800444c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004440:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004442:	683b      	ldr	r3, [r7, #0]
 8004444:	68db      	ldr	r3, [r3, #12]
 8004446:	68fa      	ldr	r2, [r7, #12]
 8004448:	4313      	orrs	r3, r2
 800444a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	695b      	ldr	r3, [r3, #20]
 8004456:	4313      	orrs	r3, r2
 8004458:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	68fa      	ldr	r2, [r7, #12]
 800445e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	689a      	ldr	r2, [r3, #8]
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	681a      	ldr	r2, [r3, #0]
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	4a10      	ldr	r2, [pc, #64]	; (80044b4 <TIM_Base_SetConfig+0x114>)
 8004474:	4293      	cmp	r3, r2
 8004476:	d00f      	beq.n	8004498 <TIM_Base_SetConfig+0xf8>
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	4a12      	ldr	r2, [pc, #72]	; (80044c4 <TIM_Base_SetConfig+0x124>)
 800447c:	4293      	cmp	r3, r2
 800447e:	d00b      	beq.n	8004498 <TIM_Base_SetConfig+0xf8>
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	4a11      	ldr	r2, [pc, #68]	; (80044c8 <TIM_Base_SetConfig+0x128>)
 8004484:	4293      	cmp	r3, r2
 8004486:	d007      	beq.n	8004498 <TIM_Base_SetConfig+0xf8>
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	4a10      	ldr	r2, [pc, #64]	; (80044cc <TIM_Base_SetConfig+0x12c>)
 800448c:	4293      	cmp	r3, r2
 800448e:	d003      	beq.n	8004498 <TIM_Base_SetConfig+0xf8>
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	4a0f      	ldr	r2, [pc, #60]	; (80044d0 <TIM_Base_SetConfig+0x130>)
 8004494:	4293      	cmp	r3, r2
 8004496:	d103      	bne.n	80044a0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004498:	683b      	ldr	r3, [r7, #0]
 800449a:	691a      	ldr	r2, [r3, #16]
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2201      	movs	r2, #1
 80044a4:	615a      	str	r2, [r3, #20]
}
 80044a6:	bf00      	nop
 80044a8:	3714      	adds	r7, #20
 80044aa:	46bd      	mov	sp, r7
 80044ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b0:	4770      	bx	lr
 80044b2:	bf00      	nop
 80044b4:	40012c00 	.word	0x40012c00
 80044b8:	40000400 	.word	0x40000400
 80044bc:	40000800 	.word	0x40000800
 80044c0:	40000c00 	.word	0x40000c00
 80044c4:	40013400 	.word	0x40013400
 80044c8:	40014000 	.word	0x40014000
 80044cc:	40014400 	.word	0x40014400
 80044d0:	40014800 	.word	0x40014800

080044d4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80044d4:	b480      	push	{r7}
 80044d6:	b083      	sub	sp, #12
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80044dc:	bf00      	nop
 80044de:	370c      	adds	r7, #12
 80044e0:	46bd      	mov	sp, r7
 80044e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e6:	4770      	bx	lr

080044e8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80044e8:	b480      	push	{r7}
 80044ea:	b083      	sub	sp, #12
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80044f0:	bf00      	nop
 80044f2:	370c      	adds	r7, #12
 80044f4:	46bd      	mov	sp, r7
 80044f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fa:	4770      	bx	lr

080044fc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80044fc:	b480      	push	{r7}
 80044fe:	b083      	sub	sp, #12
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004504:	bf00      	nop
 8004506:	370c      	adds	r7, #12
 8004508:	46bd      	mov	sp, r7
 800450a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450e:	4770      	bx	lr

08004510 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	b082      	sub	sp, #8
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2b00      	cmp	r3, #0
 800451c:	d101      	bne.n	8004522 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800451e:	2301      	movs	r3, #1
 8004520:	e040      	b.n	80045a4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004526:	2b00      	cmp	r3, #0
 8004528:	d106      	bne.n	8004538 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2200      	movs	r2, #0
 800452e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004532:	6878      	ldr	r0, [r7, #4]
 8004534:	f7fc ff80 	bl	8001438 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2224      	movs	r2, #36	; 0x24
 800453c:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	681a      	ldr	r2, [r3, #0]
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f022 0201 	bic.w	r2, r2, #1
 800454c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800454e:	6878      	ldr	r0, [r7, #4]
 8004550:	f000 f8c0 	bl	80046d4 <UART_SetConfig>
 8004554:	4603      	mov	r3, r0
 8004556:	2b01      	cmp	r3, #1
 8004558:	d101      	bne.n	800455e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800455a:	2301      	movs	r3, #1
 800455c:	e022      	b.n	80045a4 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004562:	2b00      	cmp	r3, #0
 8004564:	d002      	beq.n	800456c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004566:	6878      	ldr	r0, [r7, #4]
 8004568:	f000 fb3e 	bl	8004be8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	685a      	ldr	r2, [r3, #4]
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800457a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	689a      	ldr	r2, [r3, #8]
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800458a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	681a      	ldr	r2, [r3, #0]
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f042 0201 	orr.w	r2, r2, #1
 800459a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800459c:	6878      	ldr	r0, [r7, #4]
 800459e:	f000 fbc5 	bl	8004d2c <UART_CheckIdleState>
 80045a2:	4603      	mov	r3, r0
}
 80045a4:	4618      	mov	r0, r3
 80045a6:	3708      	adds	r7, #8
 80045a8:	46bd      	mov	sp, r7
 80045aa:	bd80      	pop	{r7, pc}

080045ac <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b08a      	sub	sp, #40	; 0x28
 80045b0:	af02      	add	r7, sp, #8
 80045b2:	60f8      	str	r0, [r7, #12]
 80045b4:	60b9      	str	r1, [r7, #8]
 80045b6:	603b      	str	r3, [r7, #0]
 80045b8:	4613      	mov	r3, r2
 80045ba:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80045c0:	2b20      	cmp	r3, #32
 80045c2:	f040 8082 	bne.w	80046ca <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80045c6:	68bb      	ldr	r3, [r7, #8]
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d002      	beq.n	80045d2 <HAL_UART_Transmit+0x26>
 80045cc:	88fb      	ldrh	r3, [r7, #6]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d101      	bne.n	80045d6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80045d2:	2301      	movs	r3, #1
 80045d4:	e07a      	b.n	80046cc <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80045dc:	2b01      	cmp	r3, #1
 80045de:	d101      	bne.n	80045e4 <HAL_UART_Transmit+0x38>
 80045e0:	2302      	movs	r3, #2
 80045e2:	e073      	b.n	80046cc <HAL_UART_Transmit+0x120>
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	2201      	movs	r2, #1
 80045e8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	2200      	movs	r2, #0
 80045f0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	2221      	movs	r2, #33	; 0x21
 80045f8:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80045fa:	f7fd f921 	bl	8001840 <HAL_GetTick>
 80045fe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	88fa      	ldrh	r2, [r7, #6]
 8004604:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	88fa      	ldrh	r2, [r7, #6]
 800460c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	689b      	ldr	r3, [r3, #8]
 8004614:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004618:	d108      	bne.n	800462c <HAL_UART_Transmit+0x80>
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	691b      	ldr	r3, [r3, #16]
 800461e:	2b00      	cmp	r3, #0
 8004620:	d104      	bne.n	800462c <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8004622:	2300      	movs	r3, #0
 8004624:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004626:	68bb      	ldr	r3, [r7, #8]
 8004628:	61bb      	str	r3, [r7, #24]
 800462a:	e003      	b.n	8004634 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 800462c:	68bb      	ldr	r3, [r7, #8]
 800462e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004630:	2300      	movs	r3, #0
 8004632:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	2200      	movs	r2, #0
 8004638:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 800463c:	e02d      	b.n	800469a <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	9300      	str	r3, [sp, #0]
 8004642:	697b      	ldr	r3, [r7, #20]
 8004644:	2200      	movs	r2, #0
 8004646:	2180      	movs	r1, #128	; 0x80
 8004648:	68f8      	ldr	r0, [r7, #12]
 800464a:	f000 fbb8 	bl	8004dbe <UART_WaitOnFlagUntilTimeout>
 800464e:	4603      	mov	r3, r0
 8004650:	2b00      	cmp	r3, #0
 8004652:	d001      	beq.n	8004658 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8004654:	2303      	movs	r3, #3
 8004656:	e039      	b.n	80046cc <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8004658:	69fb      	ldr	r3, [r7, #28]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d10b      	bne.n	8004676 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800465e:	69bb      	ldr	r3, [r7, #24]
 8004660:	881a      	ldrh	r2, [r3, #0]
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800466a:	b292      	uxth	r2, r2
 800466c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800466e:	69bb      	ldr	r3, [r7, #24]
 8004670:	3302      	adds	r3, #2
 8004672:	61bb      	str	r3, [r7, #24]
 8004674:	e008      	b.n	8004688 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004676:	69fb      	ldr	r3, [r7, #28]
 8004678:	781a      	ldrb	r2, [r3, #0]
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	b292      	uxth	r2, r2
 8004680:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004682:	69fb      	ldr	r3, [r7, #28]
 8004684:	3301      	adds	r3, #1
 8004686:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800468e:	b29b      	uxth	r3, r3
 8004690:	3b01      	subs	r3, #1
 8004692:	b29a      	uxth	r2, r3
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80046a0:	b29b      	uxth	r3, r3
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d1cb      	bne.n	800463e <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	9300      	str	r3, [sp, #0]
 80046aa:	697b      	ldr	r3, [r7, #20]
 80046ac:	2200      	movs	r2, #0
 80046ae:	2140      	movs	r1, #64	; 0x40
 80046b0:	68f8      	ldr	r0, [r7, #12]
 80046b2:	f000 fb84 	bl	8004dbe <UART_WaitOnFlagUntilTimeout>
 80046b6:	4603      	mov	r3, r0
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d001      	beq.n	80046c0 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80046bc:	2303      	movs	r3, #3
 80046be:	e005      	b.n	80046cc <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	2220      	movs	r2, #32
 80046c4:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80046c6:	2300      	movs	r3, #0
 80046c8:	e000      	b.n	80046cc <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 80046ca:	2302      	movs	r3, #2
  }
}
 80046cc:	4618      	mov	r0, r3
 80046ce:	3720      	adds	r7, #32
 80046d0:	46bd      	mov	sp, r7
 80046d2:	bd80      	pop	{r7, pc}

080046d4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80046d4:	b5b0      	push	{r4, r5, r7, lr}
 80046d6:	b088      	sub	sp, #32
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80046dc:	2300      	movs	r3, #0
 80046de:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	689a      	ldr	r2, [r3, #8]
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	691b      	ldr	r3, [r3, #16]
 80046e8:	431a      	orrs	r2, r3
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	695b      	ldr	r3, [r3, #20]
 80046ee:	431a      	orrs	r2, r3
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	69db      	ldr	r3, [r3, #28]
 80046f4:	4313      	orrs	r3, r2
 80046f6:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	681a      	ldr	r2, [r3, #0]
 80046fe:	4bad      	ldr	r3, [pc, #692]	; (80049b4 <UART_SetConfig+0x2e0>)
 8004700:	4013      	ands	r3, r2
 8004702:	687a      	ldr	r2, [r7, #4]
 8004704:	6812      	ldr	r2, [r2, #0]
 8004706:	69f9      	ldr	r1, [r7, #28]
 8004708:	430b      	orrs	r3, r1
 800470a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	685b      	ldr	r3, [r3, #4]
 8004712:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	68da      	ldr	r2, [r3, #12]
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	430a      	orrs	r2, r1
 8004720:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	699b      	ldr	r3, [r3, #24]
 8004726:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	4aa2      	ldr	r2, [pc, #648]	; (80049b8 <UART_SetConfig+0x2e4>)
 800472e:	4293      	cmp	r3, r2
 8004730:	d004      	beq.n	800473c <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6a1b      	ldr	r3, [r3, #32]
 8004736:	69fa      	ldr	r2, [r7, #28]
 8004738:	4313      	orrs	r3, r2
 800473a:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	689b      	ldr	r3, [r3, #8]
 8004742:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	69fa      	ldr	r2, [r7, #28]
 800474c:	430a      	orrs	r2, r1
 800474e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	4a99      	ldr	r2, [pc, #612]	; (80049bc <UART_SetConfig+0x2e8>)
 8004756:	4293      	cmp	r3, r2
 8004758:	d121      	bne.n	800479e <UART_SetConfig+0xca>
 800475a:	4b99      	ldr	r3, [pc, #612]	; (80049c0 <UART_SetConfig+0x2ec>)
 800475c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004760:	f003 0303 	and.w	r3, r3, #3
 8004764:	2b03      	cmp	r3, #3
 8004766:	d817      	bhi.n	8004798 <UART_SetConfig+0xc4>
 8004768:	a201      	add	r2, pc, #4	; (adr r2, 8004770 <UART_SetConfig+0x9c>)
 800476a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800476e:	bf00      	nop
 8004770:	08004781 	.word	0x08004781
 8004774:	0800478d 	.word	0x0800478d
 8004778:	08004787 	.word	0x08004787
 800477c:	08004793 	.word	0x08004793
 8004780:	2301      	movs	r3, #1
 8004782:	76fb      	strb	r3, [r7, #27]
 8004784:	e0e7      	b.n	8004956 <UART_SetConfig+0x282>
 8004786:	2302      	movs	r3, #2
 8004788:	76fb      	strb	r3, [r7, #27]
 800478a:	e0e4      	b.n	8004956 <UART_SetConfig+0x282>
 800478c:	2304      	movs	r3, #4
 800478e:	76fb      	strb	r3, [r7, #27]
 8004790:	e0e1      	b.n	8004956 <UART_SetConfig+0x282>
 8004792:	2308      	movs	r3, #8
 8004794:	76fb      	strb	r3, [r7, #27]
 8004796:	e0de      	b.n	8004956 <UART_SetConfig+0x282>
 8004798:	2310      	movs	r3, #16
 800479a:	76fb      	strb	r3, [r7, #27]
 800479c:	e0db      	b.n	8004956 <UART_SetConfig+0x282>
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	4a88      	ldr	r2, [pc, #544]	; (80049c4 <UART_SetConfig+0x2f0>)
 80047a4:	4293      	cmp	r3, r2
 80047a6:	d132      	bne.n	800480e <UART_SetConfig+0x13a>
 80047a8:	4b85      	ldr	r3, [pc, #532]	; (80049c0 <UART_SetConfig+0x2ec>)
 80047aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047ae:	f003 030c 	and.w	r3, r3, #12
 80047b2:	2b0c      	cmp	r3, #12
 80047b4:	d828      	bhi.n	8004808 <UART_SetConfig+0x134>
 80047b6:	a201      	add	r2, pc, #4	; (adr r2, 80047bc <UART_SetConfig+0xe8>)
 80047b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047bc:	080047f1 	.word	0x080047f1
 80047c0:	08004809 	.word	0x08004809
 80047c4:	08004809 	.word	0x08004809
 80047c8:	08004809 	.word	0x08004809
 80047cc:	080047fd 	.word	0x080047fd
 80047d0:	08004809 	.word	0x08004809
 80047d4:	08004809 	.word	0x08004809
 80047d8:	08004809 	.word	0x08004809
 80047dc:	080047f7 	.word	0x080047f7
 80047e0:	08004809 	.word	0x08004809
 80047e4:	08004809 	.word	0x08004809
 80047e8:	08004809 	.word	0x08004809
 80047ec:	08004803 	.word	0x08004803
 80047f0:	2300      	movs	r3, #0
 80047f2:	76fb      	strb	r3, [r7, #27]
 80047f4:	e0af      	b.n	8004956 <UART_SetConfig+0x282>
 80047f6:	2302      	movs	r3, #2
 80047f8:	76fb      	strb	r3, [r7, #27]
 80047fa:	e0ac      	b.n	8004956 <UART_SetConfig+0x282>
 80047fc:	2304      	movs	r3, #4
 80047fe:	76fb      	strb	r3, [r7, #27]
 8004800:	e0a9      	b.n	8004956 <UART_SetConfig+0x282>
 8004802:	2308      	movs	r3, #8
 8004804:	76fb      	strb	r3, [r7, #27]
 8004806:	e0a6      	b.n	8004956 <UART_SetConfig+0x282>
 8004808:	2310      	movs	r3, #16
 800480a:	76fb      	strb	r3, [r7, #27]
 800480c:	e0a3      	b.n	8004956 <UART_SetConfig+0x282>
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	4a6d      	ldr	r2, [pc, #436]	; (80049c8 <UART_SetConfig+0x2f4>)
 8004814:	4293      	cmp	r3, r2
 8004816:	d120      	bne.n	800485a <UART_SetConfig+0x186>
 8004818:	4b69      	ldr	r3, [pc, #420]	; (80049c0 <UART_SetConfig+0x2ec>)
 800481a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800481e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004822:	2b30      	cmp	r3, #48	; 0x30
 8004824:	d013      	beq.n	800484e <UART_SetConfig+0x17a>
 8004826:	2b30      	cmp	r3, #48	; 0x30
 8004828:	d814      	bhi.n	8004854 <UART_SetConfig+0x180>
 800482a:	2b20      	cmp	r3, #32
 800482c:	d009      	beq.n	8004842 <UART_SetConfig+0x16e>
 800482e:	2b20      	cmp	r3, #32
 8004830:	d810      	bhi.n	8004854 <UART_SetConfig+0x180>
 8004832:	2b00      	cmp	r3, #0
 8004834:	d002      	beq.n	800483c <UART_SetConfig+0x168>
 8004836:	2b10      	cmp	r3, #16
 8004838:	d006      	beq.n	8004848 <UART_SetConfig+0x174>
 800483a:	e00b      	b.n	8004854 <UART_SetConfig+0x180>
 800483c:	2300      	movs	r3, #0
 800483e:	76fb      	strb	r3, [r7, #27]
 8004840:	e089      	b.n	8004956 <UART_SetConfig+0x282>
 8004842:	2302      	movs	r3, #2
 8004844:	76fb      	strb	r3, [r7, #27]
 8004846:	e086      	b.n	8004956 <UART_SetConfig+0x282>
 8004848:	2304      	movs	r3, #4
 800484a:	76fb      	strb	r3, [r7, #27]
 800484c:	e083      	b.n	8004956 <UART_SetConfig+0x282>
 800484e:	2308      	movs	r3, #8
 8004850:	76fb      	strb	r3, [r7, #27]
 8004852:	e080      	b.n	8004956 <UART_SetConfig+0x282>
 8004854:	2310      	movs	r3, #16
 8004856:	76fb      	strb	r3, [r7, #27]
 8004858:	e07d      	b.n	8004956 <UART_SetConfig+0x282>
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	4a5b      	ldr	r2, [pc, #364]	; (80049cc <UART_SetConfig+0x2f8>)
 8004860:	4293      	cmp	r3, r2
 8004862:	d120      	bne.n	80048a6 <UART_SetConfig+0x1d2>
 8004864:	4b56      	ldr	r3, [pc, #344]	; (80049c0 <UART_SetConfig+0x2ec>)
 8004866:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800486a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800486e:	2bc0      	cmp	r3, #192	; 0xc0
 8004870:	d013      	beq.n	800489a <UART_SetConfig+0x1c6>
 8004872:	2bc0      	cmp	r3, #192	; 0xc0
 8004874:	d814      	bhi.n	80048a0 <UART_SetConfig+0x1cc>
 8004876:	2b80      	cmp	r3, #128	; 0x80
 8004878:	d009      	beq.n	800488e <UART_SetConfig+0x1ba>
 800487a:	2b80      	cmp	r3, #128	; 0x80
 800487c:	d810      	bhi.n	80048a0 <UART_SetConfig+0x1cc>
 800487e:	2b00      	cmp	r3, #0
 8004880:	d002      	beq.n	8004888 <UART_SetConfig+0x1b4>
 8004882:	2b40      	cmp	r3, #64	; 0x40
 8004884:	d006      	beq.n	8004894 <UART_SetConfig+0x1c0>
 8004886:	e00b      	b.n	80048a0 <UART_SetConfig+0x1cc>
 8004888:	2300      	movs	r3, #0
 800488a:	76fb      	strb	r3, [r7, #27]
 800488c:	e063      	b.n	8004956 <UART_SetConfig+0x282>
 800488e:	2302      	movs	r3, #2
 8004890:	76fb      	strb	r3, [r7, #27]
 8004892:	e060      	b.n	8004956 <UART_SetConfig+0x282>
 8004894:	2304      	movs	r3, #4
 8004896:	76fb      	strb	r3, [r7, #27]
 8004898:	e05d      	b.n	8004956 <UART_SetConfig+0x282>
 800489a:	2308      	movs	r3, #8
 800489c:	76fb      	strb	r3, [r7, #27]
 800489e:	e05a      	b.n	8004956 <UART_SetConfig+0x282>
 80048a0:	2310      	movs	r3, #16
 80048a2:	76fb      	strb	r3, [r7, #27]
 80048a4:	e057      	b.n	8004956 <UART_SetConfig+0x282>
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	4a49      	ldr	r2, [pc, #292]	; (80049d0 <UART_SetConfig+0x2fc>)
 80048ac:	4293      	cmp	r3, r2
 80048ae:	d125      	bne.n	80048fc <UART_SetConfig+0x228>
 80048b0:	4b43      	ldr	r3, [pc, #268]	; (80049c0 <UART_SetConfig+0x2ec>)
 80048b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80048ba:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80048be:	d017      	beq.n	80048f0 <UART_SetConfig+0x21c>
 80048c0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80048c4:	d817      	bhi.n	80048f6 <UART_SetConfig+0x222>
 80048c6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80048ca:	d00b      	beq.n	80048e4 <UART_SetConfig+0x210>
 80048cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80048d0:	d811      	bhi.n	80048f6 <UART_SetConfig+0x222>
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d003      	beq.n	80048de <UART_SetConfig+0x20a>
 80048d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80048da:	d006      	beq.n	80048ea <UART_SetConfig+0x216>
 80048dc:	e00b      	b.n	80048f6 <UART_SetConfig+0x222>
 80048de:	2300      	movs	r3, #0
 80048e0:	76fb      	strb	r3, [r7, #27]
 80048e2:	e038      	b.n	8004956 <UART_SetConfig+0x282>
 80048e4:	2302      	movs	r3, #2
 80048e6:	76fb      	strb	r3, [r7, #27]
 80048e8:	e035      	b.n	8004956 <UART_SetConfig+0x282>
 80048ea:	2304      	movs	r3, #4
 80048ec:	76fb      	strb	r3, [r7, #27]
 80048ee:	e032      	b.n	8004956 <UART_SetConfig+0x282>
 80048f0:	2308      	movs	r3, #8
 80048f2:	76fb      	strb	r3, [r7, #27]
 80048f4:	e02f      	b.n	8004956 <UART_SetConfig+0x282>
 80048f6:	2310      	movs	r3, #16
 80048f8:	76fb      	strb	r3, [r7, #27]
 80048fa:	e02c      	b.n	8004956 <UART_SetConfig+0x282>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	4a2d      	ldr	r2, [pc, #180]	; (80049b8 <UART_SetConfig+0x2e4>)
 8004902:	4293      	cmp	r3, r2
 8004904:	d125      	bne.n	8004952 <UART_SetConfig+0x27e>
 8004906:	4b2e      	ldr	r3, [pc, #184]	; (80049c0 <UART_SetConfig+0x2ec>)
 8004908:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800490c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004910:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004914:	d017      	beq.n	8004946 <UART_SetConfig+0x272>
 8004916:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800491a:	d817      	bhi.n	800494c <UART_SetConfig+0x278>
 800491c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004920:	d00b      	beq.n	800493a <UART_SetConfig+0x266>
 8004922:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004926:	d811      	bhi.n	800494c <UART_SetConfig+0x278>
 8004928:	2b00      	cmp	r3, #0
 800492a:	d003      	beq.n	8004934 <UART_SetConfig+0x260>
 800492c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004930:	d006      	beq.n	8004940 <UART_SetConfig+0x26c>
 8004932:	e00b      	b.n	800494c <UART_SetConfig+0x278>
 8004934:	2300      	movs	r3, #0
 8004936:	76fb      	strb	r3, [r7, #27]
 8004938:	e00d      	b.n	8004956 <UART_SetConfig+0x282>
 800493a:	2302      	movs	r3, #2
 800493c:	76fb      	strb	r3, [r7, #27]
 800493e:	e00a      	b.n	8004956 <UART_SetConfig+0x282>
 8004940:	2304      	movs	r3, #4
 8004942:	76fb      	strb	r3, [r7, #27]
 8004944:	e007      	b.n	8004956 <UART_SetConfig+0x282>
 8004946:	2308      	movs	r3, #8
 8004948:	76fb      	strb	r3, [r7, #27]
 800494a:	e004      	b.n	8004956 <UART_SetConfig+0x282>
 800494c:	2310      	movs	r3, #16
 800494e:	76fb      	strb	r3, [r7, #27]
 8004950:	e001      	b.n	8004956 <UART_SetConfig+0x282>
 8004952:	2310      	movs	r3, #16
 8004954:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	4a17      	ldr	r2, [pc, #92]	; (80049b8 <UART_SetConfig+0x2e4>)
 800495c:	4293      	cmp	r3, r2
 800495e:	f040 8087 	bne.w	8004a70 <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004962:	7efb      	ldrb	r3, [r7, #27]
 8004964:	2b08      	cmp	r3, #8
 8004966:	d837      	bhi.n	80049d8 <UART_SetConfig+0x304>
 8004968:	a201      	add	r2, pc, #4	; (adr r2, 8004970 <UART_SetConfig+0x29c>)
 800496a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800496e:	bf00      	nop
 8004970:	08004995 	.word	0x08004995
 8004974:	080049d9 	.word	0x080049d9
 8004978:	0800499d 	.word	0x0800499d
 800497c:	080049d9 	.word	0x080049d9
 8004980:	080049a3 	.word	0x080049a3
 8004984:	080049d9 	.word	0x080049d9
 8004988:	080049d9 	.word	0x080049d9
 800498c:	080049d9 	.word	0x080049d9
 8004990:	080049ab 	.word	0x080049ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004994:	f7fd ffec 	bl	8002970 <HAL_RCC_GetPCLK1Freq>
 8004998:	6178      	str	r0, [r7, #20]
        break;
 800499a:	e022      	b.n	80049e2 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800499c:	4b0d      	ldr	r3, [pc, #52]	; (80049d4 <UART_SetConfig+0x300>)
 800499e:	617b      	str	r3, [r7, #20]
        break;
 80049a0:	e01f      	b.n	80049e2 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80049a2:	f7fd ff4d 	bl	8002840 <HAL_RCC_GetSysClockFreq>
 80049a6:	6178      	str	r0, [r7, #20]
        break;
 80049a8:	e01b      	b.n	80049e2 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80049aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80049ae:	617b      	str	r3, [r7, #20]
        break;
 80049b0:	e017      	b.n	80049e2 <UART_SetConfig+0x30e>
 80049b2:	bf00      	nop
 80049b4:	efff69f3 	.word	0xefff69f3
 80049b8:	40008000 	.word	0x40008000
 80049bc:	40013800 	.word	0x40013800
 80049c0:	40021000 	.word	0x40021000
 80049c4:	40004400 	.word	0x40004400
 80049c8:	40004800 	.word	0x40004800
 80049cc:	40004c00 	.word	0x40004c00
 80049d0:	40005000 	.word	0x40005000
 80049d4:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80049d8:	2300      	movs	r3, #0
 80049da:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80049dc:	2301      	movs	r3, #1
 80049de:	76bb      	strb	r3, [r7, #26]
        break;
 80049e0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80049e2:	697b      	ldr	r3, [r7, #20]
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	f000 80f1 	beq.w	8004bcc <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	685a      	ldr	r2, [r3, #4]
 80049ee:	4613      	mov	r3, r2
 80049f0:	005b      	lsls	r3, r3, #1
 80049f2:	4413      	add	r3, r2
 80049f4:	697a      	ldr	r2, [r7, #20]
 80049f6:	429a      	cmp	r2, r3
 80049f8:	d305      	bcc.n	8004a06 <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	685b      	ldr	r3, [r3, #4]
 80049fe:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004a00:	697a      	ldr	r2, [r7, #20]
 8004a02:	429a      	cmp	r2, r3
 8004a04:	d902      	bls.n	8004a0c <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 8004a06:	2301      	movs	r3, #1
 8004a08:	76bb      	strb	r3, [r7, #26]
 8004a0a:	e0df      	b.n	8004bcc <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004a0c:	697b      	ldr	r3, [r7, #20]
 8004a0e:	4618      	mov	r0, r3
 8004a10:	f04f 0100 	mov.w	r1, #0
 8004a14:	f04f 0200 	mov.w	r2, #0
 8004a18:	f04f 0300 	mov.w	r3, #0
 8004a1c:	020b      	lsls	r3, r1, #8
 8004a1e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004a22:	0202      	lsls	r2, r0, #8
 8004a24:	6879      	ldr	r1, [r7, #4]
 8004a26:	6849      	ldr	r1, [r1, #4]
 8004a28:	0849      	lsrs	r1, r1, #1
 8004a2a:	4608      	mov	r0, r1
 8004a2c:	f04f 0100 	mov.w	r1, #0
 8004a30:	1814      	adds	r4, r2, r0
 8004a32:	eb43 0501 	adc.w	r5, r3, r1
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	685b      	ldr	r3, [r3, #4]
 8004a3a:	461a      	mov	r2, r3
 8004a3c:	f04f 0300 	mov.w	r3, #0
 8004a40:	4620      	mov	r0, r4
 8004a42:	4629      	mov	r1, r5
 8004a44:	f7fb fc1c 	bl	8000280 <__aeabi_uldivmod>
 8004a48:	4602      	mov	r2, r0
 8004a4a:	460b      	mov	r3, r1
 8004a4c:	4613      	mov	r3, r2
 8004a4e:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004a50:	693b      	ldr	r3, [r7, #16]
 8004a52:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004a56:	d308      	bcc.n	8004a6a <UART_SetConfig+0x396>
 8004a58:	693b      	ldr	r3, [r7, #16]
 8004a5a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004a5e:	d204      	bcs.n	8004a6a <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	693a      	ldr	r2, [r7, #16]
 8004a66:	60da      	str	r2, [r3, #12]
 8004a68:	e0b0      	b.n	8004bcc <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	76bb      	strb	r3, [r7, #26]
 8004a6e:	e0ad      	b.n	8004bcc <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	69db      	ldr	r3, [r3, #28]
 8004a74:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004a78:	d15c      	bne.n	8004b34 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 8004a7a:	7efb      	ldrb	r3, [r7, #27]
 8004a7c:	2b08      	cmp	r3, #8
 8004a7e:	d828      	bhi.n	8004ad2 <UART_SetConfig+0x3fe>
 8004a80:	a201      	add	r2, pc, #4	; (adr r2, 8004a88 <UART_SetConfig+0x3b4>)
 8004a82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a86:	bf00      	nop
 8004a88:	08004aad 	.word	0x08004aad
 8004a8c:	08004ab5 	.word	0x08004ab5
 8004a90:	08004abd 	.word	0x08004abd
 8004a94:	08004ad3 	.word	0x08004ad3
 8004a98:	08004ac3 	.word	0x08004ac3
 8004a9c:	08004ad3 	.word	0x08004ad3
 8004aa0:	08004ad3 	.word	0x08004ad3
 8004aa4:	08004ad3 	.word	0x08004ad3
 8004aa8:	08004acb 	.word	0x08004acb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004aac:	f7fd ff60 	bl	8002970 <HAL_RCC_GetPCLK1Freq>
 8004ab0:	6178      	str	r0, [r7, #20]
        break;
 8004ab2:	e013      	b.n	8004adc <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004ab4:	f7fd ff72 	bl	800299c <HAL_RCC_GetPCLK2Freq>
 8004ab8:	6178      	str	r0, [r7, #20]
        break;
 8004aba:	e00f      	b.n	8004adc <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004abc:	4b49      	ldr	r3, [pc, #292]	; (8004be4 <UART_SetConfig+0x510>)
 8004abe:	617b      	str	r3, [r7, #20]
        break;
 8004ac0:	e00c      	b.n	8004adc <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004ac2:	f7fd febd 	bl	8002840 <HAL_RCC_GetSysClockFreq>
 8004ac6:	6178      	str	r0, [r7, #20]
        break;
 8004ac8:	e008      	b.n	8004adc <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004aca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004ace:	617b      	str	r3, [r7, #20]
        break;
 8004ad0:	e004      	b.n	8004adc <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004ad6:	2301      	movs	r3, #1
 8004ad8:	76bb      	strb	r3, [r7, #26]
        break;
 8004ada:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004adc:	697b      	ldr	r3, [r7, #20]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d074      	beq.n	8004bcc <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004ae2:	697b      	ldr	r3, [r7, #20]
 8004ae4:	005a      	lsls	r2, r3, #1
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	685b      	ldr	r3, [r3, #4]
 8004aea:	085b      	lsrs	r3, r3, #1
 8004aec:	441a      	add	r2, r3
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	685b      	ldr	r3, [r3, #4]
 8004af2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004af6:	b29b      	uxth	r3, r3
 8004af8:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004afa:	693b      	ldr	r3, [r7, #16]
 8004afc:	2b0f      	cmp	r3, #15
 8004afe:	d916      	bls.n	8004b2e <UART_SetConfig+0x45a>
 8004b00:	693b      	ldr	r3, [r7, #16]
 8004b02:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b06:	d212      	bcs.n	8004b2e <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004b08:	693b      	ldr	r3, [r7, #16]
 8004b0a:	b29b      	uxth	r3, r3
 8004b0c:	f023 030f 	bic.w	r3, r3, #15
 8004b10:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004b12:	693b      	ldr	r3, [r7, #16]
 8004b14:	085b      	lsrs	r3, r3, #1
 8004b16:	b29b      	uxth	r3, r3
 8004b18:	f003 0307 	and.w	r3, r3, #7
 8004b1c:	b29a      	uxth	r2, r3
 8004b1e:	89fb      	ldrh	r3, [r7, #14]
 8004b20:	4313      	orrs	r3, r2
 8004b22:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	89fa      	ldrh	r2, [r7, #14]
 8004b2a:	60da      	str	r2, [r3, #12]
 8004b2c:	e04e      	b.n	8004bcc <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8004b2e:	2301      	movs	r3, #1
 8004b30:	76bb      	strb	r3, [r7, #26]
 8004b32:	e04b      	b.n	8004bcc <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004b34:	7efb      	ldrb	r3, [r7, #27]
 8004b36:	2b08      	cmp	r3, #8
 8004b38:	d827      	bhi.n	8004b8a <UART_SetConfig+0x4b6>
 8004b3a:	a201      	add	r2, pc, #4	; (adr r2, 8004b40 <UART_SetConfig+0x46c>)
 8004b3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b40:	08004b65 	.word	0x08004b65
 8004b44:	08004b6d 	.word	0x08004b6d
 8004b48:	08004b75 	.word	0x08004b75
 8004b4c:	08004b8b 	.word	0x08004b8b
 8004b50:	08004b7b 	.word	0x08004b7b
 8004b54:	08004b8b 	.word	0x08004b8b
 8004b58:	08004b8b 	.word	0x08004b8b
 8004b5c:	08004b8b 	.word	0x08004b8b
 8004b60:	08004b83 	.word	0x08004b83
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004b64:	f7fd ff04 	bl	8002970 <HAL_RCC_GetPCLK1Freq>
 8004b68:	6178      	str	r0, [r7, #20]
        break;
 8004b6a:	e013      	b.n	8004b94 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004b6c:	f7fd ff16 	bl	800299c <HAL_RCC_GetPCLK2Freq>
 8004b70:	6178      	str	r0, [r7, #20]
        break;
 8004b72:	e00f      	b.n	8004b94 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004b74:	4b1b      	ldr	r3, [pc, #108]	; (8004be4 <UART_SetConfig+0x510>)
 8004b76:	617b      	str	r3, [r7, #20]
        break;
 8004b78:	e00c      	b.n	8004b94 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004b7a:	f7fd fe61 	bl	8002840 <HAL_RCC_GetSysClockFreq>
 8004b7e:	6178      	str	r0, [r7, #20]
        break;
 8004b80:	e008      	b.n	8004b94 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004b82:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004b86:	617b      	str	r3, [r7, #20]
        break;
 8004b88:	e004      	b.n	8004b94 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004b8e:	2301      	movs	r3, #1
 8004b90:	76bb      	strb	r3, [r7, #26]
        break;
 8004b92:	bf00      	nop
    }

    if (pclk != 0U)
 8004b94:	697b      	ldr	r3, [r7, #20]
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d018      	beq.n	8004bcc <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	685b      	ldr	r3, [r3, #4]
 8004b9e:	085a      	lsrs	r2, r3, #1
 8004ba0:	697b      	ldr	r3, [r7, #20]
 8004ba2:	441a      	add	r2, r3
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	685b      	ldr	r3, [r3, #4]
 8004ba8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bac:	b29b      	uxth	r3, r3
 8004bae:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004bb0:	693b      	ldr	r3, [r7, #16]
 8004bb2:	2b0f      	cmp	r3, #15
 8004bb4:	d908      	bls.n	8004bc8 <UART_SetConfig+0x4f4>
 8004bb6:	693b      	ldr	r3, [r7, #16]
 8004bb8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004bbc:	d204      	bcs.n	8004bc8 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	693a      	ldr	r2, [r7, #16]
 8004bc4:	60da      	str	r2, [r3, #12]
 8004bc6:	e001      	b.n	8004bcc <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8004bc8:	2301      	movs	r3, #1
 8004bca:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2200      	movs	r2, #0
 8004bd0:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8004bd8:	7ebb      	ldrb	r3, [r7, #26]
}
 8004bda:	4618      	mov	r0, r3
 8004bdc:	3720      	adds	r7, #32
 8004bde:	46bd      	mov	sp, r7
 8004be0:	bdb0      	pop	{r4, r5, r7, pc}
 8004be2:	bf00      	nop
 8004be4:	00f42400 	.word	0x00f42400

08004be8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004be8:	b480      	push	{r7}
 8004bea:	b083      	sub	sp, #12
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bf4:	f003 0301 	and.w	r3, r3, #1
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d00a      	beq.n	8004c12 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	685b      	ldr	r3, [r3, #4]
 8004c02:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	430a      	orrs	r2, r1
 8004c10:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c16:	f003 0302 	and.w	r3, r3, #2
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d00a      	beq.n	8004c34 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	685b      	ldr	r3, [r3, #4]
 8004c24:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	430a      	orrs	r2, r1
 8004c32:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c38:	f003 0304 	and.w	r3, r3, #4
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d00a      	beq.n	8004c56 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	685b      	ldr	r3, [r3, #4]
 8004c46:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	430a      	orrs	r2, r1
 8004c54:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c5a:	f003 0308 	and.w	r3, r3, #8
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d00a      	beq.n	8004c78 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	685b      	ldr	r3, [r3, #4]
 8004c68:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	430a      	orrs	r2, r1
 8004c76:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c7c:	f003 0310 	and.w	r3, r3, #16
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d00a      	beq.n	8004c9a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	689b      	ldr	r3, [r3, #8]
 8004c8a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	430a      	orrs	r2, r1
 8004c98:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c9e:	f003 0320 	and.w	r3, r3, #32
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d00a      	beq.n	8004cbc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	689b      	ldr	r3, [r3, #8]
 8004cac:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	430a      	orrs	r2, r1
 8004cba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d01a      	beq.n	8004cfe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	685b      	ldr	r3, [r3, #4]
 8004cce:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	430a      	orrs	r2, r1
 8004cdc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ce2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004ce6:	d10a      	bne.n	8004cfe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	685b      	ldr	r3, [r3, #4]
 8004cee:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	430a      	orrs	r2, r1
 8004cfc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d00a      	beq.n	8004d20 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	685b      	ldr	r3, [r3, #4]
 8004d10:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	430a      	orrs	r2, r1
 8004d1e:	605a      	str	r2, [r3, #4]
  }
}
 8004d20:	bf00      	nop
 8004d22:	370c      	adds	r7, #12
 8004d24:	46bd      	mov	sp, r7
 8004d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2a:	4770      	bx	lr

08004d2c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b086      	sub	sp, #24
 8004d30:	af02      	add	r7, sp, #8
 8004d32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2200      	movs	r2, #0
 8004d38:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004d3c:	f7fc fd80 	bl	8001840 <HAL_GetTick>
 8004d40:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f003 0308 	and.w	r3, r3, #8
 8004d4c:	2b08      	cmp	r3, #8
 8004d4e:	d10e      	bne.n	8004d6e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004d50:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004d54:	9300      	str	r3, [sp, #0]
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	2200      	movs	r2, #0
 8004d5a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004d5e:	6878      	ldr	r0, [r7, #4]
 8004d60:	f000 f82d 	bl	8004dbe <UART_WaitOnFlagUntilTimeout>
 8004d64:	4603      	mov	r3, r0
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d001      	beq.n	8004d6e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004d6a:	2303      	movs	r3, #3
 8004d6c:	e023      	b.n	8004db6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f003 0304 	and.w	r3, r3, #4
 8004d78:	2b04      	cmp	r3, #4
 8004d7a:	d10e      	bne.n	8004d9a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004d7c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004d80:	9300      	str	r3, [sp, #0]
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	2200      	movs	r2, #0
 8004d86:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004d8a:	6878      	ldr	r0, [r7, #4]
 8004d8c:	f000 f817 	bl	8004dbe <UART_WaitOnFlagUntilTimeout>
 8004d90:	4603      	mov	r3, r0
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d001      	beq.n	8004d9a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004d96:	2303      	movs	r3, #3
 8004d98:	e00d      	b.n	8004db6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2220      	movs	r2, #32
 8004d9e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2220      	movs	r2, #32
 8004da4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2200      	movs	r2, #0
 8004daa:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2200      	movs	r2, #0
 8004db0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8004db4:	2300      	movs	r3, #0
}
 8004db6:	4618      	mov	r0, r3
 8004db8:	3710      	adds	r7, #16
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	bd80      	pop	{r7, pc}

08004dbe <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004dbe:	b580      	push	{r7, lr}
 8004dc0:	b084      	sub	sp, #16
 8004dc2:	af00      	add	r7, sp, #0
 8004dc4:	60f8      	str	r0, [r7, #12]
 8004dc6:	60b9      	str	r1, [r7, #8]
 8004dc8:	603b      	str	r3, [r7, #0]
 8004dca:	4613      	mov	r3, r2
 8004dcc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004dce:	e05e      	b.n	8004e8e <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004dd0:	69bb      	ldr	r3, [r7, #24]
 8004dd2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004dd6:	d05a      	beq.n	8004e8e <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004dd8:	f7fc fd32 	bl	8001840 <HAL_GetTick>
 8004ddc:	4602      	mov	r2, r0
 8004dde:	683b      	ldr	r3, [r7, #0]
 8004de0:	1ad3      	subs	r3, r2, r3
 8004de2:	69ba      	ldr	r2, [r7, #24]
 8004de4:	429a      	cmp	r2, r3
 8004de6:	d302      	bcc.n	8004dee <UART_WaitOnFlagUntilTimeout+0x30>
 8004de8:	69bb      	ldr	r3, [r7, #24]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d11b      	bne.n	8004e26 <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	681a      	ldr	r2, [r3, #0]
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004dfc:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	689a      	ldr	r2, [r3, #8]
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f022 0201 	bic.w	r2, r2, #1
 8004e0c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	2220      	movs	r2, #32
 8004e12:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	2220      	movs	r2, #32
 8004e18:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8004e22:	2303      	movs	r3, #3
 8004e24:	e043      	b.n	8004eae <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f003 0304 	and.w	r3, r3, #4
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d02c      	beq.n	8004e8e <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	69db      	ldr	r3, [r3, #28]
 8004e3a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004e3e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004e42:	d124      	bne.n	8004e8e <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004e4c:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	681a      	ldr	r2, [r3, #0]
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004e5c:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	689a      	ldr	r2, [r3, #8]
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f022 0201 	bic.w	r2, r2, #1
 8004e6c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	2220      	movs	r2, #32
 8004e72:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	2220      	movs	r2, #32
 8004e78:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	2220      	movs	r2, #32
 8004e7e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	2200      	movs	r2, #0
 8004e86:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8004e8a:	2303      	movs	r3, #3
 8004e8c:	e00f      	b.n	8004eae <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	69da      	ldr	r2, [r3, #28]
 8004e94:	68bb      	ldr	r3, [r7, #8]
 8004e96:	4013      	ands	r3, r2
 8004e98:	68ba      	ldr	r2, [r7, #8]
 8004e9a:	429a      	cmp	r2, r3
 8004e9c:	bf0c      	ite	eq
 8004e9e:	2301      	moveq	r3, #1
 8004ea0:	2300      	movne	r3, #0
 8004ea2:	b2db      	uxtb	r3, r3
 8004ea4:	461a      	mov	r2, r3
 8004ea6:	79fb      	ldrb	r3, [r7, #7]
 8004ea8:	429a      	cmp	r2, r3
 8004eaa:	d091      	beq.n	8004dd0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004eac:	2300      	movs	r3, #0
}
 8004eae:	4618      	mov	r0, r3
 8004eb0:	3710      	adds	r7, #16
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	bd80      	pop	{r7, pc}
	...

08004eb8 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8004ebc:	4904      	ldr	r1, [pc, #16]	; (8004ed0 <MX_FATFS_Init+0x18>)
 8004ebe:	4805      	ldr	r0, [pc, #20]	; (8004ed4 <MX_FATFS_Init+0x1c>)
 8004ec0:	f002 ffe8 	bl	8007e94 <FATFS_LinkDriver>
 8004ec4:	4603      	mov	r3, r0
 8004ec6:	461a      	mov	r2, r3
 8004ec8:	4b03      	ldr	r3, [pc, #12]	; (8004ed8 <MX_FATFS_Init+0x20>)
 8004eca:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8004ecc:	bf00      	nop
 8004ece:	bd80      	pop	{r7, pc}
 8004ed0:	2000bc60 	.word	0x2000bc60
 8004ed4:	20000010 	.word	0x20000010
 8004ed8:	2000bc64 	.word	0x2000bc64

08004edc <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8004edc:	b480      	push	{r7}
 8004ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8004ee0:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eea:	4770      	bx	lr

08004eec <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b082      	sub	sp, #8
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	4603      	mov	r3, r0
 8004ef4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    //Stat = STA_NOINIT;
    //return Stat;
		SD_disk_initialize (pdrv);
 8004ef6:	79fb      	ldrb	r3, [r7, #7]
 8004ef8:	4618      	mov	r0, r3
 8004efa:	f7fb fcf1 	bl	80008e0 <SD_disk_initialize>
  /* USER CODE END INIT */
}
 8004efe:	bf00      	nop
 8004f00:	4618      	mov	r0, r3
 8004f02:	3708      	adds	r7, #8
 8004f04:	46bd      	mov	sp, r7
 8004f06:	bd80      	pop	{r7, pc}

08004f08 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b082      	sub	sp, #8
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	4603      	mov	r3, r0
 8004f10:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    //Stat = STA_NOINIT;
    //return Stat;
		SD_disk_status (pdrv);
 8004f12:	79fb      	ldrb	r3, [r7, #7]
 8004f14:	4618      	mov	r0, r3
 8004f16:	f7fb fdc9 	bl	8000aac <SD_disk_status>
  /* USER CODE END STATUS */
}
 8004f1a:	bf00      	nop
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	3708      	adds	r7, #8
 8004f20:	46bd      	mov	sp, r7
 8004f22:	bd80      	pop	{r7, pc}

08004f24 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8004f24:	b580      	push	{r7, lr}
 8004f26:	b084      	sub	sp, #16
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	60b9      	str	r1, [r7, #8]
 8004f2c:	607a      	str	r2, [r7, #4]
 8004f2e:	603b      	str	r3, [r7, #0]
 8004f30:	4603      	mov	r3, r0
 8004f32:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    //return RES_OK;
		SD_disk_read (pdrv, buff, sector, count);
 8004f34:	7bf8      	ldrb	r0, [r7, #15]
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	687a      	ldr	r2, [r7, #4]
 8004f3a:	68b9      	ldr	r1, [r7, #8]
 8004f3c:	f7fb fdcc 	bl	8000ad8 <SD_disk_read>
  /* USER CODE END READ */
}
 8004f40:	bf00      	nop
 8004f42:	4618      	mov	r0, r3
 8004f44:	3710      	adds	r7, #16
 8004f46:	46bd      	mov	sp, r7
 8004f48:	bd80      	pop	{r7, pc}

08004f4a <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8004f4a:	b580      	push	{r7, lr}
 8004f4c:	b084      	sub	sp, #16
 8004f4e:	af00      	add	r7, sp, #0
 8004f50:	60b9      	str	r1, [r7, #8]
 8004f52:	607a      	str	r2, [r7, #4]
 8004f54:	603b      	str	r3, [r7, #0]
 8004f56:	4603      	mov	r3, r0
 8004f58:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    //return RES_OK;
		SD_disk_write (pdrv, buff, sector, count);
 8004f5a:	7bf8      	ldrb	r0, [r7, #15]
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	687a      	ldr	r2, [r7, #4]
 8004f60:	68b9      	ldr	r1, [r7, #8]
 8004f62:	f7fb fe23 	bl	8000bac <SD_disk_write>
  /* USER CODE END WRITE */
}
 8004f66:	bf00      	nop
 8004f68:	4618      	mov	r0, r3
 8004f6a:	3710      	adds	r7, #16
 8004f6c:	46bd      	mov	sp, r7
 8004f6e:	bd80      	pop	{r7, pc}

08004f70 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8004f70:	b580      	push	{r7, lr}
 8004f72:	b082      	sub	sp, #8
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	4603      	mov	r3, r0
 8004f78:	603a      	str	r2, [r7, #0]
 8004f7a:	71fb      	strb	r3, [r7, #7]
 8004f7c:	460b      	mov	r3, r1
 8004f7e:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    //DRESULT res = RES_ERROR;
    //return res;
		SD_disk_ioctl (pdrv, cmd, buff);
 8004f80:	79fb      	ldrb	r3, [r7, #7]
 8004f82:	79b9      	ldrb	r1, [r7, #6]
 8004f84:	683a      	ldr	r2, [r7, #0]
 8004f86:	4618      	mov	r0, r3
 8004f88:	f7fb fe94 	bl	8000cb4 <SD_disk_ioctl>
  /* USER CODE END IOCTL */
}
 8004f8c:	bf00      	nop
 8004f8e:	4618      	mov	r0, r3
 8004f90:	3708      	adds	r7, #8
 8004f92:	46bd      	mov	sp, r7
 8004f94:	bd80      	pop	{r7, pc}
	...

08004f98 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	b084      	sub	sp, #16
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	4603      	mov	r3, r0
 8004fa0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8004fa2:	79fb      	ldrb	r3, [r7, #7]
 8004fa4:	4a08      	ldr	r2, [pc, #32]	; (8004fc8 <disk_status+0x30>)
 8004fa6:	009b      	lsls	r3, r3, #2
 8004fa8:	4413      	add	r3, r2
 8004faa:	685b      	ldr	r3, [r3, #4]
 8004fac:	685b      	ldr	r3, [r3, #4]
 8004fae:	79fa      	ldrb	r2, [r7, #7]
 8004fb0:	4905      	ldr	r1, [pc, #20]	; (8004fc8 <disk_status+0x30>)
 8004fb2:	440a      	add	r2, r1
 8004fb4:	7a12      	ldrb	r2, [r2, #8]
 8004fb6:	4610      	mov	r0, r2
 8004fb8:	4798      	blx	r3
 8004fba:	4603      	mov	r3, r0
 8004fbc:	73fb      	strb	r3, [r7, #15]
  return stat;
 8004fbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	3710      	adds	r7, #16
 8004fc4:	46bd      	mov	sp, r7
 8004fc6:	bd80      	pop	{r7, pc}
 8004fc8:	200000d8 	.word	0x200000d8

08004fcc <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	b084      	sub	sp, #16
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	4603      	mov	r3, r0
 8004fd4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8004fd6:	2300      	movs	r3, #0
 8004fd8:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8004fda:	79fb      	ldrb	r3, [r7, #7]
 8004fdc:	4a0d      	ldr	r2, [pc, #52]	; (8005014 <disk_initialize+0x48>)
 8004fde:	5cd3      	ldrb	r3, [r2, r3]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d111      	bne.n	8005008 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8004fe4:	79fb      	ldrb	r3, [r7, #7]
 8004fe6:	4a0b      	ldr	r2, [pc, #44]	; (8005014 <disk_initialize+0x48>)
 8004fe8:	2101      	movs	r1, #1
 8004fea:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8004fec:	79fb      	ldrb	r3, [r7, #7]
 8004fee:	4a09      	ldr	r2, [pc, #36]	; (8005014 <disk_initialize+0x48>)
 8004ff0:	009b      	lsls	r3, r3, #2
 8004ff2:	4413      	add	r3, r2
 8004ff4:	685b      	ldr	r3, [r3, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	79fa      	ldrb	r2, [r7, #7]
 8004ffa:	4906      	ldr	r1, [pc, #24]	; (8005014 <disk_initialize+0x48>)
 8004ffc:	440a      	add	r2, r1
 8004ffe:	7a12      	ldrb	r2, [r2, #8]
 8005000:	4610      	mov	r0, r2
 8005002:	4798      	blx	r3
 8005004:	4603      	mov	r3, r0
 8005006:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8005008:	7bfb      	ldrb	r3, [r7, #15]
}
 800500a:	4618      	mov	r0, r3
 800500c:	3710      	adds	r7, #16
 800500e:	46bd      	mov	sp, r7
 8005010:	bd80      	pop	{r7, pc}
 8005012:	bf00      	nop
 8005014:	200000d8 	.word	0x200000d8

08005018 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8005018:	b590      	push	{r4, r7, lr}
 800501a:	b087      	sub	sp, #28
 800501c:	af00      	add	r7, sp, #0
 800501e:	60b9      	str	r1, [r7, #8]
 8005020:	607a      	str	r2, [r7, #4]
 8005022:	603b      	str	r3, [r7, #0]
 8005024:	4603      	mov	r3, r0
 8005026:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8005028:	7bfb      	ldrb	r3, [r7, #15]
 800502a:	4a0a      	ldr	r2, [pc, #40]	; (8005054 <disk_read+0x3c>)
 800502c:	009b      	lsls	r3, r3, #2
 800502e:	4413      	add	r3, r2
 8005030:	685b      	ldr	r3, [r3, #4]
 8005032:	689c      	ldr	r4, [r3, #8]
 8005034:	7bfb      	ldrb	r3, [r7, #15]
 8005036:	4a07      	ldr	r2, [pc, #28]	; (8005054 <disk_read+0x3c>)
 8005038:	4413      	add	r3, r2
 800503a:	7a18      	ldrb	r0, [r3, #8]
 800503c:	683b      	ldr	r3, [r7, #0]
 800503e:	687a      	ldr	r2, [r7, #4]
 8005040:	68b9      	ldr	r1, [r7, #8]
 8005042:	47a0      	blx	r4
 8005044:	4603      	mov	r3, r0
 8005046:	75fb      	strb	r3, [r7, #23]
  return res;
 8005048:	7dfb      	ldrb	r3, [r7, #23]
}
 800504a:	4618      	mov	r0, r3
 800504c:	371c      	adds	r7, #28
 800504e:	46bd      	mov	sp, r7
 8005050:	bd90      	pop	{r4, r7, pc}
 8005052:	bf00      	nop
 8005054:	200000d8 	.word	0x200000d8

08005058 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8005058:	b590      	push	{r4, r7, lr}
 800505a:	b087      	sub	sp, #28
 800505c:	af00      	add	r7, sp, #0
 800505e:	60b9      	str	r1, [r7, #8]
 8005060:	607a      	str	r2, [r7, #4]
 8005062:	603b      	str	r3, [r7, #0]
 8005064:	4603      	mov	r3, r0
 8005066:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8005068:	7bfb      	ldrb	r3, [r7, #15]
 800506a:	4a0a      	ldr	r2, [pc, #40]	; (8005094 <disk_write+0x3c>)
 800506c:	009b      	lsls	r3, r3, #2
 800506e:	4413      	add	r3, r2
 8005070:	685b      	ldr	r3, [r3, #4]
 8005072:	68dc      	ldr	r4, [r3, #12]
 8005074:	7bfb      	ldrb	r3, [r7, #15]
 8005076:	4a07      	ldr	r2, [pc, #28]	; (8005094 <disk_write+0x3c>)
 8005078:	4413      	add	r3, r2
 800507a:	7a18      	ldrb	r0, [r3, #8]
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	687a      	ldr	r2, [r7, #4]
 8005080:	68b9      	ldr	r1, [r7, #8]
 8005082:	47a0      	blx	r4
 8005084:	4603      	mov	r3, r0
 8005086:	75fb      	strb	r3, [r7, #23]
  return res;
 8005088:	7dfb      	ldrb	r3, [r7, #23]
}
 800508a:	4618      	mov	r0, r3
 800508c:	371c      	adds	r7, #28
 800508e:	46bd      	mov	sp, r7
 8005090:	bd90      	pop	{r4, r7, pc}
 8005092:	bf00      	nop
 8005094:	200000d8 	.word	0x200000d8

08005098 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8005098:	b580      	push	{r7, lr}
 800509a:	b084      	sub	sp, #16
 800509c:	af00      	add	r7, sp, #0
 800509e:	4603      	mov	r3, r0
 80050a0:	603a      	str	r2, [r7, #0]
 80050a2:	71fb      	strb	r3, [r7, #7]
 80050a4:	460b      	mov	r3, r1
 80050a6:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80050a8:	79fb      	ldrb	r3, [r7, #7]
 80050aa:	4a09      	ldr	r2, [pc, #36]	; (80050d0 <disk_ioctl+0x38>)
 80050ac:	009b      	lsls	r3, r3, #2
 80050ae:	4413      	add	r3, r2
 80050b0:	685b      	ldr	r3, [r3, #4]
 80050b2:	691b      	ldr	r3, [r3, #16]
 80050b4:	79fa      	ldrb	r2, [r7, #7]
 80050b6:	4906      	ldr	r1, [pc, #24]	; (80050d0 <disk_ioctl+0x38>)
 80050b8:	440a      	add	r2, r1
 80050ba:	7a10      	ldrb	r0, [r2, #8]
 80050bc:	79b9      	ldrb	r1, [r7, #6]
 80050be:	683a      	ldr	r2, [r7, #0]
 80050c0:	4798      	blx	r3
 80050c2:	4603      	mov	r3, r0
 80050c4:	73fb      	strb	r3, [r7, #15]
  return res;
 80050c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80050c8:	4618      	mov	r0, r3
 80050ca:	3710      	adds	r7, #16
 80050cc:	46bd      	mov	sp, r7
 80050ce:	bd80      	pop	{r7, pc}
 80050d0:	200000d8 	.word	0x200000d8

080050d4 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 80050d4:	b480      	push	{r7}
 80050d6:	b085      	sub	sp, #20
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	3301      	adds	r3, #1
 80050e0:	781b      	ldrb	r3, [r3, #0]
 80050e2:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80050e4:	89fb      	ldrh	r3, [r7, #14]
 80050e6:	021b      	lsls	r3, r3, #8
 80050e8:	b21a      	sxth	r2, r3
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	781b      	ldrb	r3, [r3, #0]
 80050ee:	b21b      	sxth	r3, r3
 80050f0:	4313      	orrs	r3, r2
 80050f2:	b21b      	sxth	r3, r3
 80050f4:	81fb      	strh	r3, [r7, #14]
	return rv;
 80050f6:	89fb      	ldrh	r3, [r7, #14]
}
 80050f8:	4618      	mov	r0, r3
 80050fa:	3714      	adds	r7, #20
 80050fc:	46bd      	mov	sp, r7
 80050fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005102:	4770      	bx	lr

08005104 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8005104:	b480      	push	{r7}
 8005106:	b085      	sub	sp, #20
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	3303      	adds	r3, #3
 8005110:	781b      	ldrb	r3, [r3, #0]
 8005112:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	021b      	lsls	r3, r3, #8
 8005118:	687a      	ldr	r2, [r7, #4]
 800511a:	3202      	adds	r2, #2
 800511c:	7812      	ldrb	r2, [r2, #0]
 800511e:	4313      	orrs	r3, r2
 8005120:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	021b      	lsls	r3, r3, #8
 8005126:	687a      	ldr	r2, [r7, #4]
 8005128:	3201      	adds	r2, #1
 800512a:	7812      	ldrb	r2, [r2, #0]
 800512c:	4313      	orrs	r3, r2
 800512e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	021b      	lsls	r3, r3, #8
 8005134:	687a      	ldr	r2, [r7, #4]
 8005136:	7812      	ldrb	r2, [r2, #0]
 8005138:	4313      	orrs	r3, r2
 800513a:	60fb      	str	r3, [r7, #12]
	return rv;
 800513c:	68fb      	ldr	r3, [r7, #12]
}
 800513e:	4618      	mov	r0, r3
 8005140:	3714      	adds	r7, #20
 8005142:	46bd      	mov	sp, r7
 8005144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005148:	4770      	bx	lr

0800514a <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800514a:	b480      	push	{r7}
 800514c:	b083      	sub	sp, #12
 800514e:	af00      	add	r7, sp, #0
 8005150:	6078      	str	r0, [r7, #4]
 8005152:	460b      	mov	r3, r1
 8005154:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	1c5a      	adds	r2, r3, #1
 800515a:	607a      	str	r2, [r7, #4]
 800515c:	887a      	ldrh	r2, [r7, #2]
 800515e:	b2d2      	uxtb	r2, r2
 8005160:	701a      	strb	r2, [r3, #0]
 8005162:	887b      	ldrh	r3, [r7, #2]
 8005164:	0a1b      	lsrs	r3, r3, #8
 8005166:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	1c5a      	adds	r2, r3, #1
 800516c:	607a      	str	r2, [r7, #4]
 800516e:	887a      	ldrh	r2, [r7, #2]
 8005170:	b2d2      	uxtb	r2, r2
 8005172:	701a      	strb	r2, [r3, #0]
}
 8005174:	bf00      	nop
 8005176:	370c      	adds	r7, #12
 8005178:	46bd      	mov	sp, r7
 800517a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517e:	4770      	bx	lr

08005180 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8005180:	b480      	push	{r7}
 8005182:	b083      	sub	sp, #12
 8005184:	af00      	add	r7, sp, #0
 8005186:	6078      	str	r0, [r7, #4]
 8005188:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	1c5a      	adds	r2, r3, #1
 800518e:	607a      	str	r2, [r7, #4]
 8005190:	683a      	ldr	r2, [r7, #0]
 8005192:	b2d2      	uxtb	r2, r2
 8005194:	701a      	strb	r2, [r3, #0]
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	0a1b      	lsrs	r3, r3, #8
 800519a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	1c5a      	adds	r2, r3, #1
 80051a0:	607a      	str	r2, [r7, #4]
 80051a2:	683a      	ldr	r2, [r7, #0]
 80051a4:	b2d2      	uxtb	r2, r2
 80051a6:	701a      	strb	r2, [r3, #0]
 80051a8:	683b      	ldr	r3, [r7, #0]
 80051aa:	0a1b      	lsrs	r3, r3, #8
 80051ac:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	1c5a      	adds	r2, r3, #1
 80051b2:	607a      	str	r2, [r7, #4]
 80051b4:	683a      	ldr	r2, [r7, #0]
 80051b6:	b2d2      	uxtb	r2, r2
 80051b8:	701a      	strb	r2, [r3, #0]
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	0a1b      	lsrs	r3, r3, #8
 80051be:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	1c5a      	adds	r2, r3, #1
 80051c4:	607a      	str	r2, [r7, #4]
 80051c6:	683a      	ldr	r2, [r7, #0]
 80051c8:	b2d2      	uxtb	r2, r2
 80051ca:	701a      	strb	r2, [r3, #0]
}
 80051cc:	bf00      	nop
 80051ce:	370c      	adds	r7, #12
 80051d0:	46bd      	mov	sp, r7
 80051d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d6:	4770      	bx	lr

080051d8 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80051d8:	b480      	push	{r7}
 80051da:	b087      	sub	sp, #28
 80051dc:	af00      	add	r7, sp, #0
 80051de:	60f8      	str	r0, [r7, #12]
 80051e0:	60b9      	str	r1, [r7, #8]
 80051e2:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80051e8:	68bb      	ldr	r3, [r7, #8]
 80051ea:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d00d      	beq.n	800520e <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80051f2:	693a      	ldr	r2, [r7, #16]
 80051f4:	1c53      	adds	r3, r2, #1
 80051f6:	613b      	str	r3, [r7, #16]
 80051f8:	697b      	ldr	r3, [r7, #20]
 80051fa:	1c59      	adds	r1, r3, #1
 80051fc:	6179      	str	r1, [r7, #20]
 80051fe:	7812      	ldrb	r2, [r2, #0]
 8005200:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	3b01      	subs	r3, #1
 8005206:	607b      	str	r3, [r7, #4]
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2b00      	cmp	r3, #0
 800520c:	d1f1      	bne.n	80051f2 <mem_cpy+0x1a>
	}
}
 800520e:	bf00      	nop
 8005210:	371c      	adds	r7, #28
 8005212:	46bd      	mov	sp, r7
 8005214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005218:	4770      	bx	lr

0800521a <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800521a:	b480      	push	{r7}
 800521c:	b087      	sub	sp, #28
 800521e:	af00      	add	r7, sp, #0
 8005220:	60f8      	str	r0, [r7, #12]
 8005222:	60b9      	str	r1, [r7, #8]
 8005224:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800522a:	697b      	ldr	r3, [r7, #20]
 800522c:	1c5a      	adds	r2, r3, #1
 800522e:	617a      	str	r2, [r7, #20]
 8005230:	68ba      	ldr	r2, [r7, #8]
 8005232:	b2d2      	uxtb	r2, r2
 8005234:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	3b01      	subs	r3, #1
 800523a:	607b      	str	r3, [r7, #4]
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d1f3      	bne.n	800522a <mem_set+0x10>
}
 8005242:	bf00      	nop
 8005244:	bf00      	nop
 8005246:	371c      	adds	r7, #28
 8005248:	46bd      	mov	sp, r7
 800524a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524e:	4770      	bx	lr

08005250 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8005250:	b480      	push	{r7}
 8005252:	b089      	sub	sp, #36	; 0x24
 8005254:	af00      	add	r7, sp, #0
 8005256:	60f8      	str	r0, [r7, #12]
 8005258:	60b9      	str	r1, [r7, #8]
 800525a:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	61fb      	str	r3, [r7, #28]
 8005260:	68bb      	ldr	r3, [r7, #8]
 8005262:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8005264:	2300      	movs	r3, #0
 8005266:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8005268:	69fb      	ldr	r3, [r7, #28]
 800526a:	1c5a      	adds	r2, r3, #1
 800526c:	61fa      	str	r2, [r7, #28]
 800526e:	781b      	ldrb	r3, [r3, #0]
 8005270:	4619      	mov	r1, r3
 8005272:	69bb      	ldr	r3, [r7, #24]
 8005274:	1c5a      	adds	r2, r3, #1
 8005276:	61ba      	str	r2, [r7, #24]
 8005278:	781b      	ldrb	r3, [r3, #0]
 800527a:	1acb      	subs	r3, r1, r3
 800527c:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	3b01      	subs	r3, #1
 8005282:	607b      	str	r3, [r7, #4]
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	2b00      	cmp	r3, #0
 8005288:	d002      	beq.n	8005290 <mem_cmp+0x40>
 800528a:	697b      	ldr	r3, [r7, #20]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d0eb      	beq.n	8005268 <mem_cmp+0x18>

	return r;
 8005290:	697b      	ldr	r3, [r7, #20]
}
 8005292:	4618      	mov	r0, r3
 8005294:	3724      	adds	r7, #36	; 0x24
 8005296:	46bd      	mov	sp, r7
 8005298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529c:	4770      	bx	lr

0800529e <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800529e:	b480      	push	{r7}
 80052a0:	b083      	sub	sp, #12
 80052a2:	af00      	add	r7, sp, #0
 80052a4:	6078      	str	r0, [r7, #4]
 80052a6:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80052a8:	e002      	b.n	80052b0 <chk_chr+0x12>
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	3301      	adds	r3, #1
 80052ae:	607b      	str	r3, [r7, #4]
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	781b      	ldrb	r3, [r3, #0]
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d005      	beq.n	80052c4 <chk_chr+0x26>
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	781b      	ldrb	r3, [r3, #0]
 80052bc:	461a      	mov	r2, r3
 80052be:	683b      	ldr	r3, [r7, #0]
 80052c0:	4293      	cmp	r3, r2
 80052c2:	d1f2      	bne.n	80052aa <chk_chr+0xc>
	return *str;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	781b      	ldrb	r3, [r3, #0]
}
 80052c8:	4618      	mov	r0, r3
 80052ca:	370c      	adds	r7, #12
 80052cc:	46bd      	mov	sp, r7
 80052ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d2:	4770      	bx	lr

080052d4 <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 80052d4:	b580      	push	{r7, lr}
 80052d6:	b082      	sub	sp, #8
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d009      	beq.n	80052f6 <lock_fs+0x22>
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	695b      	ldr	r3, [r3, #20]
 80052e6:	4618      	mov	r0, r3
 80052e8:	f002 fed1 	bl	800808e <ff_req_grant>
 80052ec:	4603      	mov	r3, r0
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d001      	beq.n	80052f6 <lock_fs+0x22>
 80052f2:	2301      	movs	r3, #1
 80052f4:	e000      	b.n	80052f8 <lock_fs+0x24>
 80052f6:	2300      	movs	r3, #0
}
 80052f8:	4618      	mov	r0, r3
 80052fa:	3708      	adds	r7, #8
 80052fc:	46bd      	mov	sp, r7
 80052fe:	bd80      	pop	{r7, pc}

08005300 <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 8005300:	b580      	push	{r7, lr}
 8005302:	b082      	sub	sp, #8
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
 8005308:	460b      	mov	r3, r1
 800530a:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2b00      	cmp	r3, #0
 8005310:	d00d      	beq.n	800532e <unlock_fs+0x2e>
 8005312:	78fb      	ldrb	r3, [r7, #3]
 8005314:	2b0c      	cmp	r3, #12
 8005316:	d00a      	beq.n	800532e <unlock_fs+0x2e>
 8005318:	78fb      	ldrb	r3, [r7, #3]
 800531a:	2b0b      	cmp	r3, #11
 800531c:	d007      	beq.n	800532e <unlock_fs+0x2e>
 800531e:	78fb      	ldrb	r3, [r7, #3]
 8005320:	2b0f      	cmp	r3, #15
 8005322:	d004      	beq.n	800532e <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	695b      	ldr	r3, [r3, #20]
 8005328:	4618      	mov	r0, r3
 800532a:	f002 fec5 	bl	80080b8 <ff_rel_grant>
	}
}
 800532e:	bf00      	nop
 8005330:	3708      	adds	r7, #8
 8005332:	46bd      	mov	sp, r7
 8005334:	bd80      	pop	{r7, pc}
	...

08005338 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8005338:	b480      	push	{r7}
 800533a:	b085      	sub	sp, #20
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
 8005340:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8005342:	2300      	movs	r3, #0
 8005344:	60bb      	str	r3, [r7, #8]
 8005346:	68bb      	ldr	r3, [r7, #8]
 8005348:	60fb      	str	r3, [r7, #12]
 800534a:	e029      	b.n	80053a0 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800534c:	4a27      	ldr	r2, [pc, #156]	; (80053ec <chk_lock+0xb4>)
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	011b      	lsls	r3, r3, #4
 8005352:	4413      	add	r3, r2
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	2b00      	cmp	r3, #0
 8005358:	d01d      	beq.n	8005396 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800535a:	4a24      	ldr	r2, [pc, #144]	; (80053ec <chk_lock+0xb4>)
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	011b      	lsls	r3, r3, #4
 8005360:	4413      	add	r3, r2
 8005362:	681a      	ldr	r2, [r3, #0]
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	429a      	cmp	r2, r3
 800536a:	d116      	bne.n	800539a <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800536c:	4a1f      	ldr	r2, [pc, #124]	; (80053ec <chk_lock+0xb4>)
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	011b      	lsls	r3, r3, #4
 8005372:	4413      	add	r3, r2
 8005374:	3304      	adds	r3, #4
 8005376:	681a      	ldr	r2, [r3, #0]
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800537c:	429a      	cmp	r2, r3
 800537e:	d10c      	bne.n	800539a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8005380:	4a1a      	ldr	r2, [pc, #104]	; (80053ec <chk_lock+0xb4>)
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	011b      	lsls	r3, r3, #4
 8005386:	4413      	add	r3, r2
 8005388:	3308      	adds	r3, #8
 800538a:	681a      	ldr	r2, [r3, #0]
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8005390:	429a      	cmp	r2, r3
 8005392:	d102      	bne.n	800539a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8005394:	e007      	b.n	80053a6 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8005396:	2301      	movs	r3, #1
 8005398:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	3301      	adds	r3, #1
 800539e:	60fb      	str	r3, [r7, #12]
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	2b01      	cmp	r3, #1
 80053a4:	d9d2      	bls.n	800534c <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	2b02      	cmp	r3, #2
 80053aa:	d109      	bne.n	80053c0 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80053ac:	68bb      	ldr	r3, [r7, #8]
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d102      	bne.n	80053b8 <chk_lock+0x80>
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	2b02      	cmp	r3, #2
 80053b6:	d101      	bne.n	80053bc <chk_lock+0x84>
 80053b8:	2300      	movs	r3, #0
 80053ba:	e010      	b.n	80053de <chk_lock+0xa6>
 80053bc:	2312      	movs	r3, #18
 80053be:	e00e      	b.n	80053de <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80053c0:	683b      	ldr	r3, [r7, #0]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d108      	bne.n	80053d8 <chk_lock+0xa0>
 80053c6:	4a09      	ldr	r2, [pc, #36]	; (80053ec <chk_lock+0xb4>)
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	011b      	lsls	r3, r3, #4
 80053cc:	4413      	add	r3, r2
 80053ce:	330c      	adds	r3, #12
 80053d0:	881b      	ldrh	r3, [r3, #0]
 80053d2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80053d6:	d101      	bne.n	80053dc <chk_lock+0xa4>
 80053d8:	2310      	movs	r3, #16
 80053da:	e000      	b.n	80053de <chk_lock+0xa6>
 80053dc:	2300      	movs	r3, #0
}
 80053de:	4618      	mov	r0, r3
 80053e0:	3714      	adds	r7, #20
 80053e2:	46bd      	mov	sp, r7
 80053e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e8:	4770      	bx	lr
 80053ea:	bf00      	nop
 80053ec:	200000b8 	.word	0x200000b8

080053f0 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80053f0:	b480      	push	{r7}
 80053f2:	b083      	sub	sp, #12
 80053f4:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80053f6:	2300      	movs	r3, #0
 80053f8:	607b      	str	r3, [r7, #4]
 80053fa:	e002      	b.n	8005402 <enq_lock+0x12>
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	3301      	adds	r3, #1
 8005400:	607b      	str	r3, [r7, #4]
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2b01      	cmp	r3, #1
 8005406:	d806      	bhi.n	8005416 <enq_lock+0x26>
 8005408:	4a09      	ldr	r2, [pc, #36]	; (8005430 <enq_lock+0x40>)
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	011b      	lsls	r3, r3, #4
 800540e:	4413      	add	r3, r2
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	2b00      	cmp	r3, #0
 8005414:	d1f2      	bne.n	80053fc <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	2b02      	cmp	r3, #2
 800541a:	bf14      	ite	ne
 800541c:	2301      	movne	r3, #1
 800541e:	2300      	moveq	r3, #0
 8005420:	b2db      	uxtb	r3, r3
}
 8005422:	4618      	mov	r0, r3
 8005424:	370c      	adds	r7, #12
 8005426:	46bd      	mov	sp, r7
 8005428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542c:	4770      	bx	lr
 800542e:	bf00      	nop
 8005430:	200000b8 	.word	0x200000b8

08005434 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8005434:	b480      	push	{r7}
 8005436:	b085      	sub	sp, #20
 8005438:	af00      	add	r7, sp, #0
 800543a:	6078      	str	r0, [r7, #4]
 800543c:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800543e:	2300      	movs	r3, #0
 8005440:	60fb      	str	r3, [r7, #12]
 8005442:	e01f      	b.n	8005484 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8005444:	4a41      	ldr	r2, [pc, #260]	; (800554c <inc_lock+0x118>)
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	011b      	lsls	r3, r3, #4
 800544a:	4413      	add	r3, r2
 800544c:	681a      	ldr	r2, [r3, #0]
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	429a      	cmp	r2, r3
 8005454:	d113      	bne.n	800547e <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8005456:	4a3d      	ldr	r2, [pc, #244]	; (800554c <inc_lock+0x118>)
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	011b      	lsls	r3, r3, #4
 800545c:	4413      	add	r3, r2
 800545e:	3304      	adds	r3, #4
 8005460:	681a      	ldr	r2, [r3, #0]
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8005466:	429a      	cmp	r2, r3
 8005468:	d109      	bne.n	800547e <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800546a:	4a38      	ldr	r2, [pc, #224]	; (800554c <inc_lock+0x118>)
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	011b      	lsls	r3, r3, #4
 8005470:	4413      	add	r3, r2
 8005472:	3308      	adds	r3, #8
 8005474:	681a      	ldr	r2, [r3, #0]
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800547a:	429a      	cmp	r2, r3
 800547c:	d006      	beq.n	800548c <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	3301      	adds	r3, #1
 8005482:	60fb      	str	r3, [r7, #12]
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	2b01      	cmp	r3, #1
 8005488:	d9dc      	bls.n	8005444 <inc_lock+0x10>
 800548a:	e000      	b.n	800548e <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800548c:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	2b02      	cmp	r3, #2
 8005492:	d132      	bne.n	80054fa <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8005494:	2300      	movs	r3, #0
 8005496:	60fb      	str	r3, [r7, #12]
 8005498:	e002      	b.n	80054a0 <inc_lock+0x6c>
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	3301      	adds	r3, #1
 800549e:	60fb      	str	r3, [r7, #12]
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	2b01      	cmp	r3, #1
 80054a4:	d806      	bhi.n	80054b4 <inc_lock+0x80>
 80054a6:	4a29      	ldr	r2, [pc, #164]	; (800554c <inc_lock+0x118>)
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	011b      	lsls	r3, r3, #4
 80054ac:	4413      	add	r3, r2
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d1f2      	bne.n	800549a <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	2b02      	cmp	r3, #2
 80054b8:	d101      	bne.n	80054be <inc_lock+0x8a>
 80054ba:	2300      	movs	r3, #0
 80054bc:	e040      	b.n	8005540 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681a      	ldr	r2, [r3, #0]
 80054c2:	4922      	ldr	r1, [pc, #136]	; (800554c <inc_lock+0x118>)
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	011b      	lsls	r3, r3, #4
 80054c8:	440b      	add	r3, r1
 80054ca:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	689a      	ldr	r2, [r3, #8]
 80054d0:	491e      	ldr	r1, [pc, #120]	; (800554c <inc_lock+0x118>)
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	011b      	lsls	r3, r3, #4
 80054d6:	440b      	add	r3, r1
 80054d8:	3304      	adds	r3, #4
 80054da:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	695a      	ldr	r2, [r3, #20]
 80054e0:	491a      	ldr	r1, [pc, #104]	; (800554c <inc_lock+0x118>)
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	011b      	lsls	r3, r3, #4
 80054e6:	440b      	add	r3, r1
 80054e8:	3308      	adds	r3, #8
 80054ea:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 80054ec:	4a17      	ldr	r2, [pc, #92]	; (800554c <inc_lock+0x118>)
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	011b      	lsls	r3, r3, #4
 80054f2:	4413      	add	r3, r2
 80054f4:	330c      	adds	r3, #12
 80054f6:	2200      	movs	r2, #0
 80054f8:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80054fa:	683b      	ldr	r3, [r7, #0]
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d009      	beq.n	8005514 <inc_lock+0xe0>
 8005500:	4a12      	ldr	r2, [pc, #72]	; (800554c <inc_lock+0x118>)
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	011b      	lsls	r3, r3, #4
 8005506:	4413      	add	r3, r2
 8005508:	330c      	adds	r3, #12
 800550a:	881b      	ldrh	r3, [r3, #0]
 800550c:	2b00      	cmp	r3, #0
 800550e:	d001      	beq.n	8005514 <inc_lock+0xe0>
 8005510:	2300      	movs	r3, #0
 8005512:	e015      	b.n	8005540 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8005514:	683b      	ldr	r3, [r7, #0]
 8005516:	2b00      	cmp	r3, #0
 8005518:	d108      	bne.n	800552c <inc_lock+0xf8>
 800551a:	4a0c      	ldr	r2, [pc, #48]	; (800554c <inc_lock+0x118>)
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	011b      	lsls	r3, r3, #4
 8005520:	4413      	add	r3, r2
 8005522:	330c      	adds	r3, #12
 8005524:	881b      	ldrh	r3, [r3, #0]
 8005526:	3301      	adds	r3, #1
 8005528:	b29a      	uxth	r2, r3
 800552a:	e001      	b.n	8005530 <inc_lock+0xfc>
 800552c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005530:	4906      	ldr	r1, [pc, #24]	; (800554c <inc_lock+0x118>)
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	011b      	lsls	r3, r3, #4
 8005536:	440b      	add	r3, r1
 8005538:	330c      	adds	r3, #12
 800553a:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	3301      	adds	r3, #1
}
 8005540:	4618      	mov	r0, r3
 8005542:	3714      	adds	r7, #20
 8005544:	46bd      	mov	sp, r7
 8005546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554a:	4770      	bx	lr
 800554c:	200000b8 	.word	0x200000b8

08005550 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8005550:	b480      	push	{r7}
 8005552:	b085      	sub	sp, #20
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	3b01      	subs	r3, #1
 800555c:	607b      	str	r3, [r7, #4]
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	2b01      	cmp	r3, #1
 8005562:	d825      	bhi.n	80055b0 <dec_lock+0x60>
		n = Files[i].ctr;
 8005564:	4a17      	ldr	r2, [pc, #92]	; (80055c4 <dec_lock+0x74>)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	011b      	lsls	r3, r3, #4
 800556a:	4413      	add	r3, r2
 800556c:	330c      	adds	r3, #12
 800556e:	881b      	ldrh	r3, [r3, #0]
 8005570:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8005572:	89fb      	ldrh	r3, [r7, #14]
 8005574:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005578:	d101      	bne.n	800557e <dec_lock+0x2e>
 800557a:	2300      	movs	r3, #0
 800557c:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800557e:	89fb      	ldrh	r3, [r7, #14]
 8005580:	2b00      	cmp	r3, #0
 8005582:	d002      	beq.n	800558a <dec_lock+0x3a>
 8005584:	89fb      	ldrh	r3, [r7, #14]
 8005586:	3b01      	subs	r3, #1
 8005588:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800558a:	4a0e      	ldr	r2, [pc, #56]	; (80055c4 <dec_lock+0x74>)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	011b      	lsls	r3, r3, #4
 8005590:	4413      	add	r3, r2
 8005592:	330c      	adds	r3, #12
 8005594:	89fa      	ldrh	r2, [r7, #14]
 8005596:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8005598:	89fb      	ldrh	r3, [r7, #14]
 800559a:	2b00      	cmp	r3, #0
 800559c:	d105      	bne.n	80055aa <dec_lock+0x5a>
 800559e:	4a09      	ldr	r2, [pc, #36]	; (80055c4 <dec_lock+0x74>)
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	011b      	lsls	r3, r3, #4
 80055a4:	4413      	add	r3, r2
 80055a6:	2200      	movs	r2, #0
 80055a8:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 80055aa:	2300      	movs	r3, #0
 80055ac:	737b      	strb	r3, [r7, #13]
 80055ae:	e001      	b.n	80055b4 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 80055b0:	2302      	movs	r3, #2
 80055b2:	737b      	strb	r3, [r7, #13]
	}
	return res;
 80055b4:	7b7b      	ldrb	r3, [r7, #13]
}
 80055b6:	4618      	mov	r0, r3
 80055b8:	3714      	adds	r7, #20
 80055ba:	46bd      	mov	sp, r7
 80055bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c0:	4770      	bx	lr
 80055c2:	bf00      	nop
 80055c4:	200000b8 	.word	0x200000b8

080055c8 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 80055c8:	b480      	push	{r7}
 80055ca:	b085      	sub	sp, #20
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80055d0:	2300      	movs	r3, #0
 80055d2:	60fb      	str	r3, [r7, #12]
 80055d4:	e010      	b.n	80055f8 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80055d6:	4a0d      	ldr	r2, [pc, #52]	; (800560c <clear_lock+0x44>)
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	011b      	lsls	r3, r3, #4
 80055dc:	4413      	add	r3, r2
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	687a      	ldr	r2, [r7, #4]
 80055e2:	429a      	cmp	r2, r3
 80055e4:	d105      	bne.n	80055f2 <clear_lock+0x2a>
 80055e6:	4a09      	ldr	r2, [pc, #36]	; (800560c <clear_lock+0x44>)
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	011b      	lsls	r3, r3, #4
 80055ec:	4413      	add	r3, r2
 80055ee:	2200      	movs	r2, #0
 80055f0:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	3301      	adds	r3, #1
 80055f6:	60fb      	str	r3, [r7, #12]
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	2b01      	cmp	r3, #1
 80055fc:	d9eb      	bls.n	80055d6 <clear_lock+0xe>
	}
}
 80055fe:	bf00      	nop
 8005600:	bf00      	nop
 8005602:	3714      	adds	r7, #20
 8005604:	46bd      	mov	sp, r7
 8005606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560a:	4770      	bx	lr
 800560c:	200000b8 	.word	0x200000b8

08005610 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8005610:	b580      	push	{r7, lr}
 8005612:	b086      	sub	sp, #24
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8005618:	2300      	movs	r3, #0
 800561a:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	78db      	ldrb	r3, [r3, #3]
 8005620:	2b00      	cmp	r3, #0
 8005622:	d034      	beq.n	800568e <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005628:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	7858      	ldrb	r0, [r3, #1]
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8005634:	2301      	movs	r3, #1
 8005636:	697a      	ldr	r2, [r7, #20]
 8005638:	f7ff fd0e 	bl	8005058 <disk_write>
 800563c:	4603      	mov	r3, r0
 800563e:	2b00      	cmp	r3, #0
 8005640:	d002      	beq.n	8005648 <sync_window+0x38>
			res = FR_DISK_ERR;
 8005642:	2301      	movs	r3, #1
 8005644:	73fb      	strb	r3, [r7, #15]
 8005646:	e022      	b.n	800568e <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2200      	movs	r2, #0
 800564c:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005652:	697a      	ldr	r2, [r7, #20]
 8005654:	1ad2      	subs	r2, r2, r3
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800565a:	429a      	cmp	r2, r3
 800565c:	d217      	bcs.n	800568e <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	789b      	ldrb	r3, [r3, #2]
 8005662:	613b      	str	r3, [r7, #16]
 8005664:	e010      	b.n	8005688 <sync_window+0x78>
					wsect += fs->fsize;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800566a:	697a      	ldr	r2, [r7, #20]
 800566c:	4413      	add	r3, r2
 800566e:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	7858      	ldrb	r0, [r3, #1]
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800567a:	2301      	movs	r3, #1
 800567c:	697a      	ldr	r2, [r7, #20]
 800567e:	f7ff fceb 	bl	8005058 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8005682:	693b      	ldr	r3, [r7, #16]
 8005684:	3b01      	subs	r3, #1
 8005686:	613b      	str	r3, [r7, #16]
 8005688:	693b      	ldr	r3, [r7, #16]
 800568a:	2b01      	cmp	r3, #1
 800568c:	d8eb      	bhi.n	8005666 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800568e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005690:	4618      	mov	r0, r3
 8005692:	3718      	adds	r7, #24
 8005694:	46bd      	mov	sp, r7
 8005696:	bd80      	pop	{r7, pc}

08005698 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8005698:	b580      	push	{r7, lr}
 800569a:	b084      	sub	sp, #16
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
 80056a0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80056a2:	2300      	movs	r3, #0
 80056a4:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056aa:	683a      	ldr	r2, [r7, #0]
 80056ac:	429a      	cmp	r2, r3
 80056ae:	d01b      	beq.n	80056e8 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80056b0:	6878      	ldr	r0, [r7, #4]
 80056b2:	f7ff ffad 	bl	8005610 <sync_window>
 80056b6:	4603      	mov	r3, r0
 80056b8:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80056ba:	7bfb      	ldrb	r3, [r7, #15]
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d113      	bne.n	80056e8 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	7858      	ldrb	r0, [r3, #1]
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 80056ca:	2301      	movs	r3, #1
 80056cc:	683a      	ldr	r2, [r7, #0]
 80056ce:	f7ff fca3 	bl	8005018 <disk_read>
 80056d2:	4603      	mov	r3, r0
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d004      	beq.n	80056e2 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80056d8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80056dc:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80056de:	2301      	movs	r3, #1
 80056e0:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	683a      	ldr	r2, [r7, #0]
 80056e6:	639a      	str	r2, [r3, #56]	; 0x38
		}
	}
	return res;
 80056e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80056ea:	4618      	mov	r0, r3
 80056ec:	3710      	adds	r7, #16
 80056ee:	46bd      	mov	sp, r7
 80056f0:	bd80      	pop	{r7, pc}
	...

080056f4 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 80056f4:	b580      	push	{r7, lr}
 80056f6:	b084      	sub	sp, #16
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 80056fc:	6878      	ldr	r0, [r7, #4]
 80056fe:	f7ff ff87 	bl	8005610 <sync_window>
 8005702:	4603      	mov	r3, r0
 8005704:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8005706:	7bfb      	ldrb	r3, [r7, #15]
 8005708:	2b00      	cmp	r3, #0
 800570a:	d159      	bne.n	80057c0 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	781b      	ldrb	r3, [r3, #0]
 8005710:	2b03      	cmp	r3, #3
 8005712:	d149      	bne.n	80057a8 <sync_fs+0xb4>
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	791b      	ldrb	r3, [r3, #4]
 8005718:	2b01      	cmp	r3, #1
 800571a:	d145      	bne.n	80057a8 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	f103 003c 	add.w	r0, r3, #60	; 0x3c
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	899b      	ldrh	r3, [r3, #12]
 8005726:	461a      	mov	r2, r3
 8005728:	2100      	movs	r1, #0
 800572a:	f7ff fd76 	bl	800521a <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	333c      	adds	r3, #60	; 0x3c
 8005732:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8005736:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800573a:	4618      	mov	r0, r3
 800573c:	f7ff fd05 	bl	800514a <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	333c      	adds	r3, #60	; 0x3c
 8005744:	4921      	ldr	r1, [pc, #132]	; (80057cc <sync_fs+0xd8>)
 8005746:	4618      	mov	r0, r3
 8005748:	f7ff fd1a 	bl	8005180 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	333c      	adds	r3, #60	; 0x3c
 8005750:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8005754:	491e      	ldr	r1, [pc, #120]	; (80057d0 <sync_fs+0xdc>)
 8005756:	4618      	mov	r0, r3
 8005758:	f7ff fd12 	bl	8005180 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	333c      	adds	r3, #60	; 0x3c
 8005760:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	69db      	ldr	r3, [r3, #28]
 8005768:	4619      	mov	r1, r3
 800576a:	4610      	mov	r0, r2
 800576c:	f7ff fd08 	bl	8005180 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	333c      	adds	r3, #60	; 0x3c
 8005774:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	699b      	ldr	r3, [r3, #24]
 800577c:	4619      	mov	r1, r3
 800577e:	4610      	mov	r0, r2
 8005780:	f7ff fcfe 	bl	8005180 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005788:	1c5a      	adds	r2, r3, #1
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	639a      	str	r2, [r3, #56]	; 0x38
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	7858      	ldrb	r0, [r3, #1]
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800579c:	2301      	movs	r3, #1
 800579e:	f7ff fc5b 	bl	8005058 <disk_write>
			fs->fsi_flag = 0;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	2200      	movs	r2, #0
 80057a6:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	785b      	ldrb	r3, [r3, #1]
 80057ac:	2200      	movs	r2, #0
 80057ae:	2100      	movs	r1, #0
 80057b0:	4618      	mov	r0, r3
 80057b2:	f7ff fc71 	bl	8005098 <disk_ioctl>
 80057b6:	4603      	mov	r3, r0
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d001      	beq.n	80057c0 <sync_fs+0xcc>
 80057bc:	2301      	movs	r3, #1
 80057be:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 80057c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80057c2:	4618      	mov	r0, r3
 80057c4:	3710      	adds	r7, #16
 80057c6:	46bd      	mov	sp, r7
 80057c8:	bd80      	pop	{r7, pc}
 80057ca:	bf00      	nop
 80057cc:	41615252 	.word	0x41615252
 80057d0:	61417272 	.word	0x61417272

080057d4 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 80057d4:	b480      	push	{r7}
 80057d6:	b083      	sub	sp, #12
 80057d8:	af00      	add	r7, sp, #0
 80057da:	6078      	str	r0, [r7, #4]
 80057dc:	6039      	str	r1, [r7, #0]
	clst -= 2;
 80057de:	683b      	ldr	r3, [r7, #0]
 80057e0:	3b02      	subs	r3, #2
 80057e2:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	6a1b      	ldr	r3, [r3, #32]
 80057e8:	3b02      	subs	r3, #2
 80057ea:	683a      	ldr	r2, [r7, #0]
 80057ec:	429a      	cmp	r2, r3
 80057ee:	d301      	bcc.n	80057f4 <clust2sect+0x20>
 80057f0:	2300      	movs	r3, #0
 80057f2:	e008      	b.n	8005806 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	895b      	ldrh	r3, [r3, #10]
 80057f8:	461a      	mov	r2, r3
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	fb03 f202 	mul.w	r2, r3, r2
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005804:	4413      	add	r3, r2
}
 8005806:	4618      	mov	r0, r3
 8005808:	370c      	adds	r7, #12
 800580a:	46bd      	mov	sp, r7
 800580c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005810:	4770      	bx	lr

08005812 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8005812:	b580      	push	{r7, lr}
 8005814:	b086      	sub	sp, #24
 8005816:	af00      	add	r7, sp, #0
 8005818:	6078      	str	r0, [r7, #4]
 800581a:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	2b01      	cmp	r3, #1
 8005826:	d904      	bls.n	8005832 <get_fat+0x20>
 8005828:	693b      	ldr	r3, [r7, #16]
 800582a:	6a1b      	ldr	r3, [r3, #32]
 800582c:	683a      	ldr	r2, [r7, #0]
 800582e:	429a      	cmp	r2, r3
 8005830:	d302      	bcc.n	8005838 <get_fat+0x26>
		val = 1;	/* Internal error */
 8005832:	2301      	movs	r3, #1
 8005834:	617b      	str	r3, [r7, #20]
 8005836:	e0bb      	b.n	80059b0 <get_fat+0x19e>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8005838:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800583c:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800583e:	693b      	ldr	r3, [r7, #16]
 8005840:	781b      	ldrb	r3, [r3, #0]
 8005842:	2b03      	cmp	r3, #3
 8005844:	f000 8083 	beq.w	800594e <get_fat+0x13c>
 8005848:	2b03      	cmp	r3, #3
 800584a:	f300 80a7 	bgt.w	800599c <get_fat+0x18a>
 800584e:	2b01      	cmp	r3, #1
 8005850:	d002      	beq.n	8005858 <get_fat+0x46>
 8005852:	2b02      	cmp	r3, #2
 8005854:	d056      	beq.n	8005904 <get_fat+0xf2>
 8005856:	e0a1      	b.n	800599c <get_fat+0x18a>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8005858:	683b      	ldr	r3, [r7, #0]
 800585a:	60fb      	str	r3, [r7, #12]
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	085b      	lsrs	r3, r3, #1
 8005860:	68fa      	ldr	r2, [r7, #12]
 8005862:	4413      	add	r3, r2
 8005864:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005866:	693b      	ldr	r3, [r7, #16]
 8005868:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800586a:	693b      	ldr	r3, [r7, #16]
 800586c:	899b      	ldrh	r3, [r3, #12]
 800586e:	4619      	mov	r1, r3
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	fbb3 f3f1 	udiv	r3, r3, r1
 8005876:	4413      	add	r3, r2
 8005878:	4619      	mov	r1, r3
 800587a:	6938      	ldr	r0, [r7, #16]
 800587c:	f7ff ff0c 	bl	8005698 <move_window>
 8005880:	4603      	mov	r3, r0
 8005882:	2b00      	cmp	r3, #0
 8005884:	f040 808d 	bne.w	80059a2 <get_fat+0x190>
			wc = fs->win[bc++ % SS(fs)];
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	1c5a      	adds	r2, r3, #1
 800588c:	60fa      	str	r2, [r7, #12]
 800588e:	693a      	ldr	r2, [r7, #16]
 8005890:	8992      	ldrh	r2, [r2, #12]
 8005892:	fbb3 f1f2 	udiv	r1, r3, r2
 8005896:	fb02 f201 	mul.w	r2, r2, r1
 800589a:	1a9b      	subs	r3, r3, r2
 800589c:	693a      	ldr	r2, [r7, #16]
 800589e:	4413      	add	r3, r2
 80058a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80058a4:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80058a6:	693b      	ldr	r3, [r7, #16]
 80058a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80058aa:	693b      	ldr	r3, [r7, #16]
 80058ac:	899b      	ldrh	r3, [r3, #12]
 80058ae:	4619      	mov	r1, r3
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80058b6:	4413      	add	r3, r2
 80058b8:	4619      	mov	r1, r3
 80058ba:	6938      	ldr	r0, [r7, #16]
 80058bc:	f7ff feec 	bl	8005698 <move_window>
 80058c0:	4603      	mov	r3, r0
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d16f      	bne.n	80059a6 <get_fat+0x194>
			wc |= fs->win[bc % SS(fs)] << 8;
 80058c6:	693b      	ldr	r3, [r7, #16]
 80058c8:	899b      	ldrh	r3, [r3, #12]
 80058ca:	461a      	mov	r2, r3
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	fbb3 f1f2 	udiv	r1, r3, r2
 80058d2:	fb02 f201 	mul.w	r2, r2, r1
 80058d6:	1a9b      	subs	r3, r3, r2
 80058d8:	693a      	ldr	r2, [r7, #16]
 80058da:	4413      	add	r3, r2
 80058dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80058e0:	021b      	lsls	r3, r3, #8
 80058e2:	461a      	mov	r2, r3
 80058e4:	68bb      	ldr	r3, [r7, #8]
 80058e6:	4313      	orrs	r3, r2
 80058e8:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 80058ea:	683b      	ldr	r3, [r7, #0]
 80058ec:	f003 0301 	and.w	r3, r3, #1
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d002      	beq.n	80058fa <get_fat+0xe8>
 80058f4:	68bb      	ldr	r3, [r7, #8]
 80058f6:	091b      	lsrs	r3, r3, #4
 80058f8:	e002      	b.n	8005900 <get_fat+0xee>
 80058fa:	68bb      	ldr	r3, [r7, #8]
 80058fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005900:	617b      	str	r3, [r7, #20]
			break;
 8005902:	e055      	b.n	80059b0 <get_fat+0x19e>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8005904:	693b      	ldr	r3, [r7, #16]
 8005906:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005908:	693b      	ldr	r3, [r7, #16]
 800590a:	899b      	ldrh	r3, [r3, #12]
 800590c:	085b      	lsrs	r3, r3, #1
 800590e:	b29b      	uxth	r3, r3
 8005910:	4619      	mov	r1, r3
 8005912:	683b      	ldr	r3, [r7, #0]
 8005914:	fbb3 f3f1 	udiv	r3, r3, r1
 8005918:	4413      	add	r3, r2
 800591a:	4619      	mov	r1, r3
 800591c:	6938      	ldr	r0, [r7, #16]
 800591e:	f7ff febb 	bl	8005698 <move_window>
 8005922:	4603      	mov	r3, r0
 8005924:	2b00      	cmp	r3, #0
 8005926:	d140      	bne.n	80059aa <get_fat+0x198>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8005928:	693b      	ldr	r3, [r7, #16]
 800592a:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800592e:	683b      	ldr	r3, [r7, #0]
 8005930:	005b      	lsls	r3, r3, #1
 8005932:	693a      	ldr	r2, [r7, #16]
 8005934:	8992      	ldrh	r2, [r2, #12]
 8005936:	fbb3 f0f2 	udiv	r0, r3, r2
 800593a:	fb02 f200 	mul.w	r2, r2, r0
 800593e:	1a9b      	subs	r3, r3, r2
 8005940:	440b      	add	r3, r1
 8005942:	4618      	mov	r0, r3
 8005944:	f7ff fbc6 	bl	80050d4 <ld_word>
 8005948:	4603      	mov	r3, r0
 800594a:	617b      	str	r3, [r7, #20]
			break;
 800594c:	e030      	b.n	80059b0 <get_fat+0x19e>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800594e:	693b      	ldr	r3, [r7, #16]
 8005950:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005952:	693b      	ldr	r3, [r7, #16]
 8005954:	899b      	ldrh	r3, [r3, #12]
 8005956:	089b      	lsrs	r3, r3, #2
 8005958:	b29b      	uxth	r3, r3
 800595a:	4619      	mov	r1, r3
 800595c:	683b      	ldr	r3, [r7, #0]
 800595e:	fbb3 f3f1 	udiv	r3, r3, r1
 8005962:	4413      	add	r3, r2
 8005964:	4619      	mov	r1, r3
 8005966:	6938      	ldr	r0, [r7, #16]
 8005968:	f7ff fe96 	bl	8005698 <move_window>
 800596c:	4603      	mov	r3, r0
 800596e:	2b00      	cmp	r3, #0
 8005970:	d11d      	bne.n	80059ae <get_fat+0x19c>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8005972:	693b      	ldr	r3, [r7, #16]
 8005974:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8005978:	683b      	ldr	r3, [r7, #0]
 800597a:	009b      	lsls	r3, r3, #2
 800597c:	693a      	ldr	r2, [r7, #16]
 800597e:	8992      	ldrh	r2, [r2, #12]
 8005980:	fbb3 f0f2 	udiv	r0, r3, r2
 8005984:	fb02 f200 	mul.w	r2, r2, r0
 8005988:	1a9b      	subs	r3, r3, r2
 800598a:	440b      	add	r3, r1
 800598c:	4618      	mov	r0, r3
 800598e:	f7ff fbb9 	bl	8005104 <ld_dword>
 8005992:	4603      	mov	r3, r0
 8005994:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005998:	617b      	str	r3, [r7, #20]
			break;
 800599a:	e009      	b.n	80059b0 <get_fat+0x19e>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800599c:	2301      	movs	r3, #1
 800599e:	617b      	str	r3, [r7, #20]
 80059a0:	e006      	b.n	80059b0 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80059a2:	bf00      	nop
 80059a4:	e004      	b.n	80059b0 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80059a6:	bf00      	nop
 80059a8:	e002      	b.n	80059b0 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80059aa:	bf00      	nop
 80059ac:	e000      	b.n	80059b0 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80059ae:	bf00      	nop
		}
	}

	return val;
 80059b0:	697b      	ldr	r3, [r7, #20]
}
 80059b2:	4618      	mov	r0, r3
 80059b4:	3718      	adds	r7, #24
 80059b6:	46bd      	mov	sp, r7
 80059b8:	bd80      	pop	{r7, pc}

080059ba <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 80059ba:	b590      	push	{r4, r7, lr}
 80059bc:	b089      	sub	sp, #36	; 0x24
 80059be:	af00      	add	r7, sp, #0
 80059c0:	60f8      	str	r0, [r7, #12]
 80059c2:	60b9      	str	r1, [r7, #8]
 80059c4:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 80059c6:	2302      	movs	r3, #2
 80059c8:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 80059ca:	68bb      	ldr	r3, [r7, #8]
 80059cc:	2b01      	cmp	r3, #1
 80059ce:	f240 8102 	bls.w	8005bd6 <put_fat+0x21c>
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	6a1b      	ldr	r3, [r3, #32]
 80059d6:	68ba      	ldr	r2, [r7, #8]
 80059d8:	429a      	cmp	r2, r3
 80059da:	f080 80fc 	bcs.w	8005bd6 <put_fat+0x21c>
		switch (fs->fs_type) {
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	781b      	ldrb	r3, [r3, #0]
 80059e2:	2b03      	cmp	r3, #3
 80059e4:	f000 80b6 	beq.w	8005b54 <put_fat+0x19a>
 80059e8:	2b03      	cmp	r3, #3
 80059ea:	f300 80fd 	bgt.w	8005be8 <put_fat+0x22e>
 80059ee:	2b01      	cmp	r3, #1
 80059f0:	d003      	beq.n	80059fa <put_fat+0x40>
 80059f2:	2b02      	cmp	r3, #2
 80059f4:	f000 8083 	beq.w	8005afe <put_fat+0x144>
 80059f8:	e0f6      	b.n	8005be8 <put_fat+0x22e>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 80059fa:	68bb      	ldr	r3, [r7, #8]
 80059fc:	61bb      	str	r3, [r7, #24]
 80059fe:	69bb      	ldr	r3, [r7, #24]
 8005a00:	085b      	lsrs	r3, r3, #1
 8005a02:	69ba      	ldr	r2, [r7, #24]
 8005a04:	4413      	add	r3, r2
 8005a06:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	899b      	ldrh	r3, [r3, #12]
 8005a10:	4619      	mov	r1, r3
 8005a12:	69bb      	ldr	r3, [r7, #24]
 8005a14:	fbb3 f3f1 	udiv	r3, r3, r1
 8005a18:	4413      	add	r3, r2
 8005a1a:	4619      	mov	r1, r3
 8005a1c:	68f8      	ldr	r0, [r7, #12]
 8005a1e:	f7ff fe3b 	bl	8005698 <move_window>
 8005a22:	4603      	mov	r3, r0
 8005a24:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005a26:	7ffb      	ldrb	r3, [r7, #31]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	f040 80d6 	bne.w	8005bda <put_fat+0x220>
			p = fs->win + bc++ % SS(fs);
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8005a34:	69bb      	ldr	r3, [r7, #24]
 8005a36:	1c5a      	adds	r2, r3, #1
 8005a38:	61ba      	str	r2, [r7, #24]
 8005a3a:	68fa      	ldr	r2, [r7, #12]
 8005a3c:	8992      	ldrh	r2, [r2, #12]
 8005a3e:	fbb3 f0f2 	udiv	r0, r3, r2
 8005a42:	fb02 f200 	mul.w	r2, r2, r0
 8005a46:	1a9b      	subs	r3, r3, r2
 8005a48:	440b      	add	r3, r1
 8005a4a:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8005a4c:	68bb      	ldr	r3, [r7, #8]
 8005a4e:	f003 0301 	and.w	r3, r3, #1
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d00d      	beq.n	8005a72 <put_fat+0xb8>
 8005a56:	697b      	ldr	r3, [r7, #20]
 8005a58:	781b      	ldrb	r3, [r3, #0]
 8005a5a:	b25b      	sxtb	r3, r3
 8005a5c:	f003 030f 	and.w	r3, r3, #15
 8005a60:	b25a      	sxtb	r2, r3
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	b2db      	uxtb	r3, r3
 8005a66:	011b      	lsls	r3, r3, #4
 8005a68:	b25b      	sxtb	r3, r3
 8005a6a:	4313      	orrs	r3, r2
 8005a6c:	b25b      	sxtb	r3, r3
 8005a6e:	b2db      	uxtb	r3, r3
 8005a70:	e001      	b.n	8005a76 <put_fat+0xbc>
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	b2db      	uxtb	r3, r3
 8005a76:	697a      	ldr	r2, [r7, #20]
 8005a78:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	2201      	movs	r2, #1
 8005a7e:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	899b      	ldrh	r3, [r3, #12]
 8005a88:	4619      	mov	r1, r3
 8005a8a:	69bb      	ldr	r3, [r7, #24]
 8005a8c:	fbb3 f3f1 	udiv	r3, r3, r1
 8005a90:	4413      	add	r3, r2
 8005a92:	4619      	mov	r1, r3
 8005a94:	68f8      	ldr	r0, [r7, #12]
 8005a96:	f7ff fdff 	bl	8005698 <move_window>
 8005a9a:	4603      	mov	r3, r0
 8005a9c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005a9e:	7ffb      	ldrb	r3, [r7, #31]
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	f040 809c 	bne.w	8005bde <put_fat+0x224>
			p = fs->win + bc % SS(fs);
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	899b      	ldrh	r3, [r3, #12]
 8005ab0:	461a      	mov	r2, r3
 8005ab2:	69bb      	ldr	r3, [r7, #24]
 8005ab4:	fbb3 f0f2 	udiv	r0, r3, r2
 8005ab8:	fb02 f200 	mul.w	r2, r2, r0
 8005abc:	1a9b      	subs	r3, r3, r2
 8005abe:	440b      	add	r3, r1
 8005ac0:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8005ac2:	68bb      	ldr	r3, [r7, #8]
 8005ac4:	f003 0301 	and.w	r3, r3, #1
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d003      	beq.n	8005ad4 <put_fat+0x11a>
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	091b      	lsrs	r3, r3, #4
 8005ad0:	b2db      	uxtb	r3, r3
 8005ad2:	e00e      	b.n	8005af2 <put_fat+0x138>
 8005ad4:	697b      	ldr	r3, [r7, #20]
 8005ad6:	781b      	ldrb	r3, [r3, #0]
 8005ad8:	b25b      	sxtb	r3, r3
 8005ada:	f023 030f 	bic.w	r3, r3, #15
 8005ade:	b25a      	sxtb	r2, r3
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	0a1b      	lsrs	r3, r3, #8
 8005ae4:	b25b      	sxtb	r3, r3
 8005ae6:	f003 030f 	and.w	r3, r3, #15
 8005aea:	b25b      	sxtb	r3, r3
 8005aec:	4313      	orrs	r3, r2
 8005aee:	b25b      	sxtb	r3, r3
 8005af0:	b2db      	uxtb	r3, r3
 8005af2:	697a      	ldr	r2, [r7, #20]
 8005af4:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	2201      	movs	r2, #1
 8005afa:	70da      	strb	r2, [r3, #3]
			break;
 8005afc:	e074      	b.n	8005be8 <put_fat+0x22e>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	899b      	ldrh	r3, [r3, #12]
 8005b06:	085b      	lsrs	r3, r3, #1
 8005b08:	b29b      	uxth	r3, r3
 8005b0a:	4619      	mov	r1, r3
 8005b0c:	68bb      	ldr	r3, [r7, #8]
 8005b0e:	fbb3 f3f1 	udiv	r3, r3, r1
 8005b12:	4413      	add	r3, r2
 8005b14:	4619      	mov	r1, r3
 8005b16:	68f8      	ldr	r0, [r7, #12]
 8005b18:	f7ff fdbe 	bl	8005698 <move_window>
 8005b1c:	4603      	mov	r3, r0
 8005b1e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005b20:	7ffb      	ldrb	r3, [r7, #31]
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d15d      	bne.n	8005be2 <put_fat+0x228>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8005b2c:	68bb      	ldr	r3, [r7, #8]
 8005b2e:	005b      	lsls	r3, r3, #1
 8005b30:	68fa      	ldr	r2, [r7, #12]
 8005b32:	8992      	ldrh	r2, [r2, #12]
 8005b34:	fbb3 f0f2 	udiv	r0, r3, r2
 8005b38:	fb02 f200 	mul.w	r2, r2, r0
 8005b3c:	1a9b      	subs	r3, r3, r2
 8005b3e:	440b      	add	r3, r1
 8005b40:	687a      	ldr	r2, [r7, #4]
 8005b42:	b292      	uxth	r2, r2
 8005b44:	4611      	mov	r1, r2
 8005b46:	4618      	mov	r0, r3
 8005b48:	f7ff faff 	bl	800514a <st_word>
			fs->wflag = 1;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	2201      	movs	r2, #1
 8005b50:	70da      	strb	r2, [r3, #3]
			break;
 8005b52:	e049      	b.n	8005be8 <put_fat+0x22e>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	899b      	ldrh	r3, [r3, #12]
 8005b5c:	089b      	lsrs	r3, r3, #2
 8005b5e:	b29b      	uxth	r3, r3
 8005b60:	4619      	mov	r1, r3
 8005b62:	68bb      	ldr	r3, [r7, #8]
 8005b64:	fbb3 f3f1 	udiv	r3, r3, r1
 8005b68:	4413      	add	r3, r2
 8005b6a:	4619      	mov	r1, r3
 8005b6c:	68f8      	ldr	r0, [r7, #12]
 8005b6e:	f7ff fd93 	bl	8005698 <move_window>
 8005b72:	4603      	mov	r3, r0
 8005b74:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005b76:	7ffb      	ldrb	r3, [r7, #31]
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d134      	bne.n	8005be6 <put_fat+0x22c>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8005b88:	68bb      	ldr	r3, [r7, #8]
 8005b8a:	009b      	lsls	r3, r3, #2
 8005b8c:	68fa      	ldr	r2, [r7, #12]
 8005b8e:	8992      	ldrh	r2, [r2, #12]
 8005b90:	fbb3 f0f2 	udiv	r0, r3, r2
 8005b94:	fb02 f200 	mul.w	r2, r2, r0
 8005b98:	1a9b      	subs	r3, r3, r2
 8005b9a:	440b      	add	r3, r1
 8005b9c:	4618      	mov	r0, r3
 8005b9e:	f7ff fab1 	bl	8005104 <ld_dword>
 8005ba2:	4603      	mov	r3, r0
 8005ba4:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8005ba8:	4323      	orrs	r3, r4
 8005baa:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8005bb2:	68bb      	ldr	r3, [r7, #8]
 8005bb4:	009b      	lsls	r3, r3, #2
 8005bb6:	68fa      	ldr	r2, [r7, #12]
 8005bb8:	8992      	ldrh	r2, [r2, #12]
 8005bba:	fbb3 f0f2 	udiv	r0, r3, r2
 8005bbe:	fb02 f200 	mul.w	r2, r2, r0
 8005bc2:	1a9b      	subs	r3, r3, r2
 8005bc4:	440b      	add	r3, r1
 8005bc6:	6879      	ldr	r1, [r7, #4]
 8005bc8:	4618      	mov	r0, r3
 8005bca:	f7ff fad9 	bl	8005180 <st_dword>
			fs->wflag = 1;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	2201      	movs	r2, #1
 8005bd2:	70da      	strb	r2, [r3, #3]
			break;
 8005bd4:	e008      	b.n	8005be8 <put_fat+0x22e>
		}
	}
 8005bd6:	bf00      	nop
 8005bd8:	e006      	b.n	8005be8 <put_fat+0x22e>
			if (res != FR_OK) break;
 8005bda:	bf00      	nop
 8005bdc:	e004      	b.n	8005be8 <put_fat+0x22e>
			if (res != FR_OK) break;
 8005bde:	bf00      	nop
 8005be0:	e002      	b.n	8005be8 <put_fat+0x22e>
			if (res != FR_OK) break;
 8005be2:	bf00      	nop
 8005be4:	e000      	b.n	8005be8 <put_fat+0x22e>
			if (res != FR_OK) break;
 8005be6:	bf00      	nop
	return res;
 8005be8:	7ffb      	ldrb	r3, [r7, #31]
}
 8005bea:	4618      	mov	r0, r3
 8005bec:	3724      	adds	r7, #36	; 0x24
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	bd90      	pop	{r4, r7, pc}

08005bf2 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8005bf2:	b580      	push	{r7, lr}
 8005bf4:	b088      	sub	sp, #32
 8005bf6:	af00      	add	r7, sp, #0
 8005bf8:	60f8      	str	r0, [r7, #12]
 8005bfa:	60b9      	str	r1, [r7, #8]
 8005bfc:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8005bfe:	2300      	movs	r3, #0
 8005c00:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8005c08:	68bb      	ldr	r3, [r7, #8]
 8005c0a:	2b01      	cmp	r3, #1
 8005c0c:	d904      	bls.n	8005c18 <remove_chain+0x26>
 8005c0e:	69bb      	ldr	r3, [r7, #24]
 8005c10:	6a1b      	ldr	r3, [r3, #32]
 8005c12:	68ba      	ldr	r2, [r7, #8]
 8005c14:	429a      	cmp	r2, r3
 8005c16:	d301      	bcc.n	8005c1c <remove_chain+0x2a>
 8005c18:	2302      	movs	r3, #2
 8005c1a:	e04b      	b.n	8005cb4 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d00c      	beq.n	8005c3c <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8005c22:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005c26:	6879      	ldr	r1, [r7, #4]
 8005c28:	69b8      	ldr	r0, [r7, #24]
 8005c2a:	f7ff fec6 	bl	80059ba <put_fat>
 8005c2e:	4603      	mov	r3, r0
 8005c30:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8005c32:	7ffb      	ldrb	r3, [r7, #31]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d001      	beq.n	8005c3c <remove_chain+0x4a>
 8005c38:	7ffb      	ldrb	r3, [r7, #31]
 8005c3a:	e03b      	b.n	8005cb4 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8005c3c:	68b9      	ldr	r1, [r7, #8]
 8005c3e:	68f8      	ldr	r0, [r7, #12]
 8005c40:	f7ff fde7 	bl	8005812 <get_fat>
 8005c44:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8005c46:	697b      	ldr	r3, [r7, #20]
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d031      	beq.n	8005cb0 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8005c4c:	697b      	ldr	r3, [r7, #20]
 8005c4e:	2b01      	cmp	r3, #1
 8005c50:	d101      	bne.n	8005c56 <remove_chain+0x64>
 8005c52:	2302      	movs	r3, #2
 8005c54:	e02e      	b.n	8005cb4 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8005c56:	697b      	ldr	r3, [r7, #20]
 8005c58:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005c5c:	d101      	bne.n	8005c62 <remove_chain+0x70>
 8005c5e:	2301      	movs	r3, #1
 8005c60:	e028      	b.n	8005cb4 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8005c62:	2200      	movs	r2, #0
 8005c64:	68b9      	ldr	r1, [r7, #8]
 8005c66:	69b8      	ldr	r0, [r7, #24]
 8005c68:	f7ff fea7 	bl	80059ba <put_fat>
 8005c6c:	4603      	mov	r3, r0
 8005c6e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8005c70:	7ffb      	ldrb	r3, [r7, #31]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d001      	beq.n	8005c7a <remove_chain+0x88>
 8005c76:	7ffb      	ldrb	r3, [r7, #31]
 8005c78:	e01c      	b.n	8005cb4 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8005c7a:	69bb      	ldr	r3, [r7, #24]
 8005c7c:	69da      	ldr	r2, [r3, #28]
 8005c7e:	69bb      	ldr	r3, [r7, #24]
 8005c80:	6a1b      	ldr	r3, [r3, #32]
 8005c82:	3b02      	subs	r3, #2
 8005c84:	429a      	cmp	r2, r3
 8005c86:	d20b      	bcs.n	8005ca0 <remove_chain+0xae>
			fs->free_clst++;
 8005c88:	69bb      	ldr	r3, [r7, #24]
 8005c8a:	69db      	ldr	r3, [r3, #28]
 8005c8c:	1c5a      	adds	r2, r3, #1
 8005c8e:	69bb      	ldr	r3, [r7, #24]
 8005c90:	61da      	str	r2, [r3, #28]
			fs->fsi_flag |= 1;
 8005c92:	69bb      	ldr	r3, [r7, #24]
 8005c94:	791b      	ldrb	r3, [r3, #4]
 8005c96:	f043 0301 	orr.w	r3, r3, #1
 8005c9a:	b2da      	uxtb	r2, r3
 8005c9c:	69bb      	ldr	r3, [r7, #24]
 8005c9e:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8005ca0:	697b      	ldr	r3, [r7, #20]
 8005ca2:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8005ca4:	69bb      	ldr	r3, [r7, #24]
 8005ca6:	6a1b      	ldr	r3, [r3, #32]
 8005ca8:	68ba      	ldr	r2, [r7, #8]
 8005caa:	429a      	cmp	r2, r3
 8005cac:	d3c6      	bcc.n	8005c3c <remove_chain+0x4a>
 8005cae:	e000      	b.n	8005cb2 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8005cb0:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8005cb2:	2300      	movs	r3, #0
}
 8005cb4:	4618      	mov	r0, r3
 8005cb6:	3720      	adds	r7, #32
 8005cb8:	46bd      	mov	sp, r7
 8005cba:	bd80      	pop	{r7, pc}

08005cbc <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8005cbc:	b580      	push	{r7, lr}
 8005cbe:	b088      	sub	sp, #32
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	6078      	str	r0, [r7, #4]
 8005cc4:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8005ccc:	683b      	ldr	r3, [r7, #0]
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d10d      	bne.n	8005cee <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8005cd2:	693b      	ldr	r3, [r7, #16]
 8005cd4:	699b      	ldr	r3, [r3, #24]
 8005cd6:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8005cd8:	69bb      	ldr	r3, [r7, #24]
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d004      	beq.n	8005ce8 <create_chain+0x2c>
 8005cde:	693b      	ldr	r3, [r7, #16]
 8005ce0:	6a1b      	ldr	r3, [r3, #32]
 8005ce2:	69ba      	ldr	r2, [r7, #24]
 8005ce4:	429a      	cmp	r2, r3
 8005ce6:	d31b      	bcc.n	8005d20 <create_chain+0x64>
 8005ce8:	2301      	movs	r3, #1
 8005cea:	61bb      	str	r3, [r7, #24]
 8005cec:	e018      	b.n	8005d20 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8005cee:	6839      	ldr	r1, [r7, #0]
 8005cf0:	6878      	ldr	r0, [r7, #4]
 8005cf2:	f7ff fd8e 	bl	8005812 <get_fat>
 8005cf6:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	2b01      	cmp	r3, #1
 8005cfc:	d801      	bhi.n	8005d02 <create_chain+0x46>
 8005cfe:	2301      	movs	r3, #1
 8005d00:	e070      	b.n	8005de4 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005d08:	d101      	bne.n	8005d0e <create_chain+0x52>
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	e06a      	b.n	8005de4 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8005d0e:	693b      	ldr	r3, [r7, #16]
 8005d10:	6a1b      	ldr	r3, [r3, #32]
 8005d12:	68fa      	ldr	r2, [r7, #12]
 8005d14:	429a      	cmp	r2, r3
 8005d16:	d201      	bcs.n	8005d1c <create_chain+0x60>
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	e063      	b.n	8005de4 <create_chain+0x128>
		scl = clst;
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8005d20:	69bb      	ldr	r3, [r7, #24]
 8005d22:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8005d24:	69fb      	ldr	r3, [r7, #28]
 8005d26:	3301      	adds	r3, #1
 8005d28:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8005d2a:	693b      	ldr	r3, [r7, #16]
 8005d2c:	6a1b      	ldr	r3, [r3, #32]
 8005d2e:	69fa      	ldr	r2, [r7, #28]
 8005d30:	429a      	cmp	r2, r3
 8005d32:	d307      	bcc.n	8005d44 <create_chain+0x88>
				ncl = 2;
 8005d34:	2302      	movs	r3, #2
 8005d36:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8005d38:	69fa      	ldr	r2, [r7, #28]
 8005d3a:	69bb      	ldr	r3, [r7, #24]
 8005d3c:	429a      	cmp	r2, r3
 8005d3e:	d901      	bls.n	8005d44 <create_chain+0x88>
 8005d40:	2300      	movs	r3, #0
 8005d42:	e04f      	b.n	8005de4 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8005d44:	69f9      	ldr	r1, [r7, #28]
 8005d46:	6878      	ldr	r0, [r7, #4]
 8005d48:	f7ff fd63 	bl	8005812 <get_fat>
 8005d4c:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d00e      	beq.n	8005d72 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	2b01      	cmp	r3, #1
 8005d58:	d003      	beq.n	8005d62 <create_chain+0xa6>
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005d60:	d101      	bne.n	8005d66 <create_chain+0xaa>
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	e03e      	b.n	8005de4 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8005d66:	69fa      	ldr	r2, [r7, #28]
 8005d68:	69bb      	ldr	r3, [r7, #24]
 8005d6a:	429a      	cmp	r2, r3
 8005d6c:	d1da      	bne.n	8005d24 <create_chain+0x68>
 8005d6e:	2300      	movs	r3, #0
 8005d70:	e038      	b.n	8005de4 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8005d72:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8005d74:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005d78:	69f9      	ldr	r1, [r7, #28]
 8005d7a:	6938      	ldr	r0, [r7, #16]
 8005d7c:	f7ff fe1d 	bl	80059ba <put_fat>
 8005d80:	4603      	mov	r3, r0
 8005d82:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8005d84:	7dfb      	ldrb	r3, [r7, #23]
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d109      	bne.n	8005d9e <create_chain+0xe2>
 8005d8a:	683b      	ldr	r3, [r7, #0]
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d006      	beq.n	8005d9e <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8005d90:	69fa      	ldr	r2, [r7, #28]
 8005d92:	6839      	ldr	r1, [r7, #0]
 8005d94:	6938      	ldr	r0, [r7, #16]
 8005d96:	f7ff fe10 	bl	80059ba <put_fat>
 8005d9a:	4603      	mov	r3, r0
 8005d9c:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8005d9e:	7dfb      	ldrb	r3, [r7, #23]
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d116      	bne.n	8005dd2 <create_chain+0x116>
		fs->last_clst = ncl;
 8005da4:	693b      	ldr	r3, [r7, #16]
 8005da6:	69fa      	ldr	r2, [r7, #28]
 8005da8:	619a      	str	r2, [r3, #24]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8005daa:	693b      	ldr	r3, [r7, #16]
 8005dac:	69da      	ldr	r2, [r3, #28]
 8005dae:	693b      	ldr	r3, [r7, #16]
 8005db0:	6a1b      	ldr	r3, [r3, #32]
 8005db2:	3b02      	subs	r3, #2
 8005db4:	429a      	cmp	r2, r3
 8005db6:	d804      	bhi.n	8005dc2 <create_chain+0x106>
 8005db8:	693b      	ldr	r3, [r7, #16]
 8005dba:	69db      	ldr	r3, [r3, #28]
 8005dbc:	1e5a      	subs	r2, r3, #1
 8005dbe:	693b      	ldr	r3, [r7, #16]
 8005dc0:	61da      	str	r2, [r3, #28]
		fs->fsi_flag |= 1;
 8005dc2:	693b      	ldr	r3, [r7, #16]
 8005dc4:	791b      	ldrb	r3, [r3, #4]
 8005dc6:	f043 0301 	orr.w	r3, r3, #1
 8005dca:	b2da      	uxtb	r2, r3
 8005dcc:	693b      	ldr	r3, [r7, #16]
 8005dce:	711a      	strb	r2, [r3, #4]
 8005dd0:	e007      	b.n	8005de2 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8005dd2:	7dfb      	ldrb	r3, [r7, #23]
 8005dd4:	2b01      	cmp	r3, #1
 8005dd6:	d102      	bne.n	8005dde <create_chain+0x122>
 8005dd8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005ddc:	e000      	b.n	8005de0 <create_chain+0x124>
 8005dde:	2301      	movs	r3, #1
 8005de0:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8005de2:	69fb      	ldr	r3, [r7, #28]
}
 8005de4:	4618      	mov	r0, r3
 8005de6:	3720      	adds	r7, #32
 8005de8:	46bd      	mov	sp, r7
 8005dea:	bd80      	pop	{r7, pc}

08005dec <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8005dec:	b480      	push	{r7}
 8005dee:	b087      	sub	sp, #28
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	6078      	str	r0, [r7, #4]
 8005df4:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e00:	3304      	adds	r3, #4
 8005e02:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	899b      	ldrh	r3, [r3, #12]
 8005e08:	461a      	mov	r2, r3
 8005e0a:	683b      	ldr	r3, [r7, #0]
 8005e0c:	fbb3 f3f2 	udiv	r3, r3, r2
 8005e10:	68fa      	ldr	r2, [r7, #12]
 8005e12:	8952      	ldrh	r2, [r2, #10]
 8005e14:	fbb3 f3f2 	udiv	r3, r3, r2
 8005e18:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8005e1a:	693b      	ldr	r3, [r7, #16]
 8005e1c:	1d1a      	adds	r2, r3, #4
 8005e1e:	613a      	str	r2, [r7, #16]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8005e24:	68bb      	ldr	r3, [r7, #8]
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d101      	bne.n	8005e2e <clmt_clust+0x42>
 8005e2a:	2300      	movs	r3, #0
 8005e2c:	e010      	b.n	8005e50 <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 8005e2e:	697a      	ldr	r2, [r7, #20]
 8005e30:	68bb      	ldr	r3, [r7, #8]
 8005e32:	429a      	cmp	r2, r3
 8005e34:	d307      	bcc.n	8005e46 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 8005e36:	697a      	ldr	r2, [r7, #20]
 8005e38:	68bb      	ldr	r3, [r7, #8]
 8005e3a:	1ad3      	subs	r3, r2, r3
 8005e3c:	617b      	str	r3, [r7, #20]
 8005e3e:	693b      	ldr	r3, [r7, #16]
 8005e40:	3304      	adds	r3, #4
 8005e42:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8005e44:	e7e9      	b.n	8005e1a <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 8005e46:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8005e48:	693b      	ldr	r3, [r7, #16]
 8005e4a:	681a      	ldr	r2, [r3, #0]
 8005e4c:	697b      	ldr	r3, [r7, #20]
 8005e4e:	4413      	add	r3, r2
}
 8005e50:	4618      	mov	r0, r3
 8005e52:	371c      	adds	r7, #28
 8005e54:	46bd      	mov	sp, r7
 8005e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5a:	4770      	bx	lr

08005e5c <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8005e5c:	b580      	push	{r7, lr}
 8005e5e:	b086      	sub	sp, #24
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	6078      	str	r0, [r7, #4]
 8005e64:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8005e6c:	683b      	ldr	r3, [r7, #0]
 8005e6e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005e72:	d204      	bcs.n	8005e7e <dir_sdi+0x22>
 8005e74:	683b      	ldr	r3, [r7, #0]
 8005e76:	f003 031f 	and.w	r3, r3, #31
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d001      	beq.n	8005e82 <dir_sdi+0x26>
		return FR_INT_ERR;
 8005e7e:	2302      	movs	r3, #2
 8005e80:	e071      	b.n	8005f66 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	683a      	ldr	r2, [r7, #0]
 8005e86:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	689b      	ldr	r3, [r3, #8]
 8005e8c:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8005e8e:	697b      	ldr	r3, [r7, #20]
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d106      	bne.n	8005ea2 <dir_sdi+0x46>
 8005e94:	693b      	ldr	r3, [r7, #16]
 8005e96:	781b      	ldrb	r3, [r3, #0]
 8005e98:	2b02      	cmp	r3, #2
 8005e9a:	d902      	bls.n	8005ea2 <dir_sdi+0x46>
		clst = fs->dirbase;
 8005e9c:	693b      	ldr	r3, [r7, #16]
 8005e9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ea0:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8005ea2:	697b      	ldr	r3, [r7, #20]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d10c      	bne.n	8005ec2 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8005ea8:	683b      	ldr	r3, [r7, #0]
 8005eaa:	095b      	lsrs	r3, r3, #5
 8005eac:	693a      	ldr	r2, [r7, #16]
 8005eae:	8912      	ldrh	r2, [r2, #8]
 8005eb0:	4293      	cmp	r3, r2
 8005eb2:	d301      	bcc.n	8005eb8 <dir_sdi+0x5c>
 8005eb4:	2302      	movs	r3, #2
 8005eb6:	e056      	b.n	8005f66 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 8005eb8:	693b      	ldr	r3, [r7, #16]
 8005eba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	61da      	str	r2, [r3, #28]
 8005ec0:	e02d      	b.n	8005f1e <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8005ec2:	693b      	ldr	r3, [r7, #16]
 8005ec4:	895b      	ldrh	r3, [r3, #10]
 8005ec6:	461a      	mov	r2, r3
 8005ec8:	693b      	ldr	r3, [r7, #16]
 8005eca:	899b      	ldrh	r3, [r3, #12]
 8005ecc:	fb03 f302 	mul.w	r3, r3, r2
 8005ed0:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8005ed2:	e019      	b.n	8005f08 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	6979      	ldr	r1, [r7, #20]
 8005ed8:	4618      	mov	r0, r3
 8005eda:	f7ff fc9a 	bl	8005812 <get_fat>
 8005ede:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8005ee0:	697b      	ldr	r3, [r7, #20]
 8005ee2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005ee6:	d101      	bne.n	8005eec <dir_sdi+0x90>
 8005ee8:	2301      	movs	r3, #1
 8005eea:	e03c      	b.n	8005f66 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8005eec:	697b      	ldr	r3, [r7, #20]
 8005eee:	2b01      	cmp	r3, #1
 8005ef0:	d904      	bls.n	8005efc <dir_sdi+0xa0>
 8005ef2:	693b      	ldr	r3, [r7, #16]
 8005ef4:	6a1b      	ldr	r3, [r3, #32]
 8005ef6:	697a      	ldr	r2, [r7, #20]
 8005ef8:	429a      	cmp	r2, r3
 8005efa:	d301      	bcc.n	8005f00 <dir_sdi+0xa4>
 8005efc:	2302      	movs	r3, #2
 8005efe:	e032      	b.n	8005f66 <dir_sdi+0x10a>
			ofs -= csz;
 8005f00:	683a      	ldr	r2, [r7, #0]
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	1ad3      	subs	r3, r2, r3
 8005f06:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8005f08:	683a      	ldr	r2, [r7, #0]
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	429a      	cmp	r2, r3
 8005f0e:	d2e1      	bcs.n	8005ed4 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 8005f10:	6979      	ldr	r1, [r7, #20]
 8005f12:	6938      	ldr	r0, [r7, #16]
 8005f14:	f7ff fc5e 	bl	80057d4 <clust2sect>
 8005f18:	4602      	mov	r2, r0
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	697a      	ldr	r2, [r7, #20]
 8005f22:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	69db      	ldr	r3, [r3, #28]
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d101      	bne.n	8005f30 <dir_sdi+0xd4>
 8005f2c:	2302      	movs	r3, #2
 8005f2e:	e01a      	b.n	8005f66 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	69da      	ldr	r2, [r3, #28]
 8005f34:	693b      	ldr	r3, [r7, #16]
 8005f36:	899b      	ldrh	r3, [r3, #12]
 8005f38:	4619      	mov	r1, r3
 8005f3a:	683b      	ldr	r3, [r7, #0]
 8005f3c:	fbb3 f3f1 	udiv	r3, r3, r1
 8005f40:	441a      	add	r2, r3
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8005f46:	693b      	ldr	r3, [r7, #16]
 8005f48:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8005f4c:	693b      	ldr	r3, [r7, #16]
 8005f4e:	899b      	ldrh	r3, [r3, #12]
 8005f50:	461a      	mov	r2, r3
 8005f52:	683b      	ldr	r3, [r7, #0]
 8005f54:	fbb3 f0f2 	udiv	r0, r3, r2
 8005f58:	fb02 f200 	mul.w	r2, r2, r0
 8005f5c:	1a9b      	subs	r3, r3, r2
 8005f5e:	18ca      	adds	r2, r1, r3
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8005f64:	2300      	movs	r3, #0
}
 8005f66:	4618      	mov	r0, r3
 8005f68:	3718      	adds	r7, #24
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	bd80      	pop	{r7, pc}

08005f6e <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8005f6e:	b580      	push	{r7, lr}
 8005f70:	b086      	sub	sp, #24
 8005f72:	af00      	add	r7, sp, #0
 8005f74:	6078      	str	r0, [r7, #4]
 8005f76:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	695b      	ldr	r3, [r3, #20]
 8005f82:	3320      	adds	r3, #32
 8005f84:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	69db      	ldr	r3, [r3, #28]
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d003      	beq.n	8005f96 <dir_next+0x28>
 8005f8e:	68bb      	ldr	r3, [r7, #8]
 8005f90:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005f94:	d301      	bcc.n	8005f9a <dir_next+0x2c>
 8005f96:	2304      	movs	r3, #4
 8005f98:	e0bb      	b.n	8006112 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	899b      	ldrh	r3, [r3, #12]
 8005f9e:	461a      	mov	r2, r3
 8005fa0:	68bb      	ldr	r3, [r7, #8]
 8005fa2:	fbb3 f1f2 	udiv	r1, r3, r2
 8005fa6:	fb02 f201 	mul.w	r2, r2, r1
 8005faa:	1a9b      	subs	r3, r3, r2
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	f040 809d 	bne.w	80060ec <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	69db      	ldr	r3, [r3, #28]
 8005fb6:	1c5a      	adds	r2, r3, #1
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	699b      	ldr	r3, [r3, #24]
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d10b      	bne.n	8005fdc <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8005fc4:	68bb      	ldr	r3, [r7, #8]
 8005fc6:	095b      	lsrs	r3, r3, #5
 8005fc8:	68fa      	ldr	r2, [r7, #12]
 8005fca:	8912      	ldrh	r2, [r2, #8]
 8005fcc:	4293      	cmp	r3, r2
 8005fce:	f0c0 808d 	bcc.w	80060ec <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	61da      	str	r2, [r3, #28]
 8005fd8:	2304      	movs	r3, #4
 8005fda:	e09a      	b.n	8006112 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	899b      	ldrh	r3, [r3, #12]
 8005fe0:	461a      	mov	r2, r3
 8005fe2:	68bb      	ldr	r3, [r7, #8]
 8005fe4:	fbb3 f3f2 	udiv	r3, r3, r2
 8005fe8:	68fa      	ldr	r2, [r7, #12]
 8005fea:	8952      	ldrh	r2, [r2, #10]
 8005fec:	3a01      	subs	r2, #1
 8005fee:	4013      	ands	r3, r2
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d17b      	bne.n	80060ec <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8005ff4:	687a      	ldr	r2, [r7, #4]
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	699b      	ldr	r3, [r3, #24]
 8005ffa:	4619      	mov	r1, r3
 8005ffc:	4610      	mov	r0, r2
 8005ffe:	f7ff fc08 	bl	8005812 <get_fat>
 8006002:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8006004:	697b      	ldr	r3, [r7, #20]
 8006006:	2b01      	cmp	r3, #1
 8006008:	d801      	bhi.n	800600e <dir_next+0xa0>
 800600a:	2302      	movs	r3, #2
 800600c:	e081      	b.n	8006112 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800600e:	697b      	ldr	r3, [r7, #20]
 8006010:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006014:	d101      	bne.n	800601a <dir_next+0xac>
 8006016:	2301      	movs	r3, #1
 8006018:	e07b      	b.n	8006112 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	6a1b      	ldr	r3, [r3, #32]
 800601e:	697a      	ldr	r2, [r7, #20]
 8006020:	429a      	cmp	r2, r3
 8006022:	d359      	bcc.n	80060d8 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8006024:	683b      	ldr	r3, [r7, #0]
 8006026:	2b00      	cmp	r3, #0
 8006028:	d104      	bne.n	8006034 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	2200      	movs	r2, #0
 800602e:	61da      	str	r2, [r3, #28]
 8006030:	2304      	movs	r3, #4
 8006032:	e06e      	b.n	8006112 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8006034:	687a      	ldr	r2, [r7, #4]
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	699b      	ldr	r3, [r3, #24]
 800603a:	4619      	mov	r1, r3
 800603c:	4610      	mov	r0, r2
 800603e:	f7ff fe3d 	bl	8005cbc <create_chain>
 8006042:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8006044:	697b      	ldr	r3, [r7, #20]
 8006046:	2b00      	cmp	r3, #0
 8006048:	d101      	bne.n	800604e <dir_next+0xe0>
 800604a:	2307      	movs	r3, #7
 800604c:	e061      	b.n	8006112 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800604e:	697b      	ldr	r3, [r7, #20]
 8006050:	2b01      	cmp	r3, #1
 8006052:	d101      	bne.n	8006058 <dir_next+0xea>
 8006054:	2302      	movs	r3, #2
 8006056:	e05c      	b.n	8006112 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8006058:	697b      	ldr	r3, [r7, #20]
 800605a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800605e:	d101      	bne.n	8006064 <dir_next+0xf6>
 8006060:	2301      	movs	r3, #1
 8006062:	e056      	b.n	8006112 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8006064:	68f8      	ldr	r0, [r7, #12]
 8006066:	f7ff fad3 	bl	8005610 <sync_window>
 800606a:	4603      	mov	r3, r0
 800606c:	2b00      	cmp	r3, #0
 800606e:	d001      	beq.n	8006074 <dir_next+0x106>
 8006070:	2301      	movs	r3, #1
 8006072:	e04e      	b.n	8006112 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	f103 003c 	add.w	r0, r3, #60	; 0x3c
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	899b      	ldrh	r3, [r3, #12]
 800607e:	461a      	mov	r2, r3
 8006080:	2100      	movs	r1, #0
 8006082:	f7ff f8ca 	bl	800521a <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8006086:	2300      	movs	r3, #0
 8006088:	613b      	str	r3, [r7, #16]
 800608a:	6979      	ldr	r1, [r7, #20]
 800608c:	68f8      	ldr	r0, [r7, #12]
 800608e:	f7ff fba1 	bl	80057d4 <clust2sect>
 8006092:	4602      	mov	r2, r0
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	639a      	str	r2, [r3, #56]	; 0x38
 8006098:	e012      	b.n	80060c0 <dir_next+0x152>
						fs->wflag = 1;
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	2201      	movs	r2, #1
 800609e:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80060a0:	68f8      	ldr	r0, [r7, #12]
 80060a2:	f7ff fab5 	bl	8005610 <sync_window>
 80060a6:	4603      	mov	r3, r0
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d001      	beq.n	80060b0 <dir_next+0x142>
 80060ac:	2301      	movs	r3, #1
 80060ae:	e030      	b.n	8006112 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80060b0:	693b      	ldr	r3, [r7, #16]
 80060b2:	3301      	adds	r3, #1
 80060b4:	613b      	str	r3, [r7, #16]
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060ba:	1c5a      	adds	r2, r3, #1
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	639a      	str	r2, [r3, #56]	; 0x38
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	895b      	ldrh	r3, [r3, #10]
 80060c4:	461a      	mov	r2, r3
 80060c6:	693b      	ldr	r3, [r7, #16]
 80060c8:	4293      	cmp	r3, r2
 80060ca:	d3e6      	bcc.n	800609a <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80060d0:	693b      	ldr	r3, [r7, #16]
 80060d2:	1ad2      	subs	r2, r2, r3
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	639a      	str	r2, [r3, #56]	; 0x38
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	697a      	ldr	r2, [r7, #20]
 80060dc:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 80060de:	6979      	ldr	r1, [r7, #20]
 80060e0:	68f8      	ldr	r0, [r7, #12]
 80060e2:	f7ff fb77 	bl	80057d4 <clust2sect>
 80060e6:	4602      	mov	r2, r0
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	68ba      	ldr	r2, [r7, #8]
 80060f0:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	899b      	ldrh	r3, [r3, #12]
 80060fc:	461a      	mov	r2, r3
 80060fe:	68bb      	ldr	r3, [r7, #8]
 8006100:	fbb3 f0f2 	udiv	r0, r3, r2
 8006104:	fb02 f200 	mul.w	r2, r2, r0
 8006108:	1a9b      	subs	r3, r3, r2
 800610a:	18ca      	adds	r2, r1, r3
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8006110:	2300      	movs	r3, #0
}
 8006112:	4618      	mov	r0, r3
 8006114:	3718      	adds	r7, #24
 8006116:	46bd      	mov	sp, r7
 8006118:	bd80      	pop	{r7, pc}

0800611a <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800611a:	b580      	push	{r7, lr}
 800611c:	b086      	sub	sp, #24
 800611e:	af00      	add	r7, sp, #0
 8006120:	6078      	str	r0, [r7, #4]
 8006122:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800612a:	2100      	movs	r1, #0
 800612c:	6878      	ldr	r0, [r7, #4]
 800612e:	f7ff fe95 	bl	8005e5c <dir_sdi>
 8006132:	4603      	mov	r3, r0
 8006134:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8006136:	7dfb      	ldrb	r3, [r7, #23]
 8006138:	2b00      	cmp	r3, #0
 800613a:	d12b      	bne.n	8006194 <dir_alloc+0x7a>
		n = 0;
 800613c:	2300      	movs	r3, #0
 800613e:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	69db      	ldr	r3, [r3, #28]
 8006144:	4619      	mov	r1, r3
 8006146:	68f8      	ldr	r0, [r7, #12]
 8006148:	f7ff faa6 	bl	8005698 <move_window>
 800614c:	4603      	mov	r3, r0
 800614e:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8006150:	7dfb      	ldrb	r3, [r7, #23]
 8006152:	2b00      	cmp	r3, #0
 8006154:	d11d      	bne.n	8006192 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	6a1b      	ldr	r3, [r3, #32]
 800615a:	781b      	ldrb	r3, [r3, #0]
 800615c:	2be5      	cmp	r3, #229	; 0xe5
 800615e:	d004      	beq.n	800616a <dir_alloc+0x50>
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	6a1b      	ldr	r3, [r3, #32]
 8006164:	781b      	ldrb	r3, [r3, #0]
 8006166:	2b00      	cmp	r3, #0
 8006168:	d107      	bne.n	800617a <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800616a:	693b      	ldr	r3, [r7, #16]
 800616c:	3301      	adds	r3, #1
 800616e:	613b      	str	r3, [r7, #16]
 8006170:	693a      	ldr	r2, [r7, #16]
 8006172:	683b      	ldr	r3, [r7, #0]
 8006174:	429a      	cmp	r2, r3
 8006176:	d102      	bne.n	800617e <dir_alloc+0x64>
 8006178:	e00c      	b.n	8006194 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800617a:	2300      	movs	r3, #0
 800617c:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800617e:	2101      	movs	r1, #1
 8006180:	6878      	ldr	r0, [r7, #4]
 8006182:	f7ff fef4 	bl	8005f6e <dir_next>
 8006186:	4603      	mov	r3, r0
 8006188:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800618a:	7dfb      	ldrb	r3, [r7, #23]
 800618c:	2b00      	cmp	r3, #0
 800618e:	d0d7      	beq.n	8006140 <dir_alloc+0x26>
 8006190:	e000      	b.n	8006194 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8006192:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8006194:	7dfb      	ldrb	r3, [r7, #23]
 8006196:	2b04      	cmp	r3, #4
 8006198:	d101      	bne.n	800619e <dir_alloc+0x84>
 800619a:	2307      	movs	r3, #7
 800619c:	75fb      	strb	r3, [r7, #23]
	return res;
 800619e:	7dfb      	ldrb	r3, [r7, #23]
}
 80061a0:	4618      	mov	r0, r3
 80061a2:	3718      	adds	r7, #24
 80061a4:	46bd      	mov	sp, r7
 80061a6:	bd80      	pop	{r7, pc}

080061a8 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 80061a8:	b580      	push	{r7, lr}
 80061aa:	b084      	sub	sp, #16
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	6078      	str	r0, [r7, #4]
 80061b0:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 80061b2:	683b      	ldr	r3, [r7, #0]
 80061b4:	331a      	adds	r3, #26
 80061b6:	4618      	mov	r0, r3
 80061b8:	f7fe ff8c 	bl	80050d4 <ld_word>
 80061bc:	4603      	mov	r3, r0
 80061be:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	781b      	ldrb	r3, [r3, #0]
 80061c4:	2b03      	cmp	r3, #3
 80061c6:	d109      	bne.n	80061dc <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 80061c8:	683b      	ldr	r3, [r7, #0]
 80061ca:	3314      	adds	r3, #20
 80061cc:	4618      	mov	r0, r3
 80061ce:	f7fe ff81 	bl	80050d4 <ld_word>
 80061d2:	4603      	mov	r3, r0
 80061d4:	041b      	lsls	r3, r3, #16
 80061d6:	68fa      	ldr	r2, [r7, #12]
 80061d8:	4313      	orrs	r3, r2
 80061da:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 80061dc:	68fb      	ldr	r3, [r7, #12]
}
 80061de:	4618      	mov	r0, r3
 80061e0:	3710      	adds	r7, #16
 80061e2:	46bd      	mov	sp, r7
 80061e4:	bd80      	pop	{r7, pc}

080061e6 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 80061e6:	b580      	push	{r7, lr}
 80061e8:	b084      	sub	sp, #16
 80061ea:	af00      	add	r7, sp, #0
 80061ec:	60f8      	str	r0, [r7, #12]
 80061ee:	60b9      	str	r1, [r7, #8]
 80061f0:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 80061f2:	68bb      	ldr	r3, [r7, #8]
 80061f4:	331a      	adds	r3, #26
 80061f6:	687a      	ldr	r2, [r7, #4]
 80061f8:	b292      	uxth	r2, r2
 80061fa:	4611      	mov	r1, r2
 80061fc:	4618      	mov	r0, r3
 80061fe:	f7fe ffa4 	bl	800514a <st_word>
	if (fs->fs_type == FS_FAT32) {
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	781b      	ldrb	r3, [r3, #0]
 8006206:	2b03      	cmp	r3, #3
 8006208:	d109      	bne.n	800621e <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800620a:	68bb      	ldr	r3, [r7, #8]
 800620c:	f103 0214 	add.w	r2, r3, #20
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	0c1b      	lsrs	r3, r3, #16
 8006214:	b29b      	uxth	r3, r3
 8006216:	4619      	mov	r1, r3
 8006218:	4610      	mov	r0, r2
 800621a:	f7fe ff96 	bl	800514a <st_word>
	}
}
 800621e:	bf00      	nop
 8006220:	3710      	adds	r7, #16
 8006222:	46bd      	mov	sp, r7
 8006224:	bd80      	pop	{r7, pc}
	...

08006228 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 8006228:	b590      	push	{r4, r7, lr}
 800622a:	b087      	sub	sp, #28
 800622c:	af00      	add	r7, sp, #0
 800622e:	6078      	str	r0, [r7, #4]
 8006230:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8006232:	683b      	ldr	r3, [r7, #0]
 8006234:	331a      	adds	r3, #26
 8006236:	4618      	mov	r0, r3
 8006238:	f7fe ff4c 	bl	80050d4 <ld_word>
 800623c:	4603      	mov	r3, r0
 800623e:	2b00      	cmp	r3, #0
 8006240:	d001      	beq.n	8006246 <cmp_lfn+0x1e>
 8006242:	2300      	movs	r3, #0
 8006244:	e059      	b.n	80062fa <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8006246:	683b      	ldr	r3, [r7, #0]
 8006248:	781b      	ldrb	r3, [r3, #0]
 800624a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800624e:	1e5a      	subs	r2, r3, #1
 8006250:	4613      	mov	r3, r2
 8006252:	005b      	lsls	r3, r3, #1
 8006254:	4413      	add	r3, r2
 8006256:	009b      	lsls	r3, r3, #2
 8006258:	4413      	add	r3, r2
 800625a:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800625c:	2301      	movs	r3, #1
 800625e:	81fb      	strh	r3, [r7, #14]
 8006260:	2300      	movs	r3, #0
 8006262:	613b      	str	r3, [r7, #16]
 8006264:	e033      	b.n	80062ce <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8006266:	4a27      	ldr	r2, [pc, #156]	; (8006304 <cmp_lfn+0xdc>)
 8006268:	693b      	ldr	r3, [r7, #16]
 800626a:	4413      	add	r3, r2
 800626c:	781b      	ldrb	r3, [r3, #0]
 800626e:	461a      	mov	r2, r3
 8006270:	683b      	ldr	r3, [r7, #0]
 8006272:	4413      	add	r3, r2
 8006274:	4618      	mov	r0, r3
 8006276:	f7fe ff2d 	bl	80050d4 <ld_word>
 800627a:	4603      	mov	r3, r0
 800627c:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800627e:	89fb      	ldrh	r3, [r7, #14]
 8006280:	2b00      	cmp	r3, #0
 8006282:	d01a      	beq.n	80062ba <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8006284:	697b      	ldr	r3, [r7, #20]
 8006286:	2bfe      	cmp	r3, #254	; 0xfe
 8006288:	d812      	bhi.n	80062b0 <cmp_lfn+0x88>
 800628a:	89bb      	ldrh	r3, [r7, #12]
 800628c:	4618      	mov	r0, r3
 800628e:	f001 fe4d 	bl	8007f2c <ff_wtoupper>
 8006292:	4603      	mov	r3, r0
 8006294:	461c      	mov	r4, r3
 8006296:	697b      	ldr	r3, [r7, #20]
 8006298:	1c5a      	adds	r2, r3, #1
 800629a:	617a      	str	r2, [r7, #20]
 800629c:	005b      	lsls	r3, r3, #1
 800629e:	687a      	ldr	r2, [r7, #4]
 80062a0:	4413      	add	r3, r2
 80062a2:	881b      	ldrh	r3, [r3, #0]
 80062a4:	4618      	mov	r0, r3
 80062a6:	f001 fe41 	bl	8007f2c <ff_wtoupper>
 80062aa:	4603      	mov	r3, r0
 80062ac:	429c      	cmp	r4, r3
 80062ae:	d001      	beq.n	80062b4 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 80062b0:	2300      	movs	r3, #0
 80062b2:	e022      	b.n	80062fa <cmp_lfn+0xd2>
			}
			wc = uc;
 80062b4:	89bb      	ldrh	r3, [r7, #12]
 80062b6:	81fb      	strh	r3, [r7, #14]
 80062b8:	e006      	b.n	80062c8 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 80062ba:	89bb      	ldrh	r3, [r7, #12]
 80062bc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80062c0:	4293      	cmp	r3, r2
 80062c2:	d001      	beq.n	80062c8 <cmp_lfn+0xa0>
 80062c4:	2300      	movs	r3, #0
 80062c6:	e018      	b.n	80062fa <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80062c8:	693b      	ldr	r3, [r7, #16]
 80062ca:	3301      	adds	r3, #1
 80062cc:	613b      	str	r3, [r7, #16]
 80062ce:	693b      	ldr	r3, [r7, #16]
 80062d0:	2b0c      	cmp	r3, #12
 80062d2:	d9c8      	bls.n	8006266 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 80062d4:	683b      	ldr	r3, [r7, #0]
 80062d6:	781b      	ldrb	r3, [r3, #0]
 80062d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d00b      	beq.n	80062f8 <cmp_lfn+0xd0>
 80062e0:	89fb      	ldrh	r3, [r7, #14]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d008      	beq.n	80062f8 <cmp_lfn+0xd0>
 80062e6:	697b      	ldr	r3, [r7, #20]
 80062e8:	005b      	lsls	r3, r3, #1
 80062ea:	687a      	ldr	r2, [r7, #4]
 80062ec:	4413      	add	r3, r2
 80062ee:	881b      	ldrh	r3, [r3, #0]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d001      	beq.n	80062f8 <cmp_lfn+0xd0>
 80062f4:	2300      	movs	r3, #0
 80062f6:	e000      	b.n	80062fa <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 80062f8:	2301      	movs	r3, #1
}
 80062fa:	4618      	mov	r0, r3
 80062fc:	371c      	adds	r7, #28
 80062fe:	46bd      	mov	sp, r7
 8006300:	bd90      	pop	{r4, r7, pc}
 8006302:	bf00      	nop
 8006304:	0800c878 	.word	0x0800c878

08006308 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8006308:	b580      	push	{r7, lr}
 800630a:	b088      	sub	sp, #32
 800630c:	af00      	add	r7, sp, #0
 800630e:	60f8      	str	r0, [r7, #12]
 8006310:	60b9      	str	r1, [r7, #8]
 8006312:	4611      	mov	r1, r2
 8006314:	461a      	mov	r2, r3
 8006316:	460b      	mov	r3, r1
 8006318:	71fb      	strb	r3, [r7, #7]
 800631a:	4613      	mov	r3, r2
 800631c:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800631e:	68bb      	ldr	r3, [r7, #8]
 8006320:	330d      	adds	r3, #13
 8006322:	79ba      	ldrb	r2, [r7, #6]
 8006324:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8006326:	68bb      	ldr	r3, [r7, #8]
 8006328:	330b      	adds	r3, #11
 800632a:	220f      	movs	r2, #15
 800632c:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800632e:	68bb      	ldr	r3, [r7, #8]
 8006330:	330c      	adds	r3, #12
 8006332:	2200      	movs	r2, #0
 8006334:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 8006336:	68bb      	ldr	r3, [r7, #8]
 8006338:	331a      	adds	r3, #26
 800633a:	2100      	movs	r1, #0
 800633c:	4618      	mov	r0, r3
 800633e:	f7fe ff04 	bl	800514a <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 8006342:	79fb      	ldrb	r3, [r7, #7]
 8006344:	1e5a      	subs	r2, r3, #1
 8006346:	4613      	mov	r3, r2
 8006348:	005b      	lsls	r3, r3, #1
 800634a:	4413      	add	r3, r2
 800634c:	009b      	lsls	r3, r3, #2
 800634e:	4413      	add	r3, r2
 8006350:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 8006352:	2300      	movs	r3, #0
 8006354:	82fb      	strh	r3, [r7, #22]
 8006356:	2300      	movs	r3, #0
 8006358:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800635a:	8afb      	ldrh	r3, [r7, #22]
 800635c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006360:	4293      	cmp	r3, r2
 8006362:	d007      	beq.n	8006374 <put_lfn+0x6c>
 8006364:	69fb      	ldr	r3, [r7, #28]
 8006366:	1c5a      	adds	r2, r3, #1
 8006368:	61fa      	str	r2, [r7, #28]
 800636a:	005b      	lsls	r3, r3, #1
 800636c:	68fa      	ldr	r2, [r7, #12]
 800636e:	4413      	add	r3, r2
 8006370:	881b      	ldrh	r3, [r3, #0]
 8006372:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8006374:	4a17      	ldr	r2, [pc, #92]	; (80063d4 <put_lfn+0xcc>)
 8006376:	69bb      	ldr	r3, [r7, #24]
 8006378:	4413      	add	r3, r2
 800637a:	781b      	ldrb	r3, [r3, #0]
 800637c:	461a      	mov	r2, r3
 800637e:	68bb      	ldr	r3, [r7, #8]
 8006380:	4413      	add	r3, r2
 8006382:	8afa      	ldrh	r2, [r7, #22]
 8006384:	4611      	mov	r1, r2
 8006386:	4618      	mov	r0, r3
 8006388:	f7fe fedf 	bl	800514a <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800638c:	8afb      	ldrh	r3, [r7, #22]
 800638e:	2b00      	cmp	r3, #0
 8006390:	d102      	bne.n	8006398 <put_lfn+0x90>
 8006392:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006396:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8006398:	69bb      	ldr	r3, [r7, #24]
 800639a:	3301      	adds	r3, #1
 800639c:	61bb      	str	r3, [r7, #24]
 800639e:	69bb      	ldr	r3, [r7, #24]
 80063a0:	2b0c      	cmp	r3, #12
 80063a2:	d9da      	bls.n	800635a <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 80063a4:	8afb      	ldrh	r3, [r7, #22]
 80063a6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80063aa:	4293      	cmp	r3, r2
 80063ac:	d006      	beq.n	80063bc <put_lfn+0xb4>
 80063ae:	69fb      	ldr	r3, [r7, #28]
 80063b0:	005b      	lsls	r3, r3, #1
 80063b2:	68fa      	ldr	r2, [r7, #12]
 80063b4:	4413      	add	r3, r2
 80063b6:	881b      	ldrh	r3, [r3, #0]
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d103      	bne.n	80063c4 <put_lfn+0xbc>
 80063bc:	79fb      	ldrb	r3, [r7, #7]
 80063be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80063c2:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 80063c4:	68bb      	ldr	r3, [r7, #8]
 80063c6:	79fa      	ldrb	r2, [r7, #7]
 80063c8:	701a      	strb	r2, [r3, #0]
}
 80063ca:	bf00      	nop
 80063cc:	3720      	adds	r7, #32
 80063ce:	46bd      	mov	sp, r7
 80063d0:	bd80      	pop	{r7, pc}
 80063d2:	bf00      	nop
 80063d4:	0800c878 	.word	0x0800c878

080063d8 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 80063d8:	b580      	push	{r7, lr}
 80063da:	b08c      	sub	sp, #48	; 0x30
 80063dc:	af00      	add	r7, sp, #0
 80063de:	60f8      	str	r0, [r7, #12]
 80063e0:	60b9      	str	r1, [r7, #8]
 80063e2:	607a      	str	r2, [r7, #4]
 80063e4:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 80063e6:	220b      	movs	r2, #11
 80063e8:	68b9      	ldr	r1, [r7, #8]
 80063ea:	68f8      	ldr	r0, [r7, #12]
 80063ec:	f7fe fef4 	bl	80051d8 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 80063f0:	683b      	ldr	r3, [r7, #0]
 80063f2:	2b05      	cmp	r3, #5
 80063f4:	d92b      	bls.n	800644e <gen_numname+0x76>
		sr = seq;
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 80063fa:	e022      	b.n	8006442 <gen_numname+0x6a>
			wc = *lfn++;
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	1c9a      	adds	r2, r3, #2
 8006400:	607a      	str	r2, [r7, #4]
 8006402:	881b      	ldrh	r3, [r3, #0]
 8006404:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 8006406:	2300      	movs	r3, #0
 8006408:	62bb      	str	r3, [r7, #40]	; 0x28
 800640a:	e017      	b.n	800643c <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 800640c:	69fb      	ldr	r3, [r7, #28]
 800640e:	005a      	lsls	r2, r3, #1
 8006410:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8006412:	f003 0301 	and.w	r3, r3, #1
 8006416:	4413      	add	r3, r2
 8006418:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800641a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800641c:	085b      	lsrs	r3, r3, #1
 800641e:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8006420:	69fb      	ldr	r3, [r7, #28]
 8006422:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006426:	2b00      	cmp	r3, #0
 8006428:	d005      	beq.n	8006436 <gen_numname+0x5e>
 800642a:	69fb      	ldr	r3, [r7, #28]
 800642c:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 8006430:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 8006434:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 8006436:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006438:	3301      	adds	r3, #1
 800643a:	62bb      	str	r3, [r7, #40]	; 0x28
 800643c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800643e:	2b0f      	cmp	r3, #15
 8006440:	d9e4      	bls.n	800640c <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	881b      	ldrh	r3, [r3, #0]
 8006446:	2b00      	cmp	r3, #0
 8006448:	d1d8      	bne.n	80063fc <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800644a:	69fb      	ldr	r3, [r7, #28]
 800644c:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800644e:	2307      	movs	r3, #7
 8006450:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 8006452:	683b      	ldr	r3, [r7, #0]
 8006454:	b2db      	uxtb	r3, r3
 8006456:	f003 030f 	and.w	r3, r3, #15
 800645a:	b2db      	uxtb	r3, r3
 800645c:	3330      	adds	r3, #48	; 0x30
 800645e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 8006462:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006466:	2b39      	cmp	r3, #57	; 0x39
 8006468:	d904      	bls.n	8006474 <gen_numname+0x9c>
 800646a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800646e:	3307      	adds	r3, #7
 8006470:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 8006474:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006476:	1e5a      	subs	r2, r3, #1
 8006478:	62ba      	str	r2, [r7, #40]	; 0x28
 800647a:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800647e:	4413      	add	r3, r2
 8006480:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8006484:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8006488:	683b      	ldr	r3, [r7, #0]
 800648a:	091b      	lsrs	r3, r3, #4
 800648c:	603b      	str	r3, [r7, #0]
	} while (seq);
 800648e:	683b      	ldr	r3, [r7, #0]
 8006490:	2b00      	cmp	r3, #0
 8006492:	d1de      	bne.n	8006452 <gen_numname+0x7a>
	ns[i] = '~';
 8006494:	f107 0214 	add.w	r2, r7, #20
 8006498:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800649a:	4413      	add	r3, r2
 800649c:	227e      	movs	r2, #126	; 0x7e
 800649e:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 80064a0:	2300      	movs	r3, #0
 80064a2:	627b      	str	r3, [r7, #36]	; 0x24
 80064a4:	e002      	b.n	80064ac <gen_numname+0xd4>
 80064a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064a8:	3301      	adds	r3, #1
 80064aa:	627b      	str	r3, [r7, #36]	; 0x24
 80064ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80064ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064b0:	429a      	cmp	r2, r3
 80064b2:	d205      	bcs.n	80064c0 <gen_numname+0xe8>
 80064b4:	68fa      	ldr	r2, [r7, #12]
 80064b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064b8:	4413      	add	r3, r2
 80064ba:	781b      	ldrb	r3, [r3, #0]
 80064bc:	2b20      	cmp	r3, #32
 80064be:	d1f2      	bne.n	80064a6 <gen_numname+0xce>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 80064c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064c2:	2b07      	cmp	r3, #7
 80064c4:	d808      	bhi.n	80064d8 <gen_numname+0x100>
 80064c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064c8:	1c5a      	adds	r2, r3, #1
 80064ca:	62ba      	str	r2, [r7, #40]	; 0x28
 80064cc:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80064d0:	4413      	add	r3, r2
 80064d2:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 80064d6:	e000      	b.n	80064da <gen_numname+0x102>
 80064d8:	2120      	movs	r1, #32
 80064da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064dc:	1c5a      	adds	r2, r3, #1
 80064de:	627a      	str	r2, [r7, #36]	; 0x24
 80064e0:	68fa      	ldr	r2, [r7, #12]
 80064e2:	4413      	add	r3, r2
 80064e4:	460a      	mov	r2, r1
 80064e6:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 80064e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064ea:	2b07      	cmp	r3, #7
 80064ec:	d9e8      	bls.n	80064c0 <gen_numname+0xe8>
}
 80064ee:	bf00      	nop
 80064f0:	bf00      	nop
 80064f2:	3730      	adds	r7, #48	; 0x30
 80064f4:	46bd      	mov	sp, r7
 80064f6:	bd80      	pop	{r7, pc}

080064f8 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 80064f8:	b480      	push	{r7}
 80064fa:	b085      	sub	sp, #20
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8006500:	2300      	movs	r3, #0
 8006502:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8006504:	230b      	movs	r3, #11
 8006506:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8006508:	7bfb      	ldrb	r3, [r7, #15]
 800650a:	b2da      	uxtb	r2, r3
 800650c:	0852      	lsrs	r2, r2, #1
 800650e:	01db      	lsls	r3, r3, #7
 8006510:	4313      	orrs	r3, r2
 8006512:	b2da      	uxtb	r2, r3
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	1c59      	adds	r1, r3, #1
 8006518:	6079      	str	r1, [r7, #4]
 800651a:	781b      	ldrb	r3, [r3, #0]
 800651c:	4413      	add	r3, r2
 800651e:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8006520:	68bb      	ldr	r3, [r7, #8]
 8006522:	3b01      	subs	r3, #1
 8006524:	60bb      	str	r3, [r7, #8]
 8006526:	68bb      	ldr	r3, [r7, #8]
 8006528:	2b00      	cmp	r3, #0
 800652a:	d1ed      	bne.n	8006508 <sum_sfn+0x10>
	return sum;
 800652c:	7bfb      	ldrb	r3, [r7, #15]
}
 800652e:	4618      	mov	r0, r3
 8006530:	3714      	adds	r7, #20
 8006532:	46bd      	mov	sp, r7
 8006534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006538:	4770      	bx	lr

0800653a <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800653a:	b580      	push	{r7, lr}
 800653c:	b086      	sub	sp, #24
 800653e:	af00      	add	r7, sp, #0
 8006540:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8006548:	2100      	movs	r1, #0
 800654a:	6878      	ldr	r0, [r7, #4]
 800654c:	f7ff fc86 	bl	8005e5c <dir_sdi>
 8006550:	4603      	mov	r3, r0
 8006552:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8006554:	7dfb      	ldrb	r3, [r7, #23]
 8006556:	2b00      	cmp	r3, #0
 8006558:	d001      	beq.n	800655e <dir_find+0x24>
 800655a:	7dfb      	ldrb	r3, [r7, #23]
 800655c:	e0a9      	b.n	80066b2 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800655e:	23ff      	movs	r3, #255	; 0xff
 8006560:	753b      	strb	r3, [r7, #20]
 8006562:	7d3b      	ldrb	r3, [r7, #20]
 8006564:	757b      	strb	r3, [r7, #21]
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800656c:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	69db      	ldr	r3, [r3, #28]
 8006572:	4619      	mov	r1, r3
 8006574:	6938      	ldr	r0, [r7, #16]
 8006576:	f7ff f88f 	bl	8005698 <move_window>
 800657a:	4603      	mov	r3, r0
 800657c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800657e:	7dfb      	ldrb	r3, [r7, #23]
 8006580:	2b00      	cmp	r3, #0
 8006582:	f040 8090 	bne.w	80066a6 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	6a1b      	ldr	r3, [r3, #32]
 800658a:	781b      	ldrb	r3, [r3, #0]
 800658c:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800658e:	7dbb      	ldrb	r3, [r7, #22]
 8006590:	2b00      	cmp	r3, #0
 8006592:	d102      	bne.n	800659a <dir_find+0x60>
 8006594:	2304      	movs	r3, #4
 8006596:	75fb      	strb	r3, [r7, #23]
 8006598:	e08a      	b.n	80066b0 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6a1b      	ldr	r3, [r3, #32]
 800659e:	330b      	adds	r3, #11
 80065a0:	781b      	ldrb	r3, [r3, #0]
 80065a2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80065a6:	73fb      	strb	r3, [r7, #15]
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	7bfa      	ldrb	r2, [r7, #15]
 80065ac:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 80065ae:	7dbb      	ldrb	r3, [r7, #22]
 80065b0:	2be5      	cmp	r3, #229	; 0xe5
 80065b2:	d007      	beq.n	80065c4 <dir_find+0x8a>
 80065b4:	7bfb      	ldrb	r3, [r7, #15]
 80065b6:	f003 0308 	and.w	r3, r3, #8
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d009      	beq.n	80065d2 <dir_find+0x98>
 80065be:	7bfb      	ldrb	r3, [r7, #15]
 80065c0:	2b0f      	cmp	r3, #15
 80065c2:	d006      	beq.n	80065d2 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 80065c4:	23ff      	movs	r3, #255	; 0xff
 80065c6:	757b      	strb	r3, [r7, #21]
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80065ce:	631a      	str	r2, [r3, #48]	; 0x30
 80065d0:	e05e      	b.n	8006690 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 80065d2:	7bfb      	ldrb	r3, [r7, #15]
 80065d4:	2b0f      	cmp	r3, #15
 80065d6:	d136      	bne.n	8006646 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80065de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d154      	bne.n	8006690 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 80065e6:	7dbb      	ldrb	r3, [r7, #22]
 80065e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d00d      	beq.n	800660c <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	6a1b      	ldr	r3, [r3, #32]
 80065f4:	7b5b      	ldrb	r3, [r3, #13]
 80065f6:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 80065f8:	7dbb      	ldrb	r3, [r7, #22]
 80065fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80065fe:	75bb      	strb	r3, [r7, #22]
 8006600:	7dbb      	ldrb	r3, [r7, #22]
 8006602:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	695a      	ldr	r2, [r3, #20]
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800660c:	7dba      	ldrb	r2, [r7, #22]
 800660e:	7d7b      	ldrb	r3, [r7, #21]
 8006610:	429a      	cmp	r2, r3
 8006612:	d115      	bne.n	8006640 <dir_find+0x106>
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	6a1b      	ldr	r3, [r3, #32]
 8006618:	330d      	adds	r3, #13
 800661a:	781b      	ldrb	r3, [r3, #0]
 800661c:	7d3a      	ldrb	r2, [r7, #20]
 800661e:	429a      	cmp	r2, r3
 8006620:	d10e      	bne.n	8006640 <dir_find+0x106>
 8006622:	693b      	ldr	r3, [r7, #16]
 8006624:	691a      	ldr	r2, [r3, #16]
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	6a1b      	ldr	r3, [r3, #32]
 800662a:	4619      	mov	r1, r3
 800662c:	4610      	mov	r0, r2
 800662e:	f7ff fdfb 	bl	8006228 <cmp_lfn>
 8006632:	4603      	mov	r3, r0
 8006634:	2b00      	cmp	r3, #0
 8006636:	d003      	beq.n	8006640 <dir_find+0x106>
 8006638:	7d7b      	ldrb	r3, [r7, #21]
 800663a:	3b01      	subs	r3, #1
 800663c:	b2db      	uxtb	r3, r3
 800663e:	e000      	b.n	8006642 <dir_find+0x108>
 8006640:	23ff      	movs	r3, #255	; 0xff
 8006642:	757b      	strb	r3, [r7, #21]
 8006644:	e024      	b.n	8006690 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8006646:	7d7b      	ldrb	r3, [r7, #21]
 8006648:	2b00      	cmp	r3, #0
 800664a:	d109      	bne.n	8006660 <dir_find+0x126>
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	6a1b      	ldr	r3, [r3, #32]
 8006650:	4618      	mov	r0, r3
 8006652:	f7ff ff51 	bl	80064f8 <sum_sfn>
 8006656:	4603      	mov	r3, r0
 8006658:	461a      	mov	r2, r3
 800665a:	7d3b      	ldrb	r3, [r7, #20]
 800665c:	4293      	cmp	r3, r2
 800665e:	d024      	beq.n	80066aa <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8006666:	f003 0301 	and.w	r3, r3, #1
 800666a:	2b00      	cmp	r3, #0
 800666c:	d10a      	bne.n	8006684 <dir_find+0x14a>
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	6a18      	ldr	r0, [r3, #32]
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	3324      	adds	r3, #36	; 0x24
 8006676:	220b      	movs	r2, #11
 8006678:	4619      	mov	r1, r3
 800667a:	f7fe fde9 	bl	8005250 <mem_cmp>
 800667e:	4603      	mov	r3, r0
 8006680:	2b00      	cmp	r3, #0
 8006682:	d014      	beq.n	80066ae <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8006684:	23ff      	movs	r3, #255	; 0xff
 8006686:	757b      	strb	r3, [r7, #21]
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800668e:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8006690:	2100      	movs	r1, #0
 8006692:	6878      	ldr	r0, [r7, #4]
 8006694:	f7ff fc6b 	bl	8005f6e <dir_next>
 8006698:	4603      	mov	r3, r0
 800669a:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800669c:	7dfb      	ldrb	r3, [r7, #23]
 800669e:	2b00      	cmp	r3, #0
 80066a0:	f43f af65 	beq.w	800656e <dir_find+0x34>
 80066a4:	e004      	b.n	80066b0 <dir_find+0x176>
		if (res != FR_OK) break;
 80066a6:	bf00      	nop
 80066a8:	e002      	b.n	80066b0 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 80066aa:	bf00      	nop
 80066ac:	e000      	b.n	80066b0 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 80066ae:	bf00      	nop

	return res;
 80066b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80066b2:	4618      	mov	r0, r3
 80066b4:	3718      	adds	r7, #24
 80066b6:	46bd      	mov	sp, r7
 80066b8:	bd80      	pop	{r7, pc}
	...

080066bc <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 80066bc:	b580      	push	{r7, lr}
 80066be:	b08c      	sub	sp, #48	; 0x30
 80066c0:	af00      	add	r7, sp, #0
 80066c2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80066d0:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d001      	beq.n	80066dc <dir_register+0x20>
 80066d8:	2306      	movs	r3, #6
 80066da:	e0e0      	b.n	800689e <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 80066dc:	2300      	movs	r3, #0
 80066de:	627b      	str	r3, [r7, #36]	; 0x24
 80066e0:	e002      	b.n	80066e8 <dir_register+0x2c>
 80066e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066e4:	3301      	adds	r3, #1
 80066e6:	627b      	str	r3, [r7, #36]	; 0x24
 80066e8:	69fb      	ldr	r3, [r7, #28]
 80066ea:	691a      	ldr	r2, [r3, #16]
 80066ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066ee:	005b      	lsls	r3, r3, #1
 80066f0:	4413      	add	r3, r2
 80066f2:	881b      	ldrh	r3, [r3, #0]
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d1f4      	bne.n	80066e2 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	f103 0124 	add.w	r1, r3, #36	; 0x24
 80066fe:	f107 030c 	add.w	r3, r7, #12
 8006702:	220c      	movs	r2, #12
 8006704:	4618      	mov	r0, r3
 8006706:	f7fe fd67 	bl	80051d8 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800670a:	7dfb      	ldrb	r3, [r7, #23]
 800670c:	f003 0301 	and.w	r3, r3, #1
 8006710:	2b00      	cmp	r3, #0
 8006712:	d032      	beq.n	800677a <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2240      	movs	r2, #64	; 0x40
 8006718:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 800671c:	2301      	movs	r3, #1
 800671e:	62bb      	str	r3, [r7, #40]	; 0x28
 8006720:	e016      	b.n	8006750 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	f103 0024 	add.w	r0, r3, #36	; 0x24
 8006728:	69fb      	ldr	r3, [r7, #28]
 800672a:	691a      	ldr	r2, [r3, #16]
 800672c:	f107 010c 	add.w	r1, r7, #12
 8006730:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006732:	f7ff fe51 	bl	80063d8 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8006736:	6878      	ldr	r0, [r7, #4]
 8006738:	f7ff feff 	bl	800653a <dir_find>
 800673c:	4603      	mov	r3, r0
 800673e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 8006742:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006746:	2b00      	cmp	r3, #0
 8006748:	d106      	bne.n	8006758 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800674a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800674c:	3301      	adds	r3, #1
 800674e:	62bb      	str	r3, [r7, #40]	; 0x28
 8006750:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006752:	2b63      	cmp	r3, #99	; 0x63
 8006754:	d9e5      	bls.n	8006722 <dir_register+0x66>
 8006756:	e000      	b.n	800675a <dir_register+0x9e>
			if (res != FR_OK) break;
 8006758:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800675a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800675c:	2b64      	cmp	r3, #100	; 0x64
 800675e:	d101      	bne.n	8006764 <dir_register+0xa8>
 8006760:	2307      	movs	r3, #7
 8006762:	e09c      	b.n	800689e <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8006764:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006768:	2b04      	cmp	r3, #4
 800676a:	d002      	beq.n	8006772 <dir_register+0xb6>
 800676c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006770:	e095      	b.n	800689e <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 8006772:	7dfa      	ldrb	r2, [r7, #23]
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800677a:	7dfb      	ldrb	r3, [r7, #23]
 800677c:	f003 0302 	and.w	r3, r3, #2
 8006780:	2b00      	cmp	r3, #0
 8006782:	d007      	beq.n	8006794 <dir_register+0xd8>
 8006784:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006786:	330c      	adds	r3, #12
 8006788:	4a47      	ldr	r2, [pc, #284]	; (80068a8 <dir_register+0x1ec>)
 800678a:	fba2 2303 	umull	r2, r3, r2, r3
 800678e:	089b      	lsrs	r3, r3, #2
 8006790:	3301      	adds	r3, #1
 8006792:	e000      	b.n	8006796 <dir_register+0xda>
 8006794:	2301      	movs	r3, #1
 8006796:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8006798:	6a39      	ldr	r1, [r7, #32]
 800679a:	6878      	ldr	r0, [r7, #4]
 800679c:	f7ff fcbd 	bl	800611a <dir_alloc>
 80067a0:	4603      	mov	r3, r0
 80067a2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 80067a6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d148      	bne.n	8006840 <dir_register+0x184>
 80067ae:	6a3b      	ldr	r3, [r7, #32]
 80067b0:	3b01      	subs	r3, #1
 80067b2:	623b      	str	r3, [r7, #32]
 80067b4:	6a3b      	ldr	r3, [r7, #32]
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d042      	beq.n	8006840 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	695a      	ldr	r2, [r3, #20]
 80067be:	6a3b      	ldr	r3, [r7, #32]
 80067c0:	015b      	lsls	r3, r3, #5
 80067c2:	1ad3      	subs	r3, r2, r3
 80067c4:	4619      	mov	r1, r3
 80067c6:	6878      	ldr	r0, [r7, #4]
 80067c8:	f7ff fb48 	bl	8005e5c <dir_sdi>
 80067cc:	4603      	mov	r3, r0
 80067ce:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 80067d2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d132      	bne.n	8006840 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	3324      	adds	r3, #36	; 0x24
 80067de:	4618      	mov	r0, r3
 80067e0:	f7ff fe8a 	bl	80064f8 <sum_sfn>
 80067e4:	4603      	mov	r3, r0
 80067e6:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	69db      	ldr	r3, [r3, #28]
 80067ec:	4619      	mov	r1, r3
 80067ee:	69f8      	ldr	r0, [r7, #28]
 80067f0:	f7fe ff52 	bl	8005698 <move_window>
 80067f4:	4603      	mov	r3, r0
 80067f6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 80067fa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d11d      	bne.n	800683e <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 8006802:	69fb      	ldr	r3, [r7, #28]
 8006804:	6918      	ldr	r0, [r3, #16]
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	6a19      	ldr	r1, [r3, #32]
 800680a:	6a3b      	ldr	r3, [r7, #32]
 800680c:	b2da      	uxtb	r2, r3
 800680e:	7efb      	ldrb	r3, [r7, #27]
 8006810:	f7ff fd7a 	bl	8006308 <put_lfn>
				fs->wflag = 1;
 8006814:	69fb      	ldr	r3, [r7, #28]
 8006816:	2201      	movs	r2, #1
 8006818:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800681a:	2100      	movs	r1, #0
 800681c:	6878      	ldr	r0, [r7, #4]
 800681e:	f7ff fba6 	bl	8005f6e <dir_next>
 8006822:	4603      	mov	r3, r0
 8006824:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 8006828:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800682c:	2b00      	cmp	r3, #0
 800682e:	d107      	bne.n	8006840 <dir_register+0x184>
 8006830:	6a3b      	ldr	r3, [r7, #32]
 8006832:	3b01      	subs	r3, #1
 8006834:	623b      	str	r3, [r7, #32]
 8006836:	6a3b      	ldr	r3, [r7, #32]
 8006838:	2b00      	cmp	r3, #0
 800683a:	d1d5      	bne.n	80067e8 <dir_register+0x12c>
 800683c:	e000      	b.n	8006840 <dir_register+0x184>
				if (res != FR_OK) break;
 800683e:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8006840:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006844:	2b00      	cmp	r3, #0
 8006846:	d128      	bne.n	800689a <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	69db      	ldr	r3, [r3, #28]
 800684c:	4619      	mov	r1, r3
 800684e:	69f8      	ldr	r0, [r7, #28]
 8006850:	f7fe ff22 	bl	8005698 <move_window>
 8006854:	4603      	mov	r3, r0
 8006856:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800685a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800685e:	2b00      	cmp	r3, #0
 8006860:	d11b      	bne.n	800689a <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	6a1b      	ldr	r3, [r3, #32]
 8006866:	2220      	movs	r2, #32
 8006868:	2100      	movs	r1, #0
 800686a:	4618      	mov	r0, r3
 800686c:	f7fe fcd5 	bl	800521a <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	6a18      	ldr	r0, [r3, #32]
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	3324      	adds	r3, #36	; 0x24
 8006878:	220b      	movs	r2, #11
 800687a:	4619      	mov	r1, r3
 800687c:	f7fe fcac 	bl	80051d8 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	6a1b      	ldr	r3, [r3, #32]
 800688a:	330c      	adds	r3, #12
 800688c:	f002 0218 	and.w	r2, r2, #24
 8006890:	b2d2      	uxtb	r2, r2
 8006892:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8006894:	69fb      	ldr	r3, [r7, #28]
 8006896:	2201      	movs	r2, #1
 8006898:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800689a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800689e:	4618      	mov	r0, r3
 80068a0:	3730      	adds	r7, #48	; 0x30
 80068a2:	46bd      	mov	sp, r7
 80068a4:	bd80      	pop	{r7, pc}
 80068a6:	bf00      	nop
 80068a8:	4ec4ec4f 	.word	0x4ec4ec4f

080068ac <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80068ac:	b580      	push	{r7, lr}
 80068ae:	b08a      	sub	sp, #40	; 0x28
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	6078      	str	r0, [r7, #4]
 80068b4:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 80068b6:	683b      	ldr	r3, [r7, #0]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	613b      	str	r3, [r7, #16]
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	691b      	ldr	r3, [r3, #16]
 80068c2:	60fb      	str	r3, [r7, #12]
 80068c4:	2300      	movs	r3, #0
 80068c6:	617b      	str	r3, [r7, #20]
 80068c8:	697b      	ldr	r3, [r7, #20]
 80068ca:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 80068cc:	69bb      	ldr	r3, [r7, #24]
 80068ce:	1c5a      	adds	r2, r3, #1
 80068d0:	61ba      	str	r2, [r7, #24]
 80068d2:	693a      	ldr	r2, [r7, #16]
 80068d4:	4413      	add	r3, r2
 80068d6:	781b      	ldrb	r3, [r3, #0]
 80068d8:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 80068da:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80068dc:	2b1f      	cmp	r3, #31
 80068de:	d940      	bls.n	8006962 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 80068e0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80068e2:	2b2f      	cmp	r3, #47	; 0x2f
 80068e4:	d006      	beq.n	80068f4 <create_name+0x48>
 80068e6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80068e8:	2b5c      	cmp	r3, #92	; 0x5c
 80068ea:	d110      	bne.n	800690e <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80068ec:	e002      	b.n	80068f4 <create_name+0x48>
 80068ee:	69bb      	ldr	r3, [r7, #24]
 80068f0:	3301      	adds	r3, #1
 80068f2:	61bb      	str	r3, [r7, #24]
 80068f4:	693a      	ldr	r2, [r7, #16]
 80068f6:	69bb      	ldr	r3, [r7, #24]
 80068f8:	4413      	add	r3, r2
 80068fa:	781b      	ldrb	r3, [r3, #0]
 80068fc:	2b2f      	cmp	r3, #47	; 0x2f
 80068fe:	d0f6      	beq.n	80068ee <create_name+0x42>
 8006900:	693a      	ldr	r2, [r7, #16]
 8006902:	69bb      	ldr	r3, [r7, #24]
 8006904:	4413      	add	r3, r2
 8006906:	781b      	ldrb	r3, [r3, #0]
 8006908:	2b5c      	cmp	r3, #92	; 0x5c
 800690a:	d0f0      	beq.n	80068ee <create_name+0x42>
			break;
 800690c:	e02a      	b.n	8006964 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800690e:	697b      	ldr	r3, [r7, #20]
 8006910:	2bfe      	cmp	r3, #254	; 0xfe
 8006912:	d901      	bls.n	8006918 <create_name+0x6c>
 8006914:	2306      	movs	r3, #6
 8006916:	e177      	b.n	8006c08 <create_name+0x35c>
#if !_LFN_UNICODE
		w &= 0xFF;
 8006918:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800691a:	b2db      	uxtb	r3, r3
 800691c:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800691e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006920:	2101      	movs	r1, #1
 8006922:	4618      	mov	r0, r3
 8006924:	f001 fac6 	bl	8007eb4 <ff_convert>
 8006928:	4603      	mov	r3, r0
 800692a:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800692c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800692e:	2b00      	cmp	r3, #0
 8006930:	d101      	bne.n	8006936 <create_name+0x8a>
 8006932:	2306      	movs	r3, #6
 8006934:	e168      	b.n	8006c08 <create_name+0x35c>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 8006936:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006938:	2b7f      	cmp	r3, #127	; 0x7f
 800693a:	d809      	bhi.n	8006950 <create_name+0xa4>
 800693c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800693e:	4619      	mov	r1, r3
 8006940:	48b3      	ldr	r0, [pc, #716]	; (8006c10 <create_name+0x364>)
 8006942:	f7fe fcac 	bl	800529e <chk_chr>
 8006946:	4603      	mov	r3, r0
 8006948:	2b00      	cmp	r3, #0
 800694a:	d001      	beq.n	8006950 <create_name+0xa4>
 800694c:	2306      	movs	r3, #6
 800694e:	e15b      	b.n	8006c08 <create_name+0x35c>
		lfn[di++] = w;					/* Store the Unicode character */
 8006950:	697b      	ldr	r3, [r7, #20]
 8006952:	1c5a      	adds	r2, r3, #1
 8006954:	617a      	str	r2, [r7, #20]
 8006956:	005b      	lsls	r3, r3, #1
 8006958:	68fa      	ldr	r2, [r7, #12]
 800695a:	4413      	add	r3, r2
 800695c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800695e:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8006960:	e7b4      	b.n	80068cc <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 8006962:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8006964:	693a      	ldr	r2, [r7, #16]
 8006966:	69bb      	ldr	r3, [r7, #24]
 8006968:	441a      	add	r2, r3
 800696a:	683b      	ldr	r3, [r7, #0]
 800696c:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800696e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006970:	2b1f      	cmp	r3, #31
 8006972:	d801      	bhi.n	8006978 <create_name+0xcc>
 8006974:	2304      	movs	r3, #4
 8006976:	e000      	b.n	800697a <create_name+0xce>
 8006978:	2300      	movs	r3, #0
 800697a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800697e:	e011      	b.n	80069a4 <create_name+0xf8>
		w = lfn[di - 1];
 8006980:	697b      	ldr	r3, [r7, #20]
 8006982:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8006986:	3b01      	subs	r3, #1
 8006988:	005b      	lsls	r3, r3, #1
 800698a:	68fa      	ldr	r2, [r7, #12]
 800698c:	4413      	add	r3, r2
 800698e:	881b      	ldrh	r3, [r3, #0]
 8006990:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 8006992:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006994:	2b20      	cmp	r3, #32
 8006996:	d002      	beq.n	800699e <create_name+0xf2>
 8006998:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800699a:	2b2e      	cmp	r3, #46	; 0x2e
 800699c:	d106      	bne.n	80069ac <create_name+0x100>
		di--;
 800699e:	697b      	ldr	r3, [r7, #20]
 80069a0:	3b01      	subs	r3, #1
 80069a2:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 80069a4:	697b      	ldr	r3, [r7, #20]
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d1ea      	bne.n	8006980 <create_name+0xd4>
 80069aa:	e000      	b.n	80069ae <create_name+0x102>
		if (w != ' ' && w != '.') break;
 80069ac:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 80069ae:	697b      	ldr	r3, [r7, #20]
 80069b0:	005b      	lsls	r3, r3, #1
 80069b2:	68fa      	ldr	r2, [r7, #12]
 80069b4:	4413      	add	r3, r2
 80069b6:	2200      	movs	r2, #0
 80069b8:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 80069ba:	697b      	ldr	r3, [r7, #20]
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d101      	bne.n	80069c4 <create_name+0x118>
 80069c0:	2306      	movs	r3, #6
 80069c2:	e121      	b.n	8006c08 <create_name+0x35c>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	3324      	adds	r3, #36	; 0x24
 80069c8:	220b      	movs	r2, #11
 80069ca:	2120      	movs	r1, #32
 80069cc:	4618      	mov	r0, r3
 80069ce:	f7fe fc24 	bl	800521a <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 80069d2:	2300      	movs	r3, #0
 80069d4:	61bb      	str	r3, [r7, #24]
 80069d6:	e002      	b.n	80069de <create_name+0x132>
 80069d8:	69bb      	ldr	r3, [r7, #24]
 80069da:	3301      	adds	r3, #1
 80069dc:	61bb      	str	r3, [r7, #24]
 80069de:	69bb      	ldr	r3, [r7, #24]
 80069e0:	005b      	lsls	r3, r3, #1
 80069e2:	68fa      	ldr	r2, [r7, #12]
 80069e4:	4413      	add	r3, r2
 80069e6:	881b      	ldrh	r3, [r3, #0]
 80069e8:	2b20      	cmp	r3, #32
 80069ea:	d0f5      	beq.n	80069d8 <create_name+0x12c>
 80069ec:	69bb      	ldr	r3, [r7, #24]
 80069ee:	005b      	lsls	r3, r3, #1
 80069f0:	68fa      	ldr	r2, [r7, #12]
 80069f2:	4413      	add	r3, r2
 80069f4:	881b      	ldrh	r3, [r3, #0]
 80069f6:	2b2e      	cmp	r3, #46	; 0x2e
 80069f8:	d0ee      	beq.n	80069d8 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 80069fa:	69bb      	ldr	r3, [r7, #24]
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d009      	beq.n	8006a14 <create_name+0x168>
 8006a00:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006a04:	f043 0303 	orr.w	r3, r3, #3
 8006a08:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8006a0c:	e002      	b.n	8006a14 <create_name+0x168>
 8006a0e:	697b      	ldr	r3, [r7, #20]
 8006a10:	3b01      	subs	r3, #1
 8006a12:	617b      	str	r3, [r7, #20]
 8006a14:	697b      	ldr	r3, [r7, #20]
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d009      	beq.n	8006a2e <create_name+0x182>
 8006a1a:	697b      	ldr	r3, [r7, #20]
 8006a1c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8006a20:	3b01      	subs	r3, #1
 8006a22:	005b      	lsls	r3, r3, #1
 8006a24:	68fa      	ldr	r2, [r7, #12]
 8006a26:	4413      	add	r3, r2
 8006a28:	881b      	ldrh	r3, [r3, #0]
 8006a2a:	2b2e      	cmp	r3, #46	; 0x2e
 8006a2c:	d1ef      	bne.n	8006a0e <create_name+0x162>

	i = b = 0; ni = 8;
 8006a2e:	2300      	movs	r3, #0
 8006a30:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8006a34:	2300      	movs	r3, #0
 8006a36:	623b      	str	r3, [r7, #32]
 8006a38:	2308      	movs	r3, #8
 8006a3a:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8006a3c:	69bb      	ldr	r3, [r7, #24]
 8006a3e:	1c5a      	adds	r2, r3, #1
 8006a40:	61ba      	str	r2, [r7, #24]
 8006a42:	005b      	lsls	r3, r3, #1
 8006a44:	68fa      	ldr	r2, [r7, #12]
 8006a46:	4413      	add	r3, r2
 8006a48:	881b      	ldrh	r3, [r3, #0]
 8006a4a:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 8006a4c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	f000 8090 	beq.w	8006b74 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8006a54:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006a56:	2b20      	cmp	r3, #32
 8006a58:	d006      	beq.n	8006a68 <create_name+0x1bc>
 8006a5a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006a5c:	2b2e      	cmp	r3, #46	; 0x2e
 8006a5e:	d10a      	bne.n	8006a76 <create_name+0x1ca>
 8006a60:	69ba      	ldr	r2, [r7, #24]
 8006a62:	697b      	ldr	r3, [r7, #20]
 8006a64:	429a      	cmp	r2, r3
 8006a66:	d006      	beq.n	8006a76 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 8006a68:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006a6c:	f043 0303 	orr.w	r3, r3, #3
 8006a70:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8006a74:	e07d      	b.n	8006b72 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8006a76:	6a3a      	ldr	r2, [r7, #32]
 8006a78:	69fb      	ldr	r3, [r7, #28]
 8006a7a:	429a      	cmp	r2, r3
 8006a7c:	d203      	bcs.n	8006a86 <create_name+0x1da>
 8006a7e:	69ba      	ldr	r2, [r7, #24]
 8006a80:	697b      	ldr	r3, [r7, #20]
 8006a82:	429a      	cmp	r2, r3
 8006a84:	d123      	bne.n	8006ace <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 8006a86:	69fb      	ldr	r3, [r7, #28]
 8006a88:	2b0b      	cmp	r3, #11
 8006a8a:	d106      	bne.n	8006a9a <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 8006a8c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006a90:	f043 0303 	orr.w	r3, r3, #3
 8006a94:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8006a98:	e06f      	b.n	8006b7a <create_name+0x2ce>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8006a9a:	69ba      	ldr	r2, [r7, #24]
 8006a9c:	697b      	ldr	r3, [r7, #20]
 8006a9e:	429a      	cmp	r2, r3
 8006aa0:	d005      	beq.n	8006aae <create_name+0x202>
 8006aa2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006aa6:	f043 0303 	orr.w	r3, r3, #3
 8006aaa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 8006aae:	69ba      	ldr	r2, [r7, #24]
 8006ab0:	697b      	ldr	r3, [r7, #20]
 8006ab2:	429a      	cmp	r2, r3
 8006ab4:	d860      	bhi.n	8006b78 <create_name+0x2cc>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8006ab6:	697b      	ldr	r3, [r7, #20]
 8006ab8:	61bb      	str	r3, [r7, #24]
 8006aba:	2308      	movs	r3, #8
 8006abc:	623b      	str	r3, [r7, #32]
 8006abe:	230b      	movs	r3, #11
 8006ac0:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8006ac2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8006ac6:	009b      	lsls	r3, r3, #2
 8006ac8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8006acc:	e051      	b.n	8006b72 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8006ace:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006ad0:	2b7f      	cmp	r3, #127	; 0x7f
 8006ad2:	d914      	bls.n	8006afe <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8006ad4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006ad6:	2100      	movs	r1, #0
 8006ad8:	4618      	mov	r0, r3
 8006ada:	f001 f9eb 	bl	8007eb4 <ff_convert>
 8006ade:	4603      	mov	r3, r0
 8006ae0:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8006ae2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d004      	beq.n	8006af2 <create_name+0x246>
 8006ae8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006aea:	3b80      	subs	r3, #128	; 0x80
 8006aec:	4a49      	ldr	r2, [pc, #292]	; (8006c14 <create_name+0x368>)
 8006aee:	5cd3      	ldrb	r3, [r2, r3]
 8006af0:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 8006af2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006af6:	f043 0302 	orr.w	r3, r3, #2
 8006afa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8006afe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d007      	beq.n	8006b14 <create_name+0x268>
 8006b04:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006b06:	4619      	mov	r1, r3
 8006b08:	4843      	ldr	r0, [pc, #268]	; (8006c18 <create_name+0x36c>)
 8006b0a:	f7fe fbc8 	bl	800529e <chk_chr>
 8006b0e:	4603      	mov	r3, r0
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d008      	beq.n	8006b26 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8006b14:	235f      	movs	r3, #95	; 0x5f
 8006b16:	84bb      	strh	r3, [r7, #36]	; 0x24
 8006b18:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006b1c:	f043 0303 	orr.w	r3, r3, #3
 8006b20:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8006b24:	e01b      	b.n	8006b5e <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8006b26:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006b28:	2b40      	cmp	r3, #64	; 0x40
 8006b2a:	d909      	bls.n	8006b40 <create_name+0x294>
 8006b2c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006b2e:	2b5a      	cmp	r3, #90	; 0x5a
 8006b30:	d806      	bhi.n	8006b40 <create_name+0x294>
					b |= 2;
 8006b32:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8006b36:	f043 0302 	orr.w	r3, r3, #2
 8006b3a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8006b3e:	e00e      	b.n	8006b5e <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8006b40:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006b42:	2b60      	cmp	r3, #96	; 0x60
 8006b44:	d90b      	bls.n	8006b5e <create_name+0x2b2>
 8006b46:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006b48:	2b7a      	cmp	r3, #122	; 0x7a
 8006b4a:	d808      	bhi.n	8006b5e <create_name+0x2b2>
						b |= 1; w -= 0x20;
 8006b4c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8006b50:	f043 0301 	orr.w	r3, r3, #1
 8006b54:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8006b58:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006b5a:	3b20      	subs	r3, #32
 8006b5c:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8006b5e:	6a3b      	ldr	r3, [r7, #32]
 8006b60:	1c5a      	adds	r2, r3, #1
 8006b62:	623a      	str	r2, [r7, #32]
 8006b64:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006b66:	b2d1      	uxtb	r1, r2
 8006b68:	687a      	ldr	r2, [r7, #4]
 8006b6a:	4413      	add	r3, r2
 8006b6c:	460a      	mov	r2, r1
 8006b6e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 8006b72:	e763      	b.n	8006a3c <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 8006b74:	bf00      	nop
 8006b76:	e000      	b.n	8006b7a <create_name+0x2ce>
			if (si > di) break;			/* No extension */
 8006b78:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006b80:	2be5      	cmp	r3, #229	; 0xe5
 8006b82:	d103      	bne.n	8006b8c <create_name+0x2e0>
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	2205      	movs	r2, #5
 8006b88:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 8006b8c:	69fb      	ldr	r3, [r7, #28]
 8006b8e:	2b08      	cmp	r3, #8
 8006b90:	d104      	bne.n	8006b9c <create_name+0x2f0>
 8006b92:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8006b96:	009b      	lsls	r3, r3, #2
 8006b98:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8006b9c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8006ba0:	f003 030c 	and.w	r3, r3, #12
 8006ba4:	2b0c      	cmp	r3, #12
 8006ba6:	d005      	beq.n	8006bb4 <create_name+0x308>
 8006ba8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8006bac:	f003 0303 	and.w	r3, r3, #3
 8006bb0:	2b03      	cmp	r3, #3
 8006bb2:	d105      	bne.n	8006bc0 <create_name+0x314>
 8006bb4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006bb8:	f043 0302 	orr.w	r3, r3, #2
 8006bbc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8006bc0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006bc4:	f003 0302 	and.w	r3, r3, #2
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d117      	bne.n	8006bfc <create_name+0x350>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8006bcc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8006bd0:	f003 0303 	and.w	r3, r3, #3
 8006bd4:	2b01      	cmp	r3, #1
 8006bd6:	d105      	bne.n	8006be4 <create_name+0x338>
 8006bd8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006bdc:	f043 0310 	orr.w	r3, r3, #16
 8006be0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8006be4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8006be8:	f003 030c 	and.w	r3, r3, #12
 8006bec:	2b04      	cmp	r3, #4
 8006bee:	d105      	bne.n	8006bfc <create_name+0x350>
 8006bf0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006bf4:	f043 0308 	orr.w	r3, r3, #8
 8006bf8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8006c02:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 8006c06:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 8006c08:	4618      	mov	r0, r3
 8006c0a:	3728      	adds	r7, #40	; 0x28
 8006c0c:	46bd      	mov	sp, r7
 8006c0e:	bd80      	pop	{r7, pc}
 8006c10:	0800c72c 	.word	0x0800c72c
 8006c14:	0800c7f8 	.word	0x0800c7f8
 8006c18:	0800c738 	.word	0x0800c738

08006c1c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8006c1c:	b580      	push	{r7, lr}
 8006c1e:	b086      	sub	sp, #24
 8006c20:	af00      	add	r7, sp, #0
 8006c22:	6078      	str	r0, [r7, #4]
 8006c24:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8006c2a:	693b      	ldr	r3, [r7, #16]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8006c30:	e002      	b.n	8006c38 <follow_path+0x1c>
 8006c32:	683b      	ldr	r3, [r7, #0]
 8006c34:	3301      	adds	r3, #1
 8006c36:	603b      	str	r3, [r7, #0]
 8006c38:	683b      	ldr	r3, [r7, #0]
 8006c3a:	781b      	ldrb	r3, [r3, #0]
 8006c3c:	2b2f      	cmp	r3, #47	; 0x2f
 8006c3e:	d0f8      	beq.n	8006c32 <follow_path+0x16>
 8006c40:	683b      	ldr	r3, [r7, #0]
 8006c42:	781b      	ldrb	r3, [r3, #0]
 8006c44:	2b5c      	cmp	r3, #92	; 0x5c
 8006c46:	d0f4      	beq.n	8006c32 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8006c48:	693b      	ldr	r3, [r7, #16]
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8006c4e:	683b      	ldr	r3, [r7, #0]
 8006c50:	781b      	ldrb	r3, [r3, #0]
 8006c52:	2b1f      	cmp	r3, #31
 8006c54:	d80a      	bhi.n	8006c6c <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	2280      	movs	r2, #128	; 0x80
 8006c5a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8006c5e:	2100      	movs	r1, #0
 8006c60:	6878      	ldr	r0, [r7, #4]
 8006c62:	f7ff f8fb 	bl	8005e5c <dir_sdi>
 8006c66:	4603      	mov	r3, r0
 8006c68:	75fb      	strb	r3, [r7, #23]
 8006c6a:	e048      	b.n	8006cfe <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8006c6c:	463b      	mov	r3, r7
 8006c6e:	4619      	mov	r1, r3
 8006c70:	6878      	ldr	r0, [r7, #4]
 8006c72:	f7ff fe1b 	bl	80068ac <create_name>
 8006c76:	4603      	mov	r3, r0
 8006c78:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8006c7a:	7dfb      	ldrb	r3, [r7, #23]
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d139      	bne.n	8006cf4 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 8006c80:	6878      	ldr	r0, [r7, #4]
 8006c82:	f7ff fc5a 	bl	800653a <dir_find>
 8006c86:	4603      	mov	r3, r0
 8006c88:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8006c90:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8006c92:	7dfb      	ldrb	r3, [r7, #23]
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d00a      	beq.n	8006cae <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8006c98:	7dfb      	ldrb	r3, [r7, #23]
 8006c9a:	2b04      	cmp	r3, #4
 8006c9c:	d12c      	bne.n	8006cf8 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8006c9e:	7afb      	ldrb	r3, [r7, #11]
 8006ca0:	f003 0304 	and.w	r3, r3, #4
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d127      	bne.n	8006cf8 <follow_path+0xdc>
 8006ca8:	2305      	movs	r3, #5
 8006caa:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8006cac:	e024      	b.n	8006cf8 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8006cae:	7afb      	ldrb	r3, [r7, #11]
 8006cb0:	f003 0304 	and.w	r3, r3, #4
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d121      	bne.n	8006cfc <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8006cb8:	693b      	ldr	r3, [r7, #16]
 8006cba:	799b      	ldrb	r3, [r3, #6]
 8006cbc:	f003 0310 	and.w	r3, r3, #16
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d102      	bne.n	8006cca <follow_path+0xae>
				res = FR_NO_PATH; break;
 8006cc4:	2305      	movs	r3, #5
 8006cc6:	75fb      	strb	r3, [r7, #23]
 8006cc8:	e019      	b.n	8006cfe <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	695b      	ldr	r3, [r3, #20]
 8006cd4:	68fa      	ldr	r2, [r7, #12]
 8006cd6:	8992      	ldrh	r2, [r2, #12]
 8006cd8:	fbb3 f0f2 	udiv	r0, r3, r2
 8006cdc:	fb02 f200 	mul.w	r2, r2, r0
 8006ce0:	1a9b      	subs	r3, r3, r2
 8006ce2:	440b      	add	r3, r1
 8006ce4:	4619      	mov	r1, r3
 8006ce6:	68f8      	ldr	r0, [r7, #12]
 8006ce8:	f7ff fa5e 	bl	80061a8 <ld_clust>
 8006cec:	4602      	mov	r2, r0
 8006cee:	693b      	ldr	r3, [r7, #16]
 8006cf0:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8006cf2:	e7bb      	b.n	8006c6c <follow_path+0x50>
			if (res != FR_OK) break;
 8006cf4:	bf00      	nop
 8006cf6:	e002      	b.n	8006cfe <follow_path+0xe2>
				break;
 8006cf8:	bf00      	nop
 8006cfa:	e000      	b.n	8006cfe <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8006cfc:	bf00      	nop
			}
		}
	}

	return res;
 8006cfe:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d00:	4618      	mov	r0, r3
 8006d02:	3718      	adds	r7, #24
 8006d04:	46bd      	mov	sp, r7
 8006d06:	bd80      	pop	{r7, pc}

08006d08 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8006d08:	b480      	push	{r7}
 8006d0a:	b087      	sub	sp, #28
 8006d0c:	af00      	add	r7, sp, #0
 8006d0e:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8006d10:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006d14:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d031      	beq.n	8006d82 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	617b      	str	r3, [r7, #20]
 8006d24:	e002      	b.n	8006d2c <get_ldnumber+0x24>
 8006d26:	697b      	ldr	r3, [r7, #20]
 8006d28:	3301      	adds	r3, #1
 8006d2a:	617b      	str	r3, [r7, #20]
 8006d2c:	697b      	ldr	r3, [r7, #20]
 8006d2e:	781b      	ldrb	r3, [r3, #0]
 8006d30:	2b1f      	cmp	r3, #31
 8006d32:	d903      	bls.n	8006d3c <get_ldnumber+0x34>
 8006d34:	697b      	ldr	r3, [r7, #20]
 8006d36:	781b      	ldrb	r3, [r3, #0]
 8006d38:	2b3a      	cmp	r3, #58	; 0x3a
 8006d3a:	d1f4      	bne.n	8006d26 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8006d3c:	697b      	ldr	r3, [r7, #20]
 8006d3e:	781b      	ldrb	r3, [r3, #0]
 8006d40:	2b3a      	cmp	r3, #58	; 0x3a
 8006d42:	d11c      	bne.n	8006d7e <get_ldnumber+0x76>
			tp = *path;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	1c5a      	adds	r2, r3, #1
 8006d4e:	60fa      	str	r2, [r7, #12]
 8006d50:	781b      	ldrb	r3, [r3, #0]
 8006d52:	3b30      	subs	r3, #48	; 0x30
 8006d54:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8006d56:	68bb      	ldr	r3, [r7, #8]
 8006d58:	2b09      	cmp	r3, #9
 8006d5a:	d80e      	bhi.n	8006d7a <get_ldnumber+0x72>
 8006d5c:	68fa      	ldr	r2, [r7, #12]
 8006d5e:	697b      	ldr	r3, [r7, #20]
 8006d60:	429a      	cmp	r2, r3
 8006d62:	d10a      	bne.n	8006d7a <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8006d64:	68bb      	ldr	r3, [r7, #8]
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d107      	bne.n	8006d7a <get_ldnumber+0x72>
					vol = (int)i;
 8006d6a:	68bb      	ldr	r3, [r7, #8]
 8006d6c:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8006d6e:	697b      	ldr	r3, [r7, #20]
 8006d70:	3301      	adds	r3, #1
 8006d72:	617b      	str	r3, [r7, #20]
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	697a      	ldr	r2, [r7, #20]
 8006d78:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8006d7a:	693b      	ldr	r3, [r7, #16]
 8006d7c:	e002      	b.n	8006d84 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8006d7e:	2300      	movs	r3, #0
 8006d80:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8006d82:	693b      	ldr	r3, [r7, #16]
}
 8006d84:	4618      	mov	r0, r3
 8006d86:	371c      	adds	r7, #28
 8006d88:	46bd      	mov	sp, r7
 8006d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d8e:	4770      	bx	lr

08006d90 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8006d90:	b580      	push	{r7, lr}
 8006d92:	b082      	sub	sp, #8
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	6078      	str	r0, [r7, #4]
 8006d98:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	2200      	movs	r2, #0
 8006d9e:	70da      	strb	r2, [r3, #3]
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006da6:	639a      	str	r2, [r3, #56]	; 0x38
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8006da8:	6839      	ldr	r1, [r7, #0]
 8006daa:	6878      	ldr	r0, [r7, #4]
 8006dac:	f7fe fc74 	bl	8005698 <move_window>
 8006db0:	4603      	mov	r3, r0
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d001      	beq.n	8006dba <check_fs+0x2a>
 8006db6:	2304      	movs	r3, #4
 8006db8:	e038      	b.n	8006e2c <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	333c      	adds	r3, #60	; 0x3c
 8006dbe:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8006dc2:	4618      	mov	r0, r3
 8006dc4:	f7fe f986 	bl	80050d4 <ld_word>
 8006dc8:	4603      	mov	r3, r0
 8006dca:	461a      	mov	r2, r3
 8006dcc:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8006dd0:	429a      	cmp	r2, r3
 8006dd2:	d001      	beq.n	8006dd8 <check_fs+0x48>
 8006dd4:	2303      	movs	r3, #3
 8006dd6:	e029      	b.n	8006e2c <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006dde:	2be9      	cmp	r3, #233	; 0xe9
 8006de0:	d009      	beq.n	8006df6 <check_fs+0x66>
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006de8:	2beb      	cmp	r3, #235	; 0xeb
 8006dea:	d11e      	bne.n	8006e2a <check_fs+0x9a>
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006df2:	2b90      	cmp	r3, #144	; 0x90
 8006df4:	d119      	bne.n	8006e2a <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	333c      	adds	r3, #60	; 0x3c
 8006dfa:	3336      	adds	r3, #54	; 0x36
 8006dfc:	4618      	mov	r0, r3
 8006dfe:	f7fe f981 	bl	8005104 <ld_dword>
 8006e02:	4603      	mov	r3, r0
 8006e04:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006e08:	4a0a      	ldr	r2, [pc, #40]	; (8006e34 <check_fs+0xa4>)
 8006e0a:	4293      	cmp	r3, r2
 8006e0c:	d101      	bne.n	8006e12 <check_fs+0x82>
 8006e0e:	2300      	movs	r3, #0
 8006e10:	e00c      	b.n	8006e2c <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	333c      	adds	r3, #60	; 0x3c
 8006e16:	3352      	adds	r3, #82	; 0x52
 8006e18:	4618      	mov	r0, r3
 8006e1a:	f7fe f973 	bl	8005104 <ld_dword>
 8006e1e:	4603      	mov	r3, r0
 8006e20:	4a05      	ldr	r2, [pc, #20]	; (8006e38 <check_fs+0xa8>)
 8006e22:	4293      	cmp	r3, r2
 8006e24:	d101      	bne.n	8006e2a <check_fs+0x9a>
 8006e26:	2300      	movs	r3, #0
 8006e28:	e000      	b.n	8006e2c <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8006e2a:	2302      	movs	r3, #2
}
 8006e2c:	4618      	mov	r0, r3
 8006e2e:	3708      	adds	r7, #8
 8006e30:	46bd      	mov	sp, r7
 8006e32:	bd80      	pop	{r7, pc}
 8006e34:	00544146 	.word	0x00544146
 8006e38:	33544146 	.word	0x33544146

08006e3c <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8006e3c:	b580      	push	{r7, lr}
 8006e3e:	b096      	sub	sp, #88	; 0x58
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	60f8      	str	r0, [r7, #12]
 8006e44:	60b9      	str	r1, [r7, #8]
 8006e46:	4613      	mov	r3, r2
 8006e48:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8006e4a:	68bb      	ldr	r3, [r7, #8]
 8006e4c:	2200      	movs	r2, #0
 8006e4e:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8006e50:	68f8      	ldr	r0, [r7, #12]
 8006e52:	f7ff ff59 	bl	8006d08 <get_ldnumber>
 8006e56:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8006e58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	da01      	bge.n	8006e62 <find_volume+0x26>
 8006e5e:	230b      	movs	r3, #11
 8006e60:	e26c      	b.n	800733c <find_volume+0x500>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8006e62:	4aa4      	ldr	r2, [pc, #656]	; (80070f4 <find_volume+0x2b8>)
 8006e64:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006e66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006e6a:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8006e6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d101      	bne.n	8006e76 <find_volume+0x3a>
 8006e72:	230c      	movs	r3, #12
 8006e74:	e262      	b.n	800733c <find_volume+0x500>

	ENTER_FF(fs);						/* Lock the volume */
 8006e76:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006e78:	f7fe fa2c 	bl	80052d4 <lock_fs>
 8006e7c:	4603      	mov	r3, r0
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d101      	bne.n	8006e86 <find_volume+0x4a>
 8006e82:	230f      	movs	r3, #15
 8006e84:	e25a      	b.n	800733c <find_volume+0x500>
	*rfs = fs;							/* Return pointer to the file system object */
 8006e86:	68bb      	ldr	r3, [r7, #8]
 8006e88:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006e8a:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8006e8c:	79fb      	ldrb	r3, [r7, #7]
 8006e8e:	f023 0301 	bic.w	r3, r3, #1
 8006e92:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8006e94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e96:	781b      	ldrb	r3, [r3, #0]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d01a      	beq.n	8006ed2 <find_volume+0x96>
		stat = disk_status(fs->drv);
 8006e9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e9e:	785b      	ldrb	r3, [r3, #1]
 8006ea0:	4618      	mov	r0, r3
 8006ea2:	f7fe f879 	bl	8004f98 <disk_status>
 8006ea6:	4603      	mov	r3, r0
 8006ea8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8006eac:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006eb0:	f003 0301 	and.w	r3, r3, #1
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d10c      	bne.n	8006ed2 <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8006eb8:	79fb      	ldrb	r3, [r7, #7]
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d007      	beq.n	8006ece <find_volume+0x92>
 8006ebe:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006ec2:	f003 0304 	and.w	r3, r3, #4
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d001      	beq.n	8006ece <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 8006eca:	230a      	movs	r3, #10
 8006ecc:	e236      	b.n	800733c <find_volume+0x500>
			}
			return FR_OK;				/* The file system object is valid */
 8006ece:	2300      	movs	r3, #0
 8006ed0:	e234      	b.n	800733c <find_volume+0x500>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8006ed2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ed4:	2200      	movs	r2, #0
 8006ed6:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8006ed8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006eda:	b2da      	uxtb	r2, r3
 8006edc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ede:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8006ee0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ee2:	785b      	ldrb	r3, [r3, #1]
 8006ee4:	4618      	mov	r0, r3
 8006ee6:	f7fe f871 	bl	8004fcc <disk_initialize>
 8006eea:	4603      	mov	r3, r0
 8006eec:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8006ef0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006ef4:	f003 0301 	and.w	r3, r3, #1
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d001      	beq.n	8006f00 <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8006efc:	2303      	movs	r3, #3
 8006efe:	e21d      	b.n	800733c <find_volume+0x500>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8006f00:	79fb      	ldrb	r3, [r7, #7]
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d007      	beq.n	8006f16 <find_volume+0xda>
 8006f06:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006f0a:	f003 0304 	and.w	r3, r3, #4
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d001      	beq.n	8006f16 <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 8006f12:	230a      	movs	r3, #10
 8006f14:	e212      	b.n	800733c <find_volume+0x500>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 8006f16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f18:	7858      	ldrb	r0, [r3, #1]
 8006f1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f1c:	330c      	adds	r3, #12
 8006f1e:	461a      	mov	r2, r3
 8006f20:	2102      	movs	r1, #2
 8006f22:	f7fe f8b9 	bl	8005098 <disk_ioctl>
 8006f26:	4603      	mov	r3, r0
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d001      	beq.n	8006f30 <find_volume+0xf4>
 8006f2c:	2301      	movs	r3, #1
 8006f2e:	e205      	b.n	800733c <find_volume+0x500>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8006f30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f32:	899b      	ldrh	r3, [r3, #12]
 8006f34:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f38:	d80d      	bhi.n	8006f56 <find_volume+0x11a>
 8006f3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f3c:	899b      	ldrh	r3, [r3, #12]
 8006f3e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006f42:	d308      	bcc.n	8006f56 <find_volume+0x11a>
 8006f44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f46:	899b      	ldrh	r3, [r3, #12]
 8006f48:	461a      	mov	r2, r3
 8006f4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f4c:	899b      	ldrh	r3, [r3, #12]
 8006f4e:	3b01      	subs	r3, #1
 8006f50:	4013      	ands	r3, r2
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d001      	beq.n	8006f5a <find_volume+0x11e>
 8006f56:	2301      	movs	r3, #1
 8006f58:	e1f0      	b.n	800733c <find_volume+0x500>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8006f5e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8006f60:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006f62:	f7ff ff15 	bl	8006d90 <check_fs>
 8006f66:	4603      	mov	r3, r0
 8006f68:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8006f6c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006f70:	2b02      	cmp	r3, #2
 8006f72:	d14b      	bne.n	800700c <find_volume+0x1d0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8006f74:	2300      	movs	r3, #0
 8006f76:	643b      	str	r3, [r7, #64]	; 0x40
 8006f78:	e01f      	b.n	8006fba <find_volume+0x17e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8006f7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f7c:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 8006f80:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006f82:	011b      	lsls	r3, r3, #4
 8006f84:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8006f88:	4413      	add	r3, r2
 8006f8a:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8006f8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f8e:	3304      	adds	r3, #4
 8006f90:	781b      	ldrb	r3, [r3, #0]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d006      	beq.n	8006fa4 <find_volume+0x168>
 8006f96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f98:	3308      	adds	r3, #8
 8006f9a:	4618      	mov	r0, r3
 8006f9c:	f7fe f8b2 	bl	8005104 <ld_dword>
 8006fa0:	4602      	mov	r2, r0
 8006fa2:	e000      	b.n	8006fa6 <find_volume+0x16a>
 8006fa4:	2200      	movs	r2, #0
 8006fa6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006fa8:	009b      	lsls	r3, r3, #2
 8006faa:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8006fae:	440b      	add	r3, r1
 8006fb0:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8006fb4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006fb6:	3301      	adds	r3, #1
 8006fb8:	643b      	str	r3, [r7, #64]	; 0x40
 8006fba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006fbc:	2b03      	cmp	r3, #3
 8006fbe:	d9dc      	bls.n	8006f7a <find_volume+0x13e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8006fc0:	2300      	movs	r3, #0
 8006fc2:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8006fc4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d002      	beq.n	8006fd0 <find_volume+0x194>
 8006fca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006fcc:	3b01      	subs	r3, #1
 8006fce:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8006fd0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006fd2:	009b      	lsls	r3, r3, #2
 8006fd4:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8006fd8:	4413      	add	r3, r2
 8006fda:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8006fde:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8006fe0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d005      	beq.n	8006ff2 <find_volume+0x1b6>
 8006fe6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8006fe8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006fea:	f7ff fed1 	bl	8006d90 <check_fs>
 8006fee:	4603      	mov	r3, r0
 8006ff0:	e000      	b.n	8006ff4 <find_volume+0x1b8>
 8006ff2:	2303      	movs	r3, #3
 8006ff4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8006ff8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006ffc:	2b01      	cmp	r3, #1
 8006ffe:	d905      	bls.n	800700c <find_volume+0x1d0>
 8007000:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007002:	3301      	adds	r3, #1
 8007004:	643b      	str	r3, [r7, #64]	; 0x40
 8007006:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007008:	2b03      	cmp	r3, #3
 800700a:	d9e1      	bls.n	8006fd0 <find_volume+0x194>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800700c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007010:	2b04      	cmp	r3, #4
 8007012:	d101      	bne.n	8007018 <find_volume+0x1dc>
 8007014:	2301      	movs	r3, #1
 8007016:	e191      	b.n	800733c <find_volume+0x500>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8007018:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800701c:	2b01      	cmp	r3, #1
 800701e:	d901      	bls.n	8007024 <find_volume+0x1e8>
 8007020:	230d      	movs	r3, #13
 8007022:	e18b      	b.n	800733c <find_volume+0x500>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8007024:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007026:	333c      	adds	r3, #60	; 0x3c
 8007028:	330b      	adds	r3, #11
 800702a:	4618      	mov	r0, r3
 800702c:	f7fe f852 	bl	80050d4 <ld_word>
 8007030:	4603      	mov	r3, r0
 8007032:	461a      	mov	r2, r3
 8007034:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007036:	899b      	ldrh	r3, [r3, #12]
 8007038:	429a      	cmp	r2, r3
 800703a:	d001      	beq.n	8007040 <find_volume+0x204>
 800703c:	230d      	movs	r3, #13
 800703e:	e17d      	b.n	800733c <find_volume+0x500>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8007040:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007042:	333c      	adds	r3, #60	; 0x3c
 8007044:	3316      	adds	r3, #22
 8007046:	4618      	mov	r0, r3
 8007048:	f7fe f844 	bl	80050d4 <ld_word>
 800704c:	4603      	mov	r3, r0
 800704e:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8007050:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007052:	2b00      	cmp	r3, #0
 8007054:	d106      	bne.n	8007064 <find_volume+0x228>
 8007056:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007058:	333c      	adds	r3, #60	; 0x3c
 800705a:	3324      	adds	r3, #36	; 0x24
 800705c:	4618      	mov	r0, r3
 800705e:	f7fe f851 	bl	8005104 <ld_dword>
 8007062:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8007064:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007066:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007068:	625a      	str	r2, [r3, #36]	; 0x24

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800706a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800706c:	f893 204c 	ldrb.w	r2, [r3, #76]	; 0x4c
 8007070:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007072:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8007074:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007076:	789b      	ldrb	r3, [r3, #2]
 8007078:	2b01      	cmp	r3, #1
 800707a:	d005      	beq.n	8007088 <find_volume+0x24c>
 800707c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800707e:	789b      	ldrb	r3, [r3, #2]
 8007080:	2b02      	cmp	r3, #2
 8007082:	d001      	beq.n	8007088 <find_volume+0x24c>
 8007084:	230d      	movs	r3, #13
 8007086:	e159      	b.n	800733c <find_volume+0x500>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8007088:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800708a:	789b      	ldrb	r3, [r3, #2]
 800708c:	461a      	mov	r2, r3
 800708e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007090:	fb02 f303 	mul.w	r3, r2, r3
 8007094:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8007096:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007098:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 800709c:	b29a      	uxth	r2, r3
 800709e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070a0:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80070a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070a4:	895b      	ldrh	r3, [r3, #10]
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d008      	beq.n	80070bc <find_volume+0x280>
 80070aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070ac:	895b      	ldrh	r3, [r3, #10]
 80070ae:	461a      	mov	r2, r3
 80070b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070b2:	895b      	ldrh	r3, [r3, #10]
 80070b4:	3b01      	subs	r3, #1
 80070b6:	4013      	ands	r3, r2
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d001      	beq.n	80070c0 <find_volume+0x284>
 80070bc:	230d      	movs	r3, #13
 80070be:	e13d      	b.n	800733c <find_volume+0x500>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 80070c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070c2:	333c      	adds	r3, #60	; 0x3c
 80070c4:	3311      	adds	r3, #17
 80070c6:	4618      	mov	r0, r3
 80070c8:	f7fe f804 	bl	80050d4 <ld_word>
 80070cc:	4603      	mov	r3, r0
 80070ce:	461a      	mov	r2, r3
 80070d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070d2:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80070d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070d6:	891b      	ldrh	r3, [r3, #8]
 80070d8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80070da:	8992      	ldrh	r2, [r2, #12]
 80070dc:	0952      	lsrs	r2, r2, #5
 80070de:	b292      	uxth	r2, r2
 80070e0:	fbb3 f1f2 	udiv	r1, r3, r2
 80070e4:	fb02 f201 	mul.w	r2, r2, r1
 80070e8:	1a9b      	subs	r3, r3, r2
 80070ea:	b29b      	uxth	r3, r3
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d003      	beq.n	80070f8 <find_volume+0x2bc>
 80070f0:	230d      	movs	r3, #13
 80070f2:	e123      	b.n	800733c <find_volume+0x500>
 80070f4:	200000b0 	.word	0x200000b0

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 80070f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070fa:	333c      	adds	r3, #60	; 0x3c
 80070fc:	3313      	adds	r3, #19
 80070fe:	4618      	mov	r0, r3
 8007100:	f7fd ffe8 	bl	80050d4 <ld_word>
 8007104:	4603      	mov	r3, r0
 8007106:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8007108:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800710a:	2b00      	cmp	r3, #0
 800710c:	d106      	bne.n	800711c <find_volume+0x2e0>
 800710e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007110:	333c      	adds	r3, #60	; 0x3c
 8007112:	3320      	adds	r3, #32
 8007114:	4618      	mov	r0, r3
 8007116:	f7fd fff5 	bl	8005104 <ld_dword>
 800711a:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800711c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800711e:	333c      	adds	r3, #60	; 0x3c
 8007120:	330e      	adds	r3, #14
 8007122:	4618      	mov	r0, r3
 8007124:	f7fd ffd6 	bl	80050d4 <ld_word>
 8007128:	4603      	mov	r3, r0
 800712a:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800712c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800712e:	2b00      	cmp	r3, #0
 8007130:	d101      	bne.n	8007136 <find_volume+0x2fa>
 8007132:	230d      	movs	r3, #13
 8007134:	e102      	b.n	800733c <find_volume+0x500>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8007136:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8007138:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800713a:	4413      	add	r3, r2
 800713c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800713e:	8911      	ldrh	r1, [r2, #8]
 8007140:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007142:	8992      	ldrh	r2, [r2, #12]
 8007144:	0952      	lsrs	r2, r2, #5
 8007146:	b292      	uxth	r2, r2
 8007148:	fbb1 f2f2 	udiv	r2, r1, r2
 800714c:	b292      	uxth	r2, r2
 800714e:	4413      	add	r3, r2
 8007150:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8007152:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007154:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007156:	429a      	cmp	r2, r3
 8007158:	d201      	bcs.n	800715e <find_volume+0x322>
 800715a:	230d      	movs	r3, #13
 800715c:	e0ee      	b.n	800733c <find_volume+0x500>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800715e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007160:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007162:	1ad3      	subs	r3, r2, r3
 8007164:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007166:	8952      	ldrh	r2, [r2, #10]
 8007168:	fbb3 f3f2 	udiv	r3, r3, r2
 800716c:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800716e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007170:	2b00      	cmp	r3, #0
 8007172:	d101      	bne.n	8007178 <find_volume+0x33c>
 8007174:	230d      	movs	r3, #13
 8007176:	e0e1      	b.n	800733c <find_volume+0x500>
		fmt = FS_FAT32;
 8007178:	2303      	movs	r3, #3
 800717a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800717e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007180:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8007184:	4293      	cmp	r3, r2
 8007186:	d802      	bhi.n	800718e <find_volume+0x352>
 8007188:	2302      	movs	r3, #2
 800718a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800718e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007190:	f640 72f5 	movw	r2, #4085	; 0xff5
 8007194:	4293      	cmp	r3, r2
 8007196:	d802      	bhi.n	800719e <find_volume+0x362>
 8007198:	2301      	movs	r3, #1
 800719a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800719e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071a0:	1c9a      	adds	r2, r3, #2
 80071a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071a4:	621a      	str	r2, [r3, #32]
		fs->volbase = bsect;							/* Volume start sector */
 80071a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071a8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80071aa:	629a      	str	r2, [r3, #40]	; 0x28
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80071ac:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80071ae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80071b0:	441a      	add	r2, r3
 80071b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071b4:	62da      	str	r2, [r3, #44]	; 0x2c
		fs->database = bsect + sysect;					/* Data start sector */
 80071b6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80071b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071ba:	441a      	add	r2, r3
 80071bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071be:	635a      	str	r2, [r3, #52]	; 0x34
		if (fmt == FS_FAT32) {
 80071c0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80071c4:	2b03      	cmp	r3, #3
 80071c6:	d11e      	bne.n	8007206 <find_volume+0x3ca>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80071c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071ca:	333c      	adds	r3, #60	; 0x3c
 80071cc:	332a      	adds	r3, #42	; 0x2a
 80071ce:	4618      	mov	r0, r3
 80071d0:	f7fd ff80 	bl	80050d4 <ld_word>
 80071d4:	4603      	mov	r3, r0
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d001      	beq.n	80071de <find_volume+0x3a2>
 80071da:	230d      	movs	r3, #13
 80071dc:	e0ae      	b.n	800733c <find_volume+0x500>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 80071de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071e0:	891b      	ldrh	r3, [r3, #8]
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d001      	beq.n	80071ea <find_volume+0x3ae>
 80071e6:	230d      	movs	r3, #13
 80071e8:	e0a8      	b.n	800733c <find_volume+0x500>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 80071ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071ec:	333c      	adds	r3, #60	; 0x3c
 80071ee:	332c      	adds	r3, #44	; 0x2c
 80071f0:	4618      	mov	r0, r3
 80071f2:	f7fd ff87 	bl	8005104 <ld_dword>
 80071f6:	4602      	mov	r2, r0
 80071f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071fa:	631a      	str	r2, [r3, #48]	; 0x30
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 80071fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071fe:	6a1b      	ldr	r3, [r3, #32]
 8007200:	009b      	lsls	r3, r3, #2
 8007202:	647b      	str	r3, [r7, #68]	; 0x44
 8007204:	e01f      	b.n	8007246 <find_volume+0x40a>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8007206:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007208:	891b      	ldrh	r3, [r3, #8]
 800720a:	2b00      	cmp	r3, #0
 800720c:	d101      	bne.n	8007212 <find_volume+0x3d6>
 800720e:	230d      	movs	r3, #13
 8007210:	e094      	b.n	800733c <find_volume+0x500>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8007212:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007214:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007216:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007218:	441a      	add	r2, r3
 800721a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800721c:	631a      	str	r2, [r3, #48]	; 0x30
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800721e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007222:	2b02      	cmp	r3, #2
 8007224:	d103      	bne.n	800722e <find_volume+0x3f2>
 8007226:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007228:	6a1b      	ldr	r3, [r3, #32]
 800722a:	005b      	lsls	r3, r3, #1
 800722c:	e00a      	b.n	8007244 <find_volume+0x408>
 800722e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007230:	6a1a      	ldr	r2, [r3, #32]
 8007232:	4613      	mov	r3, r2
 8007234:	005b      	lsls	r3, r3, #1
 8007236:	4413      	add	r3, r2
 8007238:	085a      	lsrs	r2, r3, #1
 800723a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800723c:	6a1b      	ldr	r3, [r3, #32]
 800723e:	f003 0301 	and.w	r3, r3, #1
 8007242:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8007244:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8007246:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007248:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800724a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800724c:	899b      	ldrh	r3, [r3, #12]
 800724e:	4619      	mov	r1, r3
 8007250:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007252:	440b      	add	r3, r1
 8007254:	3b01      	subs	r3, #1
 8007256:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007258:	8989      	ldrh	r1, [r1, #12]
 800725a:	fbb3 f3f1 	udiv	r3, r3, r1
 800725e:	429a      	cmp	r2, r3
 8007260:	d201      	bcs.n	8007266 <find_volume+0x42a>
 8007262:	230d      	movs	r3, #13
 8007264:	e06a      	b.n	800733c <find_volume+0x500>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8007266:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007268:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800726c:	61da      	str	r2, [r3, #28]
 800726e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007270:	69da      	ldr	r2, [r3, #28]
 8007272:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007274:	619a      	str	r2, [r3, #24]
		fs->fsi_flag = 0x80;
 8007276:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007278:	2280      	movs	r2, #128	; 0x80
 800727a:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800727c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007280:	2b03      	cmp	r3, #3
 8007282:	d149      	bne.n	8007318 <find_volume+0x4dc>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8007284:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007286:	333c      	adds	r3, #60	; 0x3c
 8007288:	3330      	adds	r3, #48	; 0x30
 800728a:	4618      	mov	r0, r3
 800728c:	f7fd ff22 	bl	80050d4 <ld_word>
 8007290:	4603      	mov	r3, r0
 8007292:	2b01      	cmp	r3, #1
 8007294:	d140      	bne.n	8007318 <find_volume+0x4dc>
			&& move_window(fs, bsect + 1) == FR_OK)
 8007296:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007298:	3301      	adds	r3, #1
 800729a:	4619      	mov	r1, r3
 800729c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800729e:	f7fe f9fb 	bl	8005698 <move_window>
 80072a2:	4603      	mov	r3, r0
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d137      	bne.n	8007318 <find_volume+0x4dc>
		{
			fs->fsi_flag = 0;
 80072a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072aa:	2200      	movs	r2, #0
 80072ac:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80072ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072b0:	333c      	adds	r3, #60	; 0x3c
 80072b2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80072b6:	4618      	mov	r0, r3
 80072b8:	f7fd ff0c 	bl	80050d4 <ld_word>
 80072bc:	4603      	mov	r3, r0
 80072be:	461a      	mov	r2, r3
 80072c0:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80072c4:	429a      	cmp	r2, r3
 80072c6:	d127      	bne.n	8007318 <find_volume+0x4dc>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 80072c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072ca:	333c      	adds	r3, #60	; 0x3c
 80072cc:	4618      	mov	r0, r3
 80072ce:	f7fd ff19 	bl	8005104 <ld_dword>
 80072d2:	4603      	mov	r3, r0
 80072d4:	4a1b      	ldr	r2, [pc, #108]	; (8007344 <find_volume+0x508>)
 80072d6:	4293      	cmp	r3, r2
 80072d8:	d11e      	bne.n	8007318 <find_volume+0x4dc>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 80072da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072dc:	333c      	adds	r3, #60	; 0x3c
 80072de:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80072e2:	4618      	mov	r0, r3
 80072e4:	f7fd ff0e 	bl	8005104 <ld_dword>
 80072e8:	4603      	mov	r3, r0
 80072ea:	4a17      	ldr	r2, [pc, #92]	; (8007348 <find_volume+0x50c>)
 80072ec:	4293      	cmp	r3, r2
 80072ee:	d113      	bne.n	8007318 <find_volume+0x4dc>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80072f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072f2:	333c      	adds	r3, #60	; 0x3c
 80072f4:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 80072f8:	4618      	mov	r0, r3
 80072fa:	f7fd ff03 	bl	8005104 <ld_dword>
 80072fe:	4602      	mov	r2, r0
 8007300:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007302:	61da      	str	r2, [r3, #28]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8007304:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007306:	333c      	adds	r3, #60	; 0x3c
 8007308:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800730c:	4618      	mov	r0, r3
 800730e:	f7fd fef9 	bl	8005104 <ld_dword>
 8007312:	4602      	mov	r2, r0
 8007314:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007316:	619a      	str	r2, [r3, #24]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8007318:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800731a:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800731e:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8007320:	4b0a      	ldr	r3, [pc, #40]	; (800734c <find_volume+0x510>)
 8007322:	881b      	ldrh	r3, [r3, #0]
 8007324:	3301      	adds	r3, #1
 8007326:	b29a      	uxth	r2, r3
 8007328:	4b08      	ldr	r3, [pc, #32]	; (800734c <find_volume+0x510>)
 800732a:	801a      	strh	r2, [r3, #0]
 800732c:	4b07      	ldr	r3, [pc, #28]	; (800734c <find_volume+0x510>)
 800732e:	881a      	ldrh	r2, [r3, #0]
 8007330:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007332:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8007334:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007336:	f7fe f947 	bl	80055c8 <clear_lock>
#endif
	return FR_OK;
 800733a:	2300      	movs	r3, #0
}
 800733c:	4618      	mov	r0, r3
 800733e:	3758      	adds	r7, #88	; 0x58
 8007340:	46bd      	mov	sp, r7
 8007342:	bd80      	pop	{r7, pc}
 8007344:	41615252 	.word	0x41615252
 8007348:	61417272 	.word	0x61417272
 800734c:	200000b4 	.word	0x200000b4

08007350 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8007350:	b580      	push	{r7, lr}
 8007352:	b084      	sub	sp, #16
 8007354:	af00      	add	r7, sp, #0
 8007356:	6078      	str	r0, [r7, #4]
 8007358:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800735a:	2309      	movs	r3, #9
 800735c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	2b00      	cmp	r3, #0
 8007362:	d02e      	beq.n	80073c2 <validate+0x72>
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	2b00      	cmp	r3, #0
 800736a:	d02a      	beq.n	80073c2 <validate+0x72>
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	781b      	ldrb	r3, [r3, #0]
 8007372:	2b00      	cmp	r3, #0
 8007374:	d025      	beq.n	80073c2 <validate+0x72>
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	889a      	ldrh	r2, [r3, #4]
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	88db      	ldrh	r3, [r3, #6]
 8007380:	429a      	cmp	r2, r3
 8007382:	d11e      	bne.n	80073c2 <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	4618      	mov	r0, r3
 800738a:	f7fd ffa3 	bl	80052d4 <lock_fs>
 800738e:	4603      	mov	r3, r0
 8007390:	2b00      	cmp	r3, #0
 8007392:	d014      	beq.n	80073be <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	785b      	ldrb	r3, [r3, #1]
 800739a:	4618      	mov	r0, r3
 800739c:	f7fd fdfc 	bl	8004f98 <disk_status>
 80073a0:	4603      	mov	r3, r0
 80073a2:	f003 0301 	and.w	r3, r3, #1
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d102      	bne.n	80073b0 <validate+0x60>
				res = FR_OK;
 80073aa:	2300      	movs	r3, #0
 80073ac:	73fb      	strb	r3, [r7, #15]
 80073ae:	e008      	b.n	80073c2 <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	2100      	movs	r1, #0
 80073b6:	4618      	mov	r0, r3
 80073b8:	f7fd ffa2 	bl	8005300 <unlock_fs>
 80073bc:	e001      	b.n	80073c2 <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 80073be:	230f      	movs	r3, #15
 80073c0:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80073c2:	7bfb      	ldrb	r3, [r7, #15]
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d102      	bne.n	80073ce <validate+0x7e>
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	e000      	b.n	80073d0 <validate+0x80>
 80073ce:	2300      	movs	r3, #0
 80073d0:	683a      	ldr	r2, [r7, #0]
 80073d2:	6013      	str	r3, [r2, #0]
	return res;
 80073d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80073d6:	4618      	mov	r0, r3
 80073d8:	3710      	adds	r7, #16
 80073da:	46bd      	mov	sp, r7
 80073dc:	bd80      	pop	{r7, pc}
	...

080073e0 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80073e0:	b580      	push	{r7, lr}
 80073e2:	b088      	sub	sp, #32
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	60f8      	str	r0, [r7, #12]
 80073e8:	60b9      	str	r1, [r7, #8]
 80073ea:	4613      	mov	r3, r2
 80073ec:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80073ee:	68bb      	ldr	r3, [r7, #8]
 80073f0:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80073f2:	f107 0310 	add.w	r3, r7, #16
 80073f6:	4618      	mov	r0, r3
 80073f8:	f7ff fc86 	bl	8006d08 <get_ldnumber>
 80073fc:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80073fe:	69fb      	ldr	r3, [r7, #28]
 8007400:	2b00      	cmp	r3, #0
 8007402:	da01      	bge.n	8007408 <f_mount+0x28>
 8007404:	230b      	movs	r3, #11
 8007406:	e048      	b.n	800749a <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8007408:	4a26      	ldr	r2, [pc, #152]	; (80074a4 <f_mount+0xc4>)
 800740a:	69fb      	ldr	r3, [r7, #28]
 800740c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007410:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8007412:	69bb      	ldr	r3, [r7, #24]
 8007414:	2b00      	cmp	r3, #0
 8007416:	d00f      	beq.n	8007438 <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8007418:	69b8      	ldr	r0, [r7, #24]
 800741a:	f7fe f8d5 	bl	80055c8 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 800741e:	69bb      	ldr	r3, [r7, #24]
 8007420:	695b      	ldr	r3, [r3, #20]
 8007422:	4618      	mov	r0, r3
 8007424:	f000 fe27 	bl	8008076 <ff_del_syncobj>
 8007428:	4603      	mov	r3, r0
 800742a:	2b00      	cmp	r3, #0
 800742c:	d101      	bne.n	8007432 <f_mount+0x52>
 800742e:	2302      	movs	r3, #2
 8007430:	e033      	b.n	800749a <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8007432:	69bb      	ldr	r3, [r7, #24]
 8007434:	2200      	movs	r2, #0
 8007436:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	2b00      	cmp	r3, #0
 800743c:	d00f      	beq.n	800745e <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	2200      	movs	r2, #0
 8007442:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 8007444:	69fb      	ldr	r3, [r7, #28]
 8007446:	b2da      	uxtb	r2, r3
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	3314      	adds	r3, #20
 800744c:	4619      	mov	r1, r3
 800744e:	4610      	mov	r0, r2
 8007450:	f000 fdf6 	bl	8008040 <ff_cre_syncobj>
 8007454:	4603      	mov	r3, r0
 8007456:	2b00      	cmp	r3, #0
 8007458:	d101      	bne.n	800745e <f_mount+0x7e>
 800745a:	2302      	movs	r3, #2
 800745c:	e01d      	b.n	800749a <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800745e:	68fa      	ldr	r2, [r7, #12]
 8007460:	4910      	ldr	r1, [pc, #64]	; (80074a4 <f_mount+0xc4>)
 8007462:	69fb      	ldr	r3, [r7, #28]
 8007464:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	2b00      	cmp	r3, #0
 800746c:	d002      	beq.n	8007474 <f_mount+0x94>
 800746e:	79fb      	ldrb	r3, [r7, #7]
 8007470:	2b01      	cmp	r3, #1
 8007472:	d001      	beq.n	8007478 <f_mount+0x98>
 8007474:	2300      	movs	r3, #0
 8007476:	e010      	b.n	800749a <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8007478:	f107 010c 	add.w	r1, r7, #12
 800747c:	f107 0308 	add.w	r3, r7, #8
 8007480:	2200      	movs	r2, #0
 8007482:	4618      	mov	r0, r3
 8007484:	f7ff fcda 	bl	8006e3c <find_volume>
 8007488:	4603      	mov	r3, r0
 800748a:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	7dfa      	ldrb	r2, [r7, #23]
 8007490:	4611      	mov	r1, r2
 8007492:	4618      	mov	r0, r3
 8007494:	f7fd ff34 	bl	8005300 <unlock_fs>
 8007498:	7dfb      	ldrb	r3, [r7, #23]
}
 800749a:	4618      	mov	r0, r3
 800749c:	3720      	adds	r7, #32
 800749e:	46bd      	mov	sp, r7
 80074a0:	bd80      	pop	{r7, pc}
 80074a2:	bf00      	nop
 80074a4:	200000b0 	.word	0x200000b0

080074a8 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80074a8:	b580      	push	{r7, lr}
 80074aa:	f5ad 7d1a 	sub.w	sp, sp, #616	; 0x268
 80074ae:	af00      	add	r7, sp, #0
 80074b0:	f107 030c 	add.w	r3, r7, #12
 80074b4:	6018      	str	r0, [r3, #0]
 80074b6:	f107 0308 	add.w	r3, r7, #8
 80074ba:	6019      	str	r1, [r3, #0]
 80074bc:	1dfb      	adds	r3, r7, #7
 80074be:	701a      	strb	r2, [r3, #0]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 80074c0:	f107 030c 	add.w	r3, r7, #12
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d101      	bne.n	80074ce <f_open+0x26>
 80074ca:	2309      	movs	r3, #9
 80074cc:	e24a      	b.n	8007964 <f_open+0x4bc>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 80074ce:	1dfb      	adds	r3, r7, #7
 80074d0:	1dfa      	adds	r2, r7, #7
 80074d2:	7812      	ldrb	r2, [r2, #0]
 80074d4:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 80074d8:	701a      	strb	r2, [r3, #0]
	res = find_volume(&path, &fs, mode);
 80074da:	1dfb      	adds	r3, r7, #7
 80074dc:	781a      	ldrb	r2, [r3, #0]
 80074de:	f507 7105 	add.w	r1, r7, #532	; 0x214
 80074e2:	f107 0308 	add.w	r3, r7, #8
 80074e6:	4618      	mov	r0, r3
 80074e8:	f7ff fca8 	bl	8006e3c <find_volume>
 80074ec:	4603      	mov	r3, r0
 80074ee:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
	if (res == FR_OK) {
 80074f2:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	f040 8221 	bne.w	800793e <f_open+0x496>
		dj.obj.fs = fs;
 80074fc:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8007500:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
		INIT_NAMBUF(fs);
 8007504:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8007508:	f107 0214 	add.w	r2, r7, #20
 800750c:	611a      	str	r2, [r3, #16]
		res = follow_path(&dj, path);	/* Follow the file path */
 800750e:	f107 0308 	add.w	r3, r7, #8
 8007512:	681a      	ldr	r2, [r3, #0]
 8007514:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8007518:	4611      	mov	r1, r2
 800751a:	4618      	mov	r0, r3
 800751c:	f7ff fb7e 	bl	8006c1c <follow_path>
 8007520:	4603      	mov	r3, r0
 8007522:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8007526:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800752a:	2b00      	cmp	r3, #0
 800752c:	d11b      	bne.n	8007566 <f_open+0xbe>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800752e:	f897 3247 	ldrb.w	r3, [r7, #583]	; 0x247
 8007532:	b25b      	sxtb	r3, r3
 8007534:	2b00      	cmp	r3, #0
 8007536:	da03      	bge.n	8007540 <f_open+0x98>
				res = FR_INVALID_NAME;
 8007538:	2306      	movs	r3, #6
 800753a:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
 800753e:	e012      	b.n	8007566 <f_open+0xbe>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8007540:	1dfb      	adds	r3, r7, #7
 8007542:	781b      	ldrb	r3, [r3, #0]
 8007544:	f023 0301 	bic.w	r3, r3, #1
 8007548:	2b00      	cmp	r3, #0
 800754a:	bf14      	ite	ne
 800754c:	2301      	movne	r3, #1
 800754e:	2300      	moveq	r3, #0
 8007550:	b2db      	uxtb	r3, r3
 8007552:	461a      	mov	r2, r3
 8007554:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8007558:	4611      	mov	r1, r2
 800755a:	4618      	mov	r0, r3
 800755c:	f7fd feec 	bl	8005338 <chk_lock>
 8007560:	4603      	mov	r3, r0
 8007562:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8007566:	1dfb      	adds	r3, r7, #7
 8007568:	781b      	ldrb	r3, [r3, #0]
 800756a:	f003 031c 	and.w	r3, r3, #28
 800756e:	2b00      	cmp	r3, #0
 8007570:	f000 809b 	beq.w	80076aa <f_open+0x202>
			if (res != FR_OK) {					/* No file, create new */
 8007574:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 8007578:	2b00      	cmp	r3, #0
 800757a:	d019      	beq.n	80075b0 <f_open+0x108>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800757c:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 8007580:	2b04      	cmp	r3, #4
 8007582:	d10e      	bne.n	80075a2 <f_open+0xfa>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8007584:	f7fd ff34 	bl	80053f0 <enq_lock>
 8007588:	4603      	mov	r3, r0
 800758a:	2b00      	cmp	r3, #0
 800758c:	d006      	beq.n	800759c <f_open+0xf4>
 800758e:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8007592:	4618      	mov	r0, r3
 8007594:	f7ff f892 	bl	80066bc <dir_register>
 8007598:	4603      	mov	r3, r0
 800759a:	e000      	b.n	800759e <f_open+0xf6>
 800759c:	2312      	movs	r3, #18
 800759e:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80075a2:	1dfb      	adds	r3, r7, #7
 80075a4:	1dfa      	adds	r2, r7, #7
 80075a6:	7812      	ldrb	r2, [r2, #0]
 80075a8:	f042 0208 	orr.w	r2, r2, #8
 80075ac:	701a      	strb	r2, [r3, #0]
 80075ae:	e012      	b.n	80075d6 <f_open+0x12e>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80075b0:	f897 321e 	ldrb.w	r3, [r7, #542]	; 0x21e
 80075b4:	f003 0311 	and.w	r3, r3, #17
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d003      	beq.n	80075c4 <f_open+0x11c>
					res = FR_DENIED;
 80075bc:	2307      	movs	r3, #7
 80075be:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
 80075c2:	e008      	b.n	80075d6 <f_open+0x12e>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 80075c4:	1dfb      	adds	r3, r7, #7
 80075c6:	781b      	ldrb	r3, [r3, #0]
 80075c8:	f003 0304 	and.w	r3, r3, #4
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d002      	beq.n	80075d6 <f_open+0x12e>
 80075d0:	2308      	movs	r3, #8
 80075d2:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80075d6:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 80075da:	2b00      	cmp	r3, #0
 80075dc:	f040 8082 	bne.w	80076e4 <f_open+0x23c>
 80075e0:	1dfb      	adds	r3, r7, #7
 80075e2:	781b      	ldrb	r3, [r3, #0]
 80075e4:	f003 0308 	and.w	r3, r3, #8
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d07b      	beq.n	80076e4 <f_open+0x23c>
				dw = GET_FATTIME();
 80075ec:	f7fd fc76 	bl	8004edc <get_fattime>
 80075f0:	f8c7 0258 	str.w	r0, [r7, #600]	; 0x258
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 80075f4:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 80075f8:	330e      	adds	r3, #14
 80075fa:	f8d7 1258 	ldr.w	r1, [r7, #600]	; 0x258
 80075fe:	4618      	mov	r0, r3
 8007600:	f7fd fdbe 	bl	8005180 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8007604:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 8007608:	3316      	adds	r3, #22
 800760a:	f8d7 1258 	ldr.w	r1, [r7, #600]	; 0x258
 800760e:	4618      	mov	r0, r3
 8007610:	f7fd fdb6 	bl	8005180 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8007614:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 8007618:	330b      	adds	r3, #11
 800761a:	2220      	movs	r2, #32
 800761c:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800761e:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8007622:	f8d7 2238 	ldr.w	r2, [r7, #568]	; 0x238
 8007626:	4611      	mov	r1, r2
 8007628:	4618      	mov	r0, r3
 800762a:	f7fe fdbd 	bl	80061a8 <ld_clust>
 800762e:	f8c7 0254 	str.w	r0, [r7, #596]	; 0x254
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8007632:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8007636:	f8d7 1238 	ldr.w	r1, [r7, #568]	; 0x238
 800763a:	2200      	movs	r2, #0
 800763c:	4618      	mov	r0, r3
 800763e:	f7fe fdd2 	bl	80061e6 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8007642:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 8007646:	331c      	adds	r3, #28
 8007648:	2100      	movs	r1, #0
 800764a:	4618      	mov	r0, r3
 800764c:	f7fd fd98 	bl	8005180 <st_dword>
					fs->wflag = 1;
 8007650:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8007654:	2201      	movs	r2, #1
 8007656:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8007658:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
 800765c:	2b00      	cmp	r3, #0
 800765e:	d041      	beq.n	80076e4 <f_open+0x23c>
						dw = fs->winsect;
 8007660:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8007664:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007666:	f8c7 3258 	str.w	r3, [r7, #600]	; 0x258
						res = remove_chain(&dj.obj, cl, 0);
 800766a:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800766e:	2200      	movs	r2, #0
 8007670:	f8d7 1254 	ldr.w	r1, [r7, #596]	; 0x254
 8007674:	4618      	mov	r0, r3
 8007676:	f7fe fabc 	bl	8005bf2 <remove_chain>
 800767a:	4603      	mov	r3, r0
 800767c:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
						if (res == FR_OK) {
 8007680:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 8007684:	2b00      	cmp	r3, #0
 8007686:	d12d      	bne.n	80076e4 <f_open+0x23c>
							res = move_window(fs, dw);
 8007688:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800768c:	f8d7 1258 	ldr.w	r1, [r7, #600]	; 0x258
 8007690:	4618      	mov	r0, r3
 8007692:	f7fe f801 	bl	8005698 <move_window>
 8007696:	4603      	mov	r3, r0
 8007698:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800769c:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 80076a0:	f8d7 2254 	ldr.w	r2, [r7, #596]	; 0x254
 80076a4:	3a01      	subs	r2, #1
 80076a6:	619a      	str	r2, [r3, #24]
 80076a8:	e01c      	b.n	80076e4 <f_open+0x23c>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 80076aa:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d118      	bne.n	80076e4 <f_open+0x23c>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 80076b2:	f897 321e 	ldrb.w	r3, [r7, #542]	; 0x21e
 80076b6:	f003 0310 	and.w	r3, r3, #16
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d003      	beq.n	80076c6 <f_open+0x21e>
					res = FR_NO_FILE;
 80076be:	2304      	movs	r3, #4
 80076c0:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
 80076c4:	e00e      	b.n	80076e4 <f_open+0x23c>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 80076c6:	1dfb      	adds	r3, r7, #7
 80076c8:	781b      	ldrb	r3, [r3, #0]
 80076ca:	f003 0302 	and.w	r3, r3, #2
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d008      	beq.n	80076e4 <f_open+0x23c>
 80076d2:	f897 321e 	ldrb.w	r3, [r7, #542]	; 0x21e
 80076d6:	f003 0301 	and.w	r3, r3, #1
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d002      	beq.n	80076e4 <f_open+0x23c>
						res = FR_DENIED;
 80076de:	2307      	movs	r3, #7
 80076e0:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
					}
				}
			}
		}
		if (res == FR_OK) {
 80076e4:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d136      	bne.n	800775a <f_open+0x2b2>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 80076ec:	1dfb      	adds	r3, r7, #7
 80076ee:	781b      	ldrb	r3, [r3, #0]
 80076f0:	f003 0308 	and.w	r3, r3, #8
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d005      	beq.n	8007704 <f_open+0x25c>
				mode |= FA_MODIFIED;
 80076f8:	1dfb      	adds	r3, r7, #7
 80076fa:	1dfa      	adds	r2, r7, #7
 80076fc:	7812      	ldrb	r2, [r2, #0]
 80076fe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007702:	701a      	strb	r2, [r3, #0]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8007704:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8007708:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800770a:	f107 030c 	add.w	r3, r7, #12
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8007712:	f8d7 2238 	ldr.w	r2, [r7, #568]	; 0x238
 8007716:	f107 030c 	add.w	r3, r7, #12
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800771e:	1dfb      	adds	r3, r7, #7
 8007720:	781b      	ldrb	r3, [r3, #0]
 8007722:	f023 0301 	bic.w	r3, r3, #1
 8007726:	2b00      	cmp	r3, #0
 8007728:	bf14      	ite	ne
 800772a:	2301      	movne	r3, #1
 800772c:	2300      	moveq	r3, #0
 800772e:	b2db      	uxtb	r3, r3
 8007730:	461a      	mov	r2, r3
 8007732:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8007736:	4611      	mov	r1, r2
 8007738:	4618      	mov	r0, r3
 800773a:	f7fd fe7b 	bl	8005434 <inc_lock>
 800773e:	4602      	mov	r2, r0
 8007740:	f107 030c 	add.w	r3, r7, #12
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8007748:	f107 030c 	add.w	r3, r7, #12
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	691b      	ldr	r3, [r3, #16]
 8007750:	2b00      	cmp	r3, #0
 8007752:	d102      	bne.n	800775a <f_open+0x2b2>
 8007754:	2302      	movs	r3, #2
 8007756:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
				}
			}
		}
#endif

		if (res == FR_OK) {
 800775a:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 800775e:	2b00      	cmp	r3, #0
 8007760:	f040 80ed 	bne.w	800793e <f_open+0x496>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8007764:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8007768:	f8d7 2238 	ldr.w	r2, [r7, #568]	; 0x238
 800776c:	4611      	mov	r1, r2
 800776e:	4618      	mov	r0, r3
 8007770:	f7fe fd1a 	bl	80061a8 <ld_clust>
 8007774:	4602      	mov	r2, r0
 8007776:	f107 030c 	add.w	r3, r7, #12
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800777e:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 8007782:	331c      	adds	r3, #28
 8007784:	4618      	mov	r0, r3
 8007786:	f7fd fcbd 	bl	8005104 <ld_dword>
 800778a:	4602      	mov	r2, r0
 800778c:	f107 030c 	add.w	r3, r7, #12
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8007794:	f107 030c 	add.w	r3, r7, #12
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	2200      	movs	r2, #0
 800779c:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800779e:	f8d7 2214 	ldr.w	r2, [r7, #532]	; 0x214
 80077a2:	f107 030c 	add.w	r3, r7, #12
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 80077aa:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 80077ae:	88da      	ldrh	r2, [r3, #6]
 80077b0:	f107 030c 	add.w	r3, r7, #12
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 80077b8:	f107 030c 	add.w	r3, r7, #12
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	1dfa      	adds	r2, r7, #7
 80077c0:	7812      	ldrb	r2, [r2, #0]
 80077c2:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 80077c4:	f107 030c 	add.w	r3, r7, #12
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	2200      	movs	r2, #0
 80077cc:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 80077ce:	f107 030c 	add.w	r3, r7, #12
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	2200      	movs	r2, #0
 80077d6:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 80077d8:	f107 030c 	add.w	r3, r7, #12
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	2200      	movs	r2, #0
 80077e0:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 80077e2:	f107 030c 	add.w	r3, r7, #12
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	3330      	adds	r3, #48	; 0x30
 80077ea:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80077ee:	2100      	movs	r1, #0
 80077f0:	4618      	mov	r0, r3
 80077f2:	f7fd fd12 	bl	800521a <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 80077f6:	1dfb      	adds	r3, r7, #7
 80077f8:	781b      	ldrb	r3, [r3, #0]
 80077fa:	f003 0320 	and.w	r3, r3, #32
 80077fe:	2b00      	cmp	r3, #0
 8007800:	f000 809d 	beq.w	800793e <f_open+0x496>
 8007804:	f107 030c 	add.w	r3, r7, #12
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	68db      	ldr	r3, [r3, #12]
 800780c:	2b00      	cmp	r3, #0
 800780e:	f000 8096 	beq.w	800793e <f_open+0x496>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8007812:	f107 030c 	add.w	r3, r7, #12
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	68da      	ldr	r2, [r3, #12]
 800781a:	f107 030c 	add.w	r3, r7, #12
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8007822:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8007826:	895b      	ldrh	r3, [r3, #10]
 8007828:	461a      	mov	r2, r3
 800782a:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800782e:	899b      	ldrh	r3, [r3, #12]
 8007830:	fb03 f302 	mul.w	r3, r3, r2
 8007834:	f8c7 3250 	str.w	r3, [r7, #592]	; 0x250
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8007838:	f107 030c 	add.w	r3, r7, #12
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	689b      	ldr	r3, [r3, #8]
 8007840:	f8c7 3260 	str.w	r3, [r7, #608]	; 0x260
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8007844:	f107 030c 	add.w	r3, r7, #12
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	68db      	ldr	r3, [r3, #12]
 800784c:	f8c7 325c 	str.w	r3, [r7, #604]	; 0x25c
 8007850:	e01f      	b.n	8007892 <f_open+0x3ea>
					clst = get_fat(&fp->obj, clst);
 8007852:	f107 030c 	add.w	r3, r7, #12
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	f8d7 1260 	ldr.w	r1, [r7, #608]	; 0x260
 800785c:	4618      	mov	r0, r3
 800785e:	f7fd ffd8 	bl	8005812 <get_fat>
 8007862:	f8c7 0260 	str.w	r0, [r7, #608]	; 0x260
					if (clst <= 1) res = FR_INT_ERR;
 8007866:	f8d7 3260 	ldr.w	r3, [r7, #608]	; 0x260
 800786a:	2b01      	cmp	r3, #1
 800786c:	d802      	bhi.n	8007874 <f_open+0x3cc>
 800786e:	2302      	movs	r3, #2
 8007870:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8007874:	f8d7 3260 	ldr.w	r3, [r7, #608]	; 0x260
 8007878:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800787c:	d102      	bne.n	8007884 <f_open+0x3dc>
 800787e:	2301      	movs	r3, #1
 8007880:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8007884:	f8d7 225c 	ldr.w	r2, [r7, #604]	; 0x25c
 8007888:	f8d7 3250 	ldr.w	r3, [r7, #592]	; 0x250
 800788c:	1ad3      	subs	r3, r2, r3
 800788e:	f8c7 325c 	str.w	r3, [r7, #604]	; 0x25c
 8007892:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 8007896:	2b00      	cmp	r3, #0
 8007898:	d105      	bne.n	80078a6 <f_open+0x3fe>
 800789a:	f8d7 225c 	ldr.w	r2, [r7, #604]	; 0x25c
 800789e:	f8d7 3250 	ldr.w	r3, [r7, #592]	; 0x250
 80078a2:	429a      	cmp	r2, r3
 80078a4:	d8d5      	bhi.n	8007852 <f_open+0x3aa>
				}
				fp->clust = clst;
 80078a6:	f107 030c 	add.w	r3, r7, #12
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	f8d7 2260 	ldr.w	r2, [r7, #608]	; 0x260
 80078b0:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80078b2:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d141      	bne.n	800793e <f_open+0x496>
 80078ba:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 80078be:	899b      	ldrh	r3, [r3, #12]
 80078c0:	461a      	mov	r2, r3
 80078c2:	f8d7 325c 	ldr.w	r3, [r7, #604]	; 0x25c
 80078c6:	fbb3 f1f2 	udiv	r1, r3, r2
 80078ca:	fb02 f201 	mul.w	r2, r2, r1
 80078ce:	1a9b      	subs	r3, r3, r2
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d034      	beq.n	800793e <f_open+0x496>
					if ((sc = clust2sect(fs, clst)) == 0) {
 80078d4:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 80078d8:	f8d7 1260 	ldr.w	r1, [r7, #608]	; 0x260
 80078dc:	4618      	mov	r0, r3
 80078de:	f7fd ff79 	bl	80057d4 <clust2sect>
 80078e2:	f8c7 024c 	str.w	r0, [r7, #588]	; 0x24c
 80078e6:	f8d7 324c 	ldr.w	r3, [r7, #588]	; 0x24c
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d103      	bne.n	80078f6 <f_open+0x44e>
						res = FR_INT_ERR;
 80078ee:	2302      	movs	r3, #2
 80078f0:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
 80078f4:	e023      	b.n	800793e <f_open+0x496>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80078f6:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 80078fa:	899b      	ldrh	r3, [r3, #12]
 80078fc:	461a      	mov	r2, r3
 80078fe:	f8d7 325c 	ldr.w	r3, [r7, #604]	; 0x25c
 8007902:	fbb3 f2f2 	udiv	r2, r3, r2
 8007906:	f8d7 324c 	ldr.w	r3, [r7, #588]	; 0x24c
 800790a:	441a      	add	r2, r3
 800790c:	f107 030c 	add.w	r3, r7, #12
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8007914:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8007918:	7858      	ldrb	r0, [r3, #1]
 800791a:	f107 030c 	add.w	r3, r7, #12
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007924:	f107 030c 	add.w	r3, r7, #12
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	6a1a      	ldr	r2, [r3, #32]
 800792c:	2301      	movs	r3, #1
 800792e:	f7fd fb73 	bl	8005018 <disk_read>
 8007932:	4603      	mov	r3, r0
 8007934:	2b00      	cmp	r3, #0
 8007936:	d002      	beq.n	800793e <f_open+0x496>
 8007938:	2301      	movs	r3, #1
 800793a:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800793e:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 8007942:	2b00      	cmp	r3, #0
 8007944:	d004      	beq.n	8007950 <f_open+0x4a8>
 8007946:	f107 030c 	add.w	r3, r7, #12
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	2200      	movs	r2, #0
 800794e:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8007950:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8007954:	f897 2267 	ldrb.w	r2, [r7, #615]	; 0x267
 8007958:	4611      	mov	r1, r2
 800795a:	4618      	mov	r0, r3
 800795c:	f7fd fcd0 	bl	8005300 <unlock_fs>
 8007960:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
}
 8007964:	4618      	mov	r0, r3
 8007966:	f507 771a 	add.w	r7, r7, #616	; 0x268
 800796a:	46bd      	mov	sp, r7
 800796c:	bd80      	pop	{r7, pc}

0800796e <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800796e:	b580      	push	{r7, lr}
 8007970:	b08e      	sub	sp, #56	; 0x38
 8007972:	af00      	add	r7, sp, #0
 8007974:	60f8      	str	r0, [r7, #12]
 8007976:	60b9      	str	r1, [r7, #8]
 8007978:	607a      	str	r2, [r7, #4]
 800797a:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800797c:	68bb      	ldr	r3, [r7, #8]
 800797e:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 8007980:	683b      	ldr	r3, [r7, #0]
 8007982:	2200      	movs	r2, #0
 8007984:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	f107 0214 	add.w	r2, r7, #20
 800798c:	4611      	mov	r1, r2
 800798e:	4618      	mov	r0, r3
 8007990:	f7ff fcde 	bl	8007350 <validate>
 8007994:	4603      	mov	r3, r0
 8007996:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800799a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d107      	bne.n	80079b2 <f_read+0x44>
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	7d5b      	ldrb	r3, [r3, #21]
 80079a6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80079aa:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d009      	beq.n	80079c6 <f_read+0x58>
 80079b2:	697b      	ldr	r3, [r7, #20]
 80079b4:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 80079b8:	4611      	mov	r1, r2
 80079ba:	4618      	mov	r0, r3
 80079bc:	f7fd fca0 	bl	8005300 <unlock_fs>
 80079c0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80079c4:	e15d      	b.n	8007c82 <f_read+0x314>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	7d1b      	ldrb	r3, [r3, #20]
 80079ca:	f003 0301 	and.w	r3, r3, #1
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d106      	bne.n	80079e0 <f_read+0x72>
 80079d2:	697b      	ldr	r3, [r7, #20]
 80079d4:	2107      	movs	r1, #7
 80079d6:	4618      	mov	r0, r3
 80079d8:	f7fd fc92 	bl	8005300 <unlock_fs>
 80079dc:	2307      	movs	r3, #7
 80079de:	e150      	b.n	8007c82 <f_read+0x314>
	remain = fp->obj.objsize - fp->fptr;
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	68da      	ldr	r2, [r3, #12]
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	699b      	ldr	r3, [r3, #24]
 80079e8:	1ad3      	subs	r3, r2, r3
 80079ea:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 80079ec:	687a      	ldr	r2, [r7, #4]
 80079ee:	6a3b      	ldr	r3, [r7, #32]
 80079f0:	429a      	cmp	r2, r3
 80079f2:	f240 813c 	bls.w	8007c6e <f_read+0x300>
 80079f6:	6a3b      	ldr	r3, [r7, #32]
 80079f8:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 80079fa:	e138      	b.n	8007c6e <f_read+0x300>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	699b      	ldr	r3, [r3, #24]
 8007a00:	697a      	ldr	r2, [r7, #20]
 8007a02:	8992      	ldrh	r2, [r2, #12]
 8007a04:	fbb3 f1f2 	udiv	r1, r3, r2
 8007a08:	fb02 f201 	mul.w	r2, r2, r1
 8007a0c:	1a9b      	subs	r3, r3, r2
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	f040 80f3 	bne.w	8007bfa <f_read+0x28c>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	699b      	ldr	r3, [r3, #24]
 8007a18:	697a      	ldr	r2, [r7, #20]
 8007a1a:	8992      	ldrh	r2, [r2, #12]
 8007a1c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007a20:	697a      	ldr	r2, [r7, #20]
 8007a22:	8952      	ldrh	r2, [r2, #10]
 8007a24:	3a01      	subs	r2, #1
 8007a26:	4013      	ands	r3, r2
 8007a28:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 8007a2a:	69fb      	ldr	r3, [r7, #28]
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d139      	bne.n	8007aa4 <f_read+0x136>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	699b      	ldr	r3, [r3, #24]
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d103      	bne.n	8007a40 <f_read+0xd2>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	689b      	ldr	r3, [r3, #8]
 8007a3c:	633b      	str	r3, [r7, #48]	; 0x30
 8007a3e:	e013      	b.n	8007a68 <f_read+0xfa>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d007      	beq.n	8007a58 <f_read+0xea>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	699b      	ldr	r3, [r3, #24]
 8007a4c:	4619      	mov	r1, r3
 8007a4e:	68f8      	ldr	r0, [r7, #12]
 8007a50:	f7fe f9cc 	bl	8005dec <clmt_clust>
 8007a54:	6338      	str	r0, [r7, #48]	; 0x30
 8007a56:	e007      	b.n	8007a68 <f_read+0xfa>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8007a58:	68fa      	ldr	r2, [r7, #12]
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	69db      	ldr	r3, [r3, #28]
 8007a5e:	4619      	mov	r1, r3
 8007a60:	4610      	mov	r0, r2
 8007a62:	f7fd fed6 	bl	8005812 <get_fat>
 8007a66:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8007a68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a6a:	2b01      	cmp	r3, #1
 8007a6c:	d809      	bhi.n	8007a82 <f_read+0x114>
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	2202      	movs	r2, #2
 8007a72:	755a      	strb	r2, [r3, #21]
 8007a74:	697b      	ldr	r3, [r7, #20]
 8007a76:	2102      	movs	r1, #2
 8007a78:	4618      	mov	r0, r3
 8007a7a:	f7fd fc41 	bl	8005300 <unlock_fs>
 8007a7e:	2302      	movs	r3, #2
 8007a80:	e0ff      	b.n	8007c82 <f_read+0x314>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8007a82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a84:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007a88:	d109      	bne.n	8007a9e <f_read+0x130>
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	2201      	movs	r2, #1
 8007a8e:	755a      	strb	r2, [r3, #21]
 8007a90:	697b      	ldr	r3, [r7, #20]
 8007a92:	2101      	movs	r1, #1
 8007a94:	4618      	mov	r0, r3
 8007a96:	f7fd fc33 	bl	8005300 <unlock_fs>
 8007a9a:	2301      	movs	r3, #1
 8007a9c:	e0f1      	b.n	8007c82 <f_read+0x314>
				fp->clust = clst;				/* Update current cluster */
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007aa2:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8007aa4:	697a      	ldr	r2, [r7, #20]
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	69db      	ldr	r3, [r3, #28]
 8007aaa:	4619      	mov	r1, r3
 8007aac:	4610      	mov	r0, r2
 8007aae:	f7fd fe91 	bl	80057d4 <clust2sect>
 8007ab2:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8007ab4:	69bb      	ldr	r3, [r7, #24]
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d109      	bne.n	8007ace <f_read+0x160>
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	2202      	movs	r2, #2
 8007abe:	755a      	strb	r2, [r3, #21]
 8007ac0:	697b      	ldr	r3, [r7, #20]
 8007ac2:	2102      	movs	r1, #2
 8007ac4:	4618      	mov	r0, r3
 8007ac6:	f7fd fc1b 	bl	8005300 <unlock_fs>
 8007aca:	2302      	movs	r3, #2
 8007acc:	e0d9      	b.n	8007c82 <f_read+0x314>
			sect += csect;
 8007ace:	69ba      	ldr	r2, [r7, #24]
 8007ad0:	69fb      	ldr	r3, [r7, #28]
 8007ad2:	4413      	add	r3, r2
 8007ad4:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 8007ad6:	697b      	ldr	r3, [r7, #20]
 8007ad8:	899b      	ldrh	r3, [r3, #12]
 8007ada:	461a      	mov	r2, r3
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	fbb3 f3f2 	udiv	r3, r3, r2
 8007ae2:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8007ae4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d046      	beq.n	8007b78 <f_read+0x20a>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8007aea:	69fa      	ldr	r2, [r7, #28]
 8007aec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007aee:	4413      	add	r3, r2
 8007af0:	697a      	ldr	r2, [r7, #20]
 8007af2:	8952      	ldrh	r2, [r2, #10]
 8007af4:	4293      	cmp	r3, r2
 8007af6:	d905      	bls.n	8007b04 <f_read+0x196>
					cc = fs->csize - csect;
 8007af8:	697b      	ldr	r3, [r7, #20]
 8007afa:	895b      	ldrh	r3, [r3, #10]
 8007afc:	461a      	mov	r2, r3
 8007afe:	69fb      	ldr	r3, [r7, #28]
 8007b00:	1ad3      	subs	r3, r2, r3
 8007b02:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8007b04:	697b      	ldr	r3, [r7, #20]
 8007b06:	7858      	ldrb	r0, [r3, #1]
 8007b08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b0a:	69ba      	ldr	r2, [r7, #24]
 8007b0c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007b0e:	f7fd fa83 	bl	8005018 <disk_read>
 8007b12:	4603      	mov	r3, r0
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d009      	beq.n	8007b2c <f_read+0x1be>
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	2201      	movs	r2, #1
 8007b1c:	755a      	strb	r2, [r3, #21]
 8007b1e:	697b      	ldr	r3, [r7, #20]
 8007b20:	2101      	movs	r1, #1
 8007b22:	4618      	mov	r0, r3
 8007b24:	f7fd fbec 	bl	8005300 <unlock_fs>
 8007b28:	2301      	movs	r3, #1
 8007b2a:	e0aa      	b.n	8007c82 <f_read+0x314>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	7d1b      	ldrb	r3, [r3, #20]
 8007b30:	b25b      	sxtb	r3, r3
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	da18      	bge.n	8007b68 <f_read+0x1fa>
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	6a1a      	ldr	r2, [r3, #32]
 8007b3a:	69bb      	ldr	r3, [r7, #24]
 8007b3c:	1ad3      	subs	r3, r2, r3
 8007b3e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007b40:	429a      	cmp	r2, r3
 8007b42:	d911      	bls.n	8007b68 <f_read+0x1fa>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	6a1a      	ldr	r2, [r3, #32]
 8007b48:	69bb      	ldr	r3, [r7, #24]
 8007b4a:	1ad3      	subs	r3, r2, r3
 8007b4c:	697a      	ldr	r2, [r7, #20]
 8007b4e:	8992      	ldrh	r2, [r2, #12]
 8007b50:	fb02 f303 	mul.w	r3, r2, r3
 8007b54:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007b56:	18d0      	adds	r0, r2, r3
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007b5e:	697b      	ldr	r3, [r7, #20]
 8007b60:	899b      	ldrh	r3, [r3, #12]
 8007b62:	461a      	mov	r2, r3
 8007b64:	f7fd fb38 	bl	80051d8 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8007b68:	697b      	ldr	r3, [r7, #20]
 8007b6a:	899b      	ldrh	r3, [r3, #12]
 8007b6c:	461a      	mov	r2, r3
 8007b6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b70:	fb02 f303 	mul.w	r3, r2, r3
 8007b74:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 8007b76:	e066      	b.n	8007c46 <f_read+0x2d8>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	6a1b      	ldr	r3, [r3, #32]
 8007b7c:	69ba      	ldr	r2, [r7, #24]
 8007b7e:	429a      	cmp	r2, r3
 8007b80:	d038      	beq.n	8007bf4 <f_read+0x286>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	7d1b      	ldrb	r3, [r3, #20]
 8007b86:	b25b      	sxtb	r3, r3
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	da1d      	bge.n	8007bc8 <f_read+0x25a>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8007b8c:	697b      	ldr	r3, [r7, #20]
 8007b8e:	7858      	ldrb	r0, [r3, #1]
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	6a1a      	ldr	r2, [r3, #32]
 8007b9a:	2301      	movs	r3, #1
 8007b9c:	f7fd fa5c 	bl	8005058 <disk_write>
 8007ba0:	4603      	mov	r3, r0
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d009      	beq.n	8007bba <f_read+0x24c>
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	2201      	movs	r2, #1
 8007baa:	755a      	strb	r2, [r3, #21]
 8007bac:	697b      	ldr	r3, [r7, #20]
 8007bae:	2101      	movs	r1, #1
 8007bb0:	4618      	mov	r0, r3
 8007bb2:	f7fd fba5 	bl	8005300 <unlock_fs>
 8007bb6:	2301      	movs	r3, #1
 8007bb8:	e063      	b.n	8007c82 <f_read+0x314>
					fp->flag &= (BYTE)~FA_DIRTY;
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	7d1b      	ldrb	r3, [r3, #20]
 8007bbe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007bc2:	b2da      	uxtb	r2, r3
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8007bc8:	697b      	ldr	r3, [r7, #20]
 8007bca:	7858      	ldrb	r0, [r3, #1]
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007bd2:	2301      	movs	r3, #1
 8007bd4:	69ba      	ldr	r2, [r7, #24]
 8007bd6:	f7fd fa1f 	bl	8005018 <disk_read>
 8007bda:	4603      	mov	r3, r0
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d009      	beq.n	8007bf4 <f_read+0x286>
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	2201      	movs	r2, #1
 8007be4:	755a      	strb	r2, [r3, #21]
 8007be6:	697b      	ldr	r3, [r7, #20]
 8007be8:	2101      	movs	r1, #1
 8007bea:	4618      	mov	r0, r3
 8007bec:	f7fd fb88 	bl	8005300 <unlock_fs>
 8007bf0:	2301      	movs	r3, #1
 8007bf2:	e046      	b.n	8007c82 <f_read+0x314>
			}
#endif
			fp->sect = sect;
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	69ba      	ldr	r2, [r7, #24]
 8007bf8:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8007bfa:	697b      	ldr	r3, [r7, #20]
 8007bfc:	899b      	ldrh	r3, [r3, #12]
 8007bfe:	4618      	mov	r0, r3
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	699b      	ldr	r3, [r3, #24]
 8007c04:	697a      	ldr	r2, [r7, #20]
 8007c06:	8992      	ldrh	r2, [r2, #12]
 8007c08:	fbb3 f1f2 	udiv	r1, r3, r2
 8007c0c:	fb02 f201 	mul.w	r2, r2, r1
 8007c10:	1a9b      	subs	r3, r3, r2
 8007c12:	1ac3      	subs	r3, r0, r3
 8007c14:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 8007c16:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	429a      	cmp	r2, r3
 8007c1c:	d901      	bls.n	8007c22 <f_read+0x2b4>
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	699b      	ldr	r3, [r3, #24]
 8007c2c:	697a      	ldr	r2, [r7, #20]
 8007c2e:	8992      	ldrh	r2, [r2, #12]
 8007c30:	fbb3 f0f2 	udiv	r0, r3, r2
 8007c34:	fb02 f200 	mul.w	r2, r2, r0
 8007c38:	1a9b      	subs	r3, r3, r2
 8007c3a:	440b      	add	r3, r1
 8007c3c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007c3e:	4619      	mov	r1, r3
 8007c40:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007c42:	f7fd fac9 	bl	80051d8 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8007c46:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007c48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c4a:	4413      	add	r3, r2
 8007c4c:	627b      	str	r3, [r7, #36]	; 0x24
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	699a      	ldr	r2, [r3, #24]
 8007c52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c54:	441a      	add	r2, r3
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	619a      	str	r2, [r3, #24]
 8007c5a:	683b      	ldr	r3, [r7, #0]
 8007c5c:	681a      	ldr	r2, [r3, #0]
 8007c5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c60:	441a      	add	r2, r3
 8007c62:	683b      	ldr	r3, [r7, #0]
 8007c64:	601a      	str	r2, [r3, #0]
 8007c66:	687a      	ldr	r2, [r7, #4]
 8007c68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c6a:	1ad3      	subs	r3, r2, r3
 8007c6c:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	f47f aec3 	bne.w	80079fc <f_read+0x8e>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 8007c76:	697b      	ldr	r3, [r7, #20]
 8007c78:	2100      	movs	r1, #0
 8007c7a:	4618      	mov	r0, r3
 8007c7c:	f7fd fb40 	bl	8005300 <unlock_fs>
 8007c80:	2300      	movs	r3, #0
}
 8007c82:	4618      	mov	r0, r3
 8007c84:	3738      	adds	r7, #56	; 0x38
 8007c86:	46bd      	mov	sp, r7
 8007c88:	bd80      	pop	{r7, pc}

08007c8a <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8007c8a:	b580      	push	{r7, lr}
 8007c8c:	b086      	sub	sp, #24
 8007c8e:	af00      	add	r7, sp, #0
 8007c90:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	f107 0208 	add.w	r2, r7, #8
 8007c98:	4611      	mov	r1, r2
 8007c9a:	4618      	mov	r0, r3
 8007c9c:	f7ff fb58 	bl	8007350 <validate>
 8007ca0:	4603      	mov	r3, r0
 8007ca2:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8007ca4:	7dfb      	ldrb	r3, [r7, #23]
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d16d      	bne.n	8007d86 <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	7d1b      	ldrb	r3, [r3, #20]
 8007cae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d067      	beq.n	8007d86 <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	7d1b      	ldrb	r3, [r3, #20]
 8007cba:	b25b      	sxtb	r3, r3
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	da1a      	bge.n	8007cf6 <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8007cc0:	68bb      	ldr	r3, [r7, #8]
 8007cc2:	7858      	ldrb	r0, [r3, #1]
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	6a1a      	ldr	r2, [r3, #32]
 8007cce:	2301      	movs	r3, #1
 8007cd0:	f7fd f9c2 	bl	8005058 <disk_write>
 8007cd4:	4603      	mov	r3, r0
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d006      	beq.n	8007ce8 <f_sync+0x5e>
 8007cda:	68bb      	ldr	r3, [r7, #8]
 8007cdc:	2101      	movs	r1, #1
 8007cde:	4618      	mov	r0, r3
 8007ce0:	f7fd fb0e 	bl	8005300 <unlock_fs>
 8007ce4:	2301      	movs	r3, #1
 8007ce6:	e055      	b.n	8007d94 <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	7d1b      	ldrb	r3, [r3, #20]
 8007cec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007cf0:	b2da      	uxtb	r2, r3
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8007cf6:	f7fd f8f1 	bl	8004edc <get_fattime>
 8007cfa:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8007cfc:	68ba      	ldr	r2, [r7, #8]
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d02:	4619      	mov	r1, r3
 8007d04:	4610      	mov	r0, r2
 8007d06:	f7fd fcc7 	bl	8005698 <move_window>
 8007d0a:	4603      	mov	r3, r0
 8007d0c:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8007d0e:	7dfb      	ldrb	r3, [r7, #23]
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d138      	bne.n	8007d86 <f_sync+0xfc>
					dir = fp->dir_ptr;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d18:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	330b      	adds	r3, #11
 8007d1e:	781a      	ldrb	r2, [r3, #0]
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	330b      	adds	r3, #11
 8007d24:	f042 0220 	orr.w	r2, r2, #32
 8007d28:	b2d2      	uxtb	r2, r2
 8007d2a:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	6818      	ldr	r0, [r3, #0]
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	689b      	ldr	r3, [r3, #8]
 8007d34:	461a      	mov	r2, r3
 8007d36:	68f9      	ldr	r1, [r7, #12]
 8007d38:	f7fe fa55 	bl	80061e6 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	f103 021c 	add.w	r2, r3, #28
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	68db      	ldr	r3, [r3, #12]
 8007d46:	4619      	mov	r1, r3
 8007d48:	4610      	mov	r0, r2
 8007d4a:	f7fd fa19 	bl	8005180 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	3316      	adds	r3, #22
 8007d52:	6939      	ldr	r1, [r7, #16]
 8007d54:	4618      	mov	r0, r3
 8007d56:	f7fd fa13 	bl	8005180 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	3312      	adds	r3, #18
 8007d5e:	2100      	movs	r1, #0
 8007d60:	4618      	mov	r0, r3
 8007d62:	f7fd f9f2 	bl	800514a <st_word>
					fs->wflag = 1;
 8007d66:	68bb      	ldr	r3, [r7, #8]
 8007d68:	2201      	movs	r2, #1
 8007d6a:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8007d6c:	68bb      	ldr	r3, [r7, #8]
 8007d6e:	4618      	mov	r0, r3
 8007d70:	f7fd fcc0 	bl	80056f4 <sync_fs>
 8007d74:	4603      	mov	r3, r0
 8007d76:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	7d1b      	ldrb	r3, [r3, #20]
 8007d7c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007d80:	b2da      	uxtb	r2, r3
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8007d86:	68bb      	ldr	r3, [r7, #8]
 8007d88:	7dfa      	ldrb	r2, [r7, #23]
 8007d8a:	4611      	mov	r1, r2
 8007d8c:	4618      	mov	r0, r3
 8007d8e:	f7fd fab7 	bl	8005300 <unlock_fs>
 8007d92:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d94:	4618      	mov	r0, r3
 8007d96:	3718      	adds	r7, #24
 8007d98:	46bd      	mov	sp, r7
 8007d9a:	bd80      	pop	{r7, pc}

08007d9c <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8007d9c:	b580      	push	{r7, lr}
 8007d9e:	b084      	sub	sp, #16
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8007da4:	6878      	ldr	r0, [r7, #4]
 8007da6:	f7ff ff70 	bl	8007c8a <f_sync>
 8007daa:	4603      	mov	r3, r0
 8007dac:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8007dae:	7bfb      	ldrb	r3, [r7, #15]
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d11d      	bne.n	8007df0 <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	f107 0208 	add.w	r2, r7, #8
 8007dba:	4611      	mov	r1, r2
 8007dbc:	4618      	mov	r0, r3
 8007dbe:	f7ff fac7 	bl	8007350 <validate>
 8007dc2:	4603      	mov	r3, r0
 8007dc4:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8007dc6:	7bfb      	ldrb	r3, [r7, #15]
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d111      	bne.n	8007df0 <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	691b      	ldr	r3, [r3, #16]
 8007dd0:	4618      	mov	r0, r3
 8007dd2:	f7fd fbbd 	bl	8005550 <dec_lock>
 8007dd6:	4603      	mov	r3, r0
 8007dd8:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8007dda:	7bfb      	ldrb	r3, [r7, #15]
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d102      	bne.n	8007de6 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	2200      	movs	r2, #0
 8007de4:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 8007de6:	68bb      	ldr	r3, [r7, #8]
 8007de8:	2100      	movs	r1, #0
 8007dea:	4618      	mov	r0, r3
 8007dec:	f7fd fa88 	bl	8005300 <unlock_fs>
#endif
		}
	}
	return res;
 8007df0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007df2:	4618      	mov	r0, r3
 8007df4:	3710      	adds	r7, #16
 8007df6:	46bd      	mov	sp, r7
 8007df8:	bd80      	pop	{r7, pc}
	...

08007dfc <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8007dfc:	b480      	push	{r7}
 8007dfe:	b087      	sub	sp, #28
 8007e00:	af00      	add	r7, sp, #0
 8007e02:	60f8      	str	r0, [r7, #12]
 8007e04:	60b9      	str	r1, [r7, #8]
 8007e06:	4613      	mov	r3, r2
 8007e08:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8007e0a:	2301      	movs	r3, #1
 8007e0c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8007e0e:	2300      	movs	r3, #0
 8007e10:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8007e12:	4b1f      	ldr	r3, [pc, #124]	; (8007e90 <FATFS_LinkDriverEx+0x94>)
 8007e14:	7a5b      	ldrb	r3, [r3, #9]
 8007e16:	b2db      	uxtb	r3, r3
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d131      	bne.n	8007e80 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8007e1c:	4b1c      	ldr	r3, [pc, #112]	; (8007e90 <FATFS_LinkDriverEx+0x94>)
 8007e1e:	7a5b      	ldrb	r3, [r3, #9]
 8007e20:	b2db      	uxtb	r3, r3
 8007e22:	461a      	mov	r2, r3
 8007e24:	4b1a      	ldr	r3, [pc, #104]	; (8007e90 <FATFS_LinkDriverEx+0x94>)
 8007e26:	2100      	movs	r1, #0
 8007e28:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8007e2a:	4b19      	ldr	r3, [pc, #100]	; (8007e90 <FATFS_LinkDriverEx+0x94>)
 8007e2c:	7a5b      	ldrb	r3, [r3, #9]
 8007e2e:	b2db      	uxtb	r3, r3
 8007e30:	4a17      	ldr	r2, [pc, #92]	; (8007e90 <FATFS_LinkDriverEx+0x94>)
 8007e32:	009b      	lsls	r3, r3, #2
 8007e34:	4413      	add	r3, r2
 8007e36:	68fa      	ldr	r2, [r7, #12]
 8007e38:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8007e3a:	4b15      	ldr	r3, [pc, #84]	; (8007e90 <FATFS_LinkDriverEx+0x94>)
 8007e3c:	7a5b      	ldrb	r3, [r3, #9]
 8007e3e:	b2db      	uxtb	r3, r3
 8007e40:	461a      	mov	r2, r3
 8007e42:	4b13      	ldr	r3, [pc, #76]	; (8007e90 <FATFS_LinkDriverEx+0x94>)
 8007e44:	4413      	add	r3, r2
 8007e46:	79fa      	ldrb	r2, [r7, #7]
 8007e48:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8007e4a:	4b11      	ldr	r3, [pc, #68]	; (8007e90 <FATFS_LinkDriverEx+0x94>)
 8007e4c:	7a5b      	ldrb	r3, [r3, #9]
 8007e4e:	b2db      	uxtb	r3, r3
 8007e50:	1c5a      	adds	r2, r3, #1
 8007e52:	b2d1      	uxtb	r1, r2
 8007e54:	4a0e      	ldr	r2, [pc, #56]	; (8007e90 <FATFS_LinkDriverEx+0x94>)
 8007e56:	7251      	strb	r1, [r2, #9]
 8007e58:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8007e5a:	7dbb      	ldrb	r3, [r7, #22]
 8007e5c:	3330      	adds	r3, #48	; 0x30
 8007e5e:	b2da      	uxtb	r2, r3
 8007e60:	68bb      	ldr	r3, [r7, #8]
 8007e62:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8007e64:	68bb      	ldr	r3, [r7, #8]
 8007e66:	3301      	adds	r3, #1
 8007e68:	223a      	movs	r2, #58	; 0x3a
 8007e6a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8007e6c:	68bb      	ldr	r3, [r7, #8]
 8007e6e:	3302      	adds	r3, #2
 8007e70:	222f      	movs	r2, #47	; 0x2f
 8007e72:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8007e74:	68bb      	ldr	r3, [r7, #8]
 8007e76:	3303      	adds	r3, #3
 8007e78:	2200      	movs	r2, #0
 8007e7a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8007e7c:	2300      	movs	r3, #0
 8007e7e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8007e80:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e82:	4618      	mov	r0, r3
 8007e84:	371c      	adds	r7, #28
 8007e86:	46bd      	mov	sp, r7
 8007e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e8c:	4770      	bx	lr
 8007e8e:	bf00      	nop
 8007e90:	200000d8 	.word	0x200000d8

08007e94 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8007e94:	b580      	push	{r7, lr}
 8007e96:	b082      	sub	sp, #8
 8007e98:	af00      	add	r7, sp, #0
 8007e9a:	6078      	str	r0, [r7, #4]
 8007e9c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8007e9e:	2200      	movs	r2, #0
 8007ea0:	6839      	ldr	r1, [r7, #0]
 8007ea2:	6878      	ldr	r0, [r7, #4]
 8007ea4:	f7ff ffaa 	bl	8007dfc <FATFS_LinkDriverEx>
 8007ea8:	4603      	mov	r3, r0
}
 8007eaa:	4618      	mov	r0, r3
 8007eac:	3708      	adds	r7, #8
 8007eae:	46bd      	mov	sp, r7
 8007eb0:	bd80      	pop	{r7, pc}
	...

08007eb4 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 8007eb4:	b480      	push	{r7}
 8007eb6:	b085      	sub	sp, #20
 8007eb8:	af00      	add	r7, sp, #0
 8007eba:	4603      	mov	r3, r0
 8007ebc:	6039      	str	r1, [r7, #0]
 8007ebe:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 8007ec0:	88fb      	ldrh	r3, [r7, #6]
 8007ec2:	2b7f      	cmp	r3, #127	; 0x7f
 8007ec4:	d802      	bhi.n	8007ecc <ff_convert+0x18>
		c = chr;
 8007ec6:	88fb      	ldrh	r3, [r7, #6]
 8007ec8:	81fb      	strh	r3, [r7, #14]
 8007eca:	e025      	b.n	8007f18 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 8007ecc:	683b      	ldr	r3, [r7, #0]
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d00b      	beq.n	8007eea <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 8007ed2:	88fb      	ldrh	r3, [r7, #6]
 8007ed4:	2bff      	cmp	r3, #255	; 0xff
 8007ed6:	d805      	bhi.n	8007ee4 <ff_convert+0x30>
 8007ed8:	88fb      	ldrh	r3, [r7, #6]
 8007eda:	3b80      	subs	r3, #128	; 0x80
 8007edc:	4a12      	ldr	r2, [pc, #72]	; (8007f28 <ff_convert+0x74>)
 8007ede:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007ee2:	e000      	b.n	8007ee6 <ff_convert+0x32>
 8007ee4:	2300      	movs	r3, #0
 8007ee6:	81fb      	strh	r3, [r7, #14]
 8007ee8:	e016      	b.n	8007f18 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 8007eea:	2300      	movs	r3, #0
 8007eec:	81fb      	strh	r3, [r7, #14]
 8007eee:	e009      	b.n	8007f04 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 8007ef0:	89fb      	ldrh	r3, [r7, #14]
 8007ef2:	4a0d      	ldr	r2, [pc, #52]	; (8007f28 <ff_convert+0x74>)
 8007ef4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007ef8:	88fa      	ldrh	r2, [r7, #6]
 8007efa:	429a      	cmp	r2, r3
 8007efc:	d006      	beq.n	8007f0c <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 8007efe:	89fb      	ldrh	r3, [r7, #14]
 8007f00:	3301      	adds	r3, #1
 8007f02:	81fb      	strh	r3, [r7, #14]
 8007f04:	89fb      	ldrh	r3, [r7, #14]
 8007f06:	2b7f      	cmp	r3, #127	; 0x7f
 8007f08:	d9f2      	bls.n	8007ef0 <ff_convert+0x3c>
 8007f0a:	e000      	b.n	8007f0e <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 8007f0c:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 8007f0e:	89fb      	ldrh	r3, [r7, #14]
 8007f10:	3380      	adds	r3, #128	; 0x80
 8007f12:	b29b      	uxth	r3, r3
 8007f14:	b2db      	uxtb	r3, r3
 8007f16:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 8007f18:	89fb      	ldrh	r3, [r7, #14]
}
 8007f1a:	4618      	mov	r0, r3
 8007f1c:	3714      	adds	r7, #20
 8007f1e:	46bd      	mov	sp, r7
 8007f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f24:	4770      	bx	lr
 8007f26:	bf00      	nop
 8007f28:	0800c888 	.word	0x0800c888

08007f2c <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 8007f2c:	b480      	push	{r7}
 8007f2e:	b087      	sub	sp, #28
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	4603      	mov	r3, r0
 8007f34:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 8007f36:	88fb      	ldrh	r3, [r7, #6]
 8007f38:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f3c:	d201      	bcs.n	8007f42 <ff_wtoupper+0x16>
 8007f3e:	4b3e      	ldr	r3, [pc, #248]	; (8008038 <ff_wtoupper+0x10c>)
 8007f40:	e000      	b.n	8007f44 <ff_wtoupper+0x18>
 8007f42:	4b3e      	ldr	r3, [pc, #248]	; (800803c <ff_wtoupper+0x110>)
 8007f44:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 8007f46:	697b      	ldr	r3, [r7, #20]
 8007f48:	1c9a      	adds	r2, r3, #2
 8007f4a:	617a      	str	r2, [r7, #20]
 8007f4c:	881b      	ldrh	r3, [r3, #0]
 8007f4e:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 8007f50:	8a7b      	ldrh	r3, [r7, #18]
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d068      	beq.n	8008028 <ff_wtoupper+0xfc>
 8007f56:	88fa      	ldrh	r2, [r7, #6]
 8007f58:	8a7b      	ldrh	r3, [r7, #18]
 8007f5a:	429a      	cmp	r2, r3
 8007f5c:	d364      	bcc.n	8008028 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 8007f5e:	697b      	ldr	r3, [r7, #20]
 8007f60:	1c9a      	adds	r2, r3, #2
 8007f62:	617a      	str	r2, [r7, #20]
 8007f64:	881b      	ldrh	r3, [r3, #0]
 8007f66:	823b      	strh	r3, [r7, #16]
 8007f68:	8a3b      	ldrh	r3, [r7, #16]
 8007f6a:	0a1b      	lsrs	r3, r3, #8
 8007f6c:	81fb      	strh	r3, [r7, #14]
 8007f6e:	8a3b      	ldrh	r3, [r7, #16]
 8007f70:	b2db      	uxtb	r3, r3
 8007f72:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 8007f74:	88fa      	ldrh	r2, [r7, #6]
 8007f76:	8a79      	ldrh	r1, [r7, #18]
 8007f78:	8a3b      	ldrh	r3, [r7, #16]
 8007f7a:	440b      	add	r3, r1
 8007f7c:	429a      	cmp	r2, r3
 8007f7e:	da49      	bge.n	8008014 <ff_wtoupper+0xe8>
			switch (cmd) {
 8007f80:	89fb      	ldrh	r3, [r7, #14]
 8007f82:	2b08      	cmp	r3, #8
 8007f84:	d84f      	bhi.n	8008026 <ff_wtoupper+0xfa>
 8007f86:	a201      	add	r2, pc, #4	; (adr r2, 8007f8c <ff_wtoupper+0x60>)
 8007f88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f8c:	08007fb1 	.word	0x08007fb1
 8007f90:	08007fc3 	.word	0x08007fc3
 8007f94:	08007fd9 	.word	0x08007fd9
 8007f98:	08007fe1 	.word	0x08007fe1
 8007f9c:	08007fe9 	.word	0x08007fe9
 8007fa0:	08007ff1 	.word	0x08007ff1
 8007fa4:	08007ff9 	.word	0x08007ff9
 8007fa8:	08008001 	.word	0x08008001
 8007fac:	08008009 	.word	0x08008009
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 8007fb0:	88fa      	ldrh	r2, [r7, #6]
 8007fb2:	8a7b      	ldrh	r3, [r7, #18]
 8007fb4:	1ad3      	subs	r3, r2, r3
 8007fb6:	005b      	lsls	r3, r3, #1
 8007fb8:	697a      	ldr	r2, [r7, #20]
 8007fba:	4413      	add	r3, r2
 8007fbc:	881b      	ldrh	r3, [r3, #0]
 8007fbe:	80fb      	strh	r3, [r7, #6]
 8007fc0:	e027      	b.n	8008012 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 8007fc2:	88fa      	ldrh	r2, [r7, #6]
 8007fc4:	8a7b      	ldrh	r3, [r7, #18]
 8007fc6:	1ad3      	subs	r3, r2, r3
 8007fc8:	b29b      	uxth	r3, r3
 8007fca:	f003 0301 	and.w	r3, r3, #1
 8007fce:	b29b      	uxth	r3, r3
 8007fd0:	88fa      	ldrh	r2, [r7, #6]
 8007fd2:	1ad3      	subs	r3, r2, r3
 8007fd4:	80fb      	strh	r3, [r7, #6]
 8007fd6:	e01c      	b.n	8008012 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 8007fd8:	88fb      	ldrh	r3, [r7, #6]
 8007fda:	3b10      	subs	r3, #16
 8007fdc:	80fb      	strh	r3, [r7, #6]
 8007fde:	e018      	b.n	8008012 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 8007fe0:	88fb      	ldrh	r3, [r7, #6]
 8007fe2:	3b20      	subs	r3, #32
 8007fe4:	80fb      	strh	r3, [r7, #6]
 8007fe6:	e014      	b.n	8008012 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 8007fe8:	88fb      	ldrh	r3, [r7, #6]
 8007fea:	3b30      	subs	r3, #48	; 0x30
 8007fec:	80fb      	strh	r3, [r7, #6]
 8007fee:	e010      	b.n	8008012 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 8007ff0:	88fb      	ldrh	r3, [r7, #6]
 8007ff2:	3b1a      	subs	r3, #26
 8007ff4:	80fb      	strh	r3, [r7, #6]
 8007ff6:	e00c      	b.n	8008012 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 8007ff8:	88fb      	ldrh	r3, [r7, #6]
 8007ffa:	3308      	adds	r3, #8
 8007ffc:	80fb      	strh	r3, [r7, #6]
 8007ffe:	e008      	b.n	8008012 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 8008000:	88fb      	ldrh	r3, [r7, #6]
 8008002:	3b50      	subs	r3, #80	; 0x50
 8008004:	80fb      	strh	r3, [r7, #6]
 8008006:	e004      	b.n	8008012 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 8008008:	88fb      	ldrh	r3, [r7, #6]
 800800a:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 800800e:	80fb      	strh	r3, [r7, #6]
 8008010:	bf00      	nop
			}
			break;
 8008012:	e008      	b.n	8008026 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 8008014:	89fb      	ldrh	r3, [r7, #14]
 8008016:	2b00      	cmp	r3, #0
 8008018:	d195      	bne.n	8007f46 <ff_wtoupper+0x1a>
 800801a:	8a3b      	ldrh	r3, [r7, #16]
 800801c:	005b      	lsls	r3, r3, #1
 800801e:	697a      	ldr	r2, [r7, #20]
 8008020:	4413      	add	r3, r2
 8008022:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 8008024:	e78f      	b.n	8007f46 <ff_wtoupper+0x1a>
			break;
 8008026:	bf00      	nop
	}

	return chr;
 8008028:	88fb      	ldrh	r3, [r7, #6]
}
 800802a:	4618      	mov	r0, r3
 800802c:	371c      	adds	r7, #28
 800802e:	46bd      	mov	sp, r7
 8008030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008034:	4770      	bx	lr
 8008036:	bf00      	nop
 8008038:	0800c988 	.word	0x0800c988
 800803c:	0800cb7c 	.word	0x0800cb7c

08008040 <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 8008040:	b580      	push	{r7, lr}
 8008042:	b084      	sub	sp, #16
 8008044:	af00      	add	r7, sp, #0
 8008046:	4603      	mov	r3, r0
 8008048:	6039      	str	r1, [r7, #0]
 800804a:	71fb      	strb	r3, [r7, #7]

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
 800804c:	2200      	movs	r2, #0
 800804e:	2101      	movs	r1, #1
 8008050:	2001      	movs	r0, #1
 8008052:	f000 f978 	bl	8008346 <osSemaphoreNew>
 8008056:	4602      	mov	r2, r0
 8008058:	683b      	ldr	r3, [r7, #0]
 800805a:	601a      	str	r2, [r3, #0]
#endif

#endif
    ret = (*sobj != NULL);
 800805c:	683b      	ldr	r3, [r7, #0]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	2b00      	cmp	r3, #0
 8008062:	bf14      	ite	ne
 8008064:	2301      	movne	r3, #1
 8008066:	2300      	moveq	r3, #0
 8008068:	b2db      	uxtb	r3, r3
 800806a:	60fb      	str	r3, [r7, #12]

    return ret;
 800806c:	68fb      	ldr	r3, [r7, #12]
}
 800806e:	4618      	mov	r0, r3
 8008070:	3710      	adds	r7, #16
 8008072:	46bd      	mov	sp, r7
 8008074:	bd80      	pop	{r7, pc}

08008076 <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 8008076:	b580      	push	{r7, lr}
 8008078:	b082      	sub	sp, #8
 800807a:	af00      	add	r7, sp, #0
 800807c:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 800807e:	6878      	ldr	r0, [r7, #4]
 8008080:	f000 fa80 	bl	8008584 <osSemaphoreDelete>
#endif
    return 1;
 8008084:	2301      	movs	r3, #1
}
 8008086:	4618      	mov	r0, r3
 8008088:	3708      	adds	r7, #8
 800808a:	46bd      	mov	sp, r7
 800808c:	bd80      	pop	{r7, pc}

0800808e <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 800808e:	b580      	push	{r7, lr}
 8008090:	b084      	sub	sp, #16
 8008092:	af00      	add	r7, sp, #0
 8008094:	6078      	str	r0, [r7, #4]
  int ret = 0;
 8008096:	2300      	movs	r3, #0
 8008098:	60fb      	str	r3, [r7, #12]
#else

#if _USE_MUTEX
   if(osMutexAcquire(sobj, _FS_TIMEOUT) == osOK)
#else
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
 800809a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800809e:	6878      	ldr	r0, [r7, #4]
 80080a0:	f000 f9da 	bl	8008458 <osSemaphoreAcquire>
 80080a4:	4603      	mov	r3, r0
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d101      	bne.n	80080ae <ff_req_grant+0x20>
#endif

#endif
  {
    ret = 1;
 80080aa:	2301      	movs	r3, #1
 80080ac:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80080ae:	68fb      	ldr	r3, [r7, #12]
}
 80080b0:	4618      	mov	r0, r3
 80080b2:	3710      	adds	r7, #16
 80080b4:	46bd      	mov	sp, r7
 80080b6:	bd80      	pop	{r7, pc}

080080b8 <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 80080b8:	b580      	push	{r7, lr}
 80080ba:	b082      	sub	sp, #8
 80080bc:	af00      	add	r7, sp, #0
 80080be:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 80080c0:	6878      	ldr	r0, [r7, #4]
 80080c2:	f000 fa1b 	bl	80084fc <osSemaphoreRelease>
#endif
}
 80080c6:	bf00      	nop
 80080c8:	3708      	adds	r7, #8
 80080ca:	46bd      	mov	sp, r7
 80080cc:	bd80      	pop	{r7, pc}
	...

080080d0 <__NVIC_SetPriority>:
{
 80080d0:	b480      	push	{r7}
 80080d2:	b083      	sub	sp, #12
 80080d4:	af00      	add	r7, sp, #0
 80080d6:	4603      	mov	r3, r0
 80080d8:	6039      	str	r1, [r7, #0]
 80080da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80080dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	db0a      	blt.n	80080fa <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80080e4:	683b      	ldr	r3, [r7, #0]
 80080e6:	b2da      	uxtb	r2, r3
 80080e8:	490c      	ldr	r1, [pc, #48]	; (800811c <__NVIC_SetPriority+0x4c>)
 80080ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80080ee:	0112      	lsls	r2, r2, #4
 80080f0:	b2d2      	uxtb	r2, r2
 80080f2:	440b      	add	r3, r1
 80080f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80080f8:	e00a      	b.n	8008110 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80080fa:	683b      	ldr	r3, [r7, #0]
 80080fc:	b2da      	uxtb	r2, r3
 80080fe:	4908      	ldr	r1, [pc, #32]	; (8008120 <__NVIC_SetPriority+0x50>)
 8008100:	79fb      	ldrb	r3, [r7, #7]
 8008102:	f003 030f 	and.w	r3, r3, #15
 8008106:	3b04      	subs	r3, #4
 8008108:	0112      	lsls	r2, r2, #4
 800810a:	b2d2      	uxtb	r2, r2
 800810c:	440b      	add	r3, r1
 800810e:	761a      	strb	r2, [r3, #24]
}
 8008110:	bf00      	nop
 8008112:	370c      	adds	r7, #12
 8008114:	46bd      	mov	sp, r7
 8008116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800811a:	4770      	bx	lr
 800811c:	e000e100 	.word	0xe000e100
 8008120:	e000ed00 	.word	0xe000ed00

08008124 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8008124:	b580      	push	{r7, lr}
 8008126:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8008128:	4b05      	ldr	r3, [pc, #20]	; (8008140 <SysTick_Handler+0x1c>)
 800812a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800812c:	f002 f962 	bl	800a3f4 <xTaskGetSchedulerState>
 8008130:	4603      	mov	r3, r0
 8008132:	2b01      	cmp	r3, #1
 8008134:	d001      	beq.n	800813a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8008136:	f003 f847 	bl	800b1c8 <xPortSysTickHandler>
  }
}
 800813a:	bf00      	nop
 800813c:	bd80      	pop	{r7, pc}
 800813e:	bf00      	nop
 8008140:	e000e010 	.word	0xe000e010

08008144 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8008144:	b580      	push	{r7, lr}
 8008146:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8008148:	2100      	movs	r1, #0
 800814a:	f06f 0004 	mvn.w	r0, #4
 800814e:	f7ff ffbf 	bl	80080d0 <__NVIC_SetPriority>
#endif
}
 8008152:	bf00      	nop
 8008154:	bd80      	pop	{r7, pc}
	...

08008158 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8008158:	b480      	push	{r7}
 800815a:	b083      	sub	sp, #12
 800815c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800815e:	f3ef 8305 	mrs	r3, IPSR
 8008162:	603b      	str	r3, [r7, #0]
  return(result);
 8008164:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008166:	2b00      	cmp	r3, #0
 8008168:	d003      	beq.n	8008172 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800816a:	f06f 0305 	mvn.w	r3, #5
 800816e:	607b      	str	r3, [r7, #4]
 8008170:	e00c      	b.n	800818c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8008172:	4b0a      	ldr	r3, [pc, #40]	; (800819c <osKernelInitialize+0x44>)
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	2b00      	cmp	r3, #0
 8008178:	d105      	bne.n	8008186 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800817a:	4b08      	ldr	r3, [pc, #32]	; (800819c <osKernelInitialize+0x44>)
 800817c:	2201      	movs	r2, #1
 800817e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008180:	2300      	movs	r3, #0
 8008182:	607b      	str	r3, [r7, #4]
 8008184:	e002      	b.n	800818c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8008186:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800818a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800818c:	687b      	ldr	r3, [r7, #4]
}
 800818e:	4618      	mov	r0, r3
 8008190:	370c      	adds	r7, #12
 8008192:	46bd      	mov	sp, r7
 8008194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008198:	4770      	bx	lr
 800819a:	bf00      	nop
 800819c:	200000e4 	.word	0x200000e4

080081a0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80081a0:	b580      	push	{r7, lr}
 80081a2:	b082      	sub	sp, #8
 80081a4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80081a6:	f3ef 8305 	mrs	r3, IPSR
 80081aa:	603b      	str	r3, [r7, #0]
  return(result);
 80081ac:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d003      	beq.n	80081ba <osKernelStart+0x1a>
    stat = osErrorISR;
 80081b2:	f06f 0305 	mvn.w	r3, #5
 80081b6:	607b      	str	r3, [r7, #4]
 80081b8:	e010      	b.n	80081dc <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80081ba:	4b0b      	ldr	r3, [pc, #44]	; (80081e8 <osKernelStart+0x48>)
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	2b01      	cmp	r3, #1
 80081c0:	d109      	bne.n	80081d6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80081c2:	f7ff ffbf 	bl	8008144 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80081c6:	4b08      	ldr	r3, [pc, #32]	; (80081e8 <osKernelStart+0x48>)
 80081c8:	2202      	movs	r2, #2
 80081ca:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80081cc:	f001 fcca 	bl	8009b64 <vTaskStartScheduler>
      stat = osOK;
 80081d0:	2300      	movs	r3, #0
 80081d2:	607b      	str	r3, [r7, #4]
 80081d4:	e002      	b.n	80081dc <osKernelStart+0x3c>
    } else {
      stat = osError;
 80081d6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80081da:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80081dc:	687b      	ldr	r3, [r7, #4]
}
 80081de:	4618      	mov	r0, r3
 80081e0:	3708      	adds	r7, #8
 80081e2:	46bd      	mov	sp, r7
 80081e4:	bd80      	pop	{r7, pc}
 80081e6:	bf00      	nop
 80081e8:	200000e4 	.word	0x200000e4

080081ec <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80081ec:	b580      	push	{r7, lr}
 80081ee:	b08e      	sub	sp, #56	; 0x38
 80081f0:	af04      	add	r7, sp, #16
 80081f2:	60f8      	str	r0, [r7, #12]
 80081f4:	60b9      	str	r1, [r7, #8]
 80081f6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80081f8:	2300      	movs	r3, #0
 80081fa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80081fc:	f3ef 8305 	mrs	r3, IPSR
 8008200:	617b      	str	r3, [r7, #20]
  return(result);
 8008202:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8008204:	2b00      	cmp	r3, #0
 8008206:	d17e      	bne.n	8008306 <osThreadNew+0x11a>
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	2b00      	cmp	r3, #0
 800820c:	d07b      	beq.n	8008306 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800820e:	2380      	movs	r3, #128	; 0x80
 8008210:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8008212:	2318      	movs	r3, #24
 8008214:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8008216:	2300      	movs	r3, #0
 8008218:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800821a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800821e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	2b00      	cmp	r3, #0
 8008224:	d045      	beq.n	80082b2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	2b00      	cmp	r3, #0
 800822c:	d002      	beq.n	8008234 <osThreadNew+0x48>
        name = attr->name;
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	699b      	ldr	r3, [r3, #24]
 8008238:	2b00      	cmp	r3, #0
 800823a:	d002      	beq.n	8008242 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	699b      	ldr	r3, [r3, #24]
 8008240:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8008242:	69fb      	ldr	r3, [r7, #28]
 8008244:	2b00      	cmp	r3, #0
 8008246:	d008      	beq.n	800825a <osThreadNew+0x6e>
 8008248:	69fb      	ldr	r3, [r7, #28]
 800824a:	2b38      	cmp	r3, #56	; 0x38
 800824c:	d805      	bhi.n	800825a <osThreadNew+0x6e>
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	685b      	ldr	r3, [r3, #4]
 8008252:	f003 0301 	and.w	r3, r3, #1
 8008256:	2b00      	cmp	r3, #0
 8008258:	d001      	beq.n	800825e <osThreadNew+0x72>
        return (NULL);
 800825a:	2300      	movs	r3, #0
 800825c:	e054      	b.n	8008308 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	695b      	ldr	r3, [r3, #20]
 8008262:	2b00      	cmp	r3, #0
 8008264:	d003      	beq.n	800826e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	695b      	ldr	r3, [r3, #20]
 800826a:	089b      	lsrs	r3, r3, #2
 800826c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	689b      	ldr	r3, [r3, #8]
 8008272:	2b00      	cmp	r3, #0
 8008274:	d00e      	beq.n	8008294 <osThreadNew+0xa8>
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	68db      	ldr	r3, [r3, #12]
 800827a:	2b5b      	cmp	r3, #91	; 0x5b
 800827c:	d90a      	bls.n	8008294 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008282:	2b00      	cmp	r3, #0
 8008284:	d006      	beq.n	8008294 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	695b      	ldr	r3, [r3, #20]
 800828a:	2b00      	cmp	r3, #0
 800828c:	d002      	beq.n	8008294 <osThreadNew+0xa8>
        mem = 1;
 800828e:	2301      	movs	r3, #1
 8008290:	61bb      	str	r3, [r7, #24]
 8008292:	e010      	b.n	80082b6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	689b      	ldr	r3, [r3, #8]
 8008298:	2b00      	cmp	r3, #0
 800829a:	d10c      	bne.n	80082b6 <osThreadNew+0xca>
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	68db      	ldr	r3, [r3, #12]
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d108      	bne.n	80082b6 <osThreadNew+0xca>
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	691b      	ldr	r3, [r3, #16]
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d104      	bne.n	80082b6 <osThreadNew+0xca>
          mem = 0;
 80082ac:	2300      	movs	r3, #0
 80082ae:	61bb      	str	r3, [r7, #24]
 80082b0:	e001      	b.n	80082b6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80082b2:	2300      	movs	r3, #0
 80082b4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80082b6:	69bb      	ldr	r3, [r7, #24]
 80082b8:	2b01      	cmp	r3, #1
 80082ba:	d110      	bne.n	80082de <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80082c0:	687a      	ldr	r2, [r7, #4]
 80082c2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80082c4:	9202      	str	r2, [sp, #8]
 80082c6:	9301      	str	r3, [sp, #4]
 80082c8:	69fb      	ldr	r3, [r7, #28]
 80082ca:	9300      	str	r3, [sp, #0]
 80082cc:	68bb      	ldr	r3, [r7, #8]
 80082ce:	6a3a      	ldr	r2, [r7, #32]
 80082d0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80082d2:	68f8      	ldr	r0, [r7, #12]
 80082d4:	f001 fa70 	bl	80097b8 <xTaskCreateStatic>
 80082d8:	4603      	mov	r3, r0
 80082da:	613b      	str	r3, [r7, #16]
 80082dc:	e013      	b.n	8008306 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80082de:	69bb      	ldr	r3, [r7, #24]
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d110      	bne.n	8008306 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80082e4:	6a3b      	ldr	r3, [r7, #32]
 80082e6:	b29a      	uxth	r2, r3
 80082e8:	f107 0310 	add.w	r3, r7, #16
 80082ec:	9301      	str	r3, [sp, #4]
 80082ee:	69fb      	ldr	r3, [r7, #28]
 80082f0:	9300      	str	r3, [sp, #0]
 80082f2:	68bb      	ldr	r3, [r7, #8]
 80082f4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80082f6:	68f8      	ldr	r0, [r7, #12]
 80082f8:	f001 fabb 	bl	8009872 <xTaskCreate>
 80082fc:	4603      	mov	r3, r0
 80082fe:	2b01      	cmp	r3, #1
 8008300:	d001      	beq.n	8008306 <osThreadNew+0x11a>
            hTask = NULL;
 8008302:	2300      	movs	r3, #0
 8008304:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8008306:	693b      	ldr	r3, [r7, #16]
}
 8008308:	4618      	mov	r0, r3
 800830a:	3728      	adds	r7, #40	; 0x28
 800830c:	46bd      	mov	sp, r7
 800830e:	bd80      	pop	{r7, pc}

08008310 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8008310:	b580      	push	{r7, lr}
 8008312:	b084      	sub	sp, #16
 8008314:	af00      	add	r7, sp, #0
 8008316:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008318:	f3ef 8305 	mrs	r3, IPSR
 800831c:	60bb      	str	r3, [r7, #8]
  return(result);
 800831e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008320:	2b00      	cmp	r3, #0
 8008322:	d003      	beq.n	800832c <osDelay+0x1c>
    stat = osErrorISR;
 8008324:	f06f 0305 	mvn.w	r3, #5
 8008328:	60fb      	str	r3, [r7, #12]
 800832a:	e007      	b.n	800833c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800832c:	2300      	movs	r3, #0
 800832e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	2b00      	cmp	r3, #0
 8008334:	d002      	beq.n	800833c <osDelay+0x2c>
      vTaskDelay(ticks);
 8008336:	6878      	ldr	r0, [r7, #4]
 8008338:	f001 fbe0 	bl	8009afc <vTaskDelay>
    }
  }

  return (stat);
 800833c:	68fb      	ldr	r3, [r7, #12]
}
 800833e:	4618      	mov	r0, r3
 8008340:	3710      	adds	r7, #16
 8008342:	46bd      	mov	sp, r7
 8008344:	bd80      	pop	{r7, pc}

08008346 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8008346:	b580      	push	{r7, lr}
 8008348:	b08a      	sub	sp, #40	; 0x28
 800834a:	af02      	add	r7, sp, #8
 800834c:	60f8      	str	r0, [r7, #12]
 800834e:	60b9      	str	r1, [r7, #8]
 8008350:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8008352:	2300      	movs	r3, #0
 8008354:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008356:	f3ef 8305 	mrs	r3, IPSR
 800835a:	613b      	str	r3, [r7, #16]
  return(result);
 800835c:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800835e:	2b00      	cmp	r3, #0
 8008360:	d175      	bne.n	800844e <osSemaphoreNew+0x108>
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	2b00      	cmp	r3, #0
 8008366:	d072      	beq.n	800844e <osSemaphoreNew+0x108>
 8008368:	68ba      	ldr	r2, [r7, #8]
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	429a      	cmp	r2, r3
 800836e:	d86e      	bhi.n	800844e <osSemaphoreNew+0x108>
    mem = -1;
 8008370:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008374:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	2b00      	cmp	r3, #0
 800837a:	d015      	beq.n	80083a8 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	689b      	ldr	r3, [r3, #8]
 8008380:	2b00      	cmp	r3, #0
 8008382:	d006      	beq.n	8008392 <osSemaphoreNew+0x4c>
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	68db      	ldr	r3, [r3, #12]
 8008388:	2b4f      	cmp	r3, #79	; 0x4f
 800838a:	d902      	bls.n	8008392 <osSemaphoreNew+0x4c>
        mem = 1;
 800838c:	2301      	movs	r3, #1
 800838e:	61bb      	str	r3, [r7, #24]
 8008390:	e00c      	b.n	80083ac <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	689b      	ldr	r3, [r3, #8]
 8008396:	2b00      	cmp	r3, #0
 8008398:	d108      	bne.n	80083ac <osSemaphoreNew+0x66>
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	68db      	ldr	r3, [r3, #12]
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d104      	bne.n	80083ac <osSemaphoreNew+0x66>
          mem = 0;
 80083a2:	2300      	movs	r3, #0
 80083a4:	61bb      	str	r3, [r7, #24]
 80083a6:	e001      	b.n	80083ac <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 80083a8:	2300      	movs	r3, #0
 80083aa:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 80083ac:	69bb      	ldr	r3, [r7, #24]
 80083ae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80083b2:	d04c      	beq.n	800844e <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	2b01      	cmp	r3, #1
 80083b8:	d128      	bne.n	800840c <osSemaphoreNew+0xc6>
        if (mem == 1) {
 80083ba:	69bb      	ldr	r3, [r7, #24]
 80083bc:	2b01      	cmp	r3, #1
 80083be:	d10a      	bne.n	80083d6 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	689b      	ldr	r3, [r3, #8]
 80083c4:	2203      	movs	r2, #3
 80083c6:	9200      	str	r2, [sp, #0]
 80083c8:	2200      	movs	r2, #0
 80083ca:	2100      	movs	r1, #0
 80083cc:	2001      	movs	r0, #1
 80083ce:	f000 fa4d 	bl	800886c <xQueueGenericCreateStatic>
 80083d2:	61f8      	str	r0, [r7, #28]
 80083d4:	e005      	b.n	80083e2 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 80083d6:	2203      	movs	r2, #3
 80083d8:	2100      	movs	r1, #0
 80083da:	2001      	movs	r0, #1
 80083dc:	f000 fabe 	bl	800895c <xQueueGenericCreate>
 80083e0:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 80083e2:	69fb      	ldr	r3, [r7, #28]
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d022      	beq.n	800842e <osSemaphoreNew+0xe8>
 80083e8:	68bb      	ldr	r3, [r7, #8]
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d01f      	beq.n	800842e <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80083ee:	2300      	movs	r3, #0
 80083f0:	2200      	movs	r2, #0
 80083f2:	2100      	movs	r1, #0
 80083f4:	69f8      	ldr	r0, [r7, #28]
 80083f6:	f000 fb79 	bl	8008aec <xQueueGenericSend>
 80083fa:	4603      	mov	r3, r0
 80083fc:	2b01      	cmp	r3, #1
 80083fe:	d016      	beq.n	800842e <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8008400:	69f8      	ldr	r0, [r7, #28]
 8008402:	f001 f805 	bl	8009410 <vQueueDelete>
            hSemaphore = NULL;
 8008406:	2300      	movs	r3, #0
 8008408:	61fb      	str	r3, [r7, #28]
 800840a:	e010      	b.n	800842e <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800840c:	69bb      	ldr	r3, [r7, #24]
 800840e:	2b01      	cmp	r3, #1
 8008410:	d108      	bne.n	8008424 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	689b      	ldr	r3, [r3, #8]
 8008416:	461a      	mov	r2, r3
 8008418:	68b9      	ldr	r1, [r7, #8]
 800841a:	68f8      	ldr	r0, [r7, #12]
 800841c:	f000 fafb 	bl	8008a16 <xQueueCreateCountingSemaphoreStatic>
 8008420:	61f8      	str	r0, [r7, #28]
 8008422:	e004      	b.n	800842e <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8008424:	68b9      	ldr	r1, [r7, #8]
 8008426:	68f8      	ldr	r0, [r7, #12]
 8008428:	f000 fb2c 	bl	8008a84 <xQueueCreateCountingSemaphore>
 800842c:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800842e:	69fb      	ldr	r3, [r7, #28]
 8008430:	2b00      	cmp	r3, #0
 8008432:	d00c      	beq.n	800844e <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	2b00      	cmp	r3, #0
 8008438:	d003      	beq.n	8008442 <osSemaphoreNew+0xfc>
          name = attr->name;
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	617b      	str	r3, [r7, #20]
 8008440:	e001      	b.n	8008446 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8008442:	2300      	movs	r3, #0
 8008444:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8008446:	6979      	ldr	r1, [r7, #20]
 8008448:	69f8      	ldr	r0, [r7, #28]
 800844a:	f001 f92d 	bl	80096a8 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800844e:	69fb      	ldr	r3, [r7, #28]
}
 8008450:	4618      	mov	r0, r3
 8008452:	3720      	adds	r7, #32
 8008454:	46bd      	mov	sp, r7
 8008456:	bd80      	pop	{r7, pc}

08008458 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8008458:	b580      	push	{r7, lr}
 800845a:	b086      	sub	sp, #24
 800845c:	af00      	add	r7, sp, #0
 800845e:	6078      	str	r0, [r7, #4]
 8008460:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8008466:	2300      	movs	r3, #0
 8008468:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800846a:	693b      	ldr	r3, [r7, #16]
 800846c:	2b00      	cmp	r3, #0
 800846e:	d103      	bne.n	8008478 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8008470:	f06f 0303 	mvn.w	r3, #3
 8008474:	617b      	str	r3, [r7, #20]
 8008476:	e039      	b.n	80084ec <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008478:	f3ef 8305 	mrs	r3, IPSR
 800847c:	60fb      	str	r3, [r7, #12]
  return(result);
 800847e:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8008480:	2b00      	cmp	r3, #0
 8008482:	d022      	beq.n	80084ca <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8008484:	683b      	ldr	r3, [r7, #0]
 8008486:	2b00      	cmp	r3, #0
 8008488:	d003      	beq.n	8008492 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800848a:	f06f 0303 	mvn.w	r3, #3
 800848e:	617b      	str	r3, [r7, #20]
 8008490:	e02c      	b.n	80084ec <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8008492:	2300      	movs	r3, #0
 8008494:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8008496:	f107 0308 	add.w	r3, r7, #8
 800849a:	461a      	mov	r2, r3
 800849c:	2100      	movs	r1, #0
 800849e:	6938      	ldr	r0, [r7, #16]
 80084a0:	f000 ff36 	bl	8009310 <xQueueReceiveFromISR>
 80084a4:	4603      	mov	r3, r0
 80084a6:	2b01      	cmp	r3, #1
 80084a8:	d003      	beq.n	80084b2 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 80084aa:	f06f 0302 	mvn.w	r3, #2
 80084ae:	617b      	str	r3, [r7, #20]
 80084b0:	e01c      	b.n	80084ec <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 80084b2:	68bb      	ldr	r3, [r7, #8]
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d019      	beq.n	80084ec <osSemaphoreAcquire+0x94>
 80084b8:	4b0f      	ldr	r3, [pc, #60]	; (80084f8 <osSemaphoreAcquire+0xa0>)
 80084ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80084be:	601a      	str	r2, [r3, #0]
 80084c0:	f3bf 8f4f 	dsb	sy
 80084c4:	f3bf 8f6f 	isb	sy
 80084c8:	e010      	b.n	80084ec <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 80084ca:	6839      	ldr	r1, [r7, #0]
 80084cc:	6938      	ldr	r0, [r7, #16]
 80084ce:	f000 fe13 	bl	80090f8 <xQueueSemaphoreTake>
 80084d2:	4603      	mov	r3, r0
 80084d4:	2b01      	cmp	r3, #1
 80084d6:	d009      	beq.n	80084ec <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 80084d8:	683b      	ldr	r3, [r7, #0]
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d003      	beq.n	80084e6 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 80084de:	f06f 0301 	mvn.w	r3, #1
 80084e2:	617b      	str	r3, [r7, #20]
 80084e4:	e002      	b.n	80084ec <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 80084e6:	f06f 0302 	mvn.w	r3, #2
 80084ea:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80084ec:	697b      	ldr	r3, [r7, #20]
}
 80084ee:	4618      	mov	r0, r3
 80084f0:	3718      	adds	r7, #24
 80084f2:	46bd      	mov	sp, r7
 80084f4:	bd80      	pop	{r7, pc}
 80084f6:	bf00      	nop
 80084f8:	e000ed04 	.word	0xe000ed04

080084fc <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 80084fc:	b580      	push	{r7, lr}
 80084fe:	b086      	sub	sp, #24
 8008500:	af00      	add	r7, sp, #0
 8008502:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8008508:	2300      	movs	r3, #0
 800850a:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800850c:	693b      	ldr	r3, [r7, #16]
 800850e:	2b00      	cmp	r3, #0
 8008510:	d103      	bne.n	800851a <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8008512:	f06f 0303 	mvn.w	r3, #3
 8008516:	617b      	str	r3, [r7, #20]
 8008518:	e02c      	b.n	8008574 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800851a:	f3ef 8305 	mrs	r3, IPSR
 800851e:	60fb      	str	r3, [r7, #12]
  return(result);
 8008520:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8008522:	2b00      	cmp	r3, #0
 8008524:	d01a      	beq.n	800855c <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8008526:	2300      	movs	r3, #0
 8008528:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800852a:	f107 0308 	add.w	r3, r7, #8
 800852e:	4619      	mov	r1, r3
 8008530:	6938      	ldr	r0, [r7, #16]
 8008532:	f000 fc74 	bl	8008e1e <xQueueGiveFromISR>
 8008536:	4603      	mov	r3, r0
 8008538:	2b01      	cmp	r3, #1
 800853a:	d003      	beq.n	8008544 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 800853c:	f06f 0302 	mvn.w	r3, #2
 8008540:	617b      	str	r3, [r7, #20]
 8008542:	e017      	b.n	8008574 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8008544:	68bb      	ldr	r3, [r7, #8]
 8008546:	2b00      	cmp	r3, #0
 8008548:	d014      	beq.n	8008574 <osSemaphoreRelease+0x78>
 800854a:	4b0d      	ldr	r3, [pc, #52]	; (8008580 <osSemaphoreRelease+0x84>)
 800854c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008550:	601a      	str	r2, [r3, #0]
 8008552:	f3bf 8f4f 	dsb	sy
 8008556:	f3bf 8f6f 	isb	sy
 800855a:	e00b      	b.n	8008574 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800855c:	2300      	movs	r3, #0
 800855e:	2200      	movs	r2, #0
 8008560:	2100      	movs	r1, #0
 8008562:	6938      	ldr	r0, [r7, #16]
 8008564:	f000 fac2 	bl	8008aec <xQueueGenericSend>
 8008568:	4603      	mov	r3, r0
 800856a:	2b01      	cmp	r3, #1
 800856c:	d002      	beq.n	8008574 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 800856e:	f06f 0302 	mvn.w	r3, #2
 8008572:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8008574:	697b      	ldr	r3, [r7, #20]
}
 8008576:	4618      	mov	r0, r3
 8008578:	3718      	adds	r7, #24
 800857a:	46bd      	mov	sp, r7
 800857c:	bd80      	pop	{r7, pc}
 800857e:	bf00      	nop
 8008580:	e000ed04 	.word	0xe000ed04

08008584 <osSemaphoreDelete>:
  }

  return (count);
}

osStatus_t osSemaphoreDelete (osSemaphoreId_t semaphore_id) {
 8008584:	b580      	push	{r7, lr}
 8008586:	b086      	sub	sp, #24
 8008588:	af00      	add	r7, sp, #0
 800858a:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008590:	f3ef 8305 	mrs	r3, IPSR
 8008594:	60fb      	str	r3, [r7, #12]
  return(result);
 8008596:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 8008598:	2b00      	cmp	r3, #0
 800859a:	d003      	beq.n	80085a4 <osSemaphoreDelete+0x20>
    stat = osErrorISR;
 800859c:	f06f 0305 	mvn.w	r3, #5
 80085a0:	617b      	str	r3, [r7, #20]
 80085a2:	e00e      	b.n	80085c2 <osSemaphoreDelete+0x3e>
  }
  else if (hSemaphore == NULL) {
 80085a4:	693b      	ldr	r3, [r7, #16]
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d103      	bne.n	80085b2 <osSemaphoreDelete+0x2e>
    stat = osErrorParameter;
 80085aa:	f06f 0303 	mvn.w	r3, #3
 80085ae:	617b      	str	r3, [r7, #20]
 80085b0:	e007      	b.n	80085c2 <osSemaphoreDelete+0x3e>
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hSemaphore);
 80085b2:	6938      	ldr	r0, [r7, #16]
 80085b4:	f001 f8a2 	bl	80096fc <vQueueUnregisterQueue>
    #endif

    stat = osOK;
 80085b8:	2300      	movs	r3, #0
 80085ba:	617b      	str	r3, [r7, #20]
    vSemaphoreDelete (hSemaphore);
 80085bc:	6938      	ldr	r0, [r7, #16]
 80085be:	f000 ff27 	bl	8009410 <vQueueDelete>
  }
#else
  stat = osError;
#endif

  return (stat);
 80085c2:	697b      	ldr	r3, [r7, #20]
}
 80085c4:	4618      	mov	r0, r3
 80085c6:	3718      	adds	r7, #24
 80085c8:	46bd      	mov	sp, r7
 80085ca:	bd80      	pop	{r7, pc}

080085cc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80085cc:	b480      	push	{r7}
 80085ce:	b085      	sub	sp, #20
 80085d0:	af00      	add	r7, sp, #0
 80085d2:	60f8      	str	r0, [r7, #12]
 80085d4:	60b9      	str	r1, [r7, #8]
 80085d6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	4a07      	ldr	r2, [pc, #28]	; (80085f8 <vApplicationGetIdleTaskMemory+0x2c>)
 80085dc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80085de:	68bb      	ldr	r3, [r7, #8]
 80085e0:	4a06      	ldr	r2, [pc, #24]	; (80085fc <vApplicationGetIdleTaskMemory+0x30>)
 80085e2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	2280      	movs	r2, #128	; 0x80
 80085e8:	601a      	str	r2, [r3, #0]
}
 80085ea:	bf00      	nop
 80085ec:	3714      	adds	r7, #20
 80085ee:	46bd      	mov	sp, r7
 80085f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f4:	4770      	bx	lr
 80085f6:	bf00      	nop
 80085f8:	200000e8 	.word	0x200000e8
 80085fc:	20000144 	.word	0x20000144

08008600 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8008600:	b480      	push	{r7}
 8008602:	b085      	sub	sp, #20
 8008604:	af00      	add	r7, sp, #0
 8008606:	60f8      	str	r0, [r7, #12]
 8008608:	60b9      	str	r1, [r7, #8]
 800860a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	4a07      	ldr	r2, [pc, #28]	; (800862c <vApplicationGetTimerTaskMemory+0x2c>)
 8008610:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8008612:	68bb      	ldr	r3, [r7, #8]
 8008614:	4a06      	ldr	r2, [pc, #24]	; (8008630 <vApplicationGetTimerTaskMemory+0x30>)
 8008616:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800861e:	601a      	str	r2, [r3, #0]
}
 8008620:	bf00      	nop
 8008622:	3714      	adds	r7, #20
 8008624:	46bd      	mov	sp, r7
 8008626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800862a:	4770      	bx	lr
 800862c:	20000344 	.word	0x20000344
 8008630:	200003a0 	.word	0x200003a0

08008634 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008634:	b480      	push	{r7}
 8008636:	b083      	sub	sp, #12
 8008638:	af00      	add	r7, sp, #0
 800863a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	f103 0208 	add.w	r2, r3, #8
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800864c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	f103 0208 	add.w	r2, r3, #8
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	f103 0208 	add.w	r2, r3, #8
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	2200      	movs	r2, #0
 8008666:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008668:	bf00      	nop
 800866a:	370c      	adds	r7, #12
 800866c:	46bd      	mov	sp, r7
 800866e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008672:	4770      	bx	lr

08008674 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008674:	b480      	push	{r7}
 8008676:	b083      	sub	sp, #12
 8008678:	af00      	add	r7, sp, #0
 800867a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	2200      	movs	r2, #0
 8008680:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008682:	bf00      	nop
 8008684:	370c      	adds	r7, #12
 8008686:	46bd      	mov	sp, r7
 8008688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800868c:	4770      	bx	lr

0800868e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800868e:	b480      	push	{r7}
 8008690:	b085      	sub	sp, #20
 8008692:	af00      	add	r7, sp, #0
 8008694:	6078      	str	r0, [r7, #4]
 8008696:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	685b      	ldr	r3, [r3, #4]
 800869c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800869e:	683b      	ldr	r3, [r7, #0]
 80086a0:	68fa      	ldr	r2, [r7, #12]
 80086a2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	689a      	ldr	r2, [r3, #8]
 80086a8:	683b      	ldr	r3, [r7, #0]
 80086aa:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	689b      	ldr	r3, [r3, #8]
 80086b0:	683a      	ldr	r2, [r7, #0]
 80086b2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	683a      	ldr	r2, [r7, #0]
 80086b8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80086ba:	683b      	ldr	r3, [r7, #0]
 80086bc:	687a      	ldr	r2, [r7, #4]
 80086be:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	1c5a      	adds	r2, r3, #1
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	601a      	str	r2, [r3, #0]
}
 80086ca:	bf00      	nop
 80086cc:	3714      	adds	r7, #20
 80086ce:	46bd      	mov	sp, r7
 80086d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d4:	4770      	bx	lr

080086d6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80086d6:	b480      	push	{r7}
 80086d8:	b085      	sub	sp, #20
 80086da:	af00      	add	r7, sp, #0
 80086dc:	6078      	str	r0, [r7, #4]
 80086de:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80086e0:	683b      	ldr	r3, [r7, #0]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80086e6:	68bb      	ldr	r3, [r7, #8]
 80086e8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80086ec:	d103      	bne.n	80086f6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	691b      	ldr	r3, [r3, #16]
 80086f2:	60fb      	str	r3, [r7, #12]
 80086f4:	e00c      	b.n	8008710 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	3308      	adds	r3, #8
 80086fa:	60fb      	str	r3, [r7, #12]
 80086fc:	e002      	b.n	8008704 <vListInsert+0x2e>
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	685b      	ldr	r3, [r3, #4]
 8008702:	60fb      	str	r3, [r7, #12]
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	685b      	ldr	r3, [r3, #4]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	68ba      	ldr	r2, [r7, #8]
 800870c:	429a      	cmp	r2, r3
 800870e:	d2f6      	bcs.n	80086fe <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	685a      	ldr	r2, [r3, #4]
 8008714:	683b      	ldr	r3, [r7, #0]
 8008716:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008718:	683b      	ldr	r3, [r7, #0]
 800871a:	685b      	ldr	r3, [r3, #4]
 800871c:	683a      	ldr	r2, [r7, #0]
 800871e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008720:	683b      	ldr	r3, [r7, #0]
 8008722:	68fa      	ldr	r2, [r7, #12]
 8008724:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	683a      	ldr	r2, [r7, #0]
 800872a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800872c:	683b      	ldr	r3, [r7, #0]
 800872e:	687a      	ldr	r2, [r7, #4]
 8008730:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	1c5a      	adds	r2, r3, #1
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	601a      	str	r2, [r3, #0]
}
 800873c:	bf00      	nop
 800873e:	3714      	adds	r7, #20
 8008740:	46bd      	mov	sp, r7
 8008742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008746:	4770      	bx	lr

08008748 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008748:	b480      	push	{r7}
 800874a:	b085      	sub	sp, #20
 800874c:	af00      	add	r7, sp, #0
 800874e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	691b      	ldr	r3, [r3, #16]
 8008754:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	685b      	ldr	r3, [r3, #4]
 800875a:	687a      	ldr	r2, [r7, #4]
 800875c:	6892      	ldr	r2, [r2, #8]
 800875e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	689b      	ldr	r3, [r3, #8]
 8008764:	687a      	ldr	r2, [r7, #4]
 8008766:	6852      	ldr	r2, [r2, #4]
 8008768:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	685b      	ldr	r3, [r3, #4]
 800876e:	687a      	ldr	r2, [r7, #4]
 8008770:	429a      	cmp	r2, r3
 8008772:	d103      	bne.n	800877c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	689a      	ldr	r2, [r3, #8]
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	2200      	movs	r2, #0
 8008780:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	1e5a      	subs	r2, r3, #1
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	681b      	ldr	r3, [r3, #0]
}
 8008790:	4618      	mov	r0, r3
 8008792:	3714      	adds	r7, #20
 8008794:	46bd      	mov	sp, r7
 8008796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800879a:	4770      	bx	lr

0800879c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800879c:	b580      	push	{r7, lr}
 800879e:	b084      	sub	sp, #16
 80087a0:	af00      	add	r7, sp, #0
 80087a2:	6078      	str	r0, [r7, #4]
 80087a4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d10a      	bne.n	80087c6 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80087b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087b4:	f383 8811 	msr	BASEPRI, r3
 80087b8:	f3bf 8f6f 	isb	sy
 80087bc:	f3bf 8f4f 	dsb	sy
 80087c0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80087c2:	bf00      	nop
 80087c4:	e7fe      	b.n	80087c4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80087c6:	f002 fc6d 	bl	800b0a4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	681a      	ldr	r2, [r3, #0]
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80087d2:	68f9      	ldr	r1, [r7, #12]
 80087d4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80087d6:	fb01 f303 	mul.w	r3, r1, r3
 80087da:	441a      	add	r2, r3
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	2200      	movs	r2, #0
 80087e4:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	681a      	ldr	r2, [r3, #0]
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	681a      	ldr	r2, [r3, #0]
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80087f6:	3b01      	subs	r3, #1
 80087f8:	68f9      	ldr	r1, [r7, #12]
 80087fa:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80087fc:	fb01 f303 	mul.w	r3, r1, r3
 8008800:	441a      	add	r2, r3
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	22ff      	movs	r2, #255	; 0xff
 800880a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	22ff      	movs	r2, #255	; 0xff
 8008812:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8008816:	683b      	ldr	r3, [r7, #0]
 8008818:	2b00      	cmp	r3, #0
 800881a:	d114      	bne.n	8008846 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	691b      	ldr	r3, [r3, #16]
 8008820:	2b00      	cmp	r3, #0
 8008822:	d01a      	beq.n	800885a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	3310      	adds	r3, #16
 8008828:	4618      	mov	r0, r3
 800882a:	f001 fc25 	bl	800a078 <xTaskRemoveFromEventList>
 800882e:	4603      	mov	r3, r0
 8008830:	2b00      	cmp	r3, #0
 8008832:	d012      	beq.n	800885a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008834:	4b0c      	ldr	r3, [pc, #48]	; (8008868 <xQueueGenericReset+0xcc>)
 8008836:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800883a:	601a      	str	r2, [r3, #0]
 800883c:	f3bf 8f4f 	dsb	sy
 8008840:	f3bf 8f6f 	isb	sy
 8008844:	e009      	b.n	800885a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	3310      	adds	r3, #16
 800884a:	4618      	mov	r0, r3
 800884c:	f7ff fef2 	bl	8008634 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	3324      	adds	r3, #36	; 0x24
 8008854:	4618      	mov	r0, r3
 8008856:	f7ff feed 	bl	8008634 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800885a:	f002 fc53 	bl	800b104 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800885e:	2301      	movs	r3, #1
}
 8008860:	4618      	mov	r0, r3
 8008862:	3710      	adds	r7, #16
 8008864:	46bd      	mov	sp, r7
 8008866:	bd80      	pop	{r7, pc}
 8008868:	e000ed04 	.word	0xe000ed04

0800886c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800886c:	b580      	push	{r7, lr}
 800886e:	b08e      	sub	sp, #56	; 0x38
 8008870:	af02      	add	r7, sp, #8
 8008872:	60f8      	str	r0, [r7, #12]
 8008874:	60b9      	str	r1, [r7, #8]
 8008876:	607a      	str	r2, [r7, #4]
 8008878:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	2b00      	cmp	r3, #0
 800887e:	d10a      	bne.n	8008896 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8008880:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008884:	f383 8811 	msr	BASEPRI, r3
 8008888:	f3bf 8f6f 	isb	sy
 800888c:	f3bf 8f4f 	dsb	sy
 8008890:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8008892:	bf00      	nop
 8008894:	e7fe      	b.n	8008894 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008896:	683b      	ldr	r3, [r7, #0]
 8008898:	2b00      	cmp	r3, #0
 800889a:	d10a      	bne.n	80088b2 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800889c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088a0:	f383 8811 	msr	BASEPRI, r3
 80088a4:	f3bf 8f6f 	isb	sy
 80088a8:	f3bf 8f4f 	dsb	sy
 80088ac:	627b      	str	r3, [r7, #36]	; 0x24
}
 80088ae:	bf00      	nop
 80088b0:	e7fe      	b.n	80088b0 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d002      	beq.n	80088be <xQueueGenericCreateStatic+0x52>
 80088b8:	68bb      	ldr	r3, [r7, #8]
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d001      	beq.n	80088c2 <xQueueGenericCreateStatic+0x56>
 80088be:	2301      	movs	r3, #1
 80088c0:	e000      	b.n	80088c4 <xQueueGenericCreateStatic+0x58>
 80088c2:	2300      	movs	r3, #0
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d10a      	bne.n	80088de <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80088c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088cc:	f383 8811 	msr	BASEPRI, r3
 80088d0:	f3bf 8f6f 	isb	sy
 80088d4:	f3bf 8f4f 	dsb	sy
 80088d8:	623b      	str	r3, [r7, #32]
}
 80088da:	bf00      	nop
 80088dc:	e7fe      	b.n	80088dc <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d102      	bne.n	80088ea <xQueueGenericCreateStatic+0x7e>
 80088e4:	68bb      	ldr	r3, [r7, #8]
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d101      	bne.n	80088ee <xQueueGenericCreateStatic+0x82>
 80088ea:	2301      	movs	r3, #1
 80088ec:	e000      	b.n	80088f0 <xQueueGenericCreateStatic+0x84>
 80088ee:	2300      	movs	r3, #0
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d10a      	bne.n	800890a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80088f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088f8:	f383 8811 	msr	BASEPRI, r3
 80088fc:	f3bf 8f6f 	isb	sy
 8008900:	f3bf 8f4f 	dsb	sy
 8008904:	61fb      	str	r3, [r7, #28]
}
 8008906:	bf00      	nop
 8008908:	e7fe      	b.n	8008908 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800890a:	2350      	movs	r3, #80	; 0x50
 800890c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800890e:	697b      	ldr	r3, [r7, #20]
 8008910:	2b50      	cmp	r3, #80	; 0x50
 8008912:	d00a      	beq.n	800892a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8008914:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008918:	f383 8811 	msr	BASEPRI, r3
 800891c:	f3bf 8f6f 	isb	sy
 8008920:	f3bf 8f4f 	dsb	sy
 8008924:	61bb      	str	r3, [r7, #24]
}
 8008926:	bf00      	nop
 8008928:	e7fe      	b.n	8008928 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800892a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800892c:	683b      	ldr	r3, [r7, #0]
 800892e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8008930:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008932:	2b00      	cmp	r3, #0
 8008934:	d00d      	beq.n	8008952 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008936:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008938:	2201      	movs	r2, #1
 800893a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800893e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8008942:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008944:	9300      	str	r3, [sp, #0]
 8008946:	4613      	mov	r3, r2
 8008948:	687a      	ldr	r2, [r7, #4]
 800894a:	68b9      	ldr	r1, [r7, #8]
 800894c:	68f8      	ldr	r0, [r7, #12]
 800894e:	f000 f83f 	bl	80089d0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008952:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8008954:	4618      	mov	r0, r3
 8008956:	3730      	adds	r7, #48	; 0x30
 8008958:	46bd      	mov	sp, r7
 800895a:	bd80      	pop	{r7, pc}

0800895c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800895c:	b580      	push	{r7, lr}
 800895e:	b08a      	sub	sp, #40	; 0x28
 8008960:	af02      	add	r7, sp, #8
 8008962:	60f8      	str	r0, [r7, #12]
 8008964:	60b9      	str	r1, [r7, #8]
 8008966:	4613      	mov	r3, r2
 8008968:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	2b00      	cmp	r3, #0
 800896e:	d10a      	bne.n	8008986 <xQueueGenericCreate+0x2a>
	__asm volatile
 8008970:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008974:	f383 8811 	msr	BASEPRI, r3
 8008978:	f3bf 8f6f 	isb	sy
 800897c:	f3bf 8f4f 	dsb	sy
 8008980:	613b      	str	r3, [r7, #16]
}
 8008982:	bf00      	nop
 8008984:	e7fe      	b.n	8008984 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	68ba      	ldr	r2, [r7, #8]
 800898a:	fb02 f303 	mul.w	r3, r2, r3
 800898e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8008990:	69fb      	ldr	r3, [r7, #28]
 8008992:	3350      	adds	r3, #80	; 0x50
 8008994:	4618      	mov	r0, r3
 8008996:	f002 fca7 	bl	800b2e8 <pvPortMalloc>
 800899a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800899c:	69bb      	ldr	r3, [r7, #24]
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d011      	beq.n	80089c6 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80089a2:	69bb      	ldr	r3, [r7, #24]
 80089a4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80089a6:	697b      	ldr	r3, [r7, #20]
 80089a8:	3350      	adds	r3, #80	; 0x50
 80089aa:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80089ac:	69bb      	ldr	r3, [r7, #24]
 80089ae:	2200      	movs	r2, #0
 80089b0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80089b4:	79fa      	ldrb	r2, [r7, #7]
 80089b6:	69bb      	ldr	r3, [r7, #24]
 80089b8:	9300      	str	r3, [sp, #0]
 80089ba:	4613      	mov	r3, r2
 80089bc:	697a      	ldr	r2, [r7, #20]
 80089be:	68b9      	ldr	r1, [r7, #8]
 80089c0:	68f8      	ldr	r0, [r7, #12]
 80089c2:	f000 f805 	bl	80089d0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80089c6:	69bb      	ldr	r3, [r7, #24]
	}
 80089c8:	4618      	mov	r0, r3
 80089ca:	3720      	adds	r7, #32
 80089cc:	46bd      	mov	sp, r7
 80089ce:	bd80      	pop	{r7, pc}

080089d0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80089d0:	b580      	push	{r7, lr}
 80089d2:	b084      	sub	sp, #16
 80089d4:	af00      	add	r7, sp, #0
 80089d6:	60f8      	str	r0, [r7, #12]
 80089d8:	60b9      	str	r1, [r7, #8]
 80089da:	607a      	str	r2, [r7, #4]
 80089dc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80089de:	68bb      	ldr	r3, [r7, #8]
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d103      	bne.n	80089ec <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80089e4:	69bb      	ldr	r3, [r7, #24]
 80089e6:	69ba      	ldr	r2, [r7, #24]
 80089e8:	601a      	str	r2, [r3, #0]
 80089ea:	e002      	b.n	80089f2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80089ec:	69bb      	ldr	r3, [r7, #24]
 80089ee:	687a      	ldr	r2, [r7, #4]
 80089f0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80089f2:	69bb      	ldr	r3, [r7, #24]
 80089f4:	68fa      	ldr	r2, [r7, #12]
 80089f6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80089f8:	69bb      	ldr	r3, [r7, #24]
 80089fa:	68ba      	ldr	r2, [r7, #8]
 80089fc:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80089fe:	2101      	movs	r1, #1
 8008a00:	69b8      	ldr	r0, [r7, #24]
 8008a02:	f7ff fecb 	bl	800879c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8008a06:	69bb      	ldr	r3, [r7, #24]
 8008a08:	78fa      	ldrb	r2, [r7, #3]
 8008a0a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008a0e:	bf00      	nop
 8008a10:	3710      	adds	r7, #16
 8008a12:	46bd      	mov	sp, r7
 8008a14:	bd80      	pop	{r7, pc}

08008a16 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8008a16:	b580      	push	{r7, lr}
 8008a18:	b08a      	sub	sp, #40	; 0x28
 8008a1a:	af02      	add	r7, sp, #8
 8008a1c:	60f8      	str	r0, [r7, #12]
 8008a1e:	60b9      	str	r1, [r7, #8]
 8008a20:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d10a      	bne.n	8008a3e <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 8008a28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a2c:	f383 8811 	msr	BASEPRI, r3
 8008a30:	f3bf 8f6f 	isb	sy
 8008a34:	f3bf 8f4f 	dsb	sy
 8008a38:	61bb      	str	r3, [r7, #24]
}
 8008a3a:	bf00      	nop
 8008a3c:	e7fe      	b.n	8008a3c <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8008a3e:	68ba      	ldr	r2, [r7, #8]
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	429a      	cmp	r2, r3
 8008a44:	d90a      	bls.n	8008a5c <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 8008a46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a4a:	f383 8811 	msr	BASEPRI, r3
 8008a4e:	f3bf 8f6f 	isb	sy
 8008a52:	f3bf 8f4f 	dsb	sy
 8008a56:	617b      	str	r3, [r7, #20]
}
 8008a58:	bf00      	nop
 8008a5a:	e7fe      	b.n	8008a5a <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8008a5c:	2302      	movs	r3, #2
 8008a5e:	9300      	str	r3, [sp, #0]
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	2200      	movs	r2, #0
 8008a64:	2100      	movs	r1, #0
 8008a66:	68f8      	ldr	r0, [r7, #12]
 8008a68:	f7ff ff00 	bl	800886c <xQueueGenericCreateStatic>
 8008a6c:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8008a6e:	69fb      	ldr	r3, [r7, #28]
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d002      	beq.n	8008a7a <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8008a74:	69fb      	ldr	r3, [r7, #28]
 8008a76:	68ba      	ldr	r2, [r7, #8]
 8008a78:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8008a7a:	69fb      	ldr	r3, [r7, #28]
	}
 8008a7c:	4618      	mov	r0, r3
 8008a7e:	3720      	adds	r7, #32
 8008a80:	46bd      	mov	sp, r7
 8008a82:	bd80      	pop	{r7, pc}

08008a84 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8008a84:	b580      	push	{r7, lr}
 8008a86:	b086      	sub	sp, #24
 8008a88:	af00      	add	r7, sp, #0
 8008a8a:	6078      	str	r0, [r7, #4]
 8008a8c:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d10a      	bne.n	8008aaa <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 8008a94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a98:	f383 8811 	msr	BASEPRI, r3
 8008a9c:	f3bf 8f6f 	isb	sy
 8008aa0:	f3bf 8f4f 	dsb	sy
 8008aa4:	613b      	str	r3, [r7, #16]
}
 8008aa6:	bf00      	nop
 8008aa8:	e7fe      	b.n	8008aa8 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8008aaa:	683a      	ldr	r2, [r7, #0]
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	429a      	cmp	r2, r3
 8008ab0:	d90a      	bls.n	8008ac8 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 8008ab2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ab6:	f383 8811 	msr	BASEPRI, r3
 8008aba:	f3bf 8f6f 	isb	sy
 8008abe:	f3bf 8f4f 	dsb	sy
 8008ac2:	60fb      	str	r3, [r7, #12]
}
 8008ac4:	bf00      	nop
 8008ac6:	e7fe      	b.n	8008ac6 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8008ac8:	2202      	movs	r2, #2
 8008aca:	2100      	movs	r1, #0
 8008acc:	6878      	ldr	r0, [r7, #4]
 8008ace:	f7ff ff45 	bl	800895c <xQueueGenericCreate>
 8008ad2:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8008ad4:	697b      	ldr	r3, [r7, #20]
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d002      	beq.n	8008ae0 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8008ada:	697b      	ldr	r3, [r7, #20]
 8008adc:	683a      	ldr	r2, [r7, #0]
 8008ade:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8008ae0:	697b      	ldr	r3, [r7, #20]
	}
 8008ae2:	4618      	mov	r0, r3
 8008ae4:	3718      	adds	r7, #24
 8008ae6:	46bd      	mov	sp, r7
 8008ae8:	bd80      	pop	{r7, pc}
	...

08008aec <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008aec:	b580      	push	{r7, lr}
 8008aee:	b08e      	sub	sp, #56	; 0x38
 8008af0:	af00      	add	r7, sp, #0
 8008af2:	60f8      	str	r0, [r7, #12]
 8008af4:	60b9      	str	r1, [r7, #8]
 8008af6:	607a      	str	r2, [r7, #4]
 8008af8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008afa:	2300      	movs	r3, #0
 8008afc:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8008b02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d10a      	bne.n	8008b1e <xQueueGenericSend+0x32>
	__asm volatile
 8008b08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b0c:	f383 8811 	msr	BASEPRI, r3
 8008b10:	f3bf 8f6f 	isb	sy
 8008b14:	f3bf 8f4f 	dsb	sy
 8008b18:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8008b1a:	bf00      	nop
 8008b1c:	e7fe      	b.n	8008b1c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008b1e:	68bb      	ldr	r3, [r7, #8]
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d103      	bne.n	8008b2c <xQueueGenericSend+0x40>
 8008b24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d101      	bne.n	8008b30 <xQueueGenericSend+0x44>
 8008b2c:	2301      	movs	r3, #1
 8008b2e:	e000      	b.n	8008b32 <xQueueGenericSend+0x46>
 8008b30:	2300      	movs	r3, #0
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d10a      	bne.n	8008b4c <xQueueGenericSend+0x60>
	__asm volatile
 8008b36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b3a:	f383 8811 	msr	BASEPRI, r3
 8008b3e:	f3bf 8f6f 	isb	sy
 8008b42:	f3bf 8f4f 	dsb	sy
 8008b46:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008b48:	bf00      	nop
 8008b4a:	e7fe      	b.n	8008b4a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008b4c:	683b      	ldr	r3, [r7, #0]
 8008b4e:	2b02      	cmp	r3, #2
 8008b50:	d103      	bne.n	8008b5a <xQueueGenericSend+0x6e>
 8008b52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008b56:	2b01      	cmp	r3, #1
 8008b58:	d101      	bne.n	8008b5e <xQueueGenericSend+0x72>
 8008b5a:	2301      	movs	r3, #1
 8008b5c:	e000      	b.n	8008b60 <xQueueGenericSend+0x74>
 8008b5e:	2300      	movs	r3, #0
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d10a      	bne.n	8008b7a <xQueueGenericSend+0x8e>
	__asm volatile
 8008b64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b68:	f383 8811 	msr	BASEPRI, r3
 8008b6c:	f3bf 8f6f 	isb	sy
 8008b70:	f3bf 8f4f 	dsb	sy
 8008b74:	623b      	str	r3, [r7, #32]
}
 8008b76:	bf00      	nop
 8008b78:	e7fe      	b.n	8008b78 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008b7a:	f001 fc3b 	bl	800a3f4 <xTaskGetSchedulerState>
 8008b7e:	4603      	mov	r3, r0
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d102      	bne.n	8008b8a <xQueueGenericSend+0x9e>
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d101      	bne.n	8008b8e <xQueueGenericSend+0xa2>
 8008b8a:	2301      	movs	r3, #1
 8008b8c:	e000      	b.n	8008b90 <xQueueGenericSend+0xa4>
 8008b8e:	2300      	movs	r3, #0
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d10a      	bne.n	8008baa <xQueueGenericSend+0xbe>
	__asm volatile
 8008b94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b98:	f383 8811 	msr	BASEPRI, r3
 8008b9c:	f3bf 8f6f 	isb	sy
 8008ba0:	f3bf 8f4f 	dsb	sy
 8008ba4:	61fb      	str	r3, [r7, #28]
}
 8008ba6:	bf00      	nop
 8008ba8:	e7fe      	b.n	8008ba8 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008baa:	f002 fa7b 	bl	800b0a4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008bae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bb0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008bb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bb4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008bb6:	429a      	cmp	r2, r3
 8008bb8:	d302      	bcc.n	8008bc0 <xQueueGenericSend+0xd4>
 8008bba:	683b      	ldr	r3, [r7, #0]
 8008bbc:	2b02      	cmp	r3, #2
 8008bbe:	d129      	bne.n	8008c14 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008bc0:	683a      	ldr	r2, [r7, #0]
 8008bc2:	68b9      	ldr	r1, [r7, #8]
 8008bc4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008bc6:	f000 fc5e 	bl	8009486 <prvCopyDataToQueue>
 8008bca:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008bcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d010      	beq.n	8008bf6 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008bd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bd6:	3324      	adds	r3, #36	; 0x24
 8008bd8:	4618      	mov	r0, r3
 8008bda:	f001 fa4d 	bl	800a078 <xTaskRemoveFromEventList>
 8008bde:	4603      	mov	r3, r0
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d013      	beq.n	8008c0c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008be4:	4b3f      	ldr	r3, [pc, #252]	; (8008ce4 <xQueueGenericSend+0x1f8>)
 8008be6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008bea:	601a      	str	r2, [r3, #0]
 8008bec:	f3bf 8f4f 	dsb	sy
 8008bf0:	f3bf 8f6f 	isb	sy
 8008bf4:	e00a      	b.n	8008c0c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8008bf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d007      	beq.n	8008c0c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008bfc:	4b39      	ldr	r3, [pc, #228]	; (8008ce4 <xQueueGenericSend+0x1f8>)
 8008bfe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008c02:	601a      	str	r2, [r3, #0]
 8008c04:	f3bf 8f4f 	dsb	sy
 8008c08:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008c0c:	f002 fa7a 	bl	800b104 <vPortExitCritical>
				return pdPASS;
 8008c10:	2301      	movs	r3, #1
 8008c12:	e063      	b.n	8008cdc <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d103      	bne.n	8008c22 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008c1a:	f002 fa73 	bl	800b104 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008c1e:	2300      	movs	r3, #0
 8008c20:	e05c      	b.n	8008cdc <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008c22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d106      	bne.n	8008c36 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008c28:	f107 0314 	add.w	r3, r7, #20
 8008c2c:	4618      	mov	r0, r3
 8008c2e:	f001 fa87 	bl	800a140 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008c32:	2301      	movs	r3, #1
 8008c34:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008c36:	f002 fa65 	bl	800b104 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008c3a:	f000 fff9 	bl	8009c30 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008c3e:	f002 fa31 	bl	800b0a4 <vPortEnterCritical>
 8008c42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c44:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008c48:	b25b      	sxtb	r3, r3
 8008c4a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008c4e:	d103      	bne.n	8008c58 <xQueueGenericSend+0x16c>
 8008c50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c52:	2200      	movs	r2, #0
 8008c54:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008c58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c5a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008c5e:	b25b      	sxtb	r3, r3
 8008c60:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008c64:	d103      	bne.n	8008c6e <xQueueGenericSend+0x182>
 8008c66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c68:	2200      	movs	r2, #0
 8008c6a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008c6e:	f002 fa49 	bl	800b104 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008c72:	1d3a      	adds	r2, r7, #4
 8008c74:	f107 0314 	add.w	r3, r7, #20
 8008c78:	4611      	mov	r1, r2
 8008c7a:	4618      	mov	r0, r3
 8008c7c:	f001 fa76 	bl	800a16c <xTaskCheckForTimeOut>
 8008c80:	4603      	mov	r3, r0
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d124      	bne.n	8008cd0 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008c86:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008c88:	f000 fcf5 	bl	8009676 <prvIsQueueFull>
 8008c8c:	4603      	mov	r3, r0
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d018      	beq.n	8008cc4 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008c92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c94:	3310      	adds	r3, #16
 8008c96:	687a      	ldr	r2, [r7, #4]
 8008c98:	4611      	mov	r1, r2
 8008c9a:	4618      	mov	r0, r3
 8008c9c:	f001 f99c 	bl	8009fd8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008ca0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008ca2:	f000 fc80 	bl	80095a6 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008ca6:	f000 ffd1 	bl	8009c4c <xTaskResumeAll>
 8008caa:	4603      	mov	r3, r0
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	f47f af7c 	bne.w	8008baa <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8008cb2:	4b0c      	ldr	r3, [pc, #48]	; (8008ce4 <xQueueGenericSend+0x1f8>)
 8008cb4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008cb8:	601a      	str	r2, [r3, #0]
 8008cba:	f3bf 8f4f 	dsb	sy
 8008cbe:	f3bf 8f6f 	isb	sy
 8008cc2:	e772      	b.n	8008baa <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008cc4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008cc6:	f000 fc6e 	bl	80095a6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008cca:	f000 ffbf 	bl	8009c4c <xTaskResumeAll>
 8008cce:	e76c      	b.n	8008baa <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008cd0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008cd2:	f000 fc68 	bl	80095a6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008cd6:	f000 ffb9 	bl	8009c4c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008cda:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008cdc:	4618      	mov	r0, r3
 8008cde:	3738      	adds	r7, #56	; 0x38
 8008ce0:	46bd      	mov	sp, r7
 8008ce2:	bd80      	pop	{r7, pc}
 8008ce4:	e000ed04 	.word	0xe000ed04

08008ce8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008ce8:	b580      	push	{r7, lr}
 8008cea:	b090      	sub	sp, #64	; 0x40
 8008cec:	af00      	add	r7, sp, #0
 8008cee:	60f8      	str	r0, [r7, #12]
 8008cf0:	60b9      	str	r1, [r7, #8]
 8008cf2:	607a      	str	r2, [r7, #4]
 8008cf4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8008cfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d10a      	bne.n	8008d16 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8008d00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d04:	f383 8811 	msr	BASEPRI, r3
 8008d08:	f3bf 8f6f 	isb	sy
 8008d0c:	f3bf 8f4f 	dsb	sy
 8008d10:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8008d12:	bf00      	nop
 8008d14:	e7fe      	b.n	8008d14 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008d16:	68bb      	ldr	r3, [r7, #8]
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d103      	bne.n	8008d24 <xQueueGenericSendFromISR+0x3c>
 8008d1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d101      	bne.n	8008d28 <xQueueGenericSendFromISR+0x40>
 8008d24:	2301      	movs	r3, #1
 8008d26:	e000      	b.n	8008d2a <xQueueGenericSendFromISR+0x42>
 8008d28:	2300      	movs	r3, #0
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d10a      	bne.n	8008d44 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8008d2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d32:	f383 8811 	msr	BASEPRI, r3
 8008d36:	f3bf 8f6f 	isb	sy
 8008d3a:	f3bf 8f4f 	dsb	sy
 8008d3e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008d40:	bf00      	nop
 8008d42:	e7fe      	b.n	8008d42 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008d44:	683b      	ldr	r3, [r7, #0]
 8008d46:	2b02      	cmp	r3, #2
 8008d48:	d103      	bne.n	8008d52 <xQueueGenericSendFromISR+0x6a>
 8008d4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008d4e:	2b01      	cmp	r3, #1
 8008d50:	d101      	bne.n	8008d56 <xQueueGenericSendFromISR+0x6e>
 8008d52:	2301      	movs	r3, #1
 8008d54:	e000      	b.n	8008d58 <xQueueGenericSendFromISR+0x70>
 8008d56:	2300      	movs	r3, #0
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d10a      	bne.n	8008d72 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8008d5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d60:	f383 8811 	msr	BASEPRI, r3
 8008d64:	f3bf 8f6f 	isb	sy
 8008d68:	f3bf 8f4f 	dsb	sy
 8008d6c:	623b      	str	r3, [r7, #32]
}
 8008d6e:	bf00      	nop
 8008d70:	e7fe      	b.n	8008d70 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008d72:	f002 fa79 	bl	800b268 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008d76:	f3ef 8211 	mrs	r2, BASEPRI
 8008d7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d7e:	f383 8811 	msr	BASEPRI, r3
 8008d82:	f3bf 8f6f 	isb	sy
 8008d86:	f3bf 8f4f 	dsb	sy
 8008d8a:	61fa      	str	r2, [r7, #28]
 8008d8c:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008d8e:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008d90:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008d92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d94:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008d96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008d9a:	429a      	cmp	r2, r3
 8008d9c:	d302      	bcc.n	8008da4 <xQueueGenericSendFromISR+0xbc>
 8008d9e:	683b      	ldr	r3, [r7, #0]
 8008da0:	2b02      	cmp	r3, #2
 8008da2:	d12f      	bne.n	8008e04 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008da4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008da6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008daa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008dae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008db0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008db2:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008db4:	683a      	ldr	r2, [r7, #0]
 8008db6:	68b9      	ldr	r1, [r7, #8]
 8008db8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008dba:	f000 fb64 	bl	8009486 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008dbe:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8008dc2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008dc6:	d112      	bne.n	8008dee <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008dc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008dca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d016      	beq.n	8008dfe <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008dd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008dd2:	3324      	adds	r3, #36	; 0x24
 8008dd4:	4618      	mov	r0, r3
 8008dd6:	f001 f94f 	bl	800a078 <xTaskRemoveFromEventList>
 8008dda:	4603      	mov	r3, r0
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d00e      	beq.n	8008dfe <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d00b      	beq.n	8008dfe <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	2201      	movs	r2, #1
 8008dea:	601a      	str	r2, [r3, #0]
 8008dec:	e007      	b.n	8008dfe <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008dee:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8008df2:	3301      	adds	r3, #1
 8008df4:	b2db      	uxtb	r3, r3
 8008df6:	b25a      	sxtb	r2, r3
 8008df8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008dfa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8008dfe:	2301      	movs	r3, #1
 8008e00:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8008e02:	e001      	b.n	8008e08 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008e04:	2300      	movs	r3, #0
 8008e06:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008e08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e0a:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008e0c:	697b      	ldr	r3, [r7, #20]
 8008e0e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008e12:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008e14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8008e16:	4618      	mov	r0, r3
 8008e18:	3740      	adds	r7, #64	; 0x40
 8008e1a:	46bd      	mov	sp, r7
 8008e1c:	bd80      	pop	{r7, pc}

08008e1e <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8008e1e:	b580      	push	{r7, lr}
 8008e20:	b08e      	sub	sp, #56	; 0x38
 8008e22:	af00      	add	r7, sp, #0
 8008e24:	6078      	str	r0, [r7, #4]
 8008e26:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8008e2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d10a      	bne.n	8008e48 <xQueueGiveFromISR+0x2a>
	__asm volatile
 8008e32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e36:	f383 8811 	msr	BASEPRI, r3
 8008e3a:	f3bf 8f6f 	isb	sy
 8008e3e:	f3bf 8f4f 	dsb	sy
 8008e42:	623b      	str	r3, [r7, #32]
}
 8008e44:	bf00      	nop
 8008e46:	e7fe      	b.n	8008e46 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008e48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d00a      	beq.n	8008e66 <xQueueGiveFromISR+0x48>
	__asm volatile
 8008e50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e54:	f383 8811 	msr	BASEPRI, r3
 8008e58:	f3bf 8f6f 	isb	sy
 8008e5c:	f3bf 8f4f 	dsb	sy
 8008e60:	61fb      	str	r3, [r7, #28]
}
 8008e62:	bf00      	nop
 8008e64:	e7fe      	b.n	8008e64 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8008e66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d103      	bne.n	8008e76 <xQueueGiveFromISR+0x58>
 8008e6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e70:	689b      	ldr	r3, [r3, #8]
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d101      	bne.n	8008e7a <xQueueGiveFromISR+0x5c>
 8008e76:	2301      	movs	r3, #1
 8008e78:	e000      	b.n	8008e7c <xQueueGiveFromISR+0x5e>
 8008e7a:	2300      	movs	r3, #0
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d10a      	bne.n	8008e96 <xQueueGiveFromISR+0x78>
	__asm volatile
 8008e80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e84:	f383 8811 	msr	BASEPRI, r3
 8008e88:	f3bf 8f6f 	isb	sy
 8008e8c:	f3bf 8f4f 	dsb	sy
 8008e90:	61bb      	str	r3, [r7, #24]
}
 8008e92:	bf00      	nop
 8008e94:	e7fe      	b.n	8008e94 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008e96:	f002 f9e7 	bl	800b268 <vPortValidateInterruptPriority>
	__asm volatile
 8008e9a:	f3ef 8211 	mrs	r2, BASEPRI
 8008e9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ea2:	f383 8811 	msr	BASEPRI, r3
 8008ea6:	f3bf 8f6f 	isb	sy
 8008eaa:	f3bf 8f4f 	dsb	sy
 8008eae:	617a      	str	r2, [r7, #20]
 8008eb0:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8008eb2:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008eb4:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008eb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008eb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008eba:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8008ebc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ebe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008ec0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008ec2:	429a      	cmp	r2, r3
 8008ec4:	d22b      	bcs.n	8008f1e <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008ec6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ec8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008ecc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008ed0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ed2:	1c5a      	adds	r2, r3, #1
 8008ed4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ed6:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008ed8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008edc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008ee0:	d112      	bne.n	8008f08 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008ee2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ee4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d016      	beq.n	8008f18 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008eea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008eec:	3324      	adds	r3, #36	; 0x24
 8008eee:	4618      	mov	r0, r3
 8008ef0:	f001 f8c2 	bl	800a078 <xTaskRemoveFromEventList>
 8008ef4:	4603      	mov	r3, r0
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d00e      	beq.n	8008f18 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008efa:	683b      	ldr	r3, [r7, #0]
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d00b      	beq.n	8008f18 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008f00:	683b      	ldr	r3, [r7, #0]
 8008f02:	2201      	movs	r2, #1
 8008f04:	601a      	str	r2, [r3, #0]
 8008f06:	e007      	b.n	8008f18 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008f08:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008f0c:	3301      	adds	r3, #1
 8008f0e:	b2db      	uxtb	r3, r3
 8008f10:	b25a      	sxtb	r2, r3
 8008f12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f14:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8008f18:	2301      	movs	r3, #1
 8008f1a:	637b      	str	r3, [r7, #52]	; 0x34
 8008f1c:	e001      	b.n	8008f22 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008f1e:	2300      	movs	r3, #0
 8008f20:	637b      	str	r3, [r7, #52]	; 0x34
 8008f22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f24:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	f383 8811 	msr	BASEPRI, r3
}
 8008f2c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008f2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8008f30:	4618      	mov	r0, r3
 8008f32:	3738      	adds	r7, #56	; 0x38
 8008f34:	46bd      	mov	sp, r7
 8008f36:	bd80      	pop	{r7, pc}

08008f38 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008f38:	b580      	push	{r7, lr}
 8008f3a:	b08c      	sub	sp, #48	; 0x30
 8008f3c:	af00      	add	r7, sp, #0
 8008f3e:	60f8      	str	r0, [r7, #12]
 8008f40:	60b9      	str	r1, [r7, #8]
 8008f42:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008f44:	2300      	movs	r3, #0
 8008f46:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008f4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d10a      	bne.n	8008f68 <xQueueReceive+0x30>
	__asm volatile
 8008f52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f56:	f383 8811 	msr	BASEPRI, r3
 8008f5a:	f3bf 8f6f 	isb	sy
 8008f5e:	f3bf 8f4f 	dsb	sy
 8008f62:	623b      	str	r3, [r7, #32]
}
 8008f64:	bf00      	nop
 8008f66:	e7fe      	b.n	8008f66 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008f68:	68bb      	ldr	r3, [r7, #8]
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d103      	bne.n	8008f76 <xQueueReceive+0x3e>
 8008f6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d101      	bne.n	8008f7a <xQueueReceive+0x42>
 8008f76:	2301      	movs	r3, #1
 8008f78:	e000      	b.n	8008f7c <xQueueReceive+0x44>
 8008f7a:	2300      	movs	r3, #0
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d10a      	bne.n	8008f96 <xQueueReceive+0x5e>
	__asm volatile
 8008f80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f84:	f383 8811 	msr	BASEPRI, r3
 8008f88:	f3bf 8f6f 	isb	sy
 8008f8c:	f3bf 8f4f 	dsb	sy
 8008f90:	61fb      	str	r3, [r7, #28]
}
 8008f92:	bf00      	nop
 8008f94:	e7fe      	b.n	8008f94 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008f96:	f001 fa2d 	bl	800a3f4 <xTaskGetSchedulerState>
 8008f9a:	4603      	mov	r3, r0
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d102      	bne.n	8008fa6 <xQueueReceive+0x6e>
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d101      	bne.n	8008faa <xQueueReceive+0x72>
 8008fa6:	2301      	movs	r3, #1
 8008fa8:	e000      	b.n	8008fac <xQueueReceive+0x74>
 8008faa:	2300      	movs	r3, #0
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d10a      	bne.n	8008fc6 <xQueueReceive+0x8e>
	__asm volatile
 8008fb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fb4:	f383 8811 	msr	BASEPRI, r3
 8008fb8:	f3bf 8f6f 	isb	sy
 8008fbc:	f3bf 8f4f 	dsb	sy
 8008fc0:	61bb      	str	r3, [r7, #24]
}
 8008fc2:	bf00      	nop
 8008fc4:	e7fe      	b.n	8008fc4 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008fc6:	f002 f86d 	bl	800b0a4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008fca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008fce:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008fd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d01f      	beq.n	8009016 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008fd6:	68b9      	ldr	r1, [r7, #8]
 8008fd8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008fda:	f000 fabe 	bl	800955a <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008fde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fe0:	1e5a      	subs	r2, r3, #1
 8008fe2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fe4:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008fe6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fe8:	691b      	ldr	r3, [r3, #16]
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d00f      	beq.n	800900e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008fee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ff0:	3310      	adds	r3, #16
 8008ff2:	4618      	mov	r0, r3
 8008ff4:	f001 f840 	bl	800a078 <xTaskRemoveFromEventList>
 8008ff8:	4603      	mov	r3, r0
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d007      	beq.n	800900e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008ffe:	4b3d      	ldr	r3, [pc, #244]	; (80090f4 <xQueueReceive+0x1bc>)
 8009000:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009004:	601a      	str	r2, [r3, #0]
 8009006:	f3bf 8f4f 	dsb	sy
 800900a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800900e:	f002 f879 	bl	800b104 <vPortExitCritical>
				return pdPASS;
 8009012:	2301      	movs	r3, #1
 8009014:	e069      	b.n	80090ea <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	2b00      	cmp	r3, #0
 800901a:	d103      	bne.n	8009024 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800901c:	f002 f872 	bl	800b104 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009020:	2300      	movs	r3, #0
 8009022:	e062      	b.n	80090ea <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009024:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009026:	2b00      	cmp	r3, #0
 8009028:	d106      	bne.n	8009038 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800902a:	f107 0310 	add.w	r3, r7, #16
 800902e:	4618      	mov	r0, r3
 8009030:	f001 f886 	bl	800a140 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009034:	2301      	movs	r3, #1
 8009036:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009038:	f002 f864 	bl	800b104 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800903c:	f000 fdf8 	bl	8009c30 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009040:	f002 f830 	bl	800b0a4 <vPortEnterCritical>
 8009044:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009046:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800904a:	b25b      	sxtb	r3, r3
 800904c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009050:	d103      	bne.n	800905a <xQueueReceive+0x122>
 8009052:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009054:	2200      	movs	r2, #0
 8009056:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800905a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800905c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009060:	b25b      	sxtb	r3, r3
 8009062:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009066:	d103      	bne.n	8009070 <xQueueReceive+0x138>
 8009068:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800906a:	2200      	movs	r2, #0
 800906c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009070:	f002 f848 	bl	800b104 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009074:	1d3a      	adds	r2, r7, #4
 8009076:	f107 0310 	add.w	r3, r7, #16
 800907a:	4611      	mov	r1, r2
 800907c:	4618      	mov	r0, r3
 800907e:	f001 f875 	bl	800a16c <xTaskCheckForTimeOut>
 8009082:	4603      	mov	r3, r0
 8009084:	2b00      	cmp	r3, #0
 8009086:	d123      	bne.n	80090d0 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009088:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800908a:	f000 fade 	bl	800964a <prvIsQueueEmpty>
 800908e:	4603      	mov	r3, r0
 8009090:	2b00      	cmp	r3, #0
 8009092:	d017      	beq.n	80090c4 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009094:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009096:	3324      	adds	r3, #36	; 0x24
 8009098:	687a      	ldr	r2, [r7, #4]
 800909a:	4611      	mov	r1, r2
 800909c:	4618      	mov	r0, r3
 800909e:	f000 ff9b 	bl	8009fd8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80090a2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80090a4:	f000 fa7f 	bl	80095a6 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80090a8:	f000 fdd0 	bl	8009c4c <xTaskResumeAll>
 80090ac:	4603      	mov	r3, r0
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d189      	bne.n	8008fc6 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80090b2:	4b10      	ldr	r3, [pc, #64]	; (80090f4 <xQueueReceive+0x1bc>)
 80090b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80090b8:	601a      	str	r2, [r3, #0]
 80090ba:	f3bf 8f4f 	dsb	sy
 80090be:	f3bf 8f6f 	isb	sy
 80090c2:	e780      	b.n	8008fc6 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80090c4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80090c6:	f000 fa6e 	bl	80095a6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80090ca:	f000 fdbf 	bl	8009c4c <xTaskResumeAll>
 80090ce:	e77a      	b.n	8008fc6 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80090d0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80090d2:	f000 fa68 	bl	80095a6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80090d6:	f000 fdb9 	bl	8009c4c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80090da:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80090dc:	f000 fab5 	bl	800964a <prvIsQueueEmpty>
 80090e0:	4603      	mov	r3, r0
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	f43f af6f 	beq.w	8008fc6 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80090e8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80090ea:	4618      	mov	r0, r3
 80090ec:	3730      	adds	r7, #48	; 0x30
 80090ee:	46bd      	mov	sp, r7
 80090f0:	bd80      	pop	{r7, pc}
 80090f2:	bf00      	nop
 80090f4:	e000ed04 	.word	0xe000ed04

080090f8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80090f8:	b580      	push	{r7, lr}
 80090fa:	b08e      	sub	sp, #56	; 0x38
 80090fc:	af00      	add	r7, sp, #0
 80090fe:	6078      	str	r0, [r7, #4]
 8009100:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8009102:	2300      	movs	r3, #0
 8009104:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800910a:	2300      	movs	r3, #0
 800910c:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800910e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009110:	2b00      	cmp	r3, #0
 8009112:	d10a      	bne.n	800912a <xQueueSemaphoreTake+0x32>
	__asm volatile
 8009114:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009118:	f383 8811 	msr	BASEPRI, r3
 800911c:	f3bf 8f6f 	isb	sy
 8009120:	f3bf 8f4f 	dsb	sy
 8009124:	623b      	str	r3, [r7, #32]
}
 8009126:	bf00      	nop
 8009128:	e7fe      	b.n	8009128 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800912a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800912c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800912e:	2b00      	cmp	r3, #0
 8009130:	d00a      	beq.n	8009148 <xQueueSemaphoreTake+0x50>
	__asm volatile
 8009132:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009136:	f383 8811 	msr	BASEPRI, r3
 800913a:	f3bf 8f6f 	isb	sy
 800913e:	f3bf 8f4f 	dsb	sy
 8009142:	61fb      	str	r3, [r7, #28]
}
 8009144:	bf00      	nop
 8009146:	e7fe      	b.n	8009146 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009148:	f001 f954 	bl	800a3f4 <xTaskGetSchedulerState>
 800914c:	4603      	mov	r3, r0
 800914e:	2b00      	cmp	r3, #0
 8009150:	d102      	bne.n	8009158 <xQueueSemaphoreTake+0x60>
 8009152:	683b      	ldr	r3, [r7, #0]
 8009154:	2b00      	cmp	r3, #0
 8009156:	d101      	bne.n	800915c <xQueueSemaphoreTake+0x64>
 8009158:	2301      	movs	r3, #1
 800915a:	e000      	b.n	800915e <xQueueSemaphoreTake+0x66>
 800915c:	2300      	movs	r3, #0
 800915e:	2b00      	cmp	r3, #0
 8009160:	d10a      	bne.n	8009178 <xQueueSemaphoreTake+0x80>
	__asm volatile
 8009162:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009166:	f383 8811 	msr	BASEPRI, r3
 800916a:	f3bf 8f6f 	isb	sy
 800916e:	f3bf 8f4f 	dsb	sy
 8009172:	61bb      	str	r3, [r7, #24]
}
 8009174:	bf00      	nop
 8009176:	e7fe      	b.n	8009176 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009178:	f001 ff94 	bl	800b0a4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800917c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800917e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009180:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8009182:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009184:	2b00      	cmp	r3, #0
 8009186:	d024      	beq.n	80091d2 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8009188:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800918a:	1e5a      	subs	r2, r3, #1
 800918c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800918e:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009190:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	2b00      	cmp	r3, #0
 8009196:	d104      	bne.n	80091a2 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8009198:	f001 faa2 	bl	800a6e0 <pvTaskIncrementMutexHeldCount>
 800919c:	4602      	mov	r2, r0
 800919e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80091a0:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80091a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80091a4:	691b      	ldr	r3, [r3, #16]
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d00f      	beq.n	80091ca <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80091aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80091ac:	3310      	adds	r3, #16
 80091ae:	4618      	mov	r0, r3
 80091b0:	f000 ff62 	bl	800a078 <xTaskRemoveFromEventList>
 80091b4:	4603      	mov	r3, r0
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d007      	beq.n	80091ca <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80091ba:	4b54      	ldr	r3, [pc, #336]	; (800930c <xQueueSemaphoreTake+0x214>)
 80091bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80091c0:	601a      	str	r2, [r3, #0]
 80091c2:	f3bf 8f4f 	dsb	sy
 80091c6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80091ca:	f001 ff9b 	bl	800b104 <vPortExitCritical>
				return pdPASS;
 80091ce:	2301      	movs	r3, #1
 80091d0:	e097      	b.n	8009302 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80091d2:	683b      	ldr	r3, [r7, #0]
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d111      	bne.n	80091fc <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80091d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d00a      	beq.n	80091f4 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 80091de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091e2:	f383 8811 	msr	BASEPRI, r3
 80091e6:	f3bf 8f6f 	isb	sy
 80091ea:	f3bf 8f4f 	dsb	sy
 80091ee:	617b      	str	r3, [r7, #20]
}
 80091f0:	bf00      	nop
 80091f2:	e7fe      	b.n	80091f2 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80091f4:	f001 ff86 	bl	800b104 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80091f8:	2300      	movs	r3, #0
 80091fa:	e082      	b.n	8009302 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 80091fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d106      	bne.n	8009210 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009202:	f107 030c 	add.w	r3, r7, #12
 8009206:	4618      	mov	r0, r3
 8009208:	f000 ff9a 	bl	800a140 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800920c:	2301      	movs	r3, #1
 800920e:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009210:	f001 ff78 	bl	800b104 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009214:	f000 fd0c 	bl	8009c30 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009218:	f001 ff44 	bl	800b0a4 <vPortEnterCritical>
 800921c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800921e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009222:	b25b      	sxtb	r3, r3
 8009224:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009228:	d103      	bne.n	8009232 <xQueueSemaphoreTake+0x13a>
 800922a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800922c:	2200      	movs	r2, #0
 800922e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009232:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009234:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009238:	b25b      	sxtb	r3, r3
 800923a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800923e:	d103      	bne.n	8009248 <xQueueSemaphoreTake+0x150>
 8009240:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009242:	2200      	movs	r2, #0
 8009244:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009248:	f001 ff5c 	bl	800b104 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800924c:	463a      	mov	r2, r7
 800924e:	f107 030c 	add.w	r3, r7, #12
 8009252:	4611      	mov	r1, r2
 8009254:	4618      	mov	r0, r3
 8009256:	f000 ff89 	bl	800a16c <xTaskCheckForTimeOut>
 800925a:	4603      	mov	r3, r0
 800925c:	2b00      	cmp	r3, #0
 800925e:	d132      	bne.n	80092c6 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009260:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009262:	f000 f9f2 	bl	800964a <prvIsQueueEmpty>
 8009266:	4603      	mov	r3, r0
 8009268:	2b00      	cmp	r3, #0
 800926a:	d026      	beq.n	80092ba <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800926c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	2b00      	cmp	r3, #0
 8009272:	d109      	bne.n	8009288 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8009274:	f001 ff16 	bl	800b0a4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009278:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800927a:	689b      	ldr	r3, [r3, #8]
 800927c:	4618      	mov	r0, r3
 800927e:	f001 f8d7 	bl	800a430 <xTaskPriorityInherit>
 8009282:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8009284:	f001 ff3e 	bl	800b104 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009288:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800928a:	3324      	adds	r3, #36	; 0x24
 800928c:	683a      	ldr	r2, [r7, #0]
 800928e:	4611      	mov	r1, r2
 8009290:	4618      	mov	r0, r3
 8009292:	f000 fea1 	bl	8009fd8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009296:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009298:	f000 f985 	bl	80095a6 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800929c:	f000 fcd6 	bl	8009c4c <xTaskResumeAll>
 80092a0:	4603      	mov	r3, r0
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	f47f af68 	bne.w	8009178 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 80092a8:	4b18      	ldr	r3, [pc, #96]	; (800930c <xQueueSemaphoreTake+0x214>)
 80092aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80092ae:	601a      	str	r2, [r3, #0]
 80092b0:	f3bf 8f4f 	dsb	sy
 80092b4:	f3bf 8f6f 	isb	sy
 80092b8:	e75e      	b.n	8009178 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80092ba:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80092bc:	f000 f973 	bl	80095a6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80092c0:	f000 fcc4 	bl	8009c4c <xTaskResumeAll>
 80092c4:	e758      	b.n	8009178 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80092c6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80092c8:	f000 f96d 	bl	80095a6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80092cc:	f000 fcbe 	bl	8009c4c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80092d0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80092d2:	f000 f9ba 	bl	800964a <prvIsQueueEmpty>
 80092d6:	4603      	mov	r3, r0
 80092d8:	2b00      	cmp	r3, #0
 80092da:	f43f af4d 	beq.w	8009178 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80092de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d00d      	beq.n	8009300 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 80092e4:	f001 fede 	bl	800b0a4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80092e8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80092ea:	f000 f8b4 	bl	8009456 <prvGetDisinheritPriorityAfterTimeout>
 80092ee:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80092f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092f2:	689b      	ldr	r3, [r3, #8]
 80092f4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80092f6:	4618      	mov	r0, r3
 80092f8:	f001 f970 	bl	800a5dc <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80092fc:	f001 ff02 	bl	800b104 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009300:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009302:	4618      	mov	r0, r3
 8009304:	3738      	adds	r7, #56	; 0x38
 8009306:	46bd      	mov	sp, r7
 8009308:	bd80      	pop	{r7, pc}
 800930a:	bf00      	nop
 800930c:	e000ed04 	.word	0xe000ed04

08009310 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009310:	b580      	push	{r7, lr}
 8009312:	b08e      	sub	sp, #56	; 0x38
 8009314:	af00      	add	r7, sp, #0
 8009316:	60f8      	str	r0, [r7, #12]
 8009318:	60b9      	str	r1, [r7, #8]
 800931a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8009320:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009322:	2b00      	cmp	r3, #0
 8009324:	d10a      	bne.n	800933c <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8009326:	f04f 0350 	mov.w	r3, #80	; 0x50
 800932a:	f383 8811 	msr	BASEPRI, r3
 800932e:	f3bf 8f6f 	isb	sy
 8009332:	f3bf 8f4f 	dsb	sy
 8009336:	623b      	str	r3, [r7, #32]
}
 8009338:	bf00      	nop
 800933a:	e7fe      	b.n	800933a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800933c:	68bb      	ldr	r3, [r7, #8]
 800933e:	2b00      	cmp	r3, #0
 8009340:	d103      	bne.n	800934a <xQueueReceiveFromISR+0x3a>
 8009342:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009344:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009346:	2b00      	cmp	r3, #0
 8009348:	d101      	bne.n	800934e <xQueueReceiveFromISR+0x3e>
 800934a:	2301      	movs	r3, #1
 800934c:	e000      	b.n	8009350 <xQueueReceiveFromISR+0x40>
 800934e:	2300      	movs	r3, #0
 8009350:	2b00      	cmp	r3, #0
 8009352:	d10a      	bne.n	800936a <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8009354:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009358:	f383 8811 	msr	BASEPRI, r3
 800935c:	f3bf 8f6f 	isb	sy
 8009360:	f3bf 8f4f 	dsb	sy
 8009364:	61fb      	str	r3, [r7, #28]
}
 8009366:	bf00      	nop
 8009368:	e7fe      	b.n	8009368 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800936a:	f001 ff7d 	bl	800b268 <vPortValidateInterruptPriority>
	__asm volatile
 800936e:	f3ef 8211 	mrs	r2, BASEPRI
 8009372:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009376:	f383 8811 	msr	BASEPRI, r3
 800937a:	f3bf 8f6f 	isb	sy
 800937e:	f3bf 8f4f 	dsb	sy
 8009382:	61ba      	str	r2, [r7, #24]
 8009384:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8009386:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009388:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800938a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800938c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800938e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009390:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009392:	2b00      	cmp	r3, #0
 8009394:	d02f      	beq.n	80093f6 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8009396:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009398:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800939c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80093a0:	68b9      	ldr	r1, [r7, #8]
 80093a2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80093a4:	f000 f8d9 	bl	800955a <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80093a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093aa:	1e5a      	subs	r2, r3, #1
 80093ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093ae:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80093b0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80093b4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80093b8:	d112      	bne.n	80093e0 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80093ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093bc:	691b      	ldr	r3, [r3, #16]
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d016      	beq.n	80093f0 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80093c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093c4:	3310      	adds	r3, #16
 80093c6:	4618      	mov	r0, r3
 80093c8:	f000 fe56 	bl	800a078 <xTaskRemoveFromEventList>
 80093cc:	4603      	mov	r3, r0
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d00e      	beq.n	80093f0 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d00b      	beq.n	80093f0 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	2201      	movs	r2, #1
 80093dc:	601a      	str	r2, [r3, #0]
 80093de:	e007      	b.n	80093f0 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80093e0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80093e4:	3301      	adds	r3, #1
 80093e6:	b2db      	uxtb	r3, r3
 80093e8:	b25a      	sxtb	r2, r3
 80093ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 80093f0:	2301      	movs	r3, #1
 80093f2:	637b      	str	r3, [r7, #52]	; 0x34
 80093f4:	e001      	b.n	80093fa <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 80093f6:	2300      	movs	r3, #0
 80093f8:	637b      	str	r3, [r7, #52]	; 0x34
 80093fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093fc:	613b      	str	r3, [r7, #16]
	__asm volatile
 80093fe:	693b      	ldr	r3, [r7, #16]
 8009400:	f383 8811 	msr	BASEPRI, r3
}
 8009404:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009406:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8009408:	4618      	mov	r0, r3
 800940a:	3738      	adds	r7, #56	; 0x38
 800940c:	46bd      	mov	sp, r7
 800940e:	bd80      	pop	{r7, pc}

08009410 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8009410:	b580      	push	{r7, lr}
 8009412:	b084      	sub	sp, #16
 8009414:	af00      	add	r7, sp, #0
 8009416:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	2b00      	cmp	r3, #0
 8009420:	d10a      	bne.n	8009438 <vQueueDelete+0x28>
	__asm volatile
 8009422:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009426:	f383 8811 	msr	BASEPRI, r3
 800942a:	f3bf 8f6f 	isb	sy
 800942e:	f3bf 8f4f 	dsb	sy
 8009432:	60bb      	str	r3, [r7, #8]
}
 8009434:	bf00      	nop
 8009436:	e7fe      	b.n	8009436 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8009438:	68f8      	ldr	r0, [r7, #12]
 800943a:	f000 f95f 	bl	80096fc <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8009444:	2b00      	cmp	r3, #0
 8009446:	d102      	bne.n	800944e <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 8009448:	68f8      	ldr	r0, [r7, #12]
 800944a:	f002 f819 	bl	800b480 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800944e:	bf00      	nop
 8009450:	3710      	adds	r7, #16
 8009452:	46bd      	mov	sp, r7
 8009454:	bd80      	pop	{r7, pc}

08009456 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8009456:	b480      	push	{r7}
 8009458:	b085      	sub	sp, #20
 800945a:	af00      	add	r7, sp, #0
 800945c:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009462:	2b00      	cmp	r3, #0
 8009464:	d006      	beq.n	8009474 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8009470:	60fb      	str	r3, [r7, #12]
 8009472:	e001      	b.n	8009478 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8009474:	2300      	movs	r3, #0
 8009476:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8009478:	68fb      	ldr	r3, [r7, #12]
	}
 800947a:	4618      	mov	r0, r3
 800947c:	3714      	adds	r7, #20
 800947e:	46bd      	mov	sp, r7
 8009480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009484:	4770      	bx	lr

08009486 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009486:	b580      	push	{r7, lr}
 8009488:	b086      	sub	sp, #24
 800948a:	af00      	add	r7, sp, #0
 800948c:	60f8      	str	r0, [r7, #12]
 800948e:	60b9      	str	r1, [r7, #8]
 8009490:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009492:	2300      	movs	r3, #0
 8009494:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800949a:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d10d      	bne.n	80094c0 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	d14d      	bne.n	8009548 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	689b      	ldr	r3, [r3, #8]
 80094b0:	4618      	mov	r0, r3
 80094b2:	f001 f825 	bl	800a500 <xTaskPriorityDisinherit>
 80094b6:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	2200      	movs	r2, #0
 80094bc:	609a      	str	r2, [r3, #8]
 80094be:	e043      	b.n	8009548 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d119      	bne.n	80094fa <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	6858      	ldr	r0, [r3, #4]
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80094ce:	461a      	mov	r2, r3
 80094d0:	68b9      	ldr	r1, [r7, #8]
 80094d2:	f002 f91d 	bl	800b710 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	685a      	ldr	r2, [r3, #4]
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80094de:	441a      	add	r2, r3
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	685a      	ldr	r2, [r3, #4]
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	689b      	ldr	r3, [r3, #8]
 80094ec:	429a      	cmp	r2, r3
 80094ee:	d32b      	bcc.n	8009548 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	681a      	ldr	r2, [r3, #0]
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	605a      	str	r2, [r3, #4]
 80094f8:	e026      	b.n	8009548 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	68d8      	ldr	r0, [r3, #12]
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009502:	461a      	mov	r2, r3
 8009504:	68b9      	ldr	r1, [r7, #8]
 8009506:	f002 f903 	bl	800b710 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	68da      	ldr	r2, [r3, #12]
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009512:	425b      	negs	r3, r3
 8009514:	441a      	add	r2, r3
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	68da      	ldr	r2, [r3, #12]
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	429a      	cmp	r2, r3
 8009524:	d207      	bcs.n	8009536 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	689a      	ldr	r2, [r3, #8]
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800952e:	425b      	negs	r3, r3
 8009530:	441a      	add	r2, r3
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	2b02      	cmp	r3, #2
 800953a:	d105      	bne.n	8009548 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800953c:	693b      	ldr	r3, [r7, #16]
 800953e:	2b00      	cmp	r3, #0
 8009540:	d002      	beq.n	8009548 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009542:	693b      	ldr	r3, [r7, #16]
 8009544:	3b01      	subs	r3, #1
 8009546:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009548:	693b      	ldr	r3, [r7, #16]
 800954a:	1c5a      	adds	r2, r3, #1
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8009550:	697b      	ldr	r3, [r7, #20]
}
 8009552:	4618      	mov	r0, r3
 8009554:	3718      	adds	r7, #24
 8009556:	46bd      	mov	sp, r7
 8009558:	bd80      	pop	{r7, pc}

0800955a <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800955a:	b580      	push	{r7, lr}
 800955c:	b082      	sub	sp, #8
 800955e:	af00      	add	r7, sp, #0
 8009560:	6078      	str	r0, [r7, #4]
 8009562:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009568:	2b00      	cmp	r3, #0
 800956a:	d018      	beq.n	800959e <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	68da      	ldr	r2, [r3, #12]
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009574:	441a      	add	r2, r3
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	68da      	ldr	r2, [r3, #12]
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	689b      	ldr	r3, [r3, #8]
 8009582:	429a      	cmp	r2, r3
 8009584:	d303      	bcc.n	800958e <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	681a      	ldr	r2, [r3, #0]
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	68d9      	ldr	r1, [r3, #12]
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009596:	461a      	mov	r2, r3
 8009598:	6838      	ldr	r0, [r7, #0]
 800959a:	f002 f8b9 	bl	800b710 <memcpy>
	}
}
 800959e:	bf00      	nop
 80095a0:	3708      	adds	r7, #8
 80095a2:	46bd      	mov	sp, r7
 80095a4:	bd80      	pop	{r7, pc}

080095a6 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80095a6:	b580      	push	{r7, lr}
 80095a8:	b084      	sub	sp, #16
 80095aa:	af00      	add	r7, sp, #0
 80095ac:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80095ae:	f001 fd79 	bl	800b0a4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80095b8:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80095ba:	e011      	b.n	80095e0 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d012      	beq.n	80095ea <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	3324      	adds	r3, #36	; 0x24
 80095c8:	4618      	mov	r0, r3
 80095ca:	f000 fd55 	bl	800a078 <xTaskRemoveFromEventList>
 80095ce:	4603      	mov	r3, r0
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d001      	beq.n	80095d8 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80095d4:	f000 fe2c 	bl	800a230 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80095d8:	7bfb      	ldrb	r3, [r7, #15]
 80095da:	3b01      	subs	r3, #1
 80095dc:	b2db      	uxtb	r3, r3
 80095de:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80095e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	dce9      	bgt.n	80095bc <prvUnlockQueue+0x16>
 80095e8:	e000      	b.n	80095ec <prvUnlockQueue+0x46>
					break;
 80095ea:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	22ff      	movs	r2, #255	; 0xff
 80095f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80095f4:	f001 fd86 	bl	800b104 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80095f8:	f001 fd54 	bl	800b0a4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009602:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009604:	e011      	b.n	800962a <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	691b      	ldr	r3, [r3, #16]
 800960a:	2b00      	cmp	r3, #0
 800960c:	d012      	beq.n	8009634 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	3310      	adds	r3, #16
 8009612:	4618      	mov	r0, r3
 8009614:	f000 fd30 	bl	800a078 <xTaskRemoveFromEventList>
 8009618:	4603      	mov	r3, r0
 800961a:	2b00      	cmp	r3, #0
 800961c:	d001      	beq.n	8009622 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800961e:	f000 fe07 	bl	800a230 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009622:	7bbb      	ldrb	r3, [r7, #14]
 8009624:	3b01      	subs	r3, #1
 8009626:	b2db      	uxtb	r3, r3
 8009628:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800962a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800962e:	2b00      	cmp	r3, #0
 8009630:	dce9      	bgt.n	8009606 <prvUnlockQueue+0x60>
 8009632:	e000      	b.n	8009636 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009634:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	22ff      	movs	r2, #255	; 0xff
 800963a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800963e:	f001 fd61 	bl	800b104 <vPortExitCritical>
}
 8009642:	bf00      	nop
 8009644:	3710      	adds	r7, #16
 8009646:	46bd      	mov	sp, r7
 8009648:	bd80      	pop	{r7, pc}

0800964a <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800964a:	b580      	push	{r7, lr}
 800964c:	b084      	sub	sp, #16
 800964e:	af00      	add	r7, sp, #0
 8009650:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009652:	f001 fd27 	bl	800b0a4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800965a:	2b00      	cmp	r3, #0
 800965c:	d102      	bne.n	8009664 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800965e:	2301      	movs	r3, #1
 8009660:	60fb      	str	r3, [r7, #12]
 8009662:	e001      	b.n	8009668 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009664:	2300      	movs	r3, #0
 8009666:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009668:	f001 fd4c 	bl	800b104 <vPortExitCritical>

	return xReturn;
 800966c:	68fb      	ldr	r3, [r7, #12]
}
 800966e:	4618      	mov	r0, r3
 8009670:	3710      	adds	r7, #16
 8009672:	46bd      	mov	sp, r7
 8009674:	bd80      	pop	{r7, pc}

08009676 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009676:	b580      	push	{r7, lr}
 8009678:	b084      	sub	sp, #16
 800967a:	af00      	add	r7, sp, #0
 800967c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800967e:	f001 fd11 	bl	800b0a4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800968a:	429a      	cmp	r2, r3
 800968c:	d102      	bne.n	8009694 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800968e:	2301      	movs	r3, #1
 8009690:	60fb      	str	r3, [r7, #12]
 8009692:	e001      	b.n	8009698 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009694:	2300      	movs	r3, #0
 8009696:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009698:	f001 fd34 	bl	800b104 <vPortExitCritical>

	return xReturn;
 800969c:	68fb      	ldr	r3, [r7, #12]
}
 800969e:	4618      	mov	r0, r3
 80096a0:	3710      	adds	r7, #16
 80096a2:	46bd      	mov	sp, r7
 80096a4:	bd80      	pop	{r7, pc}
	...

080096a8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80096a8:	b480      	push	{r7}
 80096aa:	b085      	sub	sp, #20
 80096ac:	af00      	add	r7, sp, #0
 80096ae:	6078      	str	r0, [r7, #4]
 80096b0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80096b2:	2300      	movs	r3, #0
 80096b4:	60fb      	str	r3, [r7, #12]
 80096b6:	e014      	b.n	80096e2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80096b8:	4a0f      	ldr	r2, [pc, #60]	; (80096f8 <vQueueAddToRegistry+0x50>)
 80096ba:	68fb      	ldr	r3, [r7, #12]
 80096bc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d10b      	bne.n	80096dc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80096c4:	490c      	ldr	r1, [pc, #48]	; (80096f8 <vQueueAddToRegistry+0x50>)
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	683a      	ldr	r2, [r7, #0]
 80096ca:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80096ce:	4a0a      	ldr	r2, [pc, #40]	; (80096f8 <vQueueAddToRegistry+0x50>)
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	00db      	lsls	r3, r3, #3
 80096d4:	4413      	add	r3, r2
 80096d6:	687a      	ldr	r2, [r7, #4]
 80096d8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80096da:	e006      	b.n	80096ea <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	3301      	adds	r3, #1
 80096e0:	60fb      	str	r3, [r7, #12]
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	2b07      	cmp	r3, #7
 80096e6:	d9e7      	bls.n	80096b8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80096e8:	bf00      	nop
 80096ea:	bf00      	nop
 80096ec:	3714      	adds	r7, #20
 80096ee:	46bd      	mov	sp, r7
 80096f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096f4:	4770      	bx	lr
 80096f6:	bf00      	nop
 80096f8:	2000dcd4 	.word	0x2000dcd4

080096fc <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 80096fc:	b480      	push	{r7}
 80096fe:	b085      	sub	sp, #20
 8009700:	af00      	add	r7, sp, #0
 8009702:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009704:	2300      	movs	r3, #0
 8009706:	60fb      	str	r3, [r7, #12]
 8009708:	e016      	b.n	8009738 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800970a:	4a10      	ldr	r2, [pc, #64]	; (800974c <vQueueUnregisterQueue+0x50>)
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	00db      	lsls	r3, r3, #3
 8009710:	4413      	add	r3, r2
 8009712:	685b      	ldr	r3, [r3, #4]
 8009714:	687a      	ldr	r2, [r7, #4]
 8009716:	429a      	cmp	r2, r3
 8009718:	d10b      	bne.n	8009732 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800971a:	4a0c      	ldr	r2, [pc, #48]	; (800974c <vQueueUnregisterQueue+0x50>)
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	2100      	movs	r1, #0
 8009720:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8009724:	4a09      	ldr	r2, [pc, #36]	; (800974c <vQueueUnregisterQueue+0x50>)
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	00db      	lsls	r3, r3, #3
 800972a:	4413      	add	r3, r2
 800972c:	2200      	movs	r2, #0
 800972e:	605a      	str	r2, [r3, #4]
				break;
 8009730:	e006      	b.n	8009740 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	3301      	adds	r3, #1
 8009736:	60fb      	str	r3, [r7, #12]
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	2b07      	cmp	r3, #7
 800973c:	d9e5      	bls.n	800970a <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800973e:	bf00      	nop
 8009740:	bf00      	nop
 8009742:	3714      	adds	r7, #20
 8009744:	46bd      	mov	sp, r7
 8009746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800974a:	4770      	bx	lr
 800974c:	2000dcd4 	.word	0x2000dcd4

08009750 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009750:	b580      	push	{r7, lr}
 8009752:	b086      	sub	sp, #24
 8009754:	af00      	add	r7, sp, #0
 8009756:	60f8      	str	r0, [r7, #12]
 8009758:	60b9      	str	r1, [r7, #8]
 800975a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8009760:	f001 fca0 	bl	800b0a4 <vPortEnterCritical>
 8009764:	697b      	ldr	r3, [r7, #20]
 8009766:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800976a:	b25b      	sxtb	r3, r3
 800976c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009770:	d103      	bne.n	800977a <vQueueWaitForMessageRestricted+0x2a>
 8009772:	697b      	ldr	r3, [r7, #20]
 8009774:	2200      	movs	r2, #0
 8009776:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800977a:	697b      	ldr	r3, [r7, #20]
 800977c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009780:	b25b      	sxtb	r3, r3
 8009782:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009786:	d103      	bne.n	8009790 <vQueueWaitForMessageRestricted+0x40>
 8009788:	697b      	ldr	r3, [r7, #20]
 800978a:	2200      	movs	r2, #0
 800978c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009790:	f001 fcb8 	bl	800b104 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009794:	697b      	ldr	r3, [r7, #20]
 8009796:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009798:	2b00      	cmp	r3, #0
 800979a:	d106      	bne.n	80097aa <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800979c:	697b      	ldr	r3, [r7, #20]
 800979e:	3324      	adds	r3, #36	; 0x24
 80097a0:	687a      	ldr	r2, [r7, #4]
 80097a2:	68b9      	ldr	r1, [r7, #8]
 80097a4:	4618      	mov	r0, r3
 80097a6:	f000 fc3b 	bl	800a020 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80097aa:	6978      	ldr	r0, [r7, #20]
 80097ac:	f7ff fefb 	bl	80095a6 <prvUnlockQueue>
	}
 80097b0:	bf00      	nop
 80097b2:	3718      	adds	r7, #24
 80097b4:	46bd      	mov	sp, r7
 80097b6:	bd80      	pop	{r7, pc}

080097b8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80097b8:	b580      	push	{r7, lr}
 80097ba:	b08e      	sub	sp, #56	; 0x38
 80097bc:	af04      	add	r7, sp, #16
 80097be:	60f8      	str	r0, [r7, #12]
 80097c0:	60b9      	str	r1, [r7, #8]
 80097c2:	607a      	str	r2, [r7, #4]
 80097c4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80097c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d10a      	bne.n	80097e2 <xTaskCreateStatic+0x2a>
	__asm volatile
 80097cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097d0:	f383 8811 	msr	BASEPRI, r3
 80097d4:	f3bf 8f6f 	isb	sy
 80097d8:	f3bf 8f4f 	dsb	sy
 80097dc:	623b      	str	r3, [r7, #32]
}
 80097de:	bf00      	nop
 80097e0:	e7fe      	b.n	80097e0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80097e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d10a      	bne.n	80097fe <xTaskCreateStatic+0x46>
	__asm volatile
 80097e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097ec:	f383 8811 	msr	BASEPRI, r3
 80097f0:	f3bf 8f6f 	isb	sy
 80097f4:	f3bf 8f4f 	dsb	sy
 80097f8:	61fb      	str	r3, [r7, #28]
}
 80097fa:	bf00      	nop
 80097fc:	e7fe      	b.n	80097fc <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80097fe:	235c      	movs	r3, #92	; 0x5c
 8009800:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009802:	693b      	ldr	r3, [r7, #16]
 8009804:	2b5c      	cmp	r3, #92	; 0x5c
 8009806:	d00a      	beq.n	800981e <xTaskCreateStatic+0x66>
	__asm volatile
 8009808:	f04f 0350 	mov.w	r3, #80	; 0x50
 800980c:	f383 8811 	msr	BASEPRI, r3
 8009810:	f3bf 8f6f 	isb	sy
 8009814:	f3bf 8f4f 	dsb	sy
 8009818:	61bb      	str	r3, [r7, #24]
}
 800981a:	bf00      	nop
 800981c:	e7fe      	b.n	800981c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800981e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009820:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009822:	2b00      	cmp	r3, #0
 8009824:	d01e      	beq.n	8009864 <xTaskCreateStatic+0xac>
 8009826:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009828:	2b00      	cmp	r3, #0
 800982a:	d01b      	beq.n	8009864 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800982c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800982e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009832:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009834:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009836:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009838:	2202      	movs	r2, #2
 800983a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800983e:	2300      	movs	r3, #0
 8009840:	9303      	str	r3, [sp, #12]
 8009842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009844:	9302      	str	r3, [sp, #8]
 8009846:	f107 0314 	add.w	r3, r7, #20
 800984a:	9301      	str	r3, [sp, #4]
 800984c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800984e:	9300      	str	r3, [sp, #0]
 8009850:	683b      	ldr	r3, [r7, #0]
 8009852:	687a      	ldr	r2, [r7, #4]
 8009854:	68b9      	ldr	r1, [r7, #8]
 8009856:	68f8      	ldr	r0, [r7, #12]
 8009858:	f000 f850 	bl	80098fc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800985c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800985e:	f000 f8dd 	bl	8009a1c <prvAddNewTaskToReadyList>
 8009862:	e001      	b.n	8009868 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8009864:	2300      	movs	r3, #0
 8009866:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009868:	697b      	ldr	r3, [r7, #20]
	}
 800986a:	4618      	mov	r0, r3
 800986c:	3728      	adds	r7, #40	; 0x28
 800986e:	46bd      	mov	sp, r7
 8009870:	bd80      	pop	{r7, pc}

08009872 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009872:	b580      	push	{r7, lr}
 8009874:	b08c      	sub	sp, #48	; 0x30
 8009876:	af04      	add	r7, sp, #16
 8009878:	60f8      	str	r0, [r7, #12]
 800987a:	60b9      	str	r1, [r7, #8]
 800987c:	603b      	str	r3, [r7, #0]
 800987e:	4613      	mov	r3, r2
 8009880:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009882:	88fb      	ldrh	r3, [r7, #6]
 8009884:	009b      	lsls	r3, r3, #2
 8009886:	4618      	mov	r0, r3
 8009888:	f001 fd2e 	bl	800b2e8 <pvPortMalloc>
 800988c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800988e:	697b      	ldr	r3, [r7, #20]
 8009890:	2b00      	cmp	r3, #0
 8009892:	d00e      	beq.n	80098b2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009894:	205c      	movs	r0, #92	; 0x5c
 8009896:	f001 fd27 	bl	800b2e8 <pvPortMalloc>
 800989a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800989c:	69fb      	ldr	r3, [r7, #28]
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d003      	beq.n	80098aa <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80098a2:	69fb      	ldr	r3, [r7, #28]
 80098a4:	697a      	ldr	r2, [r7, #20]
 80098a6:	631a      	str	r2, [r3, #48]	; 0x30
 80098a8:	e005      	b.n	80098b6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80098aa:	6978      	ldr	r0, [r7, #20]
 80098ac:	f001 fde8 	bl	800b480 <vPortFree>
 80098b0:	e001      	b.n	80098b6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80098b2:	2300      	movs	r3, #0
 80098b4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80098b6:	69fb      	ldr	r3, [r7, #28]
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d017      	beq.n	80098ec <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80098bc:	69fb      	ldr	r3, [r7, #28]
 80098be:	2200      	movs	r2, #0
 80098c0:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80098c4:	88fa      	ldrh	r2, [r7, #6]
 80098c6:	2300      	movs	r3, #0
 80098c8:	9303      	str	r3, [sp, #12]
 80098ca:	69fb      	ldr	r3, [r7, #28]
 80098cc:	9302      	str	r3, [sp, #8]
 80098ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80098d0:	9301      	str	r3, [sp, #4]
 80098d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098d4:	9300      	str	r3, [sp, #0]
 80098d6:	683b      	ldr	r3, [r7, #0]
 80098d8:	68b9      	ldr	r1, [r7, #8]
 80098da:	68f8      	ldr	r0, [r7, #12]
 80098dc:	f000 f80e 	bl	80098fc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80098e0:	69f8      	ldr	r0, [r7, #28]
 80098e2:	f000 f89b 	bl	8009a1c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80098e6:	2301      	movs	r3, #1
 80098e8:	61bb      	str	r3, [r7, #24]
 80098ea:	e002      	b.n	80098f2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80098ec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80098f0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80098f2:	69bb      	ldr	r3, [r7, #24]
	}
 80098f4:	4618      	mov	r0, r3
 80098f6:	3720      	adds	r7, #32
 80098f8:	46bd      	mov	sp, r7
 80098fa:	bd80      	pop	{r7, pc}

080098fc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80098fc:	b580      	push	{r7, lr}
 80098fe:	b088      	sub	sp, #32
 8009900:	af00      	add	r7, sp, #0
 8009902:	60f8      	str	r0, [r7, #12]
 8009904:	60b9      	str	r1, [r7, #8]
 8009906:	607a      	str	r2, [r7, #4]
 8009908:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800990a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800990c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	009b      	lsls	r3, r3, #2
 8009912:	461a      	mov	r2, r3
 8009914:	21a5      	movs	r1, #165	; 0xa5
 8009916:	f001 ff09 	bl	800b72c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800991a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800991c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8009924:	3b01      	subs	r3, #1
 8009926:	009b      	lsls	r3, r3, #2
 8009928:	4413      	add	r3, r2
 800992a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800992c:	69bb      	ldr	r3, [r7, #24]
 800992e:	f023 0307 	bic.w	r3, r3, #7
 8009932:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009934:	69bb      	ldr	r3, [r7, #24]
 8009936:	f003 0307 	and.w	r3, r3, #7
 800993a:	2b00      	cmp	r3, #0
 800993c:	d00a      	beq.n	8009954 <prvInitialiseNewTask+0x58>
	__asm volatile
 800993e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009942:	f383 8811 	msr	BASEPRI, r3
 8009946:	f3bf 8f6f 	isb	sy
 800994a:	f3bf 8f4f 	dsb	sy
 800994e:	617b      	str	r3, [r7, #20]
}
 8009950:	bf00      	nop
 8009952:	e7fe      	b.n	8009952 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009954:	68bb      	ldr	r3, [r7, #8]
 8009956:	2b00      	cmp	r3, #0
 8009958:	d01f      	beq.n	800999a <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800995a:	2300      	movs	r3, #0
 800995c:	61fb      	str	r3, [r7, #28]
 800995e:	e012      	b.n	8009986 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009960:	68ba      	ldr	r2, [r7, #8]
 8009962:	69fb      	ldr	r3, [r7, #28]
 8009964:	4413      	add	r3, r2
 8009966:	7819      	ldrb	r1, [r3, #0]
 8009968:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800996a:	69fb      	ldr	r3, [r7, #28]
 800996c:	4413      	add	r3, r2
 800996e:	3334      	adds	r3, #52	; 0x34
 8009970:	460a      	mov	r2, r1
 8009972:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009974:	68ba      	ldr	r2, [r7, #8]
 8009976:	69fb      	ldr	r3, [r7, #28]
 8009978:	4413      	add	r3, r2
 800997a:	781b      	ldrb	r3, [r3, #0]
 800997c:	2b00      	cmp	r3, #0
 800997e:	d006      	beq.n	800998e <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009980:	69fb      	ldr	r3, [r7, #28]
 8009982:	3301      	adds	r3, #1
 8009984:	61fb      	str	r3, [r7, #28]
 8009986:	69fb      	ldr	r3, [r7, #28]
 8009988:	2b0f      	cmp	r3, #15
 800998a:	d9e9      	bls.n	8009960 <prvInitialiseNewTask+0x64>
 800998c:	e000      	b.n	8009990 <prvInitialiseNewTask+0x94>
			{
				break;
 800998e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009990:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009992:	2200      	movs	r2, #0
 8009994:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009998:	e003      	b.n	80099a2 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800999a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800999c:	2200      	movs	r2, #0
 800999e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80099a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099a4:	2b37      	cmp	r3, #55	; 0x37
 80099a6:	d901      	bls.n	80099ac <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80099a8:	2337      	movs	r3, #55	; 0x37
 80099aa:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80099ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099ae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80099b0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80099b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099b4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80099b6:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80099b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099ba:	2200      	movs	r2, #0
 80099bc:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80099be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099c0:	3304      	adds	r3, #4
 80099c2:	4618      	mov	r0, r3
 80099c4:	f7fe fe56 	bl	8008674 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80099c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099ca:	3318      	adds	r3, #24
 80099cc:	4618      	mov	r0, r3
 80099ce:	f7fe fe51 	bl	8008674 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80099d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80099d6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80099d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099da:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80099de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099e0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80099e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80099e6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80099e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099ea:	2200      	movs	r2, #0
 80099ec:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80099ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099f0:	2200      	movs	r2, #0
 80099f2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80099f6:	683a      	ldr	r2, [r7, #0]
 80099f8:	68f9      	ldr	r1, [r7, #12]
 80099fa:	69b8      	ldr	r0, [r7, #24]
 80099fc:	f001 fa26 	bl	800ae4c <pxPortInitialiseStack>
 8009a00:	4602      	mov	r2, r0
 8009a02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a04:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009a06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d002      	beq.n	8009a12 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009a0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a0e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009a10:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009a12:	bf00      	nop
 8009a14:	3720      	adds	r7, #32
 8009a16:	46bd      	mov	sp, r7
 8009a18:	bd80      	pop	{r7, pc}
	...

08009a1c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009a1c:	b580      	push	{r7, lr}
 8009a1e:	b082      	sub	sp, #8
 8009a20:	af00      	add	r7, sp, #0
 8009a22:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009a24:	f001 fb3e 	bl	800b0a4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009a28:	4b2d      	ldr	r3, [pc, #180]	; (8009ae0 <prvAddNewTaskToReadyList+0xc4>)
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	3301      	adds	r3, #1
 8009a2e:	4a2c      	ldr	r2, [pc, #176]	; (8009ae0 <prvAddNewTaskToReadyList+0xc4>)
 8009a30:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009a32:	4b2c      	ldr	r3, [pc, #176]	; (8009ae4 <prvAddNewTaskToReadyList+0xc8>)
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d109      	bne.n	8009a4e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009a3a:	4a2a      	ldr	r2, [pc, #168]	; (8009ae4 <prvAddNewTaskToReadyList+0xc8>)
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009a40:	4b27      	ldr	r3, [pc, #156]	; (8009ae0 <prvAddNewTaskToReadyList+0xc4>)
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	2b01      	cmp	r3, #1
 8009a46:	d110      	bne.n	8009a6a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009a48:	f000 fc16 	bl	800a278 <prvInitialiseTaskLists>
 8009a4c:	e00d      	b.n	8009a6a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009a4e:	4b26      	ldr	r3, [pc, #152]	; (8009ae8 <prvAddNewTaskToReadyList+0xcc>)
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d109      	bne.n	8009a6a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009a56:	4b23      	ldr	r3, [pc, #140]	; (8009ae4 <prvAddNewTaskToReadyList+0xc8>)
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a60:	429a      	cmp	r2, r3
 8009a62:	d802      	bhi.n	8009a6a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009a64:	4a1f      	ldr	r2, [pc, #124]	; (8009ae4 <prvAddNewTaskToReadyList+0xc8>)
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009a6a:	4b20      	ldr	r3, [pc, #128]	; (8009aec <prvAddNewTaskToReadyList+0xd0>)
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	3301      	adds	r3, #1
 8009a70:	4a1e      	ldr	r2, [pc, #120]	; (8009aec <prvAddNewTaskToReadyList+0xd0>)
 8009a72:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009a74:	4b1d      	ldr	r3, [pc, #116]	; (8009aec <prvAddNewTaskToReadyList+0xd0>)
 8009a76:	681a      	ldr	r2, [r3, #0]
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009a80:	4b1b      	ldr	r3, [pc, #108]	; (8009af0 <prvAddNewTaskToReadyList+0xd4>)
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	429a      	cmp	r2, r3
 8009a86:	d903      	bls.n	8009a90 <prvAddNewTaskToReadyList+0x74>
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a8c:	4a18      	ldr	r2, [pc, #96]	; (8009af0 <prvAddNewTaskToReadyList+0xd4>)
 8009a8e:	6013      	str	r3, [r2, #0]
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009a94:	4613      	mov	r3, r2
 8009a96:	009b      	lsls	r3, r3, #2
 8009a98:	4413      	add	r3, r2
 8009a9a:	009b      	lsls	r3, r3, #2
 8009a9c:	4a15      	ldr	r2, [pc, #84]	; (8009af4 <prvAddNewTaskToReadyList+0xd8>)
 8009a9e:	441a      	add	r2, r3
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	3304      	adds	r3, #4
 8009aa4:	4619      	mov	r1, r3
 8009aa6:	4610      	mov	r0, r2
 8009aa8:	f7fe fdf1 	bl	800868e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009aac:	f001 fb2a 	bl	800b104 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009ab0:	4b0d      	ldr	r3, [pc, #52]	; (8009ae8 <prvAddNewTaskToReadyList+0xcc>)
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d00e      	beq.n	8009ad6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009ab8:	4b0a      	ldr	r3, [pc, #40]	; (8009ae4 <prvAddNewTaskToReadyList+0xc8>)
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ac2:	429a      	cmp	r2, r3
 8009ac4:	d207      	bcs.n	8009ad6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009ac6:	4b0c      	ldr	r3, [pc, #48]	; (8009af8 <prvAddNewTaskToReadyList+0xdc>)
 8009ac8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009acc:	601a      	str	r2, [r3, #0]
 8009ace:	f3bf 8f4f 	dsb	sy
 8009ad2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009ad6:	bf00      	nop
 8009ad8:	3708      	adds	r7, #8
 8009ada:	46bd      	mov	sp, r7
 8009adc:	bd80      	pop	{r7, pc}
 8009ade:	bf00      	nop
 8009ae0:	20000c74 	.word	0x20000c74
 8009ae4:	200007a0 	.word	0x200007a0
 8009ae8:	20000c80 	.word	0x20000c80
 8009aec:	20000c90 	.word	0x20000c90
 8009af0:	20000c7c 	.word	0x20000c7c
 8009af4:	200007a4 	.word	0x200007a4
 8009af8:	e000ed04 	.word	0xe000ed04

08009afc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009afc:	b580      	push	{r7, lr}
 8009afe:	b084      	sub	sp, #16
 8009b00:	af00      	add	r7, sp, #0
 8009b02:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009b04:	2300      	movs	r3, #0
 8009b06:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d017      	beq.n	8009b3e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009b0e:	4b13      	ldr	r3, [pc, #76]	; (8009b5c <vTaskDelay+0x60>)
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d00a      	beq.n	8009b2c <vTaskDelay+0x30>
	__asm volatile
 8009b16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b1a:	f383 8811 	msr	BASEPRI, r3
 8009b1e:	f3bf 8f6f 	isb	sy
 8009b22:	f3bf 8f4f 	dsb	sy
 8009b26:	60bb      	str	r3, [r7, #8]
}
 8009b28:	bf00      	nop
 8009b2a:	e7fe      	b.n	8009b2a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009b2c:	f000 f880 	bl	8009c30 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009b30:	2100      	movs	r1, #0
 8009b32:	6878      	ldr	r0, [r7, #4]
 8009b34:	f000 fde8 	bl	800a708 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009b38:	f000 f888 	bl	8009c4c <xTaskResumeAll>
 8009b3c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d107      	bne.n	8009b54 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8009b44:	4b06      	ldr	r3, [pc, #24]	; (8009b60 <vTaskDelay+0x64>)
 8009b46:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009b4a:	601a      	str	r2, [r3, #0]
 8009b4c:	f3bf 8f4f 	dsb	sy
 8009b50:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009b54:	bf00      	nop
 8009b56:	3710      	adds	r7, #16
 8009b58:	46bd      	mov	sp, r7
 8009b5a:	bd80      	pop	{r7, pc}
 8009b5c:	20000c9c 	.word	0x20000c9c
 8009b60:	e000ed04 	.word	0xe000ed04

08009b64 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009b64:	b580      	push	{r7, lr}
 8009b66:	b08a      	sub	sp, #40	; 0x28
 8009b68:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009b6a:	2300      	movs	r3, #0
 8009b6c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009b6e:	2300      	movs	r3, #0
 8009b70:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009b72:	463a      	mov	r2, r7
 8009b74:	1d39      	adds	r1, r7, #4
 8009b76:	f107 0308 	add.w	r3, r7, #8
 8009b7a:	4618      	mov	r0, r3
 8009b7c:	f7fe fd26 	bl	80085cc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009b80:	6839      	ldr	r1, [r7, #0]
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	68ba      	ldr	r2, [r7, #8]
 8009b86:	9202      	str	r2, [sp, #8]
 8009b88:	9301      	str	r3, [sp, #4]
 8009b8a:	2300      	movs	r3, #0
 8009b8c:	9300      	str	r3, [sp, #0]
 8009b8e:	2300      	movs	r3, #0
 8009b90:	460a      	mov	r2, r1
 8009b92:	4921      	ldr	r1, [pc, #132]	; (8009c18 <vTaskStartScheduler+0xb4>)
 8009b94:	4821      	ldr	r0, [pc, #132]	; (8009c1c <vTaskStartScheduler+0xb8>)
 8009b96:	f7ff fe0f 	bl	80097b8 <xTaskCreateStatic>
 8009b9a:	4603      	mov	r3, r0
 8009b9c:	4a20      	ldr	r2, [pc, #128]	; (8009c20 <vTaskStartScheduler+0xbc>)
 8009b9e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009ba0:	4b1f      	ldr	r3, [pc, #124]	; (8009c20 <vTaskStartScheduler+0xbc>)
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d002      	beq.n	8009bae <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009ba8:	2301      	movs	r3, #1
 8009baa:	617b      	str	r3, [r7, #20]
 8009bac:	e001      	b.n	8009bb2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009bae:	2300      	movs	r3, #0
 8009bb0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8009bb2:	697b      	ldr	r3, [r7, #20]
 8009bb4:	2b01      	cmp	r3, #1
 8009bb6:	d102      	bne.n	8009bbe <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8009bb8:	f000 fdfa 	bl	800a7b0 <xTimerCreateTimerTask>
 8009bbc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009bbe:	697b      	ldr	r3, [r7, #20]
 8009bc0:	2b01      	cmp	r3, #1
 8009bc2:	d116      	bne.n	8009bf2 <vTaskStartScheduler+0x8e>
	__asm volatile
 8009bc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bc8:	f383 8811 	msr	BASEPRI, r3
 8009bcc:	f3bf 8f6f 	isb	sy
 8009bd0:	f3bf 8f4f 	dsb	sy
 8009bd4:	613b      	str	r3, [r7, #16]
}
 8009bd6:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009bd8:	4b12      	ldr	r3, [pc, #72]	; (8009c24 <vTaskStartScheduler+0xc0>)
 8009bda:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009bde:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009be0:	4b11      	ldr	r3, [pc, #68]	; (8009c28 <vTaskStartScheduler+0xc4>)
 8009be2:	2201      	movs	r2, #1
 8009be4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009be6:	4b11      	ldr	r3, [pc, #68]	; (8009c2c <vTaskStartScheduler+0xc8>)
 8009be8:	2200      	movs	r2, #0
 8009bea:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009bec:	f001 f9b8 	bl	800af60 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009bf0:	e00e      	b.n	8009c10 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009bf2:	697b      	ldr	r3, [r7, #20]
 8009bf4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009bf8:	d10a      	bne.n	8009c10 <vTaskStartScheduler+0xac>
	__asm volatile
 8009bfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bfe:	f383 8811 	msr	BASEPRI, r3
 8009c02:	f3bf 8f6f 	isb	sy
 8009c06:	f3bf 8f4f 	dsb	sy
 8009c0a:	60fb      	str	r3, [r7, #12]
}
 8009c0c:	bf00      	nop
 8009c0e:	e7fe      	b.n	8009c0e <vTaskStartScheduler+0xaa>
}
 8009c10:	bf00      	nop
 8009c12:	3718      	adds	r7, #24
 8009c14:	46bd      	mov	sp, r7
 8009c16:	bd80      	pop	{r7, pc}
 8009c18:	0800c774 	.word	0x0800c774
 8009c1c:	0800a249 	.word	0x0800a249
 8009c20:	20000c98 	.word	0x20000c98
 8009c24:	20000c94 	.word	0x20000c94
 8009c28:	20000c80 	.word	0x20000c80
 8009c2c:	20000c78 	.word	0x20000c78

08009c30 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009c30:	b480      	push	{r7}
 8009c32:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009c34:	4b04      	ldr	r3, [pc, #16]	; (8009c48 <vTaskSuspendAll+0x18>)
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	3301      	adds	r3, #1
 8009c3a:	4a03      	ldr	r2, [pc, #12]	; (8009c48 <vTaskSuspendAll+0x18>)
 8009c3c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009c3e:	bf00      	nop
 8009c40:	46bd      	mov	sp, r7
 8009c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c46:	4770      	bx	lr
 8009c48:	20000c9c 	.word	0x20000c9c

08009c4c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009c4c:	b580      	push	{r7, lr}
 8009c4e:	b084      	sub	sp, #16
 8009c50:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009c52:	2300      	movs	r3, #0
 8009c54:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009c56:	2300      	movs	r3, #0
 8009c58:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009c5a:	4b42      	ldr	r3, [pc, #264]	; (8009d64 <xTaskResumeAll+0x118>)
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d10a      	bne.n	8009c78 <xTaskResumeAll+0x2c>
	__asm volatile
 8009c62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c66:	f383 8811 	msr	BASEPRI, r3
 8009c6a:	f3bf 8f6f 	isb	sy
 8009c6e:	f3bf 8f4f 	dsb	sy
 8009c72:	603b      	str	r3, [r7, #0]
}
 8009c74:	bf00      	nop
 8009c76:	e7fe      	b.n	8009c76 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009c78:	f001 fa14 	bl	800b0a4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009c7c:	4b39      	ldr	r3, [pc, #228]	; (8009d64 <xTaskResumeAll+0x118>)
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	3b01      	subs	r3, #1
 8009c82:	4a38      	ldr	r2, [pc, #224]	; (8009d64 <xTaskResumeAll+0x118>)
 8009c84:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009c86:	4b37      	ldr	r3, [pc, #220]	; (8009d64 <xTaskResumeAll+0x118>)
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d162      	bne.n	8009d54 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009c8e:	4b36      	ldr	r3, [pc, #216]	; (8009d68 <xTaskResumeAll+0x11c>)
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	d05e      	beq.n	8009d54 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009c96:	e02f      	b.n	8009cf8 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009c98:	4b34      	ldr	r3, [pc, #208]	; (8009d6c <xTaskResumeAll+0x120>)
 8009c9a:	68db      	ldr	r3, [r3, #12]
 8009c9c:	68db      	ldr	r3, [r3, #12]
 8009c9e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	3318      	adds	r3, #24
 8009ca4:	4618      	mov	r0, r3
 8009ca6:	f7fe fd4f 	bl	8008748 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	3304      	adds	r3, #4
 8009cae:	4618      	mov	r0, r3
 8009cb0:	f7fe fd4a 	bl	8008748 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009cb8:	4b2d      	ldr	r3, [pc, #180]	; (8009d70 <xTaskResumeAll+0x124>)
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	429a      	cmp	r2, r3
 8009cbe:	d903      	bls.n	8009cc8 <xTaskResumeAll+0x7c>
 8009cc0:	68fb      	ldr	r3, [r7, #12]
 8009cc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009cc4:	4a2a      	ldr	r2, [pc, #168]	; (8009d70 <xTaskResumeAll+0x124>)
 8009cc6:	6013      	str	r3, [r2, #0]
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ccc:	4613      	mov	r3, r2
 8009cce:	009b      	lsls	r3, r3, #2
 8009cd0:	4413      	add	r3, r2
 8009cd2:	009b      	lsls	r3, r3, #2
 8009cd4:	4a27      	ldr	r2, [pc, #156]	; (8009d74 <xTaskResumeAll+0x128>)
 8009cd6:	441a      	add	r2, r3
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	3304      	adds	r3, #4
 8009cdc:	4619      	mov	r1, r3
 8009cde:	4610      	mov	r0, r2
 8009ce0:	f7fe fcd5 	bl	800868e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ce8:	4b23      	ldr	r3, [pc, #140]	; (8009d78 <xTaskResumeAll+0x12c>)
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009cee:	429a      	cmp	r2, r3
 8009cf0:	d302      	bcc.n	8009cf8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8009cf2:	4b22      	ldr	r3, [pc, #136]	; (8009d7c <xTaskResumeAll+0x130>)
 8009cf4:	2201      	movs	r2, #1
 8009cf6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009cf8:	4b1c      	ldr	r3, [pc, #112]	; (8009d6c <xTaskResumeAll+0x120>)
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	d1cb      	bne.n	8009c98 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d001      	beq.n	8009d0a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009d06:	f000 fb55 	bl	800a3b4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009d0a:	4b1d      	ldr	r3, [pc, #116]	; (8009d80 <xTaskResumeAll+0x134>)
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d010      	beq.n	8009d38 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009d16:	f000 f847 	bl	8009da8 <xTaskIncrementTick>
 8009d1a:	4603      	mov	r3, r0
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	d002      	beq.n	8009d26 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8009d20:	4b16      	ldr	r3, [pc, #88]	; (8009d7c <xTaskResumeAll+0x130>)
 8009d22:	2201      	movs	r2, #1
 8009d24:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	3b01      	subs	r3, #1
 8009d2a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	d1f1      	bne.n	8009d16 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8009d32:	4b13      	ldr	r3, [pc, #76]	; (8009d80 <xTaskResumeAll+0x134>)
 8009d34:	2200      	movs	r2, #0
 8009d36:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009d38:	4b10      	ldr	r3, [pc, #64]	; (8009d7c <xTaskResumeAll+0x130>)
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	d009      	beq.n	8009d54 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009d40:	2301      	movs	r3, #1
 8009d42:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009d44:	4b0f      	ldr	r3, [pc, #60]	; (8009d84 <xTaskResumeAll+0x138>)
 8009d46:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009d4a:	601a      	str	r2, [r3, #0]
 8009d4c:	f3bf 8f4f 	dsb	sy
 8009d50:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009d54:	f001 f9d6 	bl	800b104 <vPortExitCritical>

	return xAlreadyYielded;
 8009d58:	68bb      	ldr	r3, [r7, #8]
}
 8009d5a:	4618      	mov	r0, r3
 8009d5c:	3710      	adds	r7, #16
 8009d5e:	46bd      	mov	sp, r7
 8009d60:	bd80      	pop	{r7, pc}
 8009d62:	bf00      	nop
 8009d64:	20000c9c 	.word	0x20000c9c
 8009d68:	20000c74 	.word	0x20000c74
 8009d6c:	20000c34 	.word	0x20000c34
 8009d70:	20000c7c 	.word	0x20000c7c
 8009d74:	200007a4 	.word	0x200007a4
 8009d78:	200007a0 	.word	0x200007a0
 8009d7c:	20000c88 	.word	0x20000c88
 8009d80:	20000c84 	.word	0x20000c84
 8009d84:	e000ed04 	.word	0xe000ed04

08009d88 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009d88:	b480      	push	{r7}
 8009d8a:	b083      	sub	sp, #12
 8009d8c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8009d8e:	4b05      	ldr	r3, [pc, #20]	; (8009da4 <xTaskGetTickCount+0x1c>)
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009d94:	687b      	ldr	r3, [r7, #4]
}
 8009d96:	4618      	mov	r0, r3
 8009d98:	370c      	adds	r7, #12
 8009d9a:	46bd      	mov	sp, r7
 8009d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009da0:	4770      	bx	lr
 8009da2:	bf00      	nop
 8009da4:	20000c78 	.word	0x20000c78

08009da8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009da8:	b580      	push	{r7, lr}
 8009daa:	b086      	sub	sp, #24
 8009dac:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009dae:	2300      	movs	r3, #0
 8009db0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009db2:	4b4f      	ldr	r3, [pc, #316]	; (8009ef0 <xTaskIncrementTick+0x148>)
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	f040 808f 	bne.w	8009eda <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009dbc:	4b4d      	ldr	r3, [pc, #308]	; (8009ef4 <xTaskIncrementTick+0x14c>)
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	3301      	adds	r3, #1
 8009dc2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009dc4:	4a4b      	ldr	r2, [pc, #300]	; (8009ef4 <xTaskIncrementTick+0x14c>)
 8009dc6:	693b      	ldr	r3, [r7, #16]
 8009dc8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009dca:	693b      	ldr	r3, [r7, #16]
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d120      	bne.n	8009e12 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8009dd0:	4b49      	ldr	r3, [pc, #292]	; (8009ef8 <xTaskIncrementTick+0x150>)
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d00a      	beq.n	8009df0 <xTaskIncrementTick+0x48>
	__asm volatile
 8009dda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009dde:	f383 8811 	msr	BASEPRI, r3
 8009de2:	f3bf 8f6f 	isb	sy
 8009de6:	f3bf 8f4f 	dsb	sy
 8009dea:	603b      	str	r3, [r7, #0]
}
 8009dec:	bf00      	nop
 8009dee:	e7fe      	b.n	8009dee <xTaskIncrementTick+0x46>
 8009df0:	4b41      	ldr	r3, [pc, #260]	; (8009ef8 <xTaskIncrementTick+0x150>)
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	60fb      	str	r3, [r7, #12]
 8009df6:	4b41      	ldr	r3, [pc, #260]	; (8009efc <xTaskIncrementTick+0x154>)
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	4a3f      	ldr	r2, [pc, #252]	; (8009ef8 <xTaskIncrementTick+0x150>)
 8009dfc:	6013      	str	r3, [r2, #0]
 8009dfe:	4a3f      	ldr	r2, [pc, #252]	; (8009efc <xTaskIncrementTick+0x154>)
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	6013      	str	r3, [r2, #0]
 8009e04:	4b3e      	ldr	r3, [pc, #248]	; (8009f00 <xTaskIncrementTick+0x158>)
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	3301      	adds	r3, #1
 8009e0a:	4a3d      	ldr	r2, [pc, #244]	; (8009f00 <xTaskIncrementTick+0x158>)
 8009e0c:	6013      	str	r3, [r2, #0]
 8009e0e:	f000 fad1 	bl	800a3b4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009e12:	4b3c      	ldr	r3, [pc, #240]	; (8009f04 <xTaskIncrementTick+0x15c>)
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	693a      	ldr	r2, [r7, #16]
 8009e18:	429a      	cmp	r2, r3
 8009e1a:	d349      	bcc.n	8009eb0 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009e1c:	4b36      	ldr	r3, [pc, #216]	; (8009ef8 <xTaskIncrementTick+0x150>)
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d104      	bne.n	8009e30 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009e26:	4b37      	ldr	r3, [pc, #220]	; (8009f04 <xTaskIncrementTick+0x15c>)
 8009e28:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009e2c:	601a      	str	r2, [r3, #0]
					break;
 8009e2e:	e03f      	b.n	8009eb0 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009e30:	4b31      	ldr	r3, [pc, #196]	; (8009ef8 <xTaskIncrementTick+0x150>)
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	68db      	ldr	r3, [r3, #12]
 8009e36:	68db      	ldr	r3, [r3, #12]
 8009e38:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009e3a:	68bb      	ldr	r3, [r7, #8]
 8009e3c:	685b      	ldr	r3, [r3, #4]
 8009e3e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009e40:	693a      	ldr	r2, [r7, #16]
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	429a      	cmp	r2, r3
 8009e46:	d203      	bcs.n	8009e50 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009e48:	4a2e      	ldr	r2, [pc, #184]	; (8009f04 <xTaskIncrementTick+0x15c>)
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009e4e:	e02f      	b.n	8009eb0 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009e50:	68bb      	ldr	r3, [r7, #8]
 8009e52:	3304      	adds	r3, #4
 8009e54:	4618      	mov	r0, r3
 8009e56:	f7fe fc77 	bl	8008748 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009e5a:	68bb      	ldr	r3, [r7, #8]
 8009e5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d004      	beq.n	8009e6c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009e62:	68bb      	ldr	r3, [r7, #8]
 8009e64:	3318      	adds	r3, #24
 8009e66:	4618      	mov	r0, r3
 8009e68:	f7fe fc6e 	bl	8008748 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009e6c:	68bb      	ldr	r3, [r7, #8]
 8009e6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009e70:	4b25      	ldr	r3, [pc, #148]	; (8009f08 <xTaskIncrementTick+0x160>)
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	429a      	cmp	r2, r3
 8009e76:	d903      	bls.n	8009e80 <xTaskIncrementTick+0xd8>
 8009e78:	68bb      	ldr	r3, [r7, #8]
 8009e7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e7c:	4a22      	ldr	r2, [pc, #136]	; (8009f08 <xTaskIncrementTick+0x160>)
 8009e7e:	6013      	str	r3, [r2, #0]
 8009e80:	68bb      	ldr	r3, [r7, #8]
 8009e82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009e84:	4613      	mov	r3, r2
 8009e86:	009b      	lsls	r3, r3, #2
 8009e88:	4413      	add	r3, r2
 8009e8a:	009b      	lsls	r3, r3, #2
 8009e8c:	4a1f      	ldr	r2, [pc, #124]	; (8009f0c <xTaskIncrementTick+0x164>)
 8009e8e:	441a      	add	r2, r3
 8009e90:	68bb      	ldr	r3, [r7, #8]
 8009e92:	3304      	adds	r3, #4
 8009e94:	4619      	mov	r1, r3
 8009e96:	4610      	mov	r0, r2
 8009e98:	f7fe fbf9 	bl	800868e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009e9c:	68bb      	ldr	r3, [r7, #8]
 8009e9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ea0:	4b1b      	ldr	r3, [pc, #108]	; (8009f10 <xTaskIncrementTick+0x168>)
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ea6:	429a      	cmp	r2, r3
 8009ea8:	d3b8      	bcc.n	8009e1c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8009eaa:	2301      	movs	r3, #1
 8009eac:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009eae:	e7b5      	b.n	8009e1c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009eb0:	4b17      	ldr	r3, [pc, #92]	; (8009f10 <xTaskIncrementTick+0x168>)
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009eb6:	4915      	ldr	r1, [pc, #84]	; (8009f0c <xTaskIncrementTick+0x164>)
 8009eb8:	4613      	mov	r3, r2
 8009eba:	009b      	lsls	r3, r3, #2
 8009ebc:	4413      	add	r3, r2
 8009ebe:	009b      	lsls	r3, r3, #2
 8009ec0:	440b      	add	r3, r1
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	2b01      	cmp	r3, #1
 8009ec6:	d901      	bls.n	8009ecc <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8009ec8:	2301      	movs	r3, #1
 8009eca:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009ecc:	4b11      	ldr	r3, [pc, #68]	; (8009f14 <xTaskIncrementTick+0x16c>)
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d007      	beq.n	8009ee4 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8009ed4:	2301      	movs	r3, #1
 8009ed6:	617b      	str	r3, [r7, #20]
 8009ed8:	e004      	b.n	8009ee4 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009eda:	4b0f      	ldr	r3, [pc, #60]	; (8009f18 <xTaskIncrementTick+0x170>)
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	3301      	adds	r3, #1
 8009ee0:	4a0d      	ldr	r2, [pc, #52]	; (8009f18 <xTaskIncrementTick+0x170>)
 8009ee2:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009ee4:	697b      	ldr	r3, [r7, #20]
}
 8009ee6:	4618      	mov	r0, r3
 8009ee8:	3718      	adds	r7, #24
 8009eea:	46bd      	mov	sp, r7
 8009eec:	bd80      	pop	{r7, pc}
 8009eee:	bf00      	nop
 8009ef0:	20000c9c 	.word	0x20000c9c
 8009ef4:	20000c78 	.word	0x20000c78
 8009ef8:	20000c2c 	.word	0x20000c2c
 8009efc:	20000c30 	.word	0x20000c30
 8009f00:	20000c8c 	.word	0x20000c8c
 8009f04:	20000c94 	.word	0x20000c94
 8009f08:	20000c7c 	.word	0x20000c7c
 8009f0c:	200007a4 	.word	0x200007a4
 8009f10:	200007a0 	.word	0x200007a0
 8009f14:	20000c88 	.word	0x20000c88
 8009f18:	20000c84 	.word	0x20000c84

08009f1c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009f1c:	b480      	push	{r7}
 8009f1e:	b085      	sub	sp, #20
 8009f20:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009f22:	4b28      	ldr	r3, [pc, #160]	; (8009fc4 <vTaskSwitchContext+0xa8>)
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d003      	beq.n	8009f32 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009f2a:	4b27      	ldr	r3, [pc, #156]	; (8009fc8 <vTaskSwitchContext+0xac>)
 8009f2c:	2201      	movs	r2, #1
 8009f2e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009f30:	e041      	b.n	8009fb6 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8009f32:	4b25      	ldr	r3, [pc, #148]	; (8009fc8 <vTaskSwitchContext+0xac>)
 8009f34:	2200      	movs	r2, #0
 8009f36:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009f38:	4b24      	ldr	r3, [pc, #144]	; (8009fcc <vTaskSwitchContext+0xb0>)
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	60fb      	str	r3, [r7, #12]
 8009f3e:	e010      	b.n	8009f62 <vTaskSwitchContext+0x46>
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d10a      	bne.n	8009f5c <vTaskSwitchContext+0x40>
	__asm volatile
 8009f46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f4a:	f383 8811 	msr	BASEPRI, r3
 8009f4e:	f3bf 8f6f 	isb	sy
 8009f52:	f3bf 8f4f 	dsb	sy
 8009f56:	607b      	str	r3, [r7, #4]
}
 8009f58:	bf00      	nop
 8009f5a:	e7fe      	b.n	8009f5a <vTaskSwitchContext+0x3e>
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	3b01      	subs	r3, #1
 8009f60:	60fb      	str	r3, [r7, #12]
 8009f62:	491b      	ldr	r1, [pc, #108]	; (8009fd0 <vTaskSwitchContext+0xb4>)
 8009f64:	68fa      	ldr	r2, [r7, #12]
 8009f66:	4613      	mov	r3, r2
 8009f68:	009b      	lsls	r3, r3, #2
 8009f6a:	4413      	add	r3, r2
 8009f6c:	009b      	lsls	r3, r3, #2
 8009f6e:	440b      	add	r3, r1
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d0e4      	beq.n	8009f40 <vTaskSwitchContext+0x24>
 8009f76:	68fa      	ldr	r2, [r7, #12]
 8009f78:	4613      	mov	r3, r2
 8009f7a:	009b      	lsls	r3, r3, #2
 8009f7c:	4413      	add	r3, r2
 8009f7e:	009b      	lsls	r3, r3, #2
 8009f80:	4a13      	ldr	r2, [pc, #76]	; (8009fd0 <vTaskSwitchContext+0xb4>)
 8009f82:	4413      	add	r3, r2
 8009f84:	60bb      	str	r3, [r7, #8]
 8009f86:	68bb      	ldr	r3, [r7, #8]
 8009f88:	685b      	ldr	r3, [r3, #4]
 8009f8a:	685a      	ldr	r2, [r3, #4]
 8009f8c:	68bb      	ldr	r3, [r7, #8]
 8009f8e:	605a      	str	r2, [r3, #4]
 8009f90:	68bb      	ldr	r3, [r7, #8]
 8009f92:	685a      	ldr	r2, [r3, #4]
 8009f94:	68bb      	ldr	r3, [r7, #8]
 8009f96:	3308      	adds	r3, #8
 8009f98:	429a      	cmp	r2, r3
 8009f9a:	d104      	bne.n	8009fa6 <vTaskSwitchContext+0x8a>
 8009f9c:	68bb      	ldr	r3, [r7, #8]
 8009f9e:	685b      	ldr	r3, [r3, #4]
 8009fa0:	685a      	ldr	r2, [r3, #4]
 8009fa2:	68bb      	ldr	r3, [r7, #8]
 8009fa4:	605a      	str	r2, [r3, #4]
 8009fa6:	68bb      	ldr	r3, [r7, #8]
 8009fa8:	685b      	ldr	r3, [r3, #4]
 8009faa:	68db      	ldr	r3, [r3, #12]
 8009fac:	4a09      	ldr	r2, [pc, #36]	; (8009fd4 <vTaskSwitchContext+0xb8>)
 8009fae:	6013      	str	r3, [r2, #0]
 8009fb0:	4a06      	ldr	r2, [pc, #24]	; (8009fcc <vTaskSwitchContext+0xb0>)
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	6013      	str	r3, [r2, #0]
}
 8009fb6:	bf00      	nop
 8009fb8:	3714      	adds	r7, #20
 8009fba:	46bd      	mov	sp, r7
 8009fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fc0:	4770      	bx	lr
 8009fc2:	bf00      	nop
 8009fc4:	20000c9c 	.word	0x20000c9c
 8009fc8:	20000c88 	.word	0x20000c88
 8009fcc:	20000c7c 	.word	0x20000c7c
 8009fd0:	200007a4 	.word	0x200007a4
 8009fd4:	200007a0 	.word	0x200007a0

08009fd8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009fd8:	b580      	push	{r7, lr}
 8009fda:	b084      	sub	sp, #16
 8009fdc:	af00      	add	r7, sp, #0
 8009fde:	6078      	str	r0, [r7, #4]
 8009fe0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	d10a      	bne.n	8009ffe <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8009fe8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fec:	f383 8811 	msr	BASEPRI, r3
 8009ff0:	f3bf 8f6f 	isb	sy
 8009ff4:	f3bf 8f4f 	dsb	sy
 8009ff8:	60fb      	str	r3, [r7, #12]
}
 8009ffa:	bf00      	nop
 8009ffc:	e7fe      	b.n	8009ffc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009ffe:	4b07      	ldr	r3, [pc, #28]	; (800a01c <vTaskPlaceOnEventList+0x44>)
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	3318      	adds	r3, #24
 800a004:	4619      	mov	r1, r3
 800a006:	6878      	ldr	r0, [r7, #4]
 800a008:	f7fe fb65 	bl	80086d6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a00c:	2101      	movs	r1, #1
 800a00e:	6838      	ldr	r0, [r7, #0]
 800a010:	f000 fb7a 	bl	800a708 <prvAddCurrentTaskToDelayedList>
}
 800a014:	bf00      	nop
 800a016:	3710      	adds	r7, #16
 800a018:	46bd      	mov	sp, r7
 800a01a:	bd80      	pop	{r7, pc}
 800a01c:	200007a0 	.word	0x200007a0

0800a020 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a020:	b580      	push	{r7, lr}
 800a022:	b086      	sub	sp, #24
 800a024:	af00      	add	r7, sp, #0
 800a026:	60f8      	str	r0, [r7, #12]
 800a028:	60b9      	str	r1, [r7, #8]
 800a02a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	2b00      	cmp	r3, #0
 800a030:	d10a      	bne.n	800a048 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800a032:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a036:	f383 8811 	msr	BASEPRI, r3
 800a03a:	f3bf 8f6f 	isb	sy
 800a03e:	f3bf 8f4f 	dsb	sy
 800a042:	617b      	str	r3, [r7, #20]
}
 800a044:	bf00      	nop
 800a046:	e7fe      	b.n	800a046 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a048:	4b0a      	ldr	r3, [pc, #40]	; (800a074 <vTaskPlaceOnEventListRestricted+0x54>)
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	3318      	adds	r3, #24
 800a04e:	4619      	mov	r1, r3
 800a050:	68f8      	ldr	r0, [r7, #12]
 800a052:	f7fe fb1c 	bl	800868e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d002      	beq.n	800a062 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800a05c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a060:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800a062:	6879      	ldr	r1, [r7, #4]
 800a064:	68b8      	ldr	r0, [r7, #8]
 800a066:	f000 fb4f 	bl	800a708 <prvAddCurrentTaskToDelayedList>
	}
 800a06a:	bf00      	nop
 800a06c:	3718      	adds	r7, #24
 800a06e:	46bd      	mov	sp, r7
 800a070:	bd80      	pop	{r7, pc}
 800a072:	bf00      	nop
 800a074:	200007a0 	.word	0x200007a0

0800a078 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a078:	b580      	push	{r7, lr}
 800a07a:	b086      	sub	sp, #24
 800a07c:	af00      	add	r7, sp, #0
 800a07e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	68db      	ldr	r3, [r3, #12]
 800a084:	68db      	ldr	r3, [r3, #12]
 800a086:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a088:	693b      	ldr	r3, [r7, #16]
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d10a      	bne.n	800a0a4 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800a08e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a092:	f383 8811 	msr	BASEPRI, r3
 800a096:	f3bf 8f6f 	isb	sy
 800a09a:	f3bf 8f4f 	dsb	sy
 800a09e:	60fb      	str	r3, [r7, #12]
}
 800a0a0:	bf00      	nop
 800a0a2:	e7fe      	b.n	800a0a2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a0a4:	693b      	ldr	r3, [r7, #16]
 800a0a6:	3318      	adds	r3, #24
 800a0a8:	4618      	mov	r0, r3
 800a0aa:	f7fe fb4d 	bl	8008748 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a0ae:	4b1e      	ldr	r3, [pc, #120]	; (800a128 <xTaskRemoveFromEventList+0xb0>)
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d11d      	bne.n	800a0f2 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a0b6:	693b      	ldr	r3, [r7, #16]
 800a0b8:	3304      	adds	r3, #4
 800a0ba:	4618      	mov	r0, r3
 800a0bc:	f7fe fb44 	bl	8008748 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a0c0:	693b      	ldr	r3, [r7, #16]
 800a0c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a0c4:	4b19      	ldr	r3, [pc, #100]	; (800a12c <xTaskRemoveFromEventList+0xb4>)
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	429a      	cmp	r2, r3
 800a0ca:	d903      	bls.n	800a0d4 <xTaskRemoveFromEventList+0x5c>
 800a0cc:	693b      	ldr	r3, [r7, #16]
 800a0ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a0d0:	4a16      	ldr	r2, [pc, #88]	; (800a12c <xTaskRemoveFromEventList+0xb4>)
 800a0d2:	6013      	str	r3, [r2, #0]
 800a0d4:	693b      	ldr	r3, [r7, #16]
 800a0d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a0d8:	4613      	mov	r3, r2
 800a0da:	009b      	lsls	r3, r3, #2
 800a0dc:	4413      	add	r3, r2
 800a0de:	009b      	lsls	r3, r3, #2
 800a0e0:	4a13      	ldr	r2, [pc, #76]	; (800a130 <xTaskRemoveFromEventList+0xb8>)
 800a0e2:	441a      	add	r2, r3
 800a0e4:	693b      	ldr	r3, [r7, #16]
 800a0e6:	3304      	adds	r3, #4
 800a0e8:	4619      	mov	r1, r3
 800a0ea:	4610      	mov	r0, r2
 800a0ec:	f7fe facf 	bl	800868e <vListInsertEnd>
 800a0f0:	e005      	b.n	800a0fe <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a0f2:	693b      	ldr	r3, [r7, #16]
 800a0f4:	3318      	adds	r3, #24
 800a0f6:	4619      	mov	r1, r3
 800a0f8:	480e      	ldr	r0, [pc, #56]	; (800a134 <xTaskRemoveFromEventList+0xbc>)
 800a0fa:	f7fe fac8 	bl	800868e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a0fe:	693b      	ldr	r3, [r7, #16]
 800a100:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a102:	4b0d      	ldr	r3, [pc, #52]	; (800a138 <xTaskRemoveFromEventList+0xc0>)
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a108:	429a      	cmp	r2, r3
 800a10a:	d905      	bls.n	800a118 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a10c:	2301      	movs	r3, #1
 800a10e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a110:	4b0a      	ldr	r3, [pc, #40]	; (800a13c <xTaskRemoveFromEventList+0xc4>)
 800a112:	2201      	movs	r2, #1
 800a114:	601a      	str	r2, [r3, #0]
 800a116:	e001      	b.n	800a11c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800a118:	2300      	movs	r3, #0
 800a11a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a11c:	697b      	ldr	r3, [r7, #20]
}
 800a11e:	4618      	mov	r0, r3
 800a120:	3718      	adds	r7, #24
 800a122:	46bd      	mov	sp, r7
 800a124:	bd80      	pop	{r7, pc}
 800a126:	bf00      	nop
 800a128:	20000c9c 	.word	0x20000c9c
 800a12c:	20000c7c 	.word	0x20000c7c
 800a130:	200007a4 	.word	0x200007a4
 800a134:	20000c34 	.word	0x20000c34
 800a138:	200007a0 	.word	0x200007a0
 800a13c:	20000c88 	.word	0x20000c88

0800a140 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a140:	b480      	push	{r7}
 800a142:	b083      	sub	sp, #12
 800a144:	af00      	add	r7, sp, #0
 800a146:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a148:	4b06      	ldr	r3, [pc, #24]	; (800a164 <vTaskInternalSetTimeOutState+0x24>)
 800a14a:	681a      	ldr	r2, [r3, #0]
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a150:	4b05      	ldr	r3, [pc, #20]	; (800a168 <vTaskInternalSetTimeOutState+0x28>)
 800a152:	681a      	ldr	r2, [r3, #0]
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	605a      	str	r2, [r3, #4]
}
 800a158:	bf00      	nop
 800a15a:	370c      	adds	r7, #12
 800a15c:	46bd      	mov	sp, r7
 800a15e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a162:	4770      	bx	lr
 800a164:	20000c8c 	.word	0x20000c8c
 800a168:	20000c78 	.word	0x20000c78

0800a16c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a16c:	b580      	push	{r7, lr}
 800a16e:	b088      	sub	sp, #32
 800a170:	af00      	add	r7, sp, #0
 800a172:	6078      	str	r0, [r7, #4]
 800a174:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d10a      	bne.n	800a192 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800a17c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a180:	f383 8811 	msr	BASEPRI, r3
 800a184:	f3bf 8f6f 	isb	sy
 800a188:	f3bf 8f4f 	dsb	sy
 800a18c:	613b      	str	r3, [r7, #16]
}
 800a18e:	bf00      	nop
 800a190:	e7fe      	b.n	800a190 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800a192:	683b      	ldr	r3, [r7, #0]
 800a194:	2b00      	cmp	r3, #0
 800a196:	d10a      	bne.n	800a1ae <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800a198:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a19c:	f383 8811 	msr	BASEPRI, r3
 800a1a0:	f3bf 8f6f 	isb	sy
 800a1a4:	f3bf 8f4f 	dsb	sy
 800a1a8:	60fb      	str	r3, [r7, #12]
}
 800a1aa:	bf00      	nop
 800a1ac:	e7fe      	b.n	800a1ac <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800a1ae:	f000 ff79 	bl	800b0a4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a1b2:	4b1d      	ldr	r3, [pc, #116]	; (800a228 <xTaskCheckForTimeOut+0xbc>)
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	685b      	ldr	r3, [r3, #4]
 800a1bc:	69ba      	ldr	r2, [r7, #24]
 800a1be:	1ad3      	subs	r3, r2, r3
 800a1c0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a1c2:	683b      	ldr	r3, [r7, #0]
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a1ca:	d102      	bne.n	800a1d2 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a1cc:	2300      	movs	r3, #0
 800a1ce:	61fb      	str	r3, [r7, #28]
 800a1d0:	e023      	b.n	800a21a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	681a      	ldr	r2, [r3, #0]
 800a1d6:	4b15      	ldr	r3, [pc, #84]	; (800a22c <xTaskCheckForTimeOut+0xc0>)
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	429a      	cmp	r2, r3
 800a1dc:	d007      	beq.n	800a1ee <xTaskCheckForTimeOut+0x82>
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	685b      	ldr	r3, [r3, #4]
 800a1e2:	69ba      	ldr	r2, [r7, #24]
 800a1e4:	429a      	cmp	r2, r3
 800a1e6:	d302      	bcc.n	800a1ee <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a1e8:	2301      	movs	r3, #1
 800a1ea:	61fb      	str	r3, [r7, #28]
 800a1ec:	e015      	b.n	800a21a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a1ee:	683b      	ldr	r3, [r7, #0]
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	697a      	ldr	r2, [r7, #20]
 800a1f4:	429a      	cmp	r2, r3
 800a1f6:	d20b      	bcs.n	800a210 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a1f8:	683b      	ldr	r3, [r7, #0]
 800a1fa:	681a      	ldr	r2, [r3, #0]
 800a1fc:	697b      	ldr	r3, [r7, #20]
 800a1fe:	1ad2      	subs	r2, r2, r3
 800a200:	683b      	ldr	r3, [r7, #0]
 800a202:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a204:	6878      	ldr	r0, [r7, #4]
 800a206:	f7ff ff9b 	bl	800a140 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a20a:	2300      	movs	r3, #0
 800a20c:	61fb      	str	r3, [r7, #28]
 800a20e:	e004      	b.n	800a21a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800a210:	683b      	ldr	r3, [r7, #0]
 800a212:	2200      	movs	r2, #0
 800a214:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a216:	2301      	movs	r3, #1
 800a218:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a21a:	f000 ff73 	bl	800b104 <vPortExitCritical>

	return xReturn;
 800a21e:	69fb      	ldr	r3, [r7, #28]
}
 800a220:	4618      	mov	r0, r3
 800a222:	3720      	adds	r7, #32
 800a224:	46bd      	mov	sp, r7
 800a226:	bd80      	pop	{r7, pc}
 800a228:	20000c78 	.word	0x20000c78
 800a22c:	20000c8c 	.word	0x20000c8c

0800a230 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a230:	b480      	push	{r7}
 800a232:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a234:	4b03      	ldr	r3, [pc, #12]	; (800a244 <vTaskMissedYield+0x14>)
 800a236:	2201      	movs	r2, #1
 800a238:	601a      	str	r2, [r3, #0]
}
 800a23a:	bf00      	nop
 800a23c:	46bd      	mov	sp, r7
 800a23e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a242:	4770      	bx	lr
 800a244:	20000c88 	.word	0x20000c88

0800a248 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a248:	b580      	push	{r7, lr}
 800a24a:	b082      	sub	sp, #8
 800a24c:	af00      	add	r7, sp, #0
 800a24e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a250:	f000 f852 	bl	800a2f8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a254:	4b06      	ldr	r3, [pc, #24]	; (800a270 <prvIdleTask+0x28>)
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	2b01      	cmp	r3, #1
 800a25a:	d9f9      	bls.n	800a250 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a25c:	4b05      	ldr	r3, [pc, #20]	; (800a274 <prvIdleTask+0x2c>)
 800a25e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a262:	601a      	str	r2, [r3, #0]
 800a264:	f3bf 8f4f 	dsb	sy
 800a268:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a26c:	e7f0      	b.n	800a250 <prvIdleTask+0x8>
 800a26e:	bf00      	nop
 800a270:	200007a4 	.word	0x200007a4
 800a274:	e000ed04 	.word	0xe000ed04

0800a278 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a278:	b580      	push	{r7, lr}
 800a27a:	b082      	sub	sp, #8
 800a27c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a27e:	2300      	movs	r3, #0
 800a280:	607b      	str	r3, [r7, #4]
 800a282:	e00c      	b.n	800a29e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a284:	687a      	ldr	r2, [r7, #4]
 800a286:	4613      	mov	r3, r2
 800a288:	009b      	lsls	r3, r3, #2
 800a28a:	4413      	add	r3, r2
 800a28c:	009b      	lsls	r3, r3, #2
 800a28e:	4a12      	ldr	r2, [pc, #72]	; (800a2d8 <prvInitialiseTaskLists+0x60>)
 800a290:	4413      	add	r3, r2
 800a292:	4618      	mov	r0, r3
 800a294:	f7fe f9ce 	bl	8008634 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	3301      	adds	r3, #1
 800a29c:	607b      	str	r3, [r7, #4]
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	2b37      	cmp	r3, #55	; 0x37
 800a2a2:	d9ef      	bls.n	800a284 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a2a4:	480d      	ldr	r0, [pc, #52]	; (800a2dc <prvInitialiseTaskLists+0x64>)
 800a2a6:	f7fe f9c5 	bl	8008634 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a2aa:	480d      	ldr	r0, [pc, #52]	; (800a2e0 <prvInitialiseTaskLists+0x68>)
 800a2ac:	f7fe f9c2 	bl	8008634 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a2b0:	480c      	ldr	r0, [pc, #48]	; (800a2e4 <prvInitialiseTaskLists+0x6c>)
 800a2b2:	f7fe f9bf 	bl	8008634 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a2b6:	480c      	ldr	r0, [pc, #48]	; (800a2e8 <prvInitialiseTaskLists+0x70>)
 800a2b8:	f7fe f9bc 	bl	8008634 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a2bc:	480b      	ldr	r0, [pc, #44]	; (800a2ec <prvInitialiseTaskLists+0x74>)
 800a2be:	f7fe f9b9 	bl	8008634 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a2c2:	4b0b      	ldr	r3, [pc, #44]	; (800a2f0 <prvInitialiseTaskLists+0x78>)
 800a2c4:	4a05      	ldr	r2, [pc, #20]	; (800a2dc <prvInitialiseTaskLists+0x64>)
 800a2c6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a2c8:	4b0a      	ldr	r3, [pc, #40]	; (800a2f4 <prvInitialiseTaskLists+0x7c>)
 800a2ca:	4a05      	ldr	r2, [pc, #20]	; (800a2e0 <prvInitialiseTaskLists+0x68>)
 800a2cc:	601a      	str	r2, [r3, #0]
}
 800a2ce:	bf00      	nop
 800a2d0:	3708      	adds	r7, #8
 800a2d2:	46bd      	mov	sp, r7
 800a2d4:	bd80      	pop	{r7, pc}
 800a2d6:	bf00      	nop
 800a2d8:	200007a4 	.word	0x200007a4
 800a2dc:	20000c04 	.word	0x20000c04
 800a2e0:	20000c18 	.word	0x20000c18
 800a2e4:	20000c34 	.word	0x20000c34
 800a2e8:	20000c48 	.word	0x20000c48
 800a2ec:	20000c60 	.word	0x20000c60
 800a2f0:	20000c2c 	.word	0x20000c2c
 800a2f4:	20000c30 	.word	0x20000c30

0800a2f8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a2f8:	b580      	push	{r7, lr}
 800a2fa:	b082      	sub	sp, #8
 800a2fc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a2fe:	e019      	b.n	800a334 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a300:	f000 fed0 	bl	800b0a4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a304:	4b10      	ldr	r3, [pc, #64]	; (800a348 <prvCheckTasksWaitingTermination+0x50>)
 800a306:	68db      	ldr	r3, [r3, #12]
 800a308:	68db      	ldr	r3, [r3, #12]
 800a30a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	3304      	adds	r3, #4
 800a310:	4618      	mov	r0, r3
 800a312:	f7fe fa19 	bl	8008748 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a316:	4b0d      	ldr	r3, [pc, #52]	; (800a34c <prvCheckTasksWaitingTermination+0x54>)
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	3b01      	subs	r3, #1
 800a31c:	4a0b      	ldr	r2, [pc, #44]	; (800a34c <prvCheckTasksWaitingTermination+0x54>)
 800a31e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a320:	4b0b      	ldr	r3, [pc, #44]	; (800a350 <prvCheckTasksWaitingTermination+0x58>)
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	3b01      	subs	r3, #1
 800a326:	4a0a      	ldr	r2, [pc, #40]	; (800a350 <prvCheckTasksWaitingTermination+0x58>)
 800a328:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a32a:	f000 feeb 	bl	800b104 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a32e:	6878      	ldr	r0, [r7, #4]
 800a330:	f000 f810 	bl	800a354 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a334:	4b06      	ldr	r3, [pc, #24]	; (800a350 <prvCheckTasksWaitingTermination+0x58>)
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d1e1      	bne.n	800a300 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a33c:	bf00      	nop
 800a33e:	bf00      	nop
 800a340:	3708      	adds	r7, #8
 800a342:	46bd      	mov	sp, r7
 800a344:	bd80      	pop	{r7, pc}
 800a346:	bf00      	nop
 800a348:	20000c48 	.word	0x20000c48
 800a34c:	20000c74 	.word	0x20000c74
 800a350:	20000c5c 	.word	0x20000c5c

0800a354 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a354:	b580      	push	{r7, lr}
 800a356:	b084      	sub	sp, #16
 800a358:	af00      	add	r7, sp, #0
 800a35a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800a362:	2b00      	cmp	r3, #0
 800a364:	d108      	bne.n	800a378 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a36a:	4618      	mov	r0, r3
 800a36c:	f001 f888 	bl	800b480 <vPortFree>
				vPortFree( pxTCB );
 800a370:	6878      	ldr	r0, [r7, #4]
 800a372:	f001 f885 	bl	800b480 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a376:	e018      	b.n	800a3aa <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800a37e:	2b01      	cmp	r3, #1
 800a380:	d103      	bne.n	800a38a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800a382:	6878      	ldr	r0, [r7, #4]
 800a384:	f001 f87c 	bl	800b480 <vPortFree>
	}
 800a388:	e00f      	b.n	800a3aa <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800a390:	2b02      	cmp	r3, #2
 800a392:	d00a      	beq.n	800a3aa <prvDeleteTCB+0x56>
	__asm volatile
 800a394:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a398:	f383 8811 	msr	BASEPRI, r3
 800a39c:	f3bf 8f6f 	isb	sy
 800a3a0:	f3bf 8f4f 	dsb	sy
 800a3a4:	60fb      	str	r3, [r7, #12]
}
 800a3a6:	bf00      	nop
 800a3a8:	e7fe      	b.n	800a3a8 <prvDeleteTCB+0x54>
	}
 800a3aa:	bf00      	nop
 800a3ac:	3710      	adds	r7, #16
 800a3ae:	46bd      	mov	sp, r7
 800a3b0:	bd80      	pop	{r7, pc}
	...

0800a3b4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a3b4:	b480      	push	{r7}
 800a3b6:	b083      	sub	sp, #12
 800a3b8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a3ba:	4b0c      	ldr	r3, [pc, #48]	; (800a3ec <prvResetNextTaskUnblockTime+0x38>)
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	d104      	bne.n	800a3ce <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a3c4:	4b0a      	ldr	r3, [pc, #40]	; (800a3f0 <prvResetNextTaskUnblockTime+0x3c>)
 800a3c6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a3ca:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a3cc:	e008      	b.n	800a3e0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a3ce:	4b07      	ldr	r3, [pc, #28]	; (800a3ec <prvResetNextTaskUnblockTime+0x38>)
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	68db      	ldr	r3, [r3, #12]
 800a3d4:	68db      	ldr	r3, [r3, #12]
 800a3d6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	685b      	ldr	r3, [r3, #4]
 800a3dc:	4a04      	ldr	r2, [pc, #16]	; (800a3f0 <prvResetNextTaskUnblockTime+0x3c>)
 800a3de:	6013      	str	r3, [r2, #0]
}
 800a3e0:	bf00      	nop
 800a3e2:	370c      	adds	r7, #12
 800a3e4:	46bd      	mov	sp, r7
 800a3e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ea:	4770      	bx	lr
 800a3ec:	20000c2c 	.word	0x20000c2c
 800a3f0:	20000c94 	.word	0x20000c94

0800a3f4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a3f4:	b480      	push	{r7}
 800a3f6:	b083      	sub	sp, #12
 800a3f8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a3fa:	4b0b      	ldr	r3, [pc, #44]	; (800a428 <xTaskGetSchedulerState+0x34>)
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	d102      	bne.n	800a408 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a402:	2301      	movs	r3, #1
 800a404:	607b      	str	r3, [r7, #4]
 800a406:	e008      	b.n	800a41a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a408:	4b08      	ldr	r3, [pc, #32]	; (800a42c <xTaskGetSchedulerState+0x38>)
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d102      	bne.n	800a416 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a410:	2302      	movs	r3, #2
 800a412:	607b      	str	r3, [r7, #4]
 800a414:	e001      	b.n	800a41a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a416:	2300      	movs	r3, #0
 800a418:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a41a:	687b      	ldr	r3, [r7, #4]
	}
 800a41c:	4618      	mov	r0, r3
 800a41e:	370c      	adds	r7, #12
 800a420:	46bd      	mov	sp, r7
 800a422:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a426:	4770      	bx	lr
 800a428:	20000c80 	.word	0x20000c80
 800a42c:	20000c9c 	.word	0x20000c9c

0800a430 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800a430:	b580      	push	{r7, lr}
 800a432:	b084      	sub	sp, #16
 800a434:	af00      	add	r7, sp, #0
 800a436:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800a43c:	2300      	movs	r3, #0
 800a43e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	2b00      	cmp	r3, #0
 800a444:	d051      	beq.n	800a4ea <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800a446:	68bb      	ldr	r3, [r7, #8]
 800a448:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a44a:	4b2a      	ldr	r3, [pc, #168]	; (800a4f4 <xTaskPriorityInherit+0xc4>)
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a450:	429a      	cmp	r2, r3
 800a452:	d241      	bcs.n	800a4d8 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a454:	68bb      	ldr	r3, [r7, #8]
 800a456:	699b      	ldr	r3, [r3, #24]
 800a458:	2b00      	cmp	r3, #0
 800a45a:	db06      	blt.n	800a46a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a45c:	4b25      	ldr	r3, [pc, #148]	; (800a4f4 <xTaskPriorityInherit+0xc4>)
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a462:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a466:	68bb      	ldr	r3, [r7, #8]
 800a468:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800a46a:	68bb      	ldr	r3, [r7, #8]
 800a46c:	6959      	ldr	r1, [r3, #20]
 800a46e:	68bb      	ldr	r3, [r7, #8]
 800a470:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a472:	4613      	mov	r3, r2
 800a474:	009b      	lsls	r3, r3, #2
 800a476:	4413      	add	r3, r2
 800a478:	009b      	lsls	r3, r3, #2
 800a47a:	4a1f      	ldr	r2, [pc, #124]	; (800a4f8 <xTaskPriorityInherit+0xc8>)
 800a47c:	4413      	add	r3, r2
 800a47e:	4299      	cmp	r1, r3
 800a480:	d122      	bne.n	800a4c8 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a482:	68bb      	ldr	r3, [r7, #8]
 800a484:	3304      	adds	r3, #4
 800a486:	4618      	mov	r0, r3
 800a488:	f7fe f95e 	bl	8008748 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a48c:	4b19      	ldr	r3, [pc, #100]	; (800a4f4 <xTaskPriorityInherit+0xc4>)
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a492:	68bb      	ldr	r3, [r7, #8]
 800a494:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800a496:	68bb      	ldr	r3, [r7, #8]
 800a498:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a49a:	4b18      	ldr	r3, [pc, #96]	; (800a4fc <xTaskPriorityInherit+0xcc>)
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	429a      	cmp	r2, r3
 800a4a0:	d903      	bls.n	800a4aa <xTaskPriorityInherit+0x7a>
 800a4a2:	68bb      	ldr	r3, [r7, #8]
 800a4a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a4a6:	4a15      	ldr	r2, [pc, #84]	; (800a4fc <xTaskPriorityInherit+0xcc>)
 800a4a8:	6013      	str	r3, [r2, #0]
 800a4aa:	68bb      	ldr	r3, [r7, #8]
 800a4ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a4ae:	4613      	mov	r3, r2
 800a4b0:	009b      	lsls	r3, r3, #2
 800a4b2:	4413      	add	r3, r2
 800a4b4:	009b      	lsls	r3, r3, #2
 800a4b6:	4a10      	ldr	r2, [pc, #64]	; (800a4f8 <xTaskPriorityInherit+0xc8>)
 800a4b8:	441a      	add	r2, r3
 800a4ba:	68bb      	ldr	r3, [r7, #8]
 800a4bc:	3304      	adds	r3, #4
 800a4be:	4619      	mov	r1, r3
 800a4c0:	4610      	mov	r0, r2
 800a4c2:	f7fe f8e4 	bl	800868e <vListInsertEnd>
 800a4c6:	e004      	b.n	800a4d2 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a4c8:	4b0a      	ldr	r3, [pc, #40]	; (800a4f4 <xTaskPriorityInherit+0xc4>)
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a4ce:	68bb      	ldr	r3, [r7, #8]
 800a4d0:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800a4d2:	2301      	movs	r3, #1
 800a4d4:	60fb      	str	r3, [r7, #12]
 800a4d6:	e008      	b.n	800a4ea <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800a4d8:	68bb      	ldr	r3, [r7, #8]
 800a4da:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a4dc:	4b05      	ldr	r3, [pc, #20]	; (800a4f4 <xTaskPriorityInherit+0xc4>)
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a4e2:	429a      	cmp	r2, r3
 800a4e4:	d201      	bcs.n	800a4ea <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800a4e6:	2301      	movs	r3, #1
 800a4e8:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a4ea:	68fb      	ldr	r3, [r7, #12]
	}
 800a4ec:	4618      	mov	r0, r3
 800a4ee:	3710      	adds	r7, #16
 800a4f0:	46bd      	mov	sp, r7
 800a4f2:	bd80      	pop	{r7, pc}
 800a4f4:	200007a0 	.word	0x200007a0
 800a4f8:	200007a4 	.word	0x200007a4
 800a4fc:	20000c7c 	.word	0x20000c7c

0800a500 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a500:	b580      	push	{r7, lr}
 800a502:	b086      	sub	sp, #24
 800a504:	af00      	add	r7, sp, #0
 800a506:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a50c:	2300      	movs	r3, #0
 800a50e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	2b00      	cmp	r3, #0
 800a514:	d056      	beq.n	800a5c4 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a516:	4b2e      	ldr	r3, [pc, #184]	; (800a5d0 <xTaskPriorityDisinherit+0xd0>)
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	693a      	ldr	r2, [r7, #16]
 800a51c:	429a      	cmp	r2, r3
 800a51e:	d00a      	beq.n	800a536 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800a520:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a524:	f383 8811 	msr	BASEPRI, r3
 800a528:	f3bf 8f6f 	isb	sy
 800a52c:	f3bf 8f4f 	dsb	sy
 800a530:	60fb      	str	r3, [r7, #12]
}
 800a532:	bf00      	nop
 800a534:	e7fe      	b.n	800a534 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a536:	693b      	ldr	r3, [r7, #16]
 800a538:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	d10a      	bne.n	800a554 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800a53e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a542:	f383 8811 	msr	BASEPRI, r3
 800a546:	f3bf 8f6f 	isb	sy
 800a54a:	f3bf 8f4f 	dsb	sy
 800a54e:	60bb      	str	r3, [r7, #8]
}
 800a550:	bf00      	nop
 800a552:	e7fe      	b.n	800a552 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800a554:	693b      	ldr	r3, [r7, #16]
 800a556:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a558:	1e5a      	subs	r2, r3, #1
 800a55a:	693b      	ldr	r3, [r7, #16]
 800a55c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a55e:	693b      	ldr	r3, [r7, #16]
 800a560:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a562:	693b      	ldr	r3, [r7, #16]
 800a564:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a566:	429a      	cmp	r2, r3
 800a568:	d02c      	beq.n	800a5c4 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a56a:	693b      	ldr	r3, [r7, #16]
 800a56c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d128      	bne.n	800a5c4 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a572:	693b      	ldr	r3, [r7, #16]
 800a574:	3304      	adds	r3, #4
 800a576:	4618      	mov	r0, r3
 800a578:	f7fe f8e6 	bl	8008748 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a57c:	693b      	ldr	r3, [r7, #16]
 800a57e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a580:	693b      	ldr	r3, [r7, #16]
 800a582:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a584:	693b      	ldr	r3, [r7, #16]
 800a586:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a588:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a58c:	693b      	ldr	r3, [r7, #16]
 800a58e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a590:	693b      	ldr	r3, [r7, #16]
 800a592:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a594:	4b0f      	ldr	r3, [pc, #60]	; (800a5d4 <xTaskPriorityDisinherit+0xd4>)
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	429a      	cmp	r2, r3
 800a59a:	d903      	bls.n	800a5a4 <xTaskPriorityDisinherit+0xa4>
 800a59c:	693b      	ldr	r3, [r7, #16]
 800a59e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a5a0:	4a0c      	ldr	r2, [pc, #48]	; (800a5d4 <xTaskPriorityDisinherit+0xd4>)
 800a5a2:	6013      	str	r3, [r2, #0]
 800a5a4:	693b      	ldr	r3, [r7, #16]
 800a5a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a5a8:	4613      	mov	r3, r2
 800a5aa:	009b      	lsls	r3, r3, #2
 800a5ac:	4413      	add	r3, r2
 800a5ae:	009b      	lsls	r3, r3, #2
 800a5b0:	4a09      	ldr	r2, [pc, #36]	; (800a5d8 <xTaskPriorityDisinherit+0xd8>)
 800a5b2:	441a      	add	r2, r3
 800a5b4:	693b      	ldr	r3, [r7, #16]
 800a5b6:	3304      	adds	r3, #4
 800a5b8:	4619      	mov	r1, r3
 800a5ba:	4610      	mov	r0, r2
 800a5bc:	f7fe f867 	bl	800868e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a5c0:	2301      	movs	r3, #1
 800a5c2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a5c4:	697b      	ldr	r3, [r7, #20]
	}
 800a5c6:	4618      	mov	r0, r3
 800a5c8:	3718      	adds	r7, #24
 800a5ca:	46bd      	mov	sp, r7
 800a5cc:	bd80      	pop	{r7, pc}
 800a5ce:	bf00      	nop
 800a5d0:	200007a0 	.word	0x200007a0
 800a5d4:	20000c7c 	.word	0x20000c7c
 800a5d8:	200007a4 	.word	0x200007a4

0800a5dc <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800a5dc:	b580      	push	{r7, lr}
 800a5de:	b088      	sub	sp, #32
 800a5e0:	af00      	add	r7, sp, #0
 800a5e2:	6078      	str	r0, [r7, #4]
 800a5e4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800a5ea:	2301      	movs	r3, #1
 800a5ec:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	2b00      	cmp	r3, #0
 800a5f2:	d06a      	beq.n	800a6ca <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800a5f4:	69bb      	ldr	r3, [r7, #24]
 800a5f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d10a      	bne.n	800a612 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800a5fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a600:	f383 8811 	msr	BASEPRI, r3
 800a604:	f3bf 8f6f 	isb	sy
 800a608:	f3bf 8f4f 	dsb	sy
 800a60c:	60fb      	str	r3, [r7, #12]
}
 800a60e:	bf00      	nop
 800a610:	e7fe      	b.n	800a610 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800a612:	69bb      	ldr	r3, [r7, #24]
 800a614:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a616:	683a      	ldr	r2, [r7, #0]
 800a618:	429a      	cmp	r2, r3
 800a61a:	d902      	bls.n	800a622 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800a61c:	683b      	ldr	r3, [r7, #0]
 800a61e:	61fb      	str	r3, [r7, #28]
 800a620:	e002      	b.n	800a628 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800a622:	69bb      	ldr	r3, [r7, #24]
 800a624:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a626:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800a628:	69bb      	ldr	r3, [r7, #24]
 800a62a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a62c:	69fa      	ldr	r2, [r7, #28]
 800a62e:	429a      	cmp	r2, r3
 800a630:	d04b      	beq.n	800a6ca <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800a632:	69bb      	ldr	r3, [r7, #24]
 800a634:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a636:	697a      	ldr	r2, [r7, #20]
 800a638:	429a      	cmp	r2, r3
 800a63a:	d146      	bne.n	800a6ca <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800a63c:	4b25      	ldr	r3, [pc, #148]	; (800a6d4 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	69ba      	ldr	r2, [r7, #24]
 800a642:	429a      	cmp	r2, r3
 800a644:	d10a      	bne.n	800a65c <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800a646:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a64a:	f383 8811 	msr	BASEPRI, r3
 800a64e:	f3bf 8f6f 	isb	sy
 800a652:	f3bf 8f4f 	dsb	sy
 800a656:	60bb      	str	r3, [r7, #8]
}
 800a658:	bf00      	nop
 800a65a:	e7fe      	b.n	800a65a <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800a65c:	69bb      	ldr	r3, [r7, #24]
 800a65e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a660:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800a662:	69bb      	ldr	r3, [r7, #24]
 800a664:	69fa      	ldr	r2, [r7, #28]
 800a666:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a668:	69bb      	ldr	r3, [r7, #24]
 800a66a:	699b      	ldr	r3, [r3, #24]
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	db04      	blt.n	800a67a <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a670:	69fb      	ldr	r3, [r7, #28]
 800a672:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a676:	69bb      	ldr	r3, [r7, #24]
 800a678:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800a67a:	69bb      	ldr	r3, [r7, #24]
 800a67c:	6959      	ldr	r1, [r3, #20]
 800a67e:	693a      	ldr	r2, [r7, #16]
 800a680:	4613      	mov	r3, r2
 800a682:	009b      	lsls	r3, r3, #2
 800a684:	4413      	add	r3, r2
 800a686:	009b      	lsls	r3, r3, #2
 800a688:	4a13      	ldr	r2, [pc, #76]	; (800a6d8 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800a68a:	4413      	add	r3, r2
 800a68c:	4299      	cmp	r1, r3
 800a68e:	d11c      	bne.n	800a6ca <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a690:	69bb      	ldr	r3, [r7, #24]
 800a692:	3304      	adds	r3, #4
 800a694:	4618      	mov	r0, r3
 800a696:	f7fe f857 	bl	8008748 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800a69a:	69bb      	ldr	r3, [r7, #24]
 800a69c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a69e:	4b0f      	ldr	r3, [pc, #60]	; (800a6dc <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	429a      	cmp	r2, r3
 800a6a4:	d903      	bls.n	800a6ae <vTaskPriorityDisinheritAfterTimeout+0xd2>
 800a6a6:	69bb      	ldr	r3, [r7, #24]
 800a6a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a6aa:	4a0c      	ldr	r2, [pc, #48]	; (800a6dc <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800a6ac:	6013      	str	r3, [r2, #0]
 800a6ae:	69bb      	ldr	r3, [r7, #24]
 800a6b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a6b2:	4613      	mov	r3, r2
 800a6b4:	009b      	lsls	r3, r3, #2
 800a6b6:	4413      	add	r3, r2
 800a6b8:	009b      	lsls	r3, r3, #2
 800a6ba:	4a07      	ldr	r2, [pc, #28]	; (800a6d8 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800a6bc:	441a      	add	r2, r3
 800a6be:	69bb      	ldr	r3, [r7, #24]
 800a6c0:	3304      	adds	r3, #4
 800a6c2:	4619      	mov	r1, r3
 800a6c4:	4610      	mov	r0, r2
 800a6c6:	f7fd ffe2 	bl	800868e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a6ca:	bf00      	nop
 800a6cc:	3720      	adds	r7, #32
 800a6ce:	46bd      	mov	sp, r7
 800a6d0:	bd80      	pop	{r7, pc}
 800a6d2:	bf00      	nop
 800a6d4:	200007a0 	.word	0x200007a0
 800a6d8:	200007a4 	.word	0x200007a4
 800a6dc:	20000c7c 	.word	0x20000c7c

0800a6e0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800a6e0:	b480      	push	{r7}
 800a6e2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800a6e4:	4b07      	ldr	r3, [pc, #28]	; (800a704 <pvTaskIncrementMutexHeldCount+0x24>)
 800a6e6:	681b      	ldr	r3, [r3, #0]
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	d004      	beq.n	800a6f6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800a6ec:	4b05      	ldr	r3, [pc, #20]	; (800a704 <pvTaskIncrementMutexHeldCount+0x24>)
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800a6f2:	3201      	adds	r2, #1
 800a6f4:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800a6f6:	4b03      	ldr	r3, [pc, #12]	; (800a704 <pvTaskIncrementMutexHeldCount+0x24>)
 800a6f8:	681b      	ldr	r3, [r3, #0]
	}
 800a6fa:	4618      	mov	r0, r3
 800a6fc:	46bd      	mov	sp, r7
 800a6fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a702:	4770      	bx	lr
 800a704:	200007a0 	.word	0x200007a0

0800a708 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a708:	b580      	push	{r7, lr}
 800a70a:	b084      	sub	sp, #16
 800a70c:	af00      	add	r7, sp, #0
 800a70e:	6078      	str	r0, [r7, #4]
 800a710:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a712:	4b21      	ldr	r3, [pc, #132]	; (800a798 <prvAddCurrentTaskToDelayedList+0x90>)
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a718:	4b20      	ldr	r3, [pc, #128]	; (800a79c <prvAddCurrentTaskToDelayedList+0x94>)
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	3304      	adds	r3, #4
 800a71e:	4618      	mov	r0, r3
 800a720:	f7fe f812 	bl	8008748 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a72a:	d10a      	bne.n	800a742 <prvAddCurrentTaskToDelayedList+0x3a>
 800a72c:	683b      	ldr	r3, [r7, #0]
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d007      	beq.n	800a742 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a732:	4b1a      	ldr	r3, [pc, #104]	; (800a79c <prvAddCurrentTaskToDelayedList+0x94>)
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	3304      	adds	r3, #4
 800a738:	4619      	mov	r1, r3
 800a73a:	4819      	ldr	r0, [pc, #100]	; (800a7a0 <prvAddCurrentTaskToDelayedList+0x98>)
 800a73c:	f7fd ffa7 	bl	800868e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a740:	e026      	b.n	800a790 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a742:	68fa      	ldr	r2, [r7, #12]
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	4413      	add	r3, r2
 800a748:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a74a:	4b14      	ldr	r3, [pc, #80]	; (800a79c <prvAddCurrentTaskToDelayedList+0x94>)
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	68ba      	ldr	r2, [r7, #8]
 800a750:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a752:	68ba      	ldr	r2, [r7, #8]
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	429a      	cmp	r2, r3
 800a758:	d209      	bcs.n	800a76e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a75a:	4b12      	ldr	r3, [pc, #72]	; (800a7a4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800a75c:	681a      	ldr	r2, [r3, #0]
 800a75e:	4b0f      	ldr	r3, [pc, #60]	; (800a79c <prvAddCurrentTaskToDelayedList+0x94>)
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	3304      	adds	r3, #4
 800a764:	4619      	mov	r1, r3
 800a766:	4610      	mov	r0, r2
 800a768:	f7fd ffb5 	bl	80086d6 <vListInsert>
}
 800a76c:	e010      	b.n	800a790 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a76e:	4b0e      	ldr	r3, [pc, #56]	; (800a7a8 <prvAddCurrentTaskToDelayedList+0xa0>)
 800a770:	681a      	ldr	r2, [r3, #0]
 800a772:	4b0a      	ldr	r3, [pc, #40]	; (800a79c <prvAddCurrentTaskToDelayedList+0x94>)
 800a774:	681b      	ldr	r3, [r3, #0]
 800a776:	3304      	adds	r3, #4
 800a778:	4619      	mov	r1, r3
 800a77a:	4610      	mov	r0, r2
 800a77c:	f7fd ffab 	bl	80086d6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a780:	4b0a      	ldr	r3, [pc, #40]	; (800a7ac <prvAddCurrentTaskToDelayedList+0xa4>)
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	68ba      	ldr	r2, [r7, #8]
 800a786:	429a      	cmp	r2, r3
 800a788:	d202      	bcs.n	800a790 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800a78a:	4a08      	ldr	r2, [pc, #32]	; (800a7ac <prvAddCurrentTaskToDelayedList+0xa4>)
 800a78c:	68bb      	ldr	r3, [r7, #8]
 800a78e:	6013      	str	r3, [r2, #0]
}
 800a790:	bf00      	nop
 800a792:	3710      	adds	r7, #16
 800a794:	46bd      	mov	sp, r7
 800a796:	bd80      	pop	{r7, pc}
 800a798:	20000c78 	.word	0x20000c78
 800a79c:	200007a0 	.word	0x200007a0
 800a7a0:	20000c60 	.word	0x20000c60
 800a7a4:	20000c30 	.word	0x20000c30
 800a7a8:	20000c2c 	.word	0x20000c2c
 800a7ac:	20000c94 	.word	0x20000c94

0800a7b0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800a7b0:	b580      	push	{r7, lr}
 800a7b2:	b08a      	sub	sp, #40	; 0x28
 800a7b4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800a7b6:	2300      	movs	r3, #0
 800a7b8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a7ba:	f000 fb07 	bl	800adcc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800a7be:	4b1c      	ldr	r3, [pc, #112]	; (800a830 <xTimerCreateTimerTask+0x80>)
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d021      	beq.n	800a80a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a7c6:	2300      	movs	r3, #0
 800a7c8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a7ca:	2300      	movs	r3, #0
 800a7cc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a7ce:	1d3a      	adds	r2, r7, #4
 800a7d0:	f107 0108 	add.w	r1, r7, #8
 800a7d4:	f107 030c 	add.w	r3, r7, #12
 800a7d8:	4618      	mov	r0, r3
 800a7da:	f7fd ff11 	bl	8008600 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a7de:	6879      	ldr	r1, [r7, #4]
 800a7e0:	68bb      	ldr	r3, [r7, #8]
 800a7e2:	68fa      	ldr	r2, [r7, #12]
 800a7e4:	9202      	str	r2, [sp, #8]
 800a7e6:	9301      	str	r3, [sp, #4]
 800a7e8:	2302      	movs	r3, #2
 800a7ea:	9300      	str	r3, [sp, #0]
 800a7ec:	2300      	movs	r3, #0
 800a7ee:	460a      	mov	r2, r1
 800a7f0:	4910      	ldr	r1, [pc, #64]	; (800a834 <xTimerCreateTimerTask+0x84>)
 800a7f2:	4811      	ldr	r0, [pc, #68]	; (800a838 <xTimerCreateTimerTask+0x88>)
 800a7f4:	f7fe ffe0 	bl	80097b8 <xTaskCreateStatic>
 800a7f8:	4603      	mov	r3, r0
 800a7fa:	4a10      	ldr	r2, [pc, #64]	; (800a83c <xTimerCreateTimerTask+0x8c>)
 800a7fc:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800a7fe:	4b0f      	ldr	r3, [pc, #60]	; (800a83c <xTimerCreateTimerTask+0x8c>)
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	2b00      	cmp	r3, #0
 800a804:	d001      	beq.n	800a80a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800a806:	2301      	movs	r3, #1
 800a808:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800a80a:	697b      	ldr	r3, [r7, #20]
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d10a      	bne.n	800a826 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800a810:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a814:	f383 8811 	msr	BASEPRI, r3
 800a818:	f3bf 8f6f 	isb	sy
 800a81c:	f3bf 8f4f 	dsb	sy
 800a820:	613b      	str	r3, [r7, #16]
}
 800a822:	bf00      	nop
 800a824:	e7fe      	b.n	800a824 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800a826:	697b      	ldr	r3, [r7, #20]
}
 800a828:	4618      	mov	r0, r3
 800a82a:	3718      	adds	r7, #24
 800a82c:	46bd      	mov	sp, r7
 800a82e:	bd80      	pop	{r7, pc}
 800a830:	20000cd0 	.word	0x20000cd0
 800a834:	0800c77c 	.word	0x0800c77c
 800a838:	0800a975 	.word	0x0800a975
 800a83c:	20000cd4 	.word	0x20000cd4

0800a840 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800a840:	b580      	push	{r7, lr}
 800a842:	b08a      	sub	sp, #40	; 0x28
 800a844:	af00      	add	r7, sp, #0
 800a846:	60f8      	str	r0, [r7, #12]
 800a848:	60b9      	str	r1, [r7, #8]
 800a84a:	607a      	str	r2, [r7, #4]
 800a84c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800a84e:	2300      	movs	r3, #0
 800a850:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800a852:	68fb      	ldr	r3, [r7, #12]
 800a854:	2b00      	cmp	r3, #0
 800a856:	d10a      	bne.n	800a86e <xTimerGenericCommand+0x2e>
	__asm volatile
 800a858:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a85c:	f383 8811 	msr	BASEPRI, r3
 800a860:	f3bf 8f6f 	isb	sy
 800a864:	f3bf 8f4f 	dsb	sy
 800a868:	623b      	str	r3, [r7, #32]
}
 800a86a:	bf00      	nop
 800a86c:	e7fe      	b.n	800a86c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a86e:	4b1a      	ldr	r3, [pc, #104]	; (800a8d8 <xTimerGenericCommand+0x98>)
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	2b00      	cmp	r3, #0
 800a874:	d02a      	beq.n	800a8cc <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a876:	68bb      	ldr	r3, [r7, #8]
 800a878:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a87e:	68fb      	ldr	r3, [r7, #12]
 800a880:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a882:	68bb      	ldr	r3, [r7, #8]
 800a884:	2b05      	cmp	r3, #5
 800a886:	dc18      	bgt.n	800a8ba <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a888:	f7ff fdb4 	bl	800a3f4 <xTaskGetSchedulerState>
 800a88c:	4603      	mov	r3, r0
 800a88e:	2b02      	cmp	r3, #2
 800a890:	d109      	bne.n	800a8a6 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a892:	4b11      	ldr	r3, [pc, #68]	; (800a8d8 <xTimerGenericCommand+0x98>)
 800a894:	6818      	ldr	r0, [r3, #0]
 800a896:	f107 0110 	add.w	r1, r7, #16
 800a89a:	2300      	movs	r3, #0
 800a89c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a89e:	f7fe f925 	bl	8008aec <xQueueGenericSend>
 800a8a2:	6278      	str	r0, [r7, #36]	; 0x24
 800a8a4:	e012      	b.n	800a8cc <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a8a6:	4b0c      	ldr	r3, [pc, #48]	; (800a8d8 <xTimerGenericCommand+0x98>)
 800a8a8:	6818      	ldr	r0, [r3, #0]
 800a8aa:	f107 0110 	add.w	r1, r7, #16
 800a8ae:	2300      	movs	r3, #0
 800a8b0:	2200      	movs	r2, #0
 800a8b2:	f7fe f91b 	bl	8008aec <xQueueGenericSend>
 800a8b6:	6278      	str	r0, [r7, #36]	; 0x24
 800a8b8:	e008      	b.n	800a8cc <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a8ba:	4b07      	ldr	r3, [pc, #28]	; (800a8d8 <xTimerGenericCommand+0x98>)
 800a8bc:	6818      	ldr	r0, [r3, #0]
 800a8be:	f107 0110 	add.w	r1, r7, #16
 800a8c2:	2300      	movs	r3, #0
 800a8c4:	683a      	ldr	r2, [r7, #0]
 800a8c6:	f7fe fa0f 	bl	8008ce8 <xQueueGenericSendFromISR>
 800a8ca:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a8cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a8ce:	4618      	mov	r0, r3
 800a8d0:	3728      	adds	r7, #40	; 0x28
 800a8d2:	46bd      	mov	sp, r7
 800a8d4:	bd80      	pop	{r7, pc}
 800a8d6:	bf00      	nop
 800a8d8:	20000cd0 	.word	0x20000cd0

0800a8dc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a8dc:	b580      	push	{r7, lr}
 800a8de:	b088      	sub	sp, #32
 800a8e0:	af02      	add	r7, sp, #8
 800a8e2:	6078      	str	r0, [r7, #4]
 800a8e4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a8e6:	4b22      	ldr	r3, [pc, #136]	; (800a970 <prvProcessExpiredTimer+0x94>)
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	68db      	ldr	r3, [r3, #12]
 800a8ec:	68db      	ldr	r3, [r3, #12]
 800a8ee:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a8f0:	697b      	ldr	r3, [r7, #20]
 800a8f2:	3304      	adds	r3, #4
 800a8f4:	4618      	mov	r0, r3
 800a8f6:	f7fd ff27 	bl	8008748 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a8fa:	697b      	ldr	r3, [r7, #20]
 800a8fc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a900:	f003 0304 	and.w	r3, r3, #4
 800a904:	2b00      	cmp	r3, #0
 800a906:	d022      	beq.n	800a94e <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a908:	697b      	ldr	r3, [r7, #20]
 800a90a:	699a      	ldr	r2, [r3, #24]
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	18d1      	adds	r1, r2, r3
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	683a      	ldr	r2, [r7, #0]
 800a914:	6978      	ldr	r0, [r7, #20]
 800a916:	f000 f8d1 	bl	800aabc <prvInsertTimerInActiveList>
 800a91a:	4603      	mov	r3, r0
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	d01f      	beq.n	800a960 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a920:	2300      	movs	r3, #0
 800a922:	9300      	str	r3, [sp, #0]
 800a924:	2300      	movs	r3, #0
 800a926:	687a      	ldr	r2, [r7, #4]
 800a928:	2100      	movs	r1, #0
 800a92a:	6978      	ldr	r0, [r7, #20]
 800a92c:	f7ff ff88 	bl	800a840 <xTimerGenericCommand>
 800a930:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800a932:	693b      	ldr	r3, [r7, #16]
 800a934:	2b00      	cmp	r3, #0
 800a936:	d113      	bne.n	800a960 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800a938:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a93c:	f383 8811 	msr	BASEPRI, r3
 800a940:	f3bf 8f6f 	isb	sy
 800a944:	f3bf 8f4f 	dsb	sy
 800a948:	60fb      	str	r3, [r7, #12]
}
 800a94a:	bf00      	nop
 800a94c:	e7fe      	b.n	800a94c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a94e:	697b      	ldr	r3, [r7, #20]
 800a950:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a954:	f023 0301 	bic.w	r3, r3, #1
 800a958:	b2da      	uxtb	r2, r3
 800a95a:	697b      	ldr	r3, [r7, #20]
 800a95c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a960:	697b      	ldr	r3, [r7, #20]
 800a962:	6a1b      	ldr	r3, [r3, #32]
 800a964:	6978      	ldr	r0, [r7, #20]
 800a966:	4798      	blx	r3
}
 800a968:	bf00      	nop
 800a96a:	3718      	adds	r7, #24
 800a96c:	46bd      	mov	sp, r7
 800a96e:	bd80      	pop	{r7, pc}
 800a970:	20000cc8 	.word	0x20000cc8

0800a974 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800a974:	b580      	push	{r7, lr}
 800a976:	b084      	sub	sp, #16
 800a978:	af00      	add	r7, sp, #0
 800a97a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a97c:	f107 0308 	add.w	r3, r7, #8
 800a980:	4618      	mov	r0, r3
 800a982:	f000 f857 	bl	800aa34 <prvGetNextExpireTime>
 800a986:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a988:	68bb      	ldr	r3, [r7, #8]
 800a98a:	4619      	mov	r1, r3
 800a98c:	68f8      	ldr	r0, [r7, #12]
 800a98e:	f000 f803 	bl	800a998 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800a992:	f000 f8d5 	bl	800ab40 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a996:	e7f1      	b.n	800a97c <prvTimerTask+0x8>

0800a998 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800a998:	b580      	push	{r7, lr}
 800a99a:	b084      	sub	sp, #16
 800a99c:	af00      	add	r7, sp, #0
 800a99e:	6078      	str	r0, [r7, #4]
 800a9a0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800a9a2:	f7ff f945 	bl	8009c30 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a9a6:	f107 0308 	add.w	r3, r7, #8
 800a9aa:	4618      	mov	r0, r3
 800a9ac:	f000 f866 	bl	800aa7c <prvSampleTimeNow>
 800a9b0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800a9b2:	68bb      	ldr	r3, [r7, #8]
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	d130      	bne.n	800aa1a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a9b8:	683b      	ldr	r3, [r7, #0]
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d10a      	bne.n	800a9d4 <prvProcessTimerOrBlockTask+0x3c>
 800a9be:	687a      	ldr	r2, [r7, #4]
 800a9c0:	68fb      	ldr	r3, [r7, #12]
 800a9c2:	429a      	cmp	r2, r3
 800a9c4:	d806      	bhi.n	800a9d4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800a9c6:	f7ff f941 	bl	8009c4c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800a9ca:	68f9      	ldr	r1, [r7, #12]
 800a9cc:	6878      	ldr	r0, [r7, #4]
 800a9ce:	f7ff ff85 	bl	800a8dc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800a9d2:	e024      	b.n	800aa1e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800a9d4:	683b      	ldr	r3, [r7, #0]
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	d008      	beq.n	800a9ec <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a9da:	4b13      	ldr	r3, [pc, #76]	; (800aa28 <prvProcessTimerOrBlockTask+0x90>)
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	d101      	bne.n	800a9e8 <prvProcessTimerOrBlockTask+0x50>
 800a9e4:	2301      	movs	r3, #1
 800a9e6:	e000      	b.n	800a9ea <prvProcessTimerOrBlockTask+0x52>
 800a9e8:	2300      	movs	r3, #0
 800a9ea:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a9ec:	4b0f      	ldr	r3, [pc, #60]	; (800aa2c <prvProcessTimerOrBlockTask+0x94>)
 800a9ee:	6818      	ldr	r0, [r3, #0]
 800a9f0:	687a      	ldr	r2, [r7, #4]
 800a9f2:	68fb      	ldr	r3, [r7, #12]
 800a9f4:	1ad3      	subs	r3, r2, r3
 800a9f6:	683a      	ldr	r2, [r7, #0]
 800a9f8:	4619      	mov	r1, r3
 800a9fa:	f7fe fea9 	bl	8009750 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a9fe:	f7ff f925 	bl	8009c4c <xTaskResumeAll>
 800aa02:	4603      	mov	r3, r0
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	d10a      	bne.n	800aa1e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800aa08:	4b09      	ldr	r3, [pc, #36]	; (800aa30 <prvProcessTimerOrBlockTask+0x98>)
 800aa0a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aa0e:	601a      	str	r2, [r3, #0]
 800aa10:	f3bf 8f4f 	dsb	sy
 800aa14:	f3bf 8f6f 	isb	sy
}
 800aa18:	e001      	b.n	800aa1e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800aa1a:	f7ff f917 	bl	8009c4c <xTaskResumeAll>
}
 800aa1e:	bf00      	nop
 800aa20:	3710      	adds	r7, #16
 800aa22:	46bd      	mov	sp, r7
 800aa24:	bd80      	pop	{r7, pc}
 800aa26:	bf00      	nop
 800aa28:	20000ccc 	.word	0x20000ccc
 800aa2c:	20000cd0 	.word	0x20000cd0
 800aa30:	e000ed04 	.word	0xe000ed04

0800aa34 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800aa34:	b480      	push	{r7}
 800aa36:	b085      	sub	sp, #20
 800aa38:	af00      	add	r7, sp, #0
 800aa3a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800aa3c:	4b0e      	ldr	r3, [pc, #56]	; (800aa78 <prvGetNextExpireTime+0x44>)
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	681b      	ldr	r3, [r3, #0]
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	d101      	bne.n	800aa4a <prvGetNextExpireTime+0x16>
 800aa46:	2201      	movs	r2, #1
 800aa48:	e000      	b.n	800aa4c <prvGetNextExpireTime+0x18>
 800aa4a:	2200      	movs	r2, #0
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	d105      	bne.n	800aa64 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800aa58:	4b07      	ldr	r3, [pc, #28]	; (800aa78 <prvGetNextExpireTime+0x44>)
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	68db      	ldr	r3, [r3, #12]
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	60fb      	str	r3, [r7, #12]
 800aa62:	e001      	b.n	800aa68 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800aa64:	2300      	movs	r3, #0
 800aa66:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800aa68:	68fb      	ldr	r3, [r7, #12]
}
 800aa6a:	4618      	mov	r0, r3
 800aa6c:	3714      	adds	r7, #20
 800aa6e:	46bd      	mov	sp, r7
 800aa70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa74:	4770      	bx	lr
 800aa76:	bf00      	nop
 800aa78:	20000cc8 	.word	0x20000cc8

0800aa7c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800aa7c:	b580      	push	{r7, lr}
 800aa7e:	b084      	sub	sp, #16
 800aa80:	af00      	add	r7, sp, #0
 800aa82:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800aa84:	f7ff f980 	bl	8009d88 <xTaskGetTickCount>
 800aa88:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800aa8a:	4b0b      	ldr	r3, [pc, #44]	; (800aab8 <prvSampleTimeNow+0x3c>)
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	68fa      	ldr	r2, [r7, #12]
 800aa90:	429a      	cmp	r2, r3
 800aa92:	d205      	bcs.n	800aaa0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800aa94:	f000 f936 	bl	800ad04 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	2201      	movs	r2, #1
 800aa9c:	601a      	str	r2, [r3, #0]
 800aa9e:	e002      	b.n	800aaa6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	2200      	movs	r2, #0
 800aaa4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800aaa6:	4a04      	ldr	r2, [pc, #16]	; (800aab8 <prvSampleTimeNow+0x3c>)
 800aaa8:	68fb      	ldr	r3, [r7, #12]
 800aaaa:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800aaac:	68fb      	ldr	r3, [r7, #12]
}
 800aaae:	4618      	mov	r0, r3
 800aab0:	3710      	adds	r7, #16
 800aab2:	46bd      	mov	sp, r7
 800aab4:	bd80      	pop	{r7, pc}
 800aab6:	bf00      	nop
 800aab8:	20000cd8 	.word	0x20000cd8

0800aabc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800aabc:	b580      	push	{r7, lr}
 800aabe:	b086      	sub	sp, #24
 800aac0:	af00      	add	r7, sp, #0
 800aac2:	60f8      	str	r0, [r7, #12]
 800aac4:	60b9      	str	r1, [r7, #8]
 800aac6:	607a      	str	r2, [r7, #4]
 800aac8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800aaca:	2300      	movs	r3, #0
 800aacc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	68ba      	ldr	r2, [r7, #8]
 800aad2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	68fa      	ldr	r2, [r7, #12]
 800aad8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800aada:	68ba      	ldr	r2, [r7, #8]
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	429a      	cmp	r2, r3
 800aae0:	d812      	bhi.n	800ab08 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800aae2:	687a      	ldr	r2, [r7, #4]
 800aae4:	683b      	ldr	r3, [r7, #0]
 800aae6:	1ad2      	subs	r2, r2, r3
 800aae8:	68fb      	ldr	r3, [r7, #12]
 800aaea:	699b      	ldr	r3, [r3, #24]
 800aaec:	429a      	cmp	r2, r3
 800aaee:	d302      	bcc.n	800aaf6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800aaf0:	2301      	movs	r3, #1
 800aaf2:	617b      	str	r3, [r7, #20]
 800aaf4:	e01b      	b.n	800ab2e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800aaf6:	4b10      	ldr	r3, [pc, #64]	; (800ab38 <prvInsertTimerInActiveList+0x7c>)
 800aaf8:	681a      	ldr	r2, [r3, #0]
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	3304      	adds	r3, #4
 800aafe:	4619      	mov	r1, r3
 800ab00:	4610      	mov	r0, r2
 800ab02:	f7fd fde8 	bl	80086d6 <vListInsert>
 800ab06:	e012      	b.n	800ab2e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800ab08:	687a      	ldr	r2, [r7, #4]
 800ab0a:	683b      	ldr	r3, [r7, #0]
 800ab0c:	429a      	cmp	r2, r3
 800ab0e:	d206      	bcs.n	800ab1e <prvInsertTimerInActiveList+0x62>
 800ab10:	68ba      	ldr	r2, [r7, #8]
 800ab12:	683b      	ldr	r3, [r7, #0]
 800ab14:	429a      	cmp	r2, r3
 800ab16:	d302      	bcc.n	800ab1e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800ab18:	2301      	movs	r3, #1
 800ab1a:	617b      	str	r3, [r7, #20]
 800ab1c:	e007      	b.n	800ab2e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ab1e:	4b07      	ldr	r3, [pc, #28]	; (800ab3c <prvInsertTimerInActiveList+0x80>)
 800ab20:	681a      	ldr	r2, [r3, #0]
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	3304      	adds	r3, #4
 800ab26:	4619      	mov	r1, r3
 800ab28:	4610      	mov	r0, r2
 800ab2a:	f7fd fdd4 	bl	80086d6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800ab2e:	697b      	ldr	r3, [r7, #20]
}
 800ab30:	4618      	mov	r0, r3
 800ab32:	3718      	adds	r7, #24
 800ab34:	46bd      	mov	sp, r7
 800ab36:	bd80      	pop	{r7, pc}
 800ab38:	20000ccc 	.word	0x20000ccc
 800ab3c:	20000cc8 	.word	0x20000cc8

0800ab40 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800ab40:	b580      	push	{r7, lr}
 800ab42:	b08e      	sub	sp, #56	; 0x38
 800ab44:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ab46:	e0ca      	b.n	800acde <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	da18      	bge.n	800ab80 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800ab4e:	1d3b      	adds	r3, r7, #4
 800ab50:	3304      	adds	r3, #4
 800ab52:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800ab54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	d10a      	bne.n	800ab70 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800ab5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab5e:	f383 8811 	msr	BASEPRI, r3
 800ab62:	f3bf 8f6f 	isb	sy
 800ab66:	f3bf 8f4f 	dsb	sy
 800ab6a:	61fb      	str	r3, [r7, #28]
}
 800ab6c:	bf00      	nop
 800ab6e:	e7fe      	b.n	800ab6e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800ab70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab72:	681b      	ldr	r3, [r3, #0]
 800ab74:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ab76:	6850      	ldr	r0, [r2, #4]
 800ab78:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ab7a:	6892      	ldr	r2, [r2, #8]
 800ab7c:	4611      	mov	r1, r2
 800ab7e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	f2c0 80aa 	blt.w	800acdc <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800ab88:	68fb      	ldr	r3, [r7, #12]
 800ab8a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800ab8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab8e:	695b      	ldr	r3, [r3, #20]
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	d004      	beq.n	800ab9e <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ab94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab96:	3304      	adds	r3, #4
 800ab98:	4618      	mov	r0, r3
 800ab9a:	f7fd fdd5 	bl	8008748 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ab9e:	463b      	mov	r3, r7
 800aba0:	4618      	mov	r0, r3
 800aba2:	f7ff ff6b 	bl	800aa7c <prvSampleTimeNow>
 800aba6:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	2b09      	cmp	r3, #9
 800abac:	f200 8097 	bhi.w	800acde <prvProcessReceivedCommands+0x19e>
 800abb0:	a201      	add	r2, pc, #4	; (adr r2, 800abb8 <prvProcessReceivedCommands+0x78>)
 800abb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abb6:	bf00      	nop
 800abb8:	0800abe1 	.word	0x0800abe1
 800abbc:	0800abe1 	.word	0x0800abe1
 800abc0:	0800abe1 	.word	0x0800abe1
 800abc4:	0800ac55 	.word	0x0800ac55
 800abc8:	0800ac69 	.word	0x0800ac69
 800abcc:	0800acb3 	.word	0x0800acb3
 800abd0:	0800abe1 	.word	0x0800abe1
 800abd4:	0800abe1 	.word	0x0800abe1
 800abd8:	0800ac55 	.word	0x0800ac55
 800abdc:	0800ac69 	.word	0x0800ac69
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800abe0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abe2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800abe6:	f043 0301 	orr.w	r3, r3, #1
 800abea:	b2da      	uxtb	r2, r3
 800abec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abee:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800abf2:	68ba      	ldr	r2, [r7, #8]
 800abf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abf6:	699b      	ldr	r3, [r3, #24]
 800abf8:	18d1      	adds	r1, r2, r3
 800abfa:	68bb      	ldr	r3, [r7, #8]
 800abfc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800abfe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ac00:	f7ff ff5c 	bl	800aabc <prvInsertTimerInActiveList>
 800ac04:	4603      	mov	r3, r0
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	d069      	beq.n	800acde <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ac0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac0c:	6a1b      	ldr	r3, [r3, #32]
 800ac0e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ac10:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ac12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac14:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ac18:	f003 0304 	and.w	r3, r3, #4
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	d05e      	beq.n	800acde <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800ac20:	68ba      	ldr	r2, [r7, #8]
 800ac22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac24:	699b      	ldr	r3, [r3, #24]
 800ac26:	441a      	add	r2, r3
 800ac28:	2300      	movs	r3, #0
 800ac2a:	9300      	str	r3, [sp, #0]
 800ac2c:	2300      	movs	r3, #0
 800ac2e:	2100      	movs	r1, #0
 800ac30:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ac32:	f7ff fe05 	bl	800a840 <xTimerGenericCommand>
 800ac36:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800ac38:	6a3b      	ldr	r3, [r7, #32]
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	d14f      	bne.n	800acde <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800ac3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac42:	f383 8811 	msr	BASEPRI, r3
 800ac46:	f3bf 8f6f 	isb	sy
 800ac4a:	f3bf 8f4f 	dsb	sy
 800ac4e:	61bb      	str	r3, [r7, #24]
}
 800ac50:	bf00      	nop
 800ac52:	e7fe      	b.n	800ac52 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ac54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac56:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ac5a:	f023 0301 	bic.w	r3, r3, #1
 800ac5e:	b2da      	uxtb	r2, r3
 800ac60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac62:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800ac66:	e03a      	b.n	800acde <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ac68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac6a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ac6e:	f043 0301 	orr.w	r3, r3, #1
 800ac72:	b2da      	uxtb	r2, r3
 800ac74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac76:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800ac7a:	68ba      	ldr	r2, [r7, #8]
 800ac7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac7e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800ac80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac82:	699b      	ldr	r3, [r3, #24]
 800ac84:	2b00      	cmp	r3, #0
 800ac86:	d10a      	bne.n	800ac9e <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800ac88:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac8c:	f383 8811 	msr	BASEPRI, r3
 800ac90:	f3bf 8f6f 	isb	sy
 800ac94:	f3bf 8f4f 	dsb	sy
 800ac98:	617b      	str	r3, [r7, #20]
}
 800ac9a:	bf00      	nop
 800ac9c:	e7fe      	b.n	800ac9c <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800ac9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aca0:	699a      	ldr	r2, [r3, #24]
 800aca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aca4:	18d1      	adds	r1, r2, r3
 800aca6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aca8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800acaa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800acac:	f7ff ff06 	bl	800aabc <prvInsertTimerInActiveList>
					break;
 800acb0:	e015      	b.n	800acde <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800acb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800acb4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800acb8:	f003 0302 	and.w	r3, r3, #2
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d103      	bne.n	800acc8 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800acc0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800acc2:	f000 fbdd 	bl	800b480 <vPortFree>
 800acc6:	e00a      	b.n	800acde <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800acc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800acca:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800acce:	f023 0301 	bic.w	r3, r3, #1
 800acd2:	b2da      	uxtb	r2, r3
 800acd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800acd6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800acda:	e000      	b.n	800acde <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800acdc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800acde:	4b08      	ldr	r3, [pc, #32]	; (800ad00 <prvProcessReceivedCommands+0x1c0>)
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	1d39      	adds	r1, r7, #4
 800ace4:	2200      	movs	r2, #0
 800ace6:	4618      	mov	r0, r3
 800ace8:	f7fe f926 	bl	8008f38 <xQueueReceive>
 800acec:	4603      	mov	r3, r0
 800acee:	2b00      	cmp	r3, #0
 800acf0:	f47f af2a 	bne.w	800ab48 <prvProcessReceivedCommands+0x8>
	}
}
 800acf4:	bf00      	nop
 800acf6:	bf00      	nop
 800acf8:	3730      	adds	r7, #48	; 0x30
 800acfa:	46bd      	mov	sp, r7
 800acfc:	bd80      	pop	{r7, pc}
 800acfe:	bf00      	nop
 800ad00:	20000cd0 	.word	0x20000cd0

0800ad04 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800ad04:	b580      	push	{r7, lr}
 800ad06:	b088      	sub	sp, #32
 800ad08:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ad0a:	e048      	b.n	800ad9e <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ad0c:	4b2d      	ldr	r3, [pc, #180]	; (800adc4 <prvSwitchTimerLists+0xc0>)
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	68db      	ldr	r3, [r3, #12]
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ad16:	4b2b      	ldr	r3, [pc, #172]	; (800adc4 <prvSwitchTimerLists+0xc0>)
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	68db      	ldr	r3, [r3, #12]
 800ad1c:	68db      	ldr	r3, [r3, #12]
 800ad1e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ad20:	68fb      	ldr	r3, [r7, #12]
 800ad22:	3304      	adds	r3, #4
 800ad24:	4618      	mov	r0, r3
 800ad26:	f7fd fd0f 	bl	8008748 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	6a1b      	ldr	r3, [r3, #32]
 800ad2e:	68f8      	ldr	r0, [r7, #12]
 800ad30:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ad32:	68fb      	ldr	r3, [r7, #12]
 800ad34:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ad38:	f003 0304 	and.w	r3, r3, #4
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	d02e      	beq.n	800ad9e <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800ad40:	68fb      	ldr	r3, [r7, #12]
 800ad42:	699b      	ldr	r3, [r3, #24]
 800ad44:	693a      	ldr	r2, [r7, #16]
 800ad46:	4413      	add	r3, r2
 800ad48:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800ad4a:	68ba      	ldr	r2, [r7, #8]
 800ad4c:	693b      	ldr	r3, [r7, #16]
 800ad4e:	429a      	cmp	r2, r3
 800ad50:	d90e      	bls.n	800ad70 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800ad52:	68fb      	ldr	r3, [r7, #12]
 800ad54:	68ba      	ldr	r2, [r7, #8]
 800ad56:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ad58:	68fb      	ldr	r3, [r7, #12]
 800ad5a:	68fa      	ldr	r2, [r7, #12]
 800ad5c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ad5e:	4b19      	ldr	r3, [pc, #100]	; (800adc4 <prvSwitchTimerLists+0xc0>)
 800ad60:	681a      	ldr	r2, [r3, #0]
 800ad62:	68fb      	ldr	r3, [r7, #12]
 800ad64:	3304      	adds	r3, #4
 800ad66:	4619      	mov	r1, r3
 800ad68:	4610      	mov	r0, r2
 800ad6a:	f7fd fcb4 	bl	80086d6 <vListInsert>
 800ad6e:	e016      	b.n	800ad9e <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ad70:	2300      	movs	r3, #0
 800ad72:	9300      	str	r3, [sp, #0]
 800ad74:	2300      	movs	r3, #0
 800ad76:	693a      	ldr	r2, [r7, #16]
 800ad78:	2100      	movs	r1, #0
 800ad7a:	68f8      	ldr	r0, [r7, #12]
 800ad7c:	f7ff fd60 	bl	800a840 <xTimerGenericCommand>
 800ad80:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	d10a      	bne.n	800ad9e <prvSwitchTimerLists+0x9a>
	__asm volatile
 800ad88:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad8c:	f383 8811 	msr	BASEPRI, r3
 800ad90:	f3bf 8f6f 	isb	sy
 800ad94:	f3bf 8f4f 	dsb	sy
 800ad98:	603b      	str	r3, [r7, #0]
}
 800ad9a:	bf00      	nop
 800ad9c:	e7fe      	b.n	800ad9c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ad9e:	4b09      	ldr	r3, [pc, #36]	; (800adc4 <prvSwitchTimerLists+0xc0>)
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	2b00      	cmp	r3, #0
 800ada6:	d1b1      	bne.n	800ad0c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800ada8:	4b06      	ldr	r3, [pc, #24]	; (800adc4 <prvSwitchTimerLists+0xc0>)
 800adaa:	681b      	ldr	r3, [r3, #0]
 800adac:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800adae:	4b06      	ldr	r3, [pc, #24]	; (800adc8 <prvSwitchTimerLists+0xc4>)
 800adb0:	681b      	ldr	r3, [r3, #0]
 800adb2:	4a04      	ldr	r2, [pc, #16]	; (800adc4 <prvSwitchTimerLists+0xc0>)
 800adb4:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800adb6:	4a04      	ldr	r2, [pc, #16]	; (800adc8 <prvSwitchTimerLists+0xc4>)
 800adb8:	697b      	ldr	r3, [r7, #20]
 800adba:	6013      	str	r3, [r2, #0]
}
 800adbc:	bf00      	nop
 800adbe:	3718      	adds	r7, #24
 800adc0:	46bd      	mov	sp, r7
 800adc2:	bd80      	pop	{r7, pc}
 800adc4:	20000cc8 	.word	0x20000cc8
 800adc8:	20000ccc 	.word	0x20000ccc

0800adcc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800adcc:	b580      	push	{r7, lr}
 800adce:	b082      	sub	sp, #8
 800add0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800add2:	f000 f967 	bl	800b0a4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800add6:	4b15      	ldr	r3, [pc, #84]	; (800ae2c <prvCheckForValidListAndQueue+0x60>)
 800add8:	681b      	ldr	r3, [r3, #0]
 800adda:	2b00      	cmp	r3, #0
 800addc:	d120      	bne.n	800ae20 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800adde:	4814      	ldr	r0, [pc, #80]	; (800ae30 <prvCheckForValidListAndQueue+0x64>)
 800ade0:	f7fd fc28 	bl	8008634 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800ade4:	4813      	ldr	r0, [pc, #76]	; (800ae34 <prvCheckForValidListAndQueue+0x68>)
 800ade6:	f7fd fc25 	bl	8008634 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800adea:	4b13      	ldr	r3, [pc, #76]	; (800ae38 <prvCheckForValidListAndQueue+0x6c>)
 800adec:	4a10      	ldr	r2, [pc, #64]	; (800ae30 <prvCheckForValidListAndQueue+0x64>)
 800adee:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800adf0:	4b12      	ldr	r3, [pc, #72]	; (800ae3c <prvCheckForValidListAndQueue+0x70>)
 800adf2:	4a10      	ldr	r2, [pc, #64]	; (800ae34 <prvCheckForValidListAndQueue+0x68>)
 800adf4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800adf6:	2300      	movs	r3, #0
 800adf8:	9300      	str	r3, [sp, #0]
 800adfa:	4b11      	ldr	r3, [pc, #68]	; (800ae40 <prvCheckForValidListAndQueue+0x74>)
 800adfc:	4a11      	ldr	r2, [pc, #68]	; (800ae44 <prvCheckForValidListAndQueue+0x78>)
 800adfe:	2110      	movs	r1, #16
 800ae00:	200a      	movs	r0, #10
 800ae02:	f7fd fd33 	bl	800886c <xQueueGenericCreateStatic>
 800ae06:	4603      	mov	r3, r0
 800ae08:	4a08      	ldr	r2, [pc, #32]	; (800ae2c <prvCheckForValidListAndQueue+0x60>)
 800ae0a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800ae0c:	4b07      	ldr	r3, [pc, #28]	; (800ae2c <prvCheckForValidListAndQueue+0x60>)
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	d005      	beq.n	800ae20 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800ae14:	4b05      	ldr	r3, [pc, #20]	; (800ae2c <prvCheckForValidListAndQueue+0x60>)
 800ae16:	681b      	ldr	r3, [r3, #0]
 800ae18:	490b      	ldr	r1, [pc, #44]	; (800ae48 <prvCheckForValidListAndQueue+0x7c>)
 800ae1a:	4618      	mov	r0, r3
 800ae1c:	f7fe fc44 	bl	80096a8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ae20:	f000 f970 	bl	800b104 <vPortExitCritical>
}
 800ae24:	bf00      	nop
 800ae26:	46bd      	mov	sp, r7
 800ae28:	bd80      	pop	{r7, pc}
 800ae2a:	bf00      	nop
 800ae2c:	20000cd0 	.word	0x20000cd0
 800ae30:	20000ca0 	.word	0x20000ca0
 800ae34:	20000cb4 	.word	0x20000cb4
 800ae38:	20000cc8 	.word	0x20000cc8
 800ae3c:	20000ccc 	.word	0x20000ccc
 800ae40:	20000d7c 	.word	0x20000d7c
 800ae44:	20000cdc 	.word	0x20000cdc
 800ae48:	0800c784 	.word	0x0800c784

0800ae4c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800ae4c:	b480      	push	{r7}
 800ae4e:	b085      	sub	sp, #20
 800ae50:	af00      	add	r7, sp, #0
 800ae52:	60f8      	str	r0, [r7, #12]
 800ae54:	60b9      	str	r1, [r7, #8]
 800ae56:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800ae58:	68fb      	ldr	r3, [r7, #12]
 800ae5a:	3b04      	subs	r3, #4
 800ae5c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800ae5e:	68fb      	ldr	r3, [r7, #12]
 800ae60:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800ae64:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ae66:	68fb      	ldr	r3, [r7, #12]
 800ae68:	3b04      	subs	r3, #4
 800ae6a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800ae6c:	68bb      	ldr	r3, [r7, #8]
 800ae6e:	f023 0201 	bic.w	r2, r3, #1
 800ae72:	68fb      	ldr	r3, [r7, #12]
 800ae74:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ae76:	68fb      	ldr	r3, [r7, #12]
 800ae78:	3b04      	subs	r3, #4
 800ae7a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800ae7c:	4a0c      	ldr	r2, [pc, #48]	; (800aeb0 <pxPortInitialiseStack+0x64>)
 800ae7e:	68fb      	ldr	r3, [r7, #12]
 800ae80:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800ae82:	68fb      	ldr	r3, [r7, #12]
 800ae84:	3b14      	subs	r3, #20
 800ae86:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800ae88:	687a      	ldr	r2, [r7, #4]
 800ae8a:	68fb      	ldr	r3, [r7, #12]
 800ae8c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800ae8e:	68fb      	ldr	r3, [r7, #12]
 800ae90:	3b04      	subs	r3, #4
 800ae92:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800ae94:	68fb      	ldr	r3, [r7, #12]
 800ae96:	f06f 0202 	mvn.w	r2, #2
 800ae9a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	3b20      	subs	r3, #32
 800aea0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800aea2:	68fb      	ldr	r3, [r7, #12]
}
 800aea4:	4618      	mov	r0, r3
 800aea6:	3714      	adds	r7, #20
 800aea8:	46bd      	mov	sp, r7
 800aeaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeae:	4770      	bx	lr
 800aeb0:	0800aeb5 	.word	0x0800aeb5

0800aeb4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800aeb4:	b480      	push	{r7}
 800aeb6:	b085      	sub	sp, #20
 800aeb8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800aeba:	2300      	movs	r3, #0
 800aebc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800aebe:	4b12      	ldr	r3, [pc, #72]	; (800af08 <prvTaskExitError+0x54>)
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800aec6:	d00a      	beq.n	800aede <prvTaskExitError+0x2a>
	__asm volatile
 800aec8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aecc:	f383 8811 	msr	BASEPRI, r3
 800aed0:	f3bf 8f6f 	isb	sy
 800aed4:	f3bf 8f4f 	dsb	sy
 800aed8:	60fb      	str	r3, [r7, #12]
}
 800aeda:	bf00      	nop
 800aedc:	e7fe      	b.n	800aedc <prvTaskExitError+0x28>
	__asm volatile
 800aede:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aee2:	f383 8811 	msr	BASEPRI, r3
 800aee6:	f3bf 8f6f 	isb	sy
 800aeea:	f3bf 8f4f 	dsb	sy
 800aeee:	60bb      	str	r3, [r7, #8]
}
 800aef0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800aef2:	bf00      	nop
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	d0fc      	beq.n	800aef4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800aefa:	bf00      	nop
 800aefc:	bf00      	nop
 800aefe:	3714      	adds	r7, #20
 800af00:	46bd      	mov	sp, r7
 800af02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af06:	4770      	bx	lr
 800af08:	20000024 	.word	0x20000024
 800af0c:	00000000 	.word	0x00000000

0800af10 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800af10:	4b07      	ldr	r3, [pc, #28]	; (800af30 <pxCurrentTCBConst2>)
 800af12:	6819      	ldr	r1, [r3, #0]
 800af14:	6808      	ldr	r0, [r1, #0]
 800af16:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af1a:	f380 8809 	msr	PSP, r0
 800af1e:	f3bf 8f6f 	isb	sy
 800af22:	f04f 0000 	mov.w	r0, #0
 800af26:	f380 8811 	msr	BASEPRI, r0
 800af2a:	4770      	bx	lr
 800af2c:	f3af 8000 	nop.w

0800af30 <pxCurrentTCBConst2>:
 800af30:	200007a0 	.word	0x200007a0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800af34:	bf00      	nop
 800af36:	bf00      	nop

0800af38 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800af38:	4808      	ldr	r0, [pc, #32]	; (800af5c <prvPortStartFirstTask+0x24>)
 800af3a:	6800      	ldr	r0, [r0, #0]
 800af3c:	6800      	ldr	r0, [r0, #0]
 800af3e:	f380 8808 	msr	MSP, r0
 800af42:	f04f 0000 	mov.w	r0, #0
 800af46:	f380 8814 	msr	CONTROL, r0
 800af4a:	b662      	cpsie	i
 800af4c:	b661      	cpsie	f
 800af4e:	f3bf 8f4f 	dsb	sy
 800af52:	f3bf 8f6f 	isb	sy
 800af56:	df00      	svc	0
 800af58:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800af5a:	bf00      	nop
 800af5c:	e000ed08 	.word	0xe000ed08

0800af60 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800af60:	b580      	push	{r7, lr}
 800af62:	b086      	sub	sp, #24
 800af64:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800af66:	4b46      	ldr	r3, [pc, #280]	; (800b080 <xPortStartScheduler+0x120>)
 800af68:	681b      	ldr	r3, [r3, #0]
 800af6a:	4a46      	ldr	r2, [pc, #280]	; (800b084 <xPortStartScheduler+0x124>)
 800af6c:	4293      	cmp	r3, r2
 800af6e:	d10a      	bne.n	800af86 <xPortStartScheduler+0x26>
	__asm volatile
 800af70:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af74:	f383 8811 	msr	BASEPRI, r3
 800af78:	f3bf 8f6f 	isb	sy
 800af7c:	f3bf 8f4f 	dsb	sy
 800af80:	613b      	str	r3, [r7, #16]
}
 800af82:	bf00      	nop
 800af84:	e7fe      	b.n	800af84 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800af86:	4b3e      	ldr	r3, [pc, #248]	; (800b080 <xPortStartScheduler+0x120>)
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	4a3f      	ldr	r2, [pc, #252]	; (800b088 <xPortStartScheduler+0x128>)
 800af8c:	4293      	cmp	r3, r2
 800af8e:	d10a      	bne.n	800afa6 <xPortStartScheduler+0x46>
	__asm volatile
 800af90:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af94:	f383 8811 	msr	BASEPRI, r3
 800af98:	f3bf 8f6f 	isb	sy
 800af9c:	f3bf 8f4f 	dsb	sy
 800afa0:	60fb      	str	r3, [r7, #12]
}
 800afa2:	bf00      	nop
 800afa4:	e7fe      	b.n	800afa4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800afa6:	4b39      	ldr	r3, [pc, #228]	; (800b08c <xPortStartScheduler+0x12c>)
 800afa8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800afaa:	697b      	ldr	r3, [r7, #20]
 800afac:	781b      	ldrb	r3, [r3, #0]
 800afae:	b2db      	uxtb	r3, r3
 800afb0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800afb2:	697b      	ldr	r3, [r7, #20]
 800afb4:	22ff      	movs	r2, #255	; 0xff
 800afb6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800afb8:	697b      	ldr	r3, [r7, #20]
 800afba:	781b      	ldrb	r3, [r3, #0]
 800afbc:	b2db      	uxtb	r3, r3
 800afbe:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800afc0:	78fb      	ldrb	r3, [r7, #3]
 800afc2:	b2db      	uxtb	r3, r3
 800afc4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800afc8:	b2da      	uxtb	r2, r3
 800afca:	4b31      	ldr	r3, [pc, #196]	; (800b090 <xPortStartScheduler+0x130>)
 800afcc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800afce:	4b31      	ldr	r3, [pc, #196]	; (800b094 <xPortStartScheduler+0x134>)
 800afd0:	2207      	movs	r2, #7
 800afd2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800afd4:	e009      	b.n	800afea <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800afd6:	4b2f      	ldr	r3, [pc, #188]	; (800b094 <xPortStartScheduler+0x134>)
 800afd8:	681b      	ldr	r3, [r3, #0]
 800afda:	3b01      	subs	r3, #1
 800afdc:	4a2d      	ldr	r2, [pc, #180]	; (800b094 <xPortStartScheduler+0x134>)
 800afde:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800afe0:	78fb      	ldrb	r3, [r7, #3]
 800afe2:	b2db      	uxtb	r3, r3
 800afe4:	005b      	lsls	r3, r3, #1
 800afe6:	b2db      	uxtb	r3, r3
 800afe8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800afea:	78fb      	ldrb	r3, [r7, #3]
 800afec:	b2db      	uxtb	r3, r3
 800afee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aff2:	2b80      	cmp	r3, #128	; 0x80
 800aff4:	d0ef      	beq.n	800afd6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800aff6:	4b27      	ldr	r3, [pc, #156]	; (800b094 <xPortStartScheduler+0x134>)
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	f1c3 0307 	rsb	r3, r3, #7
 800affe:	2b04      	cmp	r3, #4
 800b000:	d00a      	beq.n	800b018 <xPortStartScheduler+0xb8>
	__asm volatile
 800b002:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b006:	f383 8811 	msr	BASEPRI, r3
 800b00a:	f3bf 8f6f 	isb	sy
 800b00e:	f3bf 8f4f 	dsb	sy
 800b012:	60bb      	str	r3, [r7, #8]
}
 800b014:	bf00      	nop
 800b016:	e7fe      	b.n	800b016 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b018:	4b1e      	ldr	r3, [pc, #120]	; (800b094 <xPortStartScheduler+0x134>)
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	021b      	lsls	r3, r3, #8
 800b01e:	4a1d      	ldr	r2, [pc, #116]	; (800b094 <xPortStartScheduler+0x134>)
 800b020:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b022:	4b1c      	ldr	r3, [pc, #112]	; (800b094 <xPortStartScheduler+0x134>)
 800b024:	681b      	ldr	r3, [r3, #0]
 800b026:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800b02a:	4a1a      	ldr	r2, [pc, #104]	; (800b094 <xPortStartScheduler+0x134>)
 800b02c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	b2da      	uxtb	r2, r3
 800b032:	697b      	ldr	r3, [r7, #20]
 800b034:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b036:	4b18      	ldr	r3, [pc, #96]	; (800b098 <xPortStartScheduler+0x138>)
 800b038:	681b      	ldr	r3, [r3, #0]
 800b03a:	4a17      	ldr	r2, [pc, #92]	; (800b098 <xPortStartScheduler+0x138>)
 800b03c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800b040:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b042:	4b15      	ldr	r3, [pc, #84]	; (800b098 <xPortStartScheduler+0x138>)
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	4a14      	ldr	r2, [pc, #80]	; (800b098 <xPortStartScheduler+0x138>)
 800b048:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800b04c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b04e:	f000 f8dd 	bl	800b20c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b052:	4b12      	ldr	r3, [pc, #72]	; (800b09c <xPortStartScheduler+0x13c>)
 800b054:	2200      	movs	r2, #0
 800b056:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800b058:	f000 f8fc 	bl	800b254 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b05c:	4b10      	ldr	r3, [pc, #64]	; (800b0a0 <xPortStartScheduler+0x140>)
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	4a0f      	ldr	r2, [pc, #60]	; (800b0a0 <xPortStartScheduler+0x140>)
 800b062:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800b066:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b068:	f7ff ff66 	bl	800af38 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b06c:	f7fe ff56 	bl	8009f1c <vTaskSwitchContext>
	prvTaskExitError();
 800b070:	f7ff ff20 	bl	800aeb4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b074:	2300      	movs	r3, #0
}
 800b076:	4618      	mov	r0, r3
 800b078:	3718      	adds	r7, #24
 800b07a:	46bd      	mov	sp, r7
 800b07c:	bd80      	pop	{r7, pc}
 800b07e:	bf00      	nop
 800b080:	e000ed00 	.word	0xe000ed00
 800b084:	410fc271 	.word	0x410fc271
 800b088:	410fc270 	.word	0x410fc270
 800b08c:	e000e400 	.word	0xe000e400
 800b090:	20000dcc 	.word	0x20000dcc
 800b094:	20000dd0 	.word	0x20000dd0
 800b098:	e000ed20 	.word	0xe000ed20
 800b09c:	20000024 	.word	0x20000024
 800b0a0:	e000ef34 	.word	0xe000ef34

0800b0a4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b0a4:	b480      	push	{r7}
 800b0a6:	b083      	sub	sp, #12
 800b0a8:	af00      	add	r7, sp, #0
	__asm volatile
 800b0aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b0ae:	f383 8811 	msr	BASEPRI, r3
 800b0b2:	f3bf 8f6f 	isb	sy
 800b0b6:	f3bf 8f4f 	dsb	sy
 800b0ba:	607b      	str	r3, [r7, #4]
}
 800b0bc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b0be:	4b0f      	ldr	r3, [pc, #60]	; (800b0fc <vPortEnterCritical+0x58>)
 800b0c0:	681b      	ldr	r3, [r3, #0]
 800b0c2:	3301      	adds	r3, #1
 800b0c4:	4a0d      	ldr	r2, [pc, #52]	; (800b0fc <vPortEnterCritical+0x58>)
 800b0c6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b0c8:	4b0c      	ldr	r3, [pc, #48]	; (800b0fc <vPortEnterCritical+0x58>)
 800b0ca:	681b      	ldr	r3, [r3, #0]
 800b0cc:	2b01      	cmp	r3, #1
 800b0ce:	d10f      	bne.n	800b0f0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b0d0:	4b0b      	ldr	r3, [pc, #44]	; (800b100 <vPortEnterCritical+0x5c>)
 800b0d2:	681b      	ldr	r3, [r3, #0]
 800b0d4:	b2db      	uxtb	r3, r3
 800b0d6:	2b00      	cmp	r3, #0
 800b0d8:	d00a      	beq.n	800b0f0 <vPortEnterCritical+0x4c>
	__asm volatile
 800b0da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b0de:	f383 8811 	msr	BASEPRI, r3
 800b0e2:	f3bf 8f6f 	isb	sy
 800b0e6:	f3bf 8f4f 	dsb	sy
 800b0ea:	603b      	str	r3, [r7, #0]
}
 800b0ec:	bf00      	nop
 800b0ee:	e7fe      	b.n	800b0ee <vPortEnterCritical+0x4a>
	}
}
 800b0f0:	bf00      	nop
 800b0f2:	370c      	adds	r7, #12
 800b0f4:	46bd      	mov	sp, r7
 800b0f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0fa:	4770      	bx	lr
 800b0fc:	20000024 	.word	0x20000024
 800b100:	e000ed04 	.word	0xe000ed04

0800b104 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b104:	b480      	push	{r7}
 800b106:	b083      	sub	sp, #12
 800b108:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b10a:	4b12      	ldr	r3, [pc, #72]	; (800b154 <vPortExitCritical+0x50>)
 800b10c:	681b      	ldr	r3, [r3, #0]
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d10a      	bne.n	800b128 <vPortExitCritical+0x24>
	__asm volatile
 800b112:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b116:	f383 8811 	msr	BASEPRI, r3
 800b11a:	f3bf 8f6f 	isb	sy
 800b11e:	f3bf 8f4f 	dsb	sy
 800b122:	607b      	str	r3, [r7, #4]
}
 800b124:	bf00      	nop
 800b126:	e7fe      	b.n	800b126 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800b128:	4b0a      	ldr	r3, [pc, #40]	; (800b154 <vPortExitCritical+0x50>)
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	3b01      	subs	r3, #1
 800b12e:	4a09      	ldr	r2, [pc, #36]	; (800b154 <vPortExitCritical+0x50>)
 800b130:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b132:	4b08      	ldr	r3, [pc, #32]	; (800b154 <vPortExitCritical+0x50>)
 800b134:	681b      	ldr	r3, [r3, #0]
 800b136:	2b00      	cmp	r3, #0
 800b138:	d105      	bne.n	800b146 <vPortExitCritical+0x42>
 800b13a:	2300      	movs	r3, #0
 800b13c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b13e:	683b      	ldr	r3, [r7, #0]
 800b140:	f383 8811 	msr	BASEPRI, r3
}
 800b144:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800b146:	bf00      	nop
 800b148:	370c      	adds	r7, #12
 800b14a:	46bd      	mov	sp, r7
 800b14c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b150:	4770      	bx	lr
 800b152:	bf00      	nop
 800b154:	20000024 	.word	0x20000024
	...

0800b160 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b160:	f3ef 8009 	mrs	r0, PSP
 800b164:	f3bf 8f6f 	isb	sy
 800b168:	4b15      	ldr	r3, [pc, #84]	; (800b1c0 <pxCurrentTCBConst>)
 800b16a:	681a      	ldr	r2, [r3, #0]
 800b16c:	f01e 0f10 	tst.w	lr, #16
 800b170:	bf08      	it	eq
 800b172:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b176:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b17a:	6010      	str	r0, [r2, #0]
 800b17c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b180:	f04f 0050 	mov.w	r0, #80	; 0x50
 800b184:	f380 8811 	msr	BASEPRI, r0
 800b188:	f3bf 8f4f 	dsb	sy
 800b18c:	f3bf 8f6f 	isb	sy
 800b190:	f7fe fec4 	bl	8009f1c <vTaskSwitchContext>
 800b194:	f04f 0000 	mov.w	r0, #0
 800b198:	f380 8811 	msr	BASEPRI, r0
 800b19c:	bc09      	pop	{r0, r3}
 800b19e:	6819      	ldr	r1, [r3, #0]
 800b1a0:	6808      	ldr	r0, [r1, #0]
 800b1a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1a6:	f01e 0f10 	tst.w	lr, #16
 800b1aa:	bf08      	it	eq
 800b1ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b1b0:	f380 8809 	msr	PSP, r0
 800b1b4:	f3bf 8f6f 	isb	sy
 800b1b8:	4770      	bx	lr
 800b1ba:	bf00      	nop
 800b1bc:	f3af 8000 	nop.w

0800b1c0 <pxCurrentTCBConst>:
 800b1c0:	200007a0 	.word	0x200007a0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b1c4:	bf00      	nop
 800b1c6:	bf00      	nop

0800b1c8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b1c8:	b580      	push	{r7, lr}
 800b1ca:	b082      	sub	sp, #8
 800b1cc:	af00      	add	r7, sp, #0
	__asm volatile
 800b1ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1d2:	f383 8811 	msr	BASEPRI, r3
 800b1d6:	f3bf 8f6f 	isb	sy
 800b1da:	f3bf 8f4f 	dsb	sy
 800b1de:	607b      	str	r3, [r7, #4]
}
 800b1e0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b1e2:	f7fe fde1 	bl	8009da8 <xTaskIncrementTick>
 800b1e6:	4603      	mov	r3, r0
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	d003      	beq.n	800b1f4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b1ec:	4b06      	ldr	r3, [pc, #24]	; (800b208 <xPortSysTickHandler+0x40>)
 800b1ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b1f2:	601a      	str	r2, [r3, #0]
 800b1f4:	2300      	movs	r3, #0
 800b1f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b1f8:	683b      	ldr	r3, [r7, #0]
 800b1fa:	f383 8811 	msr	BASEPRI, r3
}
 800b1fe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b200:	bf00      	nop
 800b202:	3708      	adds	r7, #8
 800b204:	46bd      	mov	sp, r7
 800b206:	bd80      	pop	{r7, pc}
 800b208:	e000ed04 	.word	0xe000ed04

0800b20c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b20c:	b480      	push	{r7}
 800b20e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b210:	4b0b      	ldr	r3, [pc, #44]	; (800b240 <vPortSetupTimerInterrupt+0x34>)
 800b212:	2200      	movs	r2, #0
 800b214:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b216:	4b0b      	ldr	r3, [pc, #44]	; (800b244 <vPortSetupTimerInterrupt+0x38>)
 800b218:	2200      	movs	r2, #0
 800b21a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b21c:	4b0a      	ldr	r3, [pc, #40]	; (800b248 <vPortSetupTimerInterrupt+0x3c>)
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	4a0a      	ldr	r2, [pc, #40]	; (800b24c <vPortSetupTimerInterrupt+0x40>)
 800b222:	fba2 2303 	umull	r2, r3, r2, r3
 800b226:	099b      	lsrs	r3, r3, #6
 800b228:	4a09      	ldr	r2, [pc, #36]	; (800b250 <vPortSetupTimerInterrupt+0x44>)
 800b22a:	3b01      	subs	r3, #1
 800b22c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b22e:	4b04      	ldr	r3, [pc, #16]	; (800b240 <vPortSetupTimerInterrupt+0x34>)
 800b230:	2207      	movs	r2, #7
 800b232:	601a      	str	r2, [r3, #0]
}
 800b234:	bf00      	nop
 800b236:	46bd      	mov	sp, r7
 800b238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b23c:	4770      	bx	lr
 800b23e:	bf00      	nop
 800b240:	e000e010 	.word	0xe000e010
 800b244:	e000e018 	.word	0xe000e018
 800b248:	20000004 	.word	0x20000004
 800b24c:	10624dd3 	.word	0x10624dd3
 800b250:	e000e014 	.word	0xe000e014

0800b254 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b254:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800b264 <vPortEnableVFP+0x10>
 800b258:	6801      	ldr	r1, [r0, #0]
 800b25a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800b25e:	6001      	str	r1, [r0, #0]
 800b260:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b262:	bf00      	nop
 800b264:	e000ed88 	.word	0xe000ed88

0800b268 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800b268:	b480      	push	{r7}
 800b26a:	b085      	sub	sp, #20
 800b26c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b26e:	f3ef 8305 	mrs	r3, IPSR
 800b272:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b274:	68fb      	ldr	r3, [r7, #12]
 800b276:	2b0f      	cmp	r3, #15
 800b278:	d914      	bls.n	800b2a4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b27a:	4a17      	ldr	r2, [pc, #92]	; (800b2d8 <vPortValidateInterruptPriority+0x70>)
 800b27c:	68fb      	ldr	r3, [r7, #12]
 800b27e:	4413      	add	r3, r2
 800b280:	781b      	ldrb	r3, [r3, #0]
 800b282:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b284:	4b15      	ldr	r3, [pc, #84]	; (800b2dc <vPortValidateInterruptPriority+0x74>)
 800b286:	781b      	ldrb	r3, [r3, #0]
 800b288:	7afa      	ldrb	r2, [r7, #11]
 800b28a:	429a      	cmp	r2, r3
 800b28c:	d20a      	bcs.n	800b2a4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800b28e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b292:	f383 8811 	msr	BASEPRI, r3
 800b296:	f3bf 8f6f 	isb	sy
 800b29a:	f3bf 8f4f 	dsb	sy
 800b29e:	607b      	str	r3, [r7, #4]
}
 800b2a0:	bf00      	nop
 800b2a2:	e7fe      	b.n	800b2a2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b2a4:	4b0e      	ldr	r3, [pc, #56]	; (800b2e0 <vPortValidateInterruptPriority+0x78>)
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800b2ac:	4b0d      	ldr	r3, [pc, #52]	; (800b2e4 <vPortValidateInterruptPriority+0x7c>)
 800b2ae:	681b      	ldr	r3, [r3, #0]
 800b2b0:	429a      	cmp	r2, r3
 800b2b2:	d90a      	bls.n	800b2ca <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800b2b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2b8:	f383 8811 	msr	BASEPRI, r3
 800b2bc:	f3bf 8f6f 	isb	sy
 800b2c0:	f3bf 8f4f 	dsb	sy
 800b2c4:	603b      	str	r3, [r7, #0]
}
 800b2c6:	bf00      	nop
 800b2c8:	e7fe      	b.n	800b2c8 <vPortValidateInterruptPriority+0x60>
	}
 800b2ca:	bf00      	nop
 800b2cc:	3714      	adds	r7, #20
 800b2ce:	46bd      	mov	sp, r7
 800b2d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2d4:	4770      	bx	lr
 800b2d6:	bf00      	nop
 800b2d8:	e000e3f0 	.word	0xe000e3f0
 800b2dc:	20000dcc 	.word	0x20000dcc
 800b2e0:	e000ed0c 	.word	0xe000ed0c
 800b2e4:	20000dd0 	.word	0x20000dd0

0800b2e8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b2e8:	b580      	push	{r7, lr}
 800b2ea:	b08a      	sub	sp, #40	; 0x28
 800b2ec:	af00      	add	r7, sp, #0
 800b2ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b2f0:	2300      	movs	r3, #0
 800b2f2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b2f4:	f7fe fc9c 	bl	8009c30 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b2f8:	4b5b      	ldr	r3, [pc, #364]	; (800b468 <pvPortMalloc+0x180>)
 800b2fa:	681b      	ldr	r3, [r3, #0]
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	d101      	bne.n	800b304 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b300:	f000 f920 	bl	800b544 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b304:	4b59      	ldr	r3, [pc, #356]	; (800b46c <pvPortMalloc+0x184>)
 800b306:	681a      	ldr	r2, [r3, #0]
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	4013      	ands	r3, r2
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	f040 8093 	bne.w	800b438 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	2b00      	cmp	r3, #0
 800b316:	d01d      	beq.n	800b354 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800b318:	2208      	movs	r2, #8
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	4413      	add	r3, r2
 800b31e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	f003 0307 	and.w	r3, r3, #7
 800b326:	2b00      	cmp	r3, #0
 800b328:	d014      	beq.n	800b354 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	f023 0307 	bic.w	r3, r3, #7
 800b330:	3308      	adds	r3, #8
 800b332:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	f003 0307 	and.w	r3, r3, #7
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	d00a      	beq.n	800b354 <pvPortMalloc+0x6c>
	__asm volatile
 800b33e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b342:	f383 8811 	msr	BASEPRI, r3
 800b346:	f3bf 8f6f 	isb	sy
 800b34a:	f3bf 8f4f 	dsb	sy
 800b34e:	617b      	str	r3, [r7, #20]
}
 800b350:	bf00      	nop
 800b352:	e7fe      	b.n	800b352 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	2b00      	cmp	r3, #0
 800b358:	d06e      	beq.n	800b438 <pvPortMalloc+0x150>
 800b35a:	4b45      	ldr	r3, [pc, #276]	; (800b470 <pvPortMalloc+0x188>)
 800b35c:	681b      	ldr	r3, [r3, #0]
 800b35e:	687a      	ldr	r2, [r7, #4]
 800b360:	429a      	cmp	r2, r3
 800b362:	d869      	bhi.n	800b438 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b364:	4b43      	ldr	r3, [pc, #268]	; (800b474 <pvPortMalloc+0x18c>)
 800b366:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b368:	4b42      	ldr	r3, [pc, #264]	; (800b474 <pvPortMalloc+0x18c>)
 800b36a:	681b      	ldr	r3, [r3, #0]
 800b36c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b36e:	e004      	b.n	800b37a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800b370:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b372:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b374:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b376:	681b      	ldr	r3, [r3, #0]
 800b378:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b37a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b37c:	685b      	ldr	r3, [r3, #4]
 800b37e:	687a      	ldr	r2, [r7, #4]
 800b380:	429a      	cmp	r2, r3
 800b382:	d903      	bls.n	800b38c <pvPortMalloc+0xa4>
 800b384:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b386:	681b      	ldr	r3, [r3, #0]
 800b388:	2b00      	cmp	r3, #0
 800b38a:	d1f1      	bne.n	800b370 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b38c:	4b36      	ldr	r3, [pc, #216]	; (800b468 <pvPortMalloc+0x180>)
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b392:	429a      	cmp	r2, r3
 800b394:	d050      	beq.n	800b438 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b396:	6a3b      	ldr	r3, [r7, #32]
 800b398:	681b      	ldr	r3, [r3, #0]
 800b39a:	2208      	movs	r2, #8
 800b39c:	4413      	add	r3, r2
 800b39e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b3a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3a2:	681a      	ldr	r2, [r3, #0]
 800b3a4:	6a3b      	ldr	r3, [r7, #32]
 800b3a6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b3a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3aa:	685a      	ldr	r2, [r3, #4]
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	1ad2      	subs	r2, r2, r3
 800b3b0:	2308      	movs	r3, #8
 800b3b2:	005b      	lsls	r3, r3, #1
 800b3b4:	429a      	cmp	r2, r3
 800b3b6:	d91f      	bls.n	800b3f8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b3b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	4413      	add	r3, r2
 800b3be:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b3c0:	69bb      	ldr	r3, [r7, #24]
 800b3c2:	f003 0307 	and.w	r3, r3, #7
 800b3c6:	2b00      	cmp	r3, #0
 800b3c8:	d00a      	beq.n	800b3e0 <pvPortMalloc+0xf8>
	__asm volatile
 800b3ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3ce:	f383 8811 	msr	BASEPRI, r3
 800b3d2:	f3bf 8f6f 	isb	sy
 800b3d6:	f3bf 8f4f 	dsb	sy
 800b3da:	613b      	str	r3, [r7, #16]
}
 800b3dc:	bf00      	nop
 800b3de:	e7fe      	b.n	800b3de <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b3e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3e2:	685a      	ldr	r2, [r3, #4]
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	1ad2      	subs	r2, r2, r3
 800b3e8:	69bb      	ldr	r3, [r7, #24]
 800b3ea:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b3ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3ee:	687a      	ldr	r2, [r7, #4]
 800b3f0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b3f2:	69b8      	ldr	r0, [r7, #24]
 800b3f4:	f000 f908 	bl	800b608 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b3f8:	4b1d      	ldr	r3, [pc, #116]	; (800b470 <pvPortMalloc+0x188>)
 800b3fa:	681a      	ldr	r2, [r3, #0]
 800b3fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3fe:	685b      	ldr	r3, [r3, #4]
 800b400:	1ad3      	subs	r3, r2, r3
 800b402:	4a1b      	ldr	r2, [pc, #108]	; (800b470 <pvPortMalloc+0x188>)
 800b404:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b406:	4b1a      	ldr	r3, [pc, #104]	; (800b470 <pvPortMalloc+0x188>)
 800b408:	681a      	ldr	r2, [r3, #0]
 800b40a:	4b1b      	ldr	r3, [pc, #108]	; (800b478 <pvPortMalloc+0x190>)
 800b40c:	681b      	ldr	r3, [r3, #0]
 800b40e:	429a      	cmp	r2, r3
 800b410:	d203      	bcs.n	800b41a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b412:	4b17      	ldr	r3, [pc, #92]	; (800b470 <pvPortMalloc+0x188>)
 800b414:	681b      	ldr	r3, [r3, #0]
 800b416:	4a18      	ldr	r2, [pc, #96]	; (800b478 <pvPortMalloc+0x190>)
 800b418:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b41a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b41c:	685a      	ldr	r2, [r3, #4]
 800b41e:	4b13      	ldr	r3, [pc, #76]	; (800b46c <pvPortMalloc+0x184>)
 800b420:	681b      	ldr	r3, [r3, #0]
 800b422:	431a      	orrs	r2, r3
 800b424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b426:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b428:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b42a:	2200      	movs	r2, #0
 800b42c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800b42e:	4b13      	ldr	r3, [pc, #76]	; (800b47c <pvPortMalloc+0x194>)
 800b430:	681b      	ldr	r3, [r3, #0]
 800b432:	3301      	adds	r3, #1
 800b434:	4a11      	ldr	r2, [pc, #68]	; (800b47c <pvPortMalloc+0x194>)
 800b436:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b438:	f7fe fc08 	bl	8009c4c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b43c:	69fb      	ldr	r3, [r7, #28]
 800b43e:	f003 0307 	and.w	r3, r3, #7
 800b442:	2b00      	cmp	r3, #0
 800b444:	d00a      	beq.n	800b45c <pvPortMalloc+0x174>
	__asm volatile
 800b446:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b44a:	f383 8811 	msr	BASEPRI, r3
 800b44e:	f3bf 8f6f 	isb	sy
 800b452:	f3bf 8f4f 	dsb	sy
 800b456:	60fb      	str	r3, [r7, #12]
}
 800b458:	bf00      	nop
 800b45a:	e7fe      	b.n	800b45a <pvPortMalloc+0x172>
	return pvReturn;
 800b45c:	69fb      	ldr	r3, [r7, #28]
}
 800b45e:	4618      	mov	r0, r3
 800b460:	3728      	adds	r7, #40	; 0x28
 800b462:	46bd      	mov	sp, r7
 800b464:	bd80      	pop	{r7, pc}
 800b466:	bf00      	nop
 800b468:	20001994 	.word	0x20001994
 800b46c:	200019a8 	.word	0x200019a8
 800b470:	20001998 	.word	0x20001998
 800b474:	2000198c 	.word	0x2000198c
 800b478:	2000199c 	.word	0x2000199c
 800b47c:	200019a0 	.word	0x200019a0

0800b480 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b480:	b580      	push	{r7, lr}
 800b482:	b086      	sub	sp, #24
 800b484:	af00      	add	r7, sp, #0
 800b486:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	2b00      	cmp	r3, #0
 800b490:	d04d      	beq.n	800b52e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b492:	2308      	movs	r3, #8
 800b494:	425b      	negs	r3, r3
 800b496:	697a      	ldr	r2, [r7, #20]
 800b498:	4413      	add	r3, r2
 800b49a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b49c:	697b      	ldr	r3, [r7, #20]
 800b49e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b4a0:	693b      	ldr	r3, [r7, #16]
 800b4a2:	685a      	ldr	r2, [r3, #4]
 800b4a4:	4b24      	ldr	r3, [pc, #144]	; (800b538 <vPortFree+0xb8>)
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	4013      	ands	r3, r2
 800b4aa:	2b00      	cmp	r3, #0
 800b4ac:	d10a      	bne.n	800b4c4 <vPortFree+0x44>
	__asm volatile
 800b4ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4b2:	f383 8811 	msr	BASEPRI, r3
 800b4b6:	f3bf 8f6f 	isb	sy
 800b4ba:	f3bf 8f4f 	dsb	sy
 800b4be:	60fb      	str	r3, [r7, #12]
}
 800b4c0:	bf00      	nop
 800b4c2:	e7fe      	b.n	800b4c2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b4c4:	693b      	ldr	r3, [r7, #16]
 800b4c6:	681b      	ldr	r3, [r3, #0]
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	d00a      	beq.n	800b4e2 <vPortFree+0x62>
	__asm volatile
 800b4cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4d0:	f383 8811 	msr	BASEPRI, r3
 800b4d4:	f3bf 8f6f 	isb	sy
 800b4d8:	f3bf 8f4f 	dsb	sy
 800b4dc:	60bb      	str	r3, [r7, #8]
}
 800b4de:	bf00      	nop
 800b4e0:	e7fe      	b.n	800b4e0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b4e2:	693b      	ldr	r3, [r7, #16]
 800b4e4:	685a      	ldr	r2, [r3, #4]
 800b4e6:	4b14      	ldr	r3, [pc, #80]	; (800b538 <vPortFree+0xb8>)
 800b4e8:	681b      	ldr	r3, [r3, #0]
 800b4ea:	4013      	ands	r3, r2
 800b4ec:	2b00      	cmp	r3, #0
 800b4ee:	d01e      	beq.n	800b52e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b4f0:	693b      	ldr	r3, [r7, #16]
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	2b00      	cmp	r3, #0
 800b4f6:	d11a      	bne.n	800b52e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b4f8:	693b      	ldr	r3, [r7, #16]
 800b4fa:	685a      	ldr	r2, [r3, #4]
 800b4fc:	4b0e      	ldr	r3, [pc, #56]	; (800b538 <vPortFree+0xb8>)
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	43db      	mvns	r3, r3
 800b502:	401a      	ands	r2, r3
 800b504:	693b      	ldr	r3, [r7, #16]
 800b506:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b508:	f7fe fb92 	bl	8009c30 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b50c:	693b      	ldr	r3, [r7, #16]
 800b50e:	685a      	ldr	r2, [r3, #4]
 800b510:	4b0a      	ldr	r3, [pc, #40]	; (800b53c <vPortFree+0xbc>)
 800b512:	681b      	ldr	r3, [r3, #0]
 800b514:	4413      	add	r3, r2
 800b516:	4a09      	ldr	r2, [pc, #36]	; (800b53c <vPortFree+0xbc>)
 800b518:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b51a:	6938      	ldr	r0, [r7, #16]
 800b51c:	f000 f874 	bl	800b608 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800b520:	4b07      	ldr	r3, [pc, #28]	; (800b540 <vPortFree+0xc0>)
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	3301      	adds	r3, #1
 800b526:	4a06      	ldr	r2, [pc, #24]	; (800b540 <vPortFree+0xc0>)
 800b528:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800b52a:	f7fe fb8f 	bl	8009c4c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b52e:	bf00      	nop
 800b530:	3718      	adds	r7, #24
 800b532:	46bd      	mov	sp, r7
 800b534:	bd80      	pop	{r7, pc}
 800b536:	bf00      	nop
 800b538:	200019a8 	.word	0x200019a8
 800b53c:	20001998 	.word	0x20001998
 800b540:	200019a4 	.word	0x200019a4

0800b544 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b544:	b480      	push	{r7}
 800b546:	b085      	sub	sp, #20
 800b548:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b54a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800b54e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b550:	4b27      	ldr	r3, [pc, #156]	; (800b5f0 <prvHeapInit+0xac>)
 800b552:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b554:	68fb      	ldr	r3, [r7, #12]
 800b556:	f003 0307 	and.w	r3, r3, #7
 800b55a:	2b00      	cmp	r3, #0
 800b55c:	d00c      	beq.n	800b578 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b55e:	68fb      	ldr	r3, [r7, #12]
 800b560:	3307      	adds	r3, #7
 800b562:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b564:	68fb      	ldr	r3, [r7, #12]
 800b566:	f023 0307 	bic.w	r3, r3, #7
 800b56a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b56c:	68ba      	ldr	r2, [r7, #8]
 800b56e:	68fb      	ldr	r3, [r7, #12]
 800b570:	1ad3      	subs	r3, r2, r3
 800b572:	4a1f      	ldr	r2, [pc, #124]	; (800b5f0 <prvHeapInit+0xac>)
 800b574:	4413      	add	r3, r2
 800b576:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b578:	68fb      	ldr	r3, [r7, #12]
 800b57a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b57c:	4a1d      	ldr	r2, [pc, #116]	; (800b5f4 <prvHeapInit+0xb0>)
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b582:	4b1c      	ldr	r3, [pc, #112]	; (800b5f4 <prvHeapInit+0xb0>)
 800b584:	2200      	movs	r2, #0
 800b586:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	68ba      	ldr	r2, [r7, #8]
 800b58c:	4413      	add	r3, r2
 800b58e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b590:	2208      	movs	r2, #8
 800b592:	68fb      	ldr	r3, [r7, #12]
 800b594:	1a9b      	subs	r3, r3, r2
 800b596:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b598:	68fb      	ldr	r3, [r7, #12]
 800b59a:	f023 0307 	bic.w	r3, r3, #7
 800b59e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b5a0:	68fb      	ldr	r3, [r7, #12]
 800b5a2:	4a15      	ldr	r2, [pc, #84]	; (800b5f8 <prvHeapInit+0xb4>)
 800b5a4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b5a6:	4b14      	ldr	r3, [pc, #80]	; (800b5f8 <prvHeapInit+0xb4>)
 800b5a8:	681b      	ldr	r3, [r3, #0]
 800b5aa:	2200      	movs	r2, #0
 800b5ac:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b5ae:	4b12      	ldr	r3, [pc, #72]	; (800b5f8 <prvHeapInit+0xb4>)
 800b5b0:	681b      	ldr	r3, [r3, #0]
 800b5b2:	2200      	movs	r2, #0
 800b5b4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b5ba:	683b      	ldr	r3, [r7, #0]
 800b5bc:	68fa      	ldr	r2, [r7, #12]
 800b5be:	1ad2      	subs	r2, r2, r3
 800b5c0:	683b      	ldr	r3, [r7, #0]
 800b5c2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b5c4:	4b0c      	ldr	r3, [pc, #48]	; (800b5f8 <prvHeapInit+0xb4>)
 800b5c6:	681a      	ldr	r2, [r3, #0]
 800b5c8:	683b      	ldr	r3, [r7, #0]
 800b5ca:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b5cc:	683b      	ldr	r3, [r7, #0]
 800b5ce:	685b      	ldr	r3, [r3, #4]
 800b5d0:	4a0a      	ldr	r2, [pc, #40]	; (800b5fc <prvHeapInit+0xb8>)
 800b5d2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b5d4:	683b      	ldr	r3, [r7, #0]
 800b5d6:	685b      	ldr	r3, [r3, #4]
 800b5d8:	4a09      	ldr	r2, [pc, #36]	; (800b600 <prvHeapInit+0xbc>)
 800b5da:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b5dc:	4b09      	ldr	r3, [pc, #36]	; (800b604 <prvHeapInit+0xc0>)
 800b5de:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800b5e2:	601a      	str	r2, [r3, #0]
}
 800b5e4:	bf00      	nop
 800b5e6:	3714      	adds	r7, #20
 800b5e8:	46bd      	mov	sp, r7
 800b5ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ee:	4770      	bx	lr
 800b5f0:	20000dd4 	.word	0x20000dd4
 800b5f4:	2000198c 	.word	0x2000198c
 800b5f8:	20001994 	.word	0x20001994
 800b5fc:	2000199c 	.word	0x2000199c
 800b600:	20001998 	.word	0x20001998
 800b604:	200019a8 	.word	0x200019a8

0800b608 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b608:	b480      	push	{r7}
 800b60a:	b085      	sub	sp, #20
 800b60c:	af00      	add	r7, sp, #0
 800b60e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b610:	4b28      	ldr	r3, [pc, #160]	; (800b6b4 <prvInsertBlockIntoFreeList+0xac>)
 800b612:	60fb      	str	r3, [r7, #12]
 800b614:	e002      	b.n	800b61c <prvInsertBlockIntoFreeList+0x14>
 800b616:	68fb      	ldr	r3, [r7, #12]
 800b618:	681b      	ldr	r3, [r3, #0]
 800b61a:	60fb      	str	r3, [r7, #12]
 800b61c:	68fb      	ldr	r3, [r7, #12]
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	687a      	ldr	r2, [r7, #4]
 800b622:	429a      	cmp	r2, r3
 800b624:	d8f7      	bhi.n	800b616 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b626:	68fb      	ldr	r3, [r7, #12]
 800b628:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b62a:	68fb      	ldr	r3, [r7, #12]
 800b62c:	685b      	ldr	r3, [r3, #4]
 800b62e:	68ba      	ldr	r2, [r7, #8]
 800b630:	4413      	add	r3, r2
 800b632:	687a      	ldr	r2, [r7, #4]
 800b634:	429a      	cmp	r2, r3
 800b636:	d108      	bne.n	800b64a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b638:	68fb      	ldr	r3, [r7, #12]
 800b63a:	685a      	ldr	r2, [r3, #4]
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	685b      	ldr	r3, [r3, #4]
 800b640:	441a      	add	r2, r3
 800b642:	68fb      	ldr	r3, [r7, #12]
 800b644:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b646:	68fb      	ldr	r3, [r7, #12]
 800b648:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	685b      	ldr	r3, [r3, #4]
 800b652:	68ba      	ldr	r2, [r7, #8]
 800b654:	441a      	add	r2, r3
 800b656:	68fb      	ldr	r3, [r7, #12]
 800b658:	681b      	ldr	r3, [r3, #0]
 800b65a:	429a      	cmp	r2, r3
 800b65c:	d118      	bne.n	800b690 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b65e:	68fb      	ldr	r3, [r7, #12]
 800b660:	681a      	ldr	r2, [r3, #0]
 800b662:	4b15      	ldr	r3, [pc, #84]	; (800b6b8 <prvInsertBlockIntoFreeList+0xb0>)
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	429a      	cmp	r2, r3
 800b668:	d00d      	beq.n	800b686 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	685a      	ldr	r2, [r3, #4]
 800b66e:	68fb      	ldr	r3, [r7, #12]
 800b670:	681b      	ldr	r3, [r3, #0]
 800b672:	685b      	ldr	r3, [r3, #4]
 800b674:	441a      	add	r2, r3
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b67a:	68fb      	ldr	r3, [r7, #12]
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	681a      	ldr	r2, [r3, #0]
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	601a      	str	r2, [r3, #0]
 800b684:	e008      	b.n	800b698 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b686:	4b0c      	ldr	r3, [pc, #48]	; (800b6b8 <prvInsertBlockIntoFreeList+0xb0>)
 800b688:	681a      	ldr	r2, [r3, #0]
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	601a      	str	r2, [r3, #0]
 800b68e:	e003      	b.n	800b698 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b690:	68fb      	ldr	r3, [r7, #12]
 800b692:	681a      	ldr	r2, [r3, #0]
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b698:	68fa      	ldr	r2, [r7, #12]
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	429a      	cmp	r2, r3
 800b69e:	d002      	beq.n	800b6a6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b6a0:	68fb      	ldr	r3, [r7, #12]
 800b6a2:	687a      	ldr	r2, [r7, #4]
 800b6a4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b6a6:	bf00      	nop
 800b6a8:	3714      	adds	r7, #20
 800b6aa:	46bd      	mov	sp, r7
 800b6ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6b0:	4770      	bx	lr
 800b6b2:	bf00      	nop
 800b6b4:	2000198c 	.word	0x2000198c
 800b6b8:	20001994 	.word	0x20001994

0800b6bc <__errno>:
 800b6bc:	4b01      	ldr	r3, [pc, #4]	; (800b6c4 <__errno+0x8>)
 800b6be:	6818      	ldr	r0, [r3, #0]
 800b6c0:	4770      	bx	lr
 800b6c2:	bf00      	nop
 800b6c4:	20000028 	.word	0x20000028

0800b6c8 <__libc_init_array>:
 800b6c8:	b570      	push	{r4, r5, r6, lr}
 800b6ca:	4d0d      	ldr	r5, [pc, #52]	; (800b700 <__libc_init_array+0x38>)
 800b6cc:	4c0d      	ldr	r4, [pc, #52]	; (800b704 <__libc_init_array+0x3c>)
 800b6ce:	1b64      	subs	r4, r4, r5
 800b6d0:	10a4      	asrs	r4, r4, #2
 800b6d2:	2600      	movs	r6, #0
 800b6d4:	42a6      	cmp	r6, r4
 800b6d6:	d109      	bne.n	800b6ec <__libc_init_array+0x24>
 800b6d8:	4d0b      	ldr	r5, [pc, #44]	; (800b708 <__libc_init_array+0x40>)
 800b6da:	4c0c      	ldr	r4, [pc, #48]	; (800b70c <__libc_init_array+0x44>)
 800b6dc:	f000 ff84 	bl	800c5e8 <_init>
 800b6e0:	1b64      	subs	r4, r4, r5
 800b6e2:	10a4      	asrs	r4, r4, #2
 800b6e4:	2600      	movs	r6, #0
 800b6e6:	42a6      	cmp	r6, r4
 800b6e8:	d105      	bne.n	800b6f6 <__libc_init_array+0x2e>
 800b6ea:	bd70      	pop	{r4, r5, r6, pc}
 800b6ec:	f855 3b04 	ldr.w	r3, [r5], #4
 800b6f0:	4798      	blx	r3
 800b6f2:	3601      	adds	r6, #1
 800b6f4:	e7ee      	b.n	800b6d4 <__libc_init_array+0xc>
 800b6f6:	f855 3b04 	ldr.w	r3, [r5], #4
 800b6fa:	4798      	blx	r3
 800b6fc:	3601      	adds	r6, #1
 800b6fe:	e7f2      	b.n	800b6e6 <__libc_init_array+0x1e>
 800b700:	0800ccd8 	.word	0x0800ccd8
 800b704:	0800ccd8 	.word	0x0800ccd8
 800b708:	0800ccd8 	.word	0x0800ccd8
 800b70c:	0800ccdc 	.word	0x0800ccdc

0800b710 <memcpy>:
 800b710:	440a      	add	r2, r1
 800b712:	4291      	cmp	r1, r2
 800b714:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800b718:	d100      	bne.n	800b71c <memcpy+0xc>
 800b71a:	4770      	bx	lr
 800b71c:	b510      	push	{r4, lr}
 800b71e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b722:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b726:	4291      	cmp	r1, r2
 800b728:	d1f9      	bne.n	800b71e <memcpy+0xe>
 800b72a:	bd10      	pop	{r4, pc}

0800b72c <memset>:
 800b72c:	4402      	add	r2, r0
 800b72e:	4603      	mov	r3, r0
 800b730:	4293      	cmp	r3, r2
 800b732:	d100      	bne.n	800b736 <memset+0xa>
 800b734:	4770      	bx	lr
 800b736:	f803 1b01 	strb.w	r1, [r3], #1
 800b73a:	e7f9      	b.n	800b730 <memset+0x4>

0800b73c <iprintf>:
 800b73c:	b40f      	push	{r0, r1, r2, r3}
 800b73e:	4b0a      	ldr	r3, [pc, #40]	; (800b768 <iprintf+0x2c>)
 800b740:	b513      	push	{r0, r1, r4, lr}
 800b742:	681c      	ldr	r4, [r3, #0]
 800b744:	b124      	cbz	r4, 800b750 <iprintf+0x14>
 800b746:	69a3      	ldr	r3, [r4, #24]
 800b748:	b913      	cbnz	r3, 800b750 <iprintf+0x14>
 800b74a:	4620      	mov	r0, r4
 800b74c:	f000 f866 	bl	800b81c <__sinit>
 800b750:	ab05      	add	r3, sp, #20
 800b752:	9a04      	ldr	r2, [sp, #16]
 800b754:	68a1      	ldr	r1, [r4, #8]
 800b756:	9301      	str	r3, [sp, #4]
 800b758:	4620      	mov	r0, r4
 800b75a:	f000 f983 	bl	800ba64 <_vfiprintf_r>
 800b75e:	b002      	add	sp, #8
 800b760:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b764:	b004      	add	sp, #16
 800b766:	4770      	bx	lr
 800b768:	20000028 	.word	0x20000028

0800b76c <std>:
 800b76c:	2300      	movs	r3, #0
 800b76e:	b510      	push	{r4, lr}
 800b770:	4604      	mov	r4, r0
 800b772:	e9c0 3300 	strd	r3, r3, [r0]
 800b776:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b77a:	6083      	str	r3, [r0, #8]
 800b77c:	8181      	strh	r1, [r0, #12]
 800b77e:	6643      	str	r3, [r0, #100]	; 0x64
 800b780:	81c2      	strh	r2, [r0, #14]
 800b782:	6183      	str	r3, [r0, #24]
 800b784:	4619      	mov	r1, r3
 800b786:	2208      	movs	r2, #8
 800b788:	305c      	adds	r0, #92	; 0x5c
 800b78a:	f7ff ffcf 	bl	800b72c <memset>
 800b78e:	4b05      	ldr	r3, [pc, #20]	; (800b7a4 <std+0x38>)
 800b790:	6263      	str	r3, [r4, #36]	; 0x24
 800b792:	4b05      	ldr	r3, [pc, #20]	; (800b7a8 <std+0x3c>)
 800b794:	62a3      	str	r3, [r4, #40]	; 0x28
 800b796:	4b05      	ldr	r3, [pc, #20]	; (800b7ac <std+0x40>)
 800b798:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b79a:	4b05      	ldr	r3, [pc, #20]	; (800b7b0 <std+0x44>)
 800b79c:	6224      	str	r4, [r4, #32]
 800b79e:	6323      	str	r3, [r4, #48]	; 0x30
 800b7a0:	bd10      	pop	{r4, pc}
 800b7a2:	bf00      	nop
 800b7a4:	0800c00d 	.word	0x0800c00d
 800b7a8:	0800c02f 	.word	0x0800c02f
 800b7ac:	0800c067 	.word	0x0800c067
 800b7b0:	0800c08b 	.word	0x0800c08b

0800b7b4 <_cleanup_r>:
 800b7b4:	4901      	ldr	r1, [pc, #4]	; (800b7bc <_cleanup_r+0x8>)
 800b7b6:	f000 b8af 	b.w	800b918 <_fwalk_reent>
 800b7ba:	bf00      	nop
 800b7bc:	0800c365 	.word	0x0800c365

0800b7c0 <__sfmoreglue>:
 800b7c0:	b570      	push	{r4, r5, r6, lr}
 800b7c2:	1e4a      	subs	r2, r1, #1
 800b7c4:	2568      	movs	r5, #104	; 0x68
 800b7c6:	4355      	muls	r5, r2
 800b7c8:	460e      	mov	r6, r1
 800b7ca:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b7ce:	f000 f8c5 	bl	800b95c <_malloc_r>
 800b7d2:	4604      	mov	r4, r0
 800b7d4:	b140      	cbz	r0, 800b7e8 <__sfmoreglue+0x28>
 800b7d6:	2100      	movs	r1, #0
 800b7d8:	e9c0 1600 	strd	r1, r6, [r0]
 800b7dc:	300c      	adds	r0, #12
 800b7de:	60a0      	str	r0, [r4, #8]
 800b7e0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b7e4:	f7ff ffa2 	bl	800b72c <memset>
 800b7e8:	4620      	mov	r0, r4
 800b7ea:	bd70      	pop	{r4, r5, r6, pc}

0800b7ec <__sfp_lock_acquire>:
 800b7ec:	4801      	ldr	r0, [pc, #4]	; (800b7f4 <__sfp_lock_acquire+0x8>)
 800b7ee:	f000 b8b3 	b.w	800b958 <__retarget_lock_acquire_recursive>
 800b7f2:	bf00      	nop
 800b7f4:	2000dd1c 	.word	0x2000dd1c

0800b7f8 <__sfp_lock_release>:
 800b7f8:	4801      	ldr	r0, [pc, #4]	; (800b800 <__sfp_lock_release+0x8>)
 800b7fa:	f000 b8ae 	b.w	800b95a <__retarget_lock_release_recursive>
 800b7fe:	bf00      	nop
 800b800:	2000dd1c 	.word	0x2000dd1c

0800b804 <__sinit_lock_acquire>:
 800b804:	4801      	ldr	r0, [pc, #4]	; (800b80c <__sinit_lock_acquire+0x8>)
 800b806:	f000 b8a7 	b.w	800b958 <__retarget_lock_acquire_recursive>
 800b80a:	bf00      	nop
 800b80c:	2000dd17 	.word	0x2000dd17

0800b810 <__sinit_lock_release>:
 800b810:	4801      	ldr	r0, [pc, #4]	; (800b818 <__sinit_lock_release+0x8>)
 800b812:	f000 b8a2 	b.w	800b95a <__retarget_lock_release_recursive>
 800b816:	bf00      	nop
 800b818:	2000dd17 	.word	0x2000dd17

0800b81c <__sinit>:
 800b81c:	b510      	push	{r4, lr}
 800b81e:	4604      	mov	r4, r0
 800b820:	f7ff fff0 	bl	800b804 <__sinit_lock_acquire>
 800b824:	69a3      	ldr	r3, [r4, #24]
 800b826:	b11b      	cbz	r3, 800b830 <__sinit+0x14>
 800b828:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b82c:	f7ff bff0 	b.w	800b810 <__sinit_lock_release>
 800b830:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b834:	6523      	str	r3, [r4, #80]	; 0x50
 800b836:	4b13      	ldr	r3, [pc, #76]	; (800b884 <__sinit+0x68>)
 800b838:	4a13      	ldr	r2, [pc, #76]	; (800b888 <__sinit+0x6c>)
 800b83a:	681b      	ldr	r3, [r3, #0]
 800b83c:	62a2      	str	r2, [r4, #40]	; 0x28
 800b83e:	42a3      	cmp	r3, r4
 800b840:	bf04      	itt	eq
 800b842:	2301      	moveq	r3, #1
 800b844:	61a3      	streq	r3, [r4, #24]
 800b846:	4620      	mov	r0, r4
 800b848:	f000 f820 	bl	800b88c <__sfp>
 800b84c:	6060      	str	r0, [r4, #4]
 800b84e:	4620      	mov	r0, r4
 800b850:	f000 f81c 	bl	800b88c <__sfp>
 800b854:	60a0      	str	r0, [r4, #8]
 800b856:	4620      	mov	r0, r4
 800b858:	f000 f818 	bl	800b88c <__sfp>
 800b85c:	2200      	movs	r2, #0
 800b85e:	60e0      	str	r0, [r4, #12]
 800b860:	2104      	movs	r1, #4
 800b862:	6860      	ldr	r0, [r4, #4]
 800b864:	f7ff ff82 	bl	800b76c <std>
 800b868:	68a0      	ldr	r0, [r4, #8]
 800b86a:	2201      	movs	r2, #1
 800b86c:	2109      	movs	r1, #9
 800b86e:	f7ff ff7d 	bl	800b76c <std>
 800b872:	68e0      	ldr	r0, [r4, #12]
 800b874:	2202      	movs	r2, #2
 800b876:	2112      	movs	r1, #18
 800b878:	f7ff ff78 	bl	800b76c <std>
 800b87c:	2301      	movs	r3, #1
 800b87e:	61a3      	str	r3, [r4, #24]
 800b880:	e7d2      	b.n	800b828 <__sinit+0xc>
 800b882:	bf00      	nop
 800b884:	0800cc38 	.word	0x0800cc38
 800b888:	0800b7b5 	.word	0x0800b7b5

0800b88c <__sfp>:
 800b88c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b88e:	4607      	mov	r7, r0
 800b890:	f7ff ffac 	bl	800b7ec <__sfp_lock_acquire>
 800b894:	4b1e      	ldr	r3, [pc, #120]	; (800b910 <__sfp+0x84>)
 800b896:	681e      	ldr	r6, [r3, #0]
 800b898:	69b3      	ldr	r3, [r6, #24]
 800b89a:	b913      	cbnz	r3, 800b8a2 <__sfp+0x16>
 800b89c:	4630      	mov	r0, r6
 800b89e:	f7ff ffbd 	bl	800b81c <__sinit>
 800b8a2:	3648      	adds	r6, #72	; 0x48
 800b8a4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b8a8:	3b01      	subs	r3, #1
 800b8aa:	d503      	bpl.n	800b8b4 <__sfp+0x28>
 800b8ac:	6833      	ldr	r3, [r6, #0]
 800b8ae:	b30b      	cbz	r3, 800b8f4 <__sfp+0x68>
 800b8b0:	6836      	ldr	r6, [r6, #0]
 800b8b2:	e7f7      	b.n	800b8a4 <__sfp+0x18>
 800b8b4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b8b8:	b9d5      	cbnz	r5, 800b8f0 <__sfp+0x64>
 800b8ba:	4b16      	ldr	r3, [pc, #88]	; (800b914 <__sfp+0x88>)
 800b8bc:	60e3      	str	r3, [r4, #12]
 800b8be:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b8c2:	6665      	str	r5, [r4, #100]	; 0x64
 800b8c4:	f000 f847 	bl	800b956 <__retarget_lock_init_recursive>
 800b8c8:	f7ff ff96 	bl	800b7f8 <__sfp_lock_release>
 800b8cc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b8d0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b8d4:	6025      	str	r5, [r4, #0]
 800b8d6:	61a5      	str	r5, [r4, #24]
 800b8d8:	2208      	movs	r2, #8
 800b8da:	4629      	mov	r1, r5
 800b8dc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b8e0:	f7ff ff24 	bl	800b72c <memset>
 800b8e4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b8e8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b8ec:	4620      	mov	r0, r4
 800b8ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b8f0:	3468      	adds	r4, #104	; 0x68
 800b8f2:	e7d9      	b.n	800b8a8 <__sfp+0x1c>
 800b8f4:	2104      	movs	r1, #4
 800b8f6:	4638      	mov	r0, r7
 800b8f8:	f7ff ff62 	bl	800b7c0 <__sfmoreglue>
 800b8fc:	4604      	mov	r4, r0
 800b8fe:	6030      	str	r0, [r6, #0]
 800b900:	2800      	cmp	r0, #0
 800b902:	d1d5      	bne.n	800b8b0 <__sfp+0x24>
 800b904:	f7ff ff78 	bl	800b7f8 <__sfp_lock_release>
 800b908:	230c      	movs	r3, #12
 800b90a:	603b      	str	r3, [r7, #0]
 800b90c:	e7ee      	b.n	800b8ec <__sfp+0x60>
 800b90e:	bf00      	nop
 800b910:	0800cc38 	.word	0x0800cc38
 800b914:	ffff0001 	.word	0xffff0001

0800b918 <_fwalk_reent>:
 800b918:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b91c:	4606      	mov	r6, r0
 800b91e:	4688      	mov	r8, r1
 800b920:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b924:	2700      	movs	r7, #0
 800b926:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b92a:	f1b9 0901 	subs.w	r9, r9, #1
 800b92e:	d505      	bpl.n	800b93c <_fwalk_reent+0x24>
 800b930:	6824      	ldr	r4, [r4, #0]
 800b932:	2c00      	cmp	r4, #0
 800b934:	d1f7      	bne.n	800b926 <_fwalk_reent+0xe>
 800b936:	4638      	mov	r0, r7
 800b938:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b93c:	89ab      	ldrh	r3, [r5, #12]
 800b93e:	2b01      	cmp	r3, #1
 800b940:	d907      	bls.n	800b952 <_fwalk_reent+0x3a>
 800b942:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b946:	3301      	adds	r3, #1
 800b948:	d003      	beq.n	800b952 <_fwalk_reent+0x3a>
 800b94a:	4629      	mov	r1, r5
 800b94c:	4630      	mov	r0, r6
 800b94e:	47c0      	blx	r8
 800b950:	4307      	orrs	r7, r0
 800b952:	3568      	adds	r5, #104	; 0x68
 800b954:	e7e9      	b.n	800b92a <_fwalk_reent+0x12>

0800b956 <__retarget_lock_init_recursive>:
 800b956:	4770      	bx	lr

0800b958 <__retarget_lock_acquire_recursive>:
 800b958:	4770      	bx	lr

0800b95a <__retarget_lock_release_recursive>:
 800b95a:	4770      	bx	lr

0800b95c <_malloc_r>:
 800b95c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b95e:	1ccd      	adds	r5, r1, #3
 800b960:	f025 0503 	bic.w	r5, r5, #3
 800b964:	3508      	adds	r5, #8
 800b966:	2d0c      	cmp	r5, #12
 800b968:	bf38      	it	cc
 800b96a:	250c      	movcc	r5, #12
 800b96c:	2d00      	cmp	r5, #0
 800b96e:	4606      	mov	r6, r0
 800b970:	db01      	blt.n	800b976 <_malloc_r+0x1a>
 800b972:	42a9      	cmp	r1, r5
 800b974:	d903      	bls.n	800b97e <_malloc_r+0x22>
 800b976:	230c      	movs	r3, #12
 800b978:	6033      	str	r3, [r6, #0]
 800b97a:	2000      	movs	r0, #0
 800b97c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b97e:	f000 fda3 	bl	800c4c8 <__malloc_lock>
 800b982:	4921      	ldr	r1, [pc, #132]	; (800ba08 <_malloc_r+0xac>)
 800b984:	680a      	ldr	r2, [r1, #0]
 800b986:	4614      	mov	r4, r2
 800b988:	b99c      	cbnz	r4, 800b9b2 <_malloc_r+0x56>
 800b98a:	4f20      	ldr	r7, [pc, #128]	; (800ba0c <_malloc_r+0xb0>)
 800b98c:	683b      	ldr	r3, [r7, #0]
 800b98e:	b923      	cbnz	r3, 800b99a <_malloc_r+0x3e>
 800b990:	4621      	mov	r1, r4
 800b992:	4630      	mov	r0, r6
 800b994:	f000 fb2a 	bl	800bfec <_sbrk_r>
 800b998:	6038      	str	r0, [r7, #0]
 800b99a:	4629      	mov	r1, r5
 800b99c:	4630      	mov	r0, r6
 800b99e:	f000 fb25 	bl	800bfec <_sbrk_r>
 800b9a2:	1c43      	adds	r3, r0, #1
 800b9a4:	d123      	bne.n	800b9ee <_malloc_r+0x92>
 800b9a6:	230c      	movs	r3, #12
 800b9a8:	6033      	str	r3, [r6, #0]
 800b9aa:	4630      	mov	r0, r6
 800b9ac:	f000 fd92 	bl	800c4d4 <__malloc_unlock>
 800b9b0:	e7e3      	b.n	800b97a <_malloc_r+0x1e>
 800b9b2:	6823      	ldr	r3, [r4, #0]
 800b9b4:	1b5b      	subs	r3, r3, r5
 800b9b6:	d417      	bmi.n	800b9e8 <_malloc_r+0x8c>
 800b9b8:	2b0b      	cmp	r3, #11
 800b9ba:	d903      	bls.n	800b9c4 <_malloc_r+0x68>
 800b9bc:	6023      	str	r3, [r4, #0]
 800b9be:	441c      	add	r4, r3
 800b9c0:	6025      	str	r5, [r4, #0]
 800b9c2:	e004      	b.n	800b9ce <_malloc_r+0x72>
 800b9c4:	6863      	ldr	r3, [r4, #4]
 800b9c6:	42a2      	cmp	r2, r4
 800b9c8:	bf0c      	ite	eq
 800b9ca:	600b      	streq	r3, [r1, #0]
 800b9cc:	6053      	strne	r3, [r2, #4]
 800b9ce:	4630      	mov	r0, r6
 800b9d0:	f000 fd80 	bl	800c4d4 <__malloc_unlock>
 800b9d4:	f104 000b 	add.w	r0, r4, #11
 800b9d8:	1d23      	adds	r3, r4, #4
 800b9da:	f020 0007 	bic.w	r0, r0, #7
 800b9de:	1ac2      	subs	r2, r0, r3
 800b9e0:	d0cc      	beq.n	800b97c <_malloc_r+0x20>
 800b9e2:	1a1b      	subs	r3, r3, r0
 800b9e4:	50a3      	str	r3, [r4, r2]
 800b9e6:	e7c9      	b.n	800b97c <_malloc_r+0x20>
 800b9e8:	4622      	mov	r2, r4
 800b9ea:	6864      	ldr	r4, [r4, #4]
 800b9ec:	e7cc      	b.n	800b988 <_malloc_r+0x2c>
 800b9ee:	1cc4      	adds	r4, r0, #3
 800b9f0:	f024 0403 	bic.w	r4, r4, #3
 800b9f4:	42a0      	cmp	r0, r4
 800b9f6:	d0e3      	beq.n	800b9c0 <_malloc_r+0x64>
 800b9f8:	1a21      	subs	r1, r4, r0
 800b9fa:	4630      	mov	r0, r6
 800b9fc:	f000 faf6 	bl	800bfec <_sbrk_r>
 800ba00:	3001      	adds	r0, #1
 800ba02:	d1dd      	bne.n	800b9c0 <_malloc_r+0x64>
 800ba04:	e7cf      	b.n	800b9a6 <_malloc_r+0x4a>
 800ba06:	bf00      	nop
 800ba08:	200019ac 	.word	0x200019ac
 800ba0c:	200019b0 	.word	0x200019b0

0800ba10 <__sfputc_r>:
 800ba10:	6893      	ldr	r3, [r2, #8]
 800ba12:	3b01      	subs	r3, #1
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	b410      	push	{r4}
 800ba18:	6093      	str	r3, [r2, #8]
 800ba1a:	da08      	bge.n	800ba2e <__sfputc_r+0x1e>
 800ba1c:	6994      	ldr	r4, [r2, #24]
 800ba1e:	42a3      	cmp	r3, r4
 800ba20:	db01      	blt.n	800ba26 <__sfputc_r+0x16>
 800ba22:	290a      	cmp	r1, #10
 800ba24:	d103      	bne.n	800ba2e <__sfputc_r+0x1e>
 800ba26:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ba2a:	f000 bb33 	b.w	800c094 <__swbuf_r>
 800ba2e:	6813      	ldr	r3, [r2, #0]
 800ba30:	1c58      	adds	r0, r3, #1
 800ba32:	6010      	str	r0, [r2, #0]
 800ba34:	7019      	strb	r1, [r3, #0]
 800ba36:	4608      	mov	r0, r1
 800ba38:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ba3c:	4770      	bx	lr

0800ba3e <__sfputs_r>:
 800ba3e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba40:	4606      	mov	r6, r0
 800ba42:	460f      	mov	r7, r1
 800ba44:	4614      	mov	r4, r2
 800ba46:	18d5      	adds	r5, r2, r3
 800ba48:	42ac      	cmp	r4, r5
 800ba4a:	d101      	bne.n	800ba50 <__sfputs_r+0x12>
 800ba4c:	2000      	movs	r0, #0
 800ba4e:	e007      	b.n	800ba60 <__sfputs_r+0x22>
 800ba50:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba54:	463a      	mov	r2, r7
 800ba56:	4630      	mov	r0, r6
 800ba58:	f7ff ffda 	bl	800ba10 <__sfputc_r>
 800ba5c:	1c43      	adds	r3, r0, #1
 800ba5e:	d1f3      	bne.n	800ba48 <__sfputs_r+0xa>
 800ba60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ba64 <_vfiprintf_r>:
 800ba64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba68:	460d      	mov	r5, r1
 800ba6a:	b09d      	sub	sp, #116	; 0x74
 800ba6c:	4614      	mov	r4, r2
 800ba6e:	4698      	mov	r8, r3
 800ba70:	4606      	mov	r6, r0
 800ba72:	b118      	cbz	r0, 800ba7c <_vfiprintf_r+0x18>
 800ba74:	6983      	ldr	r3, [r0, #24]
 800ba76:	b90b      	cbnz	r3, 800ba7c <_vfiprintf_r+0x18>
 800ba78:	f7ff fed0 	bl	800b81c <__sinit>
 800ba7c:	4b89      	ldr	r3, [pc, #548]	; (800bca4 <_vfiprintf_r+0x240>)
 800ba7e:	429d      	cmp	r5, r3
 800ba80:	d11b      	bne.n	800baba <_vfiprintf_r+0x56>
 800ba82:	6875      	ldr	r5, [r6, #4]
 800ba84:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ba86:	07d9      	lsls	r1, r3, #31
 800ba88:	d405      	bmi.n	800ba96 <_vfiprintf_r+0x32>
 800ba8a:	89ab      	ldrh	r3, [r5, #12]
 800ba8c:	059a      	lsls	r2, r3, #22
 800ba8e:	d402      	bmi.n	800ba96 <_vfiprintf_r+0x32>
 800ba90:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ba92:	f7ff ff61 	bl	800b958 <__retarget_lock_acquire_recursive>
 800ba96:	89ab      	ldrh	r3, [r5, #12]
 800ba98:	071b      	lsls	r3, r3, #28
 800ba9a:	d501      	bpl.n	800baa0 <_vfiprintf_r+0x3c>
 800ba9c:	692b      	ldr	r3, [r5, #16]
 800ba9e:	b9eb      	cbnz	r3, 800badc <_vfiprintf_r+0x78>
 800baa0:	4629      	mov	r1, r5
 800baa2:	4630      	mov	r0, r6
 800baa4:	f000 fb5a 	bl	800c15c <__swsetup_r>
 800baa8:	b1c0      	cbz	r0, 800badc <_vfiprintf_r+0x78>
 800baaa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800baac:	07dc      	lsls	r4, r3, #31
 800baae:	d50e      	bpl.n	800bace <_vfiprintf_r+0x6a>
 800bab0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bab4:	b01d      	add	sp, #116	; 0x74
 800bab6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800baba:	4b7b      	ldr	r3, [pc, #492]	; (800bca8 <_vfiprintf_r+0x244>)
 800babc:	429d      	cmp	r5, r3
 800babe:	d101      	bne.n	800bac4 <_vfiprintf_r+0x60>
 800bac0:	68b5      	ldr	r5, [r6, #8]
 800bac2:	e7df      	b.n	800ba84 <_vfiprintf_r+0x20>
 800bac4:	4b79      	ldr	r3, [pc, #484]	; (800bcac <_vfiprintf_r+0x248>)
 800bac6:	429d      	cmp	r5, r3
 800bac8:	bf08      	it	eq
 800baca:	68f5      	ldreq	r5, [r6, #12]
 800bacc:	e7da      	b.n	800ba84 <_vfiprintf_r+0x20>
 800bace:	89ab      	ldrh	r3, [r5, #12]
 800bad0:	0598      	lsls	r0, r3, #22
 800bad2:	d4ed      	bmi.n	800bab0 <_vfiprintf_r+0x4c>
 800bad4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bad6:	f7ff ff40 	bl	800b95a <__retarget_lock_release_recursive>
 800bada:	e7e9      	b.n	800bab0 <_vfiprintf_r+0x4c>
 800badc:	2300      	movs	r3, #0
 800bade:	9309      	str	r3, [sp, #36]	; 0x24
 800bae0:	2320      	movs	r3, #32
 800bae2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bae6:	f8cd 800c 	str.w	r8, [sp, #12]
 800baea:	2330      	movs	r3, #48	; 0x30
 800baec:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800bcb0 <_vfiprintf_r+0x24c>
 800baf0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800baf4:	f04f 0901 	mov.w	r9, #1
 800baf8:	4623      	mov	r3, r4
 800bafa:	469a      	mov	sl, r3
 800bafc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bb00:	b10a      	cbz	r2, 800bb06 <_vfiprintf_r+0xa2>
 800bb02:	2a25      	cmp	r2, #37	; 0x25
 800bb04:	d1f9      	bne.n	800bafa <_vfiprintf_r+0x96>
 800bb06:	ebba 0b04 	subs.w	fp, sl, r4
 800bb0a:	d00b      	beq.n	800bb24 <_vfiprintf_r+0xc0>
 800bb0c:	465b      	mov	r3, fp
 800bb0e:	4622      	mov	r2, r4
 800bb10:	4629      	mov	r1, r5
 800bb12:	4630      	mov	r0, r6
 800bb14:	f7ff ff93 	bl	800ba3e <__sfputs_r>
 800bb18:	3001      	adds	r0, #1
 800bb1a:	f000 80aa 	beq.w	800bc72 <_vfiprintf_r+0x20e>
 800bb1e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bb20:	445a      	add	r2, fp
 800bb22:	9209      	str	r2, [sp, #36]	; 0x24
 800bb24:	f89a 3000 	ldrb.w	r3, [sl]
 800bb28:	2b00      	cmp	r3, #0
 800bb2a:	f000 80a2 	beq.w	800bc72 <_vfiprintf_r+0x20e>
 800bb2e:	2300      	movs	r3, #0
 800bb30:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bb34:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bb38:	f10a 0a01 	add.w	sl, sl, #1
 800bb3c:	9304      	str	r3, [sp, #16]
 800bb3e:	9307      	str	r3, [sp, #28]
 800bb40:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bb44:	931a      	str	r3, [sp, #104]	; 0x68
 800bb46:	4654      	mov	r4, sl
 800bb48:	2205      	movs	r2, #5
 800bb4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb4e:	4858      	ldr	r0, [pc, #352]	; (800bcb0 <_vfiprintf_r+0x24c>)
 800bb50:	f7f4 fb46 	bl	80001e0 <memchr>
 800bb54:	9a04      	ldr	r2, [sp, #16]
 800bb56:	b9d8      	cbnz	r0, 800bb90 <_vfiprintf_r+0x12c>
 800bb58:	06d1      	lsls	r1, r2, #27
 800bb5a:	bf44      	itt	mi
 800bb5c:	2320      	movmi	r3, #32
 800bb5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bb62:	0713      	lsls	r3, r2, #28
 800bb64:	bf44      	itt	mi
 800bb66:	232b      	movmi	r3, #43	; 0x2b
 800bb68:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bb6c:	f89a 3000 	ldrb.w	r3, [sl]
 800bb70:	2b2a      	cmp	r3, #42	; 0x2a
 800bb72:	d015      	beq.n	800bba0 <_vfiprintf_r+0x13c>
 800bb74:	9a07      	ldr	r2, [sp, #28]
 800bb76:	4654      	mov	r4, sl
 800bb78:	2000      	movs	r0, #0
 800bb7a:	f04f 0c0a 	mov.w	ip, #10
 800bb7e:	4621      	mov	r1, r4
 800bb80:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bb84:	3b30      	subs	r3, #48	; 0x30
 800bb86:	2b09      	cmp	r3, #9
 800bb88:	d94e      	bls.n	800bc28 <_vfiprintf_r+0x1c4>
 800bb8a:	b1b0      	cbz	r0, 800bbba <_vfiprintf_r+0x156>
 800bb8c:	9207      	str	r2, [sp, #28]
 800bb8e:	e014      	b.n	800bbba <_vfiprintf_r+0x156>
 800bb90:	eba0 0308 	sub.w	r3, r0, r8
 800bb94:	fa09 f303 	lsl.w	r3, r9, r3
 800bb98:	4313      	orrs	r3, r2
 800bb9a:	9304      	str	r3, [sp, #16]
 800bb9c:	46a2      	mov	sl, r4
 800bb9e:	e7d2      	b.n	800bb46 <_vfiprintf_r+0xe2>
 800bba0:	9b03      	ldr	r3, [sp, #12]
 800bba2:	1d19      	adds	r1, r3, #4
 800bba4:	681b      	ldr	r3, [r3, #0]
 800bba6:	9103      	str	r1, [sp, #12]
 800bba8:	2b00      	cmp	r3, #0
 800bbaa:	bfbb      	ittet	lt
 800bbac:	425b      	neglt	r3, r3
 800bbae:	f042 0202 	orrlt.w	r2, r2, #2
 800bbb2:	9307      	strge	r3, [sp, #28]
 800bbb4:	9307      	strlt	r3, [sp, #28]
 800bbb6:	bfb8      	it	lt
 800bbb8:	9204      	strlt	r2, [sp, #16]
 800bbba:	7823      	ldrb	r3, [r4, #0]
 800bbbc:	2b2e      	cmp	r3, #46	; 0x2e
 800bbbe:	d10c      	bne.n	800bbda <_vfiprintf_r+0x176>
 800bbc0:	7863      	ldrb	r3, [r4, #1]
 800bbc2:	2b2a      	cmp	r3, #42	; 0x2a
 800bbc4:	d135      	bne.n	800bc32 <_vfiprintf_r+0x1ce>
 800bbc6:	9b03      	ldr	r3, [sp, #12]
 800bbc8:	1d1a      	adds	r2, r3, #4
 800bbca:	681b      	ldr	r3, [r3, #0]
 800bbcc:	9203      	str	r2, [sp, #12]
 800bbce:	2b00      	cmp	r3, #0
 800bbd0:	bfb8      	it	lt
 800bbd2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800bbd6:	3402      	adds	r4, #2
 800bbd8:	9305      	str	r3, [sp, #20]
 800bbda:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800bcc0 <_vfiprintf_r+0x25c>
 800bbde:	7821      	ldrb	r1, [r4, #0]
 800bbe0:	2203      	movs	r2, #3
 800bbe2:	4650      	mov	r0, sl
 800bbe4:	f7f4 fafc 	bl	80001e0 <memchr>
 800bbe8:	b140      	cbz	r0, 800bbfc <_vfiprintf_r+0x198>
 800bbea:	2340      	movs	r3, #64	; 0x40
 800bbec:	eba0 000a 	sub.w	r0, r0, sl
 800bbf0:	fa03 f000 	lsl.w	r0, r3, r0
 800bbf4:	9b04      	ldr	r3, [sp, #16]
 800bbf6:	4303      	orrs	r3, r0
 800bbf8:	3401      	adds	r4, #1
 800bbfa:	9304      	str	r3, [sp, #16]
 800bbfc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bc00:	482c      	ldr	r0, [pc, #176]	; (800bcb4 <_vfiprintf_r+0x250>)
 800bc02:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bc06:	2206      	movs	r2, #6
 800bc08:	f7f4 faea 	bl	80001e0 <memchr>
 800bc0c:	2800      	cmp	r0, #0
 800bc0e:	d03f      	beq.n	800bc90 <_vfiprintf_r+0x22c>
 800bc10:	4b29      	ldr	r3, [pc, #164]	; (800bcb8 <_vfiprintf_r+0x254>)
 800bc12:	bb1b      	cbnz	r3, 800bc5c <_vfiprintf_r+0x1f8>
 800bc14:	9b03      	ldr	r3, [sp, #12]
 800bc16:	3307      	adds	r3, #7
 800bc18:	f023 0307 	bic.w	r3, r3, #7
 800bc1c:	3308      	adds	r3, #8
 800bc1e:	9303      	str	r3, [sp, #12]
 800bc20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bc22:	443b      	add	r3, r7
 800bc24:	9309      	str	r3, [sp, #36]	; 0x24
 800bc26:	e767      	b.n	800baf8 <_vfiprintf_r+0x94>
 800bc28:	fb0c 3202 	mla	r2, ip, r2, r3
 800bc2c:	460c      	mov	r4, r1
 800bc2e:	2001      	movs	r0, #1
 800bc30:	e7a5      	b.n	800bb7e <_vfiprintf_r+0x11a>
 800bc32:	2300      	movs	r3, #0
 800bc34:	3401      	adds	r4, #1
 800bc36:	9305      	str	r3, [sp, #20]
 800bc38:	4619      	mov	r1, r3
 800bc3a:	f04f 0c0a 	mov.w	ip, #10
 800bc3e:	4620      	mov	r0, r4
 800bc40:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bc44:	3a30      	subs	r2, #48	; 0x30
 800bc46:	2a09      	cmp	r2, #9
 800bc48:	d903      	bls.n	800bc52 <_vfiprintf_r+0x1ee>
 800bc4a:	2b00      	cmp	r3, #0
 800bc4c:	d0c5      	beq.n	800bbda <_vfiprintf_r+0x176>
 800bc4e:	9105      	str	r1, [sp, #20]
 800bc50:	e7c3      	b.n	800bbda <_vfiprintf_r+0x176>
 800bc52:	fb0c 2101 	mla	r1, ip, r1, r2
 800bc56:	4604      	mov	r4, r0
 800bc58:	2301      	movs	r3, #1
 800bc5a:	e7f0      	b.n	800bc3e <_vfiprintf_r+0x1da>
 800bc5c:	ab03      	add	r3, sp, #12
 800bc5e:	9300      	str	r3, [sp, #0]
 800bc60:	462a      	mov	r2, r5
 800bc62:	4b16      	ldr	r3, [pc, #88]	; (800bcbc <_vfiprintf_r+0x258>)
 800bc64:	a904      	add	r1, sp, #16
 800bc66:	4630      	mov	r0, r6
 800bc68:	f3af 8000 	nop.w
 800bc6c:	4607      	mov	r7, r0
 800bc6e:	1c78      	adds	r0, r7, #1
 800bc70:	d1d6      	bne.n	800bc20 <_vfiprintf_r+0x1bc>
 800bc72:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bc74:	07d9      	lsls	r1, r3, #31
 800bc76:	d405      	bmi.n	800bc84 <_vfiprintf_r+0x220>
 800bc78:	89ab      	ldrh	r3, [r5, #12]
 800bc7a:	059a      	lsls	r2, r3, #22
 800bc7c:	d402      	bmi.n	800bc84 <_vfiprintf_r+0x220>
 800bc7e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bc80:	f7ff fe6b 	bl	800b95a <__retarget_lock_release_recursive>
 800bc84:	89ab      	ldrh	r3, [r5, #12]
 800bc86:	065b      	lsls	r3, r3, #25
 800bc88:	f53f af12 	bmi.w	800bab0 <_vfiprintf_r+0x4c>
 800bc8c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bc8e:	e711      	b.n	800bab4 <_vfiprintf_r+0x50>
 800bc90:	ab03      	add	r3, sp, #12
 800bc92:	9300      	str	r3, [sp, #0]
 800bc94:	462a      	mov	r2, r5
 800bc96:	4b09      	ldr	r3, [pc, #36]	; (800bcbc <_vfiprintf_r+0x258>)
 800bc98:	a904      	add	r1, sp, #16
 800bc9a:	4630      	mov	r0, r6
 800bc9c:	f000 f880 	bl	800bda0 <_printf_i>
 800bca0:	e7e4      	b.n	800bc6c <_vfiprintf_r+0x208>
 800bca2:	bf00      	nop
 800bca4:	0800cc5c 	.word	0x0800cc5c
 800bca8:	0800cc7c 	.word	0x0800cc7c
 800bcac:	0800cc3c 	.word	0x0800cc3c
 800bcb0:	0800cc9c 	.word	0x0800cc9c
 800bcb4:	0800cca6 	.word	0x0800cca6
 800bcb8:	00000000 	.word	0x00000000
 800bcbc:	0800ba3f 	.word	0x0800ba3f
 800bcc0:	0800cca2 	.word	0x0800cca2

0800bcc4 <_printf_common>:
 800bcc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bcc8:	4616      	mov	r6, r2
 800bcca:	4699      	mov	r9, r3
 800bccc:	688a      	ldr	r2, [r1, #8]
 800bcce:	690b      	ldr	r3, [r1, #16]
 800bcd0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800bcd4:	4293      	cmp	r3, r2
 800bcd6:	bfb8      	it	lt
 800bcd8:	4613      	movlt	r3, r2
 800bcda:	6033      	str	r3, [r6, #0]
 800bcdc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800bce0:	4607      	mov	r7, r0
 800bce2:	460c      	mov	r4, r1
 800bce4:	b10a      	cbz	r2, 800bcea <_printf_common+0x26>
 800bce6:	3301      	adds	r3, #1
 800bce8:	6033      	str	r3, [r6, #0]
 800bcea:	6823      	ldr	r3, [r4, #0]
 800bcec:	0699      	lsls	r1, r3, #26
 800bcee:	bf42      	ittt	mi
 800bcf0:	6833      	ldrmi	r3, [r6, #0]
 800bcf2:	3302      	addmi	r3, #2
 800bcf4:	6033      	strmi	r3, [r6, #0]
 800bcf6:	6825      	ldr	r5, [r4, #0]
 800bcf8:	f015 0506 	ands.w	r5, r5, #6
 800bcfc:	d106      	bne.n	800bd0c <_printf_common+0x48>
 800bcfe:	f104 0a19 	add.w	sl, r4, #25
 800bd02:	68e3      	ldr	r3, [r4, #12]
 800bd04:	6832      	ldr	r2, [r6, #0]
 800bd06:	1a9b      	subs	r3, r3, r2
 800bd08:	42ab      	cmp	r3, r5
 800bd0a:	dc26      	bgt.n	800bd5a <_printf_common+0x96>
 800bd0c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800bd10:	1e13      	subs	r3, r2, #0
 800bd12:	6822      	ldr	r2, [r4, #0]
 800bd14:	bf18      	it	ne
 800bd16:	2301      	movne	r3, #1
 800bd18:	0692      	lsls	r2, r2, #26
 800bd1a:	d42b      	bmi.n	800bd74 <_printf_common+0xb0>
 800bd1c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800bd20:	4649      	mov	r1, r9
 800bd22:	4638      	mov	r0, r7
 800bd24:	47c0      	blx	r8
 800bd26:	3001      	adds	r0, #1
 800bd28:	d01e      	beq.n	800bd68 <_printf_common+0xa4>
 800bd2a:	6823      	ldr	r3, [r4, #0]
 800bd2c:	68e5      	ldr	r5, [r4, #12]
 800bd2e:	6832      	ldr	r2, [r6, #0]
 800bd30:	f003 0306 	and.w	r3, r3, #6
 800bd34:	2b04      	cmp	r3, #4
 800bd36:	bf08      	it	eq
 800bd38:	1aad      	subeq	r5, r5, r2
 800bd3a:	68a3      	ldr	r3, [r4, #8]
 800bd3c:	6922      	ldr	r2, [r4, #16]
 800bd3e:	bf0c      	ite	eq
 800bd40:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bd44:	2500      	movne	r5, #0
 800bd46:	4293      	cmp	r3, r2
 800bd48:	bfc4      	itt	gt
 800bd4a:	1a9b      	subgt	r3, r3, r2
 800bd4c:	18ed      	addgt	r5, r5, r3
 800bd4e:	2600      	movs	r6, #0
 800bd50:	341a      	adds	r4, #26
 800bd52:	42b5      	cmp	r5, r6
 800bd54:	d11a      	bne.n	800bd8c <_printf_common+0xc8>
 800bd56:	2000      	movs	r0, #0
 800bd58:	e008      	b.n	800bd6c <_printf_common+0xa8>
 800bd5a:	2301      	movs	r3, #1
 800bd5c:	4652      	mov	r2, sl
 800bd5e:	4649      	mov	r1, r9
 800bd60:	4638      	mov	r0, r7
 800bd62:	47c0      	blx	r8
 800bd64:	3001      	adds	r0, #1
 800bd66:	d103      	bne.n	800bd70 <_printf_common+0xac>
 800bd68:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bd6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd70:	3501      	adds	r5, #1
 800bd72:	e7c6      	b.n	800bd02 <_printf_common+0x3e>
 800bd74:	18e1      	adds	r1, r4, r3
 800bd76:	1c5a      	adds	r2, r3, #1
 800bd78:	2030      	movs	r0, #48	; 0x30
 800bd7a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800bd7e:	4422      	add	r2, r4
 800bd80:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800bd84:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800bd88:	3302      	adds	r3, #2
 800bd8a:	e7c7      	b.n	800bd1c <_printf_common+0x58>
 800bd8c:	2301      	movs	r3, #1
 800bd8e:	4622      	mov	r2, r4
 800bd90:	4649      	mov	r1, r9
 800bd92:	4638      	mov	r0, r7
 800bd94:	47c0      	blx	r8
 800bd96:	3001      	adds	r0, #1
 800bd98:	d0e6      	beq.n	800bd68 <_printf_common+0xa4>
 800bd9a:	3601      	adds	r6, #1
 800bd9c:	e7d9      	b.n	800bd52 <_printf_common+0x8e>
	...

0800bda0 <_printf_i>:
 800bda0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bda4:	460c      	mov	r4, r1
 800bda6:	4691      	mov	r9, r2
 800bda8:	7e27      	ldrb	r7, [r4, #24]
 800bdaa:	990c      	ldr	r1, [sp, #48]	; 0x30
 800bdac:	2f78      	cmp	r7, #120	; 0x78
 800bdae:	4680      	mov	r8, r0
 800bdb0:	469a      	mov	sl, r3
 800bdb2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800bdb6:	d807      	bhi.n	800bdc8 <_printf_i+0x28>
 800bdb8:	2f62      	cmp	r7, #98	; 0x62
 800bdba:	d80a      	bhi.n	800bdd2 <_printf_i+0x32>
 800bdbc:	2f00      	cmp	r7, #0
 800bdbe:	f000 80d8 	beq.w	800bf72 <_printf_i+0x1d2>
 800bdc2:	2f58      	cmp	r7, #88	; 0x58
 800bdc4:	f000 80a3 	beq.w	800bf0e <_printf_i+0x16e>
 800bdc8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800bdcc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800bdd0:	e03a      	b.n	800be48 <_printf_i+0xa8>
 800bdd2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800bdd6:	2b15      	cmp	r3, #21
 800bdd8:	d8f6      	bhi.n	800bdc8 <_printf_i+0x28>
 800bdda:	a001      	add	r0, pc, #4	; (adr r0, 800bde0 <_printf_i+0x40>)
 800bddc:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800bde0:	0800be39 	.word	0x0800be39
 800bde4:	0800be4d 	.word	0x0800be4d
 800bde8:	0800bdc9 	.word	0x0800bdc9
 800bdec:	0800bdc9 	.word	0x0800bdc9
 800bdf0:	0800bdc9 	.word	0x0800bdc9
 800bdf4:	0800bdc9 	.word	0x0800bdc9
 800bdf8:	0800be4d 	.word	0x0800be4d
 800bdfc:	0800bdc9 	.word	0x0800bdc9
 800be00:	0800bdc9 	.word	0x0800bdc9
 800be04:	0800bdc9 	.word	0x0800bdc9
 800be08:	0800bdc9 	.word	0x0800bdc9
 800be0c:	0800bf59 	.word	0x0800bf59
 800be10:	0800be7d 	.word	0x0800be7d
 800be14:	0800bf3b 	.word	0x0800bf3b
 800be18:	0800bdc9 	.word	0x0800bdc9
 800be1c:	0800bdc9 	.word	0x0800bdc9
 800be20:	0800bf7b 	.word	0x0800bf7b
 800be24:	0800bdc9 	.word	0x0800bdc9
 800be28:	0800be7d 	.word	0x0800be7d
 800be2c:	0800bdc9 	.word	0x0800bdc9
 800be30:	0800bdc9 	.word	0x0800bdc9
 800be34:	0800bf43 	.word	0x0800bf43
 800be38:	680b      	ldr	r3, [r1, #0]
 800be3a:	1d1a      	adds	r2, r3, #4
 800be3c:	681b      	ldr	r3, [r3, #0]
 800be3e:	600a      	str	r2, [r1, #0]
 800be40:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800be44:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800be48:	2301      	movs	r3, #1
 800be4a:	e0a3      	b.n	800bf94 <_printf_i+0x1f4>
 800be4c:	6825      	ldr	r5, [r4, #0]
 800be4e:	6808      	ldr	r0, [r1, #0]
 800be50:	062e      	lsls	r6, r5, #24
 800be52:	f100 0304 	add.w	r3, r0, #4
 800be56:	d50a      	bpl.n	800be6e <_printf_i+0xce>
 800be58:	6805      	ldr	r5, [r0, #0]
 800be5a:	600b      	str	r3, [r1, #0]
 800be5c:	2d00      	cmp	r5, #0
 800be5e:	da03      	bge.n	800be68 <_printf_i+0xc8>
 800be60:	232d      	movs	r3, #45	; 0x2d
 800be62:	426d      	negs	r5, r5
 800be64:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800be68:	485e      	ldr	r0, [pc, #376]	; (800bfe4 <_printf_i+0x244>)
 800be6a:	230a      	movs	r3, #10
 800be6c:	e019      	b.n	800bea2 <_printf_i+0x102>
 800be6e:	f015 0f40 	tst.w	r5, #64	; 0x40
 800be72:	6805      	ldr	r5, [r0, #0]
 800be74:	600b      	str	r3, [r1, #0]
 800be76:	bf18      	it	ne
 800be78:	b22d      	sxthne	r5, r5
 800be7a:	e7ef      	b.n	800be5c <_printf_i+0xbc>
 800be7c:	680b      	ldr	r3, [r1, #0]
 800be7e:	6825      	ldr	r5, [r4, #0]
 800be80:	1d18      	adds	r0, r3, #4
 800be82:	6008      	str	r0, [r1, #0]
 800be84:	0628      	lsls	r0, r5, #24
 800be86:	d501      	bpl.n	800be8c <_printf_i+0xec>
 800be88:	681d      	ldr	r5, [r3, #0]
 800be8a:	e002      	b.n	800be92 <_printf_i+0xf2>
 800be8c:	0669      	lsls	r1, r5, #25
 800be8e:	d5fb      	bpl.n	800be88 <_printf_i+0xe8>
 800be90:	881d      	ldrh	r5, [r3, #0]
 800be92:	4854      	ldr	r0, [pc, #336]	; (800bfe4 <_printf_i+0x244>)
 800be94:	2f6f      	cmp	r7, #111	; 0x6f
 800be96:	bf0c      	ite	eq
 800be98:	2308      	moveq	r3, #8
 800be9a:	230a      	movne	r3, #10
 800be9c:	2100      	movs	r1, #0
 800be9e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800bea2:	6866      	ldr	r6, [r4, #4]
 800bea4:	60a6      	str	r6, [r4, #8]
 800bea6:	2e00      	cmp	r6, #0
 800bea8:	bfa2      	ittt	ge
 800beaa:	6821      	ldrge	r1, [r4, #0]
 800beac:	f021 0104 	bicge.w	r1, r1, #4
 800beb0:	6021      	strge	r1, [r4, #0]
 800beb2:	b90d      	cbnz	r5, 800beb8 <_printf_i+0x118>
 800beb4:	2e00      	cmp	r6, #0
 800beb6:	d04d      	beq.n	800bf54 <_printf_i+0x1b4>
 800beb8:	4616      	mov	r6, r2
 800beba:	fbb5 f1f3 	udiv	r1, r5, r3
 800bebe:	fb03 5711 	mls	r7, r3, r1, r5
 800bec2:	5dc7      	ldrb	r7, [r0, r7]
 800bec4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800bec8:	462f      	mov	r7, r5
 800beca:	42bb      	cmp	r3, r7
 800becc:	460d      	mov	r5, r1
 800bece:	d9f4      	bls.n	800beba <_printf_i+0x11a>
 800bed0:	2b08      	cmp	r3, #8
 800bed2:	d10b      	bne.n	800beec <_printf_i+0x14c>
 800bed4:	6823      	ldr	r3, [r4, #0]
 800bed6:	07df      	lsls	r7, r3, #31
 800bed8:	d508      	bpl.n	800beec <_printf_i+0x14c>
 800beda:	6923      	ldr	r3, [r4, #16]
 800bedc:	6861      	ldr	r1, [r4, #4]
 800bede:	4299      	cmp	r1, r3
 800bee0:	bfde      	ittt	le
 800bee2:	2330      	movle	r3, #48	; 0x30
 800bee4:	f806 3c01 	strble.w	r3, [r6, #-1]
 800bee8:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 800beec:	1b92      	subs	r2, r2, r6
 800beee:	6122      	str	r2, [r4, #16]
 800bef0:	f8cd a000 	str.w	sl, [sp]
 800bef4:	464b      	mov	r3, r9
 800bef6:	aa03      	add	r2, sp, #12
 800bef8:	4621      	mov	r1, r4
 800befa:	4640      	mov	r0, r8
 800befc:	f7ff fee2 	bl	800bcc4 <_printf_common>
 800bf00:	3001      	adds	r0, #1
 800bf02:	d14c      	bne.n	800bf9e <_printf_i+0x1fe>
 800bf04:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bf08:	b004      	add	sp, #16
 800bf0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bf0e:	4835      	ldr	r0, [pc, #212]	; (800bfe4 <_printf_i+0x244>)
 800bf10:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800bf14:	6823      	ldr	r3, [r4, #0]
 800bf16:	680e      	ldr	r6, [r1, #0]
 800bf18:	061f      	lsls	r7, r3, #24
 800bf1a:	f856 5b04 	ldr.w	r5, [r6], #4
 800bf1e:	600e      	str	r6, [r1, #0]
 800bf20:	d514      	bpl.n	800bf4c <_printf_i+0x1ac>
 800bf22:	07d9      	lsls	r1, r3, #31
 800bf24:	bf44      	itt	mi
 800bf26:	f043 0320 	orrmi.w	r3, r3, #32
 800bf2a:	6023      	strmi	r3, [r4, #0]
 800bf2c:	b91d      	cbnz	r5, 800bf36 <_printf_i+0x196>
 800bf2e:	6823      	ldr	r3, [r4, #0]
 800bf30:	f023 0320 	bic.w	r3, r3, #32
 800bf34:	6023      	str	r3, [r4, #0]
 800bf36:	2310      	movs	r3, #16
 800bf38:	e7b0      	b.n	800be9c <_printf_i+0xfc>
 800bf3a:	6823      	ldr	r3, [r4, #0]
 800bf3c:	f043 0320 	orr.w	r3, r3, #32
 800bf40:	6023      	str	r3, [r4, #0]
 800bf42:	2378      	movs	r3, #120	; 0x78
 800bf44:	4828      	ldr	r0, [pc, #160]	; (800bfe8 <_printf_i+0x248>)
 800bf46:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800bf4a:	e7e3      	b.n	800bf14 <_printf_i+0x174>
 800bf4c:	065e      	lsls	r6, r3, #25
 800bf4e:	bf48      	it	mi
 800bf50:	b2ad      	uxthmi	r5, r5
 800bf52:	e7e6      	b.n	800bf22 <_printf_i+0x182>
 800bf54:	4616      	mov	r6, r2
 800bf56:	e7bb      	b.n	800bed0 <_printf_i+0x130>
 800bf58:	680b      	ldr	r3, [r1, #0]
 800bf5a:	6826      	ldr	r6, [r4, #0]
 800bf5c:	6960      	ldr	r0, [r4, #20]
 800bf5e:	1d1d      	adds	r5, r3, #4
 800bf60:	600d      	str	r5, [r1, #0]
 800bf62:	0635      	lsls	r5, r6, #24
 800bf64:	681b      	ldr	r3, [r3, #0]
 800bf66:	d501      	bpl.n	800bf6c <_printf_i+0x1cc>
 800bf68:	6018      	str	r0, [r3, #0]
 800bf6a:	e002      	b.n	800bf72 <_printf_i+0x1d2>
 800bf6c:	0671      	lsls	r1, r6, #25
 800bf6e:	d5fb      	bpl.n	800bf68 <_printf_i+0x1c8>
 800bf70:	8018      	strh	r0, [r3, #0]
 800bf72:	2300      	movs	r3, #0
 800bf74:	6123      	str	r3, [r4, #16]
 800bf76:	4616      	mov	r6, r2
 800bf78:	e7ba      	b.n	800bef0 <_printf_i+0x150>
 800bf7a:	680b      	ldr	r3, [r1, #0]
 800bf7c:	1d1a      	adds	r2, r3, #4
 800bf7e:	600a      	str	r2, [r1, #0]
 800bf80:	681e      	ldr	r6, [r3, #0]
 800bf82:	6862      	ldr	r2, [r4, #4]
 800bf84:	2100      	movs	r1, #0
 800bf86:	4630      	mov	r0, r6
 800bf88:	f7f4 f92a 	bl	80001e0 <memchr>
 800bf8c:	b108      	cbz	r0, 800bf92 <_printf_i+0x1f2>
 800bf8e:	1b80      	subs	r0, r0, r6
 800bf90:	6060      	str	r0, [r4, #4]
 800bf92:	6863      	ldr	r3, [r4, #4]
 800bf94:	6123      	str	r3, [r4, #16]
 800bf96:	2300      	movs	r3, #0
 800bf98:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bf9c:	e7a8      	b.n	800bef0 <_printf_i+0x150>
 800bf9e:	6923      	ldr	r3, [r4, #16]
 800bfa0:	4632      	mov	r2, r6
 800bfa2:	4649      	mov	r1, r9
 800bfa4:	4640      	mov	r0, r8
 800bfa6:	47d0      	blx	sl
 800bfa8:	3001      	adds	r0, #1
 800bfaa:	d0ab      	beq.n	800bf04 <_printf_i+0x164>
 800bfac:	6823      	ldr	r3, [r4, #0]
 800bfae:	079b      	lsls	r3, r3, #30
 800bfb0:	d413      	bmi.n	800bfda <_printf_i+0x23a>
 800bfb2:	68e0      	ldr	r0, [r4, #12]
 800bfb4:	9b03      	ldr	r3, [sp, #12]
 800bfb6:	4298      	cmp	r0, r3
 800bfb8:	bfb8      	it	lt
 800bfba:	4618      	movlt	r0, r3
 800bfbc:	e7a4      	b.n	800bf08 <_printf_i+0x168>
 800bfbe:	2301      	movs	r3, #1
 800bfc0:	4632      	mov	r2, r6
 800bfc2:	4649      	mov	r1, r9
 800bfc4:	4640      	mov	r0, r8
 800bfc6:	47d0      	blx	sl
 800bfc8:	3001      	adds	r0, #1
 800bfca:	d09b      	beq.n	800bf04 <_printf_i+0x164>
 800bfcc:	3501      	adds	r5, #1
 800bfce:	68e3      	ldr	r3, [r4, #12]
 800bfd0:	9903      	ldr	r1, [sp, #12]
 800bfd2:	1a5b      	subs	r3, r3, r1
 800bfd4:	42ab      	cmp	r3, r5
 800bfd6:	dcf2      	bgt.n	800bfbe <_printf_i+0x21e>
 800bfd8:	e7eb      	b.n	800bfb2 <_printf_i+0x212>
 800bfda:	2500      	movs	r5, #0
 800bfdc:	f104 0619 	add.w	r6, r4, #25
 800bfe0:	e7f5      	b.n	800bfce <_printf_i+0x22e>
 800bfe2:	bf00      	nop
 800bfe4:	0800ccad 	.word	0x0800ccad
 800bfe8:	0800ccbe 	.word	0x0800ccbe

0800bfec <_sbrk_r>:
 800bfec:	b538      	push	{r3, r4, r5, lr}
 800bfee:	4d06      	ldr	r5, [pc, #24]	; (800c008 <_sbrk_r+0x1c>)
 800bff0:	2300      	movs	r3, #0
 800bff2:	4604      	mov	r4, r0
 800bff4:	4608      	mov	r0, r1
 800bff6:	602b      	str	r3, [r5, #0]
 800bff8:	f7f5 fb5c 	bl	80016b4 <_sbrk>
 800bffc:	1c43      	adds	r3, r0, #1
 800bffe:	d102      	bne.n	800c006 <_sbrk_r+0x1a>
 800c000:	682b      	ldr	r3, [r5, #0]
 800c002:	b103      	cbz	r3, 800c006 <_sbrk_r+0x1a>
 800c004:	6023      	str	r3, [r4, #0]
 800c006:	bd38      	pop	{r3, r4, r5, pc}
 800c008:	2000dd20 	.word	0x2000dd20

0800c00c <__sread>:
 800c00c:	b510      	push	{r4, lr}
 800c00e:	460c      	mov	r4, r1
 800c010:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c014:	f000 fab4 	bl	800c580 <_read_r>
 800c018:	2800      	cmp	r0, #0
 800c01a:	bfab      	itete	ge
 800c01c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c01e:	89a3      	ldrhlt	r3, [r4, #12]
 800c020:	181b      	addge	r3, r3, r0
 800c022:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c026:	bfac      	ite	ge
 800c028:	6563      	strge	r3, [r4, #84]	; 0x54
 800c02a:	81a3      	strhlt	r3, [r4, #12]
 800c02c:	bd10      	pop	{r4, pc}

0800c02e <__swrite>:
 800c02e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c032:	461f      	mov	r7, r3
 800c034:	898b      	ldrh	r3, [r1, #12]
 800c036:	05db      	lsls	r3, r3, #23
 800c038:	4605      	mov	r5, r0
 800c03a:	460c      	mov	r4, r1
 800c03c:	4616      	mov	r6, r2
 800c03e:	d505      	bpl.n	800c04c <__swrite+0x1e>
 800c040:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c044:	2302      	movs	r3, #2
 800c046:	2200      	movs	r2, #0
 800c048:	f000 f9c8 	bl	800c3dc <_lseek_r>
 800c04c:	89a3      	ldrh	r3, [r4, #12]
 800c04e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c052:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c056:	81a3      	strh	r3, [r4, #12]
 800c058:	4632      	mov	r2, r6
 800c05a:	463b      	mov	r3, r7
 800c05c:	4628      	mov	r0, r5
 800c05e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c062:	f000 b869 	b.w	800c138 <_write_r>

0800c066 <__sseek>:
 800c066:	b510      	push	{r4, lr}
 800c068:	460c      	mov	r4, r1
 800c06a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c06e:	f000 f9b5 	bl	800c3dc <_lseek_r>
 800c072:	1c43      	adds	r3, r0, #1
 800c074:	89a3      	ldrh	r3, [r4, #12]
 800c076:	bf15      	itete	ne
 800c078:	6560      	strne	r0, [r4, #84]	; 0x54
 800c07a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c07e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c082:	81a3      	strheq	r3, [r4, #12]
 800c084:	bf18      	it	ne
 800c086:	81a3      	strhne	r3, [r4, #12]
 800c088:	bd10      	pop	{r4, pc}

0800c08a <__sclose>:
 800c08a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c08e:	f000 b8d3 	b.w	800c238 <_close_r>
	...

0800c094 <__swbuf_r>:
 800c094:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c096:	460e      	mov	r6, r1
 800c098:	4614      	mov	r4, r2
 800c09a:	4605      	mov	r5, r0
 800c09c:	b118      	cbz	r0, 800c0a6 <__swbuf_r+0x12>
 800c09e:	6983      	ldr	r3, [r0, #24]
 800c0a0:	b90b      	cbnz	r3, 800c0a6 <__swbuf_r+0x12>
 800c0a2:	f7ff fbbb 	bl	800b81c <__sinit>
 800c0a6:	4b21      	ldr	r3, [pc, #132]	; (800c12c <__swbuf_r+0x98>)
 800c0a8:	429c      	cmp	r4, r3
 800c0aa:	d12b      	bne.n	800c104 <__swbuf_r+0x70>
 800c0ac:	686c      	ldr	r4, [r5, #4]
 800c0ae:	69a3      	ldr	r3, [r4, #24]
 800c0b0:	60a3      	str	r3, [r4, #8]
 800c0b2:	89a3      	ldrh	r3, [r4, #12]
 800c0b4:	071a      	lsls	r2, r3, #28
 800c0b6:	d52f      	bpl.n	800c118 <__swbuf_r+0x84>
 800c0b8:	6923      	ldr	r3, [r4, #16]
 800c0ba:	b36b      	cbz	r3, 800c118 <__swbuf_r+0x84>
 800c0bc:	6923      	ldr	r3, [r4, #16]
 800c0be:	6820      	ldr	r0, [r4, #0]
 800c0c0:	1ac0      	subs	r0, r0, r3
 800c0c2:	6963      	ldr	r3, [r4, #20]
 800c0c4:	b2f6      	uxtb	r6, r6
 800c0c6:	4283      	cmp	r3, r0
 800c0c8:	4637      	mov	r7, r6
 800c0ca:	dc04      	bgt.n	800c0d6 <__swbuf_r+0x42>
 800c0cc:	4621      	mov	r1, r4
 800c0ce:	4628      	mov	r0, r5
 800c0d0:	f000 f948 	bl	800c364 <_fflush_r>
 800c0d4:	bb30      	cbnz	r0, 800c124 <__swbuf_r+0x90>
 800c0d6:	68a3      	ldr	r3, [r4, #8]
 800c0d8:	3b01      	subs	r3, #1
 800c0da:	60a3      	str	r3, [r4, #8]
 800c0dc:	6823      	ldr	r3, [r4, #0]
 800c0de:	1c5a      	adds	r2, r3, #1
 800c0e0:	6022      	str	r2, [r4, #0]
 800c0e2:	701e      	strb	r6, [r3, #0]
 800c0e4:	6963      	ldr	r3, [r4, #20]
 800c0e6:	3001      	adds	r0, #1
 800c0e8:	4283      	cmp	r3, r0
 800c0ea:	d004      	beq.n	800c0f6 <__swbuf_r+0x62>
 800c0ec:	89a3      	ldrh	r3, [r4, #12]
 800c0ee:	07db      	lsls	r3, r3, #31
 800c0f0:	d506      	bpl.n	800c100 <__swbuf_r+0x6c>
 800c0f2:	2e0a      	cmp	r6, #10
 800c0f4:	d104      	bne.n	800c100 <__swbuf_r+0x6c>
 800c0f6:	4621      	mov	r1, r4
 800c0f8:	4628      	mov	r0, r5
 800c0fa:	f000 f933 	bl	800c364 <_fflush_r>
 800c0fe:	b988      	cbnz	r0, 800c124 <__swbuf_r+0x90>
 800c100:	4638      	mov	r0, r7
 800c102:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c104:	4b0a      	ldr	r3, [pc, #40]	; (800c130 <__swbuf_r+0x9c>)
 800c106:	429c      	cmp	r4, r3
 800c108:	d101      	bne.n	800c10e <__swbuf_r+0x7a>
 800c10a:	68ac      	ldr	r4, [r5, #8]
 800c10c:	e7cf      	b.n	800c0ae <__swbuf_r+0x1a>
 800c10e:	4b09      	ldr	r3, [pc, #36]	; (800c134 <__swbuf_r+0xa0>)
 800c110:	429c      	cmp	r4, r3
 800c112:	bf08      	it	eq
 800c114:	68ec      	ldreq	r4, [r5, #12]
 800c116:	e7ca      	b.n	800c0ae <__swbuf_r+0x1a>
 800c118:	4621      	mov	r1, r4
 800c11a:	4628      	mov	r0, r5
 800c11c:	f000 f81e 	bl	800c15c <__swsetup_r>
 800c120:	2800      	cmp	r0, #0
 800c122:	d0cb      	beq.n	800c0bc <__swbuf_r+0x28>
 800c124:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800c128:	e7ea      	b.n	800c100 <__swbuf_r+0x6c>
 800c12a:	bf00      	nop
 800c12c:	0800cc5c 	.word	0x0800cc5c
 800c130:	0800cc7c 	.word	0x0800cc7c
 800c134:	0800cc3c 	.word	0x0800cc3c

0800c138 <_write_r>:
 800c138:	b538      	push	{r3, r4, r5, lr}
 800c13a:	4d07      	ldr	r5, [pc, #28]	; (800c158 <_write_r+0x20>)
 800c13c:	4604      	mov	r4, r0
 800c13e:	4608      	mov	r0, r1
 800c140:	4611      	mov	r1, r2
 800c142:	2200      	movs	r2, #0
 800c144:	602a      	str	r2, [r5, #0]
 800c146:	461a      	mov	r2, r3
 800c148:	f7f5 fa63 	bl	8001612 <_write>
 800c14c:	1c43      	adds	r3, r0, #1
 800c14e:	d102      	bne.n	800c156 <_write_r+0x1e>
 800c150:	682b      	ldr	r3, [r5, #0]
 800c152:	b103      	cbz	r3, 800c156 <_write_r+0x1e>
 800c154:	6023      	str	r3, [r4, #0]
 800c156:	bd38      	pop	{r3, r4, r5, pc}
 800c158:	2000dd20 	.word	0x2000dd20

0800c15c <__swsetup_r>:
 800c15c:	4b32      	ldr	r3, [pc, #200]	; (800c228 <__swsetup_r+0xcc>)
 800c15e:	b570      	push	{r4, r5, r6, lr}
 800c160:	681d      	ldr	r5, [r3, #0]
 800c162:	4606      	mov	r6, r0
 800c164:	460c      	mov	r4, r1
 800c166:	b125      	cbz	r5, 800c172 <__swsetup_r+0x16>
 800c168:	69ab      	ldr	r3, [r5, #24]
 800c16a:	b913      	cbnz	r3, 800c172 <__swsetup_r+0x16>
 800c16c:	4628      	mov	r0, r5
 800c16e:	f7ff fb55 	bl	800b81c <__sinit>
 800c172:	4b2e      	ldr	r3, [pc, #184]	; (800c22c <__swsetup_r+0xd0>)
 800c174:	429c      	cmp	r4, r3
 800c176:	d10f      	bne.n	800c198 <__swsetup_r+0x3c>
 800c178:	686c      	ldr	r4, [r5, #4]
 800c17a:	89a3      	ldrh	r3, [r4, #12]
 800c17c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c180:	0719      	lsls	r1, r3, #28
 800c182:	d42c      	bmi.n	800c1de <__swsetup_r+0x82>
 800c184:	06dd      	lsls	r5, r3, #27
 800c186:	d411      	bmi.n	800c1ac <__swsetup_r+0x50>
 800c188:	2309      	movs	r3, #9
 800c18a:	6033      	str	r3, [r6, #0]
 800c18c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c190:	81a3      	strh	r3, [r4, #12]
 800c192:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c196:	e03e      	b.n	800c216 <__swsetup_r+0xba>
 800c198:	4b25      	ldr	r3, [pc, #148]	; (800c230 <__swsetup_r+0xd4>)
 800c19a:	429c      	cmp	r4, r3
 800c19c:	d101      	bne.n	800c1a2 <__swsetup_r+0x46>
 800c19e:	68ac      	ldr	r4, [r5, #8]
 800c1a0:	e7eb      	b.n	800c17a <__swsetup_r+0x1e>
 800c1a2:	4b24      	ldr	r3, [pc, #144]	; (800c234 <__swsetup_r+0xd8>)
 800c1a4:	429c      	cmp	r4, r3
 800c1a6:	bf08      	it	eq
 800c1a8:	68ec      	ldreq	r4, [r5, #12]
 800c1aa:	e7e6      	b.n	800c17a <__swsetup_r+0x1e>
 800c1ac:	0758      	lsls	r0, r3, #29
 800c1ae:	d512      	bpl.n	800c1d6 <__swsetup_r+0x7a>
 800c1b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c1b2:	b141      	cbz	r1, 800c1c6 <__swsetup_r+0x6a>
 800c1b4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c1b8:	4299      	cmp	r1, r3
 800c1ba:	d002      	beq.n	800c1c2 <__swsetup_r+0x66>
 800c1bc:	4630      	mov	r0, r6
 800c1be:	f000 f98f 	bl	800c4e0 <_free_r>
 800c1c2:	2300      	movs	r3, #0
 800c1c4:	6363      	str	r3, [r4, #52]	; 0x34
 800c1c6:	89a3      	ldrh	r3, [r4, #12]
 800c1c8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c1cc:	81a3      	strh	r3, [r4, #12]
 800c1ce:	2300      	movs	r3, #0
 800c1d0:	6063      	str	r3, [r4, #4]
 800c1d2:	6923      	ldr	r3, [r4, #16]
 800c1d4:	6023      	str	r3, [r4, #0]
 800c1d6:	89a3      	ldrh	r3, [r4, #12]
 800c1d8:	f043 0308 	orr.w	r3, r3, #8
 800c1dc:	81a3      	strh	r3, [r4, #12]
 800c1de:	6923      	ldr	r3, [r4, #16]
 800c1e0:	b94b      	cbnz	r3, 800c1f6 <__swsetup_r+0x9a>
 800c1e2:	89a3      	ldrh	r3, [r4, #12]
 800c1e4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c1e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c1ec:	d003      	beq.n	800c1f6 <__swsetup_r+0x9a>
 800c1ee:	4621      	mov	r1, r4
 800c1f0:	4630      	mov	r0, r6
 800c1f2:	f000 f929 	bl	800c448 <__smakebuf_r>
 800c1f6:	89a0      	ldrh	r0, [r4, #12]
 800c1f8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c1fc:	f010 0301 	ands.w	r3, r0, #1
 800c200:	d00a      	beq.n	800c218 <__swsetup_r+0xbc>
 800c202:	2300      	movs	r3, #0
 800c204:	60a3      	str	r3, [r4, #8]
 800c206:	6963      	ldr	r3, [r4, #20]
 800c208:	425b      	negs	r3, r3
 800c20a:	61a3      	str	r3, [r4, #24]
 800c20c:	6923      	ldr	r3, [r4, #16]
 800c20e:	b943      	cbnz	r3, 800c222 <__swsetup_r+0xc6>
 800c210:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c214:	d1ba      	bne.n	800c18c <__swsetup_r+0x30>
 800c216:	bd70      	pop	{r4, r5, r6, pc}
 800c218:	0781      	lsls	r1, r0, #30
 800c21a:	bf58      	it	pl
 800c21c:	6963      	ldrpl	r3, [r4, #20]
 800c21e:	60a3      	str	r3, [r4, #8]
 800c220:	e7f4      	b.n	800c20c <__swsetup_r+0xb0>
 800c222:	2000      	movs	r0, #0
 800c224:	e7f7      	b.n	800c216 <__swsetup_r+0xba>
 800c226:	bf00      	nop
 800c228:	20000028 	.word	0x20000028
 800c22c:	0800cc5c 	.word	0x0800cc5c
 800c230:	0800cc7c 	.word	0x0800cc7c
 800c234:	0800cc3c 	.word	0x0800cc3c

0800c238 <_close_r>:
 800c238:	b538      	push	{r3, r4, r5, lr}
 800c23a:	4d06      	ldr	r5, [pc, #24]	; (800c254 <_close_r+0x1c>)
 800c23c:	2300      	movs	r3, #0
 800c23e:	4604      	mov	r4, r0
 800c240:	4608      	mov	r0, r1
 800c242:	602b      	str	r3, [r5, #0]
 800c244:	f7f5 fa01 	bl	800164a <_close>
 800c248:	1c43      	adds	r3, r0, #1
 800c24a:	d102      	bne.n	800c252 <_close_r+0x1a>
 800c24c:	682b      	ldr	r3, [r5, #0]
 800c24e:	b103      	cbz	r3, 800c252 <_close_r+0x1a>
 800c250:	6023      	str	r3, [r4, #0]
 800c252:	bd38      	pop	{r3, r4, r5, pc}
 800c254:	2000dd20 	.word	0x2000dd20

0800c258 <__sflush_r>:
 800c258:	898a      	ldrh	r2, [r1, #12]
 800c25a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c25e:	4605      	mov	r5, r0
 800c260:	0710      	lsls	r0, r2, #28
 800c262:	460c      	mov	r4, r1
 800c264:	d458      	bmi.n	800c318 <__sflush_r+0xc0>
 800c266:	684b      	ldr	r3, [r1, #4]
 800c268:	2b00      	cmp	r3, #0
 800c26a:	dc05      	bgt.n	800c278 <__sflush_r+0x20>
 800c26c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c26e:	2b00      	cmp	r3, #0
 800c270:	dc02      	bgt.n	800c278 <__sflush_r+0x20>
 800c272:	2000      	movs	r0, #0
 800c274:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c278:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c27a:	2e00      	cmp	r6, #0
 800c27c:	d0f9      	beq.n	800c272 <__sflush_r+0x1a>
 800c27e:	2300      	movs	r3, #0
 800c280:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c284:	682f      	ldr	r7, [r5, #0]
 800c286:	602b      	str	r3, [r5, #0]
 800c288:	d032      	beq.n	800c2f0 <__sflush_r+0x98>
 800c28a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c28c:	89a3      	ldrh	r3, [r4, #12]
 800c28e:	075a      	lsls	r2, r3, #29
 800c290:	d505      	bpl.n	800c29e <__sflush_r+0x46>
 800c292:	6863      	ldr	r3, [r4, #4]
 800c294:	1ac0      	subs	r0, r0, r3
 800c296:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c298:	b10b      	cbz	r3, 800c29e <__sflush_r+0x46>
 800c29a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c29c:	1ac0      	subs	r0, r0, r3
 800c29e:	2300      	movs	r3, #0
 800c2a0:	4602      	mov	r2, r0
 800c2a2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c2a4:	6a21      	ldr	r1, [r4, #32]
 800c2a6:	4628      	mov	r0, r5
 800c2a8:	47b0      	blx	r6
 800c2aa:	1c43      	adds	r3, r0, #1
 800c2ac:	89a3      	ldrh	r3, [r4, #12]
 800c2ae:	d106      	bne.n	800c2be <__sflush_r+0x66>
 800c2b0:	6829      	ldr	r1, [r5, #0]
 800c2b2:	291d      	cmp	r1, #29
 800c2b4:	d82c      	bhi.n	800c310 <__sflush_r+0xb8>
 800c2b6:	4a2a      	ldr	r2, [pc, #168]	; (800c360 <__sflush_r+0x108>)
 800c2b8:	40ca      	lsrs	r2, r1
 800c2ba:	07d6      	lsls	r6, r2, #31
 800c2bc:	d528      	bpl.n	800c310 <__sflush_r+0xb8>
 800c2be:	2200      	movs	r2, #0
 800c2c0:	6062      	str	r2, [r4, #4]
 800c2c2:	04d9      	lsls	r1, r3, #19
 800c2c4:	6922      	ldr	r2, [r4, #16]
 800c2c6:	6022      	str	r2, [r4, #0]
 800c2c8:	d504      	bpl.n	800c2d4 <__sflush_r+0x7c>
 800c2ca:	1c42      	adds	r2, r0, #1
 800c2cc:	d101      	bne.n	800c2d2 <__sflush_r+0x7a>
 800c2ce:	682b      	ldr	r3, [r5, #0]
 800c2d0:	b903      	cbnz	r3, 800c2d4 <__sflush_r+0x7c>
 800c2d2:	6560      	str	r0, [r4, #84]	; 0x54
 800c2d4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c2d6:	602f      	str	r7, [r5, #0]
 800c2d8:	2900      	cmp	r1, #0
 800c2da:	d0ca      	beq.n	800c272 <__sflush_r+0x1a>
 800c2dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c2e0:	4299      	cmp	r1, r3
 800c2e2:	d002      	beq.n	800c2ea <__sflush_r+0x92>
 800c2e4:	4628      	mov	r0, r5
 800c2e6:	f000 f8fb 	bl	800c4e0 <_free_r>
 800c2ea:	2000      	movs	r0, #0
 800c2ec:	6360      	str	r0, [r4, #52]	; 0x34
 800c2ee:	e7c1      	b.n	800c274 <__sflush_r+0x1c>
 800c2f0:	6a21      	ldr	r1, [r4, #32]
 800c2f2:	2301      	movs	r3, #1
 800c2f4:	4628      	mov	r0, r5
 800c2f6:	47b0      	blx	r6
 800c2f8:	1c41      	adds	r1, r0, #1
 800c2fa:	d1c7      	bne.n	800c28c <__sflush_r+0x34>
 800c2fc:	682b      	ldr	r3, [r5, #0]
 800c2fe:	2b00      	cmp	r3, #0
 800c300:	d0c4      	beq.n	800c28c <__sflush_r+0x34>
 800c302:	2b1d      	cmp	r3, #29
 800c304:	d001      	beq.n	800c30a <__sflush_r+0xb2>
 800c306:	2b16      	cmp	r3, #22
 800c308:	d101      	bne.n	800c30e <__sflush_r+0xb6>
 800c30a:	602f      	str	r7, [r5, #0]
 800c30c:	e7b1      	b.n	800c272 <__sflush_r+0x1a>
 800c30e:	89a3      	ldrh	r3, [r4, #12]
 800c310:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c314:	81a3      	strh	r3, [r4, #12]
 800c316:	e7ad      	b.n	800c274 <__sflush_r+0x1c>
 800c318:	690f      	ldr	r7, [r1, #16]
 800c31a:	2f00      	cmp	r7, #0
 800c31c:	d0a9      	beq.n	800c272 <__sflush_r+0x1a>
 800c31e:	0793      	lsls	r3, r2, #30
 800c320:	680e      	ldr	r6, [r1, #0]
 800c322:	bf08      	it	eq
 800c324:	694b      	ldreq	r3, [r1, #20]
 800c326:	600f      	str	r7, [r1, #0]
 800c328:	bf18      	it	ne
 800c32a:	2300      	movne	r3, #0
 800c32c:	eba6 0807 	sub.w	r8, r6, r7
 800c330:	608b      	str	r3, [r1, #8]
 800c332:	f1b8 0f00 	cmp.w	r8, #0
 800c336:	dd9c      	ble.n	800c272 <__sflush_r+0x1a>
 800c338:	6a21      	ldr	r1, [r4, #32]
 800c33a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c33c:	4643      	mov	r3, r8
 800c33e:	463a      	mov	r2, r7
 800c340:	4628      	mov	r0, r5
 800c342:	47b0      	blx	r6
 800c344:	2800      	cmp	r0, #0
 800c346:	dc06      	bgt.n	800c356 <__sflush_r+0xfe>
 800c348:	89a3      	ldrh	r3, [r4, #12]
 800c34a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c34e:	81a3      	strh	r3, [r4, #12]
 800c350:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c354:	e78e      	b.n	800c274 <__sflush_r+0x1c>
 800c356:	4407      	add	r7, r0
 800c358:	eba8 0800 	sub.w	r8, r8, r0
 800c35c:	e7e9      	b.n	800c332 <__sflush_r+0xda>
 800c35e:	bf00      	nop
 800c360:	20400001 	.word	0x20400001

0800c364 <_fflush_r>:
 800c364:	b538      	push	{r3, r4, r5, lr}
 800c366:	690b      	ldr	r3, [r1, #16]
 800c368:	4605      	mov	r5, r0
 800c36a:	460c      	mov	r4, r1
 800c36c:	b913      	cbnz	r3, 800c374 <_fflush_r+0x10>
 800c36e:	2500      	movs	r5, #0
 800c370:	4628      	mov	r0, r5
 800c372:	bd38      	pop	{r3, r4, r5, pc}
 800c374:	b118      	cbz	r0, 800c37e <_fflush_r+0x1a>
 800c376:	6983      	ldr	r3, [r0, #24]
 800c378:	b90b      	cbnz	r3, 800c37e <_fflush_r+0x1a>
 800c37a:	f7ff fa4f 	bl	800b81c <__sinit>
 800c37e:	4b14      	ldr	r3, [pc, #80]	; (800c3d0 <_fflush_r+0x6c>)
 800c380:	429c      	cmp	r4, r3
 800c382:	d11b      	bne.n	800c3bc <_fflush_r+0x58>
 800c384:	686c      	ldr	r4, [r5, #4]
 800c386:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c38a:	2b00      	cmp	r3, #0
 800c38c:	d0ef      	beq.n	800c36e <_fflush_r+0xa>
 800c38e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c390:	07d0      	lsls	r0, r2, #31
 800c392:	d404      	bmi.n	800c39e <_fflush_r+0x3a>
 800c394:	0599      	lsls	r1, r3, #22
 800c396:	d402      	bmi.n	800c39e <_fflush_r+0x3a>
 800c398:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c39a:	f7ff fadd 	bl	800b958 <__retarget_lock_acquire_recursive>
 800c39e:	4628      	mov	r0, r5
 800c3a0:	4621      	mov	r1, r4
 800c3a2:	f7ff ff59 	bl	800c258 <__sflush_r>
 800c3a6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c3a8:	07da      	lsls	r2, r3, #31
 800c3aa:	4605      	mov	r5, r0
 800c3ac:	d4e0      	bmi.n	800c370 <_fflush_r+0xc>
 800c3ae:	89a3      	ldrh	r3, [r4, #12]
 800c3b0:	059b      	lsls	r3, r3, #22
 800c3b2:	d4dd      	bmi.n	800c370 <_fflush_r+0xc>
 800c3b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c3b6:	f7ff fad0 	bl	800b95a <__retarget_lock_release_recursive>
 800c3ba:	e7d9      	b.n	800c370 <_fflush_r+0xc>
 800c3bc:	4b05      	ldr	r3, [pc, #20]	; (800c3d4 <_fflush_r+0x70>)
 800c3be:	429c      	cmp	r4, r3
 800c3c0:	d101      	bne.n	800c3c6 <_fflush_r+0x62>
 800c3c2:	68ac      	ldr	r4, [r5, #8]
 800c3c4:	e7df      	b.n	800c386 <_fflush_r+0x22>
 800c3c6:	4b04      	ldr	r3, [pc, #16]	; (800c3d8 <_fflush_r+0x74>)
 800c3c8:	429c      	cmp	r4, r3
 800c3ca:	bf08      	it	eq
 800c3cc:	68ec      	ldreq	r4, [r5, #12]
 800c3ce:	e7da      	b.n	800c386 <_fflush_r+0x22>
 800c3d0:	0800cc5c 	.word	0x0800cc5c
 800c3d4:	0800cc7c 	.word	0x0800cc7c
 800c3d8:	0800cc3c 	.word	0x0800cc3c

0800c3dc <_lseek_r>:
 800c3dc:	b538      	push	{r3, r4, r5, lr}
 800c3de:	4d07      	ldr	r5, [pc, #28]	; (800c3fc <_lseek_r+0x20>)
 800c3e0:	4604      	mov	r4, r0
 800c3e2:	4608      	mov	r0, r1
 800c3e4:	4611      	mov	r1, r2
 800c3e6:	2200      	movs	r2, #0
 800c3e8:	602a      	str	r2, [r5, #0]
 800c3ea:	461a      	mov	r2, r3
 800c3ec:	f7f5 f954 	bl	8001698 <_lseek>
 800c3f0:	1c43      	adds	r3, r0, #1
 800c3f2:	d102      	bne.n	800c3fa <_lseek_r+0x1e>
 800c3f4:	682b      	ldr	r3, [r5, #0]
 800c3f6:	b103      	cbz	r3, 800c3fa <_lseek_r+0x1e>
 800c3f8:	6023      	str	r3, [r4, #0]
 800c3fa:	bd38      	pop	{r3, r4, r5, pc}
 800c3fc:	2000dd20 	.word	0x2000dd20

0800c400 <__swhatbuf_r>:
 800c400:	b570      	push	{r4, r5, r6, lr}
 800c402:	460e      	mov	r6, r1
 800c404:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c408:	2900      	cmp	r1, #0
 800c40a:	b096      	sub	sp, #88	; 0x58
 800c40c:	4614      	mov	r4, r2
 800c40e:	461d      	mov	r5, r3
 800c410:	da07      	bge.n	800c422 <__swhatbuf_r+0x22>
 800c412:	2300      	movs	r3, #0
 800c414:	602b      	str	r3, [r5, #0]
 800c416:	89b3      	ldrh	r3, [r6, #12]
 800c418:	061a      	lsls	r2, r3, #24
 800c41a:	d410      	bmi.n	800c43e <__swhatbuf_r+0x3e>
 800c41c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c420:	e00e      	b.n	800c440 <__swhatbuf_r+0x40>
 800c422:	466a      	mov	r2, sp
 800c424:	f000 f8be 	bl	800c5a4 <_fstat_r>
 800c428:	2800      	cmp	r0, #0
 800c42a:	dbf2      	blt.n	800c412 <__swhatbuf_r+0x12>
 800c42c:	9a01      	ldr	r2, [sp, #4]
 800c42e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c432:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c436:	425a      	negs	r2, r3
 800c438:	415a      	adcs	r2, r3
 800c43a:	602a      	str	r2, [r5, #0]
 800c43c:	e7ee      	b.n	800c41c <__swhatbuf_r+0x1c>
 800c43e:	2340      	movs	r3, #64	; 0x40
 800c440:	2000      	movs	r0, #0
 800c442:	6023      	str	r3, [r4, #0]
 800c444:	b016      	add	sp, #88	; 0x58
 800c446:	bd70      	pop	{r4, r5, r6, pc}

0800c448 <__smakebuf_r>:
 800c448:	898b      	ldrh	r3, [r1, #12]
 800c44a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c44c:	079d      	lsls	r5, r3, #30
 800c44e:	4606      	mov	r6, r0
 800c450:	460c      	mov	r4, r1
 800c452:	d507      	bpl.n	800c464 <__smakebuf_r+0x1c>
 800c454:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c458:	6023      	str	r3, [r4, #0]
 800c45a:	6123      	str	r3, [r4, #16]
 800c45c:	2301      	movs	r3, #1
 800c45e:	6163      	str	r3, [r4, #20]
 800c460:	b002      	add	sp, #8
 800c462:	bd70      	pop	{r4, r5, r6, pc}
 800c464:	ab01      	add	r3, sp, #4
 800c466:	466a      	mov	r2, sp
 800c468:	f7ff ffca 	bl	800c400 <__swhatbuf_r>
 800c46c:	9900      	ldr	r1, [sp, #0]
 800c46e:	4605      	mov	r5, r0
 800c470:	4630      	mov	r0, r6
 800c472:	f7ff fa73 	bl	800b95c <_malloc_r>
 800c476:	b948      	cbnz	r0, 800c48c <__smakebuf_r+0x44>
 800c478:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c47c:	059a      	lsls	r2, r3, #22
 800c47e:	d4ef      	bmi.n	800c460 <__smakebuf_r+0x18>
 800c480:	f023 0303 	bic.w	r3, r3, #3
 800c484:	f043 0302 	orr.w	r3, r3, #2
 800c488:	81a3      	strh	r3, [r4, #12]
 800c48a:	e7e3      	b.n	800c454 <__smakebuf_r+0xc>
 800c48c:	4b0d      	ldr	r3, [pc, #52]	; (800c4c4 <__smakebuf_r+0x7c>)
 800c48e:	62b3      	str	r3, [r6, #40]	; 0x28
 800c490:	89a3      	ldrh	r3, [r4, #12]
 800c492:	6020      	str	r0, [r4, #0]
 800c494:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c498:	81a3      	strh	r3, [r4, #12]
 800c49a:	9b00      	ldr	r3, [sp, #0]
 800c49c:	6163      	str	r3, [r4, #20]
 800c49e:	9b01      	ldr	r3, [sp, #4]
 800c4a0:	6120      	str	r0, [r4, #16]
 800c4a2:	b15b      	cbz	r3, 800c4bc <__smakebuf_r+0x74>
 800c4a4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c4a8:	4630      	mov	r0, r6
 800c4aa:	f000 f88d 	bl	800c5c8 <_isatty_r>
 800c4ae:	b128      	cbz	r0, 800c4bc <__smakebuf_r+0x74>
 800c4b0:	89a3      	ldrh	r3, [r4, #12]
 800c4b2:	f023 0303 	bic.w	r3, r3, #3
 800c4b6:	f043 0301 	orr.w	r3, r3, #1
 800c4ba:	81a3      	strh	r3, [r4, #12]
 800c4bc:	89a0      	ldrh	r0, [r4, #12]
 800c4be:	4305      	orrs	r5, r0
 800c4c0:	81a5      	strh	r5, [r4, #12]
 800c4c2:	e7cd      	b.n	800c460 <__smakebuf_r+0x18>
 800c4c4:	0800b7b5 	.word	0x0800b7b5

0800c4c8 <__malloc_lock>:
 800c4c8:	4801      	ldr	r0, [pc, #4]	; (800c4d0 <__malloc_lock+0x8>)
 800c4ca:	f7ff ba45 	b.w	800b958 <__retarget_lock_acquire_recursive>
 800c4ce:	bf00      	nop
 800c4d0:	2000dd18 	.word	0x2000dd18

0800c4d4 <__malloc_unlock>:
 800c4d4:	4801      	ldr	r0, [pc, #4]	; (800c4dc <__malloc_unlock+0x8>)
 800c4d6:	f7ff ba40 	b.w	800b95a <__retarget_lock_release_recursive>
 800c4da:	bf00      	nop
 800c4dc:	2000dd18 	.word	0x2000dd18

0800c4e0 <_free_r>:
 800c4e0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c4e2:	2900      	cmp	r1, #0
 800c4e4:	d048      	beq.n	800c578 <_free_r+0x98>
 800c4e6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c4ea:	9001      	str	r0, [sp, #4]
 800c4ec:	2b00      	cmp	r3, #0
 800c4ee:	f1a1 0404 	sub.w	r4, r1, #4
 800c4f2:	bfb8      	it	lt
 800c4f4:	18e4      	addlt	r4, r4, r3
 800c4f6:	f7ff ffe7 	bl	800c4c8 <__malloc_lock>
 800c4fa:	4a20      	ldr	r2, [pc, #128]	; (800c57c <_free_r+0x9c>)
 800c4fc:	9801      	ldr	r0, [sp, #4]
 800c4fe:	6813      	ldr	r3, [r2, #0]
 800c500:	4615      	mov	r5, r2
 800c502:	b933      	cbnz	r3, 800c512 <_free_r+0x32>
 800c504:	6063      	str	r3, [r4, #4]
 800c506:	6014      	str	r4, [r2, #0]
 800c508:	b003      	add	sp, #12
 800c50a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c50e:	f7ff bfe1 	b.w	800c4d4 <__malloc_unlock>
 800c512:	42a3      	cmp	r3, r4
 800c514:	d90b      	bls.n	800c52e <_free_r+0x4e>
 800c516:	6821      	ldr	r1, [r4, #0]
 800c518:	1862      	adds	r2, r4, r1
 800c51a:	4293      	cmp	r3, r2
 800c51c:	bf04      	itt	eq
 800c51e:	681a      	ldreq	r2, [r3, #0]
 800c520:	685b      	ldreq	r3, [r3, #4]
 800c522:	6063      	str	r3, [r4, #4]
 800c524:	bf04      	itt	eq
 800c526:	1852      	addeq	r2, r2, r1
 800c528:	6022      	streq	r2, [r4, #0]
 800c52a:	602c      	str	r4, [r5, #0]
 800c52c:	e7ec      	b.n	800c508 <_free_r+0x28>
 800c52e:	461a      	mov	r2, r3
 800c530:	685b      	ldr	r3, [r3, #4]
 800c532:	b10b      	cbz	r3, 800c538 <_free_r+0x58>
 800c534:	42a3      	cmp	r3, r4
 800c536:	d9fa      	bls.n	800c52e <_free_r+0x4e>
 800c538:	6811      	ldr	r1, [r2, #0]
 800c53a:	1855      	adds	r5, r2, r1
 800c53c:	42a5      	cmp	r5, r4
 800c53e:	d10b      	bne.n	800c558 <_free_r+0x78>
 800c540:	6824      	ldr	r4, [r4, #0]
 800c542:	4421      	add	r1, r4
 800c544:	1854      	adds	r4, r2, r1
 800c546:	42a3      	cmp	r3, r4
 800c548:	6011      	str	r1, [r2, #0]
 800c54a:	d1dd      	bne.n	800c508 <_free_r+0x28>
 800c54c:	681c      	ldr	r4, [r3, #0]
 800c54e:	685b      	ldr	r3, [r3, #4]
 800c550:	6053      	str	r3, [r2, #4]
 800c552:	4421      	add	r1, r4
 800c554:	6011      	str	r1, [r2, #0]
 800c556:	e7d7      	b.n	800c508 <_free_r+0x28>
 800c558:	d902      	bls.n	800c560 <_free_r+0x80>
 800c55a:	230c      	movs	r3, #12
 800c55c:	6003      	str	r3, [r0, #0]
 800c55e:	e7d3      	b.n	800c508 <_free_r+0x28>
 800c560:	6825      	ldr	r5, [r4, #0]
 800c562:	1961      	adds	r1, r4, r5
 800c564:	428b      	cmp	r3, r1
 800c566:	bf04      	itt	eq
 800c568:	6819      	ldreq	r1, [r3, #0]
 800c56a:	685b      	ldreq	r3, [r3, #4]
 800c56c:	6063      	str	r3, [r4, #4]
 800c56e:	bf04      	itt	eq
 800c570:	1949      	addeq	r1, r1, r5
 800c572:	6021      	streq	r1, [r4, #0]
 800c574:	6054      	str	r4, [r2, #4]
 800c576:	e7c7      	b.n	800c508 <_free_r+0x28>
 800c578:	b003      	add	sp, #12
 800c57a:	bd30      	pop	{r4, r5, pc}
 800c57c:	200019ac 	.word	0x200019ac

0800c580 <_read_r>:
 800c580:	b538      	push	{r3, r4, r5, lr}
 800c582:	4d07      	ldr	r5, [pc, #28]	; (800c5a0 <_read_r+0x20>)
 800c584:	4604      	mov	r4, r0
 800c586:	4608      	mov	r0, r1
 800c588:	4611      	mov	r1, r2
 800c58a:	2200      	movs	r2, #0
 800c58c:	602a      	str	r2, [r5, #0]
 800c58e:	461a      	mov	r2, r3
 800c590:	f7f5 f822 	bl	80015d8 <_read>
 800c594:	1c43      	adds	r3, r0, #1
 800c596:	d102      	bne.n	800c59e <_read_r+0x1e>
 800c598:	682b      	ldr	r3, [r5, #0]
 800c59a:	b103      	cbz	r3, 800c59e <_read_r+0x1e>
 800c59c:	6023      	str	r3, [r4, #0]
 800c59e:	bd38      	pop	{r3, r4, r5, pc}
 800c5a0:	2000dd20 	.word	0x2000dd20

0800c5a4 <_fstat_r>:
 800c5a4:	b538      	push	{r3, r4, r5, lr}
 800c5a6:	4d07      	ldr	r5, [pc, #28]	; (800c5c4 <_fstat_r+0x20>)
 800c5a8:	2300      	movs	r3, #0
 800c5aa:	4604      	mov	r4, r0
 800c5ac:	4608      	mov	r0, r1
 800c5ae:	4611      	mov	r1, r2
 800c5b0:	602b      	str	r3, [r5, #0]
 800c5b2:	f7f5 f856 	bl	8001662 <_fstat>
 800c5b6:	1c43      	adds	r3, r0, #1
 800c5b8:	d102      	bne.n	800c5c0 <_fstat_r+0x1c>
 800c5ba:	682b      	ldr	r3, [r5, #0]
 800c5bc:	b103      	cbz	r3, 800c5c0 <_fstat_r+0x1c>
 800c5be:	6023      	str	r3, [r4, #0]
 800c5c0:	bd38      	pop	{r3, r4, r5, pc}
 800c5c2:	bf00      	nop
 800c5c4:	2000dd20 	.word	0x2000dd20

0800c5c8 <_isatty_r>:
 800c5c8:	b538      	push	{r3, r4, r5, lr}
 800c5ca:	4d06      	ldr	r5, [pc, #24]	; (800c5e4 <_isatty_r+0x1c>)
 800c5cc:	2300      	movs	r3, #0
 800c5ce:	4604      	mov	r4, r0
 800c5d0:	4608      	mov	r0, r1
 800c5d2:	602b      	str	r3, [r5, #0]
 800c5d4:	f7f5 f855 	bl	8001682 <_isatty>
 800c5d8:	1c43      	adds	r3, r0, #1
 800c5da:	d102      	bne.n	800c5e2 <_isatty_r+0x1a>
 800c5dc:	682b      	ldr	r3, [r5, #0]
 800c5de:	b103      	cbz	r3, 800c5e2 <_isatty_r+0x1a>
 800c5e0:	6023      	str	r3, [r4, #0]
 800c5e2:	bd38      	pop	{r3, r4, r5, pc}
 800c5e4:	2000dd20 	.word	0x2000dd20

0800c5e8 <_init>:
 800c5e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c5ea:	bf00      	nop
 800c5ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c5ee:	bc08      	pop	{r3}
 800c5f0:	469e      	mov	lr, r3
 800c5f2:	4770      	bx	lr

0800c5f4 <_fini>:
 800c5f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c5f6:	bf00      	nop
 800c5f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c5fa:	bc08      	pop	{r3}
 800c5fc:	469e      	mov	lr, r3
 800c5fe:	4770      	bx	lr
