
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032649                       # Number of seconds simulated
sim_ticks                                 32648753541                       # Number of ticks simulated
final_tick                               604151676660                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 333981                       # Simulator instruction rate (inst/s)
host_op_rate                                   427571                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2352064                       # Simulator tick rate (ticks/s)
host_mem_usage                               16924348                       # Number of bytes of host memory used
host_seconds                                 13880.89                       # Real time elapsed on the host
sim_insts                                  4635957073                       # Number of instructions simulated
sim_ops                                    5935072458                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1770624                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1988352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       673792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1137152                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5577856                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2560                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7936                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1914112                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1914112                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13833                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15534                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           20                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         5264                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         8884                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 43577                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           14954                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                14954                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        62728                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     54232515                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        50967                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     60901314                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        78410                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     20637603                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        50967                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     34829875                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               170844378                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        62728                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        50967                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        78410                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        50967                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             243072                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          58627414                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               58627414                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          58627414                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        62728                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     54232515                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        50967                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     60901314                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        78410                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     20637603                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        50967                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     34829875                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              229471793                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                78294374                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28440388                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24865837                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1803127                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14165508                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13681964                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2042329                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56364                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33535693                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158228002                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28440388                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15724293                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32574963                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8850025                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3854392                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16532827                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       717782                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77001710                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.365287                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.171083                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44426747     57.70%     57.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1614223      2.10%     59.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2955969      3.84%     63.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2772133      3.60%     67.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4556821      5.92%     73.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4745161      6.16%     79.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1131141      1.47%     80.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          847451      1.10%     81.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13952064     18.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77001710                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363249                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.020937                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34593017                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3725017                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31526219                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       125992                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7031455                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3097454                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5203                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     177024597                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1374                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7031455                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36049084                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1300720                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       423266                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30183615                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2013561                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172352408                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           30                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        690133                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       812065                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228856768                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784437343                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784437343                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896161                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79960596                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20345                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9941                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5384251                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26504892                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5755513                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        96078                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1670405                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163125206                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19863                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137691686                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       180277                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48953685                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134281182                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77001710                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.788164                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.842213                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26650600     34.61%     34.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14457956     18.78%     53.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12390770     16.09%     69.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7679905      9.97%     79.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8059794     10.47%     89.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4727295      6.14%     96.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2095014      2.72%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       556268      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       384108      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77001710                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         541141     66.19%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        174512     21.35%     87.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       101901     12.46%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107996408     78.43%     78.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085461      0.79%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23689590     17.20%     96.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4910306      3.57%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137691686                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.758641                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             817554                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005938                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353382913                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212099166                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133196224                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138509240                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       337666                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7574821                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          835                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          412                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1402158                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7031455                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         710221                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        58911                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163145072                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       189732                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26504892                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5755513                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9941                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30881                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          199                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          412                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       959255                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1063737                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2022992                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135110869                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22769580                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2580817                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27557367                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20418423                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4787787                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.725678                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133345855                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133196224                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81835225                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199710405                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.701223                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409769                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611585                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49534092                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1807885                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     69970255                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.623713                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.320141                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32154729     45.95%     45.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14855274     21.23%     67.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8314357     11.88%     79.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2816912      4.03%     83.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2690190      3.84%     86.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1109592      1.59%     88.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2995852      4.28%     92.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       873763      1.25%     94.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4159586      5.94%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     69970255                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611585                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179496                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4159586                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           228956346                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333328594                       # The number of ROB writes
system.switch_cpus0.timesIdled                  30067                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1292664                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611585                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.782944                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.782944                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.277231                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.277231                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624995324                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174581939                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182475821                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                78294374                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28209136                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     22925669                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1925594                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     11766794                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10996051                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2976726                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        81437                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     28301043                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             156435712                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28209136                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13972777                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34402562                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10340616                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5754592                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13863097                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       830124                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     76830366                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.515608                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.306538                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        42427804     55.22%     55.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3026907      3.94%     59.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2436180      3.17%     62.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5939919      7.73%     70.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1599637      2.08%     72.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2068936      2.69%     74.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1499883      1.95%     76.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          835273      1.09%     77.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16995827     22.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     76830366                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.360296                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.998045                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        29610486                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5582723                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33078807                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       224558                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8333787                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4818871                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        38688                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     187023819                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        75922                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8333787                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        31780580                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1238966                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1144501                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         31081636                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3250891                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     180407939                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        29720                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1347137                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1010336                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1094                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    252634516                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    842170080                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    842170080                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    154796678                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        97837786                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36776                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20640                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8917017                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16818921                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8557034                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       132097                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2309261                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         170606268                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35395                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        135546197                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       262844                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58970855                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    179947223                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5411                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     76830366                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.764227                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.890090                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     26653176     34.69%     34.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16660571     21.68%     56.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10622108     13.83%     70.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8033740     10.46%     80.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6971479      9.07%     89.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3569741      4.65%     94.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3088737      4.02%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       573365      0.75%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       657449      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     76830366                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         793014     70.94%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             7      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        161797     14.47%     85.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       163078     14.59%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112917938     83.31%     83.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1928557      1.42%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14992      0.01%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13451123      9.92%     94.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7233587      5.34%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     135546197                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.731238                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1117896                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008247                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    349303498                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    229613063                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    132081779                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136664093                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       506805                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6632398                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2608                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          548                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2186714                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8333787                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         492424                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        73163                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    170641664                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       375608                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16818921                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8557034                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20403                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         65404                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          548                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1149765                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1082465                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2232230                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    133377576                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12617861                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2168619                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19650405                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18812724                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7032544                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.703540                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             132169615                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            132081779                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         86062676                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        242970845                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.686989                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354210                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     90683006                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    111365714                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     59276656                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29984                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1929744                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     68496579                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.625858                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.142115                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     26576537     38.80%     38.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     19016577     27.76%     66.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7748073     11.31%     77.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4343500      6.34%     84.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3538501      5.17%     89.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1425618      2.08%     91.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1692272      2.47%     93.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       857243      1.25%     95.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3298258      4.82%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     68496579                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     90683006                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     111365714                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16556839                       # Number of memory references committed
system.switch_cpus1.commit.loads             10186519                       # Number of loads committed
system.switch_cpus1.commit.membars              14992                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16000924                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        100344350                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2266959                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3298258                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           235840691                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          349623873                       # The number of ROB writes
system.switch_cpus1.timesIdled                  40488                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1464008                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           90683006                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            111365714                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     90683006                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.863385                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.863385                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.158231                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.158231                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       600023968                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      182554819                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      172588137                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29984                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                78294374                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        29442640                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24026392                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1963385                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12355548                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11618675                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3044970                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        86404                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     30493261                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             159985393                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           29442640                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14663645                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             34685984                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10240104                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4565627                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14846456                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       758153                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     78005315                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.535706                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.337532                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        43319331     55.53%     55.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2835615      3.64%     59.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4275887      5.48%     64.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2953298      3.79%     68.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2073452      2.66%     71.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2025754      2.60%     73.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1216073      1.56%     75.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2614979      3.35%     78.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        16690926     21.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     78005315                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.376051                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.043383                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        31359179                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4778733                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         33121577                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       485809                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8260004                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4957653                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          655                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     191576946                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2394                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8260004                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        33113301                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         475404                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1768981                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         31817344                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2570270                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     185877557                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1077142                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       872745                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    260624874                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    865194852                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    865194852                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    160632841                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        99991976                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        33467                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        15998                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7633300                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     17065196                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8729867                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       108438                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2376490                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         173283468                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        31933                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        138498903                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       277093                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     57693621                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    176421010                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           61                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     78005315                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.775506                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.919855                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     27907581     35.78%     35.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     15681392     20.10%     55.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11132742     14.27%     70.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7466965      9.57%     79.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7600211      9.74%     89.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3634353      4.66%     94.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3230923      4.14%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       616199      0.79%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       734949      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     78005315                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         752019     70.79%     70.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            11      0.00%     70.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        149958     14.12%     84.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       160410     15.10%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    115817216     83.62%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1753770      1.27%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15936      0.01%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13618352      9.83%     94.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7293629      5.27%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     138498903                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.768951                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1062398                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007671                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    356342611                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    231009439                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    134667024                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     139561301                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       436714                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6611680                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         5965                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          422                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2088269                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8260004                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         250407                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        46910                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    173315403                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       619758                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     17065196                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8729867                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        15997                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         39615                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          422                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1192670                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1072094                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2264764                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    135953615                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12733420                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2545287                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19845242                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19321441                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7111822                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.736442                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             134725305                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            134667024                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         87235829                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        247752159                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.720009                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.352109                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     93423215                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    115153905                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     58161719                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31872                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1978961                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     69745311                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.651063                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.177361                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     26672521     38.24%     38.24% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     19972970     28.64%     66.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7556932     10.84%     77.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4232706      6.07%     83.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3558761      5.10%     88.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1595923      2.29%     91.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1521027      2.18%     93.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1047636      1.50%     94.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3586835      5.14%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     69745311                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     93423215                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     115153905                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17095112                       # Number of memory references committed
system.switch_cpus2.commit.loads             10453516                       # Number of loads committed
system.switch_cpus2.commit.membars              15936                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16701538                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        103668637                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2379281                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3586835                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           239474100                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          354896680                       # The number of ROB writes
system.switch_cpus2.timesIdled                  16905                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 289059                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           93423215                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            115153905                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     93423215                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.838061                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.838061                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.193230                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.193230                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       610643956                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      187236805                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      176159286                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31872                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                78294374                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        28545959                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     23232926                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1905799                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     12166604                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        11254294                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2936605                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        83941                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     31549406                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             155911535                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           28545959                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     14190899                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             32759111                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        9783145                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4943299                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         15419864                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       763219                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     77096720                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.490823                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.299380                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        44337609     57.51%     57.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1766542      2.29%     59.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2304735      2.99%     62.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3469067      4.50%     67.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3371266      4.37%     71.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2560428      3.32%     74.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1525766      1.98%     76.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2281200      2.96%     79.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        15480107     20.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     77096720                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.364598                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.991350                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        32590701                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4836936                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         31576436                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       247974                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       7844671                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4832516                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          256                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     186520334                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1289                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       7844671                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        34318007                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         953082                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1364864                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         30056661                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2559433                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     181087388                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          792                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1108657                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       802013                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           12                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    252313703                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    843348355                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    843348355                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    156926595                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        95387024                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38302                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        21646                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7237181                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     16788149                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      8891423                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       173044                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3050372                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         168316707                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        36485                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        135579840                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       251371                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     54711594                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    166427583                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         5845                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     77096720                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.758568                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.896564                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     26705267     34.64%     34.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     16982700     22.03%     56.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11004155     14.27%     70.94% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7448862      9.66%     80.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      6977413      9.05%     89.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3728924      4.84%     94.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2742838      3.56%     98.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       821544      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       685017      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     77096720                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         666495     69.29%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             7      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        136992     14.24%     83.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       158351     16.46%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    112825640     83.22%     83.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1916206      1.41%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        15319      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13386008      9.87%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7436667      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     135579840                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.731668                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             961845                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007094                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    349469614                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    223065558                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    131781625                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     136541685                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       458393                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      6432712                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         1983                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          810                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2254447                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          184                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       7844671                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         561206                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        90271                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    168353192                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1147358                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     16788149                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      8891423                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        21165                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         68075                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          810                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1167847                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1071772                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2239619                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    132990431                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12599716                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2589407                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19874487                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18630502                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7274771                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.698595                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             131816628                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            131781625                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         84681611                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        237796978                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.683156                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356109                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     91905837                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    112955757                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     55397594                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        30640                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1937276                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     69252048                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.631082                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.152128                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     26628935     38.45%     38.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     19939588     28.79%     67.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      7333358     10.59%     77.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4200180      6.07%     83.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3513872      5.07%     88.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1751944      2.53%     91.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1702250      2.46%     93.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       735163      1.06%     95.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3446758      4.98%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     69252048                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     91905837                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     112955757                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              16992403                       # Number of memory references committed
system.switch_cpus3.commit.loads             10355430                       # Number of loads committed
system.switch_cpus3.commit.membars              15320                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          16201189                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        101813549                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2304810                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3446758                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           234158641                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          344555568                       # The number of ROB writes
system.switch_cpus3.timesIdled                  31066                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1197654                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           91905837                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            112955757                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     91905837                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.851898                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.851898                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.173850                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.173850                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       598471595                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      182016865                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      172272635                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         30640                       # number of misc regfile writes
system.l2.replacements                          43578                       # number of replacements
system.l2.tagsinuse                      32767.875352                       # Cycle average of tags in use
system.l2.total_refs                          1319893                       # Total number of references to valid blocks.
system.l2.sampled_refs                          76346                       # Sample count of references to valid blocks.
system.l2.avg_refs                          17.288306                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           505.926973                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.284216                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5556.806018                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      9.551285                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   4954.942461                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     11.216263                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2054.929774                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      9.583831                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   3542.990654                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4833.788241                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4386.604302                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2513.605477                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           4377.645858                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.015440                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000314                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.169580                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000291                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.151213                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000342                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.062711                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000292                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.108123                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.147516                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.133869                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.076709                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.133595                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999996                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        35729                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        50276                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        25749                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        38942                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  150696                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            55752                       # number of Writeback hits
system.l2.Writeback_hits::total                 55752                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        35729                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        50276                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        25749                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        38942                       # number of demand (read+write) hits
system.l2.demand_hits::total                   150696                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        35729                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        50276                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        25749                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        38942                       # number of overall hits
system.l2.overall_hits::total                  150696                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        13833                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        15534                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           20                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         5244                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         8883                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 43556                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus2.data           20                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  21                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        13833                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        15534                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           20                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         5264                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         8884                       # number of demand (read+write) misses
system.l2.demand_misses::total                  43577                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        13833                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        15534                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           20                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         5264                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         8884                       # number of overall misses
system.l2.overall_misses::total                 43577                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       874457                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    853540832                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       760380                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    914351147                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       987418                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    331268575                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       793906                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    538262774                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2640839489                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data      1052610                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data        46616                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1099226                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       874457                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    853540832                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       760380                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    914351147                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       987418                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    332321185                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       793906                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    538309390                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2641938715                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       874457                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    853540832                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       760380                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    914351147                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       987418                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    332321185                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       793906                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    538309390                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2641938715                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49562                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        65810                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           20                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        30993                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        47825                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              194252                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        55752                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             55752                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           20                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                21                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49562                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        65810                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           20                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        31013                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        47826                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               194273                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49562                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        65810                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           20                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        31013                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        47826                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              194273                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.279105                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.236043                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.169199                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.185740                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.224224                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.279105                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.236043                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.169735                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.185757                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.224308                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.279105                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.236043                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.169735                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.185757                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.224308                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 54653.562500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61703.233716                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 58490.769231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 58861.281512                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 49370.900000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 63170.971587                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 61069.692308                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 60594.706068                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 60630.900197                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 52630.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data        46616                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52344.095238                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 54653.562500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61703.233716                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 58490.769231                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 58861.281512                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 49370.900000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 63130.924202                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 61069.692308                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 60593.132598                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 60626.906740                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 54653.562500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61703.233716                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 58490.769231                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 58861.281512                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 49370.900000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 63130.924202                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 61069.692308                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 60593.132598                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 60626.906740                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                14954                       # number of writebacks
system.l2.writebacks::total                     14954                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        13833                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        15534                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           20                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         5244                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         8883                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            43556                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data           20                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             21                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        13833                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        15534                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           20                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         5264                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         8884                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             43577                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        13833                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        15534                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           20                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         5264                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         8884                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            43577                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       784714                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    773390293                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       685168                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    824537198                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       871181                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    300995889                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       717531                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    486628573                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2388610547                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       935956                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data        40868                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       976824                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       784714                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    773390293                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       685168                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    824537198                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       871181                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    301931845                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       717531                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    486669441                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2389587371                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       784714                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    773390293                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       685168                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    824537198                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       871181                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    301931845                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       717531                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    486669441                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2389587371                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.279105                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.236043                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.169199                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.185740                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.224224                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.279105                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.236043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.169735                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.185757                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.224308                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.279105                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.236043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.169735                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.185757                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.224308                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 49044.625000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55909.079231                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 52705.230769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 53079.515772                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 43559.050000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 57398.148169                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 55194.692308                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 54782.007542                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 54839.988681                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 46797.800000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        40868                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 46515.428571                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 49044.625000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55909.079231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 52705.230769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 53079.515772                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 43559.050000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 57357.873290                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 55194.692308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 54780.441355                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 54835.977029                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 49044.625000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55909.079231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 52705.230769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 53079.515772                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 43559.050000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 57357.873290                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 55194.692308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 54780.441355                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 54835.977029                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.842408                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016564922                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1872126.928177                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.842408                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025388                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.869940                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16532808                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16532808                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16532808                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16532808                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16532808                       # number of overall hits
system.cpu0.icache.overall_hits::total       16532808                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1067026                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1067026                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1067026                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1067026                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1067026                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1067026                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16532827                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16532827                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16532827                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16532827                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16532827                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16532827                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 56159.263158                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 56159.263158                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 56159.263158                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 56159.263158                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 56159.263158                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 56159.263158                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       905424                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       905424                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       905424                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       905424                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       905424                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       905424                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        56589                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total        56589                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst        56589                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total        56589                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst        56589                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total        56589                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49562                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246452650                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49818                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4947.060299                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.207377                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.792623                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825029                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174971                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20669879                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20669879                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9941                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9941                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25003371                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25003371                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25003371                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25003371                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       157971                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       157971                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       157971                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        157971                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       157971                       # number of overall misses
system.cpu0.dcache.overall_misses::total       157971                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   7093901170                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   7093901170                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   7093901170                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   7093901170                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   7093901170                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   7093901170                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20827850                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20827850                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25161342                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25161342                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25161342                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25161342                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007585                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007585                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006278                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006278                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006278                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006278                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 44906.350976                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 44906.350976                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 44906.350976                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 44906.350976                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 44906.350976                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 44906.350976                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9855                       # number of writebacks
system.cpu0.dcache.writebacks::total             9855                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       108409                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       108409                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       108409                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       108409                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       108409                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       108409                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49562                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49562                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49562                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49562                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49562                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49562                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1165821620                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1165821620                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1165821620                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1165821620                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1165821620                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1165821620                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002380                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002380                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001970                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001970                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001970                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001970                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 23522.489407                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23522.489407                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 23522.489407                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23522.489407                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 23522.489407                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23522.489407                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996887                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100836493                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2219428.413306                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996887                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13863079                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13863079                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13863079                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13863079                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13863079                       # number of overall hits
system.cpu1.icache.overall_hits::total       13863079                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1080708                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1080708                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1080708                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1080708                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1080708                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1080708                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13863097                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13863097                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13863097                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13863097                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13863097                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13863097                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 60039.333333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60039.333333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 60039.333333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60039.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 60039.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60039.333333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       798898                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       798898                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       798898                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       798898                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       798898                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       798898                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 61453.692308                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 61453.692308                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 61453.692308                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 61453.692308                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 61453.692308                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 61453.692308                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 65810                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               192163296                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 66066                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2908.656434                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.107226                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.892774                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.898856                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.101144                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9587286                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9587286                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6340336                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6340336                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        19998                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        19998                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14992                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14992                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15927622                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15927622                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15927622                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15927622                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       139276                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       139276                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       139276                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        139276                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       139276                       # number of overall misses
system.cpu1.dcache.overall_misses::total       139276                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4670762487                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4670762487                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4670762487                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4670762487                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4670762487                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4670762487                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9726562                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9726562                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6340336                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6340336                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        19998                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        19998                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14992                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14992                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16066898                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16066898                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16066898                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16066898                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014319                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014319                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008669                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008669                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008669                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008669                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 33536.018316                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 33536.018316                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 33536.018316                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 33536.018316                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 33536.018316                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 33536.018316                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        16964                       # number of writebacks
system.cpu1.dcache.writebacks::total            16964                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        73466                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        73466                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        73466                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        73466                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        73466                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        73466                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        65810                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        65810                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        65810                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        65810                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        65810                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        65810                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1377996294                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1377996294                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1377996294                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1377996294                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1377996294                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1377996294                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006766                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006766                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004096                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004096                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004096                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004096                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 20939.010697                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20939.010697                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 20939.010697                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20939.010697                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 20939.010697                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20939.010697                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               463.745506                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1102787718                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2366497.248927                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    17.745506                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.028438                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.743182                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14846431                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14846431                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14846431                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14846431                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14846431                       # number of overall hits
system.cpu2.icache.overall_hits::total       14846431                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           25                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           25                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           25                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            25                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           25                       # number of overall misses
system.cpu2.icache.overall_misses::total           25                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1393014                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1393014                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1393014                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1393014                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1393014                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1393014                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14846456                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14846456                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14846456                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14846456                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14846456                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14846456                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 55720.560000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 55720.560000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 55720.560000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 55720.560000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 55720.560000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 55720.560000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            5                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           20                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           20                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           20                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           20                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           20                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           20                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1040917                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1040917                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1040917                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1040917                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1040917                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1040917                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 52045.850000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 52045.850000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 52045.850000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 52045.850000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 52045.850000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 52045.850000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 31013                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               175921183                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 31269                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               5626.057213                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.886749                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.113251                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901901                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098099                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9694290                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9694290                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6609314                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6609314                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        15974                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        15974                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15936                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15936                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16303604                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16303604                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16303604                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16303604                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        63711                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        63711                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          138                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          138                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        63849                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         63849                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        63849                       # number of overall misses
system.cpu2.dcache.overall_misses::total        63849                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1867496032                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1867496032                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      8856499                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      8856499                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1876352531                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1876352531                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1876352531                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1876352531                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9758001                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9758001                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6609452                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6609452                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        15974                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        15974                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15936                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15936                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16367453                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16367453                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16367453                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16367453                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006529                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006529                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000021                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000021                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003901                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003901                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003901                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003901                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 29311.987443                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 29311.987443                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 64177.528986                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 64177.528986                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 29387.344062                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 29387.344062                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 29387.344062                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 29387.344062                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7326                       # number of writebacks
system.cpu2.dcache.writebacks::total             7326                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        32717                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        32717                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          119                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          119                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        32836                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        32836                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        32836                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        32836                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        30994                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        30994                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           19                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        31013                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        31013                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        31013                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        31013                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    565617203                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    565617203                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1096662                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1096662                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    566713865                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    566713865                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    566713865                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    566713865                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003176                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003176                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001895                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001895                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001895                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001895                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 18249.248338                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 18249.248338                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 57719.052632                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 57719.052632                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 18273.429368                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 18273.429368                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 18273.429368                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 18273.429368                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.996996                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1100473039                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2218695.643145                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996996                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020829                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     15419844                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       15419844                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     15419844                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        15419844                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     15419844                       # number of overall hits
system.cpu3.icache.overall_hits::total       15419844                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           20                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           20                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           20                       # number of overall misses
system.cpu3.icache.overall_misses::total           20                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      1192320                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      1192320                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      1192320                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      1192320                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      1192320                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      1192320                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     15419864                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15419864                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     15419864                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15419864                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     15419864                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15419864                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst        59616                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total        59616                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst        59616                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total        59616                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst        59616                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total        59616                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            7                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            7                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       807576                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       807576                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       807576                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       807576                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       807576                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       807576                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 62121.230769                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 62121.230769                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 62121.230769                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 62121.230769                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 62121.230769                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 62121.230769                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 47826                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               185302348                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 48082                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3853.881868                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.552696                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.447304                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912315                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087685                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9586715                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9586715                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6602887                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6602887                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        16247                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        16247                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        15320                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        15320                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16189602                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16189602                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16189602                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16189602                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       122496                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       122496                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2566                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2566                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       125062                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        125062                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       125062                       # number of overall misses
system.cpu3.dcache.overall_misses::total       125062                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   4461524589                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   4461524589                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    173014822                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    173014822                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4634539411                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4634539411                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4634539411                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4634539411                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9709211                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9709211                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6605453                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6605453                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        16247                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        16247                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        15320                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        15320                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16314664                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16314664                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16314664                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16314664                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012616                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012616                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000388                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000388                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007666                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007666                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007666                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007666                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 36421.798173                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 36421.798173                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 67425.885425                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 67425.885425                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 37057.934552                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 37057.934552                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 37057.934552                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 37057.934552                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       746039                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             17                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 43884.647059                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        21607                       # number of writebacks
system.cpu3.dcache.writebacks::total            21607                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        74671                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        74671                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2565                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2565                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        77236                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        77236                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        77236                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        77236                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        47825                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        47825                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        47826                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        47826                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        47826                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        47826                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    908672117                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    908672117                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data        47616                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total        47616                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    908719733                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    908719733                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    908719733                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    908719733                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004926                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004926                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002931                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002931                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002931                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002931                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 18999.939718                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 18999.939718                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        47616                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        47616                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 19000.538055                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 19000.538055                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 19000.538055                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 19000.538055                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
