{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543326121573 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543326121573 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 27 11:42:01 2018 " "Processing started: Tue Nov 27 11:42:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543326121573 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543326121573 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off control_unit -c control_unit " "Command: quartus_map --read_settings_files=on --write_settings_files=off control_unit -c control_unit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543326121573 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1543326121992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/common/debouncer/debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/common/debouncer/debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-logic " "Found design unit 1: debouncer-logic" {  } { { "../common/debouncer/debouncer.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/debouncer/debouncer.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543326122525 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "../common/debouncer/debouncer.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/debouncer/debouncer.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543326122525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543326122525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-behavioral " "Found design unit 1: control_unit-behavioral" {  } { { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543326122528 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543326122528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543326122528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_control_unit-controller_arch " "Found design unit 1: tb_control_unit-controller_arch" {  } { { "tb_control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/tb_control_unit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543326122531 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_control_unit " "Found entity 1: tb_control_unit" {  } { { "tb_control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/tb_control_unit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543326122531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543326122531 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "control_unit " "Elaborating entity \"control_unit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1543326122569 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "delay_counter_in\[3\] GND " "Pin \"delay_counter_in\[3\]\" is stuck at GND" {  } { { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543326123170 "|control_unit|delay_counter_in[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "delay_counter_in\[4\] GND " "Pin \"delay_counter_in\[4\]\" is stuck at GND" {  } { { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543326123170 "|control_unit|delay_counter_in[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "delay_counter_in\[5\] GND " "Pin \"delay_counter_in\[5\]\" is stuck at GND" {  } { { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543326123170 "|control_unit|delay_counter_in[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "delay_counter_in\[6\] GND " "Pin \"delay_counter_in\[6\]\" is stuck at GND" {  } { { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543326123170 "|control_unit|delay_counter_in[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "delay_counter_in\[7\] GND " "Pin \"delay_counter_in\[7\]\" is stuck at GND" {  } { { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543326123170 "|control_unit|delay_counter_in[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operational_error_encoder\[8\] GND " "Pin \"operational_error_encoder\[8\]\" is stuck at GND" {  } { { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 124 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543326123170 "|control_unit|operational_error_encoder[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operational_error_encoder\[9\] GND " "Pin \"operational_error_encoder\[9\]\" is stuck at GND" {  } { { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 124 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543326123170 "|control_unit|operational_error_encoder[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operational_error_encoder\[10\] GND " "Pin \"operational_error_encoder\[10\]\" is stuck at GND" {  } { { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 124 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543326123170 "|control_unit|operational_error_encoder[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operational_error_encoder\[11\] GND " "Pin \"operational_error_encoder\[11\]\" is stuck at GND" {  } { { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 124 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543326123170 "|control_unit|operational_error_encoder[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operational_error_encoder\[12\] GND " "Pin \"operational_error_encoder\[12\]\" is stuck at GND" {  } { { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 124 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543326123170 "|control_unit|operational_error_encoder[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operational_error_encoder\[13\] GND " "Pin \"operational_error_encoder\[13\]\" is stuck at GND" {  } { { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 124 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543326123170 "|control_unit|operational_error_encoder[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operational_error_encoder\[14\] GND " "Pin \"operational_error_encoder\[14\]\" is stuck at GND" {  } { { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 124 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543326123170 "|control_unit|operational_error_encoder[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operational_error_encoder\[15\] GND " "Pin \"operational_error_encoder\[15\]\" is stuck at GND" {  } { { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 124 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543326123170 "|control_unit|operational_error_encoder[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operational_error_pid\[28\] GND " "Pin \"operational_error_pid\[28\]\" is stuck at GND" {  } { { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543326123170 "|control_unit|operational_error_pid[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operational_error_pid\[29\] GND " "Pin \"operational_error_pid\[29\]\" is stuck at GND" {  } { { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543326123170 "|control_unit|operational_error_pid[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operational_error_pid\[30\] GND " "Pin \"operational_error_pid\[30\]\" is stuck at GND" {  } { { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543326123170 "|control_unit|operational_error_pid[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state_debug\[6\] GND " "Pin \"state_debug\[6\]\" is stuck at GND" {  } { { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 127 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543326123170 "|control_unit|state_debug[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state_debug\[7\] GND " "Pin \"state_debug\[7\]\" is stuck at GND" {  } { { "control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 127 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543326123170 "|control_unit|state_debug[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1543326123170 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1543326123385 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543326123385 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "253 " "Implemented 253 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "52 " "Implemented 52 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1543326123428 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1543326123428 ""} { "Info" "ICUT_CUT_TM_LCELLS" "104 " "Implemented 104 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1543326123428 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1543326123428 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4661 " "Peak virtual memory: 4661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543326123447 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 27 11:42:03 2018 " "Processing ended: Tue Nov 27 11:42:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543326123447 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543326123447 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543326123447 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543326123447 ""}
