Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Dec  9 21:27:07 2025
| Host         : Vasile-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     160         
LUTAR-1    Warning           LUT drives async reset alert    6           
TIMING-18  Warning           Missing input or output delay   12          
TIMING-20  Warning           Non-clocked latch               32          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (224)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (352)
5. checking no_input_delay (8)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (224)
--------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_sel_corrected_w/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_sel_corrected_w/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_update_input/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_update_w/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (352)
--------------------------------------------------
 There are 352 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.796        0.000                      0                 8479        0.021        0.000                      0                 8479        9.020        0.000                       0                  4116  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          9.796        0.000                      0                 8264        0.021        0.000                      0                 8264        9.020        0.000                       0                  4116  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              13.143        0.000                      0                  215        0.503        0.000                      0                  215  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        9.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.796ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.772ns  (logic 0.890ns (9.107%)  route 8.882ns (90.893%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.814ns = ( 22.814 - 20.000 ) 
    Source Clock Delay      (SCD):    3.119ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.825     3.119    design_1_i/axi_gpio_rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y123        FDRE                                         r  design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y123        FDRE (Prop_fdre_C_Q)         0.518     3.637 f  design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=128, routed)         5.363     9.000    design_1_i/Control_0/U0/perceptron/fpu_adder1/rst
    SLICE_X67Y112        LUT2 (Prop_lut2_I0_O)        0.124     9.124 r  design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa[24]_i_5/O
                         net (fo=4, routed)           1.119    10.243    design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa[24]_i_5_n_0
    SLICE_X62Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.367 r  design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa[24]_i_1/O
                         net (fo=25, routed)          2.401    12.767    design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa[24]_i_1_n_0
    SLICE_X53Y113        LUT6 (Prop_lut6_I5_O)        0.124    12.891 r  design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa[23]_i_1/O
                         net (fo=1, routed)           0.000    12.891    design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa[23]_i_1_n_0
    SLICE_X53Y113        FDRE                                         r  design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.635    22.814    design_1_i/Control_0/U0/perceptron/fpu_adder1/clk
    SLICE_X53Y113        FDRE                                         r  design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa_reg[23]/C
                         clock pessimism              0.147    22.961    
                         clock uncertainty           -0.302    22.659    
    SLICE_X53Y113        FDRE (Setup_fdre_C_D)        0.029    22.688    design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa_reg[23]
  -------------------------------------------------------------------
                         required time                         22.688    
                         arrival time                         -12.891    
  -------------------------------------------------------------------
                         slack                                  9.796    

Slack (MET) :             10.342ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.993ns  (logic 0.766ns (8.518%)  route 8.227ns (91.482%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.814ns = ( 22.814 - 20.000 ) 
    Source Clock Delay      (SCD):    3.119ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.825     3.119    design_1_i/axi_gpio_rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y123        FDRE                                         r  design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y123        FDRE (Prop_fdre_C_Q)         0.518     3.637 f  design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=128, routed)         5.363     9.000    design_1_i/Control_0/U0/perceptron/fpu_adder1/rst
    SLICE_X67Y112        LUT2 (Prop_lut2_I0_O)        0.124     9.124 r  design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa[24]_i_5/O
                         net (fo=4, routed)           1.119    10.243    design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa[24]_i_5_n_0
    SLICE_X62Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.367 r  design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa[24]_i_1/O
                         net (fo=25, routed)          1.745    12.112    design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa[24]_i_1_n_0
    SLICE_X52Y113        FDRE                                         r  design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.635    22.814    design_1_i/Control_0/U0/perceptron/fpu_adder1/clk
    SLICE_X52Y113        FDRE                                         r  design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa_reg[22]/C
                         clock pessimism              0.147    22.961    
                         clock uncertainty           -0.302    22.659    
    SLICE_X52Y113        FDRE (Setup_fdre_C_CE)      -0.205    22.454    design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa_reg[22]
  -------------------------------------------------------------------
                         required time                         22.454    
                         arrival time                         -12.112    
  -------------------------------------------------------------------
                         slack                                 10.342    

Slack (MET) :             10.343ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.990ns  (logic 0.766ns (8.520%)  route 8.224ns (91.480%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.813ns = ( 22.813 - 20.000 ) 
    Source Clock Delay      (SCD):    3.119ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.825     3.119    design_1_i/axi_gpio_rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y123        FDRE                                         r  design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y123        FDRE (Prop_fdre_C_Q)         0.518     3.637 f  design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=128, routed)         5.363     9.000    design_1_i/Control_0/U0/perceptron/fpu_adder1/rst
    SLICE_X67Y112        LUT2 (Prop_lut2_I0_O)        0.124     9.124 r  design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa[24]_i_5/O
                         net (fo=4, routed)           1.119    10.243    design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa[24]_i_5_n_0
    SLICE_X62Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.367 r  design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa[24]_i_1/O
                         net (fo=25, routed)          1.743    12.109    design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa[24]_i_1_n_0
    SLICE_X53Y115        FDRE                                         r  design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.634    22.813    design_1_i/Control_0/U0/perceptron/fpu_adder1/clk
    SLICE_X53Y115        FDRE                                         r  design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa_reg[20]/C
                         clock pessimism              0.147    22.960    
                         clock uncertainty           -0.302    22.658    
    SLICE_X53Y115        FDRE (Setup_fdre_C_CE)      -0.205    22.453    design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa_reg[20]
  -------------------------------------------------------------------
                         required time                         22.453    
                         arrival time                         -12.109    
  -------------------------------------------------------------------
                         slack                                 10.343    

Slack (MET) :             10.377ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.960ns  (logic 0.766ns (8.549%)  route 8.194ns (91.451%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 22.817 - 20.000 ) 
    Source Clock Delay      (SCD):    3.119ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.825     3.119    design_1_i/axi_gpio_rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y123        FDRE                                         r  design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y123        FDRE (Prop_fdre_C_Q)         0.518     3.637 f  design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=128, routed)         5.363     9.000    design_1_i/Control_0/U0/perceptron/fpu_adder1/rst
    SLICE_X67Y112        LUT2 (Prop_lut2_I0_O)        0.124     9.124 r  design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa[24]_i_5/O
                         net (fo=4, routed)           1.119    10.243    design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa[24]_i_5_n_0
    SLICE_X62Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.367 r  design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa[24]_i_1/O
                         net (fo=25, routed)          1.713    12.079    design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa[24]_i_1_n_0
    SLICE_X53Y109        FDRE                                         r  design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.638    22.817    design_1_i/Control_0/U0/perceptron/fpu_adder1/clk
    SLICE_X53Y109        FDRE                                         r  design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa_reg[0]/C
                         clock pessimism              0.147    22.964    
                         clock uncertainty           -0.302    22.662    
    SLICE_X53Y109        FDRE (Setup_fdre_C_CE)      -0.205    22.457    design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa_reg[0]
  -------------------------------------------------------------------
                         required time                         22.457    
                         arrival time                         -12.079    
  -------------------------------------------------------------------
                         slack                                 10.377    

Slack (MET) :             10.377ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.960ns  (logic 0.766ns (8.549%)  route 8.194ns (91.451%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 22.817 - 20.000 ) 
    Source Clock Delay      (SCD):    3.119ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.825     3.119    design_1_i/axi_gpio_rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y123        FDRE                                         r  design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y123        FDRE (Prop_fdre_C_Q)         0.518     3.637 f  design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=128, routed)         5.363     9.000    design_1_i/Control_0/U0/perceptron/fpu_adder1/rst
    SLICE_X67Y112        LUT2 (Prop_lut2_I0_O)        0.124     9.124 r  design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa[24]_i_5/O
                         net (fo=4, routed)           1.119    10.243    design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa[24]_i_5_n_0
    SLICE_X62Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.367 r  design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa[24]_i_1/O
                         net (fo=25, routed)          1.713    12.079    design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa[24]_i_1_n_0
    SLICE_X53Y109        FDRE                                         r  design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.638    22.817    design_1_i/Control_0/U0/perceptron/fpu_adder1/clk
    SLICE_X53Y109        FDRE                                         r  design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa_reg[4]/C
                         clock pessimism              0.147    22.964    
                         clock uncertainty           -0.302    22.662    
    SLICE_X53Y109        FDRE (Setup_fdre_C_CE)      -0.205    22.457    design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa_reg[4]
  -------------------------------------------------------------------
                         required time                         22.457    
                         arrival time                         -12.079    
  -------------------------------------------------------------------
                         slack                                 10.377    

Slack (MET) :             10.465ns  (required time - arrival time)
  Source:                 design_1_i/Control_0/U0/perceptron/fpu_adder2/A_exp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Control_0/U0/perceptron/fpu_adder2/sum_mantissa_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.751ns  (logic 2.091ns (23.895%)  route 6.660ns (76.105%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 22.879 - 20.000 ) 
    Source Clock Delay      (SCD):    3.195ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.901     3.195    design_1_i/Control_0/U0/perceptron/fpu_adder2/clk
    SLICE_X60Y113        FDRE                                         r  design_1_i/Control_0/U0/perceptron/fpu_adder2/A_exp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y113        FDRE (Prop_fdre_C_Q)         0.456     3.651 r  design_1_i/Control_0/U0/perceptron/fpu_adder2/A_exp_reg[3]/Q
                         net (fo=7, routed)           1.008     4.659    design_1_i/Control_0/U0/perceptron/fpu_adder2/A_exp__0[3]
    SLICE_X58Y114        LUT2 (Prop_lut2_I0_O)        0.124     4.783 r  design_1_i/Control_0/U0/perceptron/fpu_adder2/B_mantissa[21]_i_16/O
                         net (fo=1, routed)           0.000     4.783    design_1_i/Control_0/U0/perceptron/fpu_adder2/B_mantissa[21]_i_16_n_0
    SLICE_X58Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.159 r  design_1_i/Control_0/U0/perceptron/fpu_adder2/B_mantissa_reg[21]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.159    design_1_i/Control_0/U0/perceptron/fpu_adder2/B_mantissa_reg[21]_i_8_n_0
    SLICE_X58Y115        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.398 r  design_1_i/Control_0/U0/perceptron/fpu_adder2/B_mantissa_reg[21]_i_4/O[2]
                         net (fo=51, routed)          3.005     8.403    design_1_i/Control_0/U0/perceptron/fpu_adder2/B_mantissa60[6]
    SLICE_X59Y125        LUT5 (Prop_lut5_I0_O)        0.327     8.730 r  design_1_i/Control_0/U0/perceptron/fpu_adder2/FSM_sequential_state[2]_i_11__0/O
                         net (fo=1, routed)           0.658     9.388    design_1_i/Control_0/U0/perceptron/fpu_adder2/FSM_sequential_state[2]_i_11__0_n_0
    SLICE_X58Y125        LUT4 (Prop_lut4_I2_O)        0.326     9.714 r  design_1_i/Control_0/U0/perceptron/fpu_adder2/FSM_sequential_state[2]_i_7__0/O
                         net (fo=3, routed)           0.417    10.131    design_1_i/Control_0/U0/perceptron/fpu_adder2/FSM_sequential_state[2]_i_7__0_n_0
    SLICE_X57Y125        LUT6 (Prop_lut6_I0_O)        0.124    10.255 r  design_1_i/Control_0/U0/perceptron/fpu_adder2/sum_mantissa[24]_i_3__0/O
                         net (fo=1, routed)           0.488    10.743    design_1_i/Control_0/U0/perceptron/fpu_adder2/sum_mantissa[24]_i_3__0_n_0
    SLICE_X56Y125        LUT2 (Prop_lut2_I0_O)        0.119    10.862 r  design_1_i/Control_0/U0/perceptron/fpu_adder2/sum_mantissa[24]_i_1__0/O
                         net (fo=25, routed)          1.084    11.946    design_1_i/Control_0/U0/perceptron/fpu_adder2/sum_mantissa0
    SLICE_X59Y120        FDRE                                         r  design_1_i/Control_0/U0/perceptron/fpu_adder2/sum_mantissa_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.700    22.879    design_1_i/Control_0/U0/perceptron/fpu_adder2/clk
    SLICE_X59Y120        FDRE                                         r  design_1_i/Control_0/U0/perceptron/fpu_adder2/sum_mantissa_reg[7]/C
                         clock pessimism              0.247    23.126    
                         clock uncertainty           -0.302    22.824    
    SLICE_X59Y120        FDRE (Setup_fdre_C_CE)      -0.413    22.411    design_1_i/Control_0/U0/perceptron/fpu_adder2/sum_mantissa_reg[7]
  -------------------------------------------------------------------
                         required time                         22.411    
                         arrival time                         -11.946    
  -------------------------------------------------------------------
                         slack                                 10.465    

Slack (MET) :             10.484ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.850ns  (logic 0.766ns (8.655%)  route 8.084ns (91.345%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.814ns = ( 22.814 - 20.000 ) 
    Source Clock Delay      (SCD):    3.119ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.825     3.119    design_1_i/axi_gpio_rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y123        FDRE                                         r  design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y123        FDRE (Prop_fdre_C_Q)         0.518     3.637 f  design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=128, routed)         5.363     9.000    design_1_i/Control_0/U0/perceptron/fpu_adder1/rst
    SLICE_X67Y112        LUT2 (Prop_lut2_I0_O)        0.124     9.124 r  design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa[24]_i_5/O
                         net (fo=4, routed)           1.119    10.243    design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa[24]_i_5_n_0
    SLICE_X62Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.367 r  design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa[24]_i_1/O
                         net (fo=25, routed)          1.603    11.969    design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa[24]_i_1_n_0
    SLICE_X53Y114        FDRE                                         r  design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.635    22.814    design_1_i/Control_0/U0/perceptron/fpu_adder1/clk
    SLICE_X53Y114        FDRE                                         r  design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa_reg[21]/C
                         clock pessimism              0.147    22.961    
                         clock uncertainty           -0.302    22.659    
    SLICE_X53Y114        FDRE (Setup_fdre_C_CE)      -0.205    22.454    design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa_reg[21]
  -------------------------------------------------------------------
                         required time                         22.454    
                         arrival time                         -11.969    
  -------------------------------------------------------------------
                         slack                                 10.484    

Slack (MET) :             10.495ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.842ns  (logic 0.766ns (8.663%)  route 8.076ns (91.337%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.816ns = ( 22.816 - 20.000 ) 
    Source Clock Delay      (SCD):    3.119ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.825     3.119    design_1_i/axi_gpio_rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y123        FDRE                                         r  design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y123        FDRE (Prop_fdre_C_Q)         0.518     3.637 f  design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=128, routed)         5.363     9.000    design_1_i/Control_0/U0/perceptron/fpu_adder1/rst
    SLICE_X67Y112        LUT2 (Prop_lut2_I0_O)        0.124     9.124 r  design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa[24]_i_5/O
                         net (fo=4, routed)           1.119    10.243    design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa[24]_i_5_n_0
    SLICE_X62Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.367 r  design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa[24]_i_1/O
                         net (fo=25, routed)          1.594    11.961    design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa[24]_i_1_n_0
    SLICE_X53Y111        FDRE                                         r  design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.637    22.816    design_1_i/Control_0/U0/perceptron/fpu_adder1/clk
    SLICE_X53Y111        FDRE                                         r  design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa_reg[10]/C
                         clock pessimism              0.147    22.963    
                         clock uncertainty           -0.302    22.661    
    SLICE_X53Y111        FDRE (Setup_fdre_C_CE)      -0.205    22.456    design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa_reg[10]
  -------------------------------------------------------------------
                         required time                         22.456    
                         arrival time                         -11.961    
  -------------------------------------------------------------------
                         slack                                 10.495    

Slack (MET) :             10.495ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.842ns  (logic 0.766ns (8.663%)  route 8.076ns (91.337%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.816ns = ( 22.816 - 20.000 ) 
    Source Clock Delay      (SCD):    3.119ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.825     3.119    design_1_i/axi_gpio_rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y123        FDRE                                         r  design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y123        FDRE (Prop_fdre_C_Q)         0.518     3.637 f  design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=128, routed)         5.363     9.000    design_1_i/Control_0/U0/perceptron/fpu_adder1/rst
    SLICE_X67Y112        LUT2 (Prop_lut2_I0_O)        0.124     9.124 r  design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa[24]_i_5/O
                         net (fo=4, routed)           1.119    10.243    design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa[24]_i_5_n_0
    SLICE_X62Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.367 r  design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa[24]_i_1/O
                         net (fo=25, routed)          1.594    11.961    design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa[24]_i_1_n_0
    SLICE_X52Y111        FDRE                                         r  design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.637    22.816    design_1_i/Control_0/U0/perceptron/fpu_adder1/clk
    SLICE_X52Y111        FDRE                                         r  design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa_reg[12]/C
                         clock pessimism              0.147    22.963    
                         clock uncertainty           -0.302    22.661    
    SLICE_X52Y111        FDRE (Setup_fdre_C_CE)      -0.205    22.456    design_1_i/Control_0/U0/perceptron/fpu_adder1/A_mantissa_reg[12]
  -------------------------------------------------------------------
                         required time                         22.456    
                         arrival time                         -11.961    
  -------------------------------------------------------------------
                         slack                                 10.495    

Slack (MET) :             10.521ns  (required time - arrival time)
  Source:                 design_1_i/Control_0/U0/perceptron/fpu_adder2/A_exp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Control_0/U0/perceptron/fpu_adder2/sum_mantissa_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.733ns  (logic 2.091ns (23.943%)  route 6.642ns (76.057%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 22.882 - 20.000 ) 
    Source Clock Delay      (SCD):    3.195ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.901     3.195    design_1_i/Control_0/U0/perceptron/fpu_adder2/clk
    SLICE_X60Y113        FDRE                                         r  design_1_i/Control_0/U0/perceptron/fpu_adder2/A_exp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y113        FDRE (Prop_fdre_C_Q)         0.456     3.651 r  design_1_i/Control_0/U0/perceptron/fpu_adder2/A_exp_reg[3]/Q
                         net (fo=7, routed)           1.008     4.659    design_1_i/Control_0/U0/perceptron/fpu_adder2/A_exp__0[3]
    SLICE_X58Y114        LUT2 (Prop_lut2_I0_O)        0.124     4.783 r  design_1_i/Control_0/U0/perceptron/fpu_adder2/B_mantissa[21]_i_16/O
                         net (fo=1, routed)           0.000     4.783    design_1_i/Control_0/U0/perceptron/fpu_adder2/B_mantissa[21]_i_16_n_0
    SLICE_X58Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.159 r  design_1_i/Control_0/U0/perceptron/fpu_adder2/B_mantissa_reg[21]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.159    design_1_i/Control_0/U0/perceptron/fpu_adder2/B_mantissa_reg[21]_i_8_n_0
    SLICE_X58Y115        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.398 r  design_1_i/Control_0/U0/perceptron/fpu_adder2/B_mantissa_reg[21]_i_4/O[2]
                         net (fo=51, routed)          3.005     8.403    design_1_i/Control_0/U0/perceptron/fpu_adder2/B_mantissa60[6]
    SLICE_X59Y125        LUT5 (Prop_lut5_I0_O)        0.327     8.730 r  design_1_i/Control_0/U0/perceptron/fpu_adder2/FSM_sequential_state[2]_i_11__0/O
                         net (fo=1, routed)           0.658     9.388    design_1_i/Control_0/U0/perceptron/fpu_adder2/FSM_sequential_state[2]_i_11__0_n_0
    SLICE_X58Y125        LUT4 (Prop_lut4_I2_O)        0.326     9.714 r  design_1_i/Control_0/U0/perceptron/fpu_adder2/FSM_sequential_state[2]_i_7__0/O
                         net (fo=3, routed)           0.417    10.131    design_1_i/Control_0/U0/perceptron/fpu_adder2/FSM_sequential_state[2]_i_7__0_n_0
    SLICE_X57Y125        LUT6 (Prop_lut6_I0_O)        0.124    10.255 r  design_1_i/Control_0/U0/perceptron/fpu_adder2/sum_mantissa[24]_i_3__0/O
                         net (fo=1, routed)           0.488    10.743    design_1_i/Control_0/U0/perceptron/fpu_adder2/sum_mantissa[24]_i_3__0_n_0
    SLICE_X56Y125        LUT2 (Prop_lut2_I0_O)        0.119    10.862 r  design_1_i/Control_0/U0/perceptron/fpu_adder2/sum_mantissa[24]_i_1__0/O
                         net (fo=25, routed)          1.067    11.928    design_1_i/Control_0/U0/perceptron/fpu_adder2/sum_mantissa0
    SLICE_X60Y119        FDRE                                         r  design_1_i/Control_0/U0/perceptron/fpu_adder2/sum_mantissa_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.703    22.882    design_1_i/Control_0/U0/perceptron/fpu_adder2/clk
    SLICE_X60Y119        FDRE                                         r  design_1_i/Control_0/U0/perceptron/fpu_adder2/sum_mantissa_reg[0]/C
                         clock pessimism              0.282    23.164    
                         clock uncertainty           -0.302    22.862    
    SLICE_X60Y119        FDRE (Setup_fdre_C_CE)      -0.413    22.449    design_1_i/Control_0/U0/perceptron/fpu_adder2/sum_mantissa_reg[0]
  -------------------------------------------------------------------
                         required time                         22.449    
                         arrival time                         -11.928    
  -------------------------------------------------------------------
                         slack                                 10.521    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/Control_0/U0/perceptron/fpu_mul1/M_norm_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Control_0/U0/perceptron/fpu_mul1/mant_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.231ns (46.004%)  route 0.271ns (53.996%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.580     0.916    design_1_i/Control_0/U0/perceptron/fpu_mul1/clk
    SLICE_X65Y98         FDRE                                         r  design_1_i/Control_0/U0/perceptron/fpu_mul1/M_norm_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDRE (Prop_fdre_C_Q)         0.128     1.044 r  design_1_i/Control_0/U0/perceptron/fpu_mul1/M_norm_reg[44]/Q
                         net (fo=1, routed)           0.271     1.315    design_1_i/Control_0/U0/perceptron/fpu_mul1/M_norm_reg_n_0_[44]
    SLICE_X66Y101        LUT3 (Prop_lut3_I0_O)        0.103     1.418 r  design_1_i/Control_0/U0/perceptron/fpu_mul1/mant[20]_i_1/O
                         net (fo=1, routed)           0.000     1.418    design_1_i/Control_0/U0/perceptron/fpu_mul1/mant[20]_i_1_n_0
    SLICE_X66Y101        FDRE                                         r  design_1_i/Control_0/U0/perceptron/fpu_mul1/mant_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.935     1.301    design_1_i/Control_0/U0/perceptron/fpu_mul1/clk
    SLICE_X66Y101        FDRE                                         r  design_1_i/Control_0/U0/perceptron/fpu_mul1/mant_reg[20]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X66Y101        FDRE (Hold_fdre_C_D)         0.131     1.397    design_1_i/Control_0/U0/perceptron/fpu_mul1/mant_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.148ns (44.403%)  route 0.185ns (55.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.640     0.976    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X32Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDRE (Prop_fdre_C_Q)         0.148     1.124 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/Q
                         net (fo=1, routed)           0.185     1.309    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X34Y98         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.826     1.192    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y98         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.286    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/Control_0/U0/delta_rule_unit1/fpu_adder2/sum_sgn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Control_0/U0/delta_rule_unit1/fpu_adder2/sum_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.950%)  route 0.231ns (62.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.551     0.887    design_1_i/Control_0/U0/delta_rule_unit1/fpu_adder2/clk
    SLICE_X47Y83         FDRE                                         r  design_1_i/Control_0/U0/delta_rule_unit1/fpu_adder2/sum_sgn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/Control_0/U0/delta_rule_unit1/fpu_adder2/sum_sgn_reg/Q
                         net (fo=2, routed)           0.231     1.258    design_1_i/Control_0/U0/delta_rule_unit1/fpu_adder2/sum_sgn_reg_n_0
    SLICE_X51Y84         FDRE                                         r  design_1_i/Control_0/U0/delta_rule_unit1/fpu_adder2/sum_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.814     1.180    design_1_i/Control_0/U0/delta_rule_unit1/fpu_adder2/clk
    SLICE_X51Y84         FDRE                                         r  design_1_i/Control_0/U0/delta_rule_unit1/fpu_adder2/sum_reg[31]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X51Y84         FDRE (Hold_fdre_C_D)         0.076     1.221    design_1_i/Control_0/U0/delta_rule_unit1/fpu_adder2/sum_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/Control_0/U0/perceptron/fpu_mul2/mant_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Control_0/U0/perceptron/fpu_mul2/product_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.783%)  route 0.203ns (52.217%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.637     0.973    design_1_i/Control_0/U0/perceptron/fpu_mul2/clk
    SLICE_X48Y105        FDRE                                         r  design_1_i/Control_0/U0/perceptron/fpu_mul2/mant_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/Control_0/U0/perceptron/fpu_mul2/mant_reg[10]/Q
                         net (fo=2, routed)           0.203     1.317    design_1_i/Control_0/U0/perceptron/fpu_mul2/mant_reg_n_0_[10]
    SLICE_X53Y106        LUT2 (Prop_lut2_I1_O)        0.045     1.362 r  design_1_i/Control_0/U0/perceptron/fpu_mul2/product[10]_i_1__0/O
                         net (fo=1, routed)           0.000     1.362    design_1_i/Control_0/U0/perceptron/fpu_mul2/product[10]_i_1__0_n_0
    SLICE_X53Y106        FDCE                                         r  design_1_i/Control_0/U0/perceptron/fpu_mul2/product_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.906     1.272    design_1_i/Control_0/U0/perceptron/fpu_mul2/clk
    SLICE_X53Y106        FDCE                                         r  design_1_i/Control_0/U0/perceptron/fpu_mul2/product_reg[10]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X53Y106        FDCE (Hold_fdce_C_D)         0.091     1.324    design_1_i/Control_0/U0/perceptron/fpu_mul2/product_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/Control_0/U0/delta_rule_unit3/fpu_adder2/sum_mantissa_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Control_0/U0/delta_rule_unit3/fpu_adder2/sum_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.513%)  route 0.235ns (62.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.555     0.891    design_1_i/Control_0/U0/delta_rule_unit3/fpu_adder2/clk
    SLICE_X47Y91         FDRE                                         r  design_1_i/Control_0/U0/delta_rule_unit3/fpu_adder2/sum_mantissa_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/Control_0/U0/delta_rule_unit3/fpu_adder2/sum_mantissa_reg[6]/Q
                         net (fo=4, routed)           0.235     1.266    design_1_i/Control_0/U0/delta_rule_unit3/fpu_adder2/sum_mantissa_reg_n_0_[6]
    SLICE_X51Y91         FDRE                                         r  design_1_i/Control_0/U0/delta_rule_unit3/fpu_adder2/sum_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.819     1.185    design_1_i/Control_0/U0/delta_rule_unit3/fpu_adder2/clk
    SLICE_X51Y91         FDRE                                         r  design_1_i/Control_0/U0/delta_rule_unit3/fpu_adder2/sum_reg[6]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X51Y91         FDRE (Hold_fdre_C_D)         0.070     1.220    design_1_i/Control_0/U0/delta_rule_unit3/fpu_adder2/sum_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/Control_0/U0/perceptron/fpu_mul2/mant_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Control_0/U0/perceptron/fpu_mul2/product_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.156%)  route 0.217ns (53.844%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.637     0.973    design_1_i/Control_0/U0/perceptron/fpu_mul2/clk
    SLICE_X48Y105        FDRE                                         r  design_1_i/Control_0/U0/perceptron/fpu_mul2/mant_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/Control_0/U0/perceptron/fpu_mul2/mant_reg[11]/Q
                         net (fo=2, routed)           0.217     1.331    design_1_i/Control_0/U0/perceptron/fpu_mul2/mant_reg_n_0_[11]
    SLICE_X52Y105        LUT2 (Prop_lut2_I1_O)        0.045     1.376 r  design_1_i/Control_0/U0/perceptron/fpu_mul2/product[11]_i_1__0/O
                         net (fo=1, routed)           0.000     1.376    design_1_i/Control_0/U0/perceptron/fpu_mul2/product[11]_i_1__0_n_0
    SLICE_X52Y105        FDCE                                         r  design_1_i/Control_0/U0/perceptron/fpu_mul2/product_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.906     1.272    design_1_i/Control_0/U0/perceptron/fpu_mul2/clk
    SLICE_X52Y105        FDCE                                         r  design_1_i/Control_0/U0/perceptron/fpu_mul2/product_reg[11]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X52Y105        FDCE (Hold_fdce_C_D)         0.091     1.324    design_1_i/Control_0/U0/perceptron/fpu_mul2/product_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/Control_0/U0/perceptron/fpu_mul2/mant_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Control_0/U0/perceptron/fpu_mul2/product_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.014%)  route 0.218ns (53.986%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.636     0.972    design_1_i/Control_0/U0/perceptron/fpu_mul2/clk
    SLICE_X48Y107        FDRE                                         r  design_1_i/Control_0/U0/perceptron/fpu_mul2/mant_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y107        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  design_1_i/Control_0/U0/perceptron/fpu_mul2/mant_reg[21]/Q
                         net (fo=2, routed)           0.218     1.331    design_1_i/Control_0/U0/perceptron/fpu_mul2/mant_reg_n_0_[21]
    SLICE_X52Y107        LUT2 (Prop_lut2_I1_O)        0.045     1.376 r  design_1_i/Control_0/U0/perceptron/fpu_mul2/product[21]_i_1__0/O
                         net (fo=1, routed)           0.000     1.376    design_1_i/Control_0/U0/perceptron/fpu_mul2/product[21]_i_1__0_n_0
    SLICE_X52Y107        FDCE                                         r  design_1_i/Control_0/U0/perceptron/fpu_mul2/product_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.905     1.271    design_1_i/Control_0/U0/perceptron/fpu_mul2/clk
    SLICE_X52Y107        FDCE                                         r  design_1_i/Control_0/U0/perceptron/fpu_mul2/product_reg[21]/C
                         clock pessimism             -0.039     1.232    
    SLICE_X52Y107        FDCE (Hold_fdce_C_D)         0.092     1.324    design_1_i/Control_0/U0/perceptron/fpu_mul2/product_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_w/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_w/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[31].reg1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.694%)  route 0.254ns (64.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.633     0.969    design_1_i/axi_gpio_w/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y109        FDRE                                         r  design_1_i/axi_gpio_w/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y109        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  design_1_i/axi_gpio_w/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=5, routed)           0.254     1.364    design_1_i/axi_gpio_w/U0/gpio_core_1/gpio_io_o[0]
    SLICE_X48Y111        FDRE                                         r  design_1_i/axi_gpio_w/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[31].reg1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.908     1.274    design_1_i/axi_gpio_w/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y111        FDRE                                         r  design_1_i/axi_gpio_w/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[31].reg1_reg[31]/C
                         clock pessimism             -0.039     1.235    
    SLICE_X48Y111        FDRE (Hold_fdre_C_D)         0.075     1.310    design_1_i/axi_gpio_w/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[31].reg1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.571     0.907    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y88         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.110     1.158    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X26Y88         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.841     1.207    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y88         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.287     0.920    
    SLICE_X26Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.103    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/Control_0/U0/perceptron/fpu_mul2/M_norm_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Control_0/U0/perceptron/fpu_mul2/g_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.532%)  route 0.223ns (54.468%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.639     0.975    design_1_i/Control_0/U0/perceptron/fpu_mul2/clk
    SLICE_X47Y100        FDRE                                         r  design_1_i/Control_0/U0/perceptron/fpu_mul2/M_norm_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/Control_0/U0/perceptron/fpu_mul2/M_norm_reg[23]/Q
                         net (fo=1, routed)           0.223     1.339    design_1_i/Control_0/U0/perceptron/fpu_mul2/M_norm_reg_n_0_[23]
    SLICE_X51Y101        LUT6 (Prop_lut6_I0_O)        0.045     1.384 r  design_1_i/Control_0/U0/perceptron/fpu_mul2/g_i_1__0/O
                         net (fo=1, routed)           0.000     1.384    design_1_i/Control_0/U0/perceptron/fpu_mul2/g_i_1__0_n_0
    SLICE_X51Y101        FDRE                                         r  design_1_i/Control_0/U0/perceptron/fpu_mul2/g_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.907     1.273    design_1_i/Control_0/U0/perceptron/fpu_mul2/clk
    SLICE_X51Y101        FDRE                                         r  design_1_i/Control_0/U0/perceptron/fpu_mul2/g_reg/C
                         clock pessimism             -0.039     1.234    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)         0.092     1.326    design_1_i/Control_0/U0/perceptron/fpu_mul2/g_reg
  -------------------------------------------------------------------
                         required time                         -1.326    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X2Y35     design_1_i/Control_0/U0/delta_rule_unit2/fpu_mul/M_full_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X2Y33     design_1_i/Control_0/U0/delta_rule_unit3/fpu_mul/M_full_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X2Y37     design_1_i/Control_0/U0/perceptron/fpu_mul1/M_full_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X2Y39     design_1_i/Control_0/U0/perceptron/fpu_mul2/M_full_reg_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         20.000      17.846     DSP48_X2Y31     design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/M_full_reg_reg/CLK
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X44Y83    design_1_i/Control_0/U0/delta_rule_unit1/FSM_sequential_cur_state_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X44Y83    design_1_i/Control_0/U0/delta_rule_unit1/FSM_sequential_cur_state_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X44Y83    design_1_i/Control_0/U0/delta_rule_unit1/FSM_sequential_cur_state_reg[2]/C
Min Period        n/a     FDPE/C       n/a            1.000         20.000      19.000     SLICE_X53Y90    design_1_i/Control_0/U0/delta_rule_unit1/rst_mul_async_reg/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       13.143ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.503ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.143ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Control_0/U0/perceptron/fpu_adder1/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.153ns  (logic 0.518ns (8.418%)  route 5.635ns (91.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 22.890 - 20.000 ) 
    Source Clock Delay      (SCD):    3.119ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.825     3.119    design_1_i/axi_gpio_rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y123        FDRE                                         r  design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y123        FDRE (Prop_fdre_C_Q)         0.518     3.637 f  design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=128, routed)         5.635     9.272    design_1_i/Control_0/U0/perceptron/fpu_adder1/rst
    SLICE_X66Y112        FDCE                                         f  design_1_i/Control_0/U0/perceptron/fpu_adder1/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.711    22.890    design_1_i/Control_0/U0/perceptron/fpu_adder1/clk
    SLICE_X66Y112        FDCE                                         r  design_1_i/Control_0/U0/perceptron/fpu_adder1/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.147    23.037    
                         clock uncertainty           -0.302    22.735    
    SLICE_X66Y112        FDCE (Recov_fdce_C_CLR)     -0.319    22.416    design_1_i/Control_0/U0/perceptron/fpu_adder1/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         22.416    
                         arrival time                          -9.272    
  -------------------------------------------------------------------
                         slack                                 13.143    

Slack (MET) :             13.529ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Control_0/U0/perceptron/fpu_adder1/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.767ns  (logic 0.518ns (8.983%)  route 5.249ns (91.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 22.889 - 20.000 ) 
    Source Clock Delay      (SCD):    3.119ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.825     3.119    design_1_i/axi_gpio_rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y123        FDRE                                         r  design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y123        FDRE (Prop_fdre_C_Q)         0.518     3.637 f  design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=128, routed)         5.249     8.886    design_1_i/Control_0/U0/perceptron/fpu_adder1/rst
    SLICE_X66Y113        FDCE                                         f  design_1_i/Control_0/U0/perceptron/fpu_adder1/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.710    22.889    design_1_i/Control_0/U0/perceptron/fpu_adder1/clk
    SLICE_X66Y113        FDCE                                         r  design_1_i/Control_0/U0/perceptron/fpu_adder1/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.147    23.036    
                         clock uncertainty           -0.302    22.734    
    SLICE_X66Y113        FDCE (Recov_fdce_C_CLR)     -0.319    22.415    design_1_i/Control_0/U0/perceptron/fpu_adder1/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         22.415    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                 13.529    

Slack (MET) :             13.529ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Control_0/U0/perceptron/fpu_adder1/FSM_sequential_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.767ns  (logic 0.518ns (8.983%)  route 5.249ns (91.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 22.889 - 20.000 ) 
    Source Clock Delay      (SCD):    3.119ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.825     3.119    design_1_i/axi_gpio_rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y123        FDRE                                         r  design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y123        FDRE (Prop_fdre_C_Q)         0.518     3.637 f  design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=128, routed)         5.249     8.886    design_1_i/Control_0/U0/perceptron/fpu_adder1/rst
    SLICE_X66Y113        FDCE                                         f  design_1_i/Control_0/U0/perceptron/fpu_adder1/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.710    22.889    design_1_i/Control_0/U0/perceptron/fpu_adder1/clk
    SLICE_X66Y113        FDCE                                         r  design_1_i/Control_0/U0/perceptron/fpu_adder1/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.147    23.036    
                         clock uncertainty           -0.302    22.734    
    SLICE_X66Y113        FDCE (Recov_fdce_C_CLR)     -0.319    22.415    design_1_i/Control_0/U0/perceptron/fpu_adder1/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         22.415    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                 13.529    

Slack (MET) :             13.614ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Control_0/U0/delta_rule_unit1/FSM_sequential_cur_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.339ns  (logic 0.518ns (9.703%)  route 4.821ns (90.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 22.650 - 20.000 ) 
    Source Clock Delay      (SCD):    3.119ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.825     3.119    design_1_i/axi_gpio_rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y123        FDRE                                         r  design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y123        FDRE (Prop_fdre_C_Q)         0.518     3.637 f  design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=128, routed)         4.821     8.458    design_1_i/Control_0/U0/delta_rule_unit1/rst
    SLICE_X44Y83         FDCE                                         f  design_1_i/Control_0/U0/delta_rule_unit1/FSM_sequential_cur_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.471    22.650    design_1_i/Control_0/U0/delta_rule_unit1/clk
    SLICE_X44Y83         FDCE                                         r  design_1_i/Control_0/U0/delta_rule_unit1/FSM_sequential_cur_state_reg[0]/C
                         clock pessimism              0.129    22.779    
                         clock uncertainty           -0.302    22.477    
    SLICE_X44Y83         FDCE (Recov_fdce_C_CLR)     -0.405    22.072    design_1_i/Control_0/U0/delta_rule_unit1/FSM_sequential_cur_state_reg[0]
  -------------------------------------------------------------------
                         required time                         22.072    
                         arrival time                          -8.458    
  -------------------------------------------------------------------
                         slack                                 13.614    

Slack (MET) :             13.614ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Control_0/U0/delta_rule_unit1/FSM_sequential_cur_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.339ns  (logic 0.518ns (9.703%)  route 4.821ns (90.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 22.650 - 20.000 ) 
    Source Clock Delay      (SCD):    3.119ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.825     3.119    design_1_i/axi_gpio_rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y123        FDRE                                         r  design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y123        FDRE (Prop_fdre_C_Q)         0.518     3.637 f  design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=128, routed)         4.821     8.458    design_1_i/Control_0/U0/delta_rule_unit1/rst
    SLICE_X44Y83         FDCE                                         f  design_1_i/Control_0/U0/delta_rule_unit1/FSM_sequential_cur_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.471    22.650    design_1_i/Control_0/U0/delta_rule_unit1/clk
    SLICE_X44Y83         FDCE                                         r  design_1_i/Control_0/U0/delta_rule_unit1/FSM_sequential_cur_state_reg[1]/C
                         clock pessimism              0.129    22.779    
                         clock uncertainty           -0.302    22.477    
    SLICE_X44Y83         FDCE (Recov_fdce_C_CLR)     -0.405    22.072    design_1_i/Control_0/U0/delta_rule_unit1/FSM_sequential_cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                         22.072    
                         arrival time                          -8.458    
  -------------------------------------------------------------------
                         slack                                 13.614    

Slack (MET) :             13.614ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Control_0/U0/delta_rule_unit1/FSM_sequential_cur_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.339ns  (logic 0.518ns (9.703%)  route 4.821ns (90.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 22.650 - 20.000 ) 
    Source Clock Delay      (SCD):    3.119ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.825     3.119    design_1_i/axi_gpio_rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y123        FDRE                                         r  design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y123        FDRE (Prop_fdre_C_Q)         0.518     3.637 f  design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=128, routed)         4.821     8.458    design_1_i/Control_0/U0/delta_rule_unit1/rst
    SLICE_X44Y83         FDCE                                         f  design_1_i/Control_0/U0/delta_rule_unit1/FSM_sequential_cur_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.471    22.650    design_1_i/Control_0/U0/delta_rule_unit1/clk
    SLICE_X44Y83         FDCE                                         r  design_1_i/Control_0/U0/delta_rule_unit1/FSM_sequential_cur_state_reg[2]/C
                         clock pessimism              0.129    22.779    
                         clock uncertainty           -0.302    22.477    
    SLICE_X44Y83         FDCE (Recov_fdce_C_CLR)     -0.405    22.072    design_1_i/Control_0/U0/delta_rule_unit1/FSM_sequential_cur_state_reg[2]
  -------------------------------------------------------------------
                         required time                         22.072    
                         arrival time                          -8.458    
  -------------------------------------------------------------------
                         slack                                 13.614    

Slack (MET) :             13.997ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Control_0/U0/perceptron/fpu_mul1/product_reg[20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.262ns  (logic 0.518ns (9.844%)  route 4.744ns (90.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 22.894 - 20.000 ) 
    Source Clock Delay      (SCD):    3.119ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.825     3.119    design_1_i/axi_gpio_rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y123        FDRE                                         r  design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y123        FDRE (Prop_fdre_C_Q)         0.518     3.637 f  design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=128, routed)         4.744     8.381    design_1_i/Control_0/U0/perceptron/fpu_mul1/rst
    SLICE_X66Y103        FDCE                                         f  design_1_i/Control_0/U0/perceptron/fpu_mul1/product_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.715    22.894    design_1_i/Control_0/U0/perceptron/fpu_mul1/clk
    SLICE_X66Y103        FDCE                                         r  design_1_i/Control_0/U0/perceptron/fpu_mul1/product_reg[20]/C
                         clock pessimism              0.147    23.041    
                         clock uncertainty           -0.302    22.739    
    SLICE_X66Y103        FDCE (Recov_fdce_C_CLR)     -0.361    22.378    design_1_i/Control_0/U0/perceptron/fpu_mul1/product_reg[20]
  -------------------------------------------------------------------
                         required time                         22.378    
                         arrival time                          -8.381    
  -------------------------------------------------------------------
                         slack                                 13.997    

Slack (MET) :             13.997ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Control_0/U0/perceptron/fpu_mul1/product_reg[22]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.262ns  (logic 0.518ns (9.844%)  route 4.744ns (90.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 22.894 - 20.000 ) 
    Source Clock Delay      (SCD):    3.119ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.825     3.119    design_1_i/axi_gpio_rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y123        FDRE                                         r  design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y123        FDRE (Prop_fdre_C_Q)         0.518     3.637 f  design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=128, routed)         4.744     8.381    design_1_i/Control_0/U0/perceptron/fpu_mul1/rst
    SLICE_X66Y103        FDCE                                         f  design_1_i/Control_0/U0/perceptron/fpu_mul1/product_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.715    22.894    design_1_i/Control_0/U0/perceptron/fpu_mul1/clk
    SLICE_X66Y103        FDCE                                         r  design_1_i/Control_0/U0/perceptron/fpu_mul1/product_reg[22]/C
                         clock pessimism              0.147    23.041    
                         clock uncertainty           -0.302    22.739    
    SLICE_X66Y103        FDCE (Recov_fdce_C_CLR)     -0.361    22.378    design_1_i/Control_0/U0/perceptron/fpu_mul1/product_reg[22]
  -------------------------------------------------------------------
                         required time                         22.378    
                         arrival time                          -8.381    
  -------------------------------------------------------------------
                         slack                                 13.997    

Slack (MET) :             14.039ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Control_0/U0/perceptron/fpu_mul1/product_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.262ns  (logic 0.518ns (9.844%)  route 4.744ns (90.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 22.894 - 20.000 ) 
    Source Clock Delay      (SCD):    3.119ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.825     3.119    design_1_i/axi_gpio_rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y123        FDRE                                         r  design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y123        FDRE (Prop_fdre_C_Q)         0.518     3.637 f  design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=128, routed)         4.744     8.381    design_1_i/Control_0/U0/perceptron/fpu_mul1/rst
    SLICE_X66Y103        FDCE                                         f  design_1_i/Control_0/U0/perceptron/fpu_mul1/product_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.715    22.894    design_1_i/Control_0/U0/perceptron/fpu_mul1/clk
    SLICE_X66Y103        FDCE                                         r  design_1_i/Control_0/U0/perceptron/fpu_mul1/product_reg[19]/C
                         clock pessimism              0.147    23.041    
                         clock uncertainty           -0.302    22.739    
    SLICE_X66Y103        FDCE (Recov_fdce_C_CLR)     -0.319    22.420    design_1_i/Control_0/U0/perceptron/fpu_mul1/product_reg[19]
  -------------------------------------------------------------------
                         required time                         22.420    
                         arrival time                          -8.381    
  -------------------------------------------------------------------
                         slack                                 14.039    

Slack (MET) :             14.039ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Control_0/U0/perceptron/fpu_mul1/product_reg[21]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.262ns  (logic 0.518ns (9.844%)  route 4.744ns (90.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 22.894 - 20.000 ) 
    Source Clock Delay      (SCD):    3.119ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.825     3.119    design_1_i/axi_gpio_rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y123        FDRE                                         r  design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y123        FDRE (Prop_fdre_C_Q)         0.518     3.637 f  design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=128, routed)         4.744     8.381    design_1_i/Control_0/U0/perceptron/fpu_mul1/rst
    SLICE_X66Y103        FDCE                                         f  design_1_i/Control_0/U0/perceptron/fpu_mul1/product_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.715    22.894    design_1_i/Control_0/U0/perceptron/fpu_mul1/clk
    SLICE_X66Y103        FDCE                                         r  design_1_i/Control_0/U0/perceptron/fpu_mul1/product_reg[21]/C
                         clock pessimism              0.147    23.041    
                         clock uncertainty           -0.302    22.739    
    SLICE_X66Y103        FDCE (Recov_fdce_C_CLR)     -0.319    22.420    design_1_i/Control_0/U0/perceptron/fpu_mul1/product_reg[21]
  -------------------------------------------------------------------
                         required time                         22.420    
                         arrival time                          -8.381    
  -------------------------------------------------------------------
                         slack                                 14.039    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 design_1_i/Control_0/U0/delta_rule_unit1/rst_mul_async_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Control_0/U0/delta_rule_unit3/fpu_adder2/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.189ns (30.654%)  route 0.428ns (69.346%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.551     0.887    design_1_i/Control_0/U0/delta_rule_unit1/clk
    SLICE_X53Y90         FDPE                                         r  design_1_i/Control_0/U0/delta_rule_unit1/rst_mul_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDPE (Prop_fdpe_C_Q)         0.141     1.028 f  design_1_i/Control_0/U0/delta_rule_unit1/rst_mul_async_reg/Q
                         net (fo=25, routed)          0.247     1.275    design_1_i/Control_0/U0/delta_rule_unit3/fpu_adder2/rst_adder_async
    SLICE_X49Y90         LUT3 (Prop_lut3_I2_O)        0.048     1.323 f  design_1_i/Control_0/U0/delta_rule_unit3/fpu_adder2/FSM_sequential_state[2]_i_3__2/O
                         net (fo=3, routed)           0.180     1.503    design_1_i/Control_0/U0/delta_rule_unit3/fpu_adder2/rst_adder
    SLICE_X49Y91         FDCE                                         f  design_1_i/Control_0/U0/delta_rule_unit3/fpu_adder2/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.823     1.189    design_1_i/Control_0/U0/delta_rule_unit3/fpu_adder2/clk
    SLICE_X49Y91         FDCE                                         r  design_1_i/Control_0/U0/delta_rule_unit3/fpu_adder2/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y91         FDCE (Remov_fdce_C_CLR)     -0.154     1.000    design_1_i/Control_0/U0/delta_rule_unit3/fpu_adder2/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 design_1_i/Control_0/U0/delta_rule_unit1/rst_mul_async_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Control_0/U0/delta_rule_unit3/fpu_adder2/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.189ns (30.654%)  route 0.428ns (69.346%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.551     0.887    design_1_i/Control_0/U0/delta_rule_unit1/clk
    SLICE_X53Y90         FDPE                                         r  design_1_i/Control_0/U0/delta_rule_unit1/rst_mul_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDPE (Prop_fdpe_C_Q)         0.141     1.028 f  design_1_i/Control_0/U0/delta_rule_unit1/rst_mul_async_reg/Q
                         net (fo=25, routed)          0.247     1.275    design_1_i/Control_0/U0/delta_rule_unit3/fpu_adder2/rst_adder_async
    SLICE_X49Y90         LUT3 (Prop_lut3_I2_O)        0.048     1.323 f  design_1_i/Control_0/U0/delta_rule_unit3/fpu_adder2/FSM_sequential_state[2]_i_3__2/O
                         net (fo=3, routed)           0.180     1.503    design_1_i/Control_0/U0/delta_rule_unit3/fpu_adder2/rst_adder
    SLICE_X49Y91         FDCE                                         f  design_1_i/Control_0/U0/delta_rule_unit3/fpu_adder2/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.823     1.189    design_1_i/Control_0/U0/delta_rule_unit3/fpu_adder2/clk
    SLICE_X49Y91         FDCE                                         r  design_1_i/Control_0/U0/delta_rule_unit3/fpu_adder2/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y91         FDCE (Remov_fdce_C_CLR)     -0.154     1.000    design_1_i/Control_0/U0/delta_rule_unit3/fpu_adder2/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 design_1_i/Control_0/U0/delta_rule_unit1/rst_mul_async_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Control_0/U0/delta_rule_unit3/fpu_adder2/FSM_sequential_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.189ns (30.654%)  route 0.428ns (69.346%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.551     0.887    design_1_i/Control_0/U0/delta_rule_unit1/clk
    SLICE_X53Y90         FDPE                                         r  design_1_i/Control_0/U0/delta_rule_unit1/rst_mul_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDPE (Prop_fdpe_C_Q)         0.141     1.028 f  design_1_i/Control_0/U0/delta_rule_unit1/rst_mul_async_reg/Q
                         net (fo=25, routed)          0.247     1.275    design_1_i/Control_0/U0/delta_rule_unit3/fpu_adder2/rst_adder_async
    SLICE_X49Y90         LUT3 (Prop_lut3_I2_O)        0.048     1.323 f  design_1_i/Control_0/U0/delta_rule_unit3/fpu_adder2/FSM_sequential_state[2]_i_3__2/O
                         net (fo=3, routed)           0.180     1.503    design_1_i/Control_0/U0/delta_rule_unit3/fpu_adder2/rst_adder
    SLICE_X49Y91         FDCE                                         f  design_1_i/Control_0/U0/delta_rule_unit3/fpu_adder2/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.823     1.189    design_1_i/Control_0/U0/delta_rule_unit3/fpu_adder2/clk
    SLICE_X49Y91         FDCE                                         r  design_1_i/Control_0/U0/delta_rule_unit3/fpu_adder2/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y91         FDCE (Remov_fdce_C_CLR)     -0.154     1.000    design_1_i/Control_0/U0/delta_rule_unit3/fpu_adder2/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Control_0/U0/perceptron/FSM_onehot_cur_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.164ns (19.011%)  route 0.699ns (80.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.626     0.962    design_1_i/axi_gpio_rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y123        FDRE                                         r  design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y123        FDRE (Prop_fdre_C_Q)         0.164     1.126 f  design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=128, routed)         0.699     1.825    design_1_i/Control_0/U0/perceptron/rst
    SLICE_X58Y117        FDCE                                         f  design_1_i/Control_0/U0/perceptron/FSM_onehot_cur_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.925     1.291    design_1_i/Control_0/U0/perceptron/clk
    SLICE_X58Y117        FDCE                                         r  design_1_i/Control_0/U0/perceptron/FSM_onehot_cur_state_reg[4]/C
                         clock pessimism             -0.039     1.252    
    SLICE_X58Y117        FDCE (Remov_fdce_C_CLR)     -0.067     1.185    design_1_i/Control_0/U0/perceptron/FSM_onehot_cur_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 design_1_i/Control_0/U0/delta_rule_unit1/rst_mul_async_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Control_0/U0/delta_rule_unit3/fpu_mul/state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.186ns (22.770%)  route 0.631ns (77.230%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.551     0.887    design_1_i/Control_0/U0/delta_rule_unit1/clk
    SLICE_X53Y90         FDPE                                         r  design_1_i/Control_0/U0/delta_rule_unit1/rst_mul_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDPE (Prop_fdpe_C_Q)         0.141     1.028 f  design_1_i/Control_0/U0/delta_rule_unit1/rst_mul_async_reg/Q
                         net (fo=25, routed)          0.512     1.539    design_1_i/Control_0/U0/delta_rule_unit3/fpu_mul/rst_adder_async
    SLICE_X37Y90         LUT4 (Prop_lut4_I3_O)        0.045     1.584 f  design_1_i/Control_0/U0/delta_rule_unit3/fpu_mul/state[3]_i_3__3/O
                         net (fo=37, routed)          0.119     1.703    design_1_i/Control_0/U0/delta_rule_unit3/fpu_mul/rst_mul
    SLICE_X37Y90         FDCE                                         f  design_1_i/Control_0/U0/delta_rule_unit3/fpu_mul/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.823     1.189    design_1_i/Control_0/U0/delta_rule_unit3/fpu_mul/clk
    SLICE_X37Y90         FDCE                                         r  design_1_i/Control_0/U0/delta_rule_unit3/fpu_mul/state_reg[0]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X37Y90         FDCE (Remov_fdce_C_CLR)     -0.092     1.062    design_1_i/Control_0/U0/delta_rule_unit3/fpu_mul/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 design_1_i/Control_0/U0/delta_rule_unit1/rst_mul_async_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Control_0/U0/delta_rule_unit3/fpu_mul/state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.186ns (22.770%)  route 0.631ns (77.230%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.551     0.887    design_1_i/Control_0/U0/delta_rule_unit1/clk
    SLICE_X53Y90         FDPE                                         r  design_1_i/Control_0/U0/delta_rule_unit1/rst_mul_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDPE (Prop_fdpe_C_Q)         0.141     1.028 f  design_1_i/Control_0/U0/delta_rule_unit1/rst_mul_async_reg/Q
                         net (fo=25, routed)          0.512     1.539    design_1_i/Control_0/U0/delta_rule_unit3/fpu_mul/rst_adder_async
    SLICE_X37Y90         LUT4 (Prop_lut4_I3_O)        0.045     1.584 f  design_1_i/Control_0/U0/delta_rule_unit3/fpu_mul/state[3]_i_3__3/O
                         net (fo=37, routed)          0.119     1.703    design_1_i/Control_0/U0/delta_rule_unit3/fpu_mul/rst_mul
    SLICE_X37Y90         FDCE                                         f  design_1_i/Control_0/U0/delta_rule_unit3/fpu_mul/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.823     1.189    design_1_i/Control_0/U0/delta_rule_unit3/fpu_mul/clk
    SLICE_X37Y90         FDCE                                         r  design_1_i/Control_0/U0/delta_rule_unit3/fpu_mul/state_reg[1]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X37Y90         FDCE (Remov_fdce_C_CLR)     -0.092     1.062    design_1_i/Control_0/U0/delta_rule_unit3/fpu_mul/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Control_0/U0/perceptron/FSM_onehot_cur_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.164ns (19.011%)  route 0.699ns (80.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.626     0.962    design_1_i/axi_gpio_rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y123        FDRE                                         r  design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y123        FDRE (Prop_fdre_C_Q)         0.164     1.126 f  design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=128, routed)         0.699     1.825    design_1_i/Control_0/U0/perceptron/rst
    SLICE_X58Y117        FDPE                                         f  design_1_i/Control_0/U0/perceptron/FSM_onehot_cur_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.925     1.291    design_1_i/Control_0/U0/perceptron/clk
    SLICE_X58Y117        FDPE                                         r  design_1_i/Control_0/U0/perceptron/FSM_onehot_cur_state_reg[0]/C
                         clock pessimism             -0.039     1.252    
    SLICE_X58Y117        FDPE (Remov_fdpe_C_PRE)     -0.071     1.181    design_1_i/Control_0/U0/perceptron/FSM_onehot_cur_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Control_0/U0/perceptron/FSM_onehot_cur_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.164ns (19.011%)  route 0.699ns (80.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.626     0.962    design_1_i/axi_gpio_rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y123        FDRE                                         r  design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y123        FDRE (Prop_fdre_C_Q)         0.164     1.126 f  design_1_i/axi_gpio_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=128, routed)         0.699     1.825    design_1_i/Control_0/U0/perceptron/rst
    SLICE_X59Y117        FDCE                                         f  design_1_i/Control_0/U0/perceptron/FSM_onehot_cur_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.925     1.291    design_1_i/Control_0/U0/perceptron/clk
    SLICE_X59Y117        FDCE                                         r  design_1_i/Control_0/U0/perceptron/FSM_onehot_cur_state_reg[3]/C
                         clock pessimism             -0.039     1.252    
    SLICE_X59Y117        FDCE (Remov_fdce_C_CLR)     -0.092     1.160    design_1_i/Control_0/U0/perceptron/FSM_onehot_cur_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 design_1_i/Control_0/U0/delta_rule_unit1/FSM_sequential_cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Control_0/U0/delta_rule_unit1/fpu_adder2/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.226ns (38.281%)  route 0.364ns (61.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.551     0.887    design_1_i/Control_0/U0/delta_rule_unit1/clk
    SLICE_X44Y83         FDCE                                         r  design_1_i/Control_0/U0/delta_rule_unit1/FSM_sequential_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDCE (Prop_fdce_C_Q)         0.128     1.015 r  design_1_i/Control_0/U0/delta_rule_unit1/FSM_sequential_cur_state_reg[2]/Q
                         net (fo=12, routed)          0.163     1.177    design_1_i/Control_0/U0/delta_rule_unit1/fpu_adder2/FSM_sequential_cur_state_reg[2][2]
    SLICE_X44Y83         LUT3 (Prop_lut3_I0_O)        0.098     1.275 f  design_1_i/Control_0/U0/delta_rule_unit1/fpu_adder2/FSM_sequential_state[2]_i_3__0/O
                         net (fo=3, routed)           0.202     1.477    design_1_i/Control_0/U0/delta_rule_unit1/fpu_adder2/rst_adder
    SLICE_X44Y82         FDCE                                         f  design_1_i/Control_0/U0/delta_rule_unit1/fpu_adder2/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.816     1.182    design_1_i/Control_0/U0/delta_rule_unit1/fpu_adder2/clk
    SLICE_X44Y82         FDCE                                         r  design_1_i/Control_0/U0/delta_rule_unit1/fpu_adder2/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.282     0.900    
    SLICE_X44Y82         FDCE (Remov_fdce_C_CLR)     -0.092     0.808    design_1_i/Control_0/U0/delta_rule_unit1/fpu_adder2/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           1.477    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 design_1_i/Control_0/U0/delta_rule_unit1/FSM_sequential_cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Control_0/U0/delta_rule_unit1/fpu_adder2/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.226ns (38.281%)  route 0.364ns (61.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.551     0.887    design_1_i/Control_0/U0/delta_rule_unit1/clk
    SLICE_X44Y83         FDCE                                         r  design_1_i/Control_0/U0/delta_rule_unit1/FSM_sequential_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDCE (Prop_fdce_C_Q)         0.128     1.015 r  design_1_i/Control_0/U0/delta_rule_unit1/FSM_sequential_cur_state_reg[2]/Q
                         net (fo=12, routed)          0.163     1.177    design_1_i/Control_0/U0/delta_rule_unit1/fpu_adder2/FSM_sequential_cur_state_reg[2][2]
    SLICE_X44Y83         LUT3 (Prop_lut3_I0_O)        0.098     1.275 f  design_1_i/Control_0/U0/delta_rule_unit1/fpu_adder2/FSM_sequential_state[2]_i_3__0/O
                         net (fo=3, routed)           0.202     1.477    design_1_i/Control_0/U0/delta_rule_unit1/fpu_adder2/rst_adder
    SLICE_X44Y82         FDCE                                         f  design_1_i/Control_0/U0/delta_rule_unit1/fpu_adder2/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.816     1.182    design_1_i/Control_0/U0/delta_rule_unit1/fpu_adder2/clk
    SLICE_X44Y82         FDCE                                         r  design_1_i/Control_0/U0/delta_rule_unit1/fpu_adder2/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.282     0.900    
    SLICE_X44Y82         FDCE (Remov_fdce_C_CLR)     -0.092     0.808    design_1_i/Control_0/U0/delta_rule_unit1/fpu_adder2/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           1.477    
  -------------------------------------------------------------------
                         slack                                  0.669    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            41 Endpoints
Min Delay            41 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sws_4bits_tri_i[1]
                            (input port)
  Destination:            design_1_i/axi_gpio_sw/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.755ns  (logic 1.480ns (21.907%)  route 5.275ns (78.093%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sws_4bits_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    sws_4bits_tri_i[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sws_4bits_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           5.275     6.755    design_1_i/axi_gpio_sw/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X29Y123        FDRE                                         r  design_1_i/axi_gpio_sw/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.684     2.863    design_1_i/axi_gpio_sw/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X29Y123        FDRE                                         r  design_1_i/axi_gpio_sw/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[1]
                            (input port)
  Destination:            design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.252ns  (logic 1.485ns (23.748%)  route 4.767ns (76.252%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btns_4bits_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[1]
    P16                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  btns_4bits_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           4.767     6.252    design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X41Y117        FDRE                                         r  design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.645     2.824    design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X41Y117        FDRE                                         r  design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 sws_4bits_tri_i[2]
                            (input port)
  Destination:            design_1_i/axi_gpio_sw/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.181ns  (logic 1.531ns (24.774%)  route 4.650ns (75.226%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sws_4bits_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    sws_4bits_tri_i[2]
    W13                  IBUF (Prop_ibuf_I_O)         1.531     1.531 r  sws_4bits_tri_i_IBUF[2]_inst/O
                         net (fo=1, routed)           4.650     6.181    design_1_i/axi_gpio_sw/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X28Y125        FDRE                                         r  design_1_i/axi_gpio_sw/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.682     2.861    design_1_i/axi_gpio_sw/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X28Y125        FDRE                                         r  design_1_i/axi_gpio_sw/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 sws_4bits_tri_i[3]
                            (input port)
  Destination:            design_1_i/axi_gpio_sw/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.003ns  (logic 1.530ns (25.488%)  route 4.473ns (74.512%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  sws_4bits_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    sws_4bits_tri_i[3]
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sws_4bits_tri_i_IBUF[3]_inst/O
                         net (fo=1, routed)           4.473     6.003    design_1_i/axi_gpio_sw/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X27Y124        FDRE                                         r  design_1_i/axi_gpio_sw/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.678     2.857    design_1_i/axi_gpio_sw/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X27Y124        FDRE                                         r  design_1_i/axi_gpio_sw/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[3]
                            (input port)
  Destination:            design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.474ns  (logic 1.569ns (28.667%)  route 3.905ns (71.333%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  btns_4bits_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[3]
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 r  btns_4bits_tri_i_IBUF[3]_inst/O
                         net (fo=1, routed)           3.905     5.474    design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X34Y115        FDRE                                         r  design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.648     2.827    design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X34Y115        FDRE                                         r  design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 sws_4bits_tri_i[0]
                            (input port)
  Destination:            design_1_i/axi_gpio_sw/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.952ns  (logic 1.468ns (29.636%)  route 3.484ns (70.364%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sws_4bits_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    sws_4bits_tri_i[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  sws_4bits_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           3.484     4.952    design_1_i/axi_gpio_sw/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X31Y123        FDRE                                         r  design_1_i/axi_gpio_sw/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.684     2.863    design_1_i/axi_gpio_sw/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X31Y123        FDRE                                         r  design_1_i/axi_gpio_sw/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[2]
                            (input port)
  Destination:            design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.801ns  (logic 1.510ns (31.452%)  route 3.291ns (68.548%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  btns_4bits_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[2]
    K19                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  btns_4bits_tri_i_IBUF[2]_inst/O
                         net (fo=1, routed)           3.291     4.801    design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X39Y123        FDRE                                         r  design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.638     2.817    design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y123        FDRE                                         r  design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[0]
                            (input port)
  Destination:            design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.633ns  (logic 1.489ns (32.135%)  route 3.144ns (67.865%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btns_4bits_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  btns_4bits_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           3.144     4.633    design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X38Y126        FDRE                                         r  design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.638     2.817    design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y126        FDRE                                         r  design_1_i/axi_gpio_btn/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.820ns  (logic 0.124ns (3.246%)  route 3.696ns (96.754%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           3.106     3.106    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X60Y128        LUT1 (Prop_lut1_I0_O)        0.124     3.230 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.591     3.820    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X64Y129        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.704     2.883    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X64Y129        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Control_0/U0/corrected_w_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_gpio_corrected_w/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.695ns  (logic 0.559ns (32.988%)  route 1.136ns (67.012%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         LDCE                         0.000     0.000 r  design_1_i/Control_0/U0/corrected_w_reg[11]/G
    SLICE_X44Y91         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/Control_0/U0/corrected_w_reg[11]/Q
                         net (fo=1, routed)           1.136     1.695    design_1_i/axi_gpio_corrected_w/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[11]
    SLICE_X35Y102        FDRE                                         r  design_1_i/axi_gpio_corrected_w/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.655     2.834    design_1_i/axi_gpio_corrected_w/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X35Y102        FDRE                                         r  design_1_i/axi_gpio_corrected_w/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Control_0/U0/corrected_w_reg[29]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_gpio_corrected_w/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.178ns (63.446%)  route 0.103ns (36.554%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y104        LDCE                         0.000     0.000 r  design_1_i/Control_0/U0/corrected_w_reg[29]/G
    SLICE_X42Y104        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/Control_0/U0/corrected_w_reg[29]/Q
                         net (fo=1, routed)           0.103     0.281    design_1_i/axi_gpio_corrected_w/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[29]
    SLICE_X40Y104        FDRE                                         r  design_1_i/axi_gpio_corrected_w/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.910     1.276    design_1_i/axi_gpio_corrected_w/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y104        FDRE                                         r  design_1_i/axi_gpio_corrected_w/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Control_0/U0/corrected_w_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_gpio_corrected_w/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.178ns (59.372%)  route 0.122ns (40.628%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         LDCE                         0.000     0.000 r  design_1_i/Control_0/U0/corrected_w_reg[15]/G
    SLICE_X50Y99         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/Control_0/U0/corrected_w_reg[15]/Q
                         net (fo=1, routed)           0.122     0.300    design_1_i/axi_gpio_corrected_w/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[15]
    SLICE_X48Y99         FDRE                                         r  design_1_i/axi_gpio_corrected_w/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.825     1.191    design_1_i/axi_gpio_corrected_w/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X48Y99         FDRE                                         r  design_1_i/axi_gpio_corrected_w/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Control_0/U0/corrected_w_reg[22]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_gpio_corrected_w/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.178ns (53.579%)  route 0.154ns (46.421%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         LDCE                         0.000     0.000 r  design_1_i/Control_0/U0/corrected_w_reg[22]/G
    SLICE_X50Y99         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/Control_0/U0/corrected_w_reg[22]/Q
                         net (fo=1, routed)           0.154     0.332    design_1_i/axi_gpio_corrected_w/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[22]
    SLICE_X49Y100        FDRE                                         r  design_1_i/axi_gpio_corrected_w/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.911     1.277    design_1_i/axi_gpio_corrected_w/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X49Y100        FDRE                                         r  design_1_i/axi_gpio_corrected_w/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Control_0/U0/corrected_w_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_gpio_corrected_w/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.338ns  (logic 0.158ns (46.757%)  route 0.180ns (53.243%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         LDCE                         0.000     0.000 r  design_1_i/Control_0/U0/corrected_w_reg[4]/G
    SLICE_X45Y91         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/Control_0/U0/corrected_w_reg[4]/Q
                         net (fo=1, routed)           0.180     0.338    design_1_i/axi_gpio_corrected_w/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X40Y93         FDRE                                         r  design_1_i/axi_gpio_corrected_w/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.824     1.190    design_1_i/axi_gpio_corrected_w/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y93         FDRE                                         r  design_1_i/axi_gpio_corrected_w/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Control_0/U0/corrected_w_reg[31]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_gpio_corrected_w/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.178ns (52.405%)  route 0.162ns (47.595%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y104        LDCE                         0.000     0.000 r  design_1_i/Control_0/U0/corrected_w_reg[31]/G
    SLICE_X42Y104        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/Control_0/U0/corrected_w_reg[31]/Q
                         net (fo=1, routed)           0.162     0.340    design_1_i/axi_gpio_corrected_w/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[31]
    SLICE_X40Y106        FDRE                                         r  design_1_i/axi_gpio_corrected_w/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.910     1.276    design_1_i/axi_gpio_corrected_w/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y106        FDRE                                         r  design_1_i/axi_gpio_corrected_w/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Control_0/U0/corrected_w_reg[27]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_gpio_corrected_w/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.376ns  (logic 0.178ns (47.330%)  route 0.198ns (52.670%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         LDCE                         0.000     0.000 r  design_1_i/Control_0/U0/corrected_w_reg[27]/G
    SLICE_X46Y98         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/Control_0/U0/corrected_w_reg[27]/Q
                         net (fo=1, routed)           0.198     0.376    design_1_i/axi_gpio_corrected_w/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[27]
    SLICE_X44Y103        FDRE                                         r  design_1_i/axi_gpio_corrected_w/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.910     1.276    design_1_i/axi_gpio_corrected_w/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X44Y103        FDRE                                         r  design_1_i/axi_gpio_corrected_w/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Control_0/U0/corrected_w_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_gpio_corrected_w/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.158ns (41.834%)  route 0.220ns (58.166%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         LDCE                         0.000     0.000 r  design_1_i/Control_0/U0/corrected_w_reg[9]/G
    SLICE_X45Y91         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/Control_0/U0/corrected_w_reg[9]/Q
                         net (fo=1, routed)           0.220     0.378    design_1_i/axi_gpio_corrected_w/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[9]
    SLICE_X36Y91         FDRE                                         r  design_1_i/axi_gpio_corrected_w/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.823     1.189    design_1_i/axi_gpio_corrected_w/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y91         FDRE                                         r  design_1_i/axi_gpio_corrected_w/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Control_0/U0/corrected_w_reg[28]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_gpio_corrected_w/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.387ns  (logic 0.178ns (45.958%)  route 0.209ns (54.042%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y104        LDCE                         0.000     0.000 r  design_1_i/Control_0/U0/corrected_w_reg[28]/G
    SLICE_X42Y104        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/Control_0/U0/corrected_w_reg[28]/Q
                         net (fo=1, routed)           0.209     0.387    design_1_i/axi_gpio_corrected_w/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[28]
    SLICE_X40Y105        FDRE                                         r  design_1_i/axi_gpio_corrected_w/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.910     1.276    design_1_i/axi_gpio_corrected_w/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y105        FDRE                                         r  design_1_i/axi_gpio_corrected_w/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Control_0/U0/corrected_w_reg[21]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_gpio_corrected_w/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.388ns  (logic 0.178ns (45.893%)  route 0.210ns (54.107%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         LDCE                         0.000     0.000 r  design_1_i/Control_0/U0/corrected_w_reg[21]/G
    SLICE_X46Y97         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/Control_0/U0/corrected_w_reg[21]/Q
                         net (fo=1, routed)           0.210     0.388    design_1_i/axi_gpio_corrected_w/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[21]
    SLICE_X45Y100        FDRE                                         r  design_1_i/axi_gpio_corrected_w/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.911     1.277    design_1_i/axi_gpio_corrected_w/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X45Y100        FDRE                                         r  design_1_i/axi_gpio_corrected_w/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Control_0/U0/corrected_w_reg[16]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_gpio_corrected_w/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.391ns  (logic 0.158ns (40.389%)  route 0.233ns (59.611%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         LDCE                         0.000     0.000 r  design_1_i/Control_0/U0/corrected_w_reg[16]/G
    SLICE_X49Y98         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/Control_0/U0/corrected_w_reg[16]/Q
                         net (fo=1, routed)           0.233     0.391    design_1_i/axi_gpio_corrected_w/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[16]
    SLICE_X48Y100        FDRE                                         r  design_1_i/axi_gpio_corrected_w/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.911     1.277    design_1_i/axi_gpio_corrected_w/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X48Y100        FDRE                                         r  design_1_i/axi_gpio_corrected_w/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_gpio_start_delta/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_delta_done/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.525ns  (logic 0.704ns (15.559%)  route 3.821ns (84.441%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.826     3.120    design_1_i/axi_gpio_start_delta/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y122        FDRE                                         r  design_1_i/axi_gpio_start_delta/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y122        FDRE (Prop_fdre_C_Q)         0.456     3.576 f  design_1_i/axi_gpio_start_delta/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           2.107     5.683    design_1_i/Control_0/U0/start_delta
    SLICE_X49Y89         LUT6 (Prop_lut6_I3_O)        0.124     5.807 r  design_1_i/Control_0/U0/delta_done_INST_0_i_1/O
                         net (fo=1, routed)           0.518     6.325    design_1_i/Control_0/U0/delta_done_INST_0_i_1_n_0
    SLICE_X44Y83         LUT5 (Prop_lut5_I4_O)        0.124     6.449 r  design_1_i/Control_0/U0/delta_done_INST_0/O
                         net (fo=1, routed)           1.195     7.645    design_1_i/axi_gpio_delta_done/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X41Y105        FDRE                                         r  design_1_i/axi_gpio_delta_done/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.653     2.832    design_1_i/axi_gpio_delta_done/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X41Y105        FDRE                                         r  design_1_i/axi_gpio_delta_done/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Control_0/U0/perceptron/fpu_adder2/sum_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_per_out/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.559ns  (logic 0.580ns (22.662%)  route 1.979ns (77.338%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns
    Source Clock Delay      (SCD):    3.178ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.884     3.178    design_1_i/Control_0/U0/perceptron/fpu_adder2/clk
    SLICE_X56Y125        FDRE                                         r  design_1_i/Control_0/U0/perceptron/fpu_adder2/sum_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y125        FDRE (Prop_fdre_C_Q)         0.456     3.634 f  design_1_i/Control_0/U0/perceptron/fpu_adder2/sum_reg[31]/Q
                         net (fo=3, routed)           1.352     4.986    design_1_i/Control_0/U0/perceptron/fpu_adder2/weighted_sum[31]
    SLICE_X40Y125        LUT1 (Prop_lut1_I0_O)        0.124     5.110 r  design_1_i/Control_0/U0/perceptron/fpu_adder2/per_out_INST_0/O
                         net (fo=1, routed)           0.628     5.737    design_1_i/axi_gpio_per_out/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X38Y128        FDRE                                         r  design_1_i/axi_gpio_per_out/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.641     2.820    design_1_i/axi_gpio_per_out/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y128        FDRE                                         r  design_1_i/axi_gpio_per_out/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Control_0/U0/perceptron/fpu_adder2/sum_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_delta_ok/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.404ns  (logic 0.606ns (25.209%)  route 1.798ns (74.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns
    Source Clock Delay      (SCD):    3.178ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.884     3.178    design_1_i/Control_0/U0/perceptron/fpu_adder2/clk
    SLICE_X56Y125        FDRE                                         r  design_1_i/Control_0/U0/perceptron/fpu_adder2/sum_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y125        FDRE (Prop_fdre_C_Q)         0.456     3.634 r  design_1_i/Control_0/U0/perceptron/fpu_adder2/sum_reg[31]/Q
                         net (fo=3, routed)           1.352     4.986    design_1_i/Control_0/U0/perceptron/fpu_adder2/weighted_sum[31]
    SLICE_X40Y125        LUT2 (Prop_lut2_I1_O)        0.150     5.136 r  design_1_i/Control_0/U0/perceptron/fpu_adder2/delta_ok_INST_0/O
                         net (fo=1, routed)           0.446     5.582    design_1_i/axi_gpio_delta_ok/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X40Y128        FDRE                                         r  design_1_i/axi_gpio_delta_ok/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.641     2.820    design_1_i/axi_gpio_delta_ok/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y128        FDRE                                         r  design_1_i/axi_gpio_delta_ok/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Control_0/U0/perceptron/FSM_onehot_cur_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_done_per/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.176ns  (logic 0.664ns (30.518%)  route 1.512ns (69.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.808ns
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.895     3.189    design_1_i/Control_0/U0/perceptron/clk
    SLICE_X58Y117        FDCE                                         r  design_1_i/Control_0/U0/perceptron/FSM_onehot_cur_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y117        FDCE (Prop_fdce_C_Q)         0.518     3.707 r  design_1_i/Control_0/U0/perceptron/FSM_onehot_cur_state_reg[4]/Q
                         net (fo=3, routed)           0.672     4.379    design_1_i/Control_0/U0/perceptron/FSM_onehot_cur_state_reg_n_0_[4]
    SLICE_X58Y117        LUT2 (Prop_lut2_I1_O)        0.146     4.525 r  design_1_i/Control_0/U0/perceptron/done_per_INST_0/O
                         net (fo=1, routed)           0.840     5.365    design_1_i/axi_gpio_done_per/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X50Y119        FDRE                                         r  design_1_i/axi_gpio_done_per/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.629     2.808    design_1_i/axi_gpio_done_per/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X50Y119        FDRE                                         r  design_1_i/axi_gpio_done_per/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_gpio_desired_point_type/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_delta_ok/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.591ns  (logic 0.189ns (31.995%)  route 0.402ns (68.005%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.625     0.961    design_1_i/axi_gpio_desired_point_type/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y124        FDRE                                         r  design_1_i/axi_gpio_desired_point_type/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDRE (Prop_fdre_C_Q)         0.141     1.102 r  design_1_i/axi_gpio_desired_point_type/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.224     1.326    design_1_i/Control_0/U0/perceptron/fpu_adder2/desired_point_type
    SLICE_X40Y125        LUT2 (Prop_lut2_I0_O)        0.048     1.374 r  design_1_i/Control_0/U0/perceptron/fpu_adder2/delta_ok_INST_0/O
                         net (fo=1, routed)           0.177     1.552    design_1_i/axi_gpio_delta_ok/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X40Y128        FDRE                                         r  design_1_i/axi_gpio_delta_ok/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.898     1.264    design_1_i/axi_gpio_delta_ok/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y128        FDRE                                         r  design_1_i/axi_gpio_delta_ok/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Control_0/U0/delta_rule_unit1/FSM_sequential_cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_delta_done/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.881ns  (logic 0.226ns (25.643%)  route 0.655ns (74.357%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.551     0.887    design_1_i/Control_0/U0/delta_rule_unit1/clk
    SLICE_X44Y83         FDCE                                         r  design_1_i/Control_0/U0/delta_rule_unit1/FSM_sequential_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDCE (Prop_fdce_C_Q)         0.128     1.015 r  design_1_i/Control_0/U0/delta_rule_unit1/FSM_sequential_cur_state_reg[2]/Q
                         net (fo=12, routed)          0.166     1.181    design_1_i/Control_0/U0/cur_state[2]
    SLICE_X44Y83         LUT5 (Prop_lut5_I1_O)        0.098     1.279 r  design_1_i/Control_0/U0/delta_done_INST_0/O
                         net (fo=1, routed)           0.489     1.768    design_1_i/axi_gpio_delta_done/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X41Y105        FDRE                                         r  design_1_i/axi_gpio_delta_done/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.910     1.276    design_1_i/axi_gpio_delta_done/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X41Y105        FDRE                                         r  design_1_i/axi_gpio_delta_done/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Control_0/U0/perceptron/FSM_onehot_cur_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_done_per/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.806ns  (logic 0.208ns (25.813%)  route 0.598ns (74.187%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.653     0.989    design_1_i/Control_0/U0/perceptron/clk
    SLICE_X58Y117        FDCE                                         r  design_1_i/Control_0/U0/perceptron/FSM_onehot_cur_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y117        FDCE (Prop_fdce_C_Q)         0.164     1.153 r  design_1_i/Control_0/U0/perceptron/FSM_onehot_cur_state_reg[4]/Q
                         net (fo=3, routed)           0.234     1.387    design_1_i/Control_0/U0/perceptron/FSM_onehot_cur_state_reg_n_0_[4]
    SLICE_X58Y117        LUT2 (Prop_lut2_I1_O)        0.044     1.431 r  design_1_i/Control_0/U0/perceptron/done_per_INST_0/O
                         net (fo=1, routed)           0.364     1.795    design_1_i/axi_gpio_done_per/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X50Y119        FDRE                                         r  design_1_i/axi_gpio_done_per/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.896     1.262    design_1_i/axi_gpio_done_per/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X50Y119        FDRE                                         r  design_1_i/axi_gpio_done_per/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Control_0/U0/perceptron/fpu_adder2/sum_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_per_out/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.036ns  (logic 0.186ns (17.948%)  route 0.850ns (82.052%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.646     0.982    design_1_i/Control_0/U0/perceptron/fpu_adder2/clk
    SLICE_X56Y125        FDRE                                         r  design_1_i/Control_0/U0/perceptron/fpu_adder2/sum_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y125        FDRE (Prop_fdre_C_Q)         0.141     1.123 f  design_1_i/Control_0/U0/perceptron/fpu_adder2/sum_reg[31]/Q
                         net (fo=3, routed)           0.618     1.741    design_1_i/Control_0/U0/perceptron/fpu_adder2/weighted_sum[31]
    SLICE_X40Y125        LUT1 (Prop_lut1_I0_O)        0.045     1.786 r  design_1_i/Control_0/U0/perceptron/fpu_adder2/per_out_INST_0/O
                         net (fo=1, routed)           0.233     2.018    design_1_i/axi_gpio_per_out/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X38Y128        FDRE                                         r  design_1_i/axi_gpio_per_out/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.898     1.264    design_1_i/axi_gpio_per_out/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y128        FDRE                                         r  design_1_i/axi_gpio_per_out/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay           356 Endpoints
Min Delay           356 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds_4bits_tri_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.616ns  (logic 4.175ns (48.459%)  route 4.441ns (51.541%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.830     3.124    design_1_i/axi_gpio_led/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y121        FDRE                                         r  design_1_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y121        FDRE (Prop_fdre_C_Q)         0.419     3.543 r  design_1_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           4.441     7.984    lopt
    M14                  OBUF (Prop_obuf_I_O)         3.756    11.740 r  leds_4bits_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.740    leds_4bits_tri_o[0]
    M14                                                               r  leds_4bits_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds_4bits_tri_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.356ns  (logic 3.946ns (47.227%)  route 4.410ns (52.773%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.830     3.124    design_1_i/axi_gpio_led/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y121        FDRE                                         r  design_1_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y121        FDRE (Prop_fdre_C_Q)         0.456     3.580 r  design_1_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           4.410     7.990    lopt_3
    D18                  OBUF (Prop_obuf_I_O)         3.490    11.480 r  leds_4bits_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.480    leds_4bits_tri_o[3]
    D18                                                               r  leds_4bits_tri_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds_4bits_tri_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.978ns  (logic 4.174ns (52.314%)  route 3.805ns (47.686%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.830     3.124    design_1_i/axi_gpio_led/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y121        FDRE                                         r  design_1_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y121        FDRE (Prop_fdre_C_Q)         0.419     3.543 r  design_1_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.805     7.348    lopt_1
    M15                  OBUF (Prop_obuf_I_O)         3.755    11.102 r  leds_4bits_tri_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.102    leds_4bits_tri_o[1]
    M15                                                               r  leds_4bits_tri_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds_4bits_tri_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.971ns  (logic 3.956ns (49.634%)  route 4.015ns (50.366%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.830     3.124    design_1_i/axi_gpio_led/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y121        FDRE                                         r  design_1_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y121        FDRE (Prop_fdre_C_Q)         0.456     3.580 r  design_1_i/axi_gpio_led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           4.015     7.595    lopt_2
    G14                  OBUF (Prop_obuf_I_O)         3.500    11.095 r  leds_4bits_tri_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.095    leds_4bits_tri_o[2]
    G14                                                               r  leds_4bits_tri_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_sel_corrected_w/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Control_0/U0/corrected_w_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.579ns  (logic 0.608ns (9.242%)  route 5.971ns (90.758%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.839     3.133    design_1_i/axi_gpio_sel_corrected_w/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y113        FDRE                                         r  design_1_i/axi_gpio_sel_corrected_w/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y113        FDRE (Prop_fdre_C_Q)         0.456     3.589 r  design_1_i/axi_gpio_sel_corrected_w/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=35, routed)          3.421     7.010    design_1_i/Control_0/U0/delta_rule_unit3/fpu_adder2/sel_corrected_w[0]
    SLICE_X49Y47         LUT5 (Prop_lut5_I2_O)        0.152     7.162 r  design_1_i/Control_0/U0/delta_rule_unit3/fpu_adder2/corrected_w_reg[0]_i_1/O
                         net (fo=1, routed)           2.550     9.712    design_1_i/Control_0/U0/delta_rule_unit3_n_34
    SLICE_X45Y91         LDCE                                         r  design_1_i/Control_0/U0/corrected_w_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_sel_w/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Control_0/U0/w0_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.430ns  (logic 0.580ns (13.093%)  route 3.850ns (86.907%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.835     3.129    design_1_i/axi_gpio_sel_w/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y116        FDRE                                         r  design_1_i/axi_gpio_sel_w/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.585 f  design_1_i/axi_gpio_sel_w/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           1.475     5.060    design_1_i/Control_0/U0/sel_w[1]
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.124     5.184 r  design_1_i/Control_0/U0/w0[31]_i_1/O
                         net (fo=32, routed)          2.374     7.559    design_1_i/Control_0/U0/w0[31]_i_1_n_0
    SLICE_X58Y85         FDRE                                         r  design_1_i/Control_0/U0/w0_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_sel_corrected_w/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Control_0/U0/corrected_w_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.418ns  (logic 0.580ns (13.129%)  route 3.838ns (86.871%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.839     3.133    design_1_i/axi_gpio_sel_corrected_w/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y113        FDRE                                         r  design_1_i/axi_gpio_sel_corrected_w/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y113        FDRE (Prop_fdre_C_Q)         0.456     3.589 r  design_1_i/axi_gpio_sel_corrected_w/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=35, routed)          2.752     6.341    design_1_i/Control_0/U0/delta_rule_unit3/fpu_adder2/sel_corrected_w[1]
    SLICE_X50Y91         LUT5 (Prop_lut5_I4_O)        0.124     6.465 r  design_1_i/Control_0/U0/delta_rule_unit3/fpu_adder2/corrected_w_reg[4]_i_1/O
                         net (fo=1, routed)           1.086     7.551    design_1_i/Control_0/U0/delta_rule_unit3_n_30
    SLICE_X45Y91         LDCE                                         r  design_1_i/Control_0/U0/corrected_w_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_sel_corrected_w/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Control_0/U0/corrected_w_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.284ns  (logic 0.580ns (13.540%)  route 3.704ns (86.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.839     3.133    design_1_i/axi_gpio_sel_corrected_w/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y113        FDRE                                         r  design_1_i/axi_gpio_sel_corrected_w/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y113        FDRE (Prop_fdre_C_Q)         0.456     3.589 r  design_1_i/axi_gpio_sel_corrected_w/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=35, routed)          2.897     6.486    design_1_i/Control_0/U0/delta_rule_unit3/fpu_adder2/sel_corrected_w[0]
    SLICE_X50Y90         LUT5 (Prop_lut5_I2_O)        0.124     6.610 r  design_1_i/Control_0/U0/delta_rule_unit3/fpu_adder2/corrected_w_reg[15]_i_1/O
                         net (fo=1, routed)           0.806     7.417    design_1_i/Control_0/U0/delta_rule_unit3_n_19
    SLICE_X50Y99         LDCE                                         r  design_1_i/Control_0/U0/corrected_w_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_sel_corrected_w/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Control_0/U0/corrected_w_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.211ns  (logic 0.580ns (13.775%)  route 3.631ns (86.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.839     3.133    design_1_i/axi_gpio_sel_corrected_w/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y113        FDRE                                         r  design_1_i/axi_gpio_sel_corrected_w/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y113        FDRE (Prop_fdre_C_Q)         0.456     3.589 r  design_1_i/axi_gpio_sel_corrected_w/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=35, routed)          2.507     6.096    design_1_i/Control_0/U0/delta_rule_unit3/fpu_adder2/sel_corrected_w[0]
    SLICE_X50Y91         LUT5 (Prop_lut5_I2_O)        0.124     6.220 r  design_1_i/Control_0/U0/delta_rule_unit3/fpu_adder2/corrected_w_reg[9]_i_1/O
                         net (fo=1, routed)           1.123     7.344    design_1_i/Control_0/U0/delta_rule_unit3_n_25
    SLICE_X45Y91         LDCE                                         r  design_1_i/Control_0/U0/corrected_w_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_sel_w/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Control_0/U0/w0_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.134ns  (logic 0.580ns (14.031%)  route 3.554ns (85.969%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.835     3.129    design_1_i/axi_gpio_sel_w/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y116        FDRE                                         r  design_1_i/axi_gpio_sel_w/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.585 f  design_1_i/axi_gpio_sel_w/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           1.475     5.060    design_1_i/Control_0/U0/sel_w[1]
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.124     5.184 r  design_1_i/Control_0/U0/w0[31]_i_1/O
                         net (fo=32, routed)          2.078     7.263    design_1_i/Control_0/U0/w0[31]_i_1_n_0
    SLICE_X57Y85         FDRE                                         r  design_1_i/Control_0/U0/w0_reg[11]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_gpio_input_val/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Control_0/U0/x_input_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (52.980%)  route 0.125ns (47.020%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.557     0.893    design_1_i/axi_gpio_input_val/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y98         FDRE                                         r  design_1_i/axi_gpio_input_val/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/axi_gpio_input_val/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[23]/Q
                         net (fo=3, routed)           0.125     1.159    design_1_i/Control_0/U0/input_val[8]
    SLICE_X40Y97         FDRE                                         r  design_1_i/Control_0/U0/x_input_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_input_val/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Control_0/U0/x_input_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.141ns (44.210%)  route 0.178ns (55.790%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.556     0.892    design_1_i/axi_gpio_input_val/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y99         FDRE                                         r  design_1_i/axi_gpio_input_val/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/axi_gpio_input_val/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=3, routed)           0.178     1.211    design_1_i/Control_0/U0/input_val[24]
    SLICE_X50Y98         FDRE                                         r  design_1_i/Control_0/U0/x_input_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_input_val/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Control_0/U0/x_input_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.128ns (39.613%)  route 0.195ns (60.387%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.557     0.893    design_1_i/axi_gpio_input_val/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y99         FDRE                                         r  design_1_i/axi_gpio_input_val/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  design_1_i/axi_gpio_input_val/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[21]/Q
                         net (fo=3, routed)           0.195     1.216    design_1_i/Control_0/U0/input_val[10]
    SLICE_X40Y97         FDRE                                         r  design_1_i/Control_0/U0/x_input_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_input_val/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Control_0/U0/y_input_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.141ns (43.503%)  route 0.183ns (56.497%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.557     0.893    design_1_i/axi_gpio_input_val/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y99         FDRE                                         r  design_1_i/axi_gpio_input_val/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/axi_gpio_input_val/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]/Q
                         net (fo=3, routed)           0.183     1.217    design_1_i/Control_0/U0/input_val[11]
    SLICE_X39Y97         FDRE                                         r  design_1_i/Control_0/U0/y_input_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_input_val/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Control_0/U0/y_input_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.128ns (39.021%)  route 0.200ns (60.979%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.557     0.893    design_1_i/axi_gpio_input_val/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y99         FDRE                                         r  design_1_i/axi_gpio_input_val/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  design_1_i/axi_gpio_input_val/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=3, routed)           0.200     1.221    design_1_i/Control_0/U0/input_val[6]
    SLICE_X39Y96         FDRE                                         r  design_1_i/Control_0/U0/y_input_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_input_val/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Control_0/U0/x_input_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.141ns (42.660%)  route 0.190ns (57.341%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.557     0.893    design_1_i/axi_gpio_input_val/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y99         FDRE                                         r  design_1_i/axi_gpio_input_val/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/axi_gpio_input_val/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=3, routed)           0.190     1.223    design_1_i/Control_0/U0/input_val[16]
    SLICE_X40Y97         FDRE                                         r  design_1_i/Control_0/U0/x_input_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_input_val/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Control_0/U0/y_input_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.141ns (42.159%)  route 0.193ns (57.841%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.557     0.893    design_1_i/axi_gpio_input_val/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y98         FDRE                                         r  design_1_i/axi_gpio_input_val/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/axi_gpio_input_val/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[23]/Q
                         net (fo=3, routed)           0.193     1.227    design_1_i/Control_0/U0/input_val[8]
    SLICE_X39Y97         FDRE                                         r  design_1_i/Control_0/U0/y_input_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_input_val/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Control_0/U0/y_input_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.141ns (42.032%)  route 0.194ns (57.968%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.557     0.893    design_1_i/axi_gpio_input_val/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y98         FDRE                                         r  design_1_i/axi_gpio_input_val/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/axi_gpio_input_val/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=3, routed)           0.194     1.228    design_1_i/Control_0/U0/input_val[2]
    SLICE_X39Y95         FDRE                                         r  design_1_i/Control_0/U0/y_input_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_input_val/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Control_0/U0/y_input_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.141ns (41.940%)  route 0.195ns (58.060%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.557     0.893    design_1_i/axi_gpio_input_val/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y99         FDRE                                         r  design_1_i/axi_gpio_input_val/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/axi_gpio_input_val/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=3, routed)           0.195     1.229    design_1_i/Control_0/U0/input_val[16]
    SLICE_X39Y97         FDRE                                         r  design_1_i/Control_0/U0/y_input_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_input_val/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Control_0/U0/y_input_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.148ns (52.442%)  route 0.134ns (47.558%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        0.634     0.970    design_1_i/axi_gpio_input_val/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y104        FDRE                                         r  design_1_i/axi_gpio_input_val/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        FDRE (Prop_fdre_C_Q)         0.148     1.118 r  design_1_i/axi_gpio_input_val/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[8]/Q
                         net (fo=3, routed)           0.134     1.252    design_1_i/Control_0/U0/input_val[23]
    SLICE_X52Y103        FDRE                                         r  design_1_i/Control_0/U0/y_input_reg[23]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay           422 Endpoints
Min Delay           422 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Control_0/U0/x_input_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/Control_0/U0/perceptron/fpu_mul1/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.548ns  (logic 1.308ns (19.975%)  route 5.240ns (80.025%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDRE                         0.000     0.000 r  design_1_i/Control_0/U0/x_input_reg[23]/C
    SLICE_X53Y101        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/Control_0/U0/x_input_reg[23]/Q
                         net (fo=4, routed)           1.664     2.120    design_1_i/Control_0/U0/perceptron/fpu_mul1/B_sgn_reg_0[23]
    SLICE_X47Y96         LUT4 (Prop_lut4_I2_O)        0.124     2.244 f  design_1_i/Control_0/U0/perceptron/fpu_mul1/state[2]_i_12/O
                         net (fo=1, routed)           0.797     3.041    design_1_i/Control_0/U0/perceptron/fpu_mul1/state[2]_i_12_n_0
    SLICE_X47Y97         LUT5 (Prop_lut5_I4_O)        0.124     3.165 f  design_1_i/Control_0/U0/perceptron/fpu_mul1/state[2]_i_8/O
                         net (fo=1, routed)           0.803     3.968    design_1_i/Control_0/U0/perceptron/fpu_mul1/state[2]_i_8_n_0
    SLICE_X49Y97         LUT4 (Prop_lut4_I3_O)        0.124     4.092 f  design_1_i/Control_0/U0/perceptron/fpu_mul1/state[2]_i_4/O
                         net (fo=2, routed)           1.315     5.408    design_1_i/Control_0/U0/perceptron/fpu_mul1/state[2]_i_4_n_0
    SLICE_X63Y99         LUT3 (Prop_lut3_I2_O)        0.153     5.561 r  design_1_i/Control_0/U0/perceptron/fpu_mul1/state[1]_i_3/O
                         net (fo=2, routed)           0.660     6.221    design_1_i/Control_0/U0/perceptron/fpu_mul1/state[1]_i_3_n_0
    SLICE_X61Y100        LUT2 (Prop_lut2_I1_O)        0.327     6.548 r  design_1_i/Control_0/U0/perceptron/fpu_mul1/state[1]_i_1/O
                         net (fo=1, routed)           0.000     6.548    design_1_i/Control_0/U0/perceptron/fpu_mul1/state[1]
    SLICE_X61Y100        FDCE                                         r  design_1_i/Control_0/U0/perceptron/fpu_mul1/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.715     2.894    design_1_i/Control_0/U0/perceptron/fpu_mul1/clk
    SLICE_X61Y100        FDCE                                         r  design_1_i/Control_0/U0/perceptron/fpu_mul1/state_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/Control_0/U0/x_input_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/Control_0/U0/perceptron/fpu_mul1/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.543ns  (logic 1.308ns (19.991%)  route 5.235ns (80.009%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDRE                         0.000     0.000 r  design_1_i/Control_0/U0/x_input_reg[23]/C
    SLICE_X53Y101        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/Control_0/U0/x_input_reg[23]/Q
                         net (fo=4, routed)           1.664     2.120    design_1_i/Control_0/U0/perceptron/fpu_mul1/B_sgn_reg_0[23]
    SLICE_X47Y96         LUT4 (Prop_lut4_I2_O)        0.124     2.244 f  design_1_i/Control_0/U0/perceptron/fpu_mul1/state[2]_i_12/O
                         net (fo=1, routed)           0.797     3.041    design_1_i/Control_0/U0/perceptron/fpu_mul1/state[2]_i_12_n_0
    SLICE_X47Y97         LUT5 (Prop_lut5_I4_O)        0.124     3.165 f  design_1_i/Control_0/U0/perceptron/fpu_mul1/state[2]_i_8/O
                         net (fo=1, routed)           0.803     3.968    design_1_i/Control_0/U0/perceptron/fpu_mul1/state[2]_i_8_n_0
    SLICE_X49Y97         LUT4 (Prop_lut4_I3_O)        0.124     4.092 f  design_1_i/Control_0/U0/perceptron/fpu_mul1/state[2]_i_4/O
                         net (fo=2, routed)           1.315     5.408    design_1_i/Control_0/U0/perceptron/fpu_mul1/state[2]_i_4_n_0
    SLICE_X63Y99         LUT3 (Prop_lut3_I2_O)        0.153     5.561 r  design_1_i/Control_0/U0/perceptron/fpu_mul1/state[1]_i_3/O
                         net (fo=2, routed)           0.655     6.216    design_1_i/Control_0/U0/perceptron/fpu_mul1/state[1]_i_3_n_0
    SLICE_X61Y100        LUT6 (Prop_lut6_I4_O)        0.327     6.543 r  design_1_i/Control_0/U0/perceptron/fpu_mul1/state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.543    design_1_i/Control_0/U0/perceptron/fpu_mul1/state[0]
    SLICE_X61Y100        FDCE                                         r  design_1_i/Control_0/U0/perceptron/fpu_mul1/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.715     2.894    design_1_i/Control_0/U0/perceptron/fpu_mul1/clk
    SLICE_X61Y100        FDCE                                         r  design_1_i/Control_0/U0/perceptron/fpu_mul1/state_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/Control_0/U0/y_input_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/Control_0/U0/delta_rule_unit3/fpu_mul/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.377ns  (logic 1.200ns (18.816%)  route 5.177ns (81.184%))
  Logic Levels:           7  (FDRE=1 LUT2=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y103        FDRE                         0.000     0.000 r  design_1_i/Control_0/U0/y_input_reg[23]/C
    SLICE_X52Y103        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/Control_0/U0/y_input_reg[23]/Q
                         net (fo=4, routed)           1.919     2.375    design_1_i/Control_0/U0/delta_rule_unit3/fpu_mul/B_sgn_reg_0[23]
    SLICE_X36Y94         LUT4 (Prop_lut4_I0_O)        0.124     2.499 f  design_1_i/Control_0/U0/delta_rule_unit3/fpu_mul/state[2]_i_11__2/O
                         net (fo=1, routed)           0.452     2.951    design_1_i/Control_0/U0/delta_rule_unit3/fpu_mul/state[2]_i_11__2_n_0
    SLICE_X36Y94         LUT5 (Prop_lut5_I4_O)        0.124     3.075 f  design_1_i/Control_0/U0/delta_rule_unit3/fpu_mul/state[2]_i_7__2/O
                         net (fo=1, routed)           0.670     3.746    design_1_i/Control_0/U0/delta_rule_unit3/fpu_mul/state[2]_i_7__2_n_0
    SLICE_X36Y94         LUT4 (Prop_lut4_I2_O)        0.124     3.870 f  design_1_i/Control_0/U0/delta_rule_unit3/fpu_mul/state[2]_i_4__2/O
                         net (fo=2, routed)           1.121     4.991    design_1_i/Control_0/U0/delta_rule_unit3/fpu_mul/state[2]_i_4__2_n_0
    SLICE_X36Y90         LUT4 (Prop_lut4_I2_O)        0.124     5.115 r  design_1_i/Control_0/U0/delta_rule_unit3/fpu_mul/state[1]_i_4__0/O
                         net (fo=2, routed)           0.298     5.413    design_1_i/Control_0/U0/delta_rule_unit3/fpu_mul/state[1]_i_4__0_n_0
    SLICE_X36Y90         LUT2 (Prop_lut2_I0_O)        0.124     5.537 r  design_1_i/Control_0/U0/delta_rule_unit3/fpu_mul/state[0]_i_2__2/O
                         net (fo=1, routed)           0.717     6.253    design_1_i/Control_0/U0/delta_rule_unit3/fpu_mul/state[0]_i_2__2_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I1_O)        0.124     6.377 r  design_1_i/Control_0/U0/delta_rule_unit3/fpu_mul/state[0]_i_1__3/O
                         net (fo=1, routed)           0.000     6.377    design_1_i/Control_0/U0/delta_rule_unit3/fpu_mul/state[0]
    SLICE_X37Y90         FDCE                                         r  design_1_i/Control_0/U0/delta_rule_unit3/fpu_mul/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.477     2.656    design_1_i/Control_0/U0/delta_rule_unit3/fpu_mul/clk
    SLICE_X37Y90         FDCE                                         r  design_1_i/Control_0/U0/delta_rule_unit3/fpu_mul/state_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/Control_0/U0/x_input_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/Control_0/U0/delta_rule_unit2/fpu_mul/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.896ns  (logic 1.262ns (21.405%)  route 4.634ns (78.595%))
  Logic Levels:           7  (FDRE=1 LUT2=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y96         FDRE                         0.000     0.000 r  design_1_i/Control_0/U0/x_input_reg[17]/C
    SLICE_X38Y96         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  design_1_i/Control_0/U0/x_input_reg[17]/Q
                         net (fo=6, routed)           1.137     1.655    design_1_i/Control_0/U0/delta_rule_unit2/fpu_mul/B_sgn_reg_0[17]
    SLICE_X48Y93         LUT4 (Prop_lut4_I0_O)        0.124     1.779 f  design_1_i/Control_0/U0/delta_rule_unit2/fpu_mul/state[2]_i_12__1/O
                         net (fo=1, routed)           0.978     2.758    design_1_i/Control_0/U0/delta_rule_unit2/fpu_mul/state[2]_i_12__1_n_0
    SLICE_X47Y96         LUT5 (Prop_lut5_I4_O)        0.124     2.882 f  design_1_i/Control_0/U0/delta_rule_unit2/fpu_mul/state[2]_i_8__1/O
                         net (fo=1, routed)           0.812     3.694    design_1_i/Control_0/U0/delta_rule_unit2/fpu_mul/state[2]_i_8__1_n_0
    SLICE_X50Y96         LUT4 (Prop_lut4_I3_O)        0.124     3.818 f  design_1_i/Control_0/U0/delta_rule_unit2/fpu_mul/state[2]_i_4__1/O
                         net (fo=2, routed)           0.736     4.553    design_1_i/Control_0/U0/delta_rule_unit2/fpu_mul/state[2]_i_4__1_n_0
    SLICE_X51Y94         LUT4 (Prop_lut4_I2_O)        0.124     4.677 r  design_1_i/Control_0/U0/delta_rule_unit2/fpu_mul/state[1]_i_4/O
                         net (fo=2, routed)           0.303     4.981    design_1_i/Control_0/U0/delta_rule_unit2/fpu_mul/state[1]_i_4_n_0
    SLICE_X52Y94         LUT2 (Prop_lut2_I0_O)        0.124     5.105 r  design_1_i/Control_0/U0/delta_rule_unit2/fpu_mul/state[0]_i_2__1/O
                         net (fo=1, routed)           0.667     5.772    design_1_i/Control_0/U0/delta_rule_unit2/fpu_mul/state[0]_i_2__1_n_0
    SLICE_X52Y94         LUT6 (Prop_lut6_I1_O)        0.124     5.896 r  design_1_i/Control_0/U0/delta_rule_unit2/fpu_mul/state[0]_i_1__2/O
                         net (fo=1, routed)           0.000     5.896    design_1_i/Control_0/U0/delta_rule_unit2/fpu_mul/state[0]
    SLICE_X52Y94         FDCE                                         r  design_1_i/Control_0/U0/delta_rule_unit2/fpu_mul/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.466     2.645    design_1_i/Control_0/U0/delta_rule_unit2/fpu_mul/clk
    SLICE_X52Y94         FDCE                                         r  design_1_i/Control_0/U0/delta_rule_unit2/fpu_mul/state_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/Control_0/U0/y_input_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/Control_0/U0/perceptron/fpu_mul2/state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.777ns  (logic 1.076ns (18.625%)  route 4.701ns (81.375%))
  Logic Levels:           6  (FDRE=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y103        FDRE                         0.000     0.000 r  design_1_i/Control_0/U0/y_input_reg[23]/C
    SLICE_X52Y103        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/Control_0/U0/y_input_reg[23]/Q
                         net (fo=4, routed)           1.625     2.081    design_1_i/Control_0/U0/perceptron/fpu_mul2/B_sgn_reg_0[23]
    SLICE_X39Y96         LUT4 (Prop_lut4_I2_O)        0.124     2.205 r  design_1_i/Control_0/U0/perceptron/fpu_mul2/state[2]_i_12__0/O
                         net (fo=1, routed)           0.665     2.870    design_1_i/Control_0/U0/perceptron/fpu_mul2/state[2]_i_12__0_n_0
    SLICE_X39Y96         LUT5 (Prop_lut5_I4_O)        0.124     2.994 r  design_1_i/Control_0/U0/perceptron/fpu_mul2/state[2]_i_8__0/O
                         net (fo=1, routed)           0.433     3.427    design_1_i/Control_0/U0/perceptron/fpu_mul2/state[2]_i_8__0_n_0
    SLICE_X39Y96         LUT4 (Prop_lut4_I3_O)        0.124     3.551 r  design_1_i/Control_0/U0/perceptron/fpu_mul2/state[2]_i_4__0/O
                         net (fo=2, routed)           1.336     4.888    design_1_i/Control_0/U0/perceptron/fpu_mul2/state[2]_i_4__0_n_0
    SLICE_X51Y102        LUT6 (Prop_lut6_I1_O)        0.124     5.012 r  design_1_i/Control_0/U0/perceptron/fpu_mul2/state[2]_i_2__0/O
                         net (fo=1, routed)           0.642     5.653    design_1_i/Control_0/U0/perceptron/fpu_mul2/state[2]_i_2__0_n_0
    SLICE_X50Y102        LUT6 (Prop_lut6_I0_O)        0.124     5.777 r  design_1_i/Control_0/U0/perceptron/fpu_mul2/state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     5.777    design_1_i/Control_0/U0/perceptron/fpu_mul2/state[2]
    SLICE_X50Y102        FDCE                                         r  design_1_i/Control_0/U0/perceptron/fpu_mul2/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.641     2.820    design_1_i/Control_0/U0/perceptron/fpu_mul2/clk
    SLICE_X50Y102        FDCE                                         r  design_1_i/Control_0/U0/perceptron/fpu_mul2/state_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/Control_0/U0/x_input_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/Control_0/U0/delta_rule_unit2/fpu_mul/state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.753ns  (logic 1.138ns (19.781%)  route 4.615ns (80.219%))
  Logic Levels:           6  (FDRE=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y96         FDRE                         0.000     0.000 r  design_1_i/Control_0/U0/x_input_reg[17]/C
    SLICE_X38Y96         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/Control_0/U0/x_input_reg[17]/Q
                         net (fo=6, routed)           1.137     1.655    design_1_i/Control_0/U0/delta_rule_unit2/fpu_mul/B_sgn_reg_0[17]
    SLICE_X48Y93         LUT4 (Prop_lut4_I0_O)        0.124     1.779 r  design_1_i/Control_0/U0/delta_rule_unit2/fpu_mul/state[2]_i_12__1/O
                         net (fo=1, routed)           0.978     2.758    design_1_i/Control_0/U0/delta_rule_unit2/fpu_mul/state[2]_i_12__1_n_0
    SLICE_X47Y96         LUT5 (Prop_lut5_I4_O)        0.124     2.882 r  design_1_i/Control_0/U0/delta_rule_unit2/fpu_mul/state[2]_i_8__1/O
                         net (fo=1, routed)           0.812     3.694    design_1_i/Control_0/U0/delta_rule_unit2/fpu_mul/state[2]_i_8__1_n_0
    SLICE_X50Y96         LUT4 (Prop_lut4_I3_O)        0.124     3.818 r  design_1_i/Control_0/U0/delta_rule_unit2/fpu_mul/state[2]_i_4__1/O
                         net (fo=2, routed)           1.021     4.838    design_1_i/Control_0/U0/delta_rule_unit2/fpu_mul/state[2]_i_4__1_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I3_O)        0.124     4.962 r  design_1_i/Control_0/U0/delta_rule_unit2/fpu_mul/state[2]_i_3__1/O
                         net (fo=1, routed)           0.667     5.629    design_1_i/Control_0/U0/delta_rule_unit2/fpu_mul/state[2]_i_3__1_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I5_O)        0.124     5.753 r  design_1_i/Control_0/U0/delta_rule_unit2/fpu_mul/state[2]_i_1__2/O
                         net (fo=1, routed)           0.000     5.753    design_1_i/Control_0/U0/delta_rule_unit2/fpu_mul/state[2]
    SLICE_X52Y95         FDCE                                         r  design_1_i/Control_0/U0/delta_rule_unit2/fpu_mul/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.466     2.645    design_1_i/Control_0/U0/delta_rule_unit2/fpu_mul/clk
    SLICE_X52Y95         FDCE                                         r  design_1_i/Control_0/U0/delta_rule_unit2/fpu_mul/state_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/Control_0/U0/y_input_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/Control_0/U0/delta_rule_unit3/fpu_mul/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.744ns  (logic 1.076ns (18.734%)  route 4.668ns (81.266%))
  Logic Levels:           6  (FDRE=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y103        FDRE                         0.000     0.000 r  design_1_i/Control_0/U0/y_input_reg[23]/C
    SLICE_X52Y103        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/Control_0/U0/y_input_reg[23]/Q
                         net (fo=4, routed)           1.919     2.375    design_1_i/Control_0/U0/delta_rule_unit3/fpu_mul/B_sgn_reg_0[23]
    SLICE_X36Y94         LUT4 (Prop_lut4_I0_O)        0.124     2.499 f  design_1_i/Control_0/U0/delta_rule_unit3/fpu_mul/state[2]_i_11__2/O
                         net (fo=1, routed)           0.452     2.951    design_1_i/Control_0/U0/delta_rule_unit3/fpu_mul/state[2]_i_11__2_n_0
    SLICE_X36Y94         LUT5 (Prop_lut5_I4_O)        0.124     3.075 f  design_1_i/Control_0/U0/delta_rule_unit3/fpu_mul/state[2]_i_7__2/O
                         net (fo=1, routed)           0.670     3.746    design_1_i/Control_0/U0/delta_rule_unit3/fpu_mul/state[2]_i_7__2_n_0
    SLICE_X36Y94         LUT4 (Prop_lut4_I2_O)        0.124     3.870 f  design_1_i/Control_0/U0/delta_rule_unit3/fpu_mul/state[2]_i_4__2/O
                         net (fo=2, routed)           1.121     4.991    design_1_i/Control_0/U0/delta_rule_unit3/fpu_mul/state[2]_i_4__2_n_0
    SLICE_X36Y90         LUT4 (Prop_lut4_I2_O)        0.124     5.115 r  design_1_i/Control_0/U0/delta_rule_unit3/fpu_mul/state[1]_i_4__0/O
                         net (fo=2, routed)           0.505     5.620    design_1_i/Control_0/U0/delta_rule_unit3/fpu_mul/state[1]_i_4__0_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I5_O)        0.124     5.744 r  design_1_i/Control_0/U0/delta_rule_unit3/fpu_mul/state[1]_i_1__3/O
                         net (fo=1, routed)           0.000     5.744    design_1_i/Control_0/U0/delta_rule_unit3/fpu_mul/state[1]
    SLICE_X37Y90         FDCE                                         r  design_1_i/Control_0/U0/delta_rule_unit3/fpu_mul/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.477     2.656    design_1_i/Control_0/U0/delta_rule_unit3/fpu_mul/clk
    SLICE_X37Y90         FDCE                                         r  design_1_i/Control_0/U0/delta_rule_unit3/fpu_mul/state_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/Control_0/U0/y_input_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/Control_0/U0/perceptron/fpu_mul2/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.685ns  (logic 1.304ns (22.936%)  route 4.381ns (77.064%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y103        FDRE                         0.000     0.000 r  design_1_i/Control_0/U0/y_input_reg[23]/C
    SLICE_X52Y103        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/Control_0/U0/y_input_reg[23]/Q
                         net (fo=4, routed)           1.625     2.081    design_1_i/Control_0/U0/perceptron/fpu_mul2/B_sgn_reg_0[23]
    SLICE_X39Y96         LUT4 (Prop_lut4_I2_O)        0.124     2.205 f  design_1_i/Control_0/U0/perceptron/fpu_mul2/state[2]_i_12__0/O
                         net (fo=1, routed)           0.665     2.870    design_1_i/Control_0/U0/perceptron/fpu_mul2/state[2]_i_12__0_n_0
    SLICE_X39Y96         LUT5 (Prop_lut5_I4_O)        0.124     2.994 f  design_1_i/Control_0/U0/perceptron/fpu_mul2/state[2]_i_8__0/O
                         net (fo=1, routed)           0.433     3.427    design_1_i/Control_0/U0/perceptron/fpu_mul2/state[2]_i_8__0_n_0
    SLICE_X39Y96         LUT4 (Prop_lut4_I3_O)        0.124     3.551 f  design_1_i/Control_0/U0/perceptron/fpu_mul2/state[2]_i_4__0/O
                         net (fo=2, routed)           1.050     4.602    design_1_i/Control_0/U0/perceptron/fpu_mul2/state[2]_i_4__0_n_0
    SLICE_X50Y101        LUT3 (Prop_lut3_I2_O)        0.148     4.750 r  design_1_i/Control_0/U0/perceptron/fpu_mul2/state[1]_i_3__0/O
                         net (fo=2, routed)           0.608     5.357    design_1_i/Control_0/U0/perceptron/fpu_mul2/state[1]_i_3__0_n_0
    SLICE_X50Y102        LUT2 (Prop_lut2_I1_O)        0.328     5.685 r  design_1_i/Control_0/U0/perceptron/fpu_mul2/state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     5.685    design_1_i/Control_0/U0/perceptron/fpu_mul2/state[1]
    SLICE_X50Y102        FDCE                                         r  design_1_i/Control_0/U0/perceptron/fpu_mul2/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.641     2.820    design_1_i/Control_0/U0/perceptron/fpu_mul2/clk
    SLICE_X50Y102        FDCE                                         r  design_1_i/Control_0/U0/perceptron/fpu_mul2/state_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/Control_0/U0/x_input_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/Control_0/U0/perceptron/fpu_mul1/state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.517ns  (logic 1.076ns (19.505%)  route 4.441ns (80.495%))
  Logic Levels:           6  (FDRE=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDRE                         0.000     0.000 r  design_1_i/Control_0/U0/x_input_reg[23]/C
    SLICE_X53Y101        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/Control_0/U0/x_input_reg[23]/Q
                         net (fo=4, routed)           1.664     2.120    design_1_i/Control_0/U0/perceptron/fpu_mul1/B_sgn_reg_0[23]
    SLICE_X47Y96         LUT4 (Prop_lut4_I2_O)        0.124     2.244 r  design_1_i/Control_0/U0/perceptron/fpu_mul1/state[2]_i_12/O
                         net (fo=1, routed)           0.797     3.041    design_1_i/Control_0/U0/perceptron/fpu_mul1/state[2]_i_12_n_0
    SLICE_X47Y97         LUT5 (Prop_lut5_I4_O)        0.124     3.165 r  design_1_i/Control_0/U0/perceptron/fpu_mul1/state[2]_i_8/O
                         net (fo=1, routed)           0.803     3.968    design_1_i/Control_0/U0/perceptron/fpu_mul1/state[2]_i_8_n_0
    SLICE_X49Y97         LUT4 (Prop_lut4_I3_O)        0.124     4.092 r  design_1_i/Control_0/U0/perceptron/fpu_mul1/state[2]_i_4/O
                         net (fo=2, routed)           0.773     4.866    design_1_i/Control_0/U0/perceptron/fpu_mul1/state[2]_i_4_n_0
    SLICE_X60Y101        LUT6 (Prop_lut6_I1_O)        0.124     4.990 r  design_1_i/Control_0/U0/perceptron/fpu_mul1/state[2]_i_2/O
                         net (fo=1, routed)           0.403     5.393    design_1_i/Control_0/U0/perceptron/fpu_mul1/state[2]_i_2_n_0
    SLICE_X61Y101        LUT6 (Prop_lut6_I0_O)        0.124     5.517 r  design_1_i/Control_0/U0/perceptron/fpu_mul1/state[2]_i_1/O
                         net (fo=1, routed)           0.000     5.517    design_1_i/Control_0/U0/perceptron/fpu_mul1/state[2]
    SLICE_X61Y101        FDCE                                         r  design_1_i/Control_0/U0/perceptron/fpu_mul1/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.715     2.894    design_1_i/Control_0/U0/perceptron/fpu_mul1/clk
    SLICE_X61Y101        FDCE                                         r  design_1_i/Control_0/U0/perceptron/fpu_mul1/state_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/Control_0/U0/y_input_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/Control_0/U0/perceptron/fpu_mul2/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.258ns  (logic 1.304ns (24.799%)  route 3.954ns (75.201%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y103        FDRE                         0.000     0.000 r  design_1_i/Control_0/U0/y_input_reg[23]/C
    SLICE_X52Y103        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/Control_0/U0/y_input_reg[23]/Q
                         net (fo=4, routed)           1.625     2.081    design_1_i/Control_0/U0/perceptron/fpu_mul2/B_sgn_reg_0[23]
    SLICE_X39Y96         LUT4 (Prop_lut4_I2_O)        0.124     2.205 f  design_1_i/Control_0/U0/perceptron/fpu_mul2/state[2]_i_12__0/O
                         net (fo=1, routed)           0.665     2.870    design_1_i/Control_0/U0/perceptron/fpu_mul2/state[2]_i_12__0_n_0
    SLICE_X39Y96         LUT5 (Prop_lut5_I4_O)        0.124     2.994 f  design_1_i/Control_0/U0/perceptron/fpu_mul2/state[2]_i_8__0/O
                         net (fo=1, routed)           0.433     3.427    design_1_i/Control_0/U0/perceptron/fpu_mul2/state[2]_i_8__0_n_0
    SLICE_X39Y96         LUT4 (Prop_lut4_I3_O)        0.124     3.551 f  design_1_i/Control_0/U0/perceptron/fpu_mul2/state[2]_i_4__0/O
                         net (fo=2, routed)           1.050     4.602    design_1_i/Control_0/U0/perceptron/fpu_mul2/state[2]_i_4__0_n_0
    SLICE_X50Y101        LUT3 (Prop_lut3_I2_O)        0.148     4.750 r  design_1_i/Control_0/U0/perceptron/fpu_mul2/state[1]_i_3__0/O
                         net (fo=2, routed)           0.181     4.930    design_1_i/Control_0/U0/perceptron/fpu_mul2/state[1]_i_3__0_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I4_O)        0.328     5.258 r  design_1_i/Control_0/U0/perceptron/fpu_mul2/state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     5.258    design_1_i/Control_0/U0/perceptron/fpu_mul2/state[0]
    SLICE_X50Y101        FDCE                                         r  design_1_i/Control_0/U0/perceptron/fpu_mul2/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.641     2.820    design_1_i/Control_0/U0/perceptron/fpu_mul2/clk
    SLICE_X50Y101        FDCE                                         r  design_1_i/Control_0/U0/perceptron/fpu_mul2/state_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/multOp/ACOUT[0]
                            (internal pin)
  Destination:            design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/M_full_reg_reg/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/multOp/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/multOp_n_53
    DSP48_X2Y31          DSP48E1                                      r  design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/M_full_reg_reg/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.728     3.022    design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/clk
    DSP48_X2Y31          DSP48E1                                      r  design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/M_full_reg_reg/CLK

Slack:                    inf
  Source:                 design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/multOp/ACOUT[10]
                            (internal pin)
  Destination:            design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/M_full_reg_reg/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/multOp/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/multOp_n_43
    DSP48_X2Y31          DSP48E1                                      r  design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/M_full_reg_reg/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.728     3.022    design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/clk
    DSP48_X2Y31          DSP48E1                                      r  design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/M_full_reg_reg/CLK

Slack:                    inf
  Source:                 design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/multOp/ACOUT[11]
                            (internal pin)
  Destination:            design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/M_full_reg_reg/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/multOp/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/multOp_n_42
    DSP48_X2Y31          DSP48E1                                      r  design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/M_full_reg_reg/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.728     3.022    design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/clk
    DSP48_X2Y31          DSP48E1                                      r  design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/M_full_reg_reg/CLK

Slack:                    inf
  Source:                 design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/multOp/ACOUT[12]
                            (internal pin)
  Destination:            design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/M_full_reg_reg/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/multOp/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/multOp_n_41
    DSP48_X2Y31          DSP48E1                                      r  design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/M_full_reg_reg/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.728     3.022    design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/clk
    DSP48_X2Y31          DSP48E1                                      r  design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/M_full_reg_reg/CLK

Slack:                    inf
  Source:                 design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/multOp/ACOUT[13]
                            (internal pin)
  Destination:            design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/M_full_reg_reg/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/multOp/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/multOp_n_40
    DSP48_X2Y31          DSP48E1                                      r  design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/M_full_reg_reg/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.728     3.022    design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/clk
    DSP48_X2Y31          DSP48E1                                      r  design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/M_full_reg_reg/CLK

Slack:                    inf
  Source:                 design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/multOp/ACOUT[14]
                            (internal pin)
  Destination:            design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/M_full_reg_reg/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/multOp/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/multOp_n_39
    DSP48_X2Y31          DSP48E1                                      r  design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/M_full_reg_reg/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.728     3.022    design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/clk
    DSP48_X2Y31          DSP48E1                                      r  design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/M_full_reg_reg/CLK

Slack:                    inf
  Source:                 design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/multOp/ACOUT[15]
                            (internal pin)
  Destination:            design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/M_full_reg_reg/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/multOp/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/multOp_n_38
    DSP48_X2Y31          DSP48E1                                      r  design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/M_full_reg_reg/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.728     3.022    design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/clk
    DSP48_X2Y31          DSP48E1                                      r  design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/M_full_reg_reg/CLK

Slack:                    inf
  Source:                 design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/multOp/ACOUT[16]
                            (internal pin)
  Destination:            design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/M_full_reg_reg/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/multOp/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/multOp_n_37
    DSP48_X2Y31          DSP48E1                                      r  design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/M_full_reg_reg/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.728     3.022    design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/clk
    DSP48_X2Y31          DSP48E1                                      r  design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/M_full_reg_reg/CLK

Slack:                    inf
  Source:                 design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/multOp/ACOUT[17]
                            (internal pin)
  Destination:            design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/M_full_reg_reg/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/multOp/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/multOp_n_36
    DSP48_X2Y31          DSP48E1                                      r  design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/M_full_reg_reg/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.728     3.022    design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/clk
    DSP48_X2Y31          DSP48E1                                      r  design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/M_full_reg_reg/CLK

Slack:                    inf
  Source:                 design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/multOp/ACOUT[18]
                            (internal pin)
  Destination:            design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/M_full_reg_reg/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/multOp/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/multOp_n_35
    DSP48_X2Y31          DSP48E1                                      r  design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/M_full_reg_reg/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4121, routed)        1.728     3.022    design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/clk
    DSP48_X2Y31          DSP48E1                                      r  design_1_i/Control_0/U0/delta_rule_unit1/fpu_mul/M_full_reg_reg/CLK





