<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: %3 Pages: 1 -->
<svg width="447pt" height="257pt"
 viewBox="0.00 0.00 447.00 257.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 253)">
<title>%3</title>
<g id="a_graph0"><a xlink:title="uTop/exampleArchitecture2.yaml + depth 4">
<polygon fill="snow" stroke="transparent" points="-4,4 -4,-253 443,-253 443,4 -4,4"/>
</a>
</g>
<g id="clust1" class="cluster">
<title>cluster_uTop/exampleArchitecture2.yaml.uSomeRapper/exampleArchitecture2.yaml</title>
<g id="a_clust1"><a xlink:title="A level of wrapper">
<polygon fill="snow" stroke="black" points="8,-8 8,-205 431,-205 431,-8 8,-8"/>
<text text-anchor="middle" x="219.5" y="-189.8" font-family="Times,serif" font-size="14.00">someRapper</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_uTop/exampleArchitecture2.yaml.uSomeRapper/exampleArchitecture2.yaml.uBlockB/exampleArchitecture2.yaml</title>
<g id="a_clust2"><a xlink:title="The block named B">
<polygon fill="#8470ff" stroke="#8470ff" points="16,-16 16,-130 423,-130 423,-16 16,-16"/>
<text text-anchor="middle" x="219.5" y="-114.8" font-family="Times,serif" font-size="14.00">blockB</text>
</a>
</g>
</g>
<g id="clust3" class="cluster">
<title>cluster_uTop/exampleArchitecture2.yaml.uSomeRapper/exampleArchitecture2.yaml.uBlockB/exampleArchitecture2.yaml.uBlockA/exampleArchitecture2.yaml</title>
<g id="a_clust3"><a xlink:title="The block named A">
<polygon fill="snow" stroke="black" points="217,-24 217,-99 415,-99 415,-24 217,-24"/>
<text text-anchor="middle" x="316" y="-83.8" font-family="Times,serif" font-size="14.00">blockA</text>
</a>
</g>
</g>
<!-- uTop/exampleArchitecture2.yaml.uCPU/exampleArchitecture2.yaml -->
<g id="node1" class="node">
<title>uTop/exampleArchitecture2.yaml.uCPU/exampleArchitecture2.yaml</title>
<g id="a_node1"><a xlink:title="A RISC&#45;V CPU">
<polygon fill="pink" stroke="black" points="145,-249 91,-249 91,-213 145,-213 145,-249"/>
<text text-anchor="middle" x="118" y="-227.3" font-family="Times,serif" font-size="14.00">cpu</text>
</a>
</g>
</g>
<!-- uTop/exampleArchitecture2.yaml.uSomeRapper/exampleArchitecture2.yaml.uAPBDecode/exampleArchitecture2.yaml -->
<g id="node3" class="node">
<title>uTop/exampleArchitecture2.yaml.uSomeRapper/exampleArchitecture2.yaml.uAPBDecode/exampleArchitecture2.yaml</title>
<g id="a_node3"><a xlink:title="The block to decode apb addresses">
<polygon fill="pink" stroke="black" points="165.5,-174 70.5,-174 70.5,-138 165.5,-138 165.5,-174"/>
<text text-anchor="middle" x="118" y="-152.3" font-family="Times,serif" font-size="14.00">apbDecode</text>
</a>
</g>
</g>
<!-- uTop/exampleArchitecture2.yaml.uCPU/exampleArchitecture2.yaml&#45;&gt;uTop/exampleArchitecture2.yaml.uSomeRapper/exampleArchitecture2.yaml.uAPBDecode/exampleArchitecture2.yaml -->
<g id="edge1" class="edge">
<title>uTop/exampleArchitecture2.yaml.uCPU/exampleArchitecture2.yaml&#45;&gt;uTop/exampleArchitecture2.yaml.uSomeRapper/exampleArchitecture2.yaml.uAPBDecode/exampleArchitecture2.yaml</title>
<g id="a_edge1"><a xlink:title="apbIf(apbAddrSt, apbDataSt) CPU access to SoC registers in the design">
<path fill="none" stroke="black" d="M118,-212.7C118,-204.25 118,-193.87 118,-184.37"/>
<polygon fill="black" stroke="black" points="121.5,-184.18 118,-174.18 114.5,-184.18 121.5,-184.18"/>
</a>
</g>
</g>
<!-- uTop/exampleArchitecture2.yaml.uSomeRapper/exampleArchitecture2.yaml -->
<!-- uTop/exampleArchitecture2.yaml.uSomeRapper/exampleArchitecture2.yaml.uBlockB/exampleArchitecture2.yaml.uBlockA/exampleArchitecture2.yaml.uBlockARegs/exampleArchitecture2.yaml -->
<g id="node6" class="node">
<title>uTop/exampleArchitecture2.yaml.uSomeRapper/exampleArchitecture2.yaml.uBlockB/exampleArchitecture2.yaml.uBlockA/exampleArchitecture2.yaml.uBlockARegs/exampleArchitecture2.yaml</title>
<g id="a_node6"><a xlink:title="The register block inside block A">
<polygon fill="grey" stroke="black" points="324.5,-68 225.5,-68 225.5,-32 324.5,-32 324.5,-68"/>
<text text-anchor="middle" x="275" y="-46.3" font-family="Times,serif" font-size="14.00">blockARegs</text>
</a>
</g>
</g>
<!-- uTop/exampleArchitecture2.yaml.uSomeRapper/exampleArchitecture2.yaml.uAPBDecode/exampleArchitecture2.yaml&#45;&gt;uTop/exampleArchitecture2.yaml.uSomeRapper/exampleArchitecture2.yaml.uBlockB/exampleArchitecture2.yaml.uBlockA/exampleArchitecture2.yaml.uBlockARegs/exampleArchitecture2.yaml -->
<g id="edge2" class="edge">
<title>uTop/exampleArchitecture2.yaml.uSomeRapper/exampleArchitecture2.yaml.uAPBDecode/exampleArchitecture2.yaml&#45;&gt;uTop/exampleArchitecture2.yaml.uSomeRapper/exampleArchitecture2.yaml.uBlockB/exampleArchitecture2.yaml.uBlockA/exampleArchitecture2.yaml.uBlockARegs/exampleArchitecture2.yaml</title>
<g id="a_edge2"><a xlink:title="apbIf(apbAddrSt, apbDataSt) CPU access to SoC registers in the design">
<path fill="none" stroke="black" d="M165.58,-151.08C184.46,-147.69 205.54,-141.45 222,-130 240.76,-116.95 254.72,-94.92 263.6,-77.44"/>
<polygon fill="black" stroke="black" points="266.82,-78.81 268,-68.28 260.51,-75.78 266.82,-78.81"/>
</a>
</g>
</g>
<!-- uTop/exampleArchitecture2.yaml.uSomeRapper/exampleArchitecture2.yaml.uBlockB/exampleArchitecture2.yaml.uBlockBRegs/exampleArchitecture2.yaml -->
<g id="node7" class="node">
<title>uTop/exampleArchitecture2.yaml.uSomeRapper/exampleArchitecture2.yaml.uBlockB/exampleArchitecture2.yaml.uBlockBRegs/exampleArchitecture2.yaml</title>
<g id="a_node7"><a xlink:title="The register block inside block B">
<polygon fill="grey" stroke="black" points="124,-68 24,-68 24,-32 124,-32 124,-68"/>
<text text-anchor="middle" x="74" y="-46.3" font-family="Times,serif" font-size="14.00">blockBRegs</text>
</a>
</g>
</g>
<!-- uTop/exampleArchitecture2.yaml.uSomeRapper/exampleArchitecture2.yaml.uAPBDecode/exampleArchitecture2.yaml&#45;&gt;uTop/exampleArchitecture2.yaml.uSomeRapper/exampleArchitecture2.yaml.uBlockB/exampleArchitecture2.yaml.uBlockBRegs/exampleArchitecture2.yaml -->
<g id="edge3" class="edge">
<title>uTop/exampleArchitecture2.yaml.uSomeRapper/exampleArchitecture2.yaml.uAPBDecode/exampleArchitecture2.yaml&#45;&gt;uTop/exampleArchitecture2.yaml.uSomeRapper/exampleArchitecture2.yaml.uBlockB/exampleArchitecture2.yaml.uBlockBRegs/exampleArchitecture2.yaml</title>
<g id="a_edge3"><a xlink:title="apbIf(apbAddrSt, apbDataSt) CPU access to SoC registers in the design">
<path fill="none" stroke="black" d="M110.73,-137.83C103.79,-121.42 93.23,-96.45 85.21,-77.49"/>
<polygon fill="black" stroke="black" points="88.4,-76.04 81.28,-68.2 81.95,-78.77 88.4,-76.04"/>
</a>
</g>
</g>
<!-- uTop/exampleArchitecture2.yaml.uSomeRapper/exampleArchitecture2.yaml.uBlockB/exampleArchitecture2.yaml -->
<!-- uTop/exampleArchitecture2.yaml.uSomeRapper/exampleArchitecture2.yaml.uBlockB/exampleArchitecture2.yaml.uBlockA/exampleArchitecture2.yaml -->
</g>
</svg>
