
Light-Array-9.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003198  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  08003258  08003258  00004258  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080032ec  080032ec  0000500c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080032ec  080032ec  0000500c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080032ec  080032ec  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080032ec  080032ec  000042ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080032f0  080032f0  000042f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080032f4  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000012c  2000000c  08003300  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000138  08003300  00005138  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b2a4  00000000  00000000  00005034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c7d  00000000  00000000  000102d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c78  00000000  00000000  00011f58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009a9  00000000  00000000  00012bd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001374b  00000000  00000000  00013579  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000dc07  00000000  00000000  00026cc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007ef8f  00000000  00000000  000348cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b385a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002d38  00000000  00000000  000b38a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  000b65d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003240 	.word	0x08003240

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08003240 	.word	0x08003240

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000224:	f000 fb82 	bl	800092c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000228:	f000 f80a 	bl	8000240 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022c:	f000 f9a8 	bl	8000580 <MX_GPIO_Init>
  MX_DMA_Init();
 8000230:	f000 f988 	bl	8000544 <MX_DMA_Init>
  MX_TIM1_Init();
 8000234:	f000 f8ba 	bl	80003ac <MX_TIM1_Init>
  MX_ADC1_Init();
 8000238:	f000 f850 	bl	80002dc <MX_ADC1_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800023c:	46c0      	nop			@ (mov r8, r8)
 800023e:	e7fd      	b.n	800023c <main+0x1c>

08000240 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000240:	b590      	push	{r4, r7, lr}
 8000242:	b08d      	sub	sp, #52	@ 0x34
 8000244:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000246:	2414      	movs	r4, #20
 8000248:	193b      	adds	r3, r7, r4
 800024a:	0018      	movs	r0, r3
 800024c:	231c      	movs	r3, #28
 800024e:	001a      	movs	r2, r3
 8000250:	2100      	movs	r1, #0
 8000252:	f002 ffc9 	bl	80031e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000256:	003b      	movs	r3, r7
 8000258:	0018      	movs	r0, r3
 800025a:	2314      	movs	r3, #20
 800025c:	001a      	movs	r2, r3
 800025e:	2100      	movs	r1, #0
 8000260:	f002 ffc2 	bl	80031e8 <memset>

  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 8000264:	4b1c      	ldr	r3, [pc, #112]	@ (80002d8 <SystemClock_Config+0x98>)
 8000266:	681b      	ldr	r3, [r3, #0]
 8000268:	2207      	movs	r2, #7
 800026a:	4393      	bics	r3, r2
 800026c:	001a      	movs	r2, r3
 800026e:	4b1a      	ldr	r3, [pc, #104]	@ (80002d8 <SystemClock_Config+0x98>)
 8000270:	2101      	movs	r1, #1
 8000272:	430a      	orrs	r2, r1
 8000274:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000276:	193b      	adds	r3, r7, r4
 8000278:	2202      	movs	r2, #2
 800027a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800027c:	193b      	adds	r3, r7, r4
 800027e:	2280      	movs	r2, #128	@ 0x80
 8000280:	0052      	lsls	r2, r2, #1
 8000282:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000284:	193b      	adds	r3, r7, r4
 8000286:	2200      	movs	r2, #0
 8000288:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800028a:	193b      	adds	r3, r7, r4
 800028c:	2240      	movs	r2, #64	@ 0x40
 800028e:	615a      	str	r2, [r3, #20]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000290:	193b      	adds	r3, r7, r4
 8000292:	0018      	movs	r0, r3
 8000294:	f001 fc60 	bl	8001b58 <HAL_RCC_OscConfig>
 8000298:	1e03      	subs	r3, r0, #0
 800029a:	d001      	beq.n	80002a0 <SystemClock_Config+0x60>
  {
    Error_Handler();
 800029c:	f000 f9b4 	bl	8000608 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002a0:	003b      	movs	r3, r7
 80002a2:	2207      	movs	r2, #7
 80002a4:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80002a6:	003b      	movs	r3, r7
 80002a8:	2200      	movs	r2, #0
 80002aa:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80002ac:	003b      	movs	r3, r7
 80002ae:	2200      	movs	r2, #0
 80002b0:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80002b2:	003b      	movs	r3, r7
 80002b4:	2200      	movs	r2, #0
 80002b6:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80002b8:	003b      	movs	r3, r7
 80002ba:	2200      	movs	r2, #0
 80002bc:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80002be:	003b      	movs	r3, r7
 80002c0:	2101      	movs	r1, #1
 80002c2:	0018      	movs	r0, r3
 80002c4:	f001 fe2c 	bl	8001f20 <HAL_RCC_ClockConfig>
 80002c8:	1e03      	subs	r3, r0, #0
 80002ca:	d001      	beq.n	80002d0 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80002cc:	f000 f99c 	bl	8000608 <Error_Handler>
  }
}
 80002d0:	46c0      	nop			@ (mov r8, r8)
 80002d2:	46bd      	mov	sp, r7
 80002d4:	b00d      	add	sp, #52	@ 0x34
 80002d6:	bd90      	pop	{r4, r7, pc}
 80002d8:	40022000 	.word	0x40022000

080002dc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80002dc:	b580      	push	{r7, lr}
 80002de:	b084      	sub	sp, #16
 80002e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80002e2:	1d3b      	adds	r3, r7, #4
 80002e4:	0018      	movs	r0, r3
 80002e6:	230c      	movs	r3, #12
 80002e8:	001a      	movs	r2, r3
 80002ea:	2100      	movs	r1, #0
 80002ec:	f002 ff7c 	bl	80031e8 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80002f0:	4b2b      	ldr	r3, [pc, #172]	@ (80003a0 <MX_ADC1_Init+0xc4>)
 80002f2:	4a2c      	ldr	r2, [pc, #176]	@ (80003a4 <MX_ADC1_Init+0xc8>)
 80002f4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80002f6:	4b2a      	ldr	r3, [pc, #168]	@ (80003a0 <MX_ADC1_Init+0xc4>)
 80002f8:	2280      	movs	r2, #128	@ 0x80
 80002fa:	05d2      	lsls	r2, r2, #23
 80002fc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80002fe:	4b28      	ldr	r3, [pc, #160]	@ (80003a0 <MX_ADC1_Init+0xc4>)
 8000300:	2200      	movs	r2, #0
 8000302:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000304:	4b26      	ldr	r3, [pc, #152]	@ (80003a0 <MX_ADC1_Init+0xc4>)
 8000306:	2200      	movs	r2, #0
 8000308:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_SEQ_FIXED;
 800030a:	4b25      	ldr	r3, [pc, #148]	@ (80003a0 <MX_ADC1_Init+0xc4>)
 800030c:	2280      	movs	r2, #128	@ 0x80
 800030e:	0612      	lsls	r2, r2, #24
 8000310:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000312:	4b23      	ldr	r3, [pc, #140]	@ (80003a0 <MX_ADC1_Init+0xc4>)
 8000314:	2204      	movs	r2, #4
 8000316:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000318:	4b21      	ldr	r3, [pc, #132]	@ (80003a0 <MX_ADC1_Init+0xc4>)
 800031a:	2200      	movs	r2, #0
 800031c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 800031e:	4b20      	ldr	r3, [pc, #128]	@ (80003a0 <MX_ADC1_Init+0xc4>)
 8000320:	2200      	movs	r2, #0
 8000322:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000324:	4b1e      	ldr	r3, [pc, #120]	@ (80003a0 <MX_ADC1_Init+0xc4>)
 8000326:	2200      	movs	r2, #0
 8000328:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 800032a:	4b1d      	ldr	r3, [pc, #116]	@ (80003a0 <MX_ADC1_Init+0xc4>)
 800032c:	2201      	movs	r2, #1
 800032e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000330:	4b1b      	ldr	r3, [pc, #108]	@ (80003a0 <MX_ADC1_Init+0xc4>)
 8000332:	2220      	movs	r2, #32
 8000334:	2100      	movs	r1, #0
 8000336:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000338:	4b19      	ldr	r3, [pc, #100]	@ (80003a0 <MX_ADC1_Init+0xc4>)
 800033a:	2200      	movs	r2, #0
 800033c:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800033e:	4b18      	ldr	r3, [pc, #96]	@ (80003a0 <MX_ADC1_Init+0xc4>)
 8000340:	2200      	movs	r2, #0
 8000342:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000344:	4b16      	ldr	r3, [pc, #88]	@ (80003a0 <MX_ADC1_Init+0xc4>)
 8000346:	222c      	movs	r2, #44	@ 0x2c
 8000348:	2100      	movs	r1, #0
 800034a:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800034c:	4b14      	ldr	r3, [pc, #80]	@ (80003a0 <MX_ADC1_Init+0xc4>)
 800034e:	2200      	movs	r2, #0
 8000350:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 8000352:	4b13      	ldr	r3, [pc, #76]	@ (80003a0 <MX_ADC1_Init+0xc4>)
 8000354:	2200      	movs	r2, #0
 8000356:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000358:	4b11      	ldr	r3, [pc, #68]	@ (80003a0 <MX_ADC1_Init+0xc4>)
 800035a:	223c      	movs	r2, #60	@ 0x3c
 800035c:	2100      	movs	r1, #0
 800035e:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8000360:	4b0f      	ldr	r3, [pc, #60]	@ (80003a0 <MX_ADC1_Init+0xc4>)
 8000362:	2200      	movs	r2, #0
 8000364:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000366:	4b0e      	ldr	r3, [pc, #56]	@ (80003a0 <MX_ADC1_Init+0xc4>)
 8000368:	0018      	movs	r0, r3
 800036a:	f000 fc67 	bl	8000c3c <HAL_ADC_Init>
 800036e:	1e03      	subs	r3, r0, #0
 8000370:	d001      	beq.n	8000376 <MX_ADC1_Init+0x9a>
  {
    Error_Handler();
 8000372:	f000 f949 	bl	8000608 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000376:	1d3b      	adds	r3, r7, #4
 8000378:	4a0b      	ldr	r2, [pc, #44]	@ (80003a8 <MX_ADC1_Init+0xcc>)
 800037a:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 800037c:	1d3b      	adds	r3, r7, #4
 800037e:	2201      	movs	r2, #1
 8000380:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000382:	1d3a      	adds	r2, r7, #4
 8000384:	4b06      	ldr	r3, [pc, #24]	@ (80003a0 <MX_ADC1_Init+0xc4>)
 8000386:	0011      	movs	r1, r2
 8000388:	0018      	movs	r0, r3
 800038a:	f000 fdfd 	bl	8000f88 <HAL_ADC_ConfigChannel>
 800038e:	1e03      	subs	r3, r0, #0
 8000390:	d001      	beq.n	8000396 <MX_ADC1_Init+0xba>
  {
    Error_Handler();
 8000392:	f000 f939 	bl	8000608 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000396:	46c0      	nop			@ (mov r8, r8)
 8000398:	46bd      	mov	sp, r7
 800039a:	b004      	add	sp, #16
 800039c:	bd80      	pop	{r7, pc}
 800039e:	46c0      	nop			@ (mov r8, r8)
 80003a0:	20000028 	.word	0x20000028
 80003a4:	40012400 	.word	0x40012400
 80003a8:	30001000 	.word	0x30001000

080003ac <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80003ac:	b580      	push	{r7, lr}
 80003ae:	b09c      	sub	sp, #112	@ 0x70
 80003b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80003b2:	2360      	movs	r3, #96	@ 0x60
 80003b4:	18fb      	adds	r3, r7, r3
 80003b6:	0018      	movs	r0, r3
 80003b8:	2310      	movs	r3, #16
 80003ba:	001a      	movs	r2, r3
 80003bc:	2100      	movs	r1, #0
 80003be:	f002 ff13 	bl	80031e8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80003c2:	2354      	movs	r3, #84	@ 0x54
 80003c4:	18fb      	adds	r3, r7, r3
 80003c6:	0018      	movs	r0, r3
 80003c8:	230c      	movs	r3, #12
 80003ca:	001a      	movs	r2, r3
 80003cc:	2100      	movs	r1, #0
 80003ce:	f002 ff0b 	bl	80031e8 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80003d2:	2338      	movs	r3, #56	@ 0x38
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	0018      	movs	r0, r3
 80003d8:	231c      	movs	r3, #28
 80003da:	001a      	movs	r2, r3
 80003dc:	2100      	movs	r1, #0
 80003de:	f002 ff03 	bl	80031e8 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80003e2:	1d3b      	adds	r3, r7, #4
 80003e4:	0018      	movs	r0, r3
 80003e6:	2334      	movs	r3, #52	@ 0x34
 80003e8:	001a      	movs	r2, r3
 80003ea:	2100      	movs	r1, #0
 80003ec:	f002 fefc 	bl	80031e8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80003f0:	4b51      	ldr	r3, [pc, #324]	@ (8000538 <MX_TIM1_Init+0x18c>)
 80003f2:	4a52      	ldr	r2, [pc, #328]	@ (800053c <MX_TIM1_Init+0x190>)
 80003f4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80003f6:	4b50      	ldr	r3, [pc, #320]	@ (8000538 <MX_TIM1_Init+0x18c>)
 80003f8:	2200      	movs	r2, #0
 80003fa:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80003fc:	4b4e      	ldr	r3, [pc, #312]	@ (8000538 <MX_TIM1_Init+0x18c>)
 80003fe:	2200      	movs	r2, #0
 8000400:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000402:	4b4d      	ldr	r3, [pc, #308]	@ (8000538 <MX_TIM1_Init+0x18c>)
 8000404:	4a4e      	ldr	r2, [pc, #312]	@ (8000540 <MX_TIM1_Init+0x194>)
 8000406:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000408:	4b4b      	ldr	r3, [pc, #300]	@ (8000538 <MX_TIM1_Init+0x18c>)
 800040a:	2200      	movs	r2, #0
 800040c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800040e:	4b4a      	ldr	r3, [pc, #296]	@ (8000538 <MX_TIM1_Init+0x18c>)
 8000410:	2200      	movs	r2, #0
 8000412:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000414:	4b48      	ldr	r3, [pc, #288]	@ (8000538 <MX_TIM1_Init+0x18c>)
 8000416:	2200      	movs	r2, #0
 8000418:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800041a:	4b47      	ldr	r3, [pc, #284]	@ (8000538 <MX_TIM1_Init+0x18c>)
 800041c:	0018      	movs	r0, r3
 800041e:	f001 ffad 	bl	800237c <HAL_TIM_Base_Init>
 8000422:	1e03      	subs	r3, r0, #0
 8000424:	d001      	beq.n	800042a <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 8000426:	f000 f8ef 	bl	8000608 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800042a:	2160      	movs	r1, #96	@ 0x60
 800042c:	187b      	adds	r3, r7, r1
 800042e:	2280      	movs	r2, #128	@ 0x80
 8000430:	0152      	lsls	r2, r2, #5
 8000432:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000434:	187a      	adds	r2, r7, r1
 8000436:	4b40      	ldr	r3, [pc, #256]	@ (8000538 <MX_TIM1_Init+0x18c>)
 8000438:	0011      	movs	r1, r2
 800043a:	0018      	movs	r0, r3
 800043c:	f002 f956 	bl	80026ec <HAL_TIM_ConfigClockSource>
 8000440:	1e03      	subs	r3, r0, #0
 8000442:	d001      	beq.n	8000448 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 8000444:	f000 f8e0 	bl	8000608 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000448:	4b3b      	ldr	r3, [pc, #236]	@ (8000538 <MX_TIM1_Init+0x18c>)
 800044a:	0018      	movs	r0, r3
 800044c:	f001 ffee 	bl	800242c <HAL_TIM_PWM_Init>
 8000450:	1e03      	subs	r3, r0, #0
 8000452:	d001      	beq.n	8000458 <MX_TIM1_Init+0xac>
  {
    Error_Handler();
 8000454:	f000 f8d8 	bl	8000608 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000458:	2154      	movs	r1, #84	@ 0x54
 800045a:	187b      	adds	r3, r7, r1
 800045c:	2200      	movs	r2, #0
 800045e:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000460:	187b      	adds	r3, r7, r1
 8000462:	2200      	movs	r2, #0
 8000464:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000466:	187b      	adds	r3, r7, r1
 8000468:	2200      	movs	r2, #0
 800046a:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800046c:	187a      	adds	r2, r7, r1
 800046e:	4b32      	ldr	r3, [pc, #200]	@ (8000538 <MX_TIM1_Init+0x18c>)
 8000470:	0011      	movs	r1, r2
 8000472:	0018      	movs	r0, r3
 8000474:	f002 fdba 	bl	8002fec <HAL_TIMEx_MasterConfigSynchronization>
 8000478:	1e03      	subs	r3, r0, #0
 800047a:	d001      	beq.n	8000480 <MX_TIM1_Init+0xd4>
  {
    Error_Handler();
 800047c:	f000 f8c4 	bl	8000608 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000480:	2138      	movs	r1, #56	@ 0x38
 8000482:	187b      	adds	r3, r7, r1
 8000484:	2260      	movs	r2, #96	@ 0x60
 8000486:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000488:	187b      	adds	r3, r7, r1
 800048a:	2200      	movs	r2, #0
 800048c:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800048e:	187b      	adds	r3, r7, r1
 8000490:	2200      	movs	r2, #0
 8000492:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000494:	187b      	adds	r3, r7, r1
 8000496:	2200      	movs	r2, #0
 8000498:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800049a:	187b      	adds	r3, r7, r1
 800049c:	2200      	movs	r2, #0
 800049e:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80004a0:	187b      	adds	r3, r7, r1
 80004a2:	2200      	movs	r2, #0
 80004a4:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80004a6:	187b      	adds	r3, r7, r1
 80004a8:	2200      	movs	r2, #0
 80004aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80004ac:	1879      	adds	r1, r7, r1
 80004ae:	4b22      	ldr	r3, [pc, #136]	@ (8000538 <MX_TIM1_Init+0x18c>)
 80004b0:	2200      	movs	r2, #0
 80004b2:	0018      	movs	r0, r3
 80004b4:	f002 f81a 	bl	80024ec <HAL_TIM_PWM_ConfigChannel>
 80004b8:	1e03      	subs	r3, r0, #0
 80004ba:	d001      	beq.n	80004c0 <MX_TIM1_Init+0x114>
  {
    Error_Handler();
 80004bc:	f000 f8a4 	bl	8000608 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80004c0:	1d3b      	adds	r3, r7, #4
 80004c2:	2200      	movs	r2, #0
 80004c4:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80004c6:	1d3b      	adds	r3, r7, #4
 80004c8:	2200      	movs	r2, #0
 80004ca:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80004cc:	1d3b      	adds	r3, r7, #4
 80004ce:	2200      	movs	r2, #0
 80004d0:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80004d2:	1d3b      	adds	r3, r7, #4
 80004d4:	2200      	movs	r2, #0
 80004d6:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80004d8:	1d3b      	adds	r3, r7, #4
 80004da:	2200      	movs	r2, #0
 80004dc:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80004de:	1d3b      	adds	r3, r7, #4
 80004e0:	2280      	movs	r2, #128	@ 0x80
 80004e2:	0192      	lsls	r2, r2, #6
 80004e4:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80004e6:	1d3b      	adds	r3, r7, #4
 80004e8:	2200      	movs	r2, #0
 80004ea:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80004ec:	1d3b      	adds	r3, r7, #4
 80004ee:	2200      	movs	r2, #0
 80004f0:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80004f2:	1d3b      	adds	r3, r7, #4
 80004f4:	2200      	movs	r2, #0
 80004f6:	621a      	str	r2, [r3, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80004f8:	1d3b      	adds	r3, r7, #4
 80004fa:	2280      	movs	r2, #128	@ 0x80
 80004fc:	0492      	lsls	r2, r2, #18
 80004fe:	625a      	str	r2, [r3, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000500:	1d3b      	adds	r3, r7, #4
 8000502:	2200      	movs	r2, #0
 8000504:	629a      	str	r2, [r3, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8000506:	1d3b      	adds	r3, r7, #4
 8000508:	2200      	movs	r2, #0
 800050a:	62da      	str	r2, [r3, #44]	@ 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800050c:	1d3b      	adds	r3, r7, #4
 800050e:	2200      	movs	r2, #0
 8000510:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000512:	1d3a      	adds	r2, r7, #4
 8000514:	4b08      	ldr	r3, [pc, #32]	@ (8000538 <MX_TIM1_Init+0x18c>)
 8000516:	0011      	movs	r1, r2
 8000518:	0018      	movs	r0, r3
 800051a:	f002 fdc9 	bl	80030b0 <HAL_TIMEx_ConfigBreakDeadTime>
 800051e:	1e03      	subs	r3, r0, #0
 8000520:	d001      	beq.n	8000526 <MX_TIM1_Init+0x17a>
  {
    Error_Handler();
 8000522:	f000 f871 	bl	8000608 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000526:	4b04      	ldr	r3, [pc, #16]	@ (8000538 <MX_TIM1_Init+0x18c>)
 8000528:	0018      	movs	r0, r3
 800052a:	f000 f941 	bl	80007b0 <HAL_TIM_MspPostInit>

}
 800052e:	46c0      	nop			@ (mov r8, r8)
 8000530:	46bd      	mov	sp, r7
 8000532:	b01c      	add	sp, #112	@ 0x70
 8000534:	bd80      	pop	{r7, pc}
 8000536:	46c0      	nop			@ (mov r8, r8)
 8000538:	2000008c 	.word	0x2000008c
 800053c:	40012c00 	.word	0x40012c00
 8000540:	0000ffff 	.word	0x0000ffff

08000544 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	b082      	sub	sp, #8
 8000548:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800054a:	4b0c      	ldr	r3, [pc, #48]	@ (800057c <MX_DMA_Init+0x38>)
 800054c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800054e:	4b0b      	ldr	r3, [pc, #44]	@ (800057c <MX_DMA_Init+0x38>)
 8000550:	2101      	movs	r1, #1
 8000552:	430a      	orrs	r2, r1
 8000554:	639a      	str	r2, [r3, #56]	@ 0x38
 8000556:	4b09      	ldr	r3, [pc, #36]	@ (800057c <MX_DMA_Init+0x38>)
 8000558:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800055a:	2201      	movs	r2, #1
 800055c:	4013      	ands	r3, r2
 800055e:	607b      	str	r3, [r7, #4]
 8000560:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000562:	2200      	movs	r2, #0
 8000564:	2100      	movs	r1, #0
 8000566:	2009      	movs	r0, #9
 8000568:	f000 ff90 	bl	800148c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800056c:	2009      	movs	r0, #9
 800056e:	f000 ffa2 	bl	80014b6 <HAL_NVIC_EnableIRQ>

}
 8000572:	46c0      	nop			@ (mov r8, r8)
 8000574:	46bd      	mov	sp, r7
 8000576:	b002      	add	sp, #8
 8000578:	bd80      	pop	{r7, pc}
 800057a:	46c0      	nop			@ (mov r8, r8)
 800057c:	40021000 	.word	0x40021000

08000580 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000580:	b590      	push	{r4, r7, lr}
 8000582:	b089      	sub	sp, #36	@ 0x24
 8000584:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000586:	240c      	movs	r4, #12
 8000588:	193b      	adds	r3, r7, r4
 800058a:	0018      	movs	r0, r3
 800058c:	2314      	movs	r3, #20
 800058e:	001a      	movs	r2, r3
 8000590:	2100      	movs	r1, #0
 8000592:	f002 fe29 	bl	80031e8 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000596:	4b19      	ldr	r3, [pc, #100]	@ (80005fc <MX_GPIO_Init+0x7c>)
 8000598:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800059a:	4b18      	ldr	r3, [pc, #96]	@ (80005fc <MX_GPIO_Init+0x7c>)
 800059c:	2102      	movs	r1, #2
 800059e:	430a      	orrs	r2, r1
 80005a0:	635a      	str	r2, [r3, #52]	@ 0x34
 80005a2:	4b16      	ldr	r3, [pc, #88]	@ (80005fc <MX_GPIO_Init+0x7c>)
 80005a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80005a6:	2202      	movs	r2, #2
 80005a8:	4013      	ands	r3, r2
 80005aa:	60bb      	str	r3, [r7, #8]
 80005ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005ae:	4b13      	ldr	r3, [pc, #76]	@ (80005fc <MX_GPIO_Init+0x7c>)
 80005b0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80005b2:	4b12      	ldr	r3, [pc, #72]	@ (80005fc <MX_GPIO_Init+0x7c>)
 80005b4:	2101      	movs	r1, #1
 80005b6:	430a      	orrs	r2, r1
 80005b8:	635a      	str	r2, [r3, #52]	@ 0x34
 80005ba:	4b10      	ldr	r3, [pc, #64]	@ (80005fc <MX_GPIO_Init+0x7c>)
 80005bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80005be:	2201      	movs	r2, #1
 80005c0:	4013      	ands	r3, r2
 80005c2:	607b      	str	r3, [r7, #4]
 80005c4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80005c6:	193b      	adds	r3, r7, r4
 80005c8:	2280      	movs	r2, #128	@ 0x80
 80005ca:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80005cc:	193b      	adds	r3, r7, r4
 80005ce:	4a0c      	ldr	r2, [pc, #48]	@ (8000600 <MX_GPIO_Init+0x80>)
 80005d0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005d2:	193b      	adds	r3, r7, r4
 80005d4:	2200      	movs	r2, #0
 80005d6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005d8:	193b      	adds	r3, r7, r4
 80005da:	4a0a      	ldr	r2, [pc, #40]	@ (8000604 <MX_GPIO_Init+0x84>)
 80005dc:	0019      	movs	r1, r3
 80005de:	0010      	movs	r0, r2
 80005e0:	f001 f912 	bl	8001808 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 80005e4:	2200      	movs	r2, #0
 80005e6:	2100      	movs	r1, #0
 80005e8:	2007      	movs	r0, #7
 80005ea:	f000 ff4f 	bl	800148c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80005ee:	2007      	movs	r0, #7
 80005f0:	f000 ff61 	bl	80014b6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80005f4:	46c0      	nop			@ (mov r8, r8)
 80005f6:	46bd      	mov	sp, r7
 80005f8:	b009      	add	sp, #36	@ 0x24
 80005fa:	bd90      	pop	{r4, r7, pc}
 80005fc:	40021000 	.word	0x40021000
 8000600:	10110000 	.word	0x10110000
 8000604:	50000400 	.word	0x50000400

08000608 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800060c:	b672      	cpsid	i
}
 800060e:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000610:	46c0      	nop			@ (mov r8, r8)
 8000612:	e7fd      	b.n	8000610 <Error_Handler+0x8>

08000614 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	b082      	sub	sp, #8
 8000618:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800061a:	4b0f      	ldr	r3, [pc, #60]	@ (8000658 <HAL_MspInit+0x44>)
 800061c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800061e:	4b0e      	ldr	r3, [pc, #56]	@ (8000658 <HAL_MspInit+0x44>)
 8000620:	2101      	movs	r1, #1
 8000622:	430a      	orrs	r2, r1
 8000624:	641a      	str	r2, [r3, #64]	@ 0x40
 8000626:	4b0c      	ldr	r3, [pc, #48]	@ (8000658 <HAL_MspInit+0x44>)
 8000628:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800062a:	2201      	movs	r2, #1
 800062c:	4013      	ands	r3, r2
 800062e:	607b      	str	r3, [r7, #4]
 8000630:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000632:	4b09      	ldr	r3, [pc, #36]	@ (8000658 <HAL_MspInit+0x44>)
 8000634:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000636:	4b08      	ldr	r3, [pc, #32]	@ (8000658 <HAL_MspInit+0x44>)
 8000638:	2180      	movs	r1, #128	@ 0x80
 800063a:	0549      	lsls	r1, r1, #21
 800063c:	430a      	orrs	r2, r1
 800063e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000640:	4b05      	ldr	r3, [pc, #20]	@ (8000658 <HAL_MspInit+0x44>)
 8000642:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000644:	2380      	movs	r3, #128	@ 0x80
 8000646:	055b      	lsls	r3, r3, #21
 8000648:	4013      	ands	r3, r2
 800064a:	603b      	str	r3, [r7, #0]
 800064c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800064e:	46c0      	nop			@ (mov r8, r8)
 8000650:	46bd      	mov	sp, r7
 8000652:	b002      	add	sp, #8
 8000654:	bd80      	pop	{r7, pc}
 8000656:	46c0      	nop			@ (mov r8, r8)
 8000658:	40021000 	.word	0x40021000

0800065c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800065c:	b590      	push	{r4, r7, lr}
 800065e:	b091      	sub	sp, #68	@ 0x44
 8000660:	af00      	add	r7, sp, #0
 8000662:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000664:	232c      	movs	r3, #44	@ 0x2c
 8000666:	18fb      	adds	r3, r7, r3
 8000668:	0018      	movs	r0, r3
 800066a:	2314      	movs	r3, #20
 800066c:	001a      	movs	r2, r3
 800066e:	2100      	movs	r1, #0
 8000670:	f002 fdba 	bl	80031e8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000674:	2410      	movs	r4, #16
 8000676:	193b      	adds	r3, r7, r4
 8000678:	0018      	movs	r0, r3
 800067a:	231c      	movs	r3, #28
 800067c:	001a      	movs	r2, r3
 800067e:	2100      	movs	r1, #0
 8000680:	f002 fdb2 	bl	80031e8 <memset>
  if(hadc->Instance==ADC1)
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	4a20      	ldr	r2, [pc, #128]	@ (800070c <HAL_ADC_MspInit+0xb0>)
 800068a:	4293      	cmp	r3, r2
 800068c:	d139      	bne.n	8000702 <HAL_ADC_MspInit+0xa6>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800068e:	193b      	adds	r3, r7, r4
 8000690:	2220      	movs	r2, #32
 8000692:	601a      	str	r2, [r3, #0]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8000694:	193b      	adds	r3, r7, r4
 8000696:	2200      	movs	r2, #0
 8000698:	615a      	str	r2, [r3, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800069a:	193b      	adds	r3, r7, r4
 800069c:	0018      	movs	r0, r3
 800069e:	f001 fd81 	bl	80021a4 <HAL_RCCEx_PeriphCLKConfig>
 80006a2:	1e03      	subs	r3, r0, #0
 80006a4:	d001      	beq.n	80006aa <HAL_ADC_MspInit+0x4e>
    {
      Error_Handler();
 80006a6:	f7ff ffaf 	bl	8000608 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80006aa:	4b19      	ldr	r3, [pc, #100]	@ (8000710 <HAL_ADC_MspInit+0xb4>)
 80006ac:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80006ae:	4b18      	ldr	r3, [pc, #96]	@ (8000710 <HAL_ADC_MspInit+0xb4>)
 80006b0:	2180      	movs	r1, #128	@ 0x80
 80006b2:	0349      	lsls	r1, r1, #13
 80006b4:	430a      	orrs	r2, r1
 80006b6:	641a      	str	r2, [r3, #64]	@ 0x40
 80006b8:	4b15      	ldr	r3, [pc, #84]	@ (8000710 <HAL_ADC_MspInit+0xb4>)
 80006ba:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80006bc:	2380      	movs	r3, #128	@ 0x80
 80006be:	035b      	lsls	r3, r3, #13
 80006c0:	4013      	ands	r3, r2
 80006c2:	60fb      	str	r3, [r7, #12]
 80006c4:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006c6:	4b12      	ldr	r3, [pc, #72]	@ (8000710 <HAL_ADC_MspInit+0xb4>)
 80006c8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80006ca:	4b11      	ldr	r3, [pc, #68]	@ (8000710 <HAL_ADC_MspInit+0xb4>)
 80006cc:	2101      	movs	r1, #1
 80006ce:	430a      	orrs	r2, r1
 80006d0:	635a      	str	r2, [r3, #52]	@ 0x34
 80006d2:	4b0f      	ldr	r3, [pc, #60]	@ (8000710 <HAL_ADC_MspInit+0xb4>)
 80006d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80006d6:	2201      	movs	r2, #1
 80006d8:	4013      	ands	r3, r2
 80006da:	60bb      	str	r3, [r7, #8]
 80006dc:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA12 [PA10]     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80006de:	212c      	movs	r1, #44	@ 0x2c
 80006e0:	187b      	adds	r3, r7, r1
 80006e2:	2280      	movs	r2, #128	@ 0x80
 80006e4:	0152      	lsls	r2, r2, #5
 80006e6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006e8:	187b      	adds	r3, r7, r1
 80006ea:	2203      	movs	r2, #3
 80006ec:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ee:	187b      	adds	r3, r7, r1
 80006f0:	2200      	movs	r2, #0
 80006f2:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006f4:	187a      	adds	r2, r7, r1
 80006f6:	23a0      	movs	r3, #160	@ 0xa0
 80006f8:	05db      	lsls	r3, r3, #23
 80006fa:	0011      	movs	r1, r2
 80006fc:	0018      	movs	r0, r3
 80006fe:	f001 f883 	bl	8001808 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000702:	46c0      	nop			@ (mov r8, r8)
 8000704:	46bd      	mov	sp, r7
 8000706:	b011      	add	sp, #68	@ 0x44
 8000708:	bd90      	pop	{r4, r7, pc}
 800070a:	46c0      	nop			@ (mov r8, r8)
 800070c:	40012400 	.word	0x40012400
 8000710:	40021000 	.word	0x40021000

08000714 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b084      	sub	sp, #16
 8000718:	af00      	add	r7, sp, #0
 800071a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	4a1f      	ldr	r2, [pc, #124]	@ (80007a0 <HAL_TIM_Base_MspInit+0x8c>)
 8000722:	4293      	cmp	r3, r2
 8000724:	d138      	bne.n	8000798 <HAL_TIM_Base_MspInit+0x84>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000726:	4b1f      	ldr	r3, [pc, #124]	@ (80007a4 <HAL_TIM_Base_MspInit+0x90>)
 8000728:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800072a:	4b1e      	ldr	r3, [pc, #120]	@ (80007a4 <HAL_TIM_Base_MspInit+0x90>)
 800072c:	2180      	movs	r1, #128	@ 0x80
 800072e:	0109      	lsls	r1, r1, #4
 8000730:	430a      	orrs	r2, r1
 8000732:	641a      	str	r2, [r3, #64]	@ 0x40
 8000734:	4b1b      	ldr	r3, [pc, #108]	@ (80007a4 <HAL_TIM_Base_MspInit+0x90>)
 8000736:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000738:	2380      	movs	r3, #128	@ 0x80
 800073a:	011b      	lsls	r3, r3, #4
 800073c:	4013      	ands	r3, r2
 800073e:	60fb      	str	r3, [r7, #12]
 8000740:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA1_Channel1;
 8000742:	4b19      	ldr	r3, [pc, #100]	@ (80007a8 <HAL_TIM_Base_MspInit+0x94>)
 8000744:	4a19      	ldr	r2, [pc, #100]	@ (80007ac <HAL_TIM_Base_MspInit+0x98>)
 8000746:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Request = DMA_REQUEST_TIM1_CH1;
 8000748:	4b17      	ldr	r3, [pc, #92]	@ (80007a8 <HAL_TIM_Base_MspInit+0x94>)
 800074a:	2214      	movs	r2, #20
 800074c:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800074e:	4b16      	ldr	r3, [pc, #88]	@ (80007a8 <HAL_TIM_Base_MspInit+0x94>)
 8000750:	2210      	movs	r2, #16
 8000752:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000754:	4b14      	ldr	r3, [pc, #80]	@ (80007a8 <HAL_TIM_Base_MspInit+0x94>)
 8000756:	2200      	movs	r2, #0
 8000758:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800075a:	4b13      	ldr	r3, [pc, #76]	@ (80007a8 <HAL_TIM_Base_MspInit+0x94>)
 800075c:	2280      	movs	r2, #128	@ 0x80
 800075e:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000760:	4b11      	ldr	r3, [pc, #68]	@ (80007a8 <HAL_TIM_Base_MspInit+0x94>)
 8000762:	2280      	movs	r2, #128	@ 0x80
 8000764:	0052      	lsls	r2, r2, #1
 8000766:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000768:	4b0f      	ldr	r3, [pc, #60]	@ (80007a8 <HAL_TIM_Base_MspInit+0x94>)
 800076a:	2280      	movs	r2, #128	@ 0x80
 800076c:	00d2      	lsls	r2, r2, #3
 800076e:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 8000770:	4b0d      	ldr	r3, [pc, #52]	@ (80007a8 <HAL_TIM_Base_MspInit+0x94>)
 8000772:	2200      	movs	r2, #0
 8000774:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8000776:	4b0c      	ldr	r3, [pc, #48]	@ (80007a8 <HAL_TIM_Base_MspInit+0x94>)
 8000778:	2200      	movs	r2, #0
 800077a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 800077c:	4b0a      	ldr	r3, [pc, #40]	@ (80007a8 <HAL_TIM_Base_MspInit+0x94>)
 800077e:	0018      	movs	r0, r3
 8000780:	f000 feb6 	bl	80014f0 <HAL_DMA_Init>
 8000784:	1e03      	subs	r3, r0, #0
 8000786:	d001      	beq.n	800078c <HAL_TIM_Base_MspInit+0x78>
    {
      Error_Handler();
 8000788:	f7ff ff3e 	bl	8000608 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	4a06      	ldr	r2, [pc, #24]	@ (80007a8 <HAL_TIM_Base_MspInit+0x94>)
 8000790:	625a      	str	r2, [r3, #36]	@ 0x24
 8000792:	4b05      	ldr	r3, [pc, #20]	@ (80007a8 <HAL_TIM_Base_MspInit+0x94>)
 8000794:	687a      	ldr	r2, [r7, #4]
 8000796:	629a      	str	r2, [r3, #40]	@ 0x28

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8000798:	46c0      	nop			@ (mov r8, r8)
 800079a:	46bd      	mov	sp, r7
 800079c:	b004      	add	sp, #16
 800079e:	bd80      	pop	{r7, pc}
 80007a0:	40012c00 	.word	0x40012c00
 80007a4:	40021000 	.word	0x40021000
 80007a8:	200000d8 	.word	0x200000d8
 80007ac:	40020008 	.word	0x40020008

080007b0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80007b0:	b590      	push	{r4, r7, lr}
 80007b2:	b089      	sub	sp, #36	@ 0x24
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007b8:	240c      	movs	r4, #12
 80007ba:	193b      	adds	r3, r7, r4
 80007bc:	0018      	movs	r0, r3
 80007be:	2314      	movs	r3, #20
 80007c0:	001a      	movs	r2, r3
 80007c2:	2100      	movs	r1, #0
 80007c4:	f002 fd10 	bl	80031e8 <memset>
  if(htim->Instance==TIM1)
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	4a17      	ldr	r2, [pc, #92]	@ (800082c <HAL_TIM_MspPostInit+0x7c>)
 80007ce:	4293      	cmp	r3, r2
 80007d0:	d128      	bne.n	8000824 <HAL_TIM_MspPostInit+0x74>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007d2:	4b17      	ldr	r3, [pc, #92]	@ (8000830 <HAL_TIM_MspPostInit+0x80>)
 80007d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80007d6:	4b16      	ldr	r3, [pc, #88]	@ (8000830 <HAL_TIM_MspPostInit+0x80>)
 80007d8:	2101      	movs	r1, #1
 80007da:	430a      	orrs	r2, r1
 80007dc:	635a      	str	r2, [r3, #52]	@ 0x34
 80007de:	4b14      	ldr	r3, [pc, #80]	@ (8000830 <HAL_TIM_MspPostInit+0x80>)
 80007e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80007e2:	2201      	movs	r2, #1
 80007e4:	4013      	ands	r3, r2
 80007e6:	60bb      	str	r3, [r7, #8]
 80007e8:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80007ea:	193b      	adds	r3, r7, r4
 80007ec:	2280      	movs	r2, #128	@ 0x80
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007f2:	0021      	movs	r1, r4
 80007f4:	187b      	adds	r3, r7, r1
 80007f6:	2202      	movs	r2, #2
 80007f8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007fa:	187b      	adds	r3, r7, r1
 80007fc:	2200      	movs	r2, #0
 80007fe:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000800:	187b      	adds	r3, r7, r1
 8000802:	2200      	movs	r2, #0
 8000804:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8000806:	187b      	adds	r3, r7, r1
 8000808:	2202      	movs	r2, #2
 800080a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800080c:	187a      	adds	r2, r7, r1
 800080e:	23a0      	movs	r3, #160	@ 0xa0
 8000810:	05db      	lsls	r3, r3, #23
 8000812:	0011      	movs	r1, r2
 8000814:	0018      	movs	r0, r3
 8000816:	f000 fff7 	bl	8001808 <HAL_GPIO_Init>

    HAL_SYSCFG_SetPinBinding(HAL_BIND_SO8_PIN5_PA8);
 800081a:	23c0      	movs	r3, #192	@ 0xc0
 800081c:	039b      	lsls	r3, r3, #14
 800081e:	0018      	movs	r0, r3
 8000820:	f000 f902 	bl	8000a28 <HAL_SYSCFG_SetPinBinding>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000824:	46c0      	nop			@ (mov r8, r8)
 8000826:	46bd      	mov	sp, r7
 8000828:	b009      	add	sp, #36	@ 0x24
 800082a:	bd90      	pop	{r4, r7, pc}
 800082c:	40012c00 	.word	0x40012c00
 8000830:	40021000 	.word	0x40021000

08000834 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000838:	46c0      	nop			@ (mov r8, r8)
 800083a:	e7fd      	b.n	8000838 <NMI_Handler+0x4>

0800083c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000840:	46c0      	nop			@ (mov r8, r8)
 8000842:	e7fd      	b.n	8000840 <HardFault_Handler+0x4>

08000844 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000848:	46c0      	nop			@ (mov r8, r8)
 800084a:	46bd      	mov	sp, r7
 800084c:	bd80      	pop	{r7, pc}

0800084e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800084e:	b580      	push	{r7, lr}
 8000850:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000852:	46c0      	nop			@ (mov r8, r8)
 8000854:	46bd      	mov	sp, r7
 8000856:	bd80      	pop	{r7, pc}

08000858 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800085c:	f000 f8c8 	bl	80009f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000860:	46c0      	nop			@ (mov r8, r8)
 8000862:	46bd      	mov	sp, r7
 8000864:	bd80      	pop	{r7, pc}

08000866 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8000866:	b580      	push	{r7, lr}
 8000868:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 800086a:	2080      	movs	r0, #128	@ 0x80
 800086c:	f001 f936 	bl	8001adc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8000870:	46c0      	nop			@ (mov r8, r8)
 8000872:	46bd      	mov	sp, r7
 8000874:	bd80      	pop	{r7, pc}
	...

08000878 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 800087c:	4b03      	ldr	r3, [pc, #12]	@ (800088c <DMA1_Channel1_IRQHandler+0x14>)
 800087e:	0018      	movs	r0, r3
 8000880:	f000 fec0 	bl	8001604 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000884:	46c0      	nop			@ (mov r8, r8)
 8000886:	46bd      	mov	sp, r7
 8000888:	bd80      	pop	{r7, pc}
 800088a:	46c0      	nop			@ (mov r8, r8)
 800088c:	200000d8 	.word	0x200000d8

08000890 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	af00      	add	r7, sp, #0
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000894:	4b03      	ldr	r3, [pc, #12]	@ (80008a4 <SystemInit+0x14>)
 8000896:	2280      	movs	r2, #128	@ 0x80
 8000898:	0512      	lsls	r2, r2, #20
 800089a:	609a      	str	r2, [r3, #8]
#endif
}
 800089c:	46c0      	nop			@ (mov r8, r8)
 800089e:	46bd      	mov	sp, r7
 80008a0:	bd80      	pop	{r7, pc}
 80008a2:	46c0      	nop			@ (mov r8, r8)
 80008a4:	e000ed00 	.word	0xe000ed00

080008a8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80008a8:	480d      	ldr	r0, [pc, #52]	@ (80008e0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80008aa:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80008ac:	f7ff fff0 	bl	8000890 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80008b0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80008b2:	e003      	b.n	80008bc <LoopCopyDataInit>

080008b4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80008b4:	4b0b      	ldr	r3, [pc, #44]	@ (80008e4 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 80008b6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80008b8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80008ba:	3104      	adds	r1, #4

080008bc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80008bc:	480a      	ldr	r0, [pc, #40]	@ (80008e8 <LoopForever+0xa>)
  ldr r3, =_edata
 80008be:	4b0b      	ldr	r3, [pc, #44]	@ (80008ec <LoopForever+0xe>)
  adds r2, r0, r1
 80008c0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80008c2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80008c4:	d3f6      	bcc.n	80008b4 <CopyDataInit>
  ldr r2, =_sbss
 80008c6:	4a0a      	ldr	r2, [pc, #40]	@ (80008f0 <LoopForever+0x12>)
  b LoopFillZerobss
 80008c8:	e002      	b.n	80008d0 <LoopFillZerobss>

080008ca <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80008ca:	2300      	movs	r3, #0
  str  r3, [r2]
 80008cc:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008ce:	3204      	adds	r2, #4

080008d0 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 80008d0:	4b08      	ldr	r3, [pc, #32]	@ (80008f4 <LoopForever+0x16>)
  cmp r2, r3
 80008d2:	429a      	cmp	r2, r3
  bcc FillZerobss
 80008d4:	d3f9      	bcc.n	80008ca <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 80008d6:	f002 fc8f 	bl	80031f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80008da:	f7ff fca1 	bl	8000220 <main>

080008de <LoopForever>:

LoopForever:
    b LoopForever
 80008de:	e7fe      	b.n	80008de <LoopForever>
  ldr   r0, =_estack
 80008e0:	20001800 	.word	0x20001800
  ldr r3, =_sidata
 80008e4:	080032f4 	.word	0x080032f4
  ldr r0, =_sdata
 80008e8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80008ec:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 80008f0:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 80008f4:	20000138 	.word	0x20000138

080008f8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80008f8:	e7fe      	b.n	80008f8 <ADC1_IRQHandler>
	...

080008fc <LL_SYSCFG_ConfigPinMux>:
  * @rmtoll SYSCFG_CFGR3 CLL   LL_SYSCFG_ConfigPinMux\n
  * @param  mux_cfg This parameter can be a value of @ref SYSTEM_LL_PINMUX_CFG
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_ConfigPinMux(uint32_t mux_cfg)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b082      	sub	sp, #8
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
  MODIFY_REG(SYSCFG->CFGR3, (mux_cfg >> 16U), (mux_cfg & 0x0000FFFFU));
 8000904:	4b08      	ldr	r3, [pc, #32]	@ (8000928 <LL_SYSCFG_ConfigPinMux+0x2c>)
 8000906:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000908:	687a      	ldr	r2, [r7, #4]
 800090a:	0c12      	lsrs	r2, r2, #16
 800090c:	43d2      	mvns	r2, r2
 800090e:	401a      	ands	r2, r3
 8000910:	0011      	movs	r1, r2
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	041b      	lsls	r3, r3, #16
 8000916:	0c1a      	lsrs	r2, r3, #16
 8000918:	4b03      	ldr	r3, [pc, #12]	@ (8000928 <LL_SYSCFG_ConfigPinMux+0x2c>)
 800091a:	430a      	orrs	r2, r1
 800091c:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 800091e:	46c0      	nop			@ (mov r8, r8)
 8000920:	46bd      	mov	sp, r7
 8000922:	b002      	add	sp, #8
 8000924:	bd80      	pop	{r7, pc}
 8000926:	46c0      	nop			@ (mov r8, r8)
 8000928:	40010000 	.word	0x40010000

0800092c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b082      	sub	sp, #8
 8000930:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000932:	1dfb      	adds	r3, r7, #7
 8000934:	2200      	movs	r2, #0
 8000936:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000938:	2003      	movs	r0, #3
 800093a:	f000 f80f 	bl	800095c <HAL_InitTick>
 800093e:	1e03      	subs	r3, r0, #0
 8000940:	d003      	beq.n	800094a <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 8000942:	1dfb      	adds	r3, r7, #7
 8000944:	2201      	movs	r2, #1
 8000946:	701a      	strb	r2, [r3, #0]
 8000948:	e001      	b.n	800094e <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800094a:	f7ff fe63 	bl	8000614 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800094e:	1dfb      	adds	r3, r7, #7
 8000950:	781b      	ldrb	r3, [r3, #0]
}
 8000952:	0018      	movs	r0, r3
 8000954:	46bd      	mov	sp, r7
 8000956:	b002      	add	sp, #8
 8000958:	bd80      	pop	{r7, pc}
	...

0800095c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800095c:	b590      	push	{r4, r7, lr}
 800095e:	b085      	sub	sp, #20
 8000960:	af00      	add	r7, sp, #0
 8000962:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000964:	230f      	movs	r3, #15
 8000966:	18fb      	adds	r3, r7, r3
 8000968:	2200      	movs	r2, #0
 800096a:	701a      	strb	r2, [r3, #0]

  if ((uint32_t)uwTickFreq != 0UL)
 800096c:	4b1d      	ldr	r3, [pc, #116]	@ (80009e4 <HAL_InitTick+0x88>)
 800096e:	781b      	ldrb	r3, [r3, #0]
 8000970:	2b00      	cmp	r3, #0
 8000972:	d02b      	beq.n	80009cc <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 8000974:	4b1c      	ldr	r3, [pc, #112]	@ (80009e8 <HAL_InitTick+0x8c>)
 8000976:	681c      	ldr	r4, [r3, #0]
 8000978:	4b1a      	ldr	r3, [pc, #104]	@ (80009e4 <HAL_InitTick+0x88>)
 800097a:	781b      	ldrb	r3, [r3, #0]
 800097c:	0019      	movs	r1, r3
 800097e:	23fa      	movs	r3, #250	@ 0xfa
 8000980:	0098      	lsls	r0, r3, #2
 8000982:	f7ff fbc1 	bl	8000108 <__udivsi3>
 8000986:	0003      	movs	r3, r0
 8000988:	0019      	movs	r1, r3
 800098a:	0020      	movs	r0, r4
 800098c:	f7ff fbbc 	bl	8000108 <__udivsi3>
 8000990:	0003      	movs	r3, r0
 8000992:	0018      	movs	r0, r3
 8000994:	f000 fd9f 	bl	80014d6 <HAL_SYSTICK_Config>
 8000998:	1e03      	subs	r3, r0, #0
 800099a:	d112      	bne.n	80009c2 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	2b03      	cmp	r3, #3
 80009a0:	d80a      	bhi.n	80009b8 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009a2:	6879      	ldr	r1, [r7, #4]
 80009a4:	2301      	movs	r3, #1
 80009a6:	425b      	negs	r3, r3
 80009a8:	2200      	movs	r2, #0
 80009aa:	0018      	movs	r0, r3
 80009ac:	f000 fd6e 	bl	800148c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80009b0:	4b0e      	ldr	r3, [pc, #56]	@ (80009ec <HAL_InitTick+0x90>)
 80009b2:	687a      	ldr	r2, [r7, #4]
 80009b4:	601a      	str	r2, [r3, #0]
 80009b6:	e00d      	b.n	80009d4 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80009b8:	230f      	movs	r3, #15
 80009ba:	18fb      	adds	r3, r7, r3
 80009bc:	2201      	movs	r2, #1
 80009be:	701a      	strb	r2, [r3, #0]
 80009c0:	e008      	b.n	80009d4 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80009c2:	230f      	movs	r3, #15
 80009c4:	18fb      	adds	r3, r7, r3
 80009c6:	2201      	movs	r2, #1
 80009c8:	701a      	strb	r2, [r3, #0]
 80009ca:	e003      	b.n	80009d4 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80009cc:	230f      	movs	r3, #15
 80009ce:	18fb      	adds	r3, r7, r3
 80009d0:	2201      	movs	r2, #1
 80009d2:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80009d4:	230f      	movs	r3, #15
 80009d6:	18fb      	adds	r3, r7, r3
 80009d8:	781b      	ldrb	r3, [r3, #0]
}
 80009da:	0018      	movs	r0, r3
 80009dc:	46bd      	mov	sp, r7
 80009de:	b005      	add	sp, #20
 80009e0:	bd90      	pop	{r4, r7, pc}
 80009e2:	46c0      	nop			@ (mov r8, r8)
 80009e4:	20000008 	.word	0x20000008
 80009e8:	20000000 	.word	0x20000000
 80009ec:	20000004 	.word	0x20000004

080009f0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80009f4:	4b05      	ldr	r3, [pc, #20]	@ (8000a0c <HAL_IncTick+0x1c>)
 80009f6:	781b      	ldrb	r3, [r3, #0]
 80009f8:	001a      	movs	r2, r3
 80009fa:	4b05      	ldr	r3, [pc, #20]	@ (8000a10 <HAL_IncTick+0x20>)
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	18d2      	adds	r2, r2, r3
 8000a00:	4b03      	ldr	r3, [pc, #12]	@ (8000a10 <HAL_IncTick+0x20>)
 8000a02:	601a      	str	r2, [r3, #0]
}
 8000a04:	46c0      	nop			@ (mov r8, r8)
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bd80      	pop	{r7, pc}
 8000a0a:	46c0      	nop			@ (mov r8, r8)
 8000a0c:	20000008 	.word	0x20000008
 8000a10:	20000134 	.word	0x20000134

08000a14 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	af00      	add	r7, sp, #0
  return uwTick;
 8000a18:	4b02      	ldr	r3, [pc, #8]	@ (8000a24 <HAL_GetTick+0x10>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
}
 8000a1c:	0018      	movs	r0, r3
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bd80      	pop	{r7, pc}
 8000a22:	46c0      	nop			@ (mov r8, r8)
 8000a24:	20000134 	.word	0x20000134

08000a28 <HAL_SYSCFG_SetPinBinding>:
  *         for each die package
  *         This parameter can be a value of @ref HAL_BIND_CFG
  * @retval None
  */
void HAL_SYSCFG_SetPinBinding(uint32_t pin_binding)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b082      	sub	sp, #8
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_HAL_SYSCFG_PINBINDING(pin_binding));
  LL_SYSCFG_ConfigPinMux(pin_binding);
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	0018      	movs	r0, r3
 8000a34:	f7ff ff62 	bl	80008fc <LL_SYSCFG_ConfigPinMux>
}
 8000a38:	46c0      	nop			@ (mov r8, r8)
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	b002      	add	sp, #8
 8000a3e:	bd80      	pop	{r7, pc}

08000a40 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b082      	sub	sp, #8
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
 8000a48:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	4a05      	ldr	r2, [pc, #20]	@ (8000a64 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8000a50:	401a      	ands	r2, r3
 8000a52:	683b      	ldr	r3, [r7, #0]
 8000a54:	431a      	orrs	r2, r3
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	601a      	str	r2, [r3, #0]
}
 8000a5a:	46c0      	nop			@ (mov r8, r8)
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	b002      	add	sp, #8
 8000a60:	bd80      	pop	{r7, pc}
 8000a62:	46c0      	nop			@ (mov r8, r8)
 8000a64:	ff3fffff 	.word	0xff3fffff

08000a68 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b082      	sub	sp, #8
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN));
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	681a      	ldr	r2, [r3, #0]
 8000a74:	23c0      	movs	r3, #192	@ 0xc0
 8000a76:	041b      	lsls	r3, r3, #16
 8000a78:	4013      	ands	r3, r2
}
 8000a7a:	0018      	movs	r0, r3
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	b002      	add	sp, #8
 8000a80:	bd80      	pop	{r7, pc}

08000a82 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8000a82:	b580      	push	{r7, lr}
 8000a84:	b084      	sub	sp, #16
 8000a86:	af00      	add	r7, sp, #0
 8000a88:	60f8      	str	r0, [r7, #12]
 8000a8a:	60b9      	str	r1, [r7, #8]
 8000a8c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8000a8e:	68fb      	ldr	r3, [r7, #12]
 8000a90:	695b      	ldr	r3, [r3, #20]
 8000a92:	68ba      	ldr	r2, [r7, #8]
 8000a94:	2104      	movs	r1, #4
 8000a96:	400a      	ands	r2, r1
 8000a98:	2107      	movs	r1, #7
 8000a9a:	4091      	lsls	r1, r2
 8000a9c:	000a      	movs	r2, r1
 8000a9e:	43d2      	mvns	r2, r2
 8000aa0:	401a      	ands	r2, r3
 8000aa2:	68bb      	ldr	r3, [r7, #8]
 8000aa4:	2104      	movs	r1, #4
 8000aa6:	400b      	ands	r3, r1
 8000aa8:	6879      	ldr	r1, [r7, #4]
 8000aaa:	4099      	lsls	r1, r3
 8000aac:	000b      	movs	r3, r1
 8000aae:	431a      	orrs	r2, r3
 8000ab0:	68fb      	ldr	r3, [r7, #12]
 8000ab2:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8000ab4:	46c0      	nop			@ (mov r8, r8)
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	b004      	add	sp, #16
 8000aba:	bd80      	pop	{r7, pc}

08000abc <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b082      	sub	sp, #8
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]
 8000ac4:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	695b      	ldr	r3, [r3, #20]
 8000aca:	683a      	ldr	r2, [r7, #0]
 8000acc:	2104      	movs	r1, #4
 8000ace:	400a      	ands	r2, r1
 8000ad0:	2107      	movs	r1, #7
 8000ad2:	4091      	lsls	r1, r2
 8000ad4:	000a      	movs	r2, r1
 8000ad6:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8000ad8:	683b      	ldr	r3, [r7, #0]
 8000ada:	2104      	movs	r1, #4
 8000adc:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8000ade:	40da      	lsrs	r2, r3
 8000ae0:	0013      	movs	r3, r2
}
 8000ae2:	0018      	movs	r0, r3
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	b002      	add	sp, #8
 8000ae8:	bd80      	pop	{r7, pc}

08000aea <LL_ADC_REG_SetSequencerRanks>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000aea:	b580      	push	{r7, lr}
 8000aec:	b084      	sub	sp, #16
 8000aee:	af00      	add	r7, sp, #0
 8000af0:	60f8      	str	r0, [r7, #12]
 8000af2:	60b9      	str	r1, [r7, #8]
 8000af4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8000af6:	68fb      	ldr	r3, [r7, #12]
 8000af8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000afa:	68ba      	ldr	r2, [r7, #8]
 8000afc:	211f      	movs	r1, #31
 8000afe:	400a      	ands	r2, r1
 8000b00:	210f      	movs	r1, #15
 8000b02:	4091      	lsls	r1, r2
 8000b04:	000a      	movs	r2, r1
 8000b06:	43d2      	mvns	r2, r2
 8000b08:	401a      	ands	r2, r3
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	0e9b      	lsrs	r3, r3, #26
 8000b0e:	210f      	movs	r1, #15
 8000b10:	4019      	ands	r1, r3
 8000b12:	68bb      	ldr	r3, [r7, #8]
 8000b14:	201f      	movs	r0, #31
 8000b16:	4003      	ands	r3, r0
 8000b18:	4099      	lsls	r1, r3
 8000b1a:	000b      	movs	r3, r1
 8000b1c:	431a      	orrs	r2, r3
 8000b1e:	68fb      	ldr	r3, [r7, #12]
 8000b20:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000b22:	46c0      	nop			@ (mov r8, r8)
 8000b24:	46bd      	mov	sp, r7
 8000b26:	b004      	add	sp, #16
 8000b28:	bd80      	pop	{r7, pc}

08000b2a <LL_ADC_REG_SetSequencerChAdd>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8000b2a:	b580      	push	{r7, lr}
 8000b2c:	b082      	sub	sp, #8
 8000b2e:	af00      	add	r7, sp, #0
 8000b30:	6078      	str	r0, [r7, #4]
 8000b32:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8000b38:	683b      	ldr	r3, [r7, #0]
 8000b3a:	025b      	lsls	r3, r3, #9
 8000b3c:	0a5b      	lsrs	r3, r3, #9
 8000b3e:	431a      	orrs	r2, r3
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000b44:	46c0      	nop			@ (mov r8, r8)
 8000b46:	46bd      	mov	sp, r7
 8000b48:	b002      	add	sp, #8
 8000b4a:	bd80      	pop	{r7, pc}

08000b4c <LL_ADC_REG_SetSequencerChRem>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b082      	sub	sp, #8
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
 8000b54:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000b5a:	683a      	ldr	r2, [r7, #0]
 8000b5c:	0252      	lsls	r2, r2, #9
 8000b5e:	0a52      	lsrs	r2, r2, #9
 8000b60:	43d2      	mvns	r2, r2
 8000b62:	401a      	ands	r2, r3
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000b68:	46c0      	nop			@ (mov r8, r8)
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	b002      	add	sp, #8
 8000b6e:	bd80      	pop	{r7, pc}

08000b70 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b084      	sub	sp, #16
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	60f8      	str	r0, [r7, #12]
 8000b78:	60b9      	str	r1, [r7, #8]
 8000b7a:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8000b7c:	68fb      	ldr	r3, [r7, #12]
 8000b7e:	695b      	ldr	r3, [r3, #20]
 8000b80:	68ba      	ldr	r2, [r7, #8]
 8000b82:	0212      	lsls	r2, r2, #8
 8000b84:	43d2      	mvns	r2, r2
 8000b86:	401a      	ands	r2, r3
 8000b88:	68bb      	ldr	r3, [r7, #8]
 8000b8a:	021b      	lsls	r3, r3, #8
 8000b8c:	6879      	ldr	r1, [r7, #4]
 8000b8e:	400b      	ands	r3, r1
 8000b90:	4904      	ldr	r1, [pc, #16]	@ (8000ba4 <LL_ADC_SetChannelSamplingTime+0x34>)
 8000b92:	400b      	ands	r3, r1
 8000b94:	431a      	orrs	r2, r3
 8000b96:	68fb      	ldr	r3, [r7, #12]
 8000b98:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8000b9a:	46c0      	nop			@ (mov r8, r8)
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	b004      	add	sp, #16
 8000ba0:	bd80      	pop	{r7, pc}
 8000ba2:	46c0      	nop			@ (mov r8, r8)
 8000ba4:	7fffff00 	.word	0x7fffff00

08000ba8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b082      	sub	sp, #8
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	689b      	ldr	r3, [r3, #8]
 8000bb4:	4a05      	ldr	r2, [pc, #20]	@ (8000bcc <LL_ADC_EnableInternalRegulator+0x24>)
 8000bb6:	4013      	ands	r3, r2
 8000bb8:	2280      	movs	r2, #128	@ 0x80
 8000bba:	0552      	lsls	r2, r2, #21
 8000bbc:	431a      	orrs	r2, r3
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8000bc2:	46c0      	nop			@ (mov r8, r8)
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	b002      	add	sp, #8
 8000bc8:	bd80      	pop	{r7, pc}
 8000bca:	46c0      	nop			@ (mov r8, r8)
 8000bcc:	6fffffe8 	.word	0x6fffffe8

08000bd0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b082      	sub	sp, #8
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	689a      	ldr	r2, [r3, #8]
 8000bdc:	2380      	movs	r3, #128	@ 0x80
 8000bde:	055b      	lsls	r3, r3, #21
 8000be0:	401a      	ands	r2, r3
 8000be2:	2380      	movs	r3, #128	@ 0x80
 8000be4:	055b      	lsls	r3, r3, #21
 8000be6:	429a      	cmp	r2, r3
 8000be8:	d101      	bne.n	8000bee <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8000bea:	2301      	movs	r3, #1
 8000bec:	e000      	b.n	8000bf0 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8000bee:	2300      	movs	r3, #0
}
 8000bf0:	0018      	movs	r0, r3
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	b002      	add	sp, #8
 8000bf6:	bd80      	pop	{r7, pc}

08000bf8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b082      	sub	sp, #8
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	689b      	ldr	r3, [r3, #8]
 8000c04:	2201      	movs	r2, #1
 8000c06:	4013      	ands	r3, r2
 8000c08:	2b01      	cmp	r3, #1
 8000c0a:	d101      	bne.n	8000c10 <LL_ADC_IsEnabled+0x18>
 8000c0c:	2301      	movs	r3, #1
 8000c0e:	e000      	b.n	8000c12 <LL_ADC_IsEnabled+0x1a>
 8000c10:	2300      	movs	r3, #0
}
 8000c12:	0018      	movs	r0, r3
 8000c14:	46bd      	mov	sp, r7
 8000c16:	b002      	add	sp, #8
 8000c18:	bd80      	pop	{r7, pc}

08000c1a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8000c1a:	b580      	push	{r7, lr}
 8000c1c:	b082      	sub	sp, #8
 8000c1e:	af00      	add	r7, sp, #0
 8000c20:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	689b      	ldr	r3, [r3, #8]
 8000c26:	2204      	movs	r2, #4
 8000c28:	4013      	ands	r3, r2
 8000c2a:	2b04      	cmp	r3, #4
 8000c2c:	d101      	bne.n	8000c32 <LL_ADC_REG_IsConversionOngoing+0x18>
 8000c2e:	2301      	movs	r3, #1
 8000c30:	e000      	b.n	8000c34 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8000c32:	2300      	movs	r3, #0
}
 8000c34:	0018      	movs	r0, r3
 8000c36:	46bd      	mov	sp, r7
 8000c38:	b002      	add	sp, #8
 8000c3a:	bd80      	pop	{r7, pc}

08000c3c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b088      	sub	sp, #32
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000c44:	231f      	movs	r3, #31
 8000c46:	18fb      	adds	r3, r7, r3
 8000c48:	2200      	movs	r2, #0
 8000c4a:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8000c50:	2300      	movs	r3, #0
 8000c52:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8000c54:	2300      	movs	r3, #0
 8000c56:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d101      	bne.n	8000c62 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8000c5e:	2301      	movs	r3, #1
 8000c60:	e17e      	b.n	8000f60 <HAL_ADC_Init+0x324>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d10a      	bne.n	8000c80 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	0018      	movs	r0, r3
 8000c6e:	f7ff fcf5 	bl	800065c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	2200      	movs	r2, #0
 8000c76:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	2254      	movs	r2, #84	@ 0x54
 8000c7c:	2100      	movs	r1, #0
 8000c7e:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	0018      	movs	r0, r3
 8000c86:	f7ff ffa3 	bl	8000bd0 <LL_ADC_IsInternalRegulatorEnabled>
 8000c8a:	1e03      	subs	r3, r0, #0
 8000c8c:	d114      	bne.n	8000cb8 <HAL_ADC_Init+0x7c>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	0018      	movs	r0, r3
 8000c94:	f7ff ff88 	bl	8000ba8 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8000c98:	4bb3      	ldr	r3, [pc, #716]	@ (8000f68 <HAL_ADC_Init+0x32c>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	49b3      	ldr	r1, [pc, #716]	@ (8000f6c <HAL_ADC_Init+0x330>)
 8000c9e:	0018      	movs	r0, r3
 8000ca0:	f7ff fa32 	bl	8000108 <__udivsi3>
 8000ca4:	0003      	movs	r3, r0
 8000ca6:	005b      	lsls	r3, r3, #1
 8000ca8:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8000caa:	e002      	b.n	8000cb2 <HAL_ADC_Init+0x76>
    {
      wait_loop_index--;
 8000cac:	68fb      	ldr	r3, [r7, #12]
 8000cae:	3b01      	subs	r3, #1
 8000cb0:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8000cb2:	68fb      	ldr	r3, [r7, #12]
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d1f9      	bne.n	8000cac <HAL_ADC_Init+0x70>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	0018      	movs	r0, r3
 8000cbe:	f7ff ff87 	bl	8000bd0 <LL_ADC_IsInternalRegulatorEnabled>
 8000cc2:	1e03      	subs	r3, r0, #0
 8000cc4:	d10f      	bne.n	8000ce6 <HAL_ADC_Init+0xaa>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000cca:	2210      	movs	r2, #16
 8000ccc:	431a      	orrs	r2, r3
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000cd6:	2201      	movs	r2, #1
 8000cd8:	431a      	orrs	r2, r3
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8000cde:	231f      	movs	r3, #31
 8000ce0:	18fb      	adds	r3, r7, r3
 8000ce2:	2201      	movs	r2, #1
 8000ce4:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	0018      	movs	r0, r3
 8000cec:	f7ff ff95 	bl	8000c1a <LL_ADC_REG_IsConversionOngoing>
 8000cf0:	0003      	movs	r3, r0
 8000cf2:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000cf8:	2210      	movs	r2, #16
 8000cfa:	4013      	ands	r3, r2
 8000cfc:	d000      	beq.n	8000d00 <HAL_ADC_Init+0xc4>
 8000cfe:	e122      	b.n	8000f46 <HAL_ADC_Init+0x30a>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8000d00:	693b      	ldr	r3, [r7, #16]
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d000      	beq.n	8000d08 <HAL_ADC_Init+0xcc>
 8000d06:	e11e      	b.n	8000f46 <HAL_ADC_Init+0x30a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d0c:	4a98      	ldr	r2, [pc, #608]	@ (8000f70 <HAL_ADC_Init+0x334>)
 8000d0e:	4013      	ands	r3, r2
 8000d10:	2202      	movs	r2, #2
 8000d12:	431a      	orrs	r2, r3
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	0018      	movs	r0, r3
 8000d1e:	f7ff ff6b 	bl	8000bf8 <LL_ADC_IsEnabled>
 8000d22:	1e03      	subs	r3, r0, #0
 8000d24:	d000      	beq.n	8000d28 <HAL_ADC_Init+0xec>
 8000d26:	e0ad      	b.n	8000e84 <HAL_ADC_Init+0x248>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths: temperature sensor, Vref             */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	7e1b      	ldrb	r3, [r3, #24]
 8000d30:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8000d32:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	7e5b      	ldrb	r3, [r3, #25]
 8000d38:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8000d3a:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	7e9b      	ldrb	r3, [r3, #26]
 8000d40:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8000d42:	431a      	orrs	r2, r3
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d002      	beq.n	8000d52 <HAL_ADC_Init+0x116>
 8000d4c:	2380      	movs	r3, #128	@ 0x80
 8000d4e:	015b      	lsls	r3, r3, #5
 8000d50:	e000      	b.n	8000d54 <HAL_ADC_Init+0x118>
 8000d52:	2300      	movs	r3, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8000d54:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8000d5a:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	691b      	ldr	r3, [r3, #16]
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	da04      	bge.n	8000d6e <HAL_ADC_Init+0x132>
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	691b      	ldr	r3, [r3, #16]
 8000d68:	005b      	lsls	r3, r3, #1
 8000d6a:	085b      	lsrs	r3, r3, #1
 8000d6c:	e001      	b.n	8000d72 <HAL_ADC_Init+0x136>
 8000d6e:	2380      	movs	r3, #128	@ 0x80
 8000d70:	039b      	lsls	r3, r3, #14
                   hadc->Init.DataAlign                                           |
 8000d72:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	212c      	movs	r1, #44	@ 0x2c
 8000d78:	5c5b      	ldrb	r3, [r3, r1]
 8000d7a:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8000d7c:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8000d7e:	69ba      	ldr	r2, [r7, #24]
 8000d80:	4313      	orrs	r3, r2
 8000d82:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	2220      	movs	r2, #32
 8000d88:	5c9b      	ldrb	r3, [r3, r2]
 8000d8a:	2b01      	cmp	r3, #1
 8000d8c:	d115      	bne.n	8000dba <HAL_ADC_Init+0x17e>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	7e9b      	ldrb	r3, [r3, #26]
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d105      	bne.n	8000da2 <HAL_ADC_Init+0x166>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8000d96:	69bb      	ldr	r3, [r7, #24]
 8000d98:	2280      	movs	r2, #128	@ 0x80
 8000d9a:	0252      	lsls	r2, r2, #9
 8000d9c:	4313      	orrs	r3, r2
 8000d9e:	61bb      	str	r3, [r7, #24]
 8000da0:	e00b      	b.n	8000dba <HAL_ADC_Init+0x17e>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000da6:	2220      	movs	r2, #32
 8000da8:	431a      	orrs	r2, r3
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000db2:	2201      	movs	r2, #1
 8000db4:	431a      	orrs	r2, r3
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d00a      	beq.n	8000dd8 <HAL_ADC_Init+0x19c>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000dc6:	23e0      	movs	r3, #224	@ 0xe0
 8000dc8:	005b      	lsls	r3, r3, #1
 8000dca:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge);
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8000dd0:	4313      	orrs	r3, r2
 8000dd2:	69ba      	ldr	r2, [r7, #24]
 8000dd4:	4313      	orrs	r3, r2
 8000dd6:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	68db      	ldr	r3, [r3, #12]
 8000dde:	4a65      	ldr	r2, [pc, #404]	@ (8000f74 <HAL_ADC_Init+0x338>)
 8000de0:	4013      	ands	r3, r2
 8000de2:	0019      	movs	r1, r3
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	69ba      	ldr	r2, [r7, #24]
 8000dea:	430a      	orrs	r2, r1
 8000dec:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	685b      	ldr	r3, [r3, #4]
 8000df2:	0f9b      	lsrs	r3, r3, #30
 8000df4:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8000dfa:	4313      	orrs	r3, r2
 8000dfc:	697a      	ldr	r2, [r7, #20]
 8000dfe:	4313      	orrs	r3, r2
 8000e00:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	223c      	movs	r2, #60	@ 0x3c
 8000e06:	5c9b      	ldrb	r3, [r3, r2]
 8000e08:	2b01      	cmp	r3, #1
 8000e0a:	d111      	bne.n	8000e30 <HAL_ADC_Init+0x1f4>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	685b      	ldr	r3, [r3, #4]
 8000e10:	0f9b      	lsrs	r3, r3, #30
 8000e12:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8000e18:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                     hadc->Init.Oversampling.Ratio         |
 8000e1e:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                     hadc->Init.Oversampling.RightBitShift |
 8000e24:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 8000e26:	697b      	ldr	r3, [r7, #20]
 8000e28:	4313      	orrs	r3, r2
 8000e2a:	2201      	movs	r2, #1
 8000e2c:	4313      	orrs	r3, r2
 8000e2e:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	691b      	ldr	r3, [r3, #16]
 8000e36:	4a50      	ldr	r2, [pc, #320]	@ (8000f78 <HAL_ADC_Init+0x33c>)
 8000e38:	4013      	ands	r3, r2
 8000e3a:	0019      	movs	r1, r3
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	697a      	ldr	r2, [r7, #20]
 8000e42:	430a      	orrs	r2, r1
 8000e44:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	685a      	ldr	r2, [r3, #4]
 8000e4a:	23c0      	movs	r3, #192	@ 0xc0
 8000e4c:	061b      	lsls	r3, r3, #24
 8000e4e:	429a      	cmp	r2, r3
 8000e50:	d018      	beq.n	8000e84 <HAL_ADC_Init+0x248>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8000e56:	2380      	movs	r3, #128	@ 0x80
 8000e58:	05db      	lsls	r3, r3, #23
 8000e5a:	429a      	cmp	r2, r3
 8000e5c:	d012      	beq.n	8000e84 <HAL_ADC_Init+0x248>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8000e62:	2380      	movs	r3, #128	@ 0x80
 8000e64:	061b      	lsls	r3, r3, #24
 8000e66:	429a      	cmp	r2, r3
 8000e68:	d00c      	beq.n	8000e84 <HAL_ADC_Init+0x248>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8000e6a:	4b44      	ldr	r3, [pc, #272]	@ (8000f7c <HAL_ADC_Init+0x340>)
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	4a44      	ldr	r2, [pc, #272]	@ (8000f80 <HAL_ADC_Init+0x344>)
 8000e70:	4013      	ands	r3, r2
 8000e72:	0019      	movs	r1, r3
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	685a      	ldr	r2, [r3, #4]
 8000e78:	23f0      	movs	r3, #240	@ 0xf0
 8000e7a:	039b      	lsls	r3, r3, #14
 8000e7c:	401a      	ands	r2, r3
 8000e7e:	4b3f      	ldr	r3, [pc, #252]	@ (8000f7c <HAL_ADC_Init+0x340>)
 8000e80:	430a      	orrs	r2, r1
 8000e82:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	6818      	ldr	r0, [r3, #0]
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000e8c:	001a      	movs	r2, r3
 8000e8e:	2100      	movs	r1, #0
 8000e90:	f7ff fdf7 	bl	8000a82 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	6818      	ldr	r0, [r3, #0]
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000e9c:	4939      	ldr	r1, [pc, #228]	@ (8000f84 <HAL_ADC_Init+0x348>)
 8000e9e:	001a      	movs	r2, r3
 8000ea0:	f7ff fdef 	bl	8000a82 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	691b      	ldr	r3, [r3, #16]
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d109      	bne.n	8000ec0 <HAL_ADC_Init+0x284>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	2110      	movs	r1, #16
 8000eb8:	4249      	negs	r1, r1
 8000eba:	430a      	orrs	r2, r1
 8000ebc:	629a      	str	r2, [r3, #40]	@ 0x28
 8000ebe:	e018      	b.n	8000ef2 <HAL_ADC_Init+0x2b6>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	691a      	ldr	r2, [r3, #16]
 8000ec4:	2380      	movs	r3, #128	@ 0x80
 8000ec6:	039b      	lsls	r3, r3, #14
 8000ec8:	429a      	cmp	r2, r3
 8000eca:	d112      	bne.n	8000ef2 <HAL_ADC_Init+0x2b6>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	69db      	ldr	r3, [r3, #28]
 8000ed6:	3b01      	subs	r3, #1
 8000ed8:	009b      	lsls	r3, r3, #2
 8000eda:	221c      	movs	r2, #28
 8000edc:	4013      	ands	r3, r2
 8000ede:	2210      	movs	r2, #16
 8000ee0:	4252      	negs	r2, r2
 8000ee2:	409a      	lsls	r2, r3
 8000ee4:	0011      	movs	r1, r2
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	430a      	orrs	r2, r1
 8000ef0:	629a      	str	r2, [r3, #40]	@ 0x28
    {
      /* Nothing to do */
    }
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	2100      	movs	r1, #0
 8000ef8:	0018      	movs	r0, r3
 8000efa:	f7ff fddf 	bl	8000abc <LL_ADC_GetSamplingTimeCommonChannels>
 8000efe:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8000f04:	429a      	cmp	r2, r3
 8000f06:	d10b      	bne.n	8000f20 <HAL_ADC_Init+0x2e4>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f12:	2203      	movs	r2, #3
 8000f14:	4393      	bics	r3, r2
 8000f16:	2201      	movs	r2, #1
 8000f18:	431a      	orrs	r2, r3
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8000f1e:	e01c      	b.n	8000f5a <HAL_ADC_Init+0x31e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f24:	2212      	movs	r2, #18
 8000f26:	4393      	bics	r3, r2
 8000f28:	2210      	movs	r2, #16
 8000f2a:	431a      	orrs	r2, r3
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000f34:	2201      	movs	r2, #1
 8000f36:	431a      	orrs	r2, r3
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8000f3c:	231f      	movs	r3, #31
 8000f3e:	18fb      	adds	r3, r7, r3
 8000f40:	2201      	movs	r2, #1
 8000f42:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8000f44:	e009      	b.n	8000f5a <HAL_ADC_Init+0x31e>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f4a:	2210      	movs	r2, #16
 8000f4c:	431a      	orrs	r2, r3
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8000f52:	231f      	movs	r3, #31
 8000f54:	18fb      	adds	r3, r7, r3
 8000f56:	2201      	movs	r2, #1
 8000f58:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 8000f5a:	231f      	movs	r3, #31
 8000f5c:	18fb      	adds	r3, r7, r3
 8000f5e:	781b      	ldrb	r3, [r3, #0]
}
 8000f60:	0018      	movs	r0, r3
 8000f62:	46bd      	mov	sp, r7
 8000f64:	b008      	add	sp, #32
 8000f66:	bd80      	pop	{r7, pc}
 8000f68:	20000000 	.word	0x20000000
 8000f6c:	00030d40 	.word	0x00030d40
 8000f70:	fffffefd 	.word	0xfffffefd
 8000f74:	ffde0201 	.word	0xffde0201
 8000f78:	1ffffc02 	.word	0x1ffffc02
 8000f7c:	40012708 	.word	0x40012708
 8000f80:	ffc3ffff 	.word	0xffc3ffff
 8000f84:	7fffff04 	.word	0x7fffff04

08000f88 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *sConfig)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b086      	sub	sp, #24
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
 8000f90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f92:	2317      	movs	r3, #23
 8000f94:	18fb      	adds	r3, r7, r3
 8000f96:	2200      	movs	r2, #0
 8000f98:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	60fb      	str	r3, [r7, #12]

    assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	2254      	movs	r2, #84	@ 0x54
 8000fa2:	5c9b      	ldrb	r3, [r3, r2]
 8000fa4:	2b01      	cmp	r3, #1
 8000fa6:	d101      	bne.n	8000fac <HAL_ADC_ConfigChannel+0x24>
 8000fa8:	2302      	movs	r3, #2
 8000faa:	e1be      	b.n	800132a <HAL_ADC_ConfigChannel+0x3a2>
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	2254      	movs	r2, #84	@ 0x54
 8000fb0:	2101      	movs	r1, #1
 8000fb2:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor       */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	0018      	movs	r0, r3
 8000fba:	f7ff fe2e 	bl	8000c1a <LL_ADC_REG_IsConversionOngoing>
 8000fbe:	1e03      	subs	r3, r0, #0
 8000fc0:	d000      	beq.n	8000fc4 <HAL_ADC_ConfigChannel+0x3c>
 8000fc2:	e1a1      	b.n	8001308 <HAL_ADC_ConfigChannel+0x380>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (sConfig->Rank != ADC_RANK_NONE)
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	685b      	ldr	r3, [r3, #4]
 8000fc8:	2b02      	cmp	r3, #2
 8000fca:	d100      	bne.n	8000fce <HAL_ADC_ConfigChannel+0x46>
 8000fcc:	e152      	b.n	8001274 <HAL_ADC_ConfigChannel+0x2ec>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	691a      	ldr	r2, [r3, #16]
 8000fd2:	2380      	movs	r3, #128	@ 0x80
 8000fd4:	061b      	lsls	r3, r3, #24
 8000fd6:	429a      	cmp	r2, r3
 8000fd8:	d004      	beq.n	8000fe4 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8000fde:	4ac2      	ldr	r2, [pc, #776]	@ (80012e8 <HAL_ADC_ConfigChannel+0x360>)
 8000fe0:	4293      	cmp	r3, r2
 8000fe2:	d108      	bne.n	8000ff6 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, sConfig->Channel);
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	681a      	ldr	r2, [r3, #0]
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	0019      	movs	r1, r3
 8000fee:	0010      	movs	r0, r2
 8000ff0:	f7ff fd9b 	bl	8000b2a <LL_ADC_REG_SetSequencerChAdd>
 8000ff4:	e0ed      	b.n	80011d2 <HAL_ADC_ConfigChannel+0x24a>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000ffa:	683b      	ldr	r3, [r7, #0]
 8000ffc:	685b      	ldr	r3, [r3, #4]
 8000ffe:	211f      	movs	r1, #31
 8001000:	400b      	ands	r3, r1
 8001002:	210f      	movs	r1, #15
 8001004:	4099      	lsls	r1, r3
 8001006:	000b      	movs	r3, r1
 8001008:	43db      	mvns	r3, r3
 800100a:	4013      	ands	r3, r2
 800100c:	0019      	movs	r1, r3
 800100e:	683b      	ldr	r3, [r7, #0]
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	025b      	lsls	r3, r3, #9
 8001014:	0a5b      	lsrs	r3, r3, #9
 8001016:	d105      	bne.n	8001024 <HAL_ADC_ConfigChannel+0x9c>
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	0e9b      	lsrs	r3, r3, #26
 800101e:	221f      	movs	r2, #31
 8001020:	4013      	ands	r3, r2
 8001022:	e0bc      	b.n	800119e <HAL_ADC_ConfigChannel+0x216>
 8001024:	683b      	ldr	r3, [r7, #0]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	2201      	movs	r2, #1
 800102a:	4013      	ands	r3, r2
 800102c:	d000      	beq.n	8001030 <HAL_ADC_ConfigChannel+0xa8>
 800102e:	e0b5      	b.n	800119c <HAL_ADC_ConfigChannel+0x214>
 8001030:	683b      	ldr	r3, [r7, #0]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	2202      	movs	r2, #2
 8001036:	4013      	ands	r3, r2
 8001038:	d000      	beq.n	800103c <HAL_ADC_ConfigChannel+0xb4>
 800103a:	e0ad      	b.n	8001198 <HAL_ADC_ConfigChannel+0x210>
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	2204      	movs	r2, #4
 8001042:	4013      	ands	r3, r2
 8001044:	d000      	beq.n	8001048 <HAL_ADC_ConfigChannel+0xc0>
 8001046:	e0a5      	b.n	8001194 <HAL_ADC_ConfigChannel+0x20c>
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	2208      	movs	r2, #8
 800104e:	4013      	ands	r3, r2
 8001050:	d000      	beq.n	8001054 <HAL_ADC_ConfigChannel+0xcc>
 8001052:	e09d      	b.n	8001190 <HAL_ADC_ConfigChannel+0x208>
 8001054:	683b      	ldr	r3, [r7, #0]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	2210      	movs	r2, #16
 800105a:	4013      	ands	r3, r2
 800105c:	d000      	beq.n	8001060 <HAL_ADC_ConfigChannel+0xd8>
 800105e:	e095      	b.n	800118c <HAL_ADC_ConfigChannel+0x204>
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	2220      	movs	r2, #32
 8001066:	4013      	ands	r3, r2
 8001068:	d000      	beq.n	800106c <HAL_ADC_ConfigChannel+0xe4>
 800106a:	e08d      	b.n	8001188 <HAL_ADC_ConfigChannel+0x200>
 800106c:	683b      	ldr	r3, [r7, #0]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	2240      	movs	r2, #64	@ 0x40
 8001072:	4013      	ands	r3, r2
 8001074:	d000      	beq.n	8001078 <HAL_ADC_ConfigChannel+0xf0>
 8001076:	e085      	b.n	8001184 <HAL_ADC_ConfigChannel+0x1fc>
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	2280      	movs	r2, #128	@ 0x80
 800107e:	4013      	ands	r3, r2
 8001080:	d000      	beq.n	8001084 <HAL_ADC_ConfigChannel+0xfc>
 8001082:	e07d      	b.n	8001180 <HAL_ADC_ConfigChannel+0x1f8>
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	681a      	ldr	r2, [r3, #0]
 8001088:	2380      	movs	r3, #128	@ 0x80
 800108a:	005b      	lsls	r3, r3, #1
 800108c:	4013      	ands	r3, r2
 800108e:	d000      	beq.n	8001092 <HAL_ADC_ConfigChannel+0x10a>
 8001090:	e074      	b.n	800117c <HAL_ADC_ConfigChannel+0x1f4>
 8001092:	683b      	ldr	r3, [r7, #0]
 8001094:	681a      	ldr	r2, [r3, #0]
 8001096:	2380      	movs	r3, #128	@ 0x80
 8001098:	009b      	lsls	r3, r3, #2
 800109a:	4013      	ands	r3, r2
 800109c:	d000      	beq.n	80010a0 <HAL_ADC_ConfigChannel+0x118>
 800109e:	e06b      	b.n	8001178 <HAL_ADC_ConfigChannel+0x1f0>
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	681a      	ldr	r2, [r3, #0]
 80010a4:	2380      	movs	r3, #128	@ 0x80
 80010a6:	00db      	lsls	r3, r3, #3
 80010a8:	4013      	ands	r3, r2
 80010aa:	d000      	beq.n	80010ae <HAL_ADC_ConfigChannel+0x126>
 80010ac:	e062      	b.n	8001174 <HAL_ADC_ConfigChannel+0x1ec>
 80010ae:	683b      	ldr	r3, [r7, #0]
 80010b0:	681a      	ldr	r2, [r3, #0]
 80010b2:	2380      	movs	r3, #128	@ 0x80
 80010b4:	011b      	lsls	r3, r3, #4
 80010b6:	4013      	ands	r3, r2
 80010b8:	d000      	beq.n	80010bc <HAL_ADC_ConfigChannel+0x134>
 80010ba:	e059      	b.n	8001170 <HAL_ADC_ConfigChannel+0x1e8>
 80010bc:	683b      	ldr	r3, [r7, #0]
 80010be:	681a      	ldr	r2, [r3, #0]
 80010c0:	2380      	movs	r3, #128	@ 0x80
 80010c2:	015b      	lsls	r3, r3, #5
 80010c4:	4013      	ands	r3, r2
 80010c6:	d151      	bne.n	800116c <HAL_ADC_ConfigChannel+0x1e4>
 80010c8:	683b      	ldr	r3, [r7, #0]
 80010ca:	681a      	ldr	r2, [r3, #0]
 80010cc:	2380      	movs	r3, #128	@ 0x80
 80010ce:	019b      	lsls	r3, r3, #6
 80010d0:	4013      	ands	r3, r2
 80010d2:	d149      	bne.n	8001168 <HAL_ADC_ConfigChannel+0x1e0>
 80010d4:	683b      	ldr	r3, [r7, #0]
 80010d6:	681a      	ldr	r2, [r3, #0]
 80010d8:	2380      	movs	r3, #128	@ 0x80
 80010da:	01db      	lsls	r3, r3, #7
 80010dc:	4013      	ands	r3, r2
 80010de:	d141      	bne.n	8001164 <HAL_ADC_ConfigChannel+0x1dc>
 80010e0:	683b      	ldr	r3, [r7, #0]
 80010e2:	681a      	ldr	r2, [r3, #0]
 80010e4:	2380      	movs	r3, #128	@ 0x80
 80010e6:	021b      	lsls	r3, r3, #8
 80010e8:	4013      	ands	r3, r2
 80010ea:	d139      	bne.n	8001160 <HAL_ADC_ConfigChannel+0x1d8>
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	681a      	ldr	r2, [r3, #0]
 80010f0:	2380      	movs	r3, #128	@ 0x80
 80010f2:	025b      	lsls	r3, r3, #9
 80010f4:	4013      	ands	r3, r2
 80010f6:	d131      	bne.n	800115c <HAL_ADC_ConfigChannel+0x1d4>
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	681a      	ldr	r2, [r3, #0]
 80010fc:	2380      	movs	r3, #128	@ 0x80
 80010fe:	029b      	lsls	r3, r3, #10
 8001100:	4013      	ands	r3, r2
 8001102:	d129      	bne.n	8001158 <HAL_ADC_ConfigChannel+0x1d0>
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	681a      	ldr	r2, [r3, #0]
 8001108:	2380      	movs	r3, #128	@ 0x80
 800110a:	02db      	lsls	r3, r3, #11
 800110c:	4013      	ands	r3, r2
 800110e:	d121      	bne.n	8001154 <HAL_ADC_ConfigChannel+0x1cc>
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	681a      	ldr	r2, [r3, #0]
 8001114:	2380      	movs	r3, #128	@ 0x80
 8001116:	031b      	lsls	r3, r3, #12
 8001118:	4013      	ands	r3, r2
 800111a:	d119      	bne.n	8001150 <HAL_ADC_ConfigChannel+0x1c8>
 800111c:	683b      	ldr	r3, [r7, #0]
 800111e:	681a      	ldr	r2, [r3, #0]
 8001120:	2380      	movs	r3, #128	@ 0x80
 8001122:	035b      	lsls	r3, r3, #13
 8001124:	4013      	ands	r3, r2
 8001126:	d111      	bne.n	800114c <HAL_ADC_ConfigChannel+0x1c4>
 8001128:	683b      	ldr	r3, [r7, #0]
 800112a:	681a      	ldr	r2, [r3, #0]
 800112c:	2380      	movs	r3, #128	@ 0x80
 800112e:	039b      	lsls	r3, r3, #14
 8001130:	4013      	ands	r3, r2
 8001132:	d109      	bne.n	8001148 <HAL_ADC_ConfigChannel+0x1c0>
 8001134:	683b      	ldr	r3, [r7, #0]
 8001136:	681a      	ldr	r2, [r3, #0]
 8001138:	2380      	movs	r3, #128	@ 0x80
 800113a:	03db      	lsls	r3, r3, #15
 800113c:	4013      	ands	r3, r2
 800113e:	d001      	beq.n	8001144 <HAL_ADC_ConfigChannel+0x1bc>
 8001140:	2316      	movs	r3, #22
 8001142:	e02c      	b.n	800119e <HAL_ADC_ConfigChannel+0x216>
 8001144:	2300      	movs	r3, #0
 8001146:	e02a      	b.n	800119e <HAL_ADC_ConfigChannel+0x216>
 8001148:	2315      	movs	r3, #21
 800114a:	e028      	b.n	800119e <HAL_ADC_ConfigChannel+0x216>
 800114c:	2314      	movs	r3, #20
 800114e:	e026      	b.n	800119e <HAL_ADC_ConfigChannel+0x216>
 8001150:	2313      	movs	r3, #19
 8001152:	e024      	b.n	800119e <HAL_ADC_ConfigChannel+0x216>
 8001154:	2312      	movs	r3, #18
 8001156:	e022      	b.n	800119e <HAL_ADC_ConfigChannel+0x216>
 8001158:	2311      	movs	r3, #17
 800115a:	e020      	b.n	800119e <HAL_ADC_ConfigChannel+0x216>
 800115c:	2310      	movs	r3, #16
 800115e:	e01e      	b.n	800119e <HAL_ADC_ConfigChannel+0x216>
 8001160:	230f      	movs	r3, #15
 8001162:	e01c      	b.n	800119e <HAL_ADC_ConfigChannel+0x216>
 8001164:	230e      	movs	r3, #14
 8001166:	e01a      	b.n	800119e <HAL_ADC_ConfigChannel+0x216>
 8001168:	230d      	movs	r3, #13
 800116a:	e018      	b.n	800119e <HAL_ADC_ConfigChannel+0x216>
 800116c:	230c      	movs	r3, #12
 800116e:	e016      	b.n	800119e <HAL_ADC_ConfigChannel+0x216>
 8001170:	230b      	movs	r3, #11
 8001172:	e014      	b.n	800119e <HAL_ADC_ConfigChannel+0x216>
 8001174:	230a      	movs	r3, #10
 8001176:	e012      	b.n	800119e <HAL_ADC_ConfigChannel+0x216>
 8001178:	2309      	movs	r3, #9
 800117a:	e010      	b.n	800119e <HAL_ADC_ConfigChannel+0x216>
 800117c:	2308      	movs	r3, #8
 800117e:	e00e      	b.n	800119e <HAL_ADC_ConfigChannel+0x216>
 8001180:	2307      	movs	r3, #7
 8001182:	e00c      	b.n	800119e <HAL_ADC_ConfigChannel+0x216>
 8001184:	2306      	movs	r3, #6
 8001186:	e00a      	b.n	800119e <HAL_ADC_ConfigChannel+0x216>
 8001188:	2305      	movs	r3, #5
 800118a:	e008      	b.n	800119e <HAL_ADC_ConfigChannel+0x216>
 800118c:	2304      	movs	r3, #4
 800118e:	e006      	b.n	800119e <HAL_ADC_ConfigChannel+0x216>
 8001190:	2303      	movs	r3, #3
 8001192:	e004      	b.n	800119e <HAL_ADC_ConfigChannel+0x216>
 8001194:	2302      	movs	r3, #2
 8001196:	e002      	b.n	800119e <HAL_ADC_ConfigChannel+0x216>
 8001198:	2301      	movs	r3, #1
 800119a:	e000      	b.n	800119e <HAL_ADC_ConfigChannel+0x216>
 800119c:	2300      	movs	r3, #0
 800119e:	683a      	ldr	r2, [r7, #0]
 80011a0:	6852      	ldr	r2, [r2, #4]
 80011a2:	201f      	movs	r0, #31
 80011a4:	4002      	ands	r2, r0
 80011a6:	4093      	lsls	r3, r2
 80011a8:	000a      	movs	r2, r1
 80011aa:	431a      	orrs	r2, r3
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	685b      	ldr	r3, [r3, #4]
 80011b4:	089b      	lsrs	r3, r3, #2
 80011b6:	1c5a      	adds	r2, r3, #1
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	69db      	ldr	r3, [r3, #28]
 80011bc:	429a      	cmp	r2, r3
 80011be:	d808      	bhi.n	80011d2 <HAL_ADC_ConfigChannel+0x24a>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	6818      	ldr	r0, [r3, #0]
 80011c4:	683b      	ldr	r3, [r7, #0]
 80011c6:	6859      	ldr	r1, [r3, #4]
 80011c8:	683b      	ldr	r3, [r7, #0]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	001a      	movs	r2, r3
 80011ce:	f7ff fc8c 	bl	8000aea <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	6818      	ldr	r0, [r3, #0]
 80011d6:	683b      	ldr	r3, [r7, #0]
 80011d8:	6819      	ldr	r1, [r3, #0]
 80011da:	683b      	ldr	r3, [r7, #0]
 80011dc:	689b      	ldr	r3, [r3, #8]
 80011de:	001a      	movs	r2, r3
 80011e0:	f7ff fcc6 	bl	8000b70 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80011e4:	683b      	ldr	r3, [r7, #0]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	db00      	blt.n	80011ee <HAL_ADC_ConfigChannel+0x266>
 80011ec:	e096      	b.n	800131c <HAL_ADC_ConfigChannel+0x394>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80011ee:	4b3f      	ldr	r3, [pc, #252]	@ (80012ec <HAL_ADC_ConfigChannel+0x364>)
 80011f0:	0018      	movs	r0, r3
 80011f2:	f7ff fc39 	bl	8000a68 <LL_ADC_GetCommonPathInternalCh>
 80011f6:	0003      	movs	r3, r0
 80011f8:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80011fa:	683b      	ldr	r3, [r7, #0]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	4a3c      	ldr	r2, [pc, #240]	@ (80012f0 <HAL_ADC_ConfigChannel+0x368>)
 8001200:	4293      	cmp	r3, r2
 8001202:	d123      	bne.n	800124c <HAL_ADC_ConfigChannel+0x2c4>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001204:	693a      	ldr	r2, [r7, #16]
 8001206:	2380      	movs	r3, #128	@ 0x80
 8001208:	041b      	lsls	r3, r3, #16
 800120a:	4013      	ands	r3, r2
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800120c:	d11e      	bne.n	800124c <HAL_ADC_ConfigChannel+0x2c4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800120e:	693b      	ldr	r3, [r7, #16]
 8001210:	2280      	movs	r2, #128	@ 0x80
 8001212:	0412      	lsls	r2, r2, #16
 8001214:	4313      	orrs	r3, r2
 8001216:	4a35      	ldr	r2, [pc, #212]	@ (80012ec <HAL_ADC_ConfigChannel+0x364>)
 8001218:	0019      	movs	r1, r3
 800121a:	0010      	movs	r0, r2
 800121c:	f7ff fc10 	bl	8000a40 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 8001220:	4b34      	ldr	r3, [pc, #208]	@ (80012f4 <HAL_ADC_ConfigChannel+0x36c>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	4934      	ldr	r1, [pc, #208]	@ (80012f8 <HAL_ADC_ConfigChannel+0x370>)
 8001226:	0018      	movs	r0, r3
 8001228:	f7fe ff6e 	bl	8000108 <__udivsi3>
 800122c:	0003      	movs	r3, r0
 800122e:	001a      	movs	r2, r3
 8001230:	0013      	movs	r3, r2
 8001232:	005b      	lsls	r3, r3, #1
 8001234:	189b      	adds	r3, r3, r2
 8001236:	009b      	lsls	r3, r3, #2
 8001238:	3301      	adds	r3, #1
 800123a:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800123c:	e002      	b.n	8001244 <HAL_ADC_ConfigChannel+0x2bc>
          {
            wait_loop_index--;
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	3b01      	subs	r3, #1
 8001242:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	2b00      	cmp	r3, #0
 8001248:	d1f9      	bne.n	800123e <HAL_ADC_ConfigChannel+0x2b6>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800124a:	e067      	b.n	800131c <HAL_ADC_ConfigChannel+0x394>
          }
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	4a2a      	ldr	r2, [pc, #168]	@ (80012fc <HAL_ADC_ConfigChannel+0x374>)
 8001252:	4293      	cmp	r3, r2
 8001254:	d162      	bne.n	800131c <HAL_ADC_ConfigChannel+0x394>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001256:	693a      	ldr	r2, [r7, #16]
 8001258:	2380      	movs	r3, #128	@ 0x80
 800125a:	03db      	lsls	r3, r3, #15
 800125c:	4013      	ands	r3, r2
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800125e:	d15d      	bne.n	800131c <HAL_ADC_ConfigChannel+0x394>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001260:	693b      	ldr	r3, [r7, #16]
 8001262:	2280      	movs	r2, #128	@ 0x80
 8001264:	03d2      	lsls	r2, r2, #15
 8001266:	4313      	orrs	r3, r2
 8001268:	4a20      	ldr	r2, [pc, #128]	@ (80012ec <HAL_ADC_ConfigChannel+0x364>)
 800126a:	0019      	movs	r1, r3
 800126c:	0010      	movs	r0, r2
 800126e:	f7ff fbe7 	bl	8000a40 <LL_ADC_SetCommonPathInternalCh>
 8001272:	e053      	b.n	800131c <HAL_ADC_ConfigChannel+0x394>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	691a      	ldr	r2, [r3, #16]
 8001278:	2380      	movs	r3, #128	@ 0x80
 800127a:	061b      	lsls	r3, r3, #24
 800127c:	429a      	cmp	r2, r3
 800127e:	d004      	beq.n	800128a <HAL_ADC_ConfigChannel+0x302>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001284:	4a18      	ldr	r2, [pc, #96]	@ (80012e8 <HAL_ADC_ConfigChannel+0x360>)
 8001286:	4293      	cmp	r3, r2
 8001288:	d107      	bne.n	800129a <HAL_ADC_ConfigChannel+0x312>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, sConfig->Channel);
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681a      	ldr	r2, [r3, #0]
 800128e:	683b      	ldr	r3, [r7, #0]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	0019      	movs	r1, r3
 8001294:	0010      	movs	r0, r2
 8001296:	f7ff fc59 	bl	8000b4c <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: VrefInt/TempSensor.       */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800129a:	683b      	ldr	r3, [r7, #0]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	2b00      	cmp	r3, #0
 80012a0:	da3c      	bge.n	800131c <HAL_ADC_ConfigChannel+0x394>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80012a2:	4b12      	ldr	r3, [pc, #72]	@ (80012ec <HAL_ADC_ConfigChannel+0x364>)
 80012a4:	0018      	movs	r0, r3
 80012a6:	f7ff fbdf 	bl	8000a68 <LL_ADC_GetCommonPathInternalCh>
 80012aa:	0003      	movs	r3, r0
 80012ac:	613b      	str	r3, [r7, #16]

        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80012ae:	683b      	ldr	r3, [r7, #0]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	4a0f      	ldr	r2, [pc, #60]	@ (80012f0 <HAL_ADC_ConfigChannel+0x368>)
 80012b4:	4293      	cmp	r3, r2
 80012b6:	d108      	bne.n	80012ca <HAL_ADC_ConfigChannel+0x342>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80012b8:	693b      	ldr	r3, [r7, #16]
 80012ba:	4a11      	ldr	r2, [pc, #68]	@ (8001300 <HAL_ADC_ConfigChannel+0x378>)
 80012bc:	4013      	ands	r3, r2
 80012be:	4a0b      	ldr	r2, [pc, #44]	@ (80012ec <HAL_ADC_ConfigChannel+0x364>)
 80012c0:	0019      	movs	r1, r3
 80012c2:	0010      	movs	r0, r2
 80012c4:	f7ff fbbc 	bl	8000a40 <LL_ADC_SetCommonPathInternalCh>
 80012c8:	e028      	b.n	800131c <HAL_ADC_ConfigChannel+0x394>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80012ca:	683b      	ldr	r3, [r7, #0]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	4a0b      	ldr	r2, [pc, #44]	@ (80012fc <HAL_ADC_ConfigChannel+0x374>)
 80012d0:	4293      	cmp	r3, r2
 80012d2:	d123      	bne.n	800131c <HAL_ADC_ConfigChannel+0x394>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80012d4:	693b      	ldr	r3, [r7, #16]
 80012d6:	4a0b      	ldr	r2, [pc, #44]	@ (8001304 <HAL_ADC_ConfigChannel+0x37c>)
 80012d8:	4013      	ands	r3, r2
 80012da:	4a04      	ldr	r2, [pc, #16]	@ (80012ec <HAL_ADC_ConfigChannel+0x364>)
 80012dc:	0019      	movs	r1, r3
 80012de:	0010      	movs	r0, r2
 80012e0:	f7ff fbae 	bl	8000a40 <LL_ADC_SetCommonPathInternalCh>
 80012e4:	e01a      	b.n	800131c <HAL_ADC_ConfigChannel+0x394>
 80012e6:	46c0      	nop			@ (mov r8, r8)
 80012e8:	80000004 	.word	0x80000004
 80012ec:	40012708 	.word	0x40012708
 80012f0:	a4000200 	.word	0xa4000200
 80012f4:	20000000 	.word	0x20000000
 80012f8:	00030d40 	.word	0x00030d40
 80012fc:	a8000400 	.word	0xa8000400
 8001300:	ff7fffff 	.word	0xff7fffff
 8001304:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800130c:	2220      	movs	r2, #32
 800130e:	431a      	orrs	r2, r3
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001314:	2317      	movs	r3, #23
 8001316:	18fb      	adds	r3, r7, r3
 8001318:	2201      	movs	r2, #1
 800131a:	701a      	strb	r2, [r3, #0]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	2254      	movs	r2, #84	@ 0x54
 8001320:	2100      	movs	r1, #0
 8001322:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return tmp_hal_status;
 8001324:	2317      	movs	r3, #23
 8001326:	18fb      	adds	r3, r7, r3
 8001328:	781b      	ldrb	r3, [r3, #0]
}
 800132a:	0018      	movs	r0, r3
 800132c:	46bd      	mov	sp, r7
 800132e:	b006      	add	sp, #24
 8001330:	bd80      	pop	{r7, pc}
 8001332:	46c0      	nop			@ (mov r8, r8)

08001334 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b082      	sub	sp, #8
 8001338:	af00      	add	r7, sp, #0
 800133a:	0002      	movs	r2, r0
 800133c:	1dfb      	adds	r3, r7, #7
 800133e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001340:	1dfb      	adds	r3, r7, #7
 8001342:	781b      	ldrb	r3, [r3, #0]
 8001344:	2b7f      	cmp	r3, #127	@ 0x7f
 8001346:	d809      	bhi.n	800135c <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001348:	1dfb      	adds	r3, r7, #7
 800134a:	781b      	ldrb	r3, [r3, #0]
 800134c:	001a      	movs	r2, r3
 800134e:	231f      	movs	r3, #31
 8001350:	401a      	ands	r2, r3
 8001352:	4b04      	ldr	r3, [pc, #16]	@ (8001364 <__NVIC_EnableIRQ+0x30>)
 8001354:	2101      	movs	r1, #1
 8001356:	4091      	lsls	r1, r2
 8001358:	000a      	movs	r2, r1
 800135a:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 800135c:	46c0      	nop			@ (mov r8, r8)
 800135e:	46bd      	mov	sp, r7
 8001360:	b002      	add	sp, #8
 8001362:	bd80      	pop	{r7, pc}
 8001364:	e000e100 	.word	0xe000e100

08001368 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001368:	b590      	push	{r4, r7, lr}
 800136a:	b083      	sub	sp, #12
 800136c:	af00      	add	r7, sp, #0
 800136e:	0002      	movs	r2, r0
 8001370:	6039      	str	r1, [r7, #0]
 8001372:	1dfb      	adds	r3, r7, #7
 8001374:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001376:	1dfb      	adds	r3, r7, #7
 8001378:	781b      	ldrb	r3, [r3, #0]
 800137a:	2b7f      	cmp	r3, #127	@ 0x7f
 800137c:	d828      	bhi.n	80013d0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800137e:	4a2f      	ldr	r2, [pc, #188]	@ (800143c <__NVIC_SetPriority+0xd4>)
 8001380:	1dfb      	adds	r3, r7, #7
 8001382:	781b      	ldrb	r3, [r3, #0]
 8001384:	b25b      	sxtb	r3, r3
 8001386:	089b      	lsrs	r3, r3, #2
 8001388:	33c0      	adds	r3, #192	@ 0xc0
 800138a:	009b      	lsls	r3, r3, #2
 800138c:	589b      	ldr	r3, [r3, r2]
 800138e:	1dfa      	adds	r2, r7, #7
 8001390:	7812      	ldrb	r2, [r2, #0]
 8001392:	0011      	movs	r1, r2
 8001394:	2203      	movs	r2, #3
 8001396:	400a      	ands	r2, r1
 8001398:	00d2      	lsls	r2, r2, #3
 800139a:	21ff      	movs	r1, #255	@ 0xff
 800139c:	4091      	lsls	r1, r2
 800139e:	000a      	movs	r2, r1
 80013a0:	43d2      	mvns	r2, r2
 80013a2:	401a      	ands	r2, r3
 80013a4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	019b      	lsls	r3, r3, #6
 80013aa:	22ff      	movs	r2, #255	@ 0xff
 80013ac:	401a      	ands	r2, r3
 80013ae:	1dfb      	adds	r3, r7, #7
 80013b0:	781b      	ldrb	r3, [r3, #0]
 80013b2:	0018      	movs	r0, r3
 80013b4:	2303      	movs	r3, #3
 80013b6:	4003      	ands	r3, r0
 80013b8:	00db      	lsls	r3, r3, #3
 80013ba:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80013bc:	481f      	ldr	r0, [pc, #124]	@ (800143c <__NVIC_SetPriority+0xd4>)
 80013be:	1dfb      	adds	r3, r7, #7
 80013c0:	781b      	ldrb	r3, [r3, #0]
 80013c2:	b25b      	sxtb	r3, r3
 80013c4:	089b      	lsrs	r3, r3, #2
 80013c6:	430a      	orrs	r2, r1
 80013c8:	33c0      	adds	r3, #192	@ 0xc0
 80013ca:	009b      	lsls	r3, r3, #2
 80013cc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80013ce:	e031      	b.n	8001434 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80013d0:	4a1b      	ldr	r2, [pc, #108]	@ (8001440 <__NVIC_SetPriority+0xd8>)
 80013d2:	1dfb      	adds	r3, r7, #7
 80013d4:	781b      	ldrb	r3, [r3, #0]
 80013d6:	0019      	movs	r1, r3
 80013d8:	230f      	movs	r3, #15
 80013da:	400b      	ands	r3, r1
 80013dc:	3b08      	subs	r3, #8
 80013de:	089b      	lsrs	r3, r3, #2
 80013e0:	3306      	adds	r3, #6
 80013e2:	009b      	lsls	r3, r3, #2
 80013e4:	18d3      	adds	r3, r2, r3
 80013e6:	3304      	adds	r3, #4
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	1dfa      	adds	r2, r7, #7
 80013ec:	7812      	ldrb	r2, [r2, #0]
 80013ee:	0011      	movs	r1, r2
 80013f0:	2203      	movs	r2, #3
 80013f2:	400a      	ands	r2, r1
 80013f4:	00d2      	lsls	r2, r2, #3
 80013f6:	21ff      	movs	r1, #255	@ 0xff
 80013f8:	4091      	lsls	r1, r2
 80013fa:	000a      	movs	r2, r1
 80013fc:	43d2      	mvns	r2, r2
 80013fe:	401a      	ands	r2, r3
 8001400:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001402:	683b      	ldr	r3, [r7, #0]
 8001404:	019b      	lsls	r3, r3, #6
 8001406:	22ff      	movs	r2, #255	@ 0xff
 8001408:	401a      	ands	r2, r3
 800140a:	1dfb      	adds	r3, r7, #7
 800140c:	781b      	ldrb	r3, [r3, #0]
 800140e:	0018      	movs	r0, r3
 8001410:	2303      	movs	r3, #3
 8001412:	4003      	ands	r3, r0
 8001414:	00db      	lsls	r3, r3, #3
 8001416:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001418:	4809      	ldr	r0, [pc, #36]	@ (8001440 <__NVIC_SetPriority+0xd8>)
 800141a:	1dfb      	adds	r3, r7, #7
 800141c:	781b      	ldrb	r3, [r3, #0]
 800141e:	001c      	movs	r4, r3
 8001420:	230f      	movs	r3, #15
 8001422:	4023      	ands	r3, r4
 8001424:	3b08      	subs	r3, #8
 8001426:	089b      	lsrs	r3, r3, #2
 8001428:	430a      	orrs	r2, r1
 800142a:	3306      	adds	r3, #6
 800142c:	009b      	lsls	r3, r3, #2
 800142e:	18c3      	adds	r3, r0, r3
 8001430:	3304      	adds	r3, #4
 8001432:	601a      	str	r2, [r3, #0]
}
 8001434:	46c0      	nop			@ (mov r8, r8)
 8001436:	46bd      	mov	sp, r7
 8001438:	b003      	add	sp, #12
 800143a:	bd90      	pop	{r4, r7, pc}
 800143c:	e000e100 	.word	0xe000e100
 8001440:	e000ed00 	.word	0xe000ed00

08001444 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b082      	sub	sp, #8
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	1e5a      	subs	r2, r3, #1
 8001450:	2380      	movs	r3, #128	@ 0x80
 8001452:	045b      	lsls	r3, r3, #17
 8001454:	429a      	cmp	r2, r3
 8001456:	d301      	bcc.n	800145c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001458:	2301      	movs	r3, #1
 800145a:	e010      	b.n	800147e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800145c:	4b0a      	ldr	r3, [pc, #40]	@ (8001488 <SysTick_Config+0x44>)
 800145e:	687a      	ldr	r2, [r7, #4]
 8001460:	3a01      	subs	r2, #1
 8001462:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001464:	2301      	movs	r3, #1
 8001466:	425b      	negs	r3, r3
 8001468:	2103      	movs	r1, #3
 800146a:	0018      	movs	r0, r3
 800146c:	f7ff ff7c 	bl	8001368 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001470:	4b05      	ldr	r3, [pc, #20]	@ (8001488 <SysTick_Config+0x44>)
 8001472:	2200      	movs	r2, #0
 8001474:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001476:	4b04      	ldr	r3, [pc, #16]	@ (8001488 <SysTick_Config+0x44>)
 8001478:	2207      	movs	r2, #7
 800147a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800147c:	2300      	movs	r3, #0
}
 800147e:	0018      	movs	r0, r3
 8001480:	46bd      	mov	sp, r7
 8001482:	b002      	add	sp, #8
 8001484:	bd80      	pop	{r7, pc}
 8001486:	46c0      	nop			@ (mov r8, r8)
 8001488:	e000e010 	.word	0xe000e010

0800148c <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b084      	sub	sp, #16
 8001490:	af00      	add	r7, sp, #0
 8001492:	60b9      	str	r1, [r7, #8]
 8001494:	607a      	str	r2, [r7, #4]
 8001496:	210f      	movs	r1, #15
 8001498:	187b      	adds	r3, r7, r1
 800149a:	1c02      	adds	r2, r0, #0
 800149c:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800149e:	68ba      	ldr	r2, [r7, #8]
 80014a0:	187b      	adds	r3, r7, r1
 80014a2:	781b      	ldrb	r3, [r3, #0]
 80014a4:	b25b      	sxtb	r3, r3
 80014a6:	0011      	movs	r1, r2
 80014a8:	0018      	movs	r0, r3
 80014aa:	f7ff ff5d 	bl	8001368 <__NVIC_SetPriority>
}
 80014ae:	46c0      	nop			@ (mov r8, r8)
 80014b0:	46bd      	mov	sp, r7
 80014b2:	b004      	add	sp, #16
 80014b4:	bd80      	pop	{r7, pc}

080014b6 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *         CMSIS device file (stm32c0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014b6:	b580      	push	{r7, lr}
 80014b8:	b082      	sub	sp, #8
 80014ba:	af00      	add	r7, sp, #0
 80014bc:	0002      	movs	r2, r0
 80014be:	1dfb      	adds	r3, r7, #7
 80014c0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80014c2:	1dfb      	adds	r3, r7, #7
 80014c4:	781b      	ldrb	r3, [r3, #0]
 80014c6:	b25b      	sxtb	r3, r3
 80014c8:	0018      	movs	r0, r3
 80014ca:	f7ff ff33 	bl	8001334 <__NVIC_EnableIRQ>
}
 80014ce:	46c0      	nop			@ (mov r8, r8)
 80014d0:	46bd      	mov	sp, r7
 80014d2:	b002      	add	sp, #8
 80014d4:	bd80      	pop	{r7, pc}

080014d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80014d6:	b580      	push	{r7, lr}
 80014d8:	b082      	sub	sp, #8
 80014da:	af00      	add	r7, sp, #0
 80014dc:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	0018      	movs	r0, r3
 80014e2:	f7ff ffaf 	bl	8001444 <SysTick_Config>
 80014e6:	0003      	movs	r3, r0
}
 80014e8:	0018      	movs	r0, r3
 80014ea:	46bd      	mov	sp, r7
 80014ec:	b002      	add	sp, #8
 80014ee:	bd80      	pop	{r7, pc}

080014f0 <HAL_DMA_Init>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b082      	sub	sp, #8
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d101      	bne.n	8001502 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80014fe:	2301      	movs	r3, #1
 8001500:	e077      	b.n	80015f2 <HAL_DMA_Init+0x102>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* calculation of the channel index */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	4a3d      	ldr	r2, [pc, #244]	@ (80015fc <HAL_DMA_Init+0x10c>)
 8001508:	4694      	mov	ip, r2
 800150a:	4463      	add	r3, ip
 800150c:	2114      	movs	r1, #20
 800150e:	0018      	movs	r0, r3
 8001510:	f7fe fdfa 	bl	8000108 <__udivsi3>
 8001514:	0003      	movs	r3, r0
                                                                                (uint32_t)DMA1_Channel1)) << 2U;
 8001516:	009a      	lsls	r2, r3, #2
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	2225      	movs	r2, #37	@ 0x25
 8001520:	2102      	movs	r1, #2
 8001522:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	681a      	ldr	r2, [r3, #0]
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	4934      	ldr	r1, [pc, #208]	@ (8001600 <HAL_DMA_Init+0x110>)
 8001530:	400a      	ands	r2, r1
 8001532:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	6819      	ldr	r1, [r3, #0]
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	689a      	ldr	r2, [r3, #8]
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	68db      	ldr	r3, [r3, #12]
 8001542:	431a      	orrs	r2, r3
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	691b      	ldr	r3, [r3, #16]
 8001548:	431a      	orrs	r2, r3
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	695b      	ldr	r3, [r3, #20]
 800154e:	431a      	orrs	r2, r3
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	699b      	ldr	r3, [r3, #24]
 8001554:	431a      	orrs	r2, r3
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	69db      	ldr	r3, [r3, #28]
 800155a:	431a      	orrs	r2, r3
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	6a1b      	ldr	r3, [r3, #32]
 8001560:	431a      	orrs	r2, r3
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	430a      	orrs	r2, r1
 8001568:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	0018      	movs	r0, r3
 800156e:	f000 f8fb 	bl	8001768 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	689a      	ldr	r2, [r3, #8]
 8001576:	2380      	movs	r3, #128	@ 0x80
 8001578:	01db      	lsls	r3, r3, #7
 800157a:	429a      	cmp	r2, r3
 800157c:	d102      	bne.n	8001584 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	2200      	movs	r2, #0
 8001582:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	685a      	ldr	r2, [r3, #4]
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800158c:	21ff      	movs	r1, #255	@ 0xff
 800158e:	400a      	ands	r2, r1
 8001590:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001596:	687a      	ldr	r2, [r7, #4]
 8001598:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800159a:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	685b      	ldr	r3, [r3, #4]
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d011      	beq.n	80015c8 <HAL_DMA_Init+0xd8>
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	685b      	ldr	r3, [r3, #4]
 80015a8:	2b04      	cmp	r3, #4
 80015aa:	d80d      	bhi.n	80015c8 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	0018      	movs	r0, r3
 80015b0:	f000 f906 	bl	80017c0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80015b8:	2200      	movs	r2, #0
 80015ba:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80015c0:	687a      	ldr	r2, [r7, #4]
 80015c2:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80015c4:	605a      	str	r2, [r3, #4]
 80015c6:	e008      	b.n	80015da <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	2200      	movs	r2, #0
 80015cc:	651a      	str	r2, [r3, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	2200      	movs	r2, #0
 80015d2:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	2200      	movs	r2, #0
 80015d8:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	2200      	movs	r2, #0
 80015de:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	2225      	movs	r2, #37	@ 0x25
 80015e4:	2101      	movs	r1, #1
 80015e6:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	2224      	movs	r2, #36	@ 0x24
 80015ec:	2100      	movs	r1, #0
 80015ee:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80015f0:	2300      	movs	r3, #0
}
 80015f2:	0018      	movs	r0, r3
 80015f4:	46bd      	mov	sp, r7
 80015f6:	b002      	add	sp, #8
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	46c0      	nop			@ (mov r8, r8)
 80015fc:	bffdfff8 	.word	0xbffdfff8
 8001600:	ffff800f 	.word	0xffff800f

08001604 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b084      	sub	sp, #16
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = DMA1->ISR;
 800160c:	4b55      	ldr	r3, [pc, #340]	@ (8001764 <HAL_DMA_IRQHandler+0x160>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800161e:	221c      	movs	r2, #28
 8001620:	4013      	ands	r3, r2
 8001622:	2204      	movs	r2, #4
 8001624:	409a      	lsls	r2, r3
 8001626:	0013      	movs	r3, r2
 8001628:	68fa      	ldr	r2, [r7, #12]
 800162a:	4013      	ands	r3, r2
 800162c:	d027      	beq.n	800167e <HAL_DMA_IRQHandler+0x7a>
 800162e:	68bb      	ldr	r3, [r7, #8]
 8001630:	2204      	movs	r2, #4
 8001632:	4013      	ands	r3, r2
 8001634:	d023      	beq.n	800167e <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	2220      	movs	r2, #32
 800163e:	4013      	ands	r3, r2
 8001640:	d107      	bne.n	8001652 <HAL_DMA_IRQHandler+0x4e>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	681a      	ldr	r2, [r3, #0]
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	2104      	movs	r1, #4
 800164e:	438a      	bics	r2, r1
 8001650:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)));
 8001652:	4b44      	ldr	r3, [pc, #272]	@ (8001764 <HAL_DMA_IRQHandler+0x160>)
 8001654:	6859      	ldr	r1, [r3, #4]
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800165a:	221c      	movs	r2, #28
 800165c:	4013      	ands	r3, r2
 800165e:	2204      	movs	r2, #4
 8001660:	409a      	lsls	r2, r3
 8001662:	4b40      	ldr	r3, [pc, #256]	@ (8001764 <HAL_DMA_IRQHandler+0x160>)
 8001664:	430a      	orrs	r2, r1
 8001666:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800166c:	2b00      	cmp	r3, #0
 800166e:	d100      	bne.n	8001672 <HAL_DMA_IRQHandler+0x6e>
 8001670:	e073      	b.n	800175a <HAL_DMA_IRQHandler+0x156>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001676:	687a      	ldr	r2, [r7, #4]
 8001678:	0010      	movs	r0, r2
 800167a:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800167c:	e06d      	b.n	800175a <HAL_DMA_IRQHandler+0x156>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001682:	221c      	movs	r2, #28
 8001684:	4013      	ands	r3, r2
 8001686:	2202      	movs	r2, #2
 8001688:	409a      	lsls	r2, r3
 800168a:	0013      	movs	r3, r2
 800168c:	68fa      	ldr	r2, [r7, #12]
 800168e:	4013      	ands	r3, r2
 8001690:	d02e      	beq.n	80016f0 <HAL_DMA_IRQHandler+0xec>
 8001692:	68bb      	ldr	r3, [r7, #8]
 8001694:	2202      	movs	r2, #2
 8001696:	4013      	ands	r3, r2
 8001698:	d02a      	beq.n	80016f0 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	2220      	movs	r2, #32
 80016a2:	4013      	ands	r3, r2
 80016a4:	d10b      	bne.n	80016be <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	681a      	ldr	r2, [r3, #0]
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	210a      	movs	r1, #10
 80016b2:	438a      	bics	r2, r1
 80016b4:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	2225      	movs	r2, #37	@ 0x25
 80016ba:	2101      	movs	r1, #1
 80016bc:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)));
 80016be:	4b29      	ldr	r3, [pc, #164]	@ (8001764 <HAL_DMA_IRQHandler+0x160>)
 80016c0:	6859      	ldr	r1, [r3, #4]
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016c6:	221c      	movs	r2, #28
 80016c8:	4013      	ands	r3, r2
 80016ca:	2202      	movs	r2, #2
 80016cc:	409a      	lsls	r2, r3
 80016ce:	4b25      	ldr	r3, [pc, #148]	@ (8001764 <HAL_DMA_IRQHandler+0x160>)
 80016d0:	430a      	orrs	r2, r1
 80016d2:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	2224      	movs	r2, #36	@ 0x24
 80016d8:	2100      	movs	r1, #0
 80016da:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d03a      	beq.n	800175a <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016e8:	687a      	ldr	r2, [r7, #4]
 80016ea:	0010      	movs	r0, r2
 80016ec:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80016ee:	e034      	b.n	800175a <HAL_DMA_IRQHandler+0x156>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016f4:	221c      	movs	r2, #28
 80016f6:	4013      	ands	r3, r2
 80016f8:	2208      	movs	r2, #8
 80016fa:	409a      	lsls	r2, r3
 80016fc:	0013      	movs	r3, r2
 80016fe:	68fa      	ldr	r2, [r7, #12]
 8001700:	4013      	ands	r3, r2
 8001702:	d02b      	beq.n	800175c <HAL_DMA_IRQHandler+0x158>
 8001704:	68bb      	ldr	r3, [r7, #8]
 8001706:	2208      	movs	r2, #8
 8001708:	4013      	ands	r3, r2
 800170a:	d027      	beq.n	800175c <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	681a      	ldr	r2, [r3, #0]
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	210e      	movs	r1, #14
 8001718:	438a      	bics	r2, r1
 800171a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1cU)));
 800171c:	4b11      	ldr	r3, [pc, #68]	@ (8001764 <HAL_DMA_IRQHandler+0x160>)
 800171e:	6859      	ldr	r1, [r3, #4]
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001724:	221c      	movs	r2, #28
 8001726:	4013      	ands	r3, r2
 8001728:	2201      	movs	r2, #1
 800172a:	409a      	lsls	r2, r3
 800172c:	4b0d      	ldr	r3, [pc, #52]	@ (8001764 <HAL_DMA_IRQHandler+0x160>)
 800172e:	430a      	orrs	r2, r1
 8001730:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	2201      	movs	r2, #1
 8001736:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	2225      	movs	r2, #37	@ 0x25
 800173c:	2101      	movs	r1, #1
 800173e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	2224      	movs	r2, #36	@ 0x24
 8001744:	2100      	movs	r1, #0
 8001746:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800174c:	2b00      	cmp	r3, #0
 800174e:	d005      	beq.n	800175c <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001754:	687a      	ldr	r2, [r7, #4]
 8001756:	0010      	movs	r0, r2
 8001758:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800175a:	46c0      	nop			@ (mov r8, r8)
 800175c:	46c0      	nop			@ (mov r8, r8)
}
 800175e:	46bd      	mov	sp, r7
 8001760:	b004      	add	sp, #16
 8001762:	bd80      	pop	{r7, pc}
 8001764:	40020000 	.word	0x40020000

08001768 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b084      	sub	sp, #16
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	001a      	movs	r2, r3
 8001776:	23ff      	movs	r3, #255	@ 0xff
 8001778:	4013      	ands	r3, r2
 800177a:	3b08      	subs	r3, #8
 800177c:	2114      	movs	r1, #20
 800177e:	0018      	movs	r0, r3
 8001780:	f7fe fcc2 	bl	8000108 <__udivsi3>
 8001784:	0003      	movs	r3, r0
 8001786:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
                                                             ((hdma->ChannelIndex >> 2U) * \
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800178c:	089b      	lsrs	r3, r3, #2
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
 800178e:	4a0a      	ldr	r2, [pc, #40]	@ (80017b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8001790:	4694      	mov	ip, r2
 8001792:	4463      	add	r3, ip
 8001794:	009b      	lsls	r3, r3, #2
 8001796:	001a      	movs	r2, r3
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	645a      	str	r2, [r3, #68]	@ 0x44
                                                              ((uint32_t)DMAMUX1_Channel1 - \
                                                               (uint32_t)DMAMUX1_Channel0)));
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	4a07      	ldr	r2, [pc, #28]	@ (80017bc <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 80017a0:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1cU);
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	221c      	movs	r2, #28
 80017a6:	4013      	ands	r3, r2
 80017a8:	2201      	movs	r2, #1
 80017aa:	409a      	lsls	r2, r3
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 80017b0:	46c0      	nop			@ (mov r8, r8)
 80017b2:	46bd      	mov	sp, r7
 80017b4:	b004      	add	sp, #16
 80017b6:	bd80      	pop	{r7, pc}
 80017b8:	10008200 	.word	0x10008200
 80017bc:	40020880 	.word	0x40020880

080017c0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b084      	sub	sp, #16
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	685b      	ldr	r3, [r3, #4]
 80017cc:	22ff      	movs	r2, #255	@ 0xff
 80017ce:	4013      	ands	r3, r2
 80017d0:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + \
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	4a0a      	ldr	r2, [pc, #40]	@ (8001800 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80017d6:	4694      	mov	ip, r2
 80017d8:	4463      	add	r3, ip
 80017da:	009b      	lsls	r3, r3, #2
 80017dc:	001a      	movs	r2, r3
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	651a      	str	r2, [r3, #80]	@ 0x50
                                                                    ((request - 1U) * 4U)));

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	4a07      	ldr	r2, [pc, #28]	@ (8001804 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80017e6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to 4, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	3b01      	subs	r3, #1
 80017ec:	2203      	movs	r2, #3
 80017ee:	4013      	ands	r3, r2
 80017f0:	2201      	movs	r2, #1
 80017f2:	409a      	lsls	r2, r3
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	659a      	str	r2, [r3, #88]	@ 0x58
}
 80017f8:	46c0      	nop			@ (mov r8, r8)
 80017fa:	46bd      	mov	sp, r7
 80017fc:	b004      	add	sp, #16
 80017fe:	bd80      	pop	{r7, pc}
 8001800:	1000823f 	.word	0x1000823f
 8001804:	40020940 	.word	0x40020940

08001808 <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b086      	sub	sp, #24
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
 8001810:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8001812:	2300      	movs	r3, #0
 8001814:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001816:	e14d      	b.n	8001ab4 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	2101      	movs	r1, #1
 800181e:	693a      	ldr	r2, [r7, #16]
 8001820:	4091      	lsls	r1, r2
 8001822:	000a      	movs	r2, r1
 8001824:	4013      	ands	r3, r2
 8001826:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	2b00      	cmp	r3, #0
 800182c:	d100      	bne.n	8001830 <HAL_GPIO_Init+0x28>
 800182e:	e13e      	b.n	8001aae <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	685b      	ldr	r3, [r3, #4]
 8001834:	2b02      	cmp	r3, #2
 8001836:	d003      	beq.n	8001840 <HAL_GPIO_Init+0x38>
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	685b      	ldr	r3, [r3, #4]
 800183c:	2b12      	cmp	r3, #18
 800183e:	d125      	bne.n	800188c <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8001840:	693b      	ldr	r3, [r7, #16]
 8001842:	08da      	lsrs	r2, r3, #3
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	3208      	adds	r2, #8
 8001848:	0092      	lsls	r2, r2, #2
 800184a:	58d3      	ldr	r3, [r2, r3]
 800184c:	617b      	str	r3, [r7, #20]
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 800184e:	693b      	ldr	r3, [r7, #16]
 8001850:	2207      	movs	r2, #7
 8001852:	4013      	ands	r3, r2
 8001854:	009b      	lsls	r3, r3, #2
 8001856:	220f      	movs	r2, #15
 8001858:	409a      	lsls	r2, r3
 800185a:	0013      	movs	r3, r2
 800185c:	43da      	mvns	r2, r3
 800185e:	697b      	ldr	r3, [r7, #20]
 8001860:	4013      	ands	r3, r2
 8001862:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	691b      	ldr	r3, [r3, #16]
 8001868:	220f      	movs	r2, #15
 800186a:	401a      	ands	r2, r3
 800186c:	693b      	ldr	r3, [r7, #16]
 800186e:	2107      	movs	r1, #7
 8001870:	400b      	ands	r3, r1
 8001872:	009b      	lsls	r3, r3, #2
 8001874:	409a      	lsls	r2, r3
 8001876:	0013      	movs	r3, r2
 8001878:	697a      	ldr	r2, [r7, #20]
 800187a:	4313      	orrs	r3, r2
 800187c:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 800187e:	693b      	ldr	r3, [r7, #16]
 8001880:	08da      	lsrs	r2, r3, #3
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	3208      	adds	r2, #8
 8001886:	0092      	lsls	r2, r2, #2
 8001888:	6979      	ldr	r1, [r7, #20]
 800188a:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8001892:	693b      	ldr	r3, [r7, #16]
 8001894:	005b      	lsls	r3, r3, #1
 8001896:	2203      	movs	r2, #3
 8001898:	409a      	lsls	r2, r3
 800189a:	0013      	movs	r3, r2
 800189c:	43da      	mvns	r2, r3
 800189e:	697b      	ldr	r3, [r7, #20]
 80018a0:	4013      	ands	r3, r2
 80018a2:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	2203      	movs	r2, #3
 80018aa:	401a      	ands	r2, r3
 80018ac:	693b      	ldr	r3, [r7, #16]
 80018ae:	005b      	lsls	r3, r3, #1
 80018b0:	409a      	lsls	r2, r3
 80018b2:	0013      	movs	r3, r2
 80018b4:	697a      	ldr	r2, [r7, #20]
 80018b6:	4313      	orrs	r3, r2
 80018b8:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	697a      	ldr	r2, [r7, #20]
 80018be:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	2b01      	cmp	r3, #1
 80018c6:	d00b      	beq.n	80018e0 <HAL_GPIO_Init+0xd8>
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	685b      	ldr	r3, [r3, #4]
 80018cc:	2b02      	cmp	r3, #2
 80018ce:	d007      	beq.n	80018e0 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80018d4:	2b11      	cmp	r3, #17
 80018d6:	d003      	beq.n	80018e0 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	685b      	ldr	r3, [r3, #4]
 80018dc:	2b12      	cmp	r3, #18
 80018de:	d130      	bne.n	8001942 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	689b      	ldr	r3, [r3, #8]
 80018e4:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80018e6:	693b      	ldr	r3, [r7, #16]
 80018e8:	005b      	lsls	r3, r3, #1
 80018ea:	2203      	movs	r2, #3
 80018ec:	409a      	lsls	r2, r3
 80018ee:	0013      	movs	r3, r2
 80018f0:	43da      	mvns	r2, r3
 80018f2:	697b      	ldr	r3, [r7, #20]
 80018f4:	4013      	ands	r3, r2
 80018f6:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80018f8:	683b      	ldr	r3, [r7, #0]
 80018fa:	68da      	ldr	r2, [r3, #12]
 80018fc:	693b      	ldr	r3, [r7, #16]
 80018fe:	005b      	lsls	r3, r3, #1
 8001900:	409a      	lsls	r2, r3
 8001902:	0013      	movs	r3, r2
 8001904:	697a      	ldr	r2, [r7, #20]
 8001906:	4313      	orrs	r3, r2
 8001908:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	697a      	ldr	r2, [r7, #20]
 800190e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001916:	2201      	movs	r2, #1
 8001918:	693b      	ldr	r3, [r7, #16]
 800191a:	409a      	lsls	r2, r3
 800191c:	0013      	movs	r3, r2
 800191e:	43da      	mvns	r2, r3
 8001920:	697b      	ldr	r3, [r7, #20]
 8001922:	4013      	ands	r3, r2
 8001924:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001926:	683b      	ldr	r3, [r7, #0]
 8001928:	685b      	ldr	r3, [r3, #4]
 800192a:	091b      	lsrs	r3, r3, #4
 800192c:	2201      	movs	r2, #1
 800192e:	401a      	ands	r2, r3
 8001930:	693b      	ldr	r3, [r7, #16]
 8001932:	409a      	lsls	r2, r3
 8001934:	0013      	movs	r3, r2
 8001936:	697a      	ldr	r2, [r7, #20]
 8001938:	4313      	orrs	r3, r2
 800193a:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	697a      	ldr	r2, [r7, #20]
 8001940:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	685b      	ldr	r3, [r3, #4]
 8001946:	2b03      	cmp	r3, #3
 8001948:	d017      	beq.n	800197a <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	68db      	ldr	r3, [r3, #12]
 800194e:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8001950:	693b      	ldr	r3, [r7, #16]
 8001952:	005b      	lsls	r3, r3, #1
 8001954:	2203      	movs	r2, #3
 8001956:	409a      	lsls	r2, r3
 8001958:	0013      	movs	r3, r2
 800195a:	43da      	mvns	r2, r3
 800195c:	697b      	ldr	r3, [r7, #20]
 800195e:	4013      	ands	r3, r2
 8001960:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	689a      	ldr	r2, [r3, #8]
 8001966:	693b      	ldr	r3, [r7, #16]
 8001968:	005b      	lsls	r3, r3, #1
 800196a:	409a      	lsls	r2, r3
 800196c:	0013      	movs	r3, r2
 800196e:	697a      	ldr	r2, [r7, #20]
 8001970:	4313      	orrs	r3, r2
 8001972:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	697a      	ldr	r2, [r7, #20]
 8001978:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	685a      	ldr	r2, [r3, #4]
 800197e:	2380      	movs	r3, #128	@ 0x80
 8001980:	055b      	lsls	r3, r3, #21
 8001982:	4013      	ands	r3, r2
 8001984:	d100      	bne.n	8001988 <HAL_GPIO_Init+0x180>
 8001986:	e092      	b.n	8001aae <HAL_GPIO_Init+0x2a6>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8001988:	4a50      	ldr	r2, [pc, #320]	@ (8001acc <HAL_GPIO_Init+0x2c4>)
 800198a:	693b      	ldr	r3, [r7, #16]
 800198c:	089b      	lsrs	r3, r3, #2
 800198e:	3318      	adds	r3, #24
 8001990:	009b      	lsls	r3, r3, #2
 8001992:	589b      	ldr	r3, [r3, r2]
 8001994:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001996:	693b      	ldr	r3, [r7, #16]
 8001998:	2203      	movs	r2, #3
 800199a:	4013      	ands	r3, r2
 800199c:	00db      	lsls	r3, r3, #3
 800199e:	220f      	movs	r2, #15
 80019a0:	409a      	lsls	r2, r3
 80019a2:	0013      	movs	r3, r2
 80019a4:	43da      	mvns	r2, r3
 80019a6:	697b      	ldr	r3, [r7, #20]
 80019a8:	4013      	ands	r3, r2
 80019aa:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80019ac:	687a      	ldr	r2, [r7, #4]
 80019ae:	23a0      	movs	r3, #160	@ 0xa0
 80019b0:	05db      	lsls	r3, r3, #23
 80019b2:	429a      	cmp	r2, r3
 80019b4:	d013      	beq.n	80019de <HAL_GPIO_Init+0x1d6>
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	4a45      	ldr	r2, [pc, #276]	@ (8001ad0 <HAL_GPIO_Init+0x2c8>)
 80019ba:	4293      	cmp	r3, r2
 80019bc:	d00d      	beq.n	80019da <HAL_GPIO_Init+0x1d2>
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	4a44      	ldr	r2, [pc, #272]	@ (8001ad4 <HAL_GPIO_Init+0x2cc>)
 80019c2:	4293      	cmp	r3, r2
 80019c4:	d007      	beq.n	80019d6 <HAL_GPIO_Init+0x1ce>
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	4a43      	ldr	r2, [pc, #268]	@ (8001ad8 <HAL_GPIO_Init+0x2d0>)
 80019ca:	4293      	cmp	r3, r2
 80019cc:	d101      	bne.n	80019d2 <HAL_GPIO_Init+0x1ca>
 80019ce:	2305      	movs	r3, #5
 80019d0:	e006      	b.n	80019e0 <HAL_GPIO_Init+0x1d8>
 80019d2:	2306      	movs	r3, #6
 80019d4:	e004      	b.n	80019e0 <HAL_GPIO_Init+0x1d8>
 80019d6:	2302      	movs	r3, #2
 80019d8:	e002      	b.n	80019e0 <HAL_GPIO_Init+0x1d8>
 80019da:	2301      	movs	r3, #1
 80019dc:	e000      	b.n	80019e0 <HAL_GPIO_Init+0x1d8>
 80019de:	2300      	movs	r3, #0
 80019e0:	693a      	ldr	r2, [r7, #16]
 80019e2:	2103      	movs	r1, #3
 80019e4:	400a      	ands	r2, r1
 80019e6:	00d2      	lsls	r2, r2, #3
 80019e8:	4093      	lsls	r3, r2
 80019ea:	697a      	ldr	r2, [r7, #20]
 80019ec:	4313      	orrs	r3, r2
 80019ee:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 80019f0:	4936      	ldr	r1, [pc, #216]	@ (8001acc <HAL_GPIO_Init+0x2c4>)
 80019f2:	693b      	ldr	r3, [r7, #16]
 80019f4:	089b      	lsrs	r3, r3, #2
 80019f6:	3318      	adds	r3, #24
 80019f8:	009b      	lsls	r3, r3, #2
 80019fa:	697a      	ldr	r2, [r7, #20]
 80019fc:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 80019fe:	4a33      	ldr	r2, [pc, #204]	@ (8001acc <HAL_GPIO_Init+0x2c4>)
 8001a00:	2380      	movs	r3, #128	@ 0x80
 8001a02:	58d3      	ldr	r3, [r2, r3]
 8001a04:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	43da      	mvns	r2, r3
 8001a0a:	697b      	ldr	r3, [r7, #20]
 8001a0c:	4013      	ands	r3, r2
 8001a0e:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	685a      	ldr	r2, [r3, #4]
 8001a14:	2380      	movs	r3, #128	@ 0x80
 8001a16:	025b      	lsls	r3, r3, #9
 8001a18:	4013      	ands	r3, r2
 8001a1a:	d003      	beq.n	8001a24 <HAL_GPIO_Init+0x21c>
        {
          tmp |= iocurrent;
 8001a1c:	697a      	ldr	r2, [r7, #20]
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	4313      	orrs	r3, r2
 8001a22:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8001a24:	4929      	ldr	r1, [pc, #164]	@ (8001acc <HAL_GPIO_Init+0x2c4>)
 8001a26:	2280      	movs	r2, #128	@ 0x80
 8001a28:	697b      	ldr	r3, [r7, #20]
 8001a2a:	508b      	str	r3, [r1, r2]

        tmp = EXTI->EMR1;
 8001a2c:	4a27      	ldr	r2, [pc, #156]	@ (8001acc <HAL_GPIO_Init+0x2c4>)
 8001a2e:	2384      	movs	r3, #132	@ 0x84
 8001a30:	58d3      	ldr	r3, [r2, r3]
 8001a32:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	43da      	mvns	r2, r3
 8001a38:	697b      	ldr	r3, [r7, #20]
 8001a3a:	4013      	ands	r3, r2
 8001a3c:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	685a      	ldr	r2, [r3, #4]
 8001a42:	2380      	movs	r3, #128	@ 0x80
 8001a44:	029b      	lsls	r3, r3, #10
 8001a46:	4013      	ands	r3, r2
 8001a48:	d003      	beq.n	8001a52 <HAL_GPIO_Init+0x24a>
        {
          tmp |= iocurrent;
 8001a4a:	697a      	ldr	r2, [r7, #20]
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	4313      	orrs	r3, r2
 8001a50:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8001a52:	491e      	ldr	r1, [pc, #120]	@ (8001acc <HAL_GPIO_Init+0x2c4>)
 8001a54:	2284      	movs	r2, #132	@ 0x84
 8001a56:	697b      	ldr	r3, [r7, #20]
 8001a58:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8001a5a:	4b1c      	ldr	r3, [pc, #112]	@ (8001acc <HAL_GPIO_Init+0x2c4>)
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	43da      	mvns	r2, r3
 8001a64:	697b      	ldr	r3, [r7, #20]
 8001a66:	4013      	ands	r3, r2
 8001a68:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001a6a:	683b      	ldr	r3, [r7, #0]
 8001a6c:	685a      	ldr	r2, [r3, #4]
 8001a6e:	2380      	movs	r3, #128	@ 0x80
 8001a70:	035b      	lsls	r3, r3, #13
 8001a72:	4013      	ands	r3, r2
 8001a74:	d003      	beq.n	8001a7e <HAL_GPIO_Init+0x276>
        {
          tmp |= iocurrent;
 8001a76:	697a      	ldr	r2, [r7, #20]
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	4313      	orrs	r3, r2
 8001a7c:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8001a7e:	4b13      	ldr	r3, [pc, #76]	@ (8001acc <HAL_GPIO_Init+0x2c4>)
 8001a80:	697a      	ldr	r2, [r7, #20]
 8001a82:	601a      	str	r2, [r3, #0]

        tmp = EXTI->FTSR1;
 8001a84:	4b11      	ldr	r3, [pc, #68]	@ (8001acc <HAL_GPIO_Init+0x2c4>)
 8001a86:	685b      	ldr	r3, [r3, #4]
 8001a88:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	43da      	mvns	r2, r3
 8001a8e:	697b      	ldr	r3, [r7, #20]
 8001a90:	4013      	ands	r3, r2
 8001a92:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	685a      	ldr	r2, [r3, #4]
 8001a98:	2380      	movs	r3, #128	@ 0x80
 8001a9a:	039b      	lsls	r3, r3, #14
 8001a9c:	4013      	ands	r3, r2
 8001a9e:	d003      	beq.n	8001aa8 <HAL_GPIO_Init+0x2a0>
        {
          tmp |= iocurrent;
 8001aa0:	697a      	ldr	r2, [r7, #20]
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	4313      	orrs	r3, r2
 8001aa6:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8001aa8:	4b08      	ldr	r3, [pc, #32]	@ (8001acc <HAL_GPIO_Init+0x2c4>)
 8001aaa:	697a      	ldr	r2, [r7, #20]
 8001aac:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 8001aae:	693b      	ldr	r3, [r7, #16]
 8001ab0:	3301      	adds	r3, #1
 8001ab2:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	681a      	ldr	r2, [r3, #0]
 8001ab8:	693b      	ldr	r3, [r7, #16]
 8001aba:	40da      	lsrs	r2, r3
 8001abc:	1e13      	subs	r3, r2, #0
 8001abe:	d000      	beq.n	8001ac2 <HAL_GPIO_Init+0x2ba>
 8001ac0:	e6aa      	b.n	8001818 <HAL_GPIO_Init+0x10>
  }
}
 8001ac2:	46c0      	nop			@ (mov r8, r8)
 8001ac4:	46c0      	nop			@ (mov r8, r8)
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	b006      	add	sp, #24
 8001aca:	bd80      	pop	{r7, pc}
 8001acc:	40021800 	.word	0x40021800
 8001ad0:	50000400 	.word	0x50000400
 8001ad4:	50000800 	.word	0x50000800
 8001ad8:	50001400 	.word	0x50001400

08001adc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b082      	sub	sp, #8
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	0002      	movs	r2, r0
 8001ae4:	1dbb      	adds	r3, r7, #6
 8001ae6:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 8001ae8:	4b10      	ldr	r3, [pc, #64]	@ (8001b2c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8001aea:	68db      	ldr	r3, [r3, #12]
 8001aec:	1dba      	adds	r2, r7, #6
 8001aee:	8812      	ldrh	r2, [r2, #0]
 8001af0:	4013      	ands	r3, r2
 8001af2:	d008      	beq.n	8001b06 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8001af4:	4b0d      	ldr	r3, [pc, #52]	@ (8001b2c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8001af6:	1dba      	adds	r2, r7, #6
 8001af8:	8812      	ldrh	r2, [r2, #0]
 8001afa:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8001afc:	1dbb      	adds	r3, r7, #6
 8001afe:	881b      	ldrh	r3, [r3, #0]
 8001b00:	0018      	movs	r0, r3
 8001b02:	f000 f815 	bl	8001b30 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 8001b06:	4b09      	ldr	r3, [pc, #36]	@ (8001b2c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8001b08:	691b      	ldr	r3, [r3, #16]
 8001b0a:	1dba      	adds	r2, r7, #6
 8001b0c:	8812      	ldrh	r2, [r2, #0]
 8001b0e:	4013      	ands	r3, r2
 8001b10:	d008      	beq.n	8001b24 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8001b12:	4b06      	ldr	r3, [pc, #24]	@ (8001b2c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8001b14:	1dba      	adds	r2, r7, #6
 8001b16:	8812      	ldrh	r2, [r2, #0]
 8001b18:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8001b1a:	1dbb      	adds	r3, r7, #6
 8001b1c:	881b      	ldrh	r3, [r3, #0]
 8001b1e:	0018      	movs	r0, r3
 8001b20:	f000 f810 	bl	8001b44 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8001b24:	46c0      	nop			@ (mov r8, r8)
 8001b26:	46bd      	mov	sp, r7
 8001b28:	b002      	add	sp, #8
 8001b2a:	bd80      	pop	{r7, pc}
 8001b2c:	40021800 	.word	0x40021800

08001b30 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b082      	sub	sp, #8
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	0002      	movs	r2, r0
 8001b38:	1dbb      	adds	r3, r7, #6
 8001b3a:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8001b3c:	46c0      	nop			@ (mov r8, r8)
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	b002      	add	sp, #8
 8001b42:	bd80      	pop	{r7, pc}

08001b44 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b082      	sub	sp, #8
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	0002      	movs	r2, r0
 8001b4c:	1dbb      	adds	r3, r7, #6
 8001b4e:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 8001b50:	46c0      	nop			@ (mov r8, r8)
 8001b52:	46bd      	mov	sp, r7
 8001b54:	b002      	add	sp, #8
 8001b56:	bd80      	pop	{r7, pc}

08001b58 <HAL_RCC_OscConfig>:
            must adjust the number of CPU wait states in their application (SystemClock_Config() API)
            before calling the HAL_RCC_OscConfig() API to update the HSI48 clock division factor.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b086      	sub	sp, #24
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d101      	bne.n	8001b6a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b66:	2301      	movs	r3, #1
 8001b68:	e1d0      	b.n	8001f0c <HAL_RCC_OscConfig+0x3b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	2201      	movs	r2, #1
 8001b70:	4013      	ands	r3, r2
 8001b72:	d100      	bne.n	8001b76 <HAL_RCC_OscConfig+0x1e>
 8001b74:	e069      	b.n	8001c4a <HAL_RCC_OscConfig+0xf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001b76:	4bc8      	ldr	r3, [pc, #800]	@ (8001e98 <HAL_RCC_OscConfig+0x340>)
 8001b78:	689b      	ldr	r3, [r3, #8]
 8001b7a:	2238      	movs	r2, #56	@ 0x38
 8001b7c:	4013      	ands	r3, r2
 8001b7e:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 8001b80:	697b      	ldr	r3, [r7, #20]
 8001b82:	2b08      	cmp	r3, #8
 8001b84:	d105      	bne.n	8001b92 <HAL_RCC_OscConfig+0x3a>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	685b      	ldr	r3, [r3, #4]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d15d      	bne.n	8001c4a <HAL_RCC_OscConfig+0xf2>
      {
        return HAL_ERROR;
 8001b8e:	2301      	movs	r3, #1
 8001b90:	e1bc      	b.n	8001f0c <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	685a      	ldr	r2, [r3, #4]
 8001b96:	2380      	movs	r3, #128	@ 0x80
 8001b98:	025b      	lsls	r3, r3, #9
 8001b9a:	429a      	cmp	r2, r3
 8001b9c:	d107      	bne.n	8001bae <HAL_RCC_OscConfig+0x56>
 8001b9e:	4bbe      	ldr	r3, [pc, #760]	@ (8001e98 <HAL_RCC_OscConfig+0x340>)
 8001ba0:	681a      	ldr	r2, [r3, #0]
 8001ba2:	4bbd      	ldr	r3, [pc, #756]	@ (8001e98 <HAL_RCC_OscConfig+0x340>)
 8001ba4:	2180      	movs	r1, #128	@ 0x80
 8001ba6:	0249      	lsls	r1, r1, #9
 8001ba8:	430a      	orrs	r2, r1
 8001baa:	601a      	str	r2, [r3, #0]
 8001bac:	e020      	b.n	8001bf0 <HAL_RCC_OscConfig+0x98>
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	685a      	ldr	r2, [r3, #4]
 8001bb2:	23a0      	movs	r3, #160	@ 0xa0
 8001bb4:	02db      	lsls	r3, r3, #11
 8001bb6:	429a      	cmp	r2, r3
 8001bb8:	d10e      	bne.n	8001bd8 <HAL_RCC_OscConfig+0x80>
 8001bba:	4bb7      	ldr	r3, [pc, #732]	@ (8001e98 <HAL_RCC_OscConfig+0x340>)
 8001bbc:	681a      	ldr	r2, [r3, #0]
 8001bbe:	4bb6      	ldr	r3, [pc, #728]	@ (8001e98 <HAL_RCC_OscConfig+0x340>)
 8001bc0:	2180      	movs	r1, #128	@ 0x80
 8001bc2:	02c9      	lsls	r1, r1, #11
 8001bc4:	430a      	orrs	r2, r1
 8001bc6:	601a      	str	r2, [r3, #0]
 8001bc8:	4bb3      	ldr	r3, [pc, #716]	@ (8001e98 <HAL_RCC_OscConfig+0x340>)
 8001bca:	681a      	ldr	r2, [r3, #0]
 8001bcc:	4bb2      	ldr	r3, [pc, #712]	@ (8001e98 <HAL_RCC_OscConfig+0x340>)
 8001bce:	2180      	movs	r1, #128	@ 0x80
 8001bd0:	0249      	lsls	r1, r1, #9
 8001bd2:	430a      	orrs	r2, r1
 8001bd4:	601a      	str	r2, [r3, #0]
 8001bd6:	e00b      	b.n	8001bf0 <HAL_RCC_OscConfig+0x98>
 8001bd8:	4baf      	ldr	r3, [pc, #700]	@ (8001e98 <HAL_RCC_OscConfig+0x340>)
 8001bda:	681a      	ldr	r2, [r3, #0]
 8001bdc:	4bae      	ldr	r3, [pc, #696]	@ (8001e98 <HAL_RCC_OscConfig+0x340>)
 8001bde:	49af      	ldr	r1, [pc, #700]	@ (8001e9c <HAL_RCC_OscConfig+0x344>)
 8001be0:	400a      	ands	r2, r1
 8001be2:	601a      	str	r2, [r3, #0]
 8001be4:	4bac      	ldr	r3, [pc, #688]	@ (8001e98 <HAL_RCC_OscConfig+0x340>)
 8001be6:	681a      	ldr	r2, [r3, #0]
 8001be8:	4bab      	ldr	r3, [pc, #684]	@ (8001e98 <HAL_RCC_OscConfig+0x340>)
 8001bea:	49ad      	ldr	r1, [pc, #692]	@ (8001ea0 <HAL_RCC_OscConfig+0x348>)
 8001bec:	400a      	ands	r2, r1
 8001bee:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	685b      	ldr	r3, [r3, #4]
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d014      	beq.n	8001c22 <HAL_RCC_OscConfig+0xca>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bf8:	f7fe ff0c 	bl	8000a14 <HAL_GetTick>
 8001bfc:	0003      	movs	r3, r0
 8001bfe:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c00:	e008      	b.n	8001c14 <HAL_RCC_OscConfig+0xbc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001c02:	f7fe ff07 	bl	8000a14 <HAL_GetTick>
 8001c06:	0002      	movs	r2, r0
 8001c08:	693b      	ldr	r3, [r7, #16]
 8001c0a:	1ad3      	subs	r3, r2, r3
 8001c0c:	2b64      	cmp	r3, #100	@ 0x64
 8001c0e:	d901      	bls.n	8001c14 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8001c10:	2303      	movs	r3, #3
 8001c12:	e17b      	b.n	8001f0c <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c14:	4ba0      	ldr	r3, [pc, #640]	@ (8001e98 <HAL_RCC_OscConfig+0x340>)
 8001c16:	681a      	ldr	r2, [r3, #0]
 8001c18:	2380      	movs	r3, #128	@ 0x80
 8001c1a:	029b      	lsls	r3, r3, #10
 8001c1c:	4013      	ands	r3, r2
 8001c1e:	d0f0      	beq.n	8001c02 <HAL_RCC_OscConfig+0xaa>
 8001c20:	e013      	b.n	8001c4a <HAL_RCC_OscConfig+0xf2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c22:	f7fe fef7 	bl	8000a14 <HAL_GetTick>
 8001c26:	0003      	movs	r3, r0
 8001c28:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001c2a:	e008      	b.n	8001c3e <HAL_RCC_OscConfig+0xe6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001c2c:	f7fe fef2 	bl	8000a14 <HAL_GetTick>
 8001c30:	0002      	movs	r2, r0
 8001c32:	693b      	ldr	r3, [r7, #16]
 8001c34:	1ad3      	subs	r3, r2, r3
 8001c36:	2b64      	cmp	r3, #100	@ 0x64
 8001c38:	d901      	bls.n	8001c3e <HAL_RCC_OscConfig+0xe6>
          {
            return HAL_TIMEOUT;
 8001c3a:	2303      	movs	r3, #3
 8001c3c:	e166      	b.n	8001f0c <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001c3e:	4b96      	ldr	r3, [pc, #600]	@ (8001e98 <HAL_RCC_OscConfig+0x340>)
 8001c40:	681a      	ldr	r2, [r3, #0]
 8001c42:	2380      	movs	r3, #128	@ 0x80
 8001c44:	029b      	lsls	r3, r3, #10
 8001c46:	4013      	ands	r3, r2
 8001c48:	d1f0      	bne.n	8001c2c <HAL_RCC_OscConfig+0xd4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	2202      	movs	r2, #2
 8001c50:	4013      	ands	r3, r2
 8001c52:	d100      	bne.n	8001c56 <HAL_RCC_OscConfig+0xfe>
 8001c54:	e086      	b.n	8001d64 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c56:	4b90      	ldr	r3, [pc, #576]	@ (8001e98 <HAL_RCC_OscConfig+0x340>)
 8001c58:	689b      	ldr	r3, [r3, #8]
 8001c5a:	2238      	movs	r2, #56	@ 0x38
 8001c5c:	4013      	ands	r3, r2
 8001c5e:	617b      	str	r3, [r7, #20]

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8001c60:	697b      	ldr	r3, [r7, #20]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d12f      	bne.n	8001cc6 <HAL_RCC_OscConfig+0x16e>
    {
      /* When HSI is used as system clock it can not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	68db      	ldr	r3, [r3, #12]
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d101      	bne.n	8001c72 <HAL_RCC_OscConfig+0x11a>
      {
        return HAL_ERROR;
 8001c6e:	2301      	movs	r3, #1
 8001c70:	e14c      	b.n	8001f0c <HAL_RCC_OscConfig+0x3b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c72:	4b89      	ldr	r3, [pc, #548]	@ (8001e98 <HAL_RCC_OscConfig+0x340>)
 8001c74:	685b      	ldr	r3, [r3, #4]
 8001c76:	4a8b      	ldr	r2, [pc, #556]	@ (8001ea4 <HAL_RCC_OscConfig+0x34c>)
 8001c78:	4013      	ands	r3, r2
 8001c7a:	0019      	movs	r1, r3
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	695b      	ldr	r3, [r3, #20]
 8001c80:	021a      	lsls	r2, r3, #8
 8001c82:	4b85      	ldr	r3, [pc, #532]	@ (8001e98 <HAL_RCC_OscConfig+0x340>)
 8001c84:	430a      	orrs	r2, r1
 8001c86:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8001c88:	697b      	ldr	r3, [r7, #20]
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d112      	bne.n	8001cb4 <HAL_RCC_OscConfig+0x15c>
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001c8e:	4b82      	ldr	r3, [pc, #520]	@ (8001e98 <HAL_RCC_OscConfig+0x340>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	4a85      	ldr	r2, [pc, #532]	@ (8001ea8 <HAL_RCC_OscConfig+0x350>)
 8001c94:	4013      	ands	r3, r2
 8001c96:	0019      	movs	r1, r3
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	691a      	ldr	r2, [r3, #16]
 8001c9c:	4b7e      	ldr	r3, [pc, #504]	@ (8001e98 <HAL_RCC_OscConfig+0x340>)
 8001c9e:	430a      	orrs	r2, r1
 8001ca0:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001ca2:	4b7d      	ldr	r3, [pc, #500]	@ (8001e98 <HAL_RCC_OscConfig+0x340>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	0adb      	lsrs	r3, r3, #11
 8001ca8:	2207      	movs	r2, #7
 8001caa:	4013      	ands	r3, r2
 8001cac:	4a7f      	ldr	r2, [pc, #508]	@ (8001eac <HAL_RCC_OscConfig+0x354>)
 8001cae:	40da      	lsrs	r2, r3
 8001cb0:	4b7f      	ldr	r3, [pc, #508]	@ (8001eb0 <HAL_RCC_OscConfig+0x358>)
 8001cb2:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001cb4:	4b7f      	ldr	r3, [pc, #508]	@ (8001eb4 <HAL_RCC_OscConfig+0x35c>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	0018      	movs	r0, r3
 8001cba:	f7fe fe4f 	bl	800095c <HAL_InitTick>
 8001cbe:	1e03      	subs	r3, r0, #0
 8001cc0:	d050      	beq.n	8001d64 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_ERROR;
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	e122      	b.n	8001f0c <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	68db      	ldr	r3, [r3, #12]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d030      	beq.n	8001d30 <HAL_RCC_OscConfig+0x1d8>
      {
        /* Configure the HSI48 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001cce:	4b72      	ldr	r3, [pc, #456]	@ (8001e98 <HAL_RCC_OscConfig+0x340>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	4a75      	ldr	r2, [pc, #468]	@ (8001ea8 <HAL_RCC_OscConfig+0x350>)
 8001cd4:	4013      	ands	r3, r2
 8001cd6:	0019      	movs	r1, r3
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	691a      	ldr	r2, [r3, #16]
 8001cdc:	4b6e      	ldr	r3, [pc, #440]	@ (8001e98 <HAL_RCC_OscConfig+0x340>)
 8001cde:	430a      	orrs	r2, r1
 8001ce0:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_ENABLE();
 8001ce2:	4b6d      	ldr	r3, [pc, #436]	@ (8001e98 <HAL_RCC_OscConfig+0x340>)
 8001ce4:	681a      	ldr	r2, [r3, #0]
 8001ce6:	4b6c      	ldr	r3, [pc, #432]	@ (8001e98 <HAL_RCC_OscConfig+0x340>)
 8001ce8:	2180      	movs	r1, #128	@ 0x80
 8001cea:	0049      	lsls	r1, r1, #1
 8001cec:	430a      	orrs	r2, r1
 8001cee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cf0:	f7fe fe90 	bl	8000a14 <HAL_GetTick>
 8001cf4:	0003      	movs	r3, r0
 8001cf6:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001cf8:	e008      	b.n	8001d0c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001cfa:	f7fe fe8b 	bl	8000a14 <HAL_GetTick>
 8001cfe:	0002      	movs	r2, r0
 8001d00:	693b      	ldr	r3, [r7, #16]
 8001d02:	1ad3      	subs	r3, r2, r3
 8001d04:	2b02      	cmp	r3, #2
 8001d06:	d901      	bls.n	8001d0c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001d08:	2303      	movs	r3, #3
 8001d0a:	e0ff      	b.n	8001f0c <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001d0c:	4b62      	ldr	r3, [pc, #392]	@ (8001e98 <HAL_RCC_OscConfig+0x340>)
 8001d0e:	681a      	ldr	r2, [r3, #0]
 8001d10:	2380      	movs	r3, #128	@ 0x80
 8001d12:	00db      	lsls	r3, r3, #3
 8001d14:	4013      	ands	r3, r2
 8001d16:	d0f0      	beq.n	8001cfa <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d18:	4b5f      	ldr	r3, [pc, #380]	@ (8001e98 <HAL_RCC_OscConfig+0x340>)
 8001d1a:	685b      	ldr	r3, [r3, #4]
 8001d1c:	4a61      	ldr	r2, [pc, #388]	@ (8001ea4 <HAL_RCC_OscConfig+0x34c>)
 8001d1e:	4013      	ands	r3, r2
 8001d20:	0019      	movs	r1, r3
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	695b      	ldr	r3, [r3, #20]
 8001d26:	021a      	lsls	r2, r3, #8
 8001d28:	4b5b      	ldr	r3, [pc, #364]	@ (8001e98 <HAL_RCC_OscConfig+0x340>)
 8001d2a:	430a      	orrs	r2, r1
 8001d2c:	605a      	str	r2, [r3, #4]
 8001d2e:	e019      	b.n	8001d64 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_DISABLE();
 8001d30:	4b59      	ldr	r3, [pc, #356]	@ (8001e98 <HAL_RCC_OscConfig+0x340>)
 8001d32:	681a      	ldr	r2, [r3, #0]
 8001d34:	4b58      	ldr	r3, [pc, #352]	@ (8001e98 <HAL_RCC_OscConfig+0x340>)
 8001d36:	4960      	ldr	r1, [pc, #384]	@ (8001eb8 <HAL_RCC_OscConfig+0x360>)
 8001d38:	400a      	ands	r2, r1
 8001d3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d3c:	f7fe fe6a 	bl	8000a14 <HAL_GetTick>
 8001d40:	0003      	movs	r3, r0
 8001d42:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001d44:	e008      	b.n	8001d58 <HAL_RCC_OscConfig+0x200>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001d46:	f7fe fe65 	bl	8000a14 <HAL_GetTick>
 8001d4a:	0002      	movs	r2, r0
 8001d4c:	693b      	ldr	r3, [r7, #16]
 8001d4e:	1ad3      	subs	r3, r2, r3
 8001d50:	2b02      	cmp	r3, #2
 8001d52:	d901      	bls.n	8001d58 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8001d54:	2303      	movs	r3, #3
 8001d56:	e0d9      	b.n	8001f0c <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001d58:	4b4f      	ldr	r3, [pc, #316]	@ (8001e98 <HAL_RCC_OscConfig+0x340>)
 8001d5a:	681a      	ldr	r2, [r3, #0]
 8001d5c:	2380      	movs	r3, #128	@ 0x80
 8001d5e:	00db      	lsls	r3, r3, #3
 8001d60:	4013      	ands	r3, r2
 8001d62:	d1f0      	bne.n	8001d46 <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	2208      	movs	r2, #8
 8001d6a:	4013      	ands	r3, r2
 8001d6c:	d042      	beq.n	8001df4 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8001d6e:	4b4a      	ldr	r3, [pc, #296]	@ (8001e98 <HAL_RCC_OscConfig+0x340>)
 8001d70:	689b      	ldr	r3, [r3, #8]
 8001d72:	2238      	movs	r2, #56	@ 0x38
 8001d74:	4013      	ands	r3, r2
 8001d76:	2b18      	cmp	r3, #24
 8001d78:	d105      	bne.n	8001d86 <HAL_RCC_OscConfig+0x22e>
    {
      /* When LSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	699b      	ldr	r3, [r3, #24]
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d138      	bne.n	8001df4 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8001d82:	2301      	movs	r3, #1
 8001d84:	e0c2      	b.n	8001f0c <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	699b      	ldr	r3, [r3, #24]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d019      	beq.n	8001dc2 <HAL_RCC_OscConfig+0x26a>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001d8e:	4b42      	ldr	r3, [pc, #264]	@ (8001e98 <HAL_RCC_OscConfig+0x340>)
 8001d90:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001d92:	4b41      	ldr	r3, [pc, #260]	@ (8001e98 <HAL_RCC_OscConfig+0x340>)
 8001d94:	2101      	movs	r1, #1
 8001d96:	430a      	orrs	r2, r1
 8001d98:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d9a:	f7fe fe3b 	bl	8000a14 <HAL_GetTick>
 8001d9e:	0003      	movs	r3, r0
 8001da0:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8001da2:	e008      	b.n	8001db6 <HAL_RCC_OscConfig+0x25e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001da4:	f7fe fe36 	bl	8000a14 <HAL_GetTick>
 8001da8:	0002      	movs	r2, r0
 8001daa:	693b      	ldr	r3, [r7, #16]
 8001dac:	1ad3      	subs	r3, r2, r3
 8001dae:	2b02      	cmp	r3, #2
 8001db0:	d901      	bls.n	8001db6 <HAL_RCC_OscConfig+0x25e>
          {
            return HAL_TIMEOUT;
 8001db2:	2303      	movs	r3, #3
 8001db4:	e0aa      	b.n	8001f0c <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8001db6:	4b38      	ldr	r3, [pc, #224]	@ (8001e98 <HAL_RCC_OscConfig+0x340>)
 8001db8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001dba:	2202      	movs	r2, #2
 8001dbc:	4013      	ands	r3, r2
 8001dbe:	d0f1      	beq.n	8001da4 <HAL_RCC_OscConfig+0x24c>
 8001dc0:	e018      	b.n	8001df4 <HAL_RCC_OscConfig+0x29c>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001dc2:	4b35      	ldr	r3, [pc, #212]	@ (8001e98 <HAL_RCC_OscConfig+0x340>)
 8001dc4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001dc6:	4b34      	ldr	r3, [pc, #208]	@ (8001e98 <HAL_RCC_OscConfig+0x340>)
 8001dc8:	2101      	movs	r1, #1
 8001dca:	438a      	bics	r2, r1
 8001dcc:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dce:	f7fe fe21 	bl	8000a14 <HAL_GetTick>
 8001dd2:	0003      	movs	r3, r0
 8001dd4:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8001dd6:	e008      	b.n	8001dea <HAL_RCC_OscConfig+0x292>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001dd8:	f7fe fe1c 	bl	8000a14 <HAL_GetTick>
 8001ddc:	0002      	movs	r2, r0
 8001dde:	693b      	ldr	r3, [r7, #16]
 8001de0:	1ad3      	subs	r3, r2, r3
 8001de2:	2b02      	cmp	r3, #2
 8001de4:	d901      	bls.n	8001dea <HAL_RCC_OscConfig+0x292>
          {
            return HAL_TIMEOUT;
 8001de6:	2303      	movs	r3, #3
 8001de8:	e090      	b.n	8001f0c <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8001dea:	4b2b      	ldr	r3, [pc, #172]	@ (8001e98 <HAL_RCC_OscConfig+0x340>)
 8001dec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001dee:	2202      	movs	r2, #2
 8001df0:	4013      	ands	r3, r2
 8001df2:	d1f1      	bne.n	8001dd8 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	2204      	movs	r2, #4
 8001dfa:	4013      	ands	r3, r2
 8001dfc:	d100      	bne.n	8001e00 <HAL_RCC_OscConfig+0x2a8>
 8001dfe:	e084      	b.n	8001f0a <HAL_RCC_OscConfig+0x3b2>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e00:	230f      	movs	r3, #15
 8001e02:	18fb      	adds	r3, r7, r3
 8001e04:	2200      	movs	r2, #0
 8001e06:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8001e08:	4b23      	ldr	r3, [pc, #140]	@ (8001e98 <HAL_RCC_OscConfig+0x340>)
 8001e0a:	689b      	ldr	r3, [r3, #8]
 8001e0c:	2238      	movs	r2, #56	@ 0x38
 8001e0e:	4013      	ands	r3, r2
 8001e10:	2b20      	cmp	r3, #32
 8001e12:	d106      	bne.n	8001e22 <HAL_RCC_OscConfig+0x2ca>
    {
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	689b      	ldr	r3, [r3, #8]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d000      	beq.n	8001e1e <HAL_RCC_OscConfig+0x2c6>
 8001e1c:	e075      	b.n	8001f0a <HAL_RCC_OscConfig+0x3b2>
      {
        return HAL_ERROR;
 8001e1e:	2301      	movs	r3, #1
 8001e20:	e074      	b.n	8001f0c <HAL_RCC_OscConfig+0x3b4>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	689b      	ldr	r3, [r3, #8]
 8001e26:	2b01      	cmp	r3, #1
 8001e28:	d106      	bne.n	8001e38 <HAL_RCC_OscConfig+0x2e0>
 8001e2a:	4b1b      	ldr	r3, [pc, #108]	@ (8001e98 <HAL_RCC_OscConfig+0x340>)
 8001e2c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001e2e:	4b1a      	ldr	r3, [pc, #104]	@ (8001e98 <HAL_RCC_OscConfig+0x340>)
 8001e30:	2101      	movs	r1, #1
 8001e32:	430a      	orrs	r2, r1
 8001e34:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001e36:	e01c      	b.n	8001e72 <HAL_RCC_OscConfig+0x31a>
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	689b      	ldr	r3, [r3, #8]
 8001e3c:	2b05      	cmp	r3, #5
 8001e3e:	d10c      	bne.n	8001e5a <HAL_RCC_OscConfig+0x302>
 8001e40:	4b15      	ldr	r3, [pc, #84]	@ (8001e98 <HAL_RCC_OscConfig+0x340>)
 8001e42:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001e44:	4b14      	ldr	r3, [pc, #80]	@ (8001e98 <HAL_RCC_OscConfig+0x340>)
 8001e46:	2104      	movs	r1, #4
 8001e48:	430a      	orrs	r2, r1
 8001e4a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001e4c:	4b12      	ldr	r3, [pc, #72]	@ (8001e98 <HAL_RCC_OscConfig+0x340>)
 8001e4e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001e50:	4b11      	ldr	r3, [pc, #68]	@ (8001e98 <HAL_RCC_OscConfig+0x340>)
 8001e52:	2101      	movs	r1, #1
 8001e54:	430a      	orrs	r2, r1
 8001e56:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001e58:	e00b      	b.n	8001e72 <HAL_RCC_OscConfig+0x31a>
 8001e5a:	4b0f      	ldr	r3, [pc, #60]	@ (8001e98 <HAL_RCC_OscConfig+0x340>)
 8001e5c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001e5e:	4b0e      	ldr	r3, [pc, #56]	@ (8001e98 <HAL_RCC_OscConfig+0x340>)
 8001e60:	2101      	movs	r1, #1
 8001e62:	438a      	bics	r2, r1
 8001e64:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001e66:	4b0c      	ldr	r3, [pc, #48]	@ (8001e98 <HAL_RCC_OscConfig+0x340>)
 8001e68:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001e6a:	4b0b      	ldr	r3, [pc, #44]	@ (8001e98 <HAL_RCC_OscConfig+0x340>)
 8001e6c:	2104      	movs	r1, #4
 8001e6e:	438a      	bics	r2, r1
 8001e70:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	689b      	ldr	r3, [r3, #8]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d028      	beq.n	8001ecc <HAL_RCC_OscConfig+0x374>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e7a:	f7fe fdcb 	bl	8000a14 <HAL_GetTick>
 8001e7e:	0003      	movs	r3, r0
 8001e80:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8001e82:	e01d      	b.n	8001ec0 <HAL_RCC_OscConfig+0x368>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e84:	f7fe fdc6 	bl	8000a14 <HAL_GetTick>
 8001e88:	0002      	movs	r2, r0
 8001e8a:	693b      	ldr	r3, [r7, #16]
 8001e8c:	1ad3      	subs	r3, r2, r3
 8001e8e:	4a0b      	ldr	r2, [pc, #44]	@ (8001ebc <HAL_RCC_OscConfig+0x364>)
 8001e90:	4293      	cmp	r3, r2
 8001e92:	d915      	bls.n	8001ec0 <HAL_RCC_OscConfig+0x368>
          {
            return HAL_TIMEOUT;
 8001e94:	2303      	movs	r3, #3
 8001e96:	e039      	b.n	8001f0c <HAL_RCC_OscConfig+0x3b4>
 8001e98:	40021000 	.word	0x40021000
 8001e9c:	fffeffff 	.word	0xfffeffff
 8001ea0:	fffbffff 	.word	0xfffbffff
 8001ea4:	ffff80ff 	.word	0xffff80ff
 8001ea8:	ffffc7ff 	.word	0xffffc7ff
 8001eac:	02dc6c00 	.word	0x02dc6c00
 8001eb0:	20000000 	.word	0x20000000
 8001eb4:	20000004 	.word	0x20000004
 8001eb8:	fffffeff 	.word	0xfffffeff
 8001ebc:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8001ec0:	4b14      	ldr	r3, [pc, #80]	@ (8001f14 <HAL_RCC_OscConfig+0x3bc>)
 8001ec2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ec4:	2202      	movs	r2, #2
 8001ec6:	4013      	ands	r3, r2
 8001ec8:	d0dc      	beq.n	8001e84 <HAL_RCC_OscConfig+0x32c>
 8001eca:	e013      	b.n	8001ef4 <HAL_RCC_OscConfig+0x39c>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ecc:	f7fe fda2 	bl	8000a14 <HAL_GetTick>
 8001ed0:	0003      	movs	r3, r0
 8001ed2:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8001ed4:	e009      	b.n	8001eea <HAL_RCC_OscConfig+0x392>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ed6:	f7fe fd9d 	bl	8000a14 <HAL_GetTick>
 8001eda:	0002      	movs	r2, r0
 8001edc:	693b      	ldr	r3, [r7, #16]
 8001ede:	1ad3      	subs	r3, r2, r3
 8001ee0:	4a0d      	ldr	r2, [pc, #52]	@ (8001f18 <HAL_RCC_OscConfig+0x3c0>)
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d901      	bls.n	8001eea <HAL_RCC_OscConfig+0x392>
          {
            return HAL_TIMEOUT;
 8001ee6:	2303      	movs	r3, #3
 8001ee8:	e010      	b.n	8001f0c <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8001eea:	4b0a      	ldr	r3, [pc, #40]	@ (8001f14 <HAL_RCC_OscConfig+0x3bc>)
 8001eec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001eee:	2202      	movs	r2, #2
 8001ef0:	4013      	ands	r3, r2
 8001ef2:	d1f0      	bne.n	8001ed6 <HAL_RCC_OscConfig+0x37e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001ef4:	230f      	movs	r3, #15
 8001ef6:	18fb      	adds	r3, r7, r3
 8001ef8:	781b      	ldrb	r3, [r3, #0]
 8001efa:	2b01      	cmp	r3, #1
 8001efc:	d105      	bne.n	8001f0a <HAL_RCC_OscConfig+0x3b2>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001efe:	4b05      	ldr	r3, [pc, #20]	@ (8001f14 <HAL_RCC_OscConfig+0x3bc>)
 8001f00:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001f02:	4b04      	ldr	r3, [pc, #16]	@ (8001f14 <HAL_RCC_OscConfig+0x3bc>)
 8001f04:	4905      	ldr	r1, [pc, #20]	@ (8001f1c <HAL_RCC_OscConfig+0x3c4>)
 8001f06:	400a      	ands	r2, r1
 8001f08:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
      }
    }
  }
#endif /* RCC_CR_HSIUSB48ON */
  return HAL_OK;
 8001f0a:	2300      	movs	r3, #0
}
 8001f0c:	0018      	movs	r0, r3
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	b006      	add	sp, #24
 8001f12:	bd80      	pop	{r7, pc}
 8001f14:	40021000 	.word	0x40021000
 8001f18:	00001388 	.word	0x00001388
 8001f1c:	efffffff 	.word	0xefffffff

08001f20 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b084      	sub	sp, #16
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
 8001f28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d101      	bne.n	8001f34 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f30:	2301      	movs	r3, #1
 8001f32:	e0df      	b.n	80020f4 <HAL_RCC_ClockConfig+0x1d4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001f34:	4b71      	ldr	r3, [pc, #452]	@ (80020fc <HAL_RCC_ClockConfig+0x1dc>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	2207      	movs	r2, #7
 8001f3a:	4013      	ands	r3, r2
 8001f3c:	683a      	ldr	r2, [r7, #0]
 8001f3e:	429a      	cmp	r2, r3
 8001f40:	d91e      	bls.n	8001f80 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f42:	4b6e      	ldr	r3, [pc, #440]	@ (80020fc <HAL_RCC_ClockConfig+0x1dc>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	2207      	movs	r2, #7
 8001f48:	4393      	bics	r3, r2
 8001f4a:	0019      	movs	r1, r3
 8001f4c:	4b6b      	ldr	r3, [pc, #428]	@ (80020fc <HAL_RCC_ClockConfig+0x1dc>)
 8001f4e:	683a      	ldr	r2, [r7, #0]
 8001f50:	430a      	orrs	r2, r1
 8001f52:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001f54:	f7fe fd5e 	bl	8000a14 <HAL_GetTick>
 8001f58:	0003      	movs	r3, r0
 8001f5a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001f5c:	e009      	b.n	8001f72 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8001f5e:	f7fe fd59 	bl	8000a14 <HAL_GetTick>
 8001f62:	0002      	movs	r2, r0
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	1ad3      	subs	r3, r2, r3
 8001f68:	4a65      	ldr	r2, [pc, #404]	@ (8002100 <HAL_RCC_ClockConfig+0x1e0>)
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	d901      	bls.n	8001f72 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001f6e:	2303      	movs	r3, #3
 8001f70:	e0c0      	b.n	80020f4 <HAL_RCC_ClockConfig+0x1d4>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001f72:	4b62      	ldr	r3, [pc, #392]	@ (80020fc <HAL_RCC_ClockConfig+0x1dc>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	2207      	movs	r2, #7
 8001f78:	4013      	ands	r3, r2
 8001f7a:	683a      	ldr	r2, [r7, #0]
 8001f7c:	429a      	cmp	r2, r3
 8001f7e:	d1ee      	bne.n	8001f5e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	2202      	movs	r2, #2
 8001f86:	4013      	ands	r3, r2
 8001f88:	d017      	beq.n	8001fba <HAL_RCC_ClockConfig+0x9a>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	2204      	movs	r2, #4
 8001f90:	4013      	ands	r3, r2
 8001f92:	d008      	beq.n	8001fa6 <HAL_RCC_ClockConfig+0x86>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001f94:	4b5b      	ldr	r3, [pc, #364]	@ (8002104 <HAL_RCC_ClockConfig+0x1e4>)
 8001f96:	689b      	ldr	r3, [r3, #8]
 8001f98:	4a5b      	ldr	r2, [pc, #364]	@ (8002108 <HAL_RCC_ClockConfig+0x1e8>)
 8001f9a:	401a      	ands	r2, r3
 8001f9c:	4b59      	ldr	r3, [pc, #356]	@ (8002104 <HAL_RCC_ClockConfig+0x1e4>)
 8001f9e:	21b0      	movs	r1, #176	@ 0xb0
 8001fa0:	0109      	lsls	r1, r1, #4
 8001fa2:	430a      	orrs	r2, r1
 8001fa4:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001fa6:	4b57      	ldr	r3, [pc, #348]	@ (8002104 <HAL_RCC_ClockConfig+0x1e4>)
 8001fa8:	689b      	ldr	r3, [r3, #8]
 8001faa:	4a58      	ldr	r2, [pc, #352]	@ (800210c <HAL_RCC_ClockConfig+0x1ec>)
 8001fac:	4013      	ands	r3, r2
 8001fae:	0019      	movs	r1, r3
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	68da      	ldr	r2, [r3, #12]
 8001fb4:	4b53      	ldr	r3, [pc, #332]	@ (8002104 <HAL_RCC_ClockConfig+0x1e4>)
 8001fb6:	430a      	orrs	r2, r1
 8001fb8:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	2201      	movs	r2, #1
 8001fc0:	4013      	ands	r3, r2
 8001fc2:	d04b      	beq.n	800205c <HAL_RCC_ClockConfig+0x13c>
#if defined(RCC_CR_SYSDIV)
    MODIFY_REG(RCC->CR, RCC_CR_SYSDIV, RCC_ClkInitStruct->SYSCLKDivider);
#endif /* RCC_CR_SYSDIV */

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	685b      	ldr	r3, [r3, #4]
 8001fc8:	2b01      	cmp	r3, #1
 8001fca:	d107      	bne.n	8001fdc <HAL_RCC_ClockConfig+0xbc>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001fcc:	4b4d      	ldr	r3, [pc, #308]	@ (8002104 <HAL_RCC_ClockConfig+0x1e4>)
 8001fce:	681a      	ldr	r2, [r3, #0]
 8001fd0:	2380      	movs	r3, #128	@ 0x80
 8001fd2:	029b      	lsls	r3, r3, #10
 8001fd4:	4013      	ands	r3, r2
 8001fd6:	d11f      	bne.n	8002018 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 8001fd8:	2301      	movs	r3, #1
 8001fda:	e08b      	b.n	80020f4 <HAL_RCC_ClockConfig+0x1d4>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d107      	bne.n	8001ff4 <HAL_RCC_ClockConfig+0xd4>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001fe4:	4b47      	ldr	r3, [pc, #284]	@ (8002104 <HAL_RCC_ClockConfig+0x1e4>)
 8001fe6:	681a      	ldr	r2, [r3, #0]
 8001fe8:	2380      	movs	r3, #128	@ 0x80
 8001fea:	00db      	lsls	r3, r3, #3
 8001fec:	4013      	ands	r3, r2
 8001fee:	d113      	bne.n	8002018 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 8001ff0:	2301      	movs	r3, #1
 8001ff2:	e07f      	b.n	80020f4 <HAL_RCC_ClockConfig+0x1d4>
        return HAL_ERROR;
      }
    }
#endif /* RCC_HSI48_SUPPORT */
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	685b      	ldr	r3, [r3, #4]
 8001ff8:	2b03      	cmp	r3, #3
 8001ffa:	d106      	bne.n	800200a <HAL_RCC_ClockConfig+0xea>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8001ffc:	4b41      	ldr	r3, [pc, #260]	@ (8002104 <HAL_RCC_ClockConfig+0x1e4>)
 8001ffe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002000:	2202      	movs	r2, #2
 8002002:	4013      	ands	r3, r2
 8002004:	d108      	bne.n	8002018 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 8002006:	2301      	movs	r3, #1
 8002008:	e074      	b.n	80020f4 <HAL_RCC_ClockConfig+0x1d4>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 800200a:	4b3e      	ldr	r3, [pc, #248]	@ (8002104 <HAL_RCC_ClockConfig+0x1e4>)
 800200c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800200e:	2202      	movs	r2, #2
 8002010:	4013      	ands	r3, r2
 8002012:	d101      	bne.n	8002018 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 8002014:	2301      	movs	r3, #1
 8002016:	e06d      	b.n	80020f4 <HAL_RCC_ClockConfig+0x1d4>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002018:	4b3a      	ldr	r3, [pc, #232]	@ (8002104 <HAL_RCC_ClockConfig+0x1e4>)
 800201a:	689b      	ldr	r3, [r3, #8]
 800201c:	2207      	movs	r2, #7
 800201e:	4393      	bics	r3, r2
 8002020:	0019      	movs	r1, r3
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	685a      	ldr	r2, [r3, #4]
 8002026:	4b37      	ldr	r3, [pc, #220]	@ (8002104 <HAL_RCC_ClockConfig+0x1e4>)
 8002028:	430a      	orrs	r2, r1
 800202a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800202c:	f7fe fcf2 	bl	8000a14 <HAL_GetTick>
 8002030:	0003      	movs	r3, r0
 8002032:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002034:	e009      	b.n	800204a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002036:	f7fe fced 	bl	8000a14 <HAL_GetTick>
 800203a:	0002      	movs	r2, r0
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	1ad3      	subs	r3, r2, r3
 8002040:	4a2f      	ldr	r2, [pc, #188]	@ (8002100 <HAL_RCC_ClockConfig+0x1e0>)
 8002042:	4293      	cmp	r3, r2
 8002044:	d901      	bls.n	800204a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002046:	2303      	movs	r3, #3
 8002048:	e054      	b.n	80020f4 <HAL_RCC_ClockConfig+0x1d4>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800204a:	4b2e      	ldr	r3, [pc, #184]	@ (8002104 <HAL_RCC_ClockConfig+0x1e4>)
 800204c:	689b      	ldr	r3, [r3, #8]
 800204e:	2238      	movs	r2, #56	@ 0x38
 8002050:	401a      	ands	r2, r3
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	685b      	ldr	r3, [r3, #4]
 8002056:	00db      	lsls	r3, r3, #3
 8002058:	429a      	cmp	r2, r3
 800205a:	d1ec      	bne.n	8002036 <HAL_RCC_ClockConfig+0x116>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800205c:	4b27      	ldr	r3, [pc, #156]	@ (80020fc <HAL_RCC_ClockConfig+0x1dc>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	2207      	movs	r2, #7
 8002062:	4013      	ands	r3, r2
 8002064:	683a      	ldr	r2, [r7, #0]
 8002066:	429a      	cmp	r2, r3
 8002068:	d21e      	bcs.n	80020a8 <HAL_RCC_ClockConfig+0x188>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800206a:	4b24      	ldr	r3, [pc, #144]	@ (80020fc <HAL_RCC_ClockConfig+0x1dc>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	2207      	movs	r2, #7
 8002070:	4393      	bics	r3, r2
 8002072:	0019      	movs	r1, r3
 8002074:	4b21      	ldr	r3, [pc, #132]	@ (80020fc <HAL_RCC_ClockConfig+0x1dc>)
 8002076:	683a      	ldr	r2, [r7, #0]
 8002078:	430a      	orrs	r2, r1
 800207a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800207c:	f7fe fcca 	bl	8000a14 <HAL_GetTick>
 8002080:	0003      	movs	r3, r0
 8002082:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002084:	e009      	b.n	800209a <HAL_RCC_ClockConfig+0x17a>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002086:	f7fe fcc5 	bl	8000a14 <HAL_GetTick>
 800208a:	0002      	movs	r2, r0
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	1ad3      	subs	r3, r2, r3
 8002090:	4a1b      	ldr	r2, [pc, #108]	@ (8002100 <HAL_RCC_ClockConfig+0x1e0>)
 8002092:	4293      	cmp	r3, r2
 8002094:	d901      	bls.n	800209a <HAL_RCC_ClockConfig+0x17a>
      {
        return HAL_TIMEOUT;
 8002096:	2303      	movs	r3, #3
 8002098:	e02c      	b.n	80020f4 <HAL_RCC_ClockConfig+0x1d4>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800209a:	4b18      	ldr	r3, [pc, #96]	@ (80020fc <HAL_RCC_ClockConfig+0x1dc>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	2207      	movs	r2, #7
 80020a0:	4013      	ands	r3, r2
 80020a2:	683a      	ldr	r2, [r7, #0]
 80020a4:	429a      	cmp	r2, r3
 80020a6:	d1ee      	bne.n	8002086 <HAL_RCC_ClockConfig+0x166>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	2204      	movs	r2, #4
 80020ae:	4013      	ands	r3, r2
 80020b0:	d009      	beq.n	80020c6 <HAL_RCC_ClockConfig+0x1a6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80020b2:	4b14      	ldr	r3, [pc, #80]	@ (8002104 <HAL_RCC_ClockConfig+0x1e4>)
 80020b4:	689b      	ldr	r3, [r3, #8]
 80020b6:	4a16      	ldr	r2, [pc, #88]	@ (8002110 <HAL_RCC_ClockConfig+0x1f0>)
 80020b8:	4013      	ands	r3, r2
 80020ba:	0019      	movs	r1, r3
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	691a      	ldr	r2, [r3, #16]
 80020c0:	4b10      	ldr	r3, [pc, #64]	@ (8002104 <HAL_RCC_ClockConfig+0x1e4>)
 80020c2:	430a      	orrs	r2, r1
 80020c4:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80020c6:	f000 f82b 	bl	8002120 <HAL_RCC_GetSysClockFreq>
 80020ca:	0001      	movs	r1, r0
 80020cc:	4b0d      	ldr	r3, [pc, #52]	@ (8002104 <HAL_RCC_ClockConfig+0x1e4>)
 80020ce:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80020d0:	0a1b      	lsrs	r3, r3, #8
 80020d2:	220f      	movs	r2, #15
 80020d4:	401a      	ands	r2, r3
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80020d6:	4b0f      	ldr	r3, [pc, #60]	@ (8002114 <HAL_RCC_ClockConfig+0x1f4>)
 80020d8:	0092      	lsls	r2, r2, #2
 80020da:	58d3      	ldr	r3, [r2, r3]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80020dc:	221f      	movs	r2, #31
 80020de:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80020e0:	000a      	movs	r2, r1
 80020e2:	40da      	lsrs	r2, r3
 80020e4:	4b0c      	ldr	r3, [pc, #48]	@ (8002118 <HAL_RCC_ClockConfig+0x1f8>)
 80020e6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80020e8:	4b0c      	ldr	r3, [pc, #48]	@ (800211c <HAL_RCC_ClockConfig+0x1fc>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	0018      	movs	r0, r3
 80020ee:	f7fe fc35 	bl	800095c <HAL_InitTick>
 80020f2:	0003      	movs	r3, r0
}
 80020f4:	0018      	movs	r0, r3
 80020f6:	46bd      	mov	sp, r7
 80020f8:	b004      	add	sp, #16
 80020fa:	bd80      	pop	{r7, pc}
 80020fc:	40022000 	.word	0x40022000
 8002100:	00001388 	.word	0x00001388
 8002104:	40021000 	.word	0x40021000
 8002108:	ffff84ff 	.word	0xffff84ff
 800210c:	fffff0ff 	.word	0xfffff0ff
 8002110:	ffff8fff 	.word	0xffff8fff
 8002114:	08003258 	.word	0x08003258
 8002118:	20000000 	.word	0x20000000
 800211c:	20000004 	.word	0x20000004

08002120 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b082      	sub	sp, #8
 8002124:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
#if defined(RCC_CR_SYSDIV)
  uint32_t sysclockdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
#endif /* RCC_CR_SYSDIV */

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002126:	4b1c      	ldr	r3, [pc, #112]	@ (8002198 <HAL_RCC_GetSysClockFreq+0x78>)
 8002128:	689b      	ldr	r3, [r3, #8]
 800212a:	2238      	movs	r2, #56	@ 0x38
 800212c:	4013      	ands	r3, r2
 800212e:	d10f      	bne.n	8002150 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002130:	4b19      	ldr	r3, [pc, #100]	@ (8002198 <HAL_RCC_GetSysClockFreq+0x78>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	0adb      	lsrs	r3, r3, #11
 8002136:	2207      	movs	r2, #7
 8002138:	4013      	ands	r3, r2
 800213a:	2201      	movs	r2, #1
 800213c:	409a      	lsls	r2, r3
 800213e:	0013      	movs	r3, r2
 8002140:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8002142:	6839      	ldr	r1, [r7, #0]
 8002144:	4815      	ldr	r0, [pc, #84]	@ (800219c <HAL_RCC_GetSysClockFreq+0x7c>)
 8002146:	f7fd ffdf 	bl	8000108 <__udivsi3>
 800214a:	0003      	movs	r3, r0
 800214c:	607b      	str	r3, [r7, #4]
 800214e:	e01e      	b.n	800218e <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002150:	4b11      	ldr	r3, [pc, #68]	@ (8002198 <HAL_RCC_GetSysClockFreq+0x78>)
 8002152:	689b      	ldr	r3, [r3, #8]
 8002154:	2238      	movs	r2, #56	@ 0x38
 8002156:	4013      	ands	r3, r2
 8002158:	2b08      	cmp	r3, #8
 800215a:	d102      	bne.n	8002162 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800215c:	4b10      	ldr	r3, [pc, #64]	@ (80021a0 <HAL_RCC_GetSysClockFreq+0x80>)
 800215e:	607b      	str	r3, [r7, #4]
 8002160:	e015      	b.n	800218e <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8002162:	4b0d      	ldr	r3, [pc, #52]	@ (8002198 <HAL_RCC_GetSysClockFreq+0x78>)
 8002164:	689b      	ldr	r3, [r3, #8]
 8002166:	2238      	movs	r2, #56	@ 0x38
 8002168:	4013      	ands	r3, r2
 800216a:	2b20      	cmp	r3, #32
 800216c:	d103      	bne.n	8002176 <HAL_RCC_GetSysClockFreq+0x56>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800216e:	2380      	movs	r3, #128	@ 0x80
 8002170:	021b      	lsls	r3, r3, #8
 8002172:	607b      	str	r3, [r7, #4]
 8002174:	e00b      	b.n	800218e <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8002176:	4b08      	ldr	r3, [pc, #32]	@ (8002198 <HAL_RCC_GetSysClockFreq+0x78>)
 8002178:	689b      	ldr	r3, [r3, #8]
 800217a:	2238      	movs	r2, #56	@ 0x38
 800217c:	4013      	ands	r3, r2
 800217e:	2b18      	cmp	r3, #24
 8002180:	d103      	bne.n	800218a <HAL_RCC_GetSysClockFreq+0x6a>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8002182:	23fa      	movs	r3, #250	@ 0xfa
 8002184:	01db      	lsls	r3, r3, #7
 8002186:	607b      	str	r3, [r7, #4]
 8002188:	e001      	b.n	800218e <HAL_RCC_GetSysClockFreq+0x6e>
    sysclockfreq = HSI48_VALUE;
  }
#endif /* RCC_HSI48_SUPPORT */
  else
  {
    sysclockfreq = 0U;
 800218a:	2300      	movs	r3, #0
 800218c:	607b      	str	r3, [r7, #4]
  }
#if defined(RCC_CR_SYSDIV)
  sysclockfreq = sysclockfreq / sysclockdiv;
#endif /* RCC_CR_SYSDIV */
  return sysclockfreq;
 800218e:	687b      	ldr	r3, [r7, #4]
}
 8002190:	0018      	movs	r0, r3
 8002192:	46bd      	mov	sp, r7
 8002194:	b002      	add	sp, #8
 8002196:	bd80      	pop	{r7, pc}
 8002198:	40021000 	.word	0x40021000
 800219c:	02dc6c00 	.word	0x02dc6c00
 80021a0:	007a1200 	.word	0x007a1200

080021a4 <HAL_RCCEx_PeriphCLKConfig>:
  * @note (*) not available on all devices
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b086      	sub	sp, #24
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80021ac:	2313      	movs	r3, #19
 80021ae:	18fb      	adds	r3, r7, r3
 80021b0:	2200      	movs	r2, #0
 80021b2:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80021b4:	2312      	movs	r3, #18
 80021b6:	18fb      	adds	r3, r7, r3
 80021b8:	2200      	movs	r2, #0
 80021ba:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	2240      	movs	r2, #64	@ 0x40
 80021c2:	4013      	ands	r3, r2
 80021c4:	d100      	bne.n	80021c8 <HAL_RCCEx_PeriphCLKConfig+0x24>
 80021c6:	e079      	b.n	80022bc <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus       pwrclkchanged = RESET;
 80021c8:	2011      	movs	r0, #17
 80021ca:	183b      	adds	r3, r7, r0
 80021cc:	2200      	movs	r2, #0
 80021ce:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80021d0:	4b63      	ldr	r3, [pc, #396]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80021d2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80021d4:	2380      	movs	r3, #128	@ 0x80
 80021d6:	055b      	lsls	r3, r3, #21
 80021d8:	4013      	ands	r3, r2
 80021da:	d110      	bne.n	80021fe <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80021dc:	4b60      	ldr	r3, [pc, #384]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80021de:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80021e0:	4b5f      	ldr	r3, [pc, #380]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80021e2:	2180      	movs	r1, #128	@ 0x80
 80021e4:	0549      	lsls	r1, r1, #21
 80021e6:	430a      	orrs	r2, r1
 80021e8:	63da      	str	r2, [r3, #60]	@ 0x3c
 80021ea:	4b5d      	ldr	r3, [pc, #372]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80021ec:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80021ee:	2380      	movs	r3, #128	@ 0x80
 80021f0:	055b      	lsls	r3, r3, #21
 80021f2:	4013      	ands	r3, r2
 80021f4:	60bb      	str	r3, [r7, #8]
 80021f6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80021f8:	183b      	adds	r3, r7, r0
 80021fa:	2201      	movs	r2, #1
 80021fc:	701a      	strb	r2, [r3, #0]
    }


    /* Reset the RTC domain only if the RTC Clock source selection is modified from default */
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 80021fe:	4b58      	ldr	r3, [pc, #352]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002200:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002202:	23c0      	movs	r3, #192	@ 0xc0
 8002204:	009b      	lsls	r3, r3, #2
 8002206:	4013      	ands	r3, r2
 8002208:	617b      	str	r3, [r7, #20]

    /* Reset the RTC domain only if the RTC Clock source selection is modified */
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800220a:	697b      	ldr	r3, [r7, #20]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d019      	beq.n	8002244 <HAL_RCCEx_PeriphCLKConfig+0xa0>
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	699b      	ldr	r3, [r3, #24]
 8002214:	697a      	ldr	r2, [r7, #20]
 8002216:	429a      	cmp	r2, r3
 8002218:	d014      	beq.n	8002244 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    {
      /* Store the content of CSR1 register before the reset of RTC Domain */
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 800221a:	4b51      	ldr	r3, [pc, #324]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800221c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800221e:	4a51      	ldr	r2, [pc, #324]	@ (8002364 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002220:	4013      	ands	r3, r2
 8002222:	617b      	str	r3, [r7, #20]
      /* RTC Clock selection can be changed only if the RTC Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002224:	4b4e      	ldr	r3, [pc, #312]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002226:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002228:	4b4d      	ldr	r3, [pc, #308]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800222a:	2180      	movs	r1, #128	@ 0x80
 800222c:	0249      	lsls	r1, r1, #9
 800222e:	430a      	orrs	r2, r1
 8002230:	65da      	str	r2, [r3, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002232:	4b4b      	ldr	r3, [pc, #300]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002234:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002236:	4b4a      	ldr	r3, [pc, #296]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002238:	494b      	ldr	r1, [pc, #300]	@ (8002368 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800223a:	400a      	ands	r2, r1
 800223c:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Restore the Content of CSR1 register */
      RCC->CSR1 = tmpregister;
 800223e:	4b48      	ldr	r3, [pc, #288]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002240:	697a      	ldr	r2, [r7, #20]
 8002242:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Wait for LSE reactivation if LSE was enable prior to RTC Domain reset */
    if (HAL_IS_BIT_SET(tmpregister, RCC_CSR1_LSEON))
 8002244:	697b      	ldr	r3, [r7, #20]
 8002246:	2201      	movs	r2, #1
 8002248:	4013      	ands	r3, r2
 800224a:	d016      	beq.n	800227a <HAL_RCCEx_PeriphCLKConfig+0xd6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800224c:	f7fe fbe2 	bl	8000a14 <HAL_GetTick>
 8002250:	0003      	movs	r3, r0
 8002252:	60fb      	str	r3, [r7, #12]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002254:	e00c      	b.n	8002270 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002256:	f7fe fbdd 	bl	8000a14 <HAL_GetTick>
 800225a:	0002      	movs	r2, r0
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	1ad3      	subs	r3, r2, r3
 8002260:	4a42      	ldr	r2, [pc, #264]	@ (800236c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8002262:	4293      	cmp	r3, r2
 8002264:	d904      	bls.n	8002270 <HAL_RCCEx_PeriphCLKConfig+0xcc>
        {
          ret = HAL_TIMEOUT;
 8002266:	2313      	movs	r3, #19
 8002268:	18fb      	adds	r3, r7, r3
 800226a:	2203      	movs	r2, #3
 800226c:	701a      	strb	r2, [r3, #0]
          break;
 800226e:	e004      	b.n	800227a <HAL_RCCEx_PeriphCLKConfig+0xd6>
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002270:	4b3b      	ldr	r3, [pc, #236]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002272:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002274:	2202      	movs	r2, #2
 8002276:	4013      	ands	r3, r2
 8002278:	d0ed      	beq.n	8002256 <HAL_RCCEx_PeriphCLKConfig+0xb2>
        }
      }
    }

    if (ret == HAL_OK)
 800227a:	2313      	movs	r3, #19
 800227c:	18fb      	adds	r3, r7, r3
 800227e:	781b      	ldrb	r3, [r3, #0]
 8002280:	2b00      	cmp	r3, #0
 8002282:	d10a      	bne.n	800229a <HAL_RCCEx_PeriphCLKConfig+0xf6>
    {
      /* Apply new RTC clock source selection */
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002284:	4b36      	ldr	r3, [pc, #216]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002286:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002288:	4a36      	ldr	r2, [pc, #216]	@ (8002364 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800228a:	4013      	ands	r3, r2
 800228c:	0019      	movs	r1, r3
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	699a      	ldr	r2, [r3, #24]
 8002292:	4b33      	ldr	r3, [pc, #204]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002294:	430a      	orrs	r2, r1
 8002296:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002298:	e005      	b.n	80022a6 <HAL_RCCEx_PeriphCLKConfig+0x102>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800229a:	2312      	movs	r3, #18
 800229c:	18fb      	adds	r3, r7, r3
 800229e:	2213      	movs	r2, #19
 80022a0:	18ba      	adds	r2, r7, r2
 80022a2:	7812      	ldrb	r2, [r2, #0]
 80022a4:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80022a6:	2311      	movs	r3, #17
 80022a8:	18fb      	adds	r3, r7, r3
 80022aa:	781b      	ldrb	r3, [r3, #0]
 80022ac:	2b01      	cmp	r3, #1
 80022ae:	d105      	bne.n	80022bc <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022b0:	4b2b      	ldr	r3, [pc, #172]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80022b2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80022b4:	4b2a      	ldr	r3, [pc, #168]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80022b6:	492e      	ldr	r1, [pc, #184]	@ (8002370 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80022b8:	400a      	ands	r2, r1
 80022ba:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	2201      	movs	r2, #1
 80022c2:	4013      	ands	r3, r2
 80022c4:	d009      	beq.n	80022da <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80022c6:	4b26      	ldr	r3, [pc, #152]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80022c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022ca:	2203      	movs	r2, #3
 80022cc:	4393      	bics	r3, r2
 80022ce:	0019      	movs	r1, r3
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	689a      	ldr	r2, [r3, #8]
 80022d4:	4b22      	ldr	r3, [pc, #136]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80022d6:	430a      	orrs	r2, r1
 80022d8:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	2202      	movs	r2, #2
 80022e0:	4013      	ands	r3, r2
 80022e2:	d009      	beq.n	80022f8 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80022e4:	4b1e      	ldr	r3, [pc, #120]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80022e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022e8:	4a22      	ldr	r2, [pc, #136]	@ (8002374 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80022ea:	4013      	ands	r3, r2
 80022ec:	0019      	movs	r1, r3
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	68da      	ldr	r2, [r3, #12]
 80022f2:	4b1b      	ldr	r3, [pc, #108]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80022f4:	430a      	orrs	r2, r1
 80022f6:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	2220      	movs	r2, #32
 80022fe:	4013      	ands	r3, r2
 8002300:	d008      	beq.n	8002314 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002302:	4b17      	ldr	r3, [pc, #92]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002304:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002306:	009b      	lsls	r3, r3, #2
 8002308:	0899      	lsrs	r1, r3, #2
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	695a      	ldr	r2, [r3, #20]
 800230e:	4b14      	ldr	r3, [pc, #80]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002310:	430a      	orrs	r2, r1
 8002312:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_RCC_FDCAN1_CONFIG(PeriphClkInit->Fdcan1ClockSelection);

  }
#endif /* FDCAN1 */
  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	2204      	movs	r2, #4
 800231a:	4013      	ands	r3, r2
 800231c:	d009      	beq.n	8002332 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800231e:	4b10      	ldr	r3, [pc, #64]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002320:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002322:	4a15      	ldr	r2, [pc, #84]	@ (8002378 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002324:	4013      	ands	r3, r2
 8002326:	0019      	movs	r1, r3
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	691a      	ldr	r2, [r3, #16]
 800232c:	4b0c      	ldr	r3, [pc, #48]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800232e:	430a      	orrs	r2, r1
 8002330:	655a      	str	r2, [r3, #84]	@ 0x54
  }
  /*------------------------------------ HSI Kernel clock source configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSIKER) == RCC_PERIPHCLK_HSIKER)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	2280      	movs	r2, #128	@ 0x80
 8002338:	4013      	ands	r3, r2
 800233a:	d009      	beq.n	8002350 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSIKERDIV(PeriphClkInit->HSIKerClockDivider));

    /* Configure the HSI Kernel clock source Divider */
    __HAL_RCC_HSIKER_CONFIG(PeriphClkInit->HSIKerClockDivider);
 800233c:	4b08      	ldr	r3, [pc, #32]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	22e0      	movs	r2, #224	@ 0xe0
 8002342:	4393      	bics	r3, r2
 8002344:	0019      	movs	r1, r3
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	685a      	ldr	r2, [r3, #4]
 800234a:	4b05      	ldr	r3, [pc, #20]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800234c:	430a      	orrs	r2, r1
 800234e:	601a      	str	r2, [r3, #0]
  }
  return status;
 8002350:	2312      	movs	r3, #18
 8002352:	18fb      	adds	r3, r7, r3
 8002354:	781b      	ldrb	r3, [r3, #0]
}
 8002356:	0018      	movs	r0, r3
 8002358:	46bd      	mov	sp, r7
 800235a:	b006      	add	sp, #24
 800235c:	bd80      	pop	{r7, pc}
 800235e:	46c0      	nop			@ (mov r8, r8)
 8002360:	40021000 	.word	0x40021000
 8002364:	fffffcff 	.word	0xfffffcff
 8002368:	fffeffff 	.word	0xfffeffff
 800236c:	00001388 	.word	0x00001388
 8002370:	efffffff 	.word	0xefffffff
 8002374:	ffffcfff 	.word	0xffffcfff
 8002378:	ffff3fff 	.word	0xffff3fff

0800237c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b082      	sub	sp, #8
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2b00      	cmp	r3, #0
 8002388:	d101      	bne.n	800238e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800238a:	2301      	movs	r3, #1
 800238c:	e04a      	b.n	8002424 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	223d      	movs	r2, #61	@ 0x3d
 8002392:	5c9b      	ldrb	r3, [r3, r2]
 8002394:	b2db      	uxtb	r3, r3
 8002396:	2b00      	cmp	r3, #0
 8002398:	d107      	bne.n	80023aa <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	223c      	movs	r2, #60	@ 0x3c
 800239e:	2100      	movs	r1, #0
 80023a0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	0018      	movs	r0, r3
 80023a6:	f7fe f9b5 	bl	8000714 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	223d      	movs	r2, #61	@ 0x3d
 80023ae:	2102      	movs	r1, #2
 80023b0:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681a      	ldr	r2, [r3, #0]
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	3304      	adds	r3, #4
 80023ba:	0019      	movs	r1, r3
 80023bc:	0010      	movs	r0, r2
 80023be:	f000 fa6b 	bl	8002898 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	2248      	movs	r2, #72	@ 0x48
 80023c6:	2101      	movs	r1, #1
 80023c8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	223e      	movs	r2, #62	@ 0x3e
 80023ce:	2101      	movs	r1, #1
 80023d0:	5499      	strb	r1, [r3, r2]
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	223f      	movs	r2, #63	@ 0x3f
 80023d6:	2101      	movs	r1, #1
 80023d8:	5499      	strb	r1, [r3, r2]
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	2240      	movs	r2, #64	@ 0x40
 80023de:	2101      	movs	r1, #1
 80023e0:	5499      	strb	r1, [r3, r2]
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2241      	movs	r2, #65	@ 0x41
 80023e6:	2101      	movs	r1, #1
 80023e8:	5499      	strb	r1, [r3, r2]
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2242      	movs	r2, #66	@ 0x42
 80023ee:	2101      	movs	r1, #1
 80023f0:	5499      	strb	r1, [r3, r2]
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	2243      	movs	r2, #67	@ 0x43
 80023f6:	2101      	movs	r1, #1
 80023f8:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2244      	movs	r2, #68	@ 0x44
 80023fe:	2101      	movs	r1, #1
 8002400:	5499      	strb	r1, [r3, r2]
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2245      	movs	r2, #69	@ 0x45
 8002406:	2101      	movs	r1, #1
 8002408:	5499      	strb	r1, [r3, r2]
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2246      	movs	r2, #70	@ 0x46
 800240e:	2101      	movs	r1, #1
 8002410:	5499      	strb	r1, [r3, r2]
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2247      	movs	r2, #71	@ 0x47
 8002416:	2101      	movs	r1, #1
 8002418:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	223d      	movs	r2, #61	@ 0x3d
 800241e:	2101      	movs	r1, #1
 8002420:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002422:	2300      	movs	r3, #0
}
 8002424:	0018      	movs	r0, r3
 8002426:	46bd      	mov	sp, r7
 8002428:	b002      	add	sp, #8
 800242a:	bd80      	pop	{r7, pc}

0800242c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b082      	sub	sp, #8
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	2b00      	cmp	r3, #0
 8002438:	d101      	bne.n	800243e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800243a:	2301      	movs	r3, #1
 800243c:	e04a      	b.n	80024d4 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	223d      	movs	r2, #61	@ 0x3d
 8002442:	5c9b      	ldrb	r3, [r3, r2]
 8002444:	b2db      	uxtb	r3, r3
 8002446:	2b00      	cmp	r3, #0
 8002448:	d107      	bne.n	800245a <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	223c      	movs	r2, #60	@ 0x3c
 800244e:	2100      	movs	r1, #0
 8002450:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	0018      	movs	r0, r3
 8002456:	f000 f841 	bl	80024dc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	223d      	movs	r2, #61	@ 0x3d
 800245e:	2102      	movs	r1, #2
 8002460:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681a      	ldr	r2, [r3, #0]
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	3304      	adds	r3, #4
 800246a:	0019      	movs	r1, r3
 800246c:	0010      	movs	r0, r2
 800246e:	f000 fa13 	bl	8002898 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2248      	movs	r2, #72	@ 0x48
 8002476:	2101      	movs	r1, #1
 8002478:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	223e      	movs	r2, #62	@ 0x3e
 800247e:	2101      	movs	r1, #1
 8002480:	5499      	strb	r1, [r3, r2]
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	223f      	movs	r2, #63	@ 0x3f
 8002486:	2101      	movs	r1, #1
 8002488:	5499      	strb	r1, [r3, r2]
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	2240      	movs	r2, #64	@ 0x40
 800248e:	2101      	movs	r1, #1
 8002490:	5499      	strb	r1, [r3, r2]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	2241      	movs	r2, #65	@ 0x41
 8002496:	2101      	movs	r1, #1
 8002498:	5499      	strb	r1, [r3, r2]
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	2242      	movs	r2, #66	@ 0x42
 800249e:	2101      	movs	r1, #1
 80024a0:	5499      	strb	r1, [r3, r2]
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2243      	movs	r2, #67	@ 0x43
 80024a6:	2101      	movs	r1, #1
 80024a8:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2244      	movs	r2, #68	@ 0x44
 80024ae:	2101      	movs	r1, #1
 80024b0:	5499      	strb	r1, [r3, r2]
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2245      	movs	r2, #69	@ 0x45
 80024b6:	2101      	movs	r1, #1
 80024b8:	5499      	strb	r1, [r3, r2]
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	2246      	movs	r2, #70	@ 0x46
 80024be:	2101      	movs	r1, #1
 80024c0:	5499      	strb	r1, [r3, r2]
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	2247      	movs	r2, #71	@ 0x47
 80024c6:	2101      	movs	r1, #1
 80024c8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	223d      	movs	r2, #61	@ 0x3d
 80024ce:	2101      	movs	r1, #1
 80024d0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80024d2:	2300      	movs	r3, #0
}
 80024d4:	0018      	movs	r0, r3
 80024d6:	46bd      	mov	sp, r7
 80024d8:	b002      	add	sp, #8
 80024da:	bd80      	pop	{r7, pc}

080024dc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b082      	sub	sp, #8
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80024e4:	46c0      	nop			@ (mov r8, r8)
 80024e6:	46bd      	mov	sp, r7
 80024e8:	b002      	add	sp, #8
 80024ea:	bd80      	pop	{r7, pc}

080024ec <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b086      	sub	sp, #24
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	60f8      	str	r0, [r7, #12]
 80024f4:	60b9      	str	r1, [r7, #8]
 80024f6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80024f8:	2317      	movs	r3, #23
 80024fa:	18fb      	adds	r3, r7, r3
 80024fc:	2200      	movs	r2, #0
 80024fe:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	223c      	movs	r2, #60	@ 0x3c
 8002504:	5c9b      	ldrb	r3, [r3, r2]
 8002506:	2b01      	cmp	r3, #1
 8002508:	d101      	bne.n	800250e <HAL_TIM_PWM_ConfigChannel+0x22>
 800250a:	2302      	movs	r3, #2
 800250c:	e0e5      	b.n	80026da <HAL_TIM_PWM_ConfigChannel+0x1ee>
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	223c      	movs	r2, #60	@ 0x3c
 8002512:	2101      	movs	r1, #1
 8002514:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	2b14      	cmp	r3, #20
 800251a:	d900      	bls.n	800251e <HAL_TIM_PWM_ConfigChannel+0x32>
 800251c:	e0d1      	b.n	80026c2 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	009a      	lsls	r2, r3, #2
 8002522:	4b70      	ldr	r3, [pc, #448]	@ (80026e4 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8002524:	18d3      	adds	r3, r2, r3
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	68ba      	ldr	r2, [r7, #8]
 8002530:	0011      	movs	r1, r2
 8002532:	0018      	movs	r0, r3
 8002534:	f000 fa22 	bl	800297c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	699a      	ldr	r2, [r3, #24]
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	2108      	movs	r1, #8
 8002544:	430a      	orrs	r2, r1
 8002546:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	699a      	ldr	r2, [r3, #24]
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	2104      	movs	r1, #4
 8002554:	438a      	bics	r2, r1
 8002556:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	6999      	ldr	r1, [r3, #24]
 800255e:	68bb      	ldr	r3, [r7, #8]
 8002560:	691a      	ldr	r2, [r3, #16]
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	430a      	orrs	r2, r1
 8002568:	619a      	str	r2, [r3, #24]
      break;
 800256a:	e0af      	b.n	80026cc <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	68ba      	ldr	r2, [r7, #8]
 8002572:	0011      	movs	r1, r2
 8002574:	0018      	movs	r0, r3
 8002576:	f000 fa81 	bl	8002a7c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	699a      	ldr	r2, [r3, #24]
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	2180      	movs	r1, #128	@ 0x80
 8002586:	0109      	lsls	r1, r1, #4
 8002588:	430a      	orrs	r2, r1
 800258a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	699a      	ldr	r2, [r3, #24]
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	4954      	ldr	r1, [pc, #336]	@ (80026e8 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8002598:	400a      	ands	r2, r1
 800259a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	6999      	ldr	r1, [r3, #24]
 80025a2:	68bb      	ldr	r3, [r7, #8]
 80025a4:	691b      	ldr	r3, [r3, #16]
 80025a6:	021a      	lsls	r2, r3, #8
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	430a      	orrs	r2, r1
 80025ae:	619a      	str	r2, [r3, #24]
      break;
 80025b0:	e08c      	b.n	80026cc <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	68ba      	ldr	r2, [r7, #8]
 80025b8:	0011      	movs	r1, r2
 80025ba:	0018      	movs	r0, r3
 80025bc:	f000 fadc 	bl	8002b78 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	69da      	ldr	r2, [r3, #28]
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	2108      	movs	r1, #8
 80025cc:	430a      	orrs	r2, r1
 80025ce:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	69da      	ldr	r2, [r3, #28]
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	2104      	movs	r1, #4
 80025dc:	438a      	bics	r2, r1
 80025de:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	69d9      	ldr	r1, [r3, #28]
 80025e6:	68bb      	ldr	r3, [r7, #8]
 80025e8:	691a      	ldr	r2, [r3, #16]
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	430a      	orrs	r2, r1
 80025f0:	61da      	str	r2, [r3, #28]
      break;
 80025f2:	e06b      	b.n	80026cc <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	68ba      	ldr	r2, [r7, #8]
 80025fa:	0011      	movs	r1, r2
 80025fc:	0018      	movs	r0, r3
 80025fe:	f000 fb3d 	bl	8002c7c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	69da      	ldr	r2, [r3, #28]
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	2180      	movs	r1, #128	@ 0x80
 800260e:	0109      	lsls	r1, r1, #4
 8002610:	430a      	orrs	r2, r1
 8002612:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	69da      	ldr	r2, [r3, #28]
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	4932      	ldr	r1, [pc, #200]	@ (80026e8 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8002620:	400a      	ands	r2, r1
 8002622:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	69d9      	ldr	r1, [r3, #28]
 800262a:	68bb      	ldr	r3, [r7, #8]
 800262c:	691b      	ldr	r3, [r3, #16]
 800262e:	021a      	lsls	r2, r3, #8
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	430a      	orrs	r2, r1
 8002636:	61da      	str	r2, [r3, #28]
      break;
 8002638:	e048      	b.n	80026cc <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	68ba      	ldr	r2, [r7, #8]
 8002640:	0011      	movs	r1, r2
 8002642:	0018      	movs	r0, r3
 8002644:	f000 fb7e 	bl	8002d44 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	2108      	movs	r1, #8
 8002654:	430a      	orrs	r2, r1
 8002656:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	2104      	movs	r1, #4
 8002664:	438a      	bics	r2, r1
 8002666:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800266e:	68bb      	ldr	r3, [r7, #8]
 8002670:	691a      	ldr	r2, [r3, #16]
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	430a      	orrs	r2, r1
 8002678:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800267a:	e027      	b.n	80026cc <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	68ba      	ldr	r2, [r7, #8]
 8002682:	0011      	movs	r1, r2
 8002684:	0018      	movs	r0, r3
 8002686:	f000 fbb7 	bl	8002df8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	2180      	movs	r1, #128	@ 0x80
 8002696:	0109      	lsls	r1, r1, #4
 8002698:	430a      	orrs	r2, r1
 800269a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	4910      	ldr	r1, [pc, #64]	@ (80026e8 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80026a8:	400a      	ands	r2, r1
 80026aa:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80026b2:	68bb      	ldr	r3, [r7, #8]
 80026b4:	691b      	ldr	r3, [r3, #16]
 80026b6:	021a      	lsls	r2, r3, #8
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	430a      	orrs	r2, r1
 80026be:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80026c0:	e004      	b.n	80026cc <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 80026c2:	2317      	movs	r3, #23
 80026c4:	18fb      	adds	r3, r7, r3
 80026c6:	2201      	movs	r2, #1
 80026c8:	701a      	strb	r2, [r3, #0]
      break;
 80026ca:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	223c      	movs	r2, #60	@ 0x3c
 80026d0:	2100      	movs	r1, #0
 80026d2:	5499      	strb	r1, [r3, r2]

  return status;
 80026d4:	2317      	movs	r3, #23
 80026d6:	18fb      	adds	r3, r7, r3
 80026d8:	781b      	ldrb	r3, [r3, #0]
}
 80026da:	0018      	movs	r0, r3
 80026dc:	46bd      	mov	sp, r7
 80026de:	b006      	add	sp, #24
 80026e0:	bd80      	pop	{r7, pc}
 80026e2:	46c0      	nop			@ (mov r8, r8)
 80026e4:	08003298 	.word	0x08003298
 80026e8:	fffffbff 	.word	0xfffffbff

080026ec <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b084      	sub	sp, #16
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
 80026f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80026f6:	230f      	movs	r3, #15
 80026f8:	18fb      	adds	r3, r7, r3
 80026fa:	2200      	movs	r2, #0
 80026fc:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	223c      	movs	r2, #60	@ 0x3c
 8002702:	5c9b      	ldrb	r3, [r3, r2]
 8002704:	2b01      	cmp	r3, #1
 8002706:	d101      	bne.n	800270c <HAL_TIM_ConfigClockSource+0x20>
 8002708:	2302      	movs	r3, #2
 800270a:	e0bc      	b.n	8002886 <HAL_TIM_ConfigClockSource+0x19a>
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	223c      	movs	r2, #60	@ 0x3c
 8002710:	2101      	movs	r1, #1
 8002712:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	223d      	movs	r2, #61	@ 0x3d
 8002718:	2102      	movs	r1, #2
 800271a:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	689b      	ldr	r3, [r3, #8]
 8002722:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002724:	68bb      	ldr	r3, [r7, #8]
 8002726:	4a5a      	ldr	r2, [pc, #360]	@ (8002890 <HAL_TIM_ConfigClockSource+0x1a4>)
 8002728:	4013      	ands	r3, r2
 800272a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800272c:	68bb      	ldr	r3, [r7, #8]
 800272e:	4a59      	ldr	r2, [pc, #356]	@ (8002894 <HAL_TIM_ConfigClockSource+0x1a8>)
 8002730:	4013      	ands	r3, r2
 8002732:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	68ba      	ldr	r2, [r7, #8]
 800273a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	2280      	movs	r2, #128	@ 0x80
 8002742:	0192      	lsls	r2, r2, #6
 8002744:	4293      	cmp	r3, r2
 8002746:	d040      	beq.n	80027ca <HAL_TIM_ConfigClockSource+0xde>
 8002748:	2280      	movs	r2, #128	@ 0x80
 800274a:	0192      	lsls	r2, r2, #6
 800274c:	4293      	cmp	r3, r2
 800274e:	d900      	bls.n	8002752 <HAL_TIM_ConfigClockSource+0x66>
 8002750:	e088      	b.n	8002864 <HAL_TIM_ConfigClockSource+0x178>
 8002752:	2280      	movs	r2, #128	@ 0x80
 8002754:	0152      	lsls	r2, r2, #5
 8002756:	4293      	cmp	r3, r2
 8002758:	d100      	bne.n	800275c <HAL_TIM_ConfigClockSource+0x70>
 800275a:	e088      	b.n	800286e <HAL_TIM_ConfigClockSource+0x182>
 800275c:	2280      	movs	r2, #128	@ 0x80
 800275e:	0152      	lsls	r2, r2, #5
 8002760:	4293      	cmp	r3, r2
 8002762:	d900      	bls.n	8002766 <HAL_TIM_ConfigClockSource+0x7a>
 8002764:	e07e      	b.n	8002864 <HAL_TIM_ConfigClockSource+0x178>
 8002766:	2b70      	cmp	r3, #112	@ 0x70
 8002768:	d018      	beq.n	800279c <HAL_TIM_ConfigClockSource+0xb0>
 800276a:	d900      	bls.n	800276e <HAL_TIM_ConfigClockSource+0x82>
 800276c:	e07a      	b.n	8002864 <HAL_TIM_ConfigClockSource+0x178>
 800276e:	2b60      	cmp	r3, #96	@ 0x60
 8002770:	d04f      	beq.n	8002812 <HAL_TIM_ConfigClockSource+0x126>
 8002772:	d900      	bls.n	8002776 <HAL_TIM_ConfigClockSource+0x8a>
 8002774:	e076      	b.n	8002864 <HAL_TIM_ConfigClockSource+0x178>
 8002776:	2b50      	cmp	r3, #80	@ 0x50
 8002778:	d03b      	beq.n	80027f2 <HAL_TIM_ConfigClockSource+0x106>
 800277a:	d900      	bls.n	800277e <HAL_TIM_ConfigClockSource+0x92>
 800277c:	e072      	b.n	8002864 <HAL_TIM_ConfigClockSource+0x178>
 800277e:	2b40      	cmp	r3, #64	@ 0x40
 8002780:	d057      	beq.n	8002832 <HAL_TIM_ConfigClockSource+0x146>
 8002782:	d900      	bls.n	8002786 <HAL_TIM_ConfigClockSource+0x9a>
 8002784:	e06e      	b.n	8002864 <HAL_TIM_ConfigClockSource+0x178>
 8002786:	2b30      	cmp	r3, #48	@ 0x30
 8002788:	d063      	beq.n	8002852 <HAL_TIM_ConfigClockSource+0x166>
 800278a:	d86b      	bhi.n	8002864 <HAL_TIM_ConfigClockSource+0x178>
 800278c:	2b20      	cmp	r3, #32
 800278e:	d060      	beq.n	8002852 <HAL_TIM_ConfigClockSource+0x166>
 8002790:	d868      	bhi.n	8002864 <HAL_TIM_ConfigClockSource+0x178>
 8002792:	2b00      	cmp	r3, #0
 8002794:	d05d      	beq.n	8002852 <HAL_TIM_ConfigClockSource+0x166>
 8002796:	2b10      	cmp	r3, #16
 8002798:	d05b      	beq.n	8002852 <HAL_TIM_ConfigClockSource+0x166>
 800279a:	e063      	b.n	8002864 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80027ac:	f000 fbfe 	bl	8002fac <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	689b      	ldr	r3, [r3, #8]
 80027b6:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80027b8:	68bb      	ldr	r3, [r7, #8]
 80027ba:	2277      	movs	r2, #119	@ 0x77
 80027bc:	4313      	orrs	r3, r2
 80027be:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	68ba      	ldr	r2, [r7, #8]
 80027c6:	609a      	str	r2, [r3, #8]
      break;
 80027c8:	e052      	b.n	8002870 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80027da:	f000 fbe7 	bl	8002fac <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	689a      	ldr	r2, [r3, #8]
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	2180      	movs	r1, #128	@ 0x80
 80027ea:	01c9      	lsls	r1, r1, #7
 80027ec:	430a      	orrs	r2, r1
 80027ee:	609a      	str	r2, [r3, #8]
      break;
 80027f0:	e03e      	b.n	8002870 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80027fa:	683b      	ldr	r3, [r7, #0]
 80027fc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80027fe:	001a      	movs	r2, r3
 8002800:	f000 fb58 	bl	8002eb4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	2150      	movs	r1, #80	@ 0x50
 800280a:	0018      	movs	r0, r3
 800280c:	f000 fbb2 	bl	8002f74 <TIM_ITRx_SetConfig>
      break;
 8002810:	e02e      	b.n	8002870 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800281e:	001a      	movs	r2, r3
 8002820:	f000 fb76 	bl	8002f10 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	2160      	movs	r1, #96	@ 0x60
 800282a:	0018      	movs	r0, r3
 800282c:	f000 fba2 	bl	8002f74 <TIM_ITRx_SetConfig>
      break;
 8002830:	e01e      	b.n	8002870 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800283e:	001a      	movs	r2, r3
 8002840:	f000 fb38 	bl	8002eb4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	2140      	movs	r1, #64	@ 0x40
 800284a:	0018      	movs	r0, r3
 800284c:	f000 fb92 	bl	8002f74 <TIM_ITRx_SetConfig>
      break;
 8002850:	e00e      	b.n	8002870 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681a      	ldr	r2, [r3, #0]
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	0019      	movs	r1, r3
 800285c:	0010      	movs	r0, r2
 800285e:	f000 fb89 	bl	8002f74 <TIM_ITRx_SetConfig>
      break;
 8002862:	e005      	b.n	8002870 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8002864:	230f      	movs	r3, #15
 8002866:	18fb      	adds	r3, r7, r3
 8002868:	2201      	movs	r2, #1
 800286a:	701a      	strb	r2, [r3, #0]
      break;
 800286c:	e000      	b.n	8002870 <HAL_TIM_ConfigClockSource+0x184>
      break;
 800286e:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	223d      	movs	r2, #61	@ 0x3d
 8002874:	2101      	movs	r1, #1
 8002876:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	223c      	movs	r2, #60	@ 0x3c
 800287c:	2100      	movs	r1, #0
 800287e:	5499      	strb	r1, [r3, r2]

  return status;
 8002880:	230f      	movs	r3, #15
 8002882:	18fb      	adds	r3, r7, r3
 8002884:	781b      	ldrb	r3, [r3, #0]
}
 8002886:	0018      	movs	r0, r3
 8002888:	46bd      	mov	sp, r7
 800288a:	b004      	add	sp, #16
 800288c:	bd80      	pop	{r7, pc}
 800288e:	46c0      	nop			@ (mov r8, r8)
 8002890:	ffceff88 	.word	0xffceff88
 8002894:	ffff00ff 	.word	0xffff00ff

08002898 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b084      	sub	sp, #16
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
 80028a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	4a2e      	ldr	r2, [pc, #184]	@ (8002964 <TIM_Base_SetConfig+0xcc>)
 80028ac:	4293      	cmp	r3, r2
 80028ae:	d003      	beq.n	80028b8 <TIM_Base_SetConfig+0x20>
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	4a2d      	ldr	r2, [pc, #180]	@ (8002968 <TIM_Base_SetConfig+0xd0>)
 80028b4:	4293      	cmp	r3, r2
 80028b6:	d108      	bne.n	80028ca <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	2270      	movs	r2, #112	@ 0x70
 80028bc:	4393      	bics	r3, r2
 80028be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	685b      	ldr	r3, [r3, #4]
 80028c4:	68fa      	ldr	r2, [r7, #12]
 80028c6:	4313      	orrs	r3, r2
 80028c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	4a25      	ldr	r2, [pc, #148]	@ (8002964 <TIM_Base_SetConfig+0xcc>)
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d00f      	beq.n	80028f2 <TIM_Base_SetConfig+0x5a>
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	4a24      	ldr	r2, [pc, #144]	@ (8002968 <TIM_Base_SetConfig+0xd0>)
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d00b      	beq.n	80028f2 <TIM_Base_SetConfig+0x5a>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	4a23      	ldr	r2, [pc, #140]	@ (800296c <TIM_Base_SetConfig+0xd4>)
 80028de:	4293      	cmp	r3, r2
 80028e0:	d007      	beq.n	80028f2 <TIM_Base_SetConfig+0x5a>
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	4a22      	ldr	r2, [pc, #136]	@ (8002970 <TIM_Base_SetConfig+0xd8>)
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d003      	beq.n	80028f2 <TIM_Base_SetConfig+0x5a>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	4a21      	ldr	r2, [pc, #132]	@ (8002974 <TIM_Base_SetConfig+0xdc>)
 80028ee:	4293      	cmp	r3, r2
 80028f0:	d108      	bne.n	8002904 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	4a20      	ldr	r2, [pc, #128]	@ (8002978 <TIM_Base_SetConfig+0xe0>)
 80028f6:	4013      	ands	r3, r2
 80028f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	68db      	ldr	r3, [r3, #12]
 80028fe:	68fa      	ldr	r2, [r7, #12]
 8002900:	4313      	orrs	r3, r2
 8002902:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	2280      	movs	r2, #128	@ 0x80
 8002908:	4393      	bics	r3, r2
 800290a:	001a      	movs	r2, r3
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	695b      	ldr	r3, [r3, #20]
 8002910:	4313      	orrs	r3, r2
 8002912:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	689a      	ldr	r2, [r3, #8]
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	681a      	ldr	r2, [r3, #0]
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	4a0f      	ldr	r2, [pc, #60]	@ (8002964 <TIM_Base_SetConfig+0xcc>)
 8002928:	4293      	cmp	r3, r2
 800292a:	d007      	beq.n	800293c <TIM_Base_SetConfig+0xa4>
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	4a10      	ldr	r2, [pc, #64]	@ (8002970 <TIM_Base_SetConfig+0xd8>)
 8002930:	4293      	cmp	r3, r2
 8002932:	d003      	beq.n	800293c <TIM_Base_SetConfig+0xa4>
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	4a0f      	ldr	r2, [pc, #60]	@ (8002974 <TIM_Base_SetConfig+0xdc>)
 8002938:	4293      	cmp	r3, r2
 800293a:	d103      	bne.n	8002944 <TIM_Base_SetConfig+0xac>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	691a      	ldr	r2, [r3, #16]
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	2204      	movs	r2, #4
 800294a:	431a      	orrs	r2, r3
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2201      	movs	r2, #1
 8002954:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	68fa      	ldr	r2, [r7, #12]
 800295a:	601a      	str	r2, [r3, #0]
}
 800295c:	46c0      	nop			@ (mov r8, r8)
 800295e:	46bd      	mov	sp, r7
 8002960:	b004      	add	sp, #16
 8002962:	bd80      	pop	{r7, pc}
 8002964:	40012c00 	.word	0x40012c00
 8002968:	40000400 	.word	0x40000400
 800296c:	40002000 	.word	0x40002000
 8002970:	40014400 	.word	0x40014400
 8002974:	40014800 	.word	0x40014800
 8002978:	fffffcff 	.word	0xfffffcff

0800297c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b086      	sub	sp, #24
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
 8002984:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6a1b      	ldr	r3, [r3, #32]
 800298a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6a1b      	ldr	r3, [r3, #32]
 8002990:	2201      	movs	r2, #1
 8002992:	4393      	bics	r3, r2
 8002994:	001a      	movs	r2, r3
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	699b      	ldr	r3, [r3, #24]
 80029a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	4a2e      	ldr	r2, [pc, #184]	@ (8002a64 <TIM_OC1_SetConfig+0xe8>)
 80029aa:	4013      	ands	r3, r2
 80029ac:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	2203      	movs	r2, #3
 80029b2:	4393      	bics	r3, r2
 80029b4:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	68fa      	ldr	r2, [r7, #12]
 80029bc:	4313      	orrs	r3, r2
 80029be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80029c0:	697b      	ldr	r3, [r7, #20]
 80029c2:	2202      	movs	r2, #2
 80029c4:	4393      	bics	r3, r2
 80029c6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	689b      	ldr	r3, [r3, #8]
 80029cc:	697a      	ldr	r2, [r7, #20]
 80029ce:	4313      	orrs	r3, r2
 80029d0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	4a24      	ldr	r2, [pc, #144]	@ (8002a68 <TIM_OC1_SetConfig+0xec>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d007      	beq.n	80029ea <TIM_OC1_SetConfig+0x6e>
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	4a23      	ldr	r2, [pc, #140]	@ (8002a6c <TIM_OC1_SetConfig+0xf0>)
 80029de:	4293      	cmp	r3, r2
 80029e0:	d003      	beq.n	80029ea <TIM_OC1_SetConfig+0x6e>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	4a22      	ldr	r2, [pc, #136]	@ (8002a70 <TIM_OC1_SetConfig+0xf4>)
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d10c      	bne.n	8002a04 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80029ea:	697b      	ldr	r3, [r7, #20]
 80029ec:	2208      	movs	r2, #8
 80029ee:	4393      	bics	r3, r2
 80029f0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	68db      	ldr	r3, [r3, #12]
 80029f6:	697a      	ldr	r2, [r7, #20]
 80029f8:	4313      	orrs	r3, r2
 80029fa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80029fc:	697b      	ldr	r3, [r7, #20]
 80029fe:	2204      	movs	r2, #4
 8002a00:	4393      	bics	r3, r2
 8002a02:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	4a18      	ldr	r2, [pc, #96]	@ (8002a68 <TIM_OC1_SetConfig+0xec>)
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	d007      	beq.n	8002a1c <TIM_OC1_SetConfig+0xa0>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	4a17      	ldr	r2, [pc, #92]	@ (8002a6c <TIM_OC1_SetConfig+0xf0>)
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d003      	beq.n	8002a1c <TIM_OC1_SetConfig+0xa0>
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	4a16      	ldr	r2, [pc, #88]	@ (8002a70 <TIM_OC1_SetConfig+0xf4>)
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	d111      	bne.n	8002a40 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002a1c:	693b      	ldr	r3, [r7, #16]
 8002a1e:	4a15      	ldr	r2, [pc, #84]	@ (8002a74 <TIM_OC1_SetConfig+0xf8>)
 8002a20:	4013      	ands	r3, r2
 8002a22:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002a24:	693b      	ldr	r3, [r7, #16]
 8002a26:	4a14      	ldr	r2, [pc, #80]	@ (8002a78 <TIM_OC1_SetConfig+0xfc>)
 8002a28:	4013      	ands	r3, r2
 8002a2a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	695b      	ldr	r3, [r3, #20]
 8002a30:	693a      	ldr	r2, [r7, #16]
 8002a32:	4313      	orrs	r3, r2
 8002a34:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	699b      	ldr	r3, [r3, #24]
 8002a3a:	693a      	ldr	r2, [r7, #16]
 8002a3c:	4313      	orrs	r3, r2
 8002a3e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	693a      	ldr	r2, [r7, #16]
 8002a44:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	68fa      	ldr	r2, [r7, #12]
 8002a4a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	685a      	ldr	r2, [r3, #4]
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	697a      	ldr	r2, [r7, #20]
 8002a58:	621a      	str	r2, [r3, #32]
}
 8002a5a:	46c0      	nop			@ (mov r8, r8)
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	b006      	add	sp, #24
 8002a60:	bd80      	pop	{r7, pc}
 8002a62:	46c0      	nop			@ (mov r8, r8)
 8002a64:	fffeff8f 	.word	0xfffeff8f
 8002a68:	40012c00 	.word	0x40012c00
 8002a6c:	40014400 	.word	0x40014400
 8002a70:	40014800 	.word	0x40014800
 8002a74:	fffffeff 	.word	0xfffffeff
 8002a78:	fffffdff 	.word	0xfffffdff

08002a7c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b086      	sub	sp, #24
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
 8002a84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6a1b      	ldr	r3, [r3, #32]
 8002a8a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6a1b      	ldr	r3, [r3, #32]
 8002a90:	2210      	movs	r2, #16
 8002a92:	4393      	bics	r3, r2
 8002a94:	001a      	movs	r2, r3
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	685b      	ldr	r3, [r3, #4]
 8002a9e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	699b      	ldr	r3, [r3, #24]
 8002aa4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	4a2c      	ldr	r2, [pc, #176]	@ (8002b5c <TIM_OC2_SetConfig+0xe0>)
 8002aaa:	4013      	ands	r3, r2
 8002aac:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	4a2b      	ldr	r2, [pc, #172]	@ (8002b60 <TIM_OC2_SetConfig+0xe4>)
 8002ab2:	4013      	ands	r3, r2
 8002ab4:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	021b      	lsls	r3, r3, #8
 8002abc:	68fa      	ldr	r2, [r7, #12]
 8002abe:	4313      	orrs	r3, r2
 8002ac0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002ac2:	697b      	ldr	r3, [r7, #20]
 8002ac4:	2220      	movs	r2, #32
 8002ac6:	4393      	bics	r3, r2
 8002ac8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	689b      	ldr	r3, [r3, #8]
 8002ace:	011b      	lsls	r3, r3, #4
 8002ad0:	697a      	ldr	r2, [r7, #20]
 8002ad2:	4313      	orrs	r3, r2
 8002ad4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	4a22      	ldr	r2, [pc, #136]	@ (8002b64 <TIM_OC2_SetConfig+0xe8>)
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d10d      	bne.n	8002afa <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002ade:	697b      	ldr	r3, [r7, #20]
 8002ae0:	2280      	movs	r2, #128	@ 0x80
 8002ae2:	4393      	bics	r3, r2
 8002ae4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	68db      	ldr	r3, [r3, #12]
 8002aea:	011b      	lsls	r3, r3, #4
 8002aec:	697a      	ldr	r2, [r7, #20]
 8002aee:	4313      	orrs	r3, r2
 8002af0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002af2:	697b      	ldr	r3, [r7, #20]
 8002af4:	2240      	movs	r2, #64	@ 0x40
 8002af6:	4393      	bics	r3, r2
 8002af8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	4a19      	ldr	r2, [pc, #100]	@ (8002b64 <TIM_OC2_SetConfig+0xe8>)
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d007      	beq.n	8002b12 <TIM_OC2_SetConfig+0x96>
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	4a18      	ldr	r2, [pc, #96]	@ (8002b68 <TIM_OC2_SetConfig+0xec>)
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d003      	beq.n	8002b12 <TIM_OC2_SetConfig+0x96>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	4a17      	ldr	r2, [pc, #92]	@ (8002b6c <TIM_OC2_SetConfig+0xf0>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d113      	bne.n	8002b3a <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002b12:	693b      	ldr	r3, [r7, #16]
 8002b14:	4a16      	ldr	r2, [pc, #88]	@ (8002b70 <TIM_OC2_SetConfig+0xf4>)
 8002b16:	4013      	ands	r3, r2
 8002b18:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002b1a:	693b      	ldr	r3, [r7, #16]
 8002b1c:	4a15      	ldr	r2, [pc, #84]	@ (8002b74 <TIM_OC2_SetConfig+0xf8>)
 8002b1e:	4013      	ands	r3, r2
 8002b20:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	695b      	ldr	r3, [r3, #20]
 8002b26:	009b      	lsls	r3, r3, #2
 8002b28:	693a      	ldr	r2, [r7, #16]
 8002b2a:	4313      	orrs	r3, r2
 8002b2c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	699b      	ldr	r3, [r3, #24]
 8002b32:	009b      	lsls	r3, r3, #2
 8002b34:	693a      	ldr	r2, [r7, #16]
 8002b36:	4313      	orrs	r3, r2
 8002b38:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	693a      	ldr	r2, [r7, #16]
 8002b3e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	68fa      	ldr	r2, [r7, #12]
 8002b44:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	685a      	ldr	r2, [r3, #4]
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	697a      	ldr	r2, [r7, #20]
 8002b52:	621a      	str	r2, [r3, #32]
}
 8002b54:	46c0      	nop			@ (mov r8, r8)
 8002b56:	46bd      	mov	sp, r7
 8002b58:	b006      	add	sp, #24
 8002b5a:	bd80      	pop	{r7, pc}
 8002b5c:	feff8fff 	.word	0xfeff8fff
 8002b60:	fffffcff 	.word	0xfffffcff
 8002b64:	40012c00 	.word	0x40012c00
 8002b68:	40014400 	.word	0x40014400
 8002b6c:	40014800 	.word	0x40014800
 8002b70:	fffffbff 	.word	0xfffffbff
 8002b74:	fffff7ff 	.word	0xfffff7ff

08002b78 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b086      	sub	sp, #24
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
 8002b80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6a1b      	ldr	r3, [r3, #32]
 8002b86:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6a1b      	ldr	r3, [r3, #32]
 8002b8c:	4a31      	ldr	r2, [pc, #196]	@ (8002c54 <TIM_OC3_SetConfig+0xdc>)
 8002b8e:	401a      	ands	r2, r3
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	69db      	ldr	r3, [r3, #28]
 8002b9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	4a2d      	ldr	r2, [pc, #180]	@ (8002c58 <TIM_OC3_SetConfig+0xe0>)
 8002ba4:	4013      	ands	r3, r2
 8002ba6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	2203      	movs	r2, #3
 8002bac:	4393      	bics	r3, r2
 8002bae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	68fa      	ldr	r2, [r7, #12]
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002bba:	697b      	ldr	r3, [r7, #20]
 8002bbc:	4a27      	ldr	r2, [pc, #156]	@ (8002c5c <TIM_OC3_SetConfig+0xe4>)
 8002bbe:	4013      	ands	r3, r2
 8002bc0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002bc2:	683b      	ldr	r3, [r7, #0]
 8002bc4:	689b      	ldr	r3, [r3, #8]
 8002bc6:	021b      	lsls	r3, r3, #8
 8002bc8:	697a      	ldr	r2, [r7, #20]
 8002bca:	4313      	orrs	r3, r2
 8002bcc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	4a23      	ldr	r2, [pc, #140]	@ (8002c60 <TIM_OC3_SetConfig+0xe8>)
 8002bd2:	4293      	cmp	r3, r2
 8002bd4:	d10d      	bne.n	8002bf2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002bd6:	697b      	ldr	r3, [r7, #20]
 8002bd8:	4a22      	ldr	r2, [pc, #136]	@ (8002c64 <TIM_OC3_SetConfig+0xec>)
 8002bda:	4013      	ands	r3, r2
 8002bdc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	68db      	ldr	r3, [r3, #12]
 8002be2:	021b      	lsls	r3, r3, #8
 8002be4:	697a      	ldr	r2, [r7, #20]
 8002be6:	4313      	orrs	r3, r2
 8002be8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002bea:	697b      	ldr	r3, [r7, #20]
 8002bec:	4a1e      	ldr	r2, [pc, #120]	@ (8002c68 <TIM_OC3_SetConfig+0xf0>)
 8002bee:	4013      	ands	r3, r2
 8002bf0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	4a1a      	ldr	r2, [pc, #104]	@ (8002c60 <TIM_OC3_SetConfig+0xe8>)
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	d007      	beq.n	8002c0a <TIM_OC3_SetConfig+0x92>
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	4a1b      	ldr	r2, [pc, #108]	@ (8002c6c <TIM_OC3_SetConfig+0xf4>)
 8002bfe:	4293      	cmp	r3, r2
 8002c00:	d003      	beq.n	8002c0a <TIM_OC3_SetConfig+0x92>
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	4a1a      	ldr	r2, [pc, #104]	@ (8002c70 <TIM_OC3_SetConfig+0xf8>)
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d113      	bne.n	8002c32 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002c0a:	693b      	ldr	r3, [r7, #16]
 8002c0c:	4a19      	ldr	r2, [pc, #100]	@ (8002c74 <TIM_OC3_SetConfig+0xfc>)
 8002c0e:	4013      	ands	r3, r2
 8002c10:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002c12:	693b      	ldr	r3, [r7, #16]
 8002c14:	4a18      	ldr	r2, [pc, #96]	@ (8002c78 <TIM_OC3_SetConfig+0x100>)
 8002c16:	4013      	ands	r3, r2
 8002c18:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	695b      	ldr	r3, [r3, #20]
 8002c1e:	011b      	lsls	r3, r3, #4
 8002c20:	693a      	ldr	r2, [r7, #16]
 8002c22:	4313      	orrs	r3, r2
 8002c24:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	699b      	ldr	r3, [r3, #24]
 8002c2a:	011b      	lsls	r3, r3, #4
 8002c2c:	693a      	ldr	r2, [r7, #16]
 8002c2e:	4313      	orrs	r3, r2
 8002c30:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	693a      	ldr	r2, [r7, #16]
 8002c36:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	68fa      	ldr	r2, [r7, #12]
 8002c3c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	685a      	ldr	r2, [r3, #4]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	697a      	ldr	r2, [r7, #20]
 8002c4a:	621a      	str	r2, [r3, #32]
}
 8002c4c:	46c0      	nop			@ (mov r8, r8)
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	b006      	add	sp, #24
 8002c52:	bd80      	pop	{r7, pc}
 8002c54:	fffffeff 	.word	0xfffffeff
 8002c58:	fffeff8f 	.word	0xfffeff8f
 8002c5c:	fffffdff 	.word	0xfffffdff
 8002c60:	40012c00 	.word	0x40012c00
 8002c64:	fffff7ff 	.word	0xfffff7ff
 8002c68:	fffffbff 	.word	0xfffffbff
 8002c6c:	40014400 	.word	0x40014400
 8002c70:	40014800 	.word	0x40014800
 8002c74:	ffffefff 	.word	0xffffefff
 8002c78:	ffffdfff 	.word	0xffffdfff

08002c7c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b086      	sub	sp, #24
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
 8002c84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6a1b      	ldr	r3, [r3, #32]
 8002c8a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6a1b      	ldr	r3, [r3, #32]
 8002c90:	4a24      	ldr	r2, [pc, #144]	@ (8002d24 <TIM_OC4_SetConfig+0xa8>)
 8002c92:	401a      	ands	r2, r3
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	685b      	ldr	r3, [r3, #4]
 8002c9c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	69db      	ldr	r3, [r3, #28]
 8002ca2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	4a20      	ldr	r2, [pc, #128]	@ (8002d28 <TIM_OC4_SetConfig+0xac>)
 8002ca8:	4013      	ands	r3, r2
 8002caa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	4a1f      	ldr	r2, [pc, #124]	@ (8002d2c <TIM_OC4_SetConfig+0xb0>)
 8002cb0:	4013      	ands	r3, r2
 8002cb2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	021b      	lsls	r3, r3, #8
 8002cba:	68fa      	ldr	r2, [r7, #12]
 8002cbc:	4313      	orrs	r3, r2
 8002cbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002cc0:	693b      	ldr	r3, [r7, #16]
 8002cc2:	4a1b      	ldr	r2, [pc, #108]	@ (8002d30 <TIM_OC4_SetConfig+0xb4>)
 8002cc4:	4013      	ands	r3, r2
 8002cc6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	689b      	ldr	r3, [r3, #8]
 8002ccc:	031b      	lsls	r3, r3, #12
 8002cce:	693a      	ldr	r2, [r7, #16]
 8002cd0:	4313      	orrs	r3, r2
 8002cd2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	4a17      	ldr	r2, [pc, #92]	@ (8002d34 <TIM_OC4_SetConfig+0xb8>)
 8002cd8:	4293      	cmp	r3, r2
 8002cda:	d007      	beq.n	8002cec <TIM_OC4_SetConfig+0x70>
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	4a16      	ldr	r2, [pc, #88]	@ (8002d38 <TIM_OC4_SetConfig+0xbc>)
 8002ce0:	4293      	cmp	r3, r2
 8002ce2:	d003      	beq.n	8002cec <TIM_OC4_SetConfig+0x70>
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	4a15      	ldr	r2, [pc, #84]	@ (8002d3c <TIM_OC4_SetConfig+0xc0>)
 8002ce8:	4293      	cmp	r3, r2
 8002cea:	d109      	bne.n	8002d00 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002cec:	697b      	ldr	r3, [r7, #20]
 8002cee:	4a14      	ldr	r2, [pc, #80]	@ (8002d40 <TIM_OC4_SetConfig+0xc4>)
 8002cf0:	4013      	ands	r3, r2
 8002cf2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	695b      	ldr	r3, [r3, #20]
 8002cf8:	019b      	lsls	r3, r3, #6
 8002cfa:	697a      	ldr	r2, [r7, #20]
 8002cfc:	4313      	orrs	r3, r2
 8002cfe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	697a      	ldr	r2, [r7, #20]
 8002d04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	68fa      	ldr	r2, [r7, #12]
 8002d0a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	685a      	ldr	r2, [r3, #4]
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	693a      	ldr	r2, [r7, #16]
 8002d18:	621a      	str	r2, [r3, #32]
}
 8002d1a:	46c0      	nop			@ (mov r8, r8)
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	b006      	add	sp, #24
 8002d20:	bd80      	pop	{r7, pc}
 8002d22:	46c0      	nop			@ (mov r8, r8)
 8002d24:	ffffefff 	.word	0xffffefff
 8002d28:	feff8fff 	.word	0xfeff8fff
 8002d2c:	fffffcff 	.word	0xfffffcff
 8002d30:	ffffdfff 	.word	0xffffdfff
 8002d34:	40012c00 	.word	0x40012c00
 8002d38:	40014400 	.word	0x40014400
 8002d3c:	40014800 	.word	0x40014800
 8002d40:	ffffbfff 	.word	0xffffbfff

08002d44 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b086      	sub	sp, #24
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
 8002d4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	6a1b      	ldr	r3, [r3, #32]
 8002d52:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6a1b      	ldr	r3, [r3, #32]
 8002d58:	4a21      	ldr	r2, [pc, #132]	@ (8002de0 <TIM_OC5_SetConfig+0x9c>)
 8002d5a:	401a      	ands	r2, r3
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	685b      	ldr	r3, [r3, #4]
 8002d64:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	4a1d      	ldr	r2, [pc, #116]	@ (8002de4 <TIM_OC5_SetConfig+0xa0>)
 8002d70:	4013      	ands	r3, r2
 8002d72:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	68fa      	ldr	r2, [r7, #12]
 8002d7a:	4313      	orrs	r3, r2
 8002d7c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8002d7e:	693b      	ldr	r3, [r7, #16]
 8002d80:	4a19      	ldr	r2, [pc, #100]	@ (8002de8 <TIM_OC5_SetConfig+0xa4>)
 8002d82:	4013      	ands	r3, r2
 8002d84:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	689b      	ldr	r3, [r3, #8]
 8002d8a:	041b      	lsls	r3, r3, #16
 8002d8c:	693a      	ldr	r2, [r7, #16]
 8002d8e:	4313      	orrs	r3, r2
 8002d90:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	4a15      	ldr	r2, [pc, #84]	@ (8002dec <TIM_OC5_SetConfig+0xa8>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d007      	beq.n	8002daa <TIM_OC5_SetConfig+0x66>
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	4a14      	ldr	r2, [pc, #80]	@ (8002df0 <TIM_OC5_SetConfig+0xac>)
 8002d9e:	4293      	cmp	r3, r2
 8002da0:	d003      	beq.n	8002daa <TIM_OC5_SetConfig+0x66>
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	4a13      	ldr	r2, [pc, #76]	@ (8002df4 <TIM_OC5_SetConfig+0xb0>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d109      	bne.n	8002dbe <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8002daa:	697b      	ldr	r3, [r7, #20]
 8002dac:	4a0c      	ldr	r2, [pc, #48]	@ (8002de0 <TIM_OC5_SetConfig+0x9c>)
 8002dae:	4013      	ands	r3, r2
 8002db0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	695b      	ldr	r3, [r3, #20]
 8002db6:	021b      	lsls	r3, r3, #8
 8002db8:	697a      	ldr	r2, [r7, #20]
 8002dba:	4313      	orrs	r3, r2
 8002dbc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	697a      	ldr	r2, [r7, #20]
 8002dc2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	68fa      	ldr	r2, [r7, #12]
 8002dc8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8002dca:	683b      	ldr	r3, [r7, #0]
 8002dcc:	685a      	ldr	r2, [r3, #4]
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	693a      	ldr	r2, [r7, #16]
 8002dd6:	621a      	str	r2, [r3, #32]
}
 8002dd8:	46c0      	nop			@ (mov r8, r8)
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	b006      	add	sp, #24
 8002dde:	bd80      	pop	{r7, pc}
 8002de0:	fffeffff 	.word	0xfffeffff
 8002de4:	fffeff8f 	.word	0xfffeff8f
 8002de8:	fffdffff 	.word	0xfffdffff
 8002dec:	40012c00 	.word	0x40012c00
 8002df0:	40014400 	.word	0x40014400
 8002df4:	40014800 	.word	0x40014800

08002df8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b086      	sub	sp, #24
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
 8002e00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6a1b      	ldr	r3, [r3, #32]
 8002e06:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6a1b      	ldr	r3, [r3, #32]
 8002e0c:	4a22      	ldr	r2, [pc, #136]	@ (8002e98 <TIM_OC6_SetConfig+0xa0>)
 8002e0e:	401a      	ands	r2, r3
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	685b      	ldr	r3, [r3, #4]
 8002e18:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	4a1e      	ldr	r2, [pc, #120]	@ (8002e9c <TIM_OC6_SetConfig+0xa4>)
 8002e24:	4013      	ands	r3, r2
 8002e26:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	021b      	lsls	r3, r3, #8
 8002e2e:	68fa      	ldr	r2, [r7, #12]
 8002e30:	4313      	orrs	r3, r2
 8002e32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8002e34:	693b      	ldr	r3, [r7, #16]
 8002e36:	4a1a      	ldr	r2, [pc, #104]	@ (8002ea0 <TIM_OC6_SetConfig+0xa8>)
 8002e38:	4013      	ands	r3, r2
 8002e3a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	689b      	ldr	r3, [r3, #8]
 8002e40:	051b      	lsls	r3, r3, #20
 8002e42:	693a      	ldr	r2, [r7, #16]
 8002e44:	4313      	orrs	r3, r2
 8002e46:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	4a16      	ldr	r2, [pc, #88]	@ (8002ea4 <TIM_OC6_SetConfig+0xac>)
 8002e4c:	4293      	cmp	r3, r2
 8002e4e:	d007      	beq.n	8002e60 <TIM_OC6_SetConfig+0x68>
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	4a15      	ldr	r2, [pc, #84]	@ (8002ea8 <TIM_OC6_SetConfig+0xb0>)
 8002e54:	4293      	cmp	r3, r2
 8002e56:	d003      	beq.n	8002e60 <TIM_OC6_SetConfig+0x68>
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	4a14      	ldr	r2, [pc, #80]	@ (8002eac <TIM_OC6_SetConfig+0xb4>)
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	d109      	bne.n	8002e74 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8002e60:	697b      	ldr	r3, [r7, #20]
 8002e62:	4a13      	ldr	r2, [pc, #76]	@ (8002eb0 <TIM_OC6_SetConfig+0xb8>)
 8002e64:	4013      	ands	r3, r2
 8002e66:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	695b      	ldr	r3, [r3, #20]
 8002e6c:	029b      	lsls	r3, r3, #10
 8002e6e:	697a      	ldr	r2, [r7, #20]
 8002e70:	4313      	orrs	r3, r2
 8002e72:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	697a      	ldr	r2, [r7, #20]
 8002e78:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	68fa      	ldr	r2, [r7, #12]
 8002e7e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	685a      	ldr	r2, [r3, #4]
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	693a      	ldr	r2, [r7, #16]
 8002e8c:	621a      	str	r2, [r3, #32]
}
 8002e8e:	46c0      	nop			@ (mov r8, r8)
 8002e90:	46bd      	mov	sp, r7
 8002e92:	b006      	add	sp, #24
 8002e94:	bd80      	pop	{r7, pc}
 8002e96:	46c0      	nop			@ (mov r8, r8)
 8002e98:	ffefffff 	.word	0xffefffff
 8002e9c:	feff8fff 	.word	0xfeff8fff
 8002ea0:	ffdfffff 	.word	0xffdfffff
 8002ea4:	40012c00 	.word	0x40012c00
 8002ea8:	40014400 	.word	0x40014400
 8002eac:	40014800 	.word	0x40014800
 8002eb0:	fffbffff 	.word	0xfffbffff

08002eb4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b086      	sub	sp, #24
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	60f8      	str	r0, [r7, #12]
 8002ebc:	60b9      	str	r1, [r7, #8]
 8002ebe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	6a1b      	ldr	r3, [r3, #32]
 8002ec4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	6a1b      	ldr	r3, [r3, #32]
 8002eca:	2201      	movs	r2, #1
 8002ecc:	4393      	bics	r3, r2
 8002ece:	001a      	movs	r2, r3
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	699b      	ldr	r3, [r3, #24]
 8002ed8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002eda:	693b      	ldr	r3, [r7, #16]
 8002edc:	22f0      	movs	r2, #240	@ 0xf0
 8002ede:	4393      	bics	r3, r2
 8002ee0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	011b      	lsls	r3, r3, #4
 8002ee6:	693a      	ldr	r2, [r7, #16]
 8002ee8:	4313      	orrs	r3, r2
 8002eea:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002eec:	697b      	ldr	r3, [r7, #20]
 8002eee:	220a      	movs	r2, #10
 8002ef0:	4393      	bics	r3, r2
 8002ef2:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002ef4:	697a      	ldr	r2, [r7, #20]
 8002ef6:	68bb      	ldr	r3, [r7, #8]
 8002ef8:	4313      	orrs	r3, r2
 8002efa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	693a      	ldr	r2, [r7, #16]
 8002f00:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	697a      	ldr	r2, [r7, #20]
 8002f06:	621a      	str	r2, [r3, #32]
}
 8002f08:	46c0      	nop			@ (mov r8, r8)
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	b006      	add	sp, #24
 8002f0e:	bd80      	pop	{r7, pc}

08002f10 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b086      	sub	sp, #24
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	60f8      	str	r0, [r7, #12]
 8002f18:	60b9      	str	r1, [r7, #8]
 8002f1a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	6a1b      	ldr	r3, [r3, #32]
 8002f20:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	6a1b      	ldr	r3, [r3, #32]
 8002f26:	2210      	movs	r2, #16
 8002f28:	4393      	bics	r3, r2
 8002f2a:	001a      	movs	r2, r3
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	699b      	ldr	r3, [r3, #24]
 8002f34:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002f36:	693b      	ldr	r3, [r7, #16]
 8002f38:	4a0d      	ldr	r2, [pc, #52]	@ (8002f70 <TIM_TI2_ConfigInputStage+0x60>)
 8002f3a:	4013      	ands	r3, r2
 8002f3c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	031b      	lsls	r3, r3, #12
 8002f42:	693a      	ldr	r2, [r7, #16]
 8002f44:	4313      	orrs	r3, r2
 8002f46:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002f48:	697b      	ldr	r3, [r7, #20]
 8002f4a:	22a0      	movs	r2, #160	@ 0xa0
 8002f4c:	4393      	bics	r3, r2
 8002f4e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002f50:	68bb      	ldr	r3, [r7, #8]
 8002f52:	011b      	lsls	r3, r3, #4
 8002f54:	697a      	ldr	r2, [r7, #20]
 8002f56:	4313      	orrs	r3, r2
 8002f58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	693a      	ldr	r2, [r7, #16]
 8002f5e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	697a      	ldr	r2, [r7, #20]
 8002f64:	621a      	str	r2, [r3, #32]
}
 8002f66:	46c0      	nop			@ (mov r8, r8)
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	b006      	add	sp, #24
 8002f6c:	bd80      	pop	{r7, pc}
 8002f6e:	46c0      	nop			@ (mov r8, r8)
 8002f70:	ffff0fff 	.word	0xffff0fff

08002f74 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b084      	sub	sp, #16
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
 8002f7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	689b      	ldr	r3, [r3, #8]
 8002f82:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	4a08      	ldr	r2, [pc, #32]	@ (8002fa8 <TIM_ITRx_SetConfig+0x34>)
 8002f88:	4013      	ands	r3, r2
 8002f8a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002f8c:	683a      	ldr	r2, [r7, #0]
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	4313      	orrs	r3, r2
 8002f92:	2207      	movs	r2, #7
 8002f94:	4313      	orrs	r3, r2
 8002f96:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	68fa      	ldr	r2, [r7, #12]
 8002f9c:	609a      	str	r2, [r3, #8]
}
 8002f9e:	46c0      	nop			@ (mov r8, r8)
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	b004      	add	sp, #16
 8002fa4:	bd80      	pop	{r7, pc}
 8002fa6:	46c0      	nop			@ (mov r8, r8)
 8002fa8:	ffcfff8f 	.word	0xffcfff8f

08002fac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	b086      	sub	sp, #24
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	60f8      	str	r0, [r7, #12]
 8002fb4:	60b9      	str	r1, [r7, #8]
 8002fb6:	607a      	str	r2, [r7, #4]
 8002fb8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	689b      	ldr	r3, [r3, #8]
 8002fbe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002fc0:	697b      	ldr	r3, [r7, #20]
 8002fc2:	4a09      	ldr	r2, [pc, #36]	@ (8002fe8 <TIM_ETR_SetConfig+0x3c>)
 8002fc4:	4013      	ands	r3, r2
 8002fc6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	021a      	lsls	r2, r3, #8
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	431a      	orrs	r2, r3
 8002fd0:	68bb      	ldr	r3, [r7, #8]
 8002fd2:	4313      	orrs	r3, r2
 8002fd4:	697a      	ldr	r2, [r7, #20]
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	697a      	ldr	r2, [r7, #20]
 8002fde:	609a      	str	r2, [r3, #8]
}
 8002fe0:	46c0      	nop			@ (mov r8, r8)
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	b006      	add	sp, #24
 8002fe6:	bd80      	pop	{r7, pc}
 8002fe8:	ffff00ff 	.word	0xffff00ff

08002fec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b084      	sub	sp, #16
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
 8002ff4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	223c      	movs	r2, #60	@ 0x3c
 8002ffa:	5c9b      	ldrb	r3, [r3, r2]
 8002ffc:	2b01      	cmp	r3, #1
 8002ffe:	d101      	bne.n	8003004 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003000:	2302      	movs	r3, #2
 8003002:	e04a      	b.n	800309a <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	223c      	movs	r2, #60	@ 0x3c
 8003008:	2101      	movs	r1, #1
 800300a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	223d      	movs	r2, #61	@ 0x3d
 8003010:	2102      	movs	r1, #2
 8003012:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	685b      	ldr	r3, [r3, #4]
 800301a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	689b      	ldr	r3, [r3, #8]
 8003022:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	4a1e      	ldr	r2, [pc, #120]	@ (80030a4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d108      	bne.n	8003040 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	4a1d      	ldr	r2, [pc, #116]	@ (80030a8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8003032:	4013      	ands	r3, r2
 8003034:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	685b      	ldr	r3, [r3, #4]
 800303a:	68fa      	ldr	r2, [r7, #12]
 800303c:	4313      	orrs	r3, r2
 800303e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	2270      	movs	r2, #112	@ 0x70
 8003044:	4393      	bics	r3, r2
 8003046:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003048:	683b      	ldr	r3, [r7, #0]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	68fa      	ldr	r2, [r7, #12]
 800304e:	4313      	orrs	r3, r2
 8003050:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	68fa      	ldr	r2, [r7, #12]
 8003058:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	4a11      	ldr	r2, [pc, #68]	@ (80030a4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003060:	4293      	cmp	r3, r2
 8003062:	d004      	beq.n	800306e <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4a10      	ldr	r2, [pc, #64]	@ (80030ac <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d10c      	bne.n	8003088 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800306e:	68bb      	ldr	r3, [r7, #8]
 8003070:	2280      	movs	r2, #128	@ 0x80
 8003072:	4393      	bics	r3, r2
 8003074:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003076:	683b      	ldr	r3, [r7, #0]
 8003078:	689b      	ldr	r3, [r3, #8]
 800307a:	68ba      	ldr	r2, [r7, #8]
 800307c:	4313      	orrs	r3, r2
 800307e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	68ba      	ldr	r2, [r7, #8]
 8003086:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	223d      	movs	r2, #61	@ 0x3d
 800308c:	2101      	movs	r1, #1
 800308e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	223c      	movs	r2, #60	@ 0x3c
 8003094:	2100      	movs	r1, #0
 8003096:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003098:	2300      	movs	r3, #0
}
 800309a:	0018      	movs	r0, r3
 800309c:	46bd      	mov	sp, r7
 800309e:	b004      	add	sp, #16
 80030a0:	bd80      	pop	{r7, pc}
 80030a2:	46c0      	nop			@ (mov r8, r8)
 80030a4:	40012c00 	.word	0x40012c00
 80030a8:	ff0fffff 	.word	0xff0fffff
 80030ac:	40000400 	.word	0x40000400

080030b0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b084      	sub	sp, #16
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
 80030b8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80030ba:	2300      	movs	r3, #0
 80030bc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	223c      	movs	r2, #60	@ 0x3c
 80030c2:	5c9b      	ldrb	r3, [r3, r2]
 80030c4:	2b01      	cmp	r3, #1
 80030c6:	d101      	bne.n	80030cc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80030c8:	2302      	movs	r3, #2
 80030ca:	e06f      	b.n	80031ac <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	223c      	movs	r2, #60	@ 0x3c
 80030d0:	2101      	movs	r1, #1
 80030d2:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	22ff      	movs	r2, #255	@ 0xff
 80030d8:	4393      	bics	r3, r2
 80030da:	001a      	movs	r2, r3
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	68db      	ldr	r3, [r3, #12]
 80030e0:	4313      	orrs	r3, r2
 80030e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	4a33      	ldr	r2, [pc, #204]	@ (80031b4 <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 80030e8:	401a      	ands	r2, r3
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	689b      	ldr	r3, [r3, #8]
 80030ee:	4313      	orrs	r3, r2
 80030f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	4a30      	ldr	r2, [pc, #192]	@ (80031b8 <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 80030f6:	401a      	ands	r2, r3
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	685b      	ldr	r3, [r3, #4]
 80030fc:	4313      	orrs	r3, r2
 80030fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	4a2e      	ldr	r2, [pc, #184]	@ (80031bc <HAL_TIMEx_ConfigBreakDeadTime+0x10c>)
 8003104:	401a      	ands	r2, r3
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	4313      	orrs	r3, r2
 800310c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	4a2b      	ldr	r2, [pc, #172]	@ (80031c0 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 8003112:	401a      	ands	r2, r3
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	691b      	ldr	r3, [r3, #16]
 8003118:	4313      	orrs	r3, r2
 800311a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	4a29      	ldr	r2, [pc, #164]	@ (80031c4 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 8003120:	401a      	ands	r2, r3
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	695b      	ldr	r3, [r3, #20]
 8003126:	4313      	orrs	r3, r2
 8003128:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	4a26      	ldr	r2, [pc, #152]	@ (80031c8 <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 800312e:	401a      	ands	r2, r3
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003134:	4313      	orrs	r3, r2
 8003136:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	4a24      	ldr	r2, [pc, #144]	@ (80031cc <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800313c:	401a      	ands	r2, r3
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	699b      	ldr	r3, [r3, #24]
 8003142:	041b      	lsls	r3, r3, #16
 8003144:	4313      	orrs	r3, r2
 8003146:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	4a21      	ldr	r2, [pc, #132]	@ (80031d0 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800314c:	401a      	ands	r2, r3
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	69db      	ldr	r3, [r3, #28]
 8003152:	4313      	orrs	r3, r2
 8003154:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	4a1e      	ldr	r2, [pc, #120]	@ (80031d4 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800315c:	4293      	cmp	r3, r2
 800315e:	d11c      	bne.n	800319a <HAL_TIMEx_ConfigBreakDeadTime+0xea>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	4a1d      	ldr	r2, [pc, #116]	@ (80031d8 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 8003164:	401a      	ands	r2, r3
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800316a:	051b      	lsls	r3, r3, #20
 800316c:	4313      	orrs	r3, r2
 800316e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	4a1a      	ldr	r2, [pc, #104]	@ (80031dc <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 8003174:	401a      	ands	r2, r3
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	6a1b      	ldr	r3, [r3, #32]
 800317a:	4313      	orrs	r3, r2
 800317c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	4a17      	ldr	r2, [pc, #92]	@ (80031e0 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 8003182:	401a      	ands	r2, r3
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003188:	4313      	orrs	r3, r2
 800318a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	4a15      	ldr	r2, [pc, #84]	@ (80031e4 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 8003190:	401a      	ands	r2, r3
 8003192:	683b      	ldr	r3, [r7, #0]
 8003194:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003196:	4313      	orrs	r3, r2
 8003198:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	68fa      	ldr	r2, [r7, #12]
 80031a0:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	223c      	movs	r2, #60	@ 0x3c
 80031a6:	2100      	movs	r1, #0
 80031a8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80031aa:	2300      	movs	r3, #0
}
 80031ac:	0018      	movs	r0, r3
 80031ae:	46bd      	mov	sp, r7
 80031b0:	b004      	add	sp, #16
 80031b2:	bd80      	pop	{r7, pc}
 80031b4:	fffffcff 	.word	0xfffffcff
 80031b8:	fffffbff 	.word	0xfffffbff
 80031bc:	fffff7ff 	.word	0xfffff7ff
 80031c0:	ffffefff 	.word	0xffffefff
 80031c4:	ffffdfff 	.word	0xffffdfff
 80031c8:	ffffbfff 	.word	0xffffbfff
 80031cc:	fff0ffff 	.word	0xfff0ffff
 80031d0:	efffffff 	.word	0xefffffff
 80031d4:	40012c00 	.word	0x40012c00
 80031d8:	ff0fffff 	.word	0xff0fffff
 80031dc:	feffffff 	.word	0xfeffffff
 80031e0:	fdffffff 	.word	0xfdffffff
 80031e4:	dfffffff 	.word	0xdfffffff

080031e8 <memset>:
 80031e8:	0003      	movs	r3, r0
 80031ea:	1882      	adds	r2, r0, r2
 80031ec:	4293      	cmp	r3, r2
 80031ee:	d100      	bne.n	80031f2 <memset+0xa>
 80031f0:	4770      	bx	lr
 80031f2:	7019      	strb	r1, [r3, #0]
 80031f4:	3301      	adds	r3, #1
 80031f6:	e7f9      	b.n	80031ec <memset+0x4>

080031f8 <__libc_init_array>:
 80031f8:	b570      	push	{r4, r5, r6, lr}
 80031fa:	2600      	movs	r6, #0
 80031fc:	4c0c      	ldr	r4, [pc, #48]	@ (8003230 <__libc_init_array+0x38>)
 80031fe:	4d0d      	ldr	r5, [pc, #52]	@ (8003234 <__libc_init_array+0x3c>)
 8003200:	1b64      	subs	r4, r4, r5
 8003202:	10a4      	asrs	r4, r4, #2
 8003204:	42a6      	cmp	r6, r4
 8003206:	d109      	bne.n	800321c <__libc_init_array+0x24>
 8003208:	2600      	movs	r6, #0
 800320a:	f000 f819 	bl	8003240 <_init>
 800320e:	4c0a      	ldr	r4, [pc, #40]	@ (8003238 <__libc_init_array+0x40>)
 8003210:	4d0a      	ldr	r5, [pc, #40]	@ (800323c <__libc_init_array+0x44>)
 8003212:	1b64      	subs	r4, r4, r5
 8003214:	10a4      	asrs	r4, r4, #2
 8003216:	42a6      	cmp	r6, r4
 8003218:	d105      	bne.n	8003226 <__libc_init_array+0x2e>
 800321a:	bd70      	pop	{r4, r5, r6, pc}
 800321c:	00b3      	lsls	r3, r6, #2
 800321e:	58eb      	ldr	r3, [r5, r3]
 8003220:	4798      	blx	r3
 8003222:	3601      	adds	r6, #1
 8003224:	e7ee      	b.n	8003204 <__libc_init_array+0xc>
 8003226:	00b3      	lsls	r3, r6, #2
 8003228:	58eb      	ldr	r3, [r5, r3]
 800322a:	4798      	blx	r3
 800322c:	3601      	adds	r6, #1
 800322e:	e7f2      	b.n	8003216 <__libc_init_array+0x1e>
 8003230:	080032ec 	.word	0x080032ec
 8003234:	080032ec 	.word	0x080032ec
 8003238:	080032f0 	.word	0x080032f0
 800323c:	080032ec 	.word	0x080032ec

08003240 <_init>:
 8003240:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003242:	46c0      	nop			@ (mov r8, r8)
 8003244:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003246:	bc08      	pop	{r3}
 8003248:	469e      	mov	lr, r3
 800324a:	4770      	bx	lr

0800324c <_fini>:
 800324c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800324e:	46c0      	nop			@ (mov r8, r8)
 8003250:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003252:	bc08      	pop	{r3}
 8003254:	469e      	mov	lr, r3
 8003256:	4770      	bx	lr
