Warning (10273): Verilog HDL warning at sign_extend.sv(18): extended using "x" or "z" File: /home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/sign_extend.sv Line: 18
