Loading plugins phase: Elapsed time ==> 0s.248ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p D:\Users\gizmo\Documents\PSoC\PSoC_PyunPyun\PSoC_PyunPyun.cydsn\PSoC_PyunPyun.cyprj -d CY8C4245AXI-483 -s D:\Users\gizmo\Documents\PSoC\PSoC_PyunPyun\PSoC_PyunPyun.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.722ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.085ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  PSoC_PyunPyun.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\gizmo\Documents\PSoC\PSoC_PyunPyun\PSoC_PyunPyun.cydsn\PSoC_PyunPyun.cyprj -dcpsoc3 PSoC_PyunPyun.v -verilog
======================================================================

======================================================================
Compiling:  PSoC_PyunPyun.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\gizmo\Documents\PSoC\PSoC_PyunPyun\PSoC_PyunPyun.cydsn\PSoC_PyunPyun.cyprj -dcpsoc3 PSoC_PyunPyun.v -verilog
======================================================================

======================================================================
Compiling:  PSoC_PyunPyun.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\gizmo\Documents\PSoC\PSoC_PyunPyun\PSoC_PyunPyun.cydsn\PSoC_PyunPyun.cyprj -dcpsoc3 -verilog PSoC_PyunPyun.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun Mar 15 00:41:22 2015


======================================================================
Compiling:  PSoC_PyunPyun.v
Program  :   vpp
Options  :    -yv2 -q10 PSoC_PyunPyun.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun Mar 15 00:41:22 2015

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_0\Bus_Connect_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'PSoC_PyunPyun.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  PSoC_PyunPyun.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\gizmo\Documents\PSoC\PSoC_PyunPyun\PSoC_PyunPyun.cydsn\PSoC_PyunPyun.cyprj -dcpsoc3 -verilog PSoC_PyunPyun.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun Mar 15 00:41:22 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Users\gizmo\Documents\PSoC\PSoC_PyunPyun\PSoC_PyunPyun.cydsn\codegentemp\PSoC_PyunPyun.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'D:\Users\gizmo\Documents\PSoC\PSoC_PyunPyun\PSoC_PyunPyun.cydsn\codegentemp\PSoC_PyunPyun.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_0\Bus_Connect_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.

tovif:  No errors.


======================================================================
Compiling:  PSoC_PyunPyun.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\gizmo\Documents\PSoC\PSoC_PyunPyun\PSoC_PyunPyun.cydsn\PSoC_PyunPyun.cyprj -dcpsoc3 -verilog PSoC_PyunPyun.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun Mar 15 00:41:23 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Users\gizmo\Documents\PSoC\PSoC_PyunPyun\PSoC_PyunPyun.cydsn\codegentemp\PSoC_PyunPyun.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'D:\Users\gizmo\Documents\PSoC\PSoC_PyunPyun\PSoC_PyunPyun.cydsn\codegentemp\PSoC_PyunPyun.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_0\Bus_Connect_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\ADC_SAR_Seq:Net_3125\
	\ADC_SAR_Seq:Net_3126\
	\I2CM:Net_682\
	\I2CM:uncfg_rx_irq\
	\I2CM:Net_754\
	\I2CM:Net_767\
	\I2CM:Net_547\
	\I2CM:Net_891\
	\I2CM:Net_474\
	\I2CM:Net_899\


Deleted 10 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing tmpOE__IDAC8_OUT_net_0 to \IDAC8:Net_3\
Aliasing one to \IDAC8:Net_3\
Aliasing tmpOE__WAV_FORM_PIN_net_0 to \IDAC8:Net_3\
Aliasing tmpOE__LFO_FORM_IN_net_0 to \IDAC8:Net_3\
Aliasing \IDAC7:Net_3\ to \IDAC8:Net_3\
Aliasing tmpOE__IDAC7_OUT_net_0 to \IDAC8:Net_3\
Aliasing \ADC_SAR_Seq:Net_3107\ to zero
Aliasing \ADC_SAR_Seq:Net_3106\ to zero
Aliasing \ADC_SAR_Seq:Net_3105\ to zero
Aliasing \ADC_SAR_Seq:Net_3104\ to zero
Aliasing \ADC_SAR_Seq:Net_3103\ to zero
Aliasing \ADC_SAR_Seq:Net_3207_1\ to zero
Aliasing \ADC_SAR_Seq:Net_3207_0\ to zero
Aliasing \ADC_SAR_Seq:Net_3235\ to zero
Aliasing tmpOE__WAV_FREQ_IN_net_0 to \IDAC8:Net_3\
Aliasing \I2CM:Net_459\ to zero
Aliasing \I2CM:Net_452\ to zero
Aliasing \I2CM:Net_676\ to zero
Aliasing \I2CM:Net_245\ to zero
Aliasing \I2CM:Net_416\ to zero
Aliasing \I2CM:tmpOE__sda_net_0\ to \IDAC8:Net_3\
Aliasing \I2CM:tmpOE__scl_net_0\ to \IDAC8:Net_3\
Aliasing \I2CM:Net_747\ to zero
Aliasing tmpOE__LFO_FORM_PIN_net_0 to \IDAC8:Net_3\
Aliasing tmpOE__LFO_FREQ_IN_net_0 to \IDAC8:Net_3\
Aliasing tmpOE__WAV_FORM_IN_net_0 to \IDAC8:Net_3\
Aliasing tmpOE__LFO_DEPT_IN_net_0 to \IDAC8:Net_3\
Aliasing tmpOE__LED_RED_net_0 to \IDAC8:Net_3\
Aliasing tmpOE__LED_GREEN_net_0 to \IDAC8:Net_3\
Aliasing tmpOE__LED_BLUE_net_0 to \IDAC8:Net_3\
Aliasing tmpOE__LCD_RST_net_0 to \IDAC8:Net_3\
Aliasing \SamplingTimer:Net_75\ to zero
Aliasing \SamplingTimer:Net_69\ to \IDAC8:Net_3\
Aliasing \SamplingTimer:Net_66\ to zero
Aliasing \SamplingTimer:Net_82\ to zero
Aliasing \SamplingTimer:Net_72\ to zero
Aliasing \LFO_FORM_Debouncer:DEBOUNCER[0]:d_sync_1\\D\ to Net_487
Aliasing \WAV_FORM_Debouncer:DEBOUNCER[0]:d_sync_1\\D\ to Net_454
Removing Rhs of wire tmpOE__IDAC8_OUT_net_0[4] = \IDAC8:Net_3\[2]
Removing Lhs of wire one[9] = tmpOE__IDAC8_OUT_net_0[4]
Removing Lhs of wire tmpOE__WAV_FORM_PIN_net_0[12] = tmpOE__IDAC8_OUT_net_0[4]
Removing Rhs of wire Net_454[13] = \WAV_FORM_Debouncer:DEBOUNCER[0]:d_sync_0\[346]
Removing Lhs of wire tmpOE__LFO_FORM_IN_net_0[21] = tmpOE__IDAC8_OUT_net_0[4]
Removing Lhs of wire \IDAC7:Net_3\[28] = tmpOE__IDAC8_OUT_net_0[4]
Removing Rhs of wire Net_487[34] = \LFO_FORM_Debouncer:DEBOUNCER[0]:d_sync_0\[32]
Removing Lhs of wire tmpOE__IDAC7_OUT_net_0[39] = tmpOE__IDAC8_OUT_net_0[4]
Removing Lhs of wire \ADC_SAR_Seq:Net_3107\[120] = zero[5]
Removing Lhs of wire \ADC_SAR_Seq:Net_3106\[121] = zero[5]
Removing Lhs of wire \ADC_SAR_Seq:Net_3105\[122] = zero[5]
Removing Lhs of wire \ADC_SAR_Seq:Net_3104\[123] = zero[5]
Removing Lhs of wire \ADC_SAR_Seq:Net_3103\[124] = zero[5]
Removing Lhs of wire \ADC_SAR_Seq:Net_17\[171] = \ADC_SAR_Seq:Net_1845\[46]
Removing Lhs of wire \ADC_SAR_Seq:Net_3207_1\[193] = zero[5]
Removing Lhs of wire \ADC_SAR_Seq:Net_3207_0\[194] = zero[5]
Removing Lhs of wire \ADC_SAR_Seq:Net_3235\[195] = zero[5]
Removing Lhs of wire tmpOE__WAV_FREQ_IN_net_0[264] = tmpOE__IDAC8_OUT_net_0[4]
Removing Lhs of wire \I2CM:Net_459\[271] = zero[5]
Removing Lhs of wire \I2CM:Net_652\[272] = zero[5]
Removing Lhs of wire \I2CM:Net_452\[273] = zero[5]
Removing Lhs of wire \I2CM:Net_676\[274] = zero[5]
Removing Lhs of wire \I2CM:Net_245\[275] = zero[5]
Removing Lhs of wire \I2CM:Net_416\[276] = zero[5]
Removing Lhs of wire \I2CM:Net_654\[277] = zero[5]
Removing Lhs of wire \I2CM:SCBclock\[280] = \I2CM:Net_847\[270]
Removing Lhs of wire \I2CM:Net_653\[281] = zero[5]
Removing Lhs of wire \I2CM:Net_909\[282] = zero[5]
Removing Lhs of wire \I2CM:Net_663\[283] = zero[5]
Removing Lhs of wire \I2CM:tmpOE__sda_net_0\[285] = tmpOE__IDAC8_OUT_net_0[4]
Removing Lhs of wire \I2CM:tmpOE__scl_net_0\[291] = tmpOE__IDAC8_OUT_net_0[4]
Removing Lhs of wire \I2CM:Net_739\[300] = zero[5]
Removing Lhs of wire \I2CM:Net_747\[301] = zero[5]
Removing Lhs of wire tmpOE__LFO_FORM_PIN_net_0[324] = tmpOE__IDAC8_OUT_net_0[4]
Removing Lhs of wire tmpOE__LFO_FREQ_IN_net_0[330] = tmpOE__IDAC8_OUT_net_0[4]
Removing Lhs of wire tmpOE__WAV_FORM_IN_net_0[338] = tmpOE__IDAC8_OUT_net_0[4]
Removing Lhs of wire tmpOE__LFO_DEPT_IN_net_0[352] = tmpOE__IDAC8_OUT_net_0[4]
Removing Lhs of wire tmpOE__LED_RED_net_0[358] = tmpOE__IDAC8_OUT_net_0[4]
Removing Lhs of wire tmpOE__LED_GREEN_net_0[364] = tmpOE__IDAC8_OUT_net_0[4]
Removing Lhs of wire tmpOE__LED_BLUE_net_0[370] = tmpOE__IDAC8_OUT_net_0[4]
Removing Lhs of wire tmpOE__LCD_RST_net_0[376] = tmpOE__IDAC8_OUT_net_0[4]
Removing Lhs of wire \SamplingTimer:Net_81\[382] = Net_145[394]
Removing Lhs of wire \SamplingTimer:Net_75\[383] = zero[5]
Removing Lhs of wire \SamplingTimer:Net_69\[384] = tmpOE__IDAC8_OUT_net_0[4]
Removing Lhs of wire \SamplingTimer:Net_66\[385] = zero[5]
Removing Lhs of wire \SamplingTimer:Net_82\[386] = zero[5]
Removing Lhs of wire \SamplingTimer:Net_72\[387] = zero[5]
Removing Lhs of wire \LFO_FORM_Debouncer:DEBOUNCER[0]:d_sync_0\\D\[397] = Net_462[29]
Removing Lhs of wire \LFO_FORM_Debouncer:DEBOUNCER[0]:d_sync_1\\D\[398] = Net_487[34]
Removing Lhs of wire \WAV_FORM_Debouncer:DEBOUNCER[0]:d_sync_0\\D\[402] = Net_309[343]
Removing Lhs of wire \WAV_FORM_Debouncer:DEBOUNCER[0]:d_sync_1\\D\[403] = Net_454[13]

------------------------------------------------------
Aliased 0 equations, 51 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\gizmo\Documents\PSoC\PSoC_PyunPyun\PSoC_PyunPyun.cydsn\PSoC_PyunPyun.cyprj -dcpsoc3 PSoC_PyunPyun.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.034ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.1.0.1722, Family: PSoC3, Started at: Sunday, 15 March 2015 00:41:23
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\gizmo\Documents\PSoC\PSoC_PyunPyun\PSoC_PyunPyun.cydsn\PSoC_PyunPyun.cyprj -d CY8C4245AXI-483 PSoC_PyunPyun.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.018ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 8: Automatic-assigning  clock 'SamplingClock'. Signal=Net_145_ff8
    Fixed Function Clock 7: Automatic-assigning  clock 'ADC_SAR_Seq_intClock'. Signal=\ADC_SAR_Seq:Net_1845_ff7\
    Fixed Function Clock 2: Automatic-assigning  clock 'I2CM_SCBCLK'. Signal=\I2CM:Net_847_ff2\
    Digital Clock 0: Automatic-assigning  clock 'LFO_FORM_CLK'. Fanout=1, Signal=Net_463_digital
    Digital Clock 1: Automatic-assigning  clock 'WAV_FORM_CLK'. Fanout=1, Signal=Net_310_digital
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \LFO_FORM_Debouncer:ClkSync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \WAV_FORM_Debouncer:ClkSync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: LFO_FORM_PIN(0), WAV_FORM_PIN(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = IDAC7_OUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => IDAC7_OUT(0)__PA ,
            analog_term => Net_203 ,
            pad => IDAC7_OUT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IDAC8_OUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => IDAC8_OUT(0)__PA ,
            analog_term => Net_3 ,
            pad => IDAC8_OUT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LCD_RST(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LCD_RST(0)__PA ,
            pad => LCD_RST(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_BLUE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_BLUE(0)__PA ,
            pad => LED_BLUE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_GREEN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_GREEN(0)__PA ,
            pad => LED_GREEN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_RED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_RED(0)__PA ,
            pad => LED_RED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LFO_DEPT_IN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LFO_DEPT_IN(0)__PA ,
            analog_term => \ADC_SAR_Seq:mux_bus_plus_2\ ,
            pad => LFO_DEPT_IN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LFO_FORM_IN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LFO_FORM_IN(0)__PA ,
            fb => Net_468 ,
            pad => LFO_FORM_IN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LFO_FORM_PIN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LFO_FORM_PIN(0)__PA ,
            input => Net_487 ,
            pad => LFO_FORM_PIN(0)_PAD );

    Pin : Name = LFO_FREQ_IN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LFO_FREQ_IN(0)__PA ,
            analog_term => \ADC_SAR_Seq:mux_bus_plus_1\ ,
            pad => LFO_FREQ_IN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = WAV_FORM_IN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => WAV_FORM_IN(0)__PA ,
            fb => Net_345 ,
            pad => WAV_FORM_IN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = WAV_FORM_PIN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => WAV_FORM_PIN(0)__PA ,
            input => Net_454 ,
            pad => WAV_FORM_PIN(0)_PAD );

    Pin : Name = WAV_FREQ_IN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => WAV_FREQ_IN(0)__PA ,
            analog_term => \ADC_SAR_Seq:mux_bus_plus_0\ ,
            pad => WAV_FREQ_IN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \I2CM:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, I2CWKUP_SCL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2CM:scl(0)\__PA ,
            fb => \I2CM:Net_580\ ,
            pad => \I2CM:scl(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \I2CM:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, I2CWKUP_SDA
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2CM:sda(0)\__PA ,
            fb => \I2CM:Net_581\ ,
            pad => \I2CM:sda(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_454, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_310_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_345
        );
        Output = Net_454 (fanout=1)

    MacroCell: Name=Net_487, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_463_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_468
        );
        Output = Net_487 (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =TimerISR
        PORT MAP (
            interrupt => Net_405 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\ADC_SAR_Seq:IRQ\
        PORT MAP (
            interrupt => \ADC_SAR_Seq:Net_3112\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\I2CM:SCB_IRQ\
        PORT MAP (
            interrupt => Net_547 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    2 :    2 :    4 :  50.00%
Pins                          :   17 :   19 :   36 :  47.22%
UDB Macrocells                :    3 :   29 :   32 :   9.38%
UDB Unique Pterms             :    2 :   62 :   64 :   3.13%
UDB Total Pterms              :    2 :      :      : 
UDB Datapath Cells            :    0 :    4 :    4 :   0.00%
UDB Status Cells              :    0 :    4 :    4 :   0.00%
UDB Control Cells             :    0 :    4 :    4 :   0.00%
Interrupts                    :    3 :   29 :   32 :   9.38%
Comparator/Opamp Fixed Blocks :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    1 :    0 :    1 : 100.00%
CSD Fixed Blocks              :    0 :    1 :    1 :   0.00%
CapSense Blocks               :    0 :    1 :    1 :   0.00%
8-bit CapSense IDACs          :    1 :    0 :    1 : 100.00%
7-bit CapSense IDACs          :    1 :    0 :    1 : 100.00%
Temperature Sensors           :    0 :    1 :    1 :   0.00%
Low Power Comparators         :    0 :    2 :    2 :   0.00%
TCPWM Blocks                  :    1 :    3 :    4 :  25.00%
Serial Communication Blocks   :    1 :    1 :    2 :  50.00%
Segment LCD Blocks            :    0 :    1 :    1 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.578ms
Tech mapping phase: Elapsed time ==> 0s.670ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.0109411s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.058ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0092229 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.009ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_203 {
    idac1_out
    swhv_5
    amuxbusb
    P1_P50
    p1_0
  }
  Net: Net_3 {
    idac0_out
    swhv_1
    amuxbusa
    P3_P45
    p3_5
  }
  Net: \ADC_SAR_Seq:Net_2580\ {
  }
  Net: \ADC_SAR_Seq:Net_3016\ {
  }
  Net: \ADC_SAR_Seq:Net_3046\ {
  }
  Net: \ADC_SAR_Seq:Net_8\ {
  }
  Net: \ADC_SAR_Seq:mux_bus_minus_0\ {
  }
  Net: \ADC_SAR_Seq:mux_bus_minus_1\ {
  }
  Net: \ADC_SAR_Seq:mux_bus_minus_2\ {
  }
  Net: \ADC_SAR_Seq:mux_bus_plus_0\ {
    p2_0
  }
  Net: \ADC_SAR_Seq:mux_bus_plus_1\ {
    p2_1
  }
  Net: \ADC_SAR_Seq:mux_bus_plus_2\ {
    p2_2
  }
  Net: \ADC_SAR_Seq:Net_2020\ {
    sarmux_vplus
  }
  Net: AMuxNet::\ADC_SAR_Seq:cy_psoc4_sarmux_8\_CYAMUXSIDE_A {
    SARMUX0_sw0
    SARMUX0_sw1
    SARMUX0_sw2
  }
  Net: \ADC_SAR_Seq:Net_124\ {
    sarmux_vminus
  }
  Net: AMuxNet::\ADC_SAR_Seq:cy_psoc4_sarmux_8\_CYAMUXSIDE_B {
  }
}
Map of item to net {
  idac1_out                                        -> Net_203
  swhv_5                                           -> Net_203
  amuxbusb                                         -> Net_203
  P1_P50                                           -> Net_203
  p1_0                                             -> Net_203
  idac0_out                                        -> Net_3
  swhv_1                                           -> Net_3
  amuxbusa                                         -> Net_3
  P3_P45                                           -> Net_3
  p3_5                                             -> Net_3
  p2_0                                             -> \ADC_SAR_Seq:mux_bus_plus_0\
  p2_1                                             -> \ADC_SAR_Seq:mux_bus_plus_1\
  p2_2                                             -> \ADC_SAR_Seq:mux_bus_plus_2\
  sarmux_vplus                                     -> \ADC_SAR_Seq:Net_2020\
  SARMUX0_sw0                                      -> AMuxNet::\ADC_SAR_Seq:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  SARMUX0_sw1                                      -> AMuxNet::\ADC_SAR_Seq:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  SARMUX0_sw2                                      -> AMuxNet::\ADC_SAR_Seq:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  sarmux_vminus                                    -> \ADC_SAR_Seq:Net_124\
}
Mux Info {
  Mux: \ADC_SAR_Seq:cy_psoc4_sarmux_8\_CYAMUXSIDE_A {
     Mouth: \ADC_SAR_Seq:Net_2020\
     Guts:  AMuxNet::\ADC_SAR_Seq:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   \ADC_SAR_Seq:mux_bus_plus_0\
      Outer: SARMUX0_sw0
      Inner: __open__
      Path {
        SARMUX0_sw0
        p2_0
      }
    }
    Arm: 1 {
      Net:   \ADC_SAR_Seq:mux_bus_plus_1\
      Outer: SARMUX0_sw1
      Inner: __open__
      Path {
        SARMUX0_sw1
        p2_1
      }
    }
    Arm: 2 {
      Net:   \ADC_SAR_Seq:mux_bus_plus_2\
      Outer: SARMUX0_sw2
      Inner: __open__
      Path {
        SARMUX0_sw2
        p2_2
      }
    }
  }
  Mux: \ADC_SAR_Seq:cy_psoc4_sarmux_8\_CYAMUXSIDE_B {
     Mouth: \ADC_SAR_Seq:Net_124\
     Guts:  AMuxNet::\ADC_SAR_Seq:cy_psoc4_sarmux_8\_CYAMUXSIDE_B
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   \ADC_SAR_Seq:Net_2580\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 1 {
      Net:   \ADC_SAR_Seq:Net_2580\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 2 {
      Net:   \ADC_SAR_Seq:Net_2580\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Analog Code Generation phase: Elapsed time ==> 0s.093ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.2 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    2 :    6 :    8 :  25.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            1.00
                   Pterms :            1.00
               Macrocells :            1.50
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.014ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.001ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 51, final cost is 51 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          1 :       2.00 :       3.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_487, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_463_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_468
        );
        Output = Net_487 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_454, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_310_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_345
        );
        Output = Net_454 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(10)] 
    interrupt: Name =\I2CM:SCB_IRQ\
        PORT MAP (
            interrupt => Net_547 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(14)] 
    interrupt: Name =\ADC_SAR_Seq:IRQ\
        PORT MAP (
            interrupt => \ADC_SAR_Seq:Net_3112\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(16)] 
    interrupt: Name =TimerISR
        PORT MAP (
            interrupt => Net_405 );
        Properties:
        {
            int_type = "10"
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = LFO_FORM_PIN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LFO_FORM_PIN(0)__PA ,
        input => Net_487 ,
        pad => LFO_FORM_PIN(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = WAV_FORM_PIN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => WAV_FORM_PIN(0)__PA ,
        input => Net_454 ,
        pad => WAV_FORM_PIN(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = LED_GREEN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_GREEN(0)__PA ,
        pad => LED_GREEN(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = LED_BLUE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_BLUE(0)__PA ,
        pad => LED_BLUE(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = IDAC7_OUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => IDAC7_OUT(0)__PA ,
        analog_term => Net_203 ,
        pad => IDAC7_OUT(0)_PAD ,
        input => __ONE__ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LED_RED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_RED(0)__PA ,
        pad => LED_RED(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = WAV_FREQ_IN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => WAV_FREQ_IN(0)__PA ,
        analog_term => \ADC_SAR_Seq:mux_bus_plus_0\ ,
        pad => WAV_FREQ_IN(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LFO_FREQ_IN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LFO_FREQ_IN(0)__PA ,
        analog_term => \ADC_SAR_Seq:mux_bus_plus_1\ ,
        pad => LFO_FREQ_IN(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = LFO_DEPT_IN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LFO_DEPT_IN(0)__PA ,
        analog_term => \ADC_SAR_Seq:mux_bus_plus_2\ ,
        pad => LFO_DEPT_IN(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = LFO_FORM_IN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LFO_FORM_IN(0)__PA ,
        fb => Net_468 ,
        pad => LFO_FORM_IN(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = WAV_FORM_IN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => WAV_FORM_IN(0)__PA ,
        fb => Net_345 ,
        pad => WAV_FORM_IN(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LCD_RST(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LCD_RST(0)__PA ,
        pad => LCD_RST(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=5]: 
Pin : Name = IDAC8_OUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => IDAC8_OUT(0)__PA ,
        analog_term => Net_3 ,
        pad => IDAC8_OUT(0)_PAD ,
        input => __ONE__ );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = \I2CM:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, I2CWKUP_SCL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2CM:scl(0)\__PA ,
        fb => \I2CM:Net_580\ ,
        pad => \I2CM:scl(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \I2CM:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, I2CWKUP_SDA
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2CM:sda(0)\__PA ,
        fb => \I2CM:Net_581\ ,
        pad => \I2CM:sda(0)_PAD\ );
    Properties:
    {
    }

Clock group 0: 
    M0S8 Clock Block @ [FFB(Clock,0)]: 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            dsi_in_0 => ClockBlock_Routed1 ,
            lfclk => ClockBlock_LFCLK ,
            ilo => ClockBlock_ILO ,
            sysclk => ClockBlock_SYSCLK ,
            ext => ClockBlock_EXTCLK ,
            imo => ClockBlock_IMO ,
            hfclk => ClockBlock_HFCLK ,
            ff_div_8 => Net_145_ff8 ,
            ff_div_7 => \ADC_SAR_Seq:Net_1845_ff7\ ,
            ff_div_2 => \I2CM:Net_847_ff2\ ,
            udb_div_0 => dclk_to_genclk ,
            udb_div_1 => dclk_to_genclk_1 );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: empty
FSS group 0: empty
Low Power Comparator group 0: empty
Serial Communication Block group 0: 
    Scb Block @ [FFB(SCB,0)]: 
    m0s8scbcell: Name =\I2CM:SCB\
        PORT MAP (
            clock => \I2CM:Net_847_ff2\ ,
            interrupt => Net_547 ,
            tx => \I2CM:Net_656\ ,
            rts => \I2CM:Net_751\ ,
            mosi_m => \I2CM:Net_660\ ,
            select_m_3 => \I2CM:ss_3\ ,
            select_m_2 => \I2CM:ss_2\ ,
            select_m_1 => \I2CM:ss_1\ ,
            select_m_0 => \I2CM:ss_0\ ,
            sclk_m => \I2CM:Net_687\ ,
            miso_s => \I2CM:Net_703\ ,
            scl => \I2CM:Net_580\ ,
            sda => \I2CM:Net_581\ ,
            tx_req => \I2CM:Net_823\ ,
            rx_req => \I2CM:Net_824\ );
        Properties:
        {
            cy_registers = ""
            scb_mode = 0
        }
CSD Fixed Block group 0: empty
8-bit CapSense IDAC group 0: 
    PSoC4 8-bit CapSense IDAC @ [FFB(CSIDAC8,0)]:
        p4csidac8cell: Name =\IDAC8:cy_psoc4_idac\
            PORT MAP (
                iout => Net_3 ,
                en => __ONE__ );
            Properties:
            {
                cy_registers = ""
                resolution = 8
            }
7-bit CapSense IDAC group 0: 
    PSoC4 7-bit CapSense IDAC @ [FFB(CSIDAC7,0)]:
        p4csidac7cell: Name =\IDAC7:cy_psoc4_idac\
            PORT MAP (
                iout => Net_203 ,
                en => __ONE__ );
            Properties:
            {
                cy_registers = ""
                resolution = 7
            }
TCPWM Block group 0: 
    Tcpwm Block @ [FFB(TCPWM,0)]: 
    m0s8tcpwmcell: Name =\SamplingTimer:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_145_ff8 ,
            capture => zero ,
            count => tmpOE__IDAC8_OUT_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_177 ,
            tr_overflow => Net_176 ,
            tr_compare_match => Net_178 ,
            line_out => Net_179 ,
            line_out_compl => Net_180 ,
            interrupt => Net_405 );
        Properties:
        {
            cy_registers = ""
        }
Comparator/Opamp Fixed Block group 0: empty
Temperature Sensor group 0: empty
SAR Fixed Block group 0: 
    PSoC4 SAR Fixed Block @ [FFB(SARADC,0)]:
        p4sarcell: Name =\ADC_SAR_Seq:cy_psoc4_sar\
            PORT MAP (
                vplus => \ADC_SAR_Seq:Net_2020\ ,
                vminus => \ADC_SAR_Seq:Net_124\ ,
                vref => \ADC_SAR_Seq:Net_8\ ,
                ext_vref => \ADC_SAR_Seq:Net_43\ ,
                clock => \ADC_SAR_Seq:Net_1845_ff7\ ,
                sample_done => Net_543 ,
                chan_id_valid => \ADC_SAR_Seq:Net_3108\ ,
                chan_id_3 => \ADC_SAR_Seq:Net_3109_3\ ,
                chan_id_2 => \ADC_SAR_Seq:Net_3109_2\ ,
                chan_id_1 => \ADC_SAR_Seq:Net_3109_1\ ,
                chan_id_0 => \ADC_SAR_Seq:Net_3109_0\ ,
                data_valid => \ADC_SAR_Seq:Net_3110\ ,
                data_11 => \ADC_SAR_Seq:Net_3111_11\ ,
                data_10 => \ADC_SAR_Seq:Net_3111_10\ ,
                data_9 => \ADC_SAR_Seq:Net_3111_9\ ,
                data_8 => \ADC_SAR_Seq:Net_3111_8\ ,
                data_7 => \ADC_SAR_Seq:Net_3111_7\ ,
                data_6 => \ADC_SAR_Seq:Net_3111_6\ ,
                data_5 => \ADC_SAR_Seq:Net_3111_5\ ,
                data_4 => \ADC_SAR_Seq:Net_3111_4\ ,
                data_3 => \ADC_SAR_Seq:Net_3111_3\ ,
                data_2 => \ADC_SAR_Seq:Net_3111_2\ ,
                data_1 => \ADC_SAR_Seq:Net_3111_1\ ,
                data_0 => \ADC_SAR_Seq:Net_3111_0\ ,
                eos_intr => Net_544 ,
                irq => \ADC_SAR_Seq:Net_3112\ );
            Properties:
            {
                cy_registers = ""
            }
Segment LCD Block group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ [FFB(CLK_GEN,0)]: 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_463_digital ,
            gen_clk_in_0 => dclk_to_genclk ,
            gen_clk_out_1 => Net_310_digital ,
            gen_clk_in_1 => dclk_to_genclk_1 );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
CTBMBLOCK group 0: empty
ANAPUMP group 0: empty

Blocks not positioned by the digital component placer:
    PSoC4 SAR Mux @ <No Location>: 
        p4sarmuxcell: Name =\ADC_SAR_Seq:cy_psoc4_sarmux_8\
            PORT MAP (
                muxin_plus_2 => \ADC_SAR_Seq:mux_bus_plus_2\ ,
                muxin_plus_1 => \ADC_SAR_Seq:mux_bus_plus_1\ ,
                muxin_plus_0 => \ADC_SAR_Seq:mux_bus_plus_0\ ,
                muxin_minus_2 => \ADC_SAR_Seq:mux_bus_minus_2\ ,
                muxin_minus_1 => \ADC_SAR_Seq:mux_bus_minus_1\ ,
                muxin_minus_0 => \ADC_SAR_Seq:mux_bus_minus_0\ ,
                cmn_neg => \ADC_SAR_Seq:Net_2580\ ,
                vout_plus => \ADC_SAR_Seq:Net_2020\ ,
                vout_minus => \ADC_SAR_Seq:Net_124\ );
            Properties:
            {
                cy_registers = ""
                input_mode = "000"
                muxin_width = 3
            }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+-------------------------------------
   0 |   0 |       |      NONE |         CMOS_OUT | LFO_FORM_PIN(0) | In(Net_487)
     |   1 |       |      NONE |         CMOS_OUT | WAV_FORM_PIN(0) | In(Net_454)
     |   2 |     * |      NONE |         CMOS_OUT |    LED_GREEN(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |     LED_BLUE(0) | 
-----+-----+-------+-----------+------------------+-----------------+-------------------------------------
   1 |   0 |     * |      NONE |      HI_Z_ANALOG |    IDAC7_OUT(0) | In(__ONE__), Analog(Net_203)
     |   6 |     * |      NONE |         CMOS_OUT |      LED_RED(0) | 
-----+-----+-------+-----------+------------------+-----------------+-------------------------------------
   2 |   0 |     * |      NONE |      HI_Z_ANALOG |  WAV_FREQ_IN(0) | Analog(\ADC_SAR_Seq:mux_bus_plus_0\)
     |   1 |     * |      NONE |      HI_Z_ANALOG |  LFO_FREQ_IN(0) | Analog(\ADC_SAR_Seq:mux_bus_plus_1\)
     |   2 |     * |      NONE |      HI_Z_ANALOG |  LFO_DEPT_IN(0) | Analog(\ADC_SAR_Seq:mux_bus_plus_2\)
     |   3 |     * |      NONE |      RES_PULL_UP |  LFO_FORM_IN(0) | FB(Net_468)
     |   4 |     * |      NONE |      RES_PULL_UP |  WAV_FORM_IN(0) | FB(Net_345)
     |   6 |     * |      NONE |         CMOS_OUT |      LCD_RST(0) | 
-----+-----+-------+-----------+------------------+-----------------+-------------------------------------
   3 |   5 |     * |      NONE |      HI_Z_ANALOG |    IDAC8_OUT(0) | In(__ONE__), Analog(Net_3)
-----+-----+-------+-----------+------------------+-----------------+-------------------------------------
   4 |   0 |     * |      NONE |    OPEN_DRAIN_LO |   \I2CM:scl(0)\ | FB(\I2CM:Net_580\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |   \I2CM:sda(0)\ | FB(\I2CM:Net_581\)
----------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.002ms
Digital Placement phase: Elapsed time ==> 0s.455ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.458ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.090ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.027ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in PSoC_PyunPyun_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.197ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.149ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 2s.243ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 2s.283ms
API generation phase: Elapsed time ==> 0s.831ms
Dependency generation phase: Elapsed time ==> 0s.008ms
Cleanup phase: Elapsed time ==> 0s.000ms
