-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity attention_exp is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    in_V : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of attention_exp is 
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_400000 : STD_LOGIC_VECTOR (31 downto 0) := "00000000010000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv65_155555556 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000101010101010101010101010101010110";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv65_0 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv65_19999999A : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000110011001100110011001100110011010";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal in_V_read_reg_573 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal in_V_read_reg_573_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal in_V_read_reg_573_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal in_V_read_reg_573_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal in_V_read_reg_573_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_28_fu_75_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_reg_581 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_reg_581_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_reg_581_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_reg_581_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_reg_581_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_reg_581_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_reg_581_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_reg_581_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln703_fu_83_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln703_reg_589 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln703_reg_589_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln703_reg_589_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln703_reg_589_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln703_reg_589_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln58_fu_105_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln58_reg_594 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln58_reg_594_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln58_reg_594_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln58_reg_594_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln58_reg_594_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln58_reg_594_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln58_reg_594_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln58_reg_594_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln58_reg_594_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln58_reg_594_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_fu_113_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_reg_598 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_reg_598_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_reg_598_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_reg_598_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_reg_598_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1148_fu_155_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1148_reg_603 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_s_reg_608 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_s_reg_608_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_s_reg_608_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_s_reg_608_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_32_reg_615 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_reg_620 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln58_1_fu_214_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln58_1_reg_625 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln58_1_reg_625_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln58_1_reg_625_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln58_1_reg_625_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln58_1_reg_625_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln58_1_reg_625_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln58_1_reg_625_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln58_1_reg_625_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln1148_fu_220_p1 : STD_LOGIC_VECTOR (64 downto 0);
    signal sext_ln1148_reg_629 : STD_LOGIC_VECTOR (64 downto 0);
    signal sext_ln1148_reg_629_pp0_iter3_reg : STD_LOGIC_VECTOR (64 downto 0);
    signal sext_ln1148_reg_629_pp0_iter4_reg : STD_LOGIC_VECTOR (64 downto 0);
    signal sext_ln1148_reg_629_pp0_iter5_reg : STD_LOGIC_VECTOR (64 downto 0);
    signal sext_ln1148_reg_629_pp0_iter6_reg : STD_LOGIC_VECTOR (64 downto 0);
    signal mul_ln1148_fu_223_p2 : STD_LOGIC_VECTOR (64 downto 0);
    signal mul_ln1148_reg_634 : STD_LOGIC_VECTOR (64 downto 0);
    signal tmp_reg_639 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln1148_4_fu_274_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1148_4_reg_644 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_43_reg_649 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_43_reg_649_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_43_reg_649_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_36_reg_656 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_reg_661 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln703_fu_319_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln703_16_fu_324_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln703_16_reg_671 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln703_16_reg_671_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln58_2_fu_342_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln58_2_reg_677 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln58_2_reg_677_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln58_2_reg_677_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln58_2_reg_677_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln58_2_reg_677_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1148_1_fu_380_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln1148_1_reg_681 : STD_LOGIC_VECTOR (30 downto 0);
    signal p_Val2_44_reg_686 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_44_reg_686_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_44_reg_686_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_44_reg_686_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_39_reg_693 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_reg_698 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln703_17_fu_425_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln703_17_reg_703 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln703_17_reg_703_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln703_17_reg_703_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln58_3_fu_442_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln58_3_reg_709 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln58_3_reg_709_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln58_3_reg_709_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln1148_1_fu_448_p2 : STD_LOGIC_VECTOR (64 downto 0);
    signal mul_ln1148_1_reg_713 : STD_LOGIC_VECTOR (64 downto 0);
    signal tmp_43_reg_718 : STD_LOGIC_VECTOR (29 downto 0);
    signal select_ln1148_6_fu_498_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1148_6_reg_723 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_45_reg_728 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_44_reg_734 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_reg_739 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_agg_result_V_0_lcssa_phi_fu_60_p12 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_agg_result_V_0_lcssa_reg_56 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_agg_result_V_0_lcssa_reg_56 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_agg_result_V_0_lcssa_reg_56 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_agg_result_V_0_lcssa_reg_56 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter4_agg_result_V_0_lcssa_reg_56 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter5_agg_result_V_0_lcssa_reg_56 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter6_agg_result_V_0_lcssa_reg_56 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter7_agg_result_V_0_lcssa_reg_56 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter8_agg_result_V_0_lcssa_reg_56 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter9_agg_result_V_0_lcssa_reg_56 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter10_agg_result_V_0_lcssa_reg_56 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln703_18_fu_543_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln58_4_fu_561_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln703_19_fu_567_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_28_fu_75_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal sub_ln703_fu_83_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_30_fu_97_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_29_fu_89_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_fu_97_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_fu_113_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln1148_8_fu_121_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln1148_fu_131_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln1148_9_fu_141_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln1148_9_fu_141_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal sub_ln1148_5_fu_135_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln1148_4_fu_151_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_fu_169_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_fu_169_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_fu_169_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sub_ln703_16_fu_201_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_33_fu_206_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln1148_fu_223_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1148_6_fu_239_p2 : STD_LOGIC_VECTOR (64 downto 0);
    signal tmp_35_fu_244_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal sext_ln1148_6_fu_254_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1148_7_fu_258_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1148_3_fu_261_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1148_7_fu_268_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_1_fu_287_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_1_fu_287_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_1_fu_287_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sub_ln703_17_fu_329_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_37_fu_334_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_348_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal zext_ln1148_5_fu_357_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_4_fu_367_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal sub_ln1148_fu_361_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln1148_6_fu_376_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln1118_2_fu_393_p0 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln1118_2_fu_393_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_2_fu_393_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sub_ln703_18_fu_429_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_40_fu_434_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln1148_1_fu_448_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1148_8_fu_463_p2 : STD_LOGIC_VECTOR (64 downto 0);
    signal tmp_42_fu_468_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal sext_ln1148_8_fu_478_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1148_9_fu_482_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1148_5_fu_485_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1148_9_fu_492_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_3_fu_511_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_3_fu_511_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_3_fu_511_p2 : STD_LOGIC_VECTOR (60 downto 0);
    signal sub_ln703_19_fu_548_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_45_fu_553_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal in_V_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_condition_251 : BOOLEAN;
    signal ap_condition_239 : BOOLEAN;
    signal ap_condition_242 : BOOLEAN;


begin




    ap_phi_reg_pp0_iter1_agg_result_V_0_lcssa_reg_56_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if ((select_ln58_fu_105_p3 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_agg_result_V_0_lcssa_reg_56 <= ap_const_lv32_400000;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_agg_result_V_0_lcssa_reg_56 <= ap_phi_reg_pp0_iter0_agg_result_V_0_lcssa_reg_56;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_agg_result_V_0_lcssa_reg_56_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if ((ap_const_boolean_1 = ap_condition_239)) then 
                    ap_phi_reg_pp0_iter6_agg_result_V_0_lcssa_reg_56 <= add_ln703_16_fu_324_p2;
                elsif (((select_ln58_1_reg_625_pp0_iter4_reg = ap_const_lv1_1) and (select_ln58_reg_594_pp0_iter4_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter6_agg_result_V_0_lcssa_reg_56 <= add_ln703_fu_319_p2;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter6_agg_result_V_0_lcssa_reg_56 <= ap_phi_reg_pp0_iter5_agg_result_V_0_lcssa_reg_56;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter8_agg_result_V_0_lcssa_reg_56_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if ((ap_const_boolean_1 = ap_condition_242)) then 
                    ap_phi_reg_pp0_iter8_agg_result_V_0_lcssa_reg_56 <= add_ln703_17_fu_425_p2;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter8_agg_result_V_0_lcssa_reg_56 <= ap_phi_reg_pp0_iter7_agg_result_V_0_lcssa_reg_56;
                end if;
            end if; 
        end if;
    end process;

    in_V_int_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            in_V_int_reg <= in_V;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln58_1_reg_625_pp0_iter4_reg = ap_const_lv1_0) and (select_ln58_reg_594_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln703_16_reg_671 <= add_ln703_16_fu_324_p2;
                select_ln58_2_reg_677 <= select_ln58_2_fu_342_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln703_16_reg_671_pp0_iter6_reg <= add_ln703_16_reg_671;
                add_ln703_17_reg_703_pp0_iter8_reg <= add_ln703_17_reg_703;
                add_ln703_17_reg_703_pp0_iter9_reg <= add_ln703_17_reg_703_pp0_iter8_reg;
                ap_phi_reg_pp0_iter10_agg_result_V_0_lcssa_reg_56 <= ap_phi_reg_pp0_iter9_agg_result_V_0_lcssa_reg_56;
                ap_phi_reg_pp0_iter2_agg_result_V_0_lcssa_reg_56 <= ap_phi_reg_pp0_iter1_agg_result_V_0_lcssa_reg_56;
                ap_phi_reg_pp0_iter3_agg_result_V_0_lcssa_reg_56 <= ap_phi_reg_pp0_iter2_agg_result_V_0_lcssa_reg_56;
                ap_phi_reg_pp0_iter4_agg_result_V_0_lcssa_reg_56 <= ap_phi_reg_pp0_iter3_agg_result_V_0_lcssa_reg_56;
                ap_phi_reg_pp0_iter5_agg_result_V_0_lcssa_reg_56 <= ap_phi_reg_pp0_iter4_agg_result_V_0_lcssa_reg_56;
                ap_phi_reg_pp0_iter7_agg_result_V_0_lcssa_reg_56 <= ap_phi_reg_pp0_iter6_agg_result_V_0_lcssa_reg_56;
                ap_phi_reg_pp0_iter9_agg_result_V_0_lcssa_reg_56 <= ap_phi_reg_pp0_iter8_agg_result_V_0_lcssa_reg_56;
                in_V_read_reg_573 <= in_V_int_reg;
                in_V_read_reg_573_pp0_iter1_reg <= in_V_read_reg_573;
                in_V_read_reg_573_pp0_iter2_reg <= in_V_read_reg_573_pp0_iter1_reg;
                in_V_read_reg_573_pp0_iter3_reg <= in_V_read_reg_573_pp0_iter2_reg;
                in_V_read_reg_573_pp0_iter4_reg <= in_V_read_reg_573_pp0_iter3_reg;
                p_Val2_43_reg_649_pp0_iter5_reg <= p_Val2_43_reg_649;
                p_Val2_43_reg_649_pp0_iter6_reg <= p_Val2_43_reg_649_pp0_iter5_reg;
                p_Val2_44_reg_686_pp0_iter7_reg <= p_Val2_44_reg_686;
                p_Val2_44_reg_686_pp0_iter8_reg <= p_Val2_44_reg_686_pp0_iter7_reg;
                p_Val2_44_reg_686_pp0_iter9_reg <= p_Val2_44_reg_686_pp0_iter8_reg;
                p_Val2_s_reg_608_pp0_iter2_reg <= p_Val2_s_reg_608;
                p_Val2_s_reg_608_pp0_iter3_reg <= p_Val2_s_reg_608_pp0_iter2_reg;
                p_Val2_s_reg_608_pp0_iter4_reg <= p_Val2_s_reg_608_pp0_iter3_reg;
                select_ln58_1_reg_625_pp0_iter3_reg <= select_ln58_1_reg_625;
                select_ln58_1_reg_625_pp0_iter4_reg <= select_ln58_1_reg_625_pp0_iter3_reg;
                select_ln58_1_reg_625_pp0_iter5_reg <= select_ln58_1_reg_625_pp0_iter4_reg;
                select_ln58_1_reg_625_pp0_iter6_reg <= select_ln58_1_reg_625_pp0_iter5_reg;
                select_ln58_1_reg_625_pp0_iter7_reg <= select_ln58_1_reg_625_pp0_iter6_reg;
                select_ln58_1_reg_625_pp0_iter8_reg <= select_ln58_1_reg_625_pp0_iter7_reg;
                select_ln58_1_reg_625_pp0_iter9_reg <= select_ln58_1_reg_625_pp0_iter8_reg;
                select_ln58_2_reg_677_pp0_iter6_reg <= select_ln58_2_reg_677;
                select_ln58_2_reg_677_pp0_iter7_reg <= select_ln58_2_reg_677_pp0_iter6_reg;
                select_ln58_2_reg_677_pp0_iter8_reg <= select_ln58_2_reg_677_pp0_iter7_reg;
                select_ln58_2_reg_677_pp0_iter9_reg <= select_ln58_2_reg_677_pp0_iter8_reg;
                select_ln58_3_reg_709_pp0_iter8_reg <= select_ln58_3_reg_709;
                select_ln58_3_reg_709_pp0_iter9_reg <= select_ln58_3_reg_709_pp0_iter8_reg;
                select_ln58_reg_594 <= select_ln58_fu_105_p3;
                select_ln58_reg_594_pp0_iter1_reg <= select_ln58_reg_594;
                select_ln58_reg_594_pp0_iter2_reg <= select_ln58_reg_594_pp0_iter1_reg;
                select_ln58_reg_594_pp0_iter3_reg <= select_ln58_reg_594_pp0_iter2_reg;
                select_ln58_reg_594_pp0_iter4_reg <= select_ln58_reg_594_pp0_iter3_reg;
                select_ln58_reg_594_pp0_iter5_reg <= select_ln58_reg_594_pp0_iter4_reg;
                select_ln58_reg_594_pp0_iter6_reg <= select_ln58_reg_594_pp0_iter5_reg;
                select_ln58_reg_594_pp0_iter7_reg <= select_ln58_reg_594_pp0_iter6_reg;
                select_ln58_reg_594_pp0_iter8_reg <= select_ln58_reg_594_pp0_iter7_reg;
                select_ln58_reg_594_pp0_iter9_reg <= select_ln58_reg_594_pp0_iter8_reg;
                sext_ln1148_reg_629_pp0_iter3_reg <= sext_ln1148_reg_629;
                sext_ln1148_reg_629_pp0_iter4_reg <= sext_ln1148_reg_629_pp0_iter3_reg;
                sext_ln1148_reg_629_pp0_iter5_reg <= sext_ln1148_reg_629_pp0_iter4_reg;
                sext_ln1148_reg_629_pp0_iter6_reg <= sext_ln1148_reg_629_pp0_iter5_reg;
                sub_ln703_reg_589 <= sub_ln703_fu_83_p2;
                sub_ln703_reg_589_pp0_iter1_reg <= sub_ln703_reg_589;
                sub_ln703_reg_589_pp0_iter2_reg <= sub_ln703_reg_589_pp0_iter1_reg;
                sub_ln703_reg_589_pp0_iter3_reg <= sub_ln703_reg_589_pp0_iter2_reg;
                sub_ln703_reg_589_pp0_iter4_reg <= sub_ln703_reg_589_pp0_iter3_reg;
                tmp_28_reg_581 <= tmp_28_fu_75_p1(31 downto 31);
                tmp_28_reg_581_pp0_iter1_reg <= tmp_28_reg_581;
                tmp_28_reg_581_pp0_iter2_reg <= tmp_28_reg_581_pp0_iter1_reg;
                tmp_28_reg_581_pp0_iter3_reg <= tmp_28_reg_581_pp0_iter2_reg;
                tmp_28_reg_581_pp0_iter4_reg <= tmp_28_reg_581_pp0_iter3_reg;
                tmp_28_reg_581_pp0_iter5_reg <= tmp_28_reg_581_pp0_iter4_reg;
                tmp_28_reg_581_pp0_iter6_reg <= tmp_28_reg_581_pp0_iter5_reg;
                tmp_28_reg_581_pp0_iter7_reg <= tmp_28_reg_581_pp0_iter6_reg;
                tmp_31_reg_598_pp0_iter1_reg <= tmp_31_reg_598;
                tmp_31_reg_598_pp0_iter2_reg <= tmp_31_reg_598_pp0_iter1_reg;
                tmp_31_reg_598_pp0_iter3_reg <= tmp_31_reg_598_pp0_iter2_reg;
                tmp_31_reg_598_pp0_iter4_reg <= tmp_31_reg_598_pp0_iter3_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln58_1_reg_625_pp0_iter6_reg = ap_const_lv1_0) and (select_ln58_2_reg_677_pp0_iter6_reg = ap_const_lv1_0) and (select_ln58_reg_594_pp0_iter6_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln703_17_reg_703 <= add_ln703_17_fu_425_p2;
                select_ln58_3_reg_709 <= select_ln58_3_fu_442_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln58_1_reg_625_pp0_iter6_reg = ap_const_lv1_0) and (select_ln58_3_fu_442_p3 = ap_const_lv1_0) and (select_ln58_2_reg_677_pp0_iter6_reg = ap_const_lv1_0) and (select_ln58_reg_594_pp0_iter6_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                    mul_ln1148_1_reg_713(64 downto 1) <= mul_ln1148_1_fu_448_p2(64 downto 1);
                tmp_43_reg_718 <= mul_ln1148_1_fu_448_p2(64 downto 35);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln58_1_fu_214_p3 = ap_const_lv1_0) and (select_ln58_reg_594_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                    mul_ln1148_reg_634(64 downto 1) <= mul_ln1148_fu_223_p2(64 downto 1);
                sext_ln1148_reg_629 <= sext_ln1148_fu_220_p1;
                tmp_reg_639 <= mul_ln1148_fu_223_p2(64 downto 34);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln58_1_reg_625_pp0_iter3_reg = ap_const_lv1_0) and (select_ln58_reg_594_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_Val2_43_reg_649 <= mul_ln1118_1_fu_287_p2(53 downto 22);
                tmp_36_reg_656 <= mul_ln1118_1_fu_287_p2(53 downto 53);
                tmp_38_reg_661 <= mul_ln1118_1_fu_287_p2(53 downto 53);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln58_1_reg_625_pp0_iter5_reg = ap_const_lv1_0) and (select_ln58_2_reg_677 = ap_const_lv1_0) and (select_ln58_reg_594_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_Val2_44_reg_686 <= mul_ln1118_2_fu_393_p2(53 downto 22);
                tmp_39_reg_693 <= mul_ln1118_2_fu_393_p2(53 downto 53);
                tmp_41_reg_698 <= mul_ln1118_2_fu_393_p2(53 downto 53);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln58_1_reg_625_pp0_iter8_reg = ap_const_lv1_0) and (select_ln58_3_reg_709_pp0_iter8_reg = ap_const_lv1_0) and (select_ln58_2_reg_677_pp0_iter8_reg = ap_const_lv1_0) and (select_ln58_reg_594_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_Val2_45_reg_728 <= mul_ln1118_3_fu_511_p2(53 downto 22);
                tmp_44_reg_734 <= mul_ln1118_3_fu_511_p2(53 downto 53);
                tmp_46_reg_739 <= mul_ln1118_3_fu_511_p2(53 downto 53);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln58_reg_594 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_Val2_s_reg_608 <= mul_ln1118_fu_169_p2(53 downto 22);
                tmp_32_reg_615 <= mul_ln1118_fu_169_p2(53 downto 53);
                tmp_34_reg_620 <= mul_ln1118_fu_169_p2(53 downto 53);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln58_1_reg_625_pp0_iter4_reg = ap_const_lv1_0) and (select_ln58_2_fu_342_p3 = ap_const_lv1_0) and (select_ln58_reg_594_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                select_ln1148_1_reg_681 <= select_ln1148_1_fu_380_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln58_1_reg_625 = ap_const_lv1_0) and (select_ln58_reg_594_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                select_ln1148_4_reg_644 <= select_ln1148_4_fu_274_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln58_1_reg_625_pp0_iter7_reg = ap_const_lv1_0) and (select_ln58_3_reg_709 = ap_const_lv1_0) and (select_ln58_2_reg_677_pp0_iter7_reg = ap_const_lv1_0) and (select_ln58_reg_594_pp0_iter7_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                select_ln1148_6_reg_723 <= select_ln1148_6_fu_498_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln58_fu_105_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                select_ln1148_reg_603 <= select_ln1148_fu_155_p3;
                tmp_31_reg_598 <= tmp_31_fu_113_p1(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln58_reg_594_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                select_ln58_1_reg_625 <= select_ln58_1_fu_214_p3;
            end if;
        end if;
    end process;
    mul_ln1148_reg_634(0) <= '0';
    mul_ln1148_1_reg_713(0) <= '0';
    add_ln703_16_fu_324_p2 <= std_logic_vector(unsigned(add_ln703_fu_319_p2) + unsigned(p_Val2_s_reg_608_pp0_iter4_reg));
    add_ln703_17_fu_425_p2 <= std_logic_vector(signed(p_Val2_43_reg_649_pp0_iter6_reg) + signed(add_ln703_16_reg_671_pp0_iter6_reg));
    add_ln703_18_fu_543_p2 <= std_logic_vector(unsigned(add_ln703_17_reg_703_pp0_iter9_reg) + unsigned(p_Val2_44_reg_686_pp0_iter9_reg));
    add_ln703_19_fu_567_p2 <= std_logic_vector(unsigned(add_ln703_18_fu_543_p2) + unsigned(p_Val2_45_reg_728));
    add_ln703_fu_319_p2 <= std_logic_vector(signed(in_V_read_reg_573_pp0_iter4_reg) + signed(ap_const_lv32_400000));
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_239_assign_proc : process(select_ln58_reg_594_pp0_iter4_reg, select_ln58_1_reg_625_pp0_iter4_reg, select_ln58_2_fu_342_p3)
    begin
                ap_condition_239 <= ((select_ln58_1_reg_625_pp0_iter4_reg = ap_const_lv1_0) and (select_ln58_reg_594_pp0_iter4_reg = ap_const_lv1_0) and (select_ln58_2_fu_342_p3 = ap_const_lv1_1));
    end process;


    ap_condition_242_assign_proc : process(select_ln58_reg_594_pp0_iter6_reg, select_ln58_1_reg_625_pp0_iter6_reg, select_ln58_2_reg_677_pp0_iter6_reg, select_ln58_3_fu_442_p3)
    begin
                ap_condition_242 <= ((select_ln58_1_reg_625_pp0_iter6_reg = ap_const_lv1_0) and (select_ln58_2_reg_677_pp0_iter6_reg = ap_const_lv1_0) and (select_ln58_reg_594_pp0_iter6_reg = ap_const_lv1_0) and (select_ln58_3_fu_442_p3 = ap_const_lv1_1));
    end process;


    ap_condition_251_assign_proc : process(select_ln58_reg_594_pp0_iter9_reg, select_ln58_1_reg_625_pp0_iter9_reg, select_ln58_2_reg_677_pp0_iter9_reg, select_ln58_3_reg_709_pp0_iter9_reg)
    begin
                ap_condition_251 <= ((select_ln58_1_reg_625_pp0_iter9_reg = ap_const_lv1_0) and (select_ln58_3_reg_709_pp0_iter9_reg = ap_const_lv1_0) and (select_ln58_2_reg_677_pp0_iter9_reg = ap_const_lv1_0) and (select_ln58_reg_594_pp0_iter9_reg = ap_const_lv1_0));
    end process;


    ap_phi_mux_agg_result_V_0_lcssa_phi_fu_60_p12_assign_proc : process(ap_phi_reg_pp0_iter10_agg_result_V_0_lcssa_reg_56, add_ln703_18_fu_543_p2, select_ln58_4_fu_561_p3, add_ln703_19_fu_567_p2, ap_condition_251)
    begin
        if ((ap_const_boolean_1 = ap_condition_251)) then
            if ((select_ln58_4_fu_561_p3 = ap_const_lv1_0)) then 
                ap_phi_mux_agg_result_V_0_lcssa_phi_fu_60_p12 <= add_ln703_19_fu_567_p2;
            elsif ((select_ln58_4_fu_561_p3 = ap_const_lv1_1)) then 
                ap_phi_mux_agg_result_V_0_lcssa_phi_fu_60_p12 <= add_ln703_18_fu_543_p2;
            else 
                ap_phi_mux_agg_result_V_0_lcssa_phi_fu_60_p12 <= ap_phi_reg_pp0_iter10_agg_result_V_0_lcssa_reg_56;
            end if;
        else 
            ap_phi_mux_agg_result_V_0_lcssa_phi_fu_60_p12 <= ap_phi_reg_pp0_iter10_agg_result_V_0_lcssa_reg_56;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_agg_result_V_0_lcssa_reg_56 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_return <= ap_phi_mux_agg_result_V_0_lcssa_phi_fu_60_p12;
    lshr_ln1148_8_fu_121_p4 <= sub_ln703_fu_83_p2(31 downto 1);
    lshr_ln1148_9_fu_141_p1 <= in_V_int_reg;
    lshr_ln1148_9_fu_141_p4 <= lshr_ln1148_9_fu_141_p1(31 downto 1);
    mul_ln1118_1_fu_287_p0 <= p_Val2_s_reg_608_pp0_iter3_reg;
    mul_ln1118_1_fu_287_p1 <= select_ln1148_4_reg_644;
    mul_ln1118_1_fu_287_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_1_fu_287_p0) * signed(mul_ln1118_1_fu_287_p1))), 54));
    mul_ln1118_2_fu_393_p0 <= select_ln1148_1_reg_681;
    mul_ln1118_2_fu_393_p1 <= p_Val2_43_reg_649_pp0_iter5_reg;
    mul_ln1118_2_fu_393_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_2_fu_393_p0) * signed(mul_ln1118_2_fu_393_p1))), 54));
    mul_ln1118_3_fu_511_p0 <= p_Val2_44_reg_686_pp0_iter8_reg;
    mul_ln1118_3_fu_511_p1 <= select_ln1148_6_reg_723;
    mul_ln1118_3_fu_511_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_3_fu_511_p0) * signed(mul_ln1118_3_fu_511_p1))), 61));
    mul_ln1118_fu_169_p0 <= select_ln1148_reg_603;
    mul_ln1118_fu_169_p1 <= in_V_read_reg_573;
    mul_ln1118_fu_169_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_fu_169_p0) * signed(mul_ln1118_fu_169_p1))), 54));
    mul_ln1148_1_fu_448_p0 <= sext_ln1148_reg_629_pp0_iter6_reg(32 - 1 downto 0);
    mul_ln1148_1_fu_448_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1148_1_fu_448_p0) * signed('0' &ap_const_lv65_19999999A))), 65));
    mul_ln1148_fu_223_p0 <= in_V_read_reg_573_pp0_iter1_reg;
    mul_ln1148_fu_223_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1148_fu_223_p0) * signed('0' &ap_const_lv65_155555556))), 65));
    select_ln1148_1_fu_380_p3 <= 
        sub_ln1148_fu_361_p2 when (tmp_31_reg_598_pp0_iter4_reg(0) = '1') else 
        zext_ln1148_6_fu_376_p1;
    select_ln1148_3_fu_261_p3 <= 
        sext_ln1148_6_fu_254_p1 when (tmp_28_reg_581_pp0_iter2_reg(0) = '1') else 
        sext_ln1148_7_fu_258_p1;
    select_ln1148_4_fu_274_p3 <= 
        sub_ln1148_7_fu_268_p2 when (tmp_28_reg_581_pp0_iter2_reg(0) = '1') else 
        sext_ln1148_7_fu_258_p1;
    select_ln1148_5_fu_485_p3 <= 
        sext_ln1148_8_fu_478_p1 when (tmp_28_reg_581_pp0_iter7_reg(0) = '1') else 
        sext_ln1148_9_fu_482_p1;
    select_ln1148_6_fu_498_p3 <= 
        sub_ln1148_9_fu_492_p2 when (tmp_28_reg_581_pp0_iter7_reg(0) = '1') else 
        sext_ln1148_9_fu_482_p1;
    select_ln1148_fu_155_p3 <= 
        sub_ln1148_5_fu_135_p2 when (tmp_31_fu_113_p3(0) = '1') else 
        zext_ln1148_4_fu_151_p1;
    select_ln58_1_fu_214_p3 <= 
        tmp_33_fu_206_p3 when (tmp_32_reg_615(0) = '1') else 
        tmp_34_reg_620;
    select_ln58_2_fu_342_p3 <= 
        tmp_37_fu_334_p3 when (tmp_36_reg_656(0) = '1') else 
        tmp_38_reg_661;
    select_ln58_3_fu_442_p3 <= 
        tmp_40_fu_434_p3 when (tmp_39_reg_693(0) = '1') else 
        tmp_41_reg_698;
    select_ln58_4_fu_561_p3 <= 
        tmp_45_fu_553_p3 when (tmp_44_reg_734(0) = '1') else 
        tmp_46_reg_739;
    select_ln58_fu_105_p3 <= 
        tmp_29_fu_89_p3 when (tmp_28_fu_75_p3(0) = '1') else 
        tmp_30_fu_97_p3;
        sext_ln1148_6_fu_254_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_35_fu_244_p4),32));

        sext_ln1148_7_fu_258_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_reg_639),32));

        sext_ln1148_8_fu_478_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_42_fu_468_p4),32));

        sext_ln1148_9_fu_482_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_43_reg_718),32));

        sext_ln1148_fu_220_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(in_V_read_reg_573_pp0_iter1_reg),65));

    sub_ln1148_5_fu_135_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(zext_ln1148_fu_131_p1));
    sub_ln1148_6_fu_239_p2 <= std_logic_vector(unsigned(ap_const_lv65_0) - unsigned(mul_ln1148_reg_634));
    sub_ln1148_7_fu_268_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(select_ln1148_3_fu_261_p3));
    sub_ln1148_8_fu_463_p2 <= std_logic_vector(unsigned(ap_const_lv65_0) - unsigned(mul_ln1148_1_reg_713));
    sub_ln1148_9_fu_492_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(select_ln1148_5_fu_485_p3));
    sub_ln1148_fu_361_p2 <= std_logic_vector(unsigned(ap_const_lv31_0) - unsigned(zext_ln1148_5_fu_357_p1));
    sub_ln703_16_fu_201_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(p_Val2_s_reg_608));
    sub_ln703_17_fu_329_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(p_Val2_43_reg_649));
    sub_ln703_18_fu_429_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(p_Val2_44_reg_686));
    sub_ln703_19_fu_548_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(p_Val2_45_reg_728));
    sub_ln703_fu_83_p1 <= in_V_int_reg;
    sub_ln703_fu_83_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(sub_ln703_fu_83_p1));
    tmp_28_fu_75_p1 <= in_V_int_reg;
    tmp_28_fu_75_p3 <= tmp_28_fu_75_p1(31 downto 31);
    tmp_29_fu_89_p3 <= sub_ln703_fu_83_p2(31 downto 31);
    tmp_30_fu_97_p1 <= in_V_int_reg;
    tmp_30_fu_97_p3 <= tmp_30_fu_97_p1(31 downto 31);
    tmp_31_fu_113_p1 <= in_V_int_reg;
    tmp_31_fu_113_p3 <= tmp_31_fu_113_p1(31 downto 31);
    tmp_33_fu_206_p3 <= sub_ln703_16_fu_201_p2(31 downto 31);
    tmp_35_fu_244_p4 <= sub_ln1148_6_fu_239_p2(64 downto 34);
    tmp_37_fu_334_p3 <= sub_ln703_17_fu_329_p2(31 downto 31);
    tmp_40_fu_434_p3 <= sub_ln703_18_fu_429_p2(31 downto 31);
    tmp_42_fu_468_p4 <= sub_ln1148_8_fu_463_p2(64 downto 35);
    tmp_45_fu_553_p3 <= sub_ln703_19_fu_548_p2(31 downto 31);
    tmp_4_fu_367_p4 <= in_V_read_reg_573_pp0_iter4_reg(31 downto 2);
    tmp_s_fu_348_p4 <= sub_ln703_reg_589_pp0_iter4_reg(31 downto 2);
    zext_ln1148_4_fu_151_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln1148_9_fu_141_p4),32));
    zext_ln1148_5_fu_357_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_348_p4),31));
    zext_ln1148_6_fu_376_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_367_p4),31));
    zext_ln1148_fu_131_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln1148_8_fu_121_p4),32));
end behav;
