{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1510595570167 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1510595570167 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 13 18:52:49 2017 " "Processing started: Mon Nov 13 18:52:49 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1510595570167 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1510595570167 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_NIOS -c VGA_NIOS " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_NIOS -c VGA_NIOS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1510595570167 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "count_48k.qip " "Tcl Script File count_48k.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE count_48k.qip " "set_global_assignment -name QIP_FILE count_48k.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1510595570307 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1510595570307 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1510595570588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequencer_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sequencer_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_4 " "Found entity 1: sequencer_4" {  } { { "sequencer_4.bdf" "" { Schematic "D:/dervieux/Projet_VGA_NIOS/sequencer_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595570651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595570651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequencer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sequencer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sequencer-arch " "Found design unit 1: sequencer-arch" {  } { { "sequencer.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/sequencer.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595570994 ""} { "Info" "ISGN_ENTITY_NAME" "1 sequencer " "Found entity 1: sequencer" {  } { { "sequencer.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/sequencer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595570994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595570994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_speed.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_speed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_speed-SYN " "Found design unit 1: clock_speed-SYN" {  } { { "clock_speed.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/clock_speed.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595570994 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_speed " "Found entity 1: clock_speed" {  } { { "clock_speed.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/clock_speed.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595570994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595570994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bpm_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bpm_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bpm_clock-arch " "Found design unit 1: bpm_clock-arch" {  } { { "bpm_clock.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/bpm_clock.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595570994 ""} { "Info" "ISGN_ENTITY_NAME" "1 bpm_clock " "Found entity 1: bpm_clock" {  } { { "bpm_clock.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/bpm_clock.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595570994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595570994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bpm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bpm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bpm-SYN " "Found design unit 1: bpm-SYN" {  } { { "bpm.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/bpm.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571009 ""} { "Info" "ISGN_ENTITY_NAME" "1 bpm " "Found entity 1: bpm" {  } { { "bpm.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/bpm.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.bdf" "" { Schematic "D:/dervieux/Projet_VGA_NIOS/main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse_shape.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pulse_shape.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pulse_shape-logic " "Found design unit 1: pulse_shape-logic" {  } { { "pulse_shape.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/pulse_shape.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571009 ""} { "Info" "ISGN_ENTITY_NAME" "1 pulse_shape " "Found entity 1: pulse_shape" {  } { { "pulse_shape.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/pulse_shape.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2_keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyboard-logic " "Found design unit 1: ps2_keyboard-logic" {  } { { "ps2_keyboard.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/ps2_keyboard.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571009 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "ps2_keyboard.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/ps2_keyboard.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ctrl_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl_mem-bdf_type " "Found design unit 1: ctrl_mem-bdf_type" {  } { { "ctrl_mem.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/ctrl_mem.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571009 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl_mem " "Found entity 1: ctrl_mem" {  } { { "ctrl_mem.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/ctrl_mem.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/nios_ii.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_compiled/synthesis/nios_ii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_ii-rtl " "Found design unit 1: nios_ii-rtl" {  } { { "NIOS_compiled/synthesis/nios_ii.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571025 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_ii " "Found entity 1: nios_ii" {  } { { "NIOS_compiled/synthesis/nios_ii.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571041 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_compiled/synthesis/nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571041 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571041 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Found entity 1: nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_compiled/synthesis/nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent-rtl" {  } { { "NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571041 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent " "Found entity 1: nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent" {  } { { "NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/nios_ii_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_compiled/synthesis/nios_ii_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_ii_width_adapter-rtl " "Found design unit 1: nios_ii_width_adapter-rtl" {  } { { "NIOS_compiled/synthesis/nios_ii_width_adapter.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_width_adapter.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571041 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_width_adapter " "Found entity 1: nios_ii_width_adapter" {  } { { "NIOS_compiled/synthesis/nios_ii_width_adapter.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_width_adapter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/nios_ii_width_adapter_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_compiled/synthesis/nios_ii_width_adapter_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_ii_width_adapter_001-rtl " "Found design unit 1: nios_ii_width_adapter_001-rtl" {  } { { "NIOS_compiled/synthesis/nios_ii_width_adapter_001.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_width_adapter_001.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571041 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_width_adapter_001 " "Found entity 1: nios_ii_width_adapter_001" {  } { { "NIOS_compiled/synthesis/nios_ii_width_adapter_001.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_width_adapter_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/nios_ii_nios2_qsys_0_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_compiled/synthesis/nios_ii_nios2_qsys_0_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_ii_nios2_qsys_0_instruction_master_translator-rtl " "Found design unit 1: nios_ii_nios2_qsys_0_instruction_master_translator-rtl" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571041 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_nios2_qsys_0_instruction_master_translator " "Found entity 1: nios_ii_nios2_qsys_0_instruction_master_translator" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/nios_ii_nios2_qsys_0_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_compiled/synthesis/nios_ii_nios2_qsys_0_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_ii_nios2_qsys_0_data_master_translator-rtl " "Found design unit 1: nios_ii_nios2_qsys_0_data_master_translator-rtl" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_data_master_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571041 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_nios2_qsys_0_data_master_translator " "Found entity 1: nios_ii_nios2_qsys_0_data_master_translator" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_data_master_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_ii_nios2_qsys_0_jtag_debug_module_translator-rtl " "Found design unit 1: nios_ii_nios2_qsys_0_jtag_debug_module_translator-rtl" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571041 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_nios2_qsys_0_jtag_debug_module_translator " "Found entity 1: nios_ii_nios2_qsys_0_jtag_debug_module_translator" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/nios_ii_sram_de2_0_s0_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_compiled/synthesis/nios_ii_sram_de2_0_s0_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_ii_sram_de2_0_s0_translator-rtl " "Found design unit 1: nios_ii_sram_de2_0_s0_translator-rtl" {  } { { "NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571056 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_sram_de2_0_s0_translator " "Found entity 1: nios_ii_sram_de2_0_s0_translator" {  } { { "NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/nios_ii_jtag_uart_0_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_compiled/synthesis/nios_ii_jtag_uart_0_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_ii_jtag_uart_0_avalon_jtag_slave_translator-rtl " "Found design unit 1: nios_ii_jtag_uart_0_avalon_jtag_slave_translator-rtl" {  } { { "NIOS_compiled/synthesis/nios_ii_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_jtag_uart_0_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571056 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_jtag_uart_0_avalon_jtag_slave_translator " "Found entity 1: nios_ii_jtag_uart_0_avalon_jtag_slave_translator" {  } { { "NIOS_compiled/synthesis/nios_ii_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_jtag_uart_0_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/nios_ii_audio_sos_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_compiled/synthesis/nios_ii_audio_sos_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_ii_audio_sos_s1_translator-rtl " "Found design unit 1: nios_ii_audio_sos_s1_translator-rtl" {  } { { "NIOS_compiled/synthesis/nios_ii_audio_sos_s1_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_audio_sos_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571056 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_audio_sos_s1_translator " "Found entity 1: nios_ii_audio_sos_s1_translator" {  } { { "NIOS_compiled/synthesis/nios_ii_audio_sos_s1_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_audio_sos_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/nios_ii_timer_0_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_compiled/synthesis/nios_ii_timer_0_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_ii_timer_0_s1_translator-rtl " "Found design unit 1: nios_ii_timer_0_s1_translator-rtl" {  } { { "NIOS_compiled/synthesis/nios_ii_timer_0_s1_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_timer_0_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571056 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_timer_0_s1_translator " "Found entity 1: nios_ii_timer_0_s1_translator" {  } { { "NIOS_compiled/synthesis/nios_ii_timer_0_s1_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_timer_0_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/nios_ii_in_bus_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_compiled/synthesis/nios_ii_in_bus_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_ii_in_bus_s1_translator-rtl " "Found design unit 1: nios_ii_in_bus_s1_translator-rtl" {  } { { "NIOS_compiled/synthesis/nios_ii_in_bus_s1_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_in_bus_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571056 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_in_bus_s1_translator " "Found entity 1: nios_ii_in_bus_s1_translator" {  } { { "NIOS_compiled/synthesis/nios_ii_in_bus_s1_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_in_bus_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/nios_ii_audio_dac_fifo_0_s0_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_compiled/synthesis/nios_ii_audio_dac_fifo_0_s0_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_ii_audio_dac_fifo_0_s0_translator-rtl " "Found design unit 1: nios_ii_audio_dac_fifo_0_s0_translator-rtl" {  } { { "NIOS_compiled/synthesis/nios_ii_audio_dac_fifo_0_s0_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_audio_dac_fifo_0_s0_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571056 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_audio_dac_fifo_0_s0_translator " "Found entity 1: nios_ii_audio_dac_fifo_0_s0_translator" {  } { { "NIOS_compiled/synthesis/nios_ii_audio_dac_fifo_0_s0_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_audio_dac_fifo_0_s0_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/submodules/nios_ii_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_compiled/synthesis/submodules/nios_ii_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_irq_mapper " "Found entity 1: nios_ii_irq_mapper" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_irq_mapper.sv" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_compiled/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "NIOS_compiled/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_compiled/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "NIOS_compiled/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_compiled/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "NIOS_compiled/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_compiled/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "NIOS_compiled/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571072 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "NIOS_compiled/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/submodules/nios_ii_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_compiled/synthesis/submodules/nios_ii_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_rsp_xbar_mux_001 " "Found entity 1: nios_ii_rsp_xbar_mux_001" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_rsp_xbar_mux_001.sv" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/submodules/nios_ii_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_compiled/synthesis/submodules/nios_ii_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_rsp_xbar_mux " "Found entity 1: nios_ii_rsp_xbar_mux" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_rsp_xbar_mux.sv" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/submodules/nios_ii_rsp_xbar_demux_020.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_compiled/synthesis/submodules/nios_ii_rsp_xbar_demux_020.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_rsp_xbar_demux_020 " "Found entity 1: nios_ii_rsp_xbar_demux_020" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_rsp_xbar_demux_020.sv" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_rsp_xbar_demux_020.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/submodules/nios_ii_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_compiled/synthesis/submodules/nios_ii_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_rsp_xbar_demux " "Found entity 1: nios_ii_rsp_xbar_demux" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_rsp_xbar_demux.sv" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/submodules/nios_ii_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_compiled/synthesis/submodules/nios_ii_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_cmd_xbar_mux " "Found entity 1: nios_ii_cmd_xbar_mux" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_cmd_xbar_mux.sv" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/submodules/nios_ii_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_compiled/synthesis/submodules/nios_ii_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_cmd_xbar_demux_001 " "Found entity 1: nios_ii_cmd_xbar_demux_001" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_cmd_xbar_demux_001.sv" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/submodules/nios_ii_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_compiled/synthesis/submodules/nios_ii_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_cmd_xbar_demux " "Found entity 1: nios_ii_cmd_xbar_demux" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_cmd_xbar_demux.sv" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_compiled/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "NIOS_compiled/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/altera_reset_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_compiled/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "NIOS_compiled/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file nios_compiled/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "NIOS_compiled/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571103 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "NIOS_compiled/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571103 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "NIOS_compiled/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571103 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "NIOS_compiled/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571103 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "NIOS_compiled/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571103 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "NIOS_compiled/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571103 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "NIOS_compiled/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_compiled/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "NIOS_compiled/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_compiled/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "NIOS_compiled/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571103 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_ii_id_router_021.sv(48) " "Verilog HDL Declaration information at nios_ii_id_router_021.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_id_router_021.sv" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_id_router_021.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1510595571103 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_ii_id_router_021.sv(49) " "Verilog HDL Declaration information at nios_ii_id_router_021.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_id_router_021.sv" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_id_router_021.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1510595571103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/submodules/nios_ii_id_router_021.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_compiled/synthesis/submodules/nios_ii_id_router_021.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_id_router_021_default_decode " "Found entity 1: nios_ii_id_router_021_default_decode" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_id_router_021.sv" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_id_router_021.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571103 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_ii_id_router_021 " "Found entity 2: nios_ii_id_router_021" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_id_router_021.sv" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_id_router_021.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571103 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_ii_id_router_020.sv(48) " "Verilog HDL Declaration information at nios_ii_id_router_020.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_id_router_020.sv" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_id_router_020.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1510595571103 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_ii_id_router_020.sv(49) " "Verilog HDL Declaration information at nios_ii_id_router_020.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_id_router_020.sv" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_id_router_020.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1510595571103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/submodules/nios_ii_id_router_020.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_compiled/synthesis/submodules/nios_ii_id_router_020.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_id_router_020_default_decode " "Found entity 1: nios_ii_id_router_020_default_decode" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_id_router_020.sv" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_id_router_020.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571103 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_ii_id_router_020 " "Found entity 2: nios_ii_id_router_020" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_id_router_020.sv" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_id_router_020.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571103 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_ii_id_router_001.sv(48) " "Verilog HDL Declaration information at nios_ii_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_id_router_001.sv" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1510595571103 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_ii_id_router_001.sv(49) " "Verilog HDL Declaration information at nios_ii_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_id_router_001.sv" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1510595571103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/submodules/nios_ii_id_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_compiled/synthesis/submodules/nios_ii_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_id_router_001_default_decode " "Found entity 1: nios_ii_id_router_001_default_decode" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_id_router_001.sv" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_id_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571103 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_ii_id_router_001 " "Found entity 2: nios_ii_id_router_001" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_id_router_001.sv" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_id_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571103 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_ii_id_router.sv(48) " "Verilog HDL Declaration information at nios_ii_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_id_router.sv" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1510595571119 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_ii_id_router.sv(49) " "Verilog HDL Declaration information at nios_ii_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_id_router.sv" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1510595571119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/submodules/nios_ii_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_compiled/synthesis/submodules/nios_ii_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_id_router_default_decode " "Found entity 1: nios_ii_id_router_default_decode" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_id_router.sv" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571119 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_ii_id_router " "Found entity 2: nios_ii_id_router" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_id_router.sv" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571119 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_ii_addr_router_001.sv(48) " "Verilog HDL Declaration information at nios_ii_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_addr_router_001.sv" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1510595571119 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_ii_addr_router_001.sv(49) " "Verilog HDL Declaration information at nios_ii_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_addr_router_001.sv" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1510595571119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/submodules/nios_ii_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_compiled/synthesis/submodules/nios_ii_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_addr_router_001_default_decode " "Found entity 1: nios_ii_addr_router_001_default_decode" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_addr_router_001.sv" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571119 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_ii_addr_router_001 " "Found entity 2: nios_ii_addr_router_001" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_addr_router_001.sv" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571119 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_ii_addr_router.sv(48) " "Verilog HDL Declaration information at nios_ii_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_addr_router.sv" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1510595571119 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_ii_addr_router.sv(49) " "Verilog HDL Declaration information at nios_ii_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_addr_router.sv" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1510595571119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/submodules/nios_ii_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_compiled/synthesis/submodules/nios_ii_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_addr_router_default_decode " "Found entity 1: nios_ii_addr_router_default_decode" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_addr_router.sv" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571119 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_ii_addr_router " "Found entity 2: nios_ii_addr_router" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_addr_router.sv" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_compiled/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "NIOS_compiled/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_compiled/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "NIOS_compiled/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_compiled/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "NIOS_compiled/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_compiled/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "NIOS_compiled/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_compiled/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "NIOS_compiled/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/submodules/audio_dac_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_compiled/synthesis/submodules/audio_dac_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_DAC_FIFO " "Found entity 1: AUDIO_DAC_FIFO" {  } { { "NIOS_compiled/synthesis/submodules/AUDIO_DAC_FIFO.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/AUDIO_DAC_FIFO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/submodules/fifo_16_256.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_compiled/synthesis/submodules/fifo_16_256.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_16_256 " "Found entity 1: FIFO_16_256" {  } { { "NIOS_compiled/synthesis/submodules/FIFO_16_256.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/FIFO_16_256.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/submodules/nios_ii_kb_data.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_compiled/synthesis/submodules/nios_ii_kb_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_kb_data " "Found entity 1: nios_ii_kb_data" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_kb_data.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_kb_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/submodules/nios_ii_kb_irq.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_compiled/synthesis/submodules/nios_ii_kb_irq.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_kb_irq " "Found entity 1: nios_ii_kb_irq" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_kb_irq.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_kb_irq.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/submodules/nios_ii_led_r.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_compiled/synthesis/submodules/nios_ii_led_r.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_led_r " "Found entity 1: nios_ii_led_r" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_led_r.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_led_r.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/submodules/nios_ii_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_compiled/synthesis/submodules/nios_ii_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios_ii_jtag_uart_0_sim_scfifo_w" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_jtag_uart_0.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571150 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_ii_jtag_uart_0_scfifo_w " "Found entity 2: nios_ii_jtag_uart_0_scfifo_w" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_jtag_uart_0.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571150 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_ii_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios_ii_jtag_uart_0_sim_scfifo_r" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_jtag_uart_0.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571150 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_ii_jtag_uart_0_scfifo_r " "Found entity 4: nios_ii_jtag_uart_0_scfifo_r" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_jtag_uart_0.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571150 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_ii_jtag_uart_0 " "Found entity 5: nios_ii_jtag_uart_0" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_jtag_uart_0.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/submodules/nios_ii_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_compiled/synthesis/submodules/nios_ii_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_timer_0 " "Found entity 1: nios_ii_timer_0" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_timer_0.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/submodules/nios_ii_seq_clap.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_compiled/synthesis/submodules/nios_ii_seq_clap.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_seq_clap " "Found entity 1: nios_ii_seq_clap" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_seq_clap.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_seq_clap.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/submodules/nios_ii_wr_address.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_compiled/synthesis/submodules/nios_ii_wr_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_wr_address " "Found entity 1: nios_ii_wr_address" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_wr_address.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_wr_address.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/submodules/nios_ii_color_out.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_compiled/synthesis/submodules/nios_ii_color_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_color_out " "Found entity 1: nios_ii_color_out" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_color_out.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_color_out.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/submodules/nios_ii_wr_en.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_compiled/synthesis/submodules/nios_ii_wr_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_wr_en " "Found entity 1: nios_ii_wr_en" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_wr_en.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_wr_en.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/submodules/nios_ii_in_bus.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_compiled/synthesis/submodules/nios_ii_in_bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_in_bus " "Found entity 1: nios_ii_in_bus" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_in_bus.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_in_bus.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v 27 27 " "Found 27 design units, including 27 entities, in source file nios_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_nios2_qsys_0_ic_data_module " "Found entity 1: nios_ii_nios2_qsys_0_ic_data_module" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571805 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_ii_nios2_qsys_0_ic_tag_module " "Found entity 2: nios_ii_nios2_qsys_0_ic_tag_module" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571805 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_ii_nios2_qsys_0_bht_module " "Found entity 3: nios_ii_nios2_qsys_0_bht_module" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571805 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_ii_nios2_qsys_0_register_bank_a_module " "Found entity 4: nios_ii_nios2_qsys_0_register_bank_a_module" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571805 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_ii_nios2_qsys_0_register_bank_b_module " "Found entity 5: nios_ii_nios2_qsys_0_register_bank_b_module" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571805 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_ii_nios2_qsys_0_dc_tag_module " "Found entity 6: nios_ii_nios2_qsys_0_dc_tag_module" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571805 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_ii_nios2_qsys_0_dc_data_module " "Found entity 7: nios_ii_nios2_qsys_0_dc_data_module" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 407 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571805 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_ii_nios2_qsys_0_dc_victim_module " "Found entity 8: nios_ii_nios2_qsys_0_dc_victim_module" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 473 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571805 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_ii_nios2_qsys_0_nios2_oci_debug " "Found entity 9: nios_ii_nios2_qsys_0_nios2_oci_debug" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 538 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571805 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_ii_nios2_qsys_0_ociram_sp_ram_module " "Found entity 10: nios_ii_nios2_qsys_0_ociram_sp_ram_module" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571805 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_ii_nios2_qsys_0_nios2_ocimem " "Found entity 11: nios_ii_nios2_qsys_0_nios2_ocimem" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 737 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571805 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_ii_nios2_qsys_0_nios2_avalon_reg " "Found entity 12: nios_ii_nios2_qsys_0_nios2_avalon_reg" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571805 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_ii_nios2_qsys_0_nios2_oci_break " "Found entity 13: nios_ii_nios2_qsys_0_nios2_oci_break" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 1007 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571805 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_ii_nios2_qsys_0_nios2_oci_xbrk " "Found entity 14: nios_ii_nios2_qsys_0_nios2_oci_xbrk" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 1301 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571805 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_ii_nios2_qsys_0_nios2_oci_dbrk " "Found entity 15: nios_ii_nios2_qsys_0_nios2_oci_dbrk" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 1561 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571805 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_ii_nios2_qsys_0_nios2_oci_itrace " "Found entity 16: nios_ii_nios2_qsys_0_nios2_oci_itrace" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 1749 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571805 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_ii_nios2_qsys_0_nios2_oci_td_mode " "Found entity 17: nios_ii_nios2_qsys_0_nios2_oci_td_mode" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 2106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571805 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_ii_nios2_qsys_0_nios2_oci_dtrace " "Found entity 18: nios_ii_nios2_qsys_0_nios2_oci_dtrace" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 2173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571805 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_ii_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 19: nios_ii_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 2267 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571805 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_ii_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 20: nios_ii_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 2338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571805 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_ii_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 21: nios_ii_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 2380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571805 ""} { "Info" "ISGN_ENTITY_NAME" "22 nios_ii_nios2_qsys_0_nios2_oci_fifo " "Found entity 22: nios_ii_nios2_qsys_0_nios2_oci_fifo" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 2426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571805 ""} { "Info" "ISGN_ENTITY_NAME" "23 nios_ii_nios2_qsys_0_nios2_oci_pib " "Found entity 23: nios_ii_nios2_qsys_0_nios2_oci_pib" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 2931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571805 ""} { "Info" "ISGN_ENTITY_NAME" "24 nios_ii_nios2_qsys_0_nios2_oci_im " "Found entity 24: nios_ii_nios2_qsys_0_nios2_oci_im" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 2999 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571805 ""} { "Info" "ISGN_ENTITY_NAME" "25 nios_ii_nios2_qsys_0_nios2_performance_monitors " "Found entity 25: nios_ii_nios2_qsys_0_nios2_performance_monitors" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 3115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571805 ""} { "Info" "ISGN_ENTITY_NAME" "26 nios_ii_nios2_qsys_0_nios2_oci " "Found entity 26: nios_ii_nios2_qsys_0_nios2_oci" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 3131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571805 ""} { "Info" "ISGN_ENTITY_NAME" "27 nios_ii_nios2_qsys_0 " "Found entity 27: nios_ii_nios2_qsys_0" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 3701 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/submodules/nios_ii_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_compiled/synthesis/submodules/nios_ii_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: nios_ii_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/submodules/nios_ii_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_compiled/synthesis/submodules/nios_ii_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: nios_ii_nios2_qsys_0_jtag_debug_module_tck" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/submodules/nios_ii_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_compiled/synthesis/submodules/nios_ii_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: nios_ii_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/submodules/nios_ii_nios2_qsys_0_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_compiled/synthesis/submodules/nios_ii_nios2_qsys_0_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_nios2_qsys_0_mult_cell " "Found entity 1: nios_ii_nios2_qsys_0_mult_cell" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0_mult_cell.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/submodules/nios_ii_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_compiled/synthesis/submodules/nios_ii_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_nios2_qsys_0_oci_test_bench " "Found entity 1: nios_ii_nios2_qsys_0_oci_test_bench" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0_oci_test_bench.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/submodules/nios_ii_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_compiled/synthesis/submodules/nios_ii_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_ii_nios2_qsys_0_test_bench " "Found entity 1: nios_ii_nios2_qsys_0_test_bench" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0_test_bench.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_compiled/synthesis/submodules/sram_de2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_compiled/synthesis/submodules/sram_de2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAM_DE2-A " "Found design unit 1: SRAM_DE2-A" {  } { { "NIOS_compiled/synthesis/submodules/SRAM_DE2.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/SRAM_DE2.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571821 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAM_DE2 " "Found entity 1: SRAM_DE2" {  } { { "NIOS_compiled/synthesis/submodules/SRAM_DE2.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/SRAM_DE2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synchro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchro-arch1 " "Found design unit 1: synchro-arch1" {  } { { "synchro.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/synchro.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571821 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchro " "Found entity 1: synchro" {  } { { "synchro.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/synchro.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rvb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rvb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rvb-arch1 " "Found design unit 1: rvb-arch1" {  } { { "rvb.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/rvb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571821 ""} { "Info" "ISGN_ENTITY_NAME" "1 rvb " "Found entity 1: rvb" {  } { { "rvb.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/rvb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cptadpixel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cptadpixel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cptadpixel-arch1 " "Found design unit 1: cptadpixel-arch1" {  } { { "cptadpixel.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/cptadpixel.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571821 ""} { "Info" "ISGN_ENTITY_NAME" "1 cptadpixel " "Found entity 1: cptadpixel" {  } { { "cptadpixel.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/cptadpixel.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_de2/sram_de2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sram_de2/sram_de2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAM_DE2-A " "Found design unit 1: SRAM_DE2-A" {  } { { "SRAM_DE2/SRAM_DE2.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/SRAM_DE2/SRAM_DE2.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571821 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAM_DE2 " "Found entity 1: SRAM_DE2" {  } { { "SRAM_DE2/SRAM_DE2.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/SRAM_DE2/SRAM_DE2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file display_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 display_block " "Found entity 1: display_block" {  } { { "display_block.bdf" "" { Schematic "D:/dervieux/Projet_VGA_NIOS/display_block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "double_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file double_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 double_ram-SYN " "Found design unit 1: double_ram-SYN" {  } { { "double_ram.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/double_ram.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571836 ""} { "Info" "ISGN_ENTITY_NAME" "1 double_ram " "Found entity 1: double_ram" {  } { { "double_ram.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/double_ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571836 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SRAM_DE2/main.bdf " "Can't analyze file -- file SRAM_DE2/main.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1510595571836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_25.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_25.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_25-SYN " "Found design unit 1: pll_25-SYN" {  } { { "pll_25.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/pll_25.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571836 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_25 " "Found entity 1: pll_25" {  } { { "pll_25.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/pll_25.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_100.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_100.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_100-SYN " "Found design unit 1: pll_100-SYN" {  } { { "pll_100.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/pll_100.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571836 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_100 " "Found entity 1: pll_100" {  } { { "pll_100.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/pll_100.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_ps2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_ps2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_ps2-A " "Found design unit 1: nios_ps2-A" {  } { { "nios_ps2.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/nios_ps2.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571836 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_ps2 " "Found entity 1: nios_ps2" {  } { { "nios_ps2.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/nios_ps2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_27.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_27.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_27-SYN " "Found design unit 1: pll_27-SYN" {  } { { "pll_27.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/pll_27.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571836 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_27 " "Found entity 1: pll_27" {  } { { "pll_27.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/pll_27.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571836 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "clock_48k.vhd " "Can't analyze file -- file clock_48k.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1510595571836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_8k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_8k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_8k-arch1 " "Found design unit 1: clock_8k-arch1" {  } { { "clock_8k.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/clock_8k.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571852 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_8k " "Found entity 1: clock_8k" {  } { { "clock_8k.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/clock_8k.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595571852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595571852 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_ii_nios2_qsys_0.v(2074) " "Verilog HDL or VHDL warning at nios_ii_nios2_qsys_0.v(2074): conditional expression evaluates to a constant" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 2074 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1510595571899 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_ii_nios2_qsys_0.v(2076) " "Verilog HDL or VHDL warning at nios_ii_nios2_qsys_0.v(2076): conditional expression evaluates to a constant" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 2076 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1510595571899 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_ii_nios2_qsys_0.v(2232) " "Verilog HDL or VHDL warning at nios_ii_nios2_qsys_0.v(2232): conditional expression evaluates to a constant" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 2232 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1510595571899 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_ii_nios2_qsys_0.v(3060) " "Verilog HDL or VHDL warning at nios_ii_nios2_qsys_0.v(3060): conditional expression evaluates to a constant" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 3060 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1510595571899 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1510595572055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_25 pll_25:inst7 " "Elaborating entity \"pll_25\" for hierarchy \"pll_25:inst7\"" {  } { { "main.bdf" "inst7" { Schematic "D:/dervieux/Projet_VGA_NIOS/main.bdf" { { 272 704 944 424 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_25:inst7\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_25:inst7\|altpll:altpll_component\"" {  } { { "pll_25.vhd" "altpll_component" { Text "D:/dervieux/Projet_VGA_NIOS/pll_25.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572102 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_25:inst7\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_25:inst7\|altpll:altpll_component\"" {  } { { "pll_25.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/pll_25.vhd" 130 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510595572102 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_25:inst7\|altpll:altpll_component " "Instantiated megafunction \"pll_25:inst7\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_25 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572102 ""}  } { { "pll_25.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/pll_25.vhd" 130 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1510595572102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchro synchro:inst4 " "Elaborating entity \"synchro\" for hierarchy \"synchro:inst4\"" {  } { { "main.bdf" "inst4" { Schematic "D:/dervieux/Projet_VGA_NIOS/main.bdf" { { 576 744 928 688 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cptadpixel cptadpixel:inst2 " "Elaborating entity \"cptadpixel\" for hierarchy \"cptadpixel:inst2\"" {  } { { "main.bdf" "inst2" { Schematic "D:/dervieux/Projet_VGA_NIOS/main.bdf" { { 480 744 912 560 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ps2 nios_ps2:inst " "Elaborating entity \"nios_ps2\" for hierarchy \"nios_ps2:inst\"" {  } { { "main.bdf" "inst" { Schematic "D:/dervieux/Projet_VGA_NIOS/main.bdf" { { 536 48 296 936 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572102 ""}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "audio_sos_export 8 32 nios_ps2.vhd(164) " "VHDL Incomplete Partial Association warning at nios_ps2.vhd(164): port or argument \"audio_sos_export\" has 8/32 unassociated elements" {  } { { "nios_ps2.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/nios_ps2.vhd" 164 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1510595572117 "|main|nios_ps2:inst"}
{ "Warning" "WSGN_SEARCH_FILE" "audio_pll.vhd 2 1 " "Using design file audio_pll.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audio_pll-SYN " "Found design unit 1: audio_pll-SYN" {  } { { "audio_pll.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/audio_pll.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595572117 ""} { "Info" "ISGN_ENTITY_NAME" "1 audio_pll " "Found entity 1: audio_pll" {  } { { "audio_pll.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/audio_pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595572117 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1510595572117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_pll nios_ps2:inst\|audio_pll:pll0 " "Elaborating entity \"audio_pll\" for hierarchy \"nios_ps2:inst\|audio_pll:pll0\"" {  } { { "nios_ps2.vhd" "pll0" { Text "D:/dervieux/Projet_VGA_NIOS/nios_ps2.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll nios_ps2:inst\|audio_pll:pll0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"nios_ps2:inst\|audio_pll:pll0\|altpll:altpll_component\"" {  } { { "audio_pll.vhd" "altpll_component" { Text "D:/dervieux/Projet_VGA_NIOS/audio_pll.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572133 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_ps2:inst\|audio_pll:pll0\|altpll:altpll_component " "Elaborated megafunction instantiation \"nios_ps2:inst\|audio_pll:pll0\|altpll:altpll_component\"" {  } { { "audio_pll.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/audio_pll.vhd" 130 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510595572133 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_ps2:inst\|audio_pll:pll0\|altpll:altpll_component " "Instantiated megafunction \"nios_ps2:inst\|audio_pll:pll0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 22 " "Parameter \"clk0_divide_by\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 15 " "Parameter \"clk0_multiply_by\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=audio_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=audio_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572133 ""}  } { { "audio_pll.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/audio_pll.vhd" 130 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1510595572133 ""}
{ "Warning" "WSGN_SEARCH_FILE" "i2c_av_config.v 1 1 " "Using design file i2c_av_config.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "i2c_av_config.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/i2c_av_config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595572148 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1510595572148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config nios_ps2:inst\|I2C_AV_Config:I2CInst " "Elaborating entity \"I2C_AV_Config\" for hierarchy \"nios_ps2:inst\|I2C_AV_Config:I2CInst\"" {  } { { "nios_ps2.vhd" "I2CInst" { Text "D:/dervieux/Projet_VGA_NIOS/nios_ps2.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572148 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 i2c_av_config.v(55) " "Verilog HDL assignment warning at i2c_av_config.v(55): truncated value with size 32 to match size of target (16)" {  } { { "i2c_av_config.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/i2c_av_config.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1510595572148 "|main|nios_ps2:inst|I2C_AV_Config:I2CInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_av_config.v(106) " "Verilog HDL assignment warning at i2c_av_config.v(106): truncated value with size 32 to match size of target (6)" {  } { { "i2c_av_config.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/i2c_av_config.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1510595572148 "|main|nios_ps2:inst|I2C_AV_Config:I2CInst"}
{ "Warning" "WSGN_SEARCH_FILE" "i2c_controller.v 1 1 " "Using design file i2c_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "i2c_controller.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/i2c_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595572164 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1510595572164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller nios_ps2:inst\|I2C_AV_Config:I2CInst\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"nios_ps2:inst\|I2C_AV_Config:I2CInst\|I2C_Controller:u0\"" {  } { { "i2c_av_config.v" "u0" { Text "D:/dervieux/Projet_VGA_NIOS/i2c_av_config.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572164 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_controller.v(78) " "Verilog HDL assignment warning at i2c_controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "i2c_controller.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/i2c_controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1510595572164 "|main|nios_ps2:inst|I2C_AV_Config:I2CInst|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_controller.v(77) " "Verilog HDL assignment warning at i2c_controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "i2c_controller.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/i2c_controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1510595572164 "|main|nios_ps2:inst|I2C_AV_Config:I2CInst|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_controller.v(90) " "Verilog HDL assignment warning at i2c_controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "i2c_controller.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/i2c_controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1510595572164 "|main|nios_ps2:inst|I2C_AV_Config:I2CInst|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard nios_ps2:inst\|ps2_keyboard:KBInst " "Elaborating entity \"ps2_keyboard\" for hierarchy \"nios_ps2:inst\|ps2_keyboard:KBInst\"" {  } { { "nios_ps2.vhd" "KBInst" { Text "D:/dervieux/Projet_VGA_NIOS/nios_ps2.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_shape nios_ps2:inst\|ps2_keyboard:KBInst\|pulse_shape:pulse_shape_ps2_clk " "Elaborating entity \"pulse_shape\" for hierarchy \"nios_ps2:inst\|ps2_keyboard:KBInst\|pulse_shape:pulse_shape_ps2_clk\"" {  } { { "ps2_keyboard.vhd" "pulse_shape_ps2_clk" { Text "D:/dervieux/Projet_VGA_NIOS/ps2_keyboard.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii nios_ps2:inst\|nios_ii:nios_ii_instance " "Elaborating entity \"nios_ii\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\"" {  } { { "nios_ps2.vhd" "nios_ii_instance" { Text "D:/dervieux/Projet_VGA_NIOS/nios_ps2.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_DE2 nios_ps2:inst\|nios_ii:nios_ii_instance\|SRAM_DE2:sram_de2_0 " "Elaborating entity \"SRAM_DE2\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|SRAM_DE2:sram_de2_0\"" {  } { { "NIOS_compiled/synthesis/nios_ii.vhd" "sram_de2_0" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii.vhd" 3931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_qsys_0 nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"nios_ii_nios2_qsys_0\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\"" {  } { { "NIOS_compiled/synthesis/nios_ii.vhd" "nios2_qsys_0" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii.vhd" 3950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_qsys_0_test_bench nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_test_bench:the_nios_ii_nios2_qsys_0_test_bench " "Elaborating entity \"nios_ii_nios2_qsys_0_test_bench\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_test_bench:the_nios_ii_nios2_qsys_0_test_bench\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "the_nios_ii_nios2_qsys_0_test_bench" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 6050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_qsys_0_ic_data_module nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_ic_data_module:nios_ii_nios2_qsys_0_ic_data " "Elaborating entity \"nios_ii_nios2_qsys_0_ic_data_module\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_ic_data_module:nios_ii_nios2_qsys_0_ic_data\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "nios_ii_nios2_qsys_0_ic_data" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 7075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_ic_data_module:nios_ii_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_ic_data_module:nios_ii_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "the_altsyncram" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qed1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qed1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qed1 " "Found entity 1: altsyncram_qed1" {  } { { "db/altsyncram_qed1.tdf" "" { Text "D:/dervieux/Projet_VGA_NIOS/db/altsyncram_qed1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595572414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595572414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qed1 nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_ic_data_module:nios_ii_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated " "Elaborating entity \"altsyncram_qed1\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_ic_data_module:nios_ii_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_qsys_0_ic_tag_module nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_ic_tag_module:nios_ii_nios2_qsys_0_ic_tag " "Elaborating entity \"nios_ii_nios2_qsys_0_ic_tag_module\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_ic_tag_module:nios_ii_nios2_qsys_0_ic_tag\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "nios_ii_nios2_qsys_0_ic_tag" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 7141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_ic_tag_module:nios_ii_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_ic_tag_module:nios_ii_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "the_altsyncram" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_imh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_imh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_imh1 " "Found entity 1: altsyncram_imh1" {  } { { "db/altsyncram_imh1.tdf" "" { Text "D:/dervieux/Projet_VGA_NIOS/db/altsyncram_imh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595572476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595572476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_imh1 nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_ic_tag_module:nios_ii_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_imh1:auto_generated " "Elaborating entity \"altsyncram_imh1\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_ic_tag_module:nios_ii_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_imh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_qsys_0_bht_module nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_bht_module:nios_ii_nios2_qsys_0_bht " "Elaborating entity \"nios_ii_nios2_qsys_0_bht_module\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_bht_module:nios_ii_nios2_qsys_0_bht\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "nios_ii_nios2_qsys_0_bht" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 7345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_bht_module:nios_ii_nios2_qsys_0_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_bht_module:nios_ii_nios2_qsys_0_bht\|altsyncram:the_altsyncram\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "the_altsyncram" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3ah1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3ah1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3ah1 " "Found entity 1: altsyncram_3ah1" {  } { { "db/altsyncram_3ah1.tdf" "" { Text "D:/dervieux/Projet_VGA_NIOS/db/altsyncram_3ah1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595572554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595572554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3ah1 nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_bht_module:nios_ii_nios2_qsys_0_bht\|altsyncram:the_altsyncram\|altsyncram_3ah1:auto_generated " "Elaborating entity \"altsyncram_3ah1\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_bht_module:nios_ii_nios2_qsys_0_bht\|altsyncram:the_altsyncram\|altsyncram_3ah1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_qsys_0_register_bank_a_module nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_register_bank_a_module:nios_ii_nios2_qsys_0_register_bank_a " "Elaborating entity \"nios_ii_nios2_qsys_0_register_bank_a_module\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_register_bank_a_module:nios_ii_nios2_qsys_0_register_bank_a\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "nios_ii_nios2_qsys_0_register_bank_a" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 7491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_register_bank_a_module:nios_ii_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_register_bank_a_module:nios_ii_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "the_altsyncram" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3og1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3og1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3og1 " "Found entity 1: altsyncram_3og1" {  } { { "db/altsyncram_3og1.tdf" "" { Text "D:/dervieux/Projet_VGA_NIOS/db/altsyncram_3og1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595572632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595572632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3og1 nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_register_bank_a_module:nios_ii_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_3og1:auto_generated " "Elaborating entity \"altsyncram_3og1\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_register_bank_a_module:nios_ii_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_3og1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_qsys_0_register_bank_b_module nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_register_bank_b_module:nios_ii_nios2_qsys_0_register_bank_b " "Elaborating entity \"nios_ii_nios2_qsys_0_register_bank_b_module\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_register_bank_b_module:nios_ii_nios2_qsys_0_register_bank_b\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "nios_ii_nios2_qsys_0_register_bank_b" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 7512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_register_bank_b_module:nios_ii_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_register_bank_b_module:nios_ii_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "the_altsyncram" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4og1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4og1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4og1 " "Found entity 1: altsyncram_4og1" {  } { { "db/altsyncram_4og1.tdf" "" { Text "D:/dervieux/Projet_VGA_NIOS/db/altsyncram_4og1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595572741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595572741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4og1 nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_register_bank_b_module:nios_ii_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_4og1:auto_generated " "Elaborating entity \"altsyncram_4og1\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_register_bank_b_module:nios_ii_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_4og1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_qsys_0_dc_tag_module nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_dc_tag_module:nios_ii_nios2_qsys_0_dc_tag " "Elaborating entity \"nios_ii_nios2_qsys_0_dc_tag_module\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_dc_tag_module:nios_ii_nios2_qsys_0_dc_tag\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "nios_ii_nios2_qsys_0_dc_tag" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 7945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_dc_tag_module:nios_ii_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_dc_tag_module:nios_ii_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "the_altsyncram" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lug1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lug1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lug1 " "Found entity 1: altsyncram_lug1" {  } { { "db/altsyncram_lug1.tdf" "" { Text "D:/dervieux/Projet_VGA_NIOS/db/altsyncram_lug1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595572835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595572835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lug1 nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_dc_tag_module:nios_ii_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_lug1:auto_generated " "Elaborating entity \"altsyncram_lug1\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_dc_tag_module:nios_ii_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_lug1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_qsys_0_dc_data_module nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_dc_data_module:nios_ii_nios2_qsys_0_dc_data " "Elaborating entity \"nios_ii_nios2_qsys_0_dc_data_module\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_dc_data_module:nios_ii_nios2_qsys_0_dc_data\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "nios_ii_nios2_qsys_0_dc_data" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 7999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_dc_data_module:nios_ii_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_dc_data_module:nios_ii_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "the_altsyncram" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_29f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_29f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_29f1 " "Found entity 1: altsyncram_29f1" {  } { { "db/altsyncram_29f1.tdf" "" { Text "D:/dervieux/Projet_VGA_NIOS/db/altsyncram_29f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595572913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595572913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_29f1 nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_dc_data_module:nios_ii_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated " "Elaborating entity \"altsyncram_29f1\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_dc_data_module:nios_ii_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_qsys_0_dc_victim_module nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_dc_victim_module:nios_ii_nios2_qsys_0_dc_victim " "Elaborating entity \"nios_ii_nios2_qsys_0_dc_victim_module\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_dc_victim_module:nios_ii_nios2_qsys_0_dc_victim\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "nios_ii_nios2_qsys_0_dc_victim" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 8126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_dc_victim_module:nios_ii_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_dc_victim_module:nios_ii_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "the_altsyncram" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9vc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9vc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9vc1 " "Found entity 1: altsyncram_9vc1" {  } { { "db/altsyncram_9vc1.tdf" "" { Text "D:/dervieux/Projet_VGA_NIOS/db/altsyncram_9vc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595572991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595572991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9vc1 nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_dc_victim_module:nios_ii_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated " "Elaborating entity \"altsyncram_9vc1\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_dc_victim_module:nios_ii_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595572991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_qsys_0_mult_cell nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell " "Elaborating entity \"nios_ii_nios2_qsys_0_mult_cell\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "the_nios_ii_nios2_qsys_0_mult_cell" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 9960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595573007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0_mult_cell.v" "the_altmult_add_part_1" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0_mult_cell.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595573022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_mpt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_mpt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_mpt2 " "Found entity 1: altera_mult_add_mpt2" {  } { { "db/altera_mult_add_mpt2.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/db/altera_mult_add_mpt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595573085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595573085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_mpt2 nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated " "Elaborating entity \"altera_mult_add_mpt2\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595573085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_mpt2.v" "altera_mult_add_rtl1" { Text "D:/dervieux/Projet_VGA_NIOS/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595573116 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1510595573116 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_nios2_qsys_0:nios2_qsys_0|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595573116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595573116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595573131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595573131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595573131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595573209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595573209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595573209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595573225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_scanchain nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block " "Elaborating entity \"ama_scanchain\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\"" {  } { { "altera_mult_add_rtl.v" "scanchain_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595573256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595573287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595573303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595573303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595573319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595573412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595573443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595573443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595573459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595573459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595573475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595573490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595573506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0_mult_cell.v" "the_altmult_add_part_2" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0_mult_cell.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595573521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_opt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_opt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_opt2 " "Found entity 1: altera_mult_add_opt2" {  } { { "db/altera_mult_add_opt2.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/db/altera_mult_add_opt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595573584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595573584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_opt2 nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated " "Elaborating entity \"altera_mult_add_opt2\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595573584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_opt2.v" "altera_mult_add_rtl1" { Text "D:/dervieux/Projet_VGA_NIOS/db/altera_mult_add_opt2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595573584 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1510595573599 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_nios2_qsys_0:nios2_qsys_0|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595573943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_qsys_0_nios2_oci nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_nios2_oci:the_nios_ii_nios2_qsys_0_nios2_oci " "Elaborating entity \"nios_ii_nios2_qsys_0_nios2_oci\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_nios2_oci:the_nios_ii_nios2_qsys_0_nios2_oci\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "the_nios_ii_nios2_qsys_0_nios2_oci" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 10200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595573943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_qsys_0_nios2_oci_debug nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_nios2_oci:the_nios_ii_nios2_qsys_0_nios2_oci\|nios_ii_nios2_qsys_0_nios2_oci_debug:the_nios_ii_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"nios_ii_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_nios2_oci:the_nios_ii_nios2_qsys_0_nios2_oci\|nios_ii_nios2_qsys_0_nios2_oci_debug:the_nios_ii_nios2_qsys_0_nios2_oci_debug\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "the_nios_ii_nios2_qsys_0_nios2_oci_debug" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 3349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595573958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_nios2_oci:the_nios_ii_nios2_qsys_0_nios2_oci\|nios_ii_nios2_qsys_0_nios2_oci_debug:the_nios_ii_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_nios2_oci:the_nios_ii_nios2_qsys_0_nios2_oci\|nios_ii_nios2_qsys_0_nios2_oci_debug:the_nios_ii_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595573958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_qsys_0_nios2_ocimem nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_nios2_oci:the_nios_ii_nios2_qsys_0_nios2_oci\|nios_ii_nios2_qsys_0_nios2_ocimem:the_nios_ii_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"nios_ii_nios2_qsys_0_nios2_ocimem\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_nios2_oci:the_nios_ii_nios2_qsys_0_nios2_oci\|nios_ii_nios2_qsys_0_nios2_ocimem:the_nios_ii_nios2_qsys_0_nios2_ocimem\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "the_nios_ii_nios2_qsys_0_nios2_ocimem" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 3368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595573958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_qsys_0_ociram_sp_ram_module nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_nios2_oci:the_nios_ii_nios2_qsys_0_nios2_oci\|nios_ii_nios2_qsys_0_nios2_ocimem:the_nios_ii_nios2_qsys_0_nios2_ocimem\|nios_ii_nios2_qsys_0_ociram_sp_ram_module:nios_ii_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"nios_ii_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_nios2_oci:the_nios_ii_nios2_qsys_0_nios2_oci\|nios_ii_nios2_qsys_0_nios2_ocimem:the_nios_ii_nios2_qsys_0_nios2_ocimem\|nios_ii_nios2_qsys_0_ociram_sp_ram_module:nios_ii_nios2_qsys_0_ociram_sp_ram\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "nios_ii_nios2_qsys_0_ociram_sp_ram" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595573958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_nios2_oci:the_nios_ii_nios2_qsys_0_nios2_oci\|nios_ii_nios2_qsys_0_nios2_ocimem:the_nios_ii_nios2_qsys_0_nios2_ocimem\|nios_ii_nios2_qsys_0_ociram_sp_ram_module:nios_ii_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_nios2_oci:the_nios_ii_nios2_qsys_0_nios2_oci\|nios_ii_nios2_qsys_0_nios2_ocimem:the_nios_ii_nios2_qsys_0_nios2_ocimem\|nios_ii_nios2_qsys_0_ociram_sp_ram_module:nios_ii_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "the_altsyncram" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595573974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u881.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u881.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u881 " "Found entity 1: altsyncram_u881" {  } { { "db/altsyncram_u881.tdf" "" { Text "D:/dervieux/Projet_VGA_NIOS/db/altsyncram_u881.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595574036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595574036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u881 nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_nios2_oci:the_nios_ii_nios2_qsys_0_nios2_oci\|nios_ii_nios2_qsys_0_nios2_ocimem:the_nios_ii_nios2_qsys_0_nios2_ocimem\|nios_ii_nios2_qsys_0_ociram_sp_ram_module:nios_ii_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_u881:auto_generated " "Elaborating entity \"altsyncram_u881\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_nios2_oci:the_nios_ii_nios2_qsys_0_nios2_oci\|nios_ii_nios2_qsys_0_nios2_ocimem:the_nios_ii_nios2_qsys_0_nios2_ocimem\|nios_ii_nios2_qsys_0_ociram_sp_ram_module:nios_ii_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_u881:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_qsys_0_nios2_avalon_reg nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_nios2_oci:the_nios_ii_nios2_qsys_0_nios2_oci\|nios_ii_nios2_qsys_0_nios2_avalon_reg:the_nios_ii_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"nios_ii_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_nios2_oci:the_nios_ii_nios2_qsys_0_nios2_oci\|nios_ii_nios2_qsys_0_nios2_avalon_reg:the_nios_ii_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "the_nios_ii_nios2_qsys_0_nios2_avalon_reg" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 3387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_qsys_0_nios2_oci_break nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_nios2_oci:the_nios_ii_nios2_qsys_0_nios2_oci\|nios_ii_nios2_qsys_0_nios2_oci_break:the_nios_ii_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"nios_ii_nios2_qsys_0_nios2_oci_break\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_nios2_oci:the_nios_ii_nios2_qsys_0_nios2_oci\|nios_ii_nios2_qsys_0_nios2_oci_break:the_nios_ii_nios2_qsys_0_nios2_oci_break\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "the_nios_ii_nios2_qsys_0_nios2_oci_break" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 3418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_qsys_0_nios2_oci_xbrk nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_nios2_oci:the_nios_ii_nios2_qsys_0_nios2_oci\|nios_ii_nios2_qsys_0_nios2_oci_xbrk:the_nios_ii_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"nios_ii_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_nios2_oci:the_nios_ii_nios2_qsys_0_nios2_oci\|nios_ii_nios2_qsys_0_nios2_oci_xbrk:the_nios_ii_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "the_nios_ii_nios2_qsys_0_nios2_oci_xbrk" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 3441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_qsys_0_nios2_oci_dbrk nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_nios2_oci:the_nios_ii_nios2_qsys_0_nios2_oci\|nios_ii_nios2_qsys_0_nios2_oci_dbrk:the_nios_ii_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"nios_ii_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_nios2_oci:the_nios_ii_nios2_qsys_0_nios2_oci\|nios_ii_nios2_qsys_0_nios2_oci_dbrk:the_nios_ii_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "the_nios_ii_nios2_qsys_0_nios2_oci_dbrk" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 3468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_qsys_0_nios2_oci_itrace nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_nios2_oci:the_nios_ii_nios2_qsys_0_nios2_oci\|nios_ii_nios2_qsys_0_nios2_oci_itrace:the_nios_ii_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"nios_ii_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_nios2_oci:the_nios_ii_nios2_qsys_0_nios2_oci\|nios_ii_nios2_qsys_0_nios2_oci_itrace:the_nios_ii_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "the_nios_ii_nios2_qsys_0_nios2_oci_itrace" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 3509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_qsys_0_nios2_oci_dtrace nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_nios2_oci:the_nios_ii_nios2_qsys_0_nios2_oci\|nios_ii_nios2_qsys_0_nios2_oci_dtrace:the_nios_ii_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"nios_ii_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_nios2_oci:the_nios_ii_nios2_qsys_0_nios2_oci\|nios_ii_nios2_qsys_0_nios2_oci_dtrace:the_nios_ii_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "the_nios_ii_nios2_qsys_0_nios2_oci_dtrace" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 3524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_qsys_0_nios2_oci_td_mode nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_nios2_oci:the_nios_ii_nios2_qsys_0_nios2_oci\|nios_ii_nios2_qsys_0_nios2_oci_dtrace:the_nios_ii_nios2_qsys_0_nios2_oci_dtrace\|nios_ii_nios2_qsys_0_nios2_oci_td_mode:nios_ii_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_ii_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_nios2_oci:the_nios_ii_nios2_qsys_0_nios2_oci\|nios_ii_nios2_qsys_0_nios2_oci_dtrace:the_nios_ii_nios2_qsys_0_nios2_oci_dtrace\|nios_ii_nios2_qsys_0_nios2_oci_td_mode:nios_ii_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "nios_ii_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 2221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_qsys_0_nios2_oci_fifo nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_nios2_oci:the_nios_ii_nios2_qsys_0_nios2_oci\|nios_ii_nios2_qsys_0_nios2_oci_fifo:the_nios_ii_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"nios_ii_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_nios2_oci:the_nios_ii_nios2_qsys_0_nios2_oci\|nios_ii_nios2_qsys_0_nios2_oci_fifo:the_nios_ii_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "the_nios_ii_nios2_qsys_0_nios2_oci_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 3543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_qsys_0_nios2_oci_compute_tm_count nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_nios2_oci:the_nios_ii_nios2_qsys_0_nios2_oci\|nios_ii_nios2_qsys_0_nios2_oci_fifo:the_nios_ii_nios2_qsys_0_nios2_oci_fifo\|nios_ii_nios2_qsys_0_nios2_oci_compute_tm_count:nios_ii_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"nios_ii_nios2_qsys_0_nios2_oci_compute_tm_count\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_nios2_oci:the_nios_ii_nios2_qsys_0_nios2_oci\|nios_ii_nios2_qsys_0_nios2_oci_fifo:the_nios_ii_nios2_qsys_0_nios2_oci_fifo\|nios_ii_nios2_qsys_0_nios2_oci_compute_tm_count:nios_ii_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "nios_ii_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 2553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_qsys_0_nios2_oci_fifowp_inc nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_nios2_oci:the_nios_ii_nios2_qsys_0_nios2_oci\|nios_ii_nios2_qsys_0_nios2_oci_fifo:the_nios_ii_nios2_qsys_0_nios2_oci_fifo\|nios_ii_nios2_qsys_0_nios2_oci_fifowp_inc:nios_ii_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"nios_ii_nios2_qsys_0_nios2_oci_fifowp_inc\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_nios2_oci:the_nios_ii_nios2_qsys_0_nios2_oci\|nios_ii_nios2_qsys_0_nios2_oci_fifo:the_nios_ii_nios2_qsys_0_nios2_oci_fifo\|nios_ii_nios2_qsys_0_nios2_oci_fifowp_inc:nios_ii_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "nios_ii_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 2563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_qsys_0_nios2_oci_fifocount_inc nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_nios2_oci:the_nios_ii_nios2_qsys_0_nios2_oci\|nios_ii_nios2_qsys_0_nios2_oci_fifo:the_nios_ii_nios2_qsys_0_nios2_oci_fifo\|nios_ii_nios2_qsys_0_nios2_oci_fifocount_inc:nios_ii_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"nios_ii_nios2_qsys_0_nios2_oci_fifocount_inc\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_nios2_oci:the_nios_ii_nios2_qsys_0_nios2_oci\|nios_ii_nios2_qsys_0_nios2_oci_fifo:the_nios_ii_nios2_qsys_0_nios2_oci_fifo\|nios_ii_nios2_qsys_0_nios2_oci_fifocount_inc:nios_ii_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "nios_ii_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 2573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_qsys_0_oci_test_bench nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_nios2_oci:the_nios_ii_nios2_qsys_0_nios2_oci\|nios_ii_nios2_qsys_0_nios2_oci_fifo:the_nios_ii_nios2_qsys_0_nios2_oci_fifo\|nios_ii_nios2_qsys_0_oci_test_bench:the_nios_ii_nios2_qsys_0_oci_test_bench " "Elaborating entity \"nios_ii_nios2_qsys_0_oci_test_bench\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_nios2_oci:the_nios_ii_nios2_qsys_0_nios2_oci\|nios_ii_nios2_qsys_0_nios2_oci_fifo:the_nios_ii_nios2_qsys_0_nios2_oci_fifo\|nios_ii_nios2_qsys_0_oci_test_bench:the_nios_ii_nios2_qsys_0_oci_test_bench\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "the_nios_ii_nios2_qsys_0_oci_test_bench" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_qsys_0_nios2_oci_pib nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_nios2_oci:the_nios_ii_nios2_qsys_0_nios2_oci\|nios_ii_nios2_qsys_0_nios2_oci_pib:the_nios_ii_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"nios_ii_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_nios2_oci:the_nios_ii_nios2_qsys_0_nios2_oci\|nios_ii_nios2_qsys_0_nios2_oci_pib:the_nios_ii_nios2_qsys_0_nios2_oci_pib\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "the_nios_ii_nios2_qsys_0_nios2_oci_pib" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 3553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_qsys_0_nios2_oci_im nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_nios2_oci:the_nios_ii_nios2_qsys_0_nios2_oci\|nios_ii_nios2_qsys_0_nios2_oci_im:the_nios_ii_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"nios_ii_nios2_qsys_0_nios2_oci_im\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_nios2_oci:the_nios_ii_nios2_qsys_0_nios2_oci\|nios_ii_nios2_qsys_0_nios2_oci_im:the_nios_ii_nios2_qsys_0_nios2_oci_im\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "the_nios_ii_nios2_qsys_0_nios2_oci_im" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 3574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_qsys_0_jtag_debug_module_wrapper nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_nios2_oci:the_nios_ii_nios2_qsys_0_nios2_oci\|nios_ii_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"nios_ii_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_nios2_oci:the_nios_ii_nios2_qsys_0_nios2_oci\|nios_ii_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "the_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 3679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_qsys_0_jtag_debug_module_tck nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_nios2_oci:the_nios_ii_nios2_qsys_0_nios2_oci\|nios_ii_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper\|nios_ii_nios2_qsys_0_jtag_debug_module_tck:the_nios_ii_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"nios_ii_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_nios2_oci:the_nios_ii_nios2_qsys_0_nios2_oci\|nios_ii_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper\|nios_ii_nios2_qsys_0_jtag_debug_module_tck:the_nios_ii_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_nios_ii_nios2_qsys_0_jtag_debug_module_tck" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_qsys_0_jtag_debug_module_sysclk nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_nios2_oci:the_nios_ii_nios2_qsys_0_nios2_oci\|nios_ii_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper\|nios_ii_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_ii_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"nios_ii_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_nios2_oci:the_nios_ii_nios2_qsys_0_nios2_oci\|nios_ii_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper\|nios_ii_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_ii_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_nios_ii_nios2_qsys_0_jtag_debug_module_sysclk" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_nios2_oci:the_nios_ii_nios2_qsys_0_nios2_oci\|nios_ii_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_ii_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_nios2_oci:the_nios_ii_nios2_qsys_0_nios2_oci\|nios_ii_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_ii_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0_jtag_debug_module_wrapper.v" "nios_ii_nios2_qsys_0_jtag_debug_module_phy" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_nios2_oci:the_nios_ii_nios2_qsys_0_nios2_oci\|nios_ii_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_ii_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_nios2_oci:the_nios_ii_nios2_qsys_0_nios2_oci\|nios_ii_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_ii_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_in_bus nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_in_bus:in_bus " "Elaborating entity \"nios_ii_in_bus\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_in_bus:in_bus\"" {  } { { "NIOS_compiled/synthesis/nios_ii.vhd" "in_bus" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii.vhd" 3981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_wr_en nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_wr_en:wr_en " "Elaborating entity \"nios_ii_wr_en\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_wr_en:wr_en\"" {  } { { "NIOS_compiled/synthesis/nios_ii.vhd" "wr_en" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii.vhd" 3990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_color_out nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_color_out:color_out " "Elaborating entity \"nios_ii_color_out\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_color_out:color_out\"" {  } { { "NIOS_compiled/synthesis/nios_ii.vhd" "color_out" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii.vhd" 4002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_wr_address nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_wr_address:wr_address " "Elaborating entity \"nios_ii_wr_address\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_wr_address:wr_address\"" {  } { { "NIOS_compiled/synthesis/nios_ii.vhd" "wr_address" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii.vhd" 4014 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_seq_clap nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_seq_clap:seq_clap " "Elaborating entity \"nios_ii_seq_clap\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_seq_clap:seq_clap\"" {  } { { "NIOS_compiled/synthesis/nios_ii.vhd" "seq_clap" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii.vhd" 4026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_timer_0 nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_timer_0:timer_0 " "Elaborating entity \"nios_ii_timer_0\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_timer_0:timer_0\"" {  } { { "NIOS_compiled/synthesis/nios_ii.vhd" "timer_0" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii.vhd" 4050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_jtag_uart_0 nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"nios_ii_jtag_uart_0\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_jtag_uart_0:jtag_uart_0\"" {  } { { "NIOS_compiled/synthesis/nios_ii.vhd" "jtag_uart_0" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii.vhd" 4062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_jtag_uart_0_scfifo_w nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w " "Elaborating entity \"nios_ii_jtag_uart_0_scfifo_w\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_jtag_uart_0.v" "the_nios_ii_jtag_uart_0_scfifo_w" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_jtag_uart_0.v" "wfifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574208 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_jtag_uart_0.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510595574208 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574208 ""}  } { { "NIOS_compiled/synthesis/submodules/nios_ii_jtag_uart_0.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1510595574208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "D:/dervieux/Projet_VGA_NIOS/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595574255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595574255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "D:/dervieux/Projet_VGA_NIOS/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595574270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595574270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "D:/dervieux/Projet_VGA_NIOS/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/dervieux/Projet_VGA_NIOS/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595574270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595574270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "D:/dervieux/Projet_VGA_NIOS/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "D:/dervieux/Projet_VGA_NIOS/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595574333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595574333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/dervieux/Projet_VGA_NIOS/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "D:/dervieux/Projet_VGA_NIOS/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595574379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595574379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "D:/dervieux/Projet_VGA_NIOS/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "D:/dervieux/Projet_VGA_NIOS/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595574442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595574442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "D:/dervieux/Projet_VGA_NIOS/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "D:/dervieux/Projet_VGA_NIOS/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595574489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595574489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_w:the_nios_ii_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "D:/dervieux/Projet_VGA_NIOS/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_jtag_uart_0_scfifo_r nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_r:the_nios_ii_jtag_uart_0_scfifo_r " "Elaborating entity \"nios_ii_jtag_uart_0_scfifo_r\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_jtag_uart_0:jtag_uart_0\|nios_ii_jtag_uart_0_scfifo_r:the_nios_ii_jtag_uart_0_scfifo_r\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_jtag_uart_0.v" "the_nios_ii_jtag_uart_0_scfifo_r" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_ii_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_ii_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_jtag_uart_0.v" "nios_ii_jtag_uart_0_alt_jtag_atlantic" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574613 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_ii_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_ii_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_jtag_uart_0.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510595574613 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_ii_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_ii_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574613 ""}  } { { "NIOS_compiled/synthesis/submodules/nios_ii_jtag_uart_0.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1510595574613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_led_r nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_led_r:led_r " "Elaborating entity \"nios_ii_led_r\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_led_r:led_r\"" {  } { { "NIOS_compiled/synthesis/nios_ii.vhd" "led_r" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii.vhd" 4076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_kb_irq nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_kb_irq:kb_irq " "Elaborating entity \"nios_ii_kb_irq\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_kb_irq:kb_irq\"" {  } { { "NIOS_compiled/synthesis/nios_ii.vhd" "kb_irq" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii.vhd" 4112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_kb_data nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_kb_data:kb_data " "Elaborating entity \"nios_ii_kb_data\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_kb_data:kb_data\"" {  } { { "NIOS_compiled/synthesis/nios_ii.vhd" "kb_data" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii.vhd" 4125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_DAC_FIFO nios_ps2:inst\|nios_ii:nios_ii_instance\|AUDIO_DAC_FIFO:audio_dac_fifo_0 " "Elaborating entity \"AUDIO_DAC_FIFO\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|AUDIO_DAC_FIFO:audio_dac_fifo_0\"" {  } { { "NIOS_compiled/synthesis/nios_ii.vhd" "audio_dac_fifo_0" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii.vhd" 4199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574629 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 AUDIO_DAC_FIFO.v(71) " "Verilog HDL assignment warning at AUDIO_DAC_FIFO.v(71): truncated value with size 32 to match size of target (6)" {  } { { "NIOS_compiled/synthesis/submodules/AUDIO_DAC_FIFO.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/AUDIO_DAC_FIFO.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1510595574629 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|AUDIO_DAC_FIFO:audio_dac_fifo_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 AUDIO_DAC_FIFO.v(94) " "Verilog HDL assignment warning at AUDIO_DAC_FIFO.v(94): truncated value with size 32 to match size of target (12)" {  } { { "NIOS_compiled/synthesis/submodules/AUDIO_DAC_FIFO.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/AUDIO_DAC_FIFO.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1510595574629 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|AUDIO_DAC_FIFO:audio_dac_fifo_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 AUDIO_DAC_FIFO.v(102) " "Verilog HDL assignment warning at AUDIO_DAC_FIFO.v(102): truncated value with size 32 to match size of target (11)" {  } { { "NIOS_compiled/synthesis/submodules/AUDIO_DAC_FIFO.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/AUDIO_DAC_FIFO.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1510595574629 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|AUDIO_DAC_FIFO:audio_dac_fifo_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AUDIO_DAC_FIFO.v(151) " "Verilog HDL assignment warning at AUDIO_DAC_FIFO.v(151): truncated value with size 32 to match size of target (4)" {  } { { "NIOS_compiled/synthesis/submodules/AUDIO_DAC_FIFO.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/AUDIO_DAC_FIFO.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1510595574629 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|AUDIO_DAC_FIFO:audio_dac_fifo_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avs_s0_readdata\[15..1\] AUDIO_DAC_FIFO.v(26) " "Output port \"avs_s0_readdata\[15..1\]\" at AUDIO_DAC_FIFO.v(26) has no driver" {  } { { "NIOS_compiled/synthesis/submodules/AUDIO_DAC_FIFO.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/AUDIO_DAC_FIFO.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1510595574629 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|AUDIO_DAC_FIFO:audio_dac_fifo_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_16_256 nios_ps2:inst\|nios_ii:nios_ii_instance\|AUDIO_DAC_FIFO:audio_dac_fifo_0\|FIFO_16_256:u0 " "Elaborating entity \"FIFO_16_256\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|AUDIO_DAC_FIFO:audio_dac_fifo_0\|FIFO_16_256:u0\"" {  } { { "NIOS_compiled/synthesis/submodules/AUDIO_DAC_FIFO.v" "u0" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/AUDIO_DAC_FIFO.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo nios_ps2:inst\|nios_ii:nios_ii_instance\|AUDIO_DAC_FIFO:audio_dac_fifo_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|AUDIO_DAC_FIFO:audio_dac_fifo_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\"" {  } { { "NIOS_compiled/synthesis/submodules/FIFO_16_256.v" "dcfifo_component" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/FIFO_16_256.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574707 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_ps2:inst\|nios_ii:nios_ii_instance\|AUDIO_DAC_FIFO:audio_dac_fifo_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"nios_ps2:inst\|nios_ii:nios_ii_instance\|AUDIO_DAC_FIFO:audio_dac_fifo_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\"" {  } { { "NIOS_compiled/synthesis/submodules/FIFO_16_256.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/FIFO_16_256.v" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510595574707 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_ps2:inst\|nios_ii:nios_ii_instance\|AUDIO_DAC_FIFO:audio_dac_fifo_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component " "Instantiated megafunction \"nios_ps2:inst\|nios_ii:nios_ii_instance\|AUDIO_DAC_FIFO:audio_dac_fifo_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574707 ""}  } { { "NIOS_compiled/synthesis/submodules/FIFO_16_256.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/FIFO_16_256.v" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1510595574707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_hlj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_hlj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_hlj1 " "Found entity 1: dcfifo_hlj1" {  } { { "db/dcfifo_hlj1.tdf" "" { Text "D:/dervieux/Projet_VGA_NIOS/db/dcfifo_hlj1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595574754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595574754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_hlj1 nios_ps2:inst\|nios_ii:nios_ii_instance\|AUDIO_DAC_FIFO:audio_dac_fifo_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated " "Elaborating entity \"dcfifo_hlj1\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|AUDIO_DAC_FIFO:audio_dac_fifo_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_g86.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_g86.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_g86 " "Found entity 1: a_graycounter_g86" {  } { { "db/a_graycounter_g86.tdf" "" { Text "D:/dervieux/Projet_VGA_NIOS/db/a_graycounter_g86.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595574816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595574816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_g86 nios_ps2:inst\|nios_ii:nios_ii_instance\|AUDIO_DAC_FIFO:audio_dac_fifo_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_g86:rdptr_g1p " "Elaborating entity \"a_graycounter_g86\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|AUDIO_DAC_FIFO:audio_dac_fifo_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_g86:rdptr_g1p\"" {  } { { "db/dcfifo_hlj1.tdf" "rdptr_g1p" { Text "D:/dervieux/Projet_VGA_NIOS/db/dcfifo_hlj1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_7fc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_7fc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_7fc " "Found entity 1: a_graycounter_7fc" {  } { { "db/a_graycounter_7fc.tdf" "" { Text "D:/dervieux/Projet_VGA_NIOS/db/a_graycounter_7fc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595574879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595574879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_7fc nios_ps2:inst\|nios_ii:nios_ii_instance\|AUDIO_DAC_FIFO:audio_dac_fifo_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_7fc:wrptr_g1p " "Elaborating entity \"a_graycounter_7fc\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|AUDIO_DAC_FIFO:audio_dac_fifo_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_7fc:wrptr_g1p\"" {  } { { "db/dcfifo_hlj1.tdf" "wrptr_g1p" { Text "D:/dervieux/Projet_VGA_NIOS/db/dcfifo_hlj1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_6fc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_6fc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_6fc " "Found entity 1: a_graycounter_6fc" {  } { { "db/a_graycounter_6fc.tdf" "" { Text "D:/dervieux/Projet_VGA_NIOS/db/a_graycounter_6fc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595574925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595574925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_6fc nios_ps2:inst\|nios_ii:nios_ii_instance\|AUDIO_DAC_FIFO:audio_dac_fifo_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_6fc:wrptr_gp " "Elaborating entity \"a_graycounter_6fc\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|AUDIO_DAC_FIFO:audio_dac_fifo_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_6fc:wrptr_gp\"" {  } { { "db/dcfifo_hlj1.tdf" "wrptr_gp" { Text "D:/dervieux/Projet_VGA_NIOS/db/dcfifo_hlj1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vk81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vk81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vk81 " "Found entity 1: altsyncram_vk81" {  } { { "db/altsyncram_vk81.tdf" "" { Text "D:/dervieux/Projet_VGA_NIOS/db/altsyncram_vk81.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595574988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595574988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vk81 nios_ps2:inst\|nios_ii:nios_ii_instance\|AUDIO_DAC_FIFO:audio_dac_fifo_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|altsyncram_vk81:fifo_ram " "Elaborating entity \"altsyncram_vk81\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|AUDIO_DAC_FIFO:audio_dac_fifo_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|altsyncram_vk81:fifo_ram\"" {  } { { "db/dcfifo_hlj1.tdf" "fifo_ram" { Text "D:/dervieux/Projet_VGA_NIOS/db/dcfifo_hlj1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595574988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_brg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_brg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_brg1 " "Found entity 1: altsyncram_brg1" {  } { { "db/altsyncram_brg1.tdf" "" { Text "D:/dervieux/Projet_VGA_NIOS/db/altsyncram_brg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595575035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595575035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_brg1 nios_ps2:inst\|nios_ii:nios_ii_instance\|AUDIO_DAC_FIFO:audio_dac_fifo_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|altsyncram_vk81:fifo_ram\|altsyncram_brg1:altsyncram14 " "Elaborating entity \"altsyncram_brg1\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|AUDIO_DAC_FIFO:audio_dac_fifo_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|altsyncram_vk81:fifo_ram\|altsyncram_brg1:altsyncram14\"" {  } { { "db/altsyncram_vk81.tdf" "altsyncram14" { Text "D:/dervieux/Projet_VGA_NIOS/db/altsyncram_vk81.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ngh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ngh " "Found entity 1: dffpipe_ngh" {  } { { "db/dffpipe_ngh.tdf" "" { Text "D:/dervieux/Projet_VGA_NIOS/db/dffpipe_ngh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595575050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595575050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ngh nios_ps2:inst\|nios_ii:nios_ii_instance\|AUDIO_DAC_FIFO:audio_dac_fifo_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|dffpipe_ngh:rdaclr " "Elaborating entity \"dffpipe_ngh\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|AUDIO_DAC_FIFO:audio_dac_fifo_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|dffpipe_ngh:rdaclr\"" {  } { { "db/dcfifo_hlj1.tdf" "rdaclr" { Text "D:/dervieux/Projet_VGA_NIOS/db/dcfifo_hlj1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_jcb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jcb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_jcb " "Found entity 1: alt_synch_pipe_jcb" {  } { { "db/alt_synch_pipe_jcb.tdf" "" { Text "D:/dervieux/Projet_VGA_NIOS/db/alt_synch_pipe_jcb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595575066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595575066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_jcb nios_ps2:inst\|nios_ii:nios_ii_instance\|AUDIO_DAC_FIFO:audio_dac_fifo_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|alt_synch_pipe_jcb:rs_dgwp " "Elaborating entity \"alt_synch_pipe_jcb\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|AUDIO_DAC_FIFO:audio_dac_fifo_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|alt_synch_pipe_jcb:rs_dgwp\"" {  } { { "db/dcfifo_hlj1.tdf" "rs_dgwp" { Text "D:/dervieux/Projet_VGA_NIOS/db/dcfifo_hlj1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "D:/dervieux/Projet_VGA_NIOS/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595575081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595575081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 nios_ps2:inst\|nios_ii:nios_ii_instance\|AUDIO_DAC_FIFO:audio_dac_fifo_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|alt_synch_pipe_jcb:rs_dgwp\|dffpipe_hd9:dffpipe17 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|AUDIO_DAC_FIFO:audio_dac_fifo_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|alt_synch_pipe_jcb:rs_dgwp\|dffpipe_hd9:dffpipe17\"" {  } { { "db/alt_synch_pipe_jcb.tdf" "dffpipe17" { Text "D:/dervieux/Projet_VGA_NIOS/db/alt_synch_pipe_jcb.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_nc8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_nc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_nc8 " "Found entity 1: alt_synch_pipe_nc8" {  } { { "db/alt_synch_pipe_nc8.tdf" "" { Text "D:/dervieux/Projet_VGA_NIOS/db/alt_synch_pipe_nc8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595575081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595575081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_nc8 nios_ps2:inst\|nios_ii:nios_ii_instance\|AUDIO_DAC_FIFO:audio_dac_fifo_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|alt_synch_pipe_nc8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_nc8\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|AUDIO_DAC_FIFO:audio_dac_fifo_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|alt_synch_pipe_nc8:ws_dgrp\"" {  } { { "db/dcfifo_hlj1.tdf" "ws_dgrp" { Text "D:/dervieux/Projet_VGA_NIOS/db/dcfifo_hlj1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "D:/dervieux/Projet_VGA_NIOS/db/dffpipe_id9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595575097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595575097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 nios_ps2:inst\|nios_ii:nios_ii_instance\|AUDIO_DAC_FIFO:audio_dac_fifo_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|alt_synch_pipe_nc8:ws_dgrp\|dffpipe_id9:dffpipe20 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|AUDIO_DAC_FIFO:audio_dac_fifo_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|alt_synch_pipe_nc8:ws_dgrp\|dffpipe_id9:dffpipe20\"" {  } { { "db/alt_synch_pipe_nc8.tdf" "dffpipe20" { Text "D:/dervieux/Projet_VGA_NIOS/db/alt_synch_pipe_nc8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_t16.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_t16.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_t16 " "Found entity 1: cmpr_t16" {  } { { "db/cmpr_t16.tdf" "" { Text "D:/dervieux/Projet_VGA_NIOS/db/cmpr_t16.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595575144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595575144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_t16 nios_ps2:inst\|nios_ii:nios_ii_instance\|AUDIO_DAC_FIFO:audio_dac_fifo_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|cmpr_t16:rdempty_eq_comp " "Elaborating entity \"cmpr_t16\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|AUDIO_DAC_FIFO:audio_dac_fifo_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|cmpr_t16:rdempty_eq_comp\"" {  } { { "db/dcfifo_hlj1.tdf" "rdempty_eq_comp" { Text "D:/dervieux/Projet_VGA_NIOS/db/dcfifo_hlj1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_qsys_0_instruction_master_translator nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"nios_ii_nios2_qsys_0_instruction_master_translator\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "NIOS_compiled/synthesis/nios_ii.vhd" "nios2_qsys_0_instruction_master_translator" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii.vhd" 4244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575159 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response nios_ii_nios2_qsys_0_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at nios_ii_nios2_qsys_0_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575159 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid nios_ii_nios2_qsys_0_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at nios_ii_nios2_qsys_0_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575159 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken nios_ii_nios2_qsys_0_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at nios_ii_nios2_qsys_0_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575159 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest nios_ii_nios2_qsys_0_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at nios_ii_nios2_qsys_0_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575159 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_instruction_master_translator.vhd" "nios2_qsys_0_instruction_master_translator" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_qsys_0_data_master_translator nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"nios_ii_nios2_qsys_0_data_master_translator\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "NIOS_compiled/synthesis/nios_ii.vhd" "nios2_qsys_0_data_master_translator" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii.vhd" 4308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575175 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response nios_ii_nios2_qsys_0_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at nios_ii_nios2_qsys_0_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_data_master_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575175 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid nios_ii_nios2_qsys_0_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at nios_ii_nios2_qsys_0_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_data_master_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575175 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken nios_ii_nios2_qsys_0_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at nios_ii_nios2_qsys_0_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_data_master_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575175 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest nios_ii_nios2_qsys_0_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at nios_ii_nios2_qsys_0_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_data_master_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575175 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_data_master_translator.vhd" "nios2_qsys_0_data_master_translator" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_qsys_0_jtag_debug_module_translator nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"nios_ii_nios2_qsys_0_jtag_debug_module_translator\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "NIOS_compiled/synthesis/nios_ii.vhd" "nios2_qsys_0_jtag_debug_module_translator" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii.vhd" 4372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575175 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_ii_nios2_qsys_0_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at nios_ii_nios2_qsys_0_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575191 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_ii_nios2_qsys_0_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at nios_ii_nios2_qsys_0_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575191 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_ii_nios2_qsys_0_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at nios_ii_nios2_qsys_0_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575191 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect nios_ii_nios2_qsys_0_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at nios_ii_nios2_qsys_0_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575191 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_ii_nios2_qsys_0_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at nios_ii_nios2_qsys_0_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575191 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_ii_nios2_qsys_0_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at nios_ii_nios2_qsys_0_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575191 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_ii_nios2_qsys_0_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at nios_ii_nios2_qsys_0_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575191 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_ii_nios2_qsys_0_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at nios_ii_nios2_qsys_0_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575191 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_ii_nios2_qsys_0_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at nios_ii_nios2_qsys_0_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575191 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_ii_nios2_qsys_0_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at nios_ii_nios2_qsys_0_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575191 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_ii_nios2_qsys_0_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at nios_ii_nios2_qsys_0_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575191 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator.vhd" "nios2_qsys_0_jtag_debug_module_translator" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_sram_de2_0_s0_translator nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_sram_de2_0_s0_translator:sram_de2_0_s0_translator " "Elaborating entity \"nios_ii_sram_de2_0_s0_translator\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_sram_de2_0_s0_translator:sram_de2_0_s0_translator\"" {  } { { "NIOS_compiled/synthesis/nios_ii.vhd" "sram_de2_0_s0_translator" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii.vhd" 4440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575191 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_ii_sram_de2_0_s0_translator.vhd(57) " "VHDL Signal Declaration warning at nios_ii_sram_de2_0_s0_translator.vhd(57): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575191 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_sram_de2_0_s0_translator:sram_de2_0_s0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_ii_sram_de2_0_s0_translator.vhd(58) " "VHDL Signal Declaration warning at nios_ii_sram_de2_0_s0_translator.vhd(58): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575191 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_sram_de2_0_s0_translator:sram_de2_0_s0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_ii_sram_de2_0_s0_translator.vhd(59) " "VHDL Signal Declaration warning at nios_ii_sram_de2_0_s0_translator.vhd(59): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575191 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_sram_de2_0_s0_translator:sram_de2_0_s0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect nios_ii_sram_de2_0_s0_translator.vhd(60) " "VHDL Signal Declaration warning at nios_ii_sram_de2_0_s0_translator.vhd(60): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575191 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_sram_de2_0_s0_translator:sram_de2_0_s0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_ii_sram_de2_0_s0_translator.vhd(61) " "VHDL Signal Declaration warning at nios_ii_sram_de2_0_s0_translator.vhd(61): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575191 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_sram_de2_0_s0_translator:sram_de2_0_s0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_ii_sram_de2_0_s0_translator.vhd(62) " "VHDL Signal Declaration warning at nios_ii_sram_de2_0_s0_translator.vhd(62): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575191 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_sram_de2_0_s0_translator:sram_de2_0_s0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_ii_sram_de2_0_s0_translator.vhd(63) " "VHDL Signal Declaration warning at nios_ii_sram_de2_0_s0_translator.vhd(63): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575191 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_sram_de2_0_s0_translator:sram_de2_0_s0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_ii_sram_de2_0_s0_translator.vhd(64) " "VHDL Signal Declaration warning at nios_ii_sram_de2_0_s0_translator.vhd(64): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575191 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_sram_de2_0_s0_translator:sram_de2_0_s0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_ii_sram_de2_0_s0_translator.vhd(68) " "VHDL Signal Declaration warning at nios_ii_sram_de2_0_s0_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575191 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_sram_de2_0_s0_translator:sram_de2_0_s0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_ii_sram_de2_0_s0_translator.vhd(69) " "VHDL Signal Declaration warning at nios_ii_sram_de2_0_s0_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575191 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_sram_de2_0_s0_translator:sram_de2_0_s0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_ii_sram_de2_0_s0_translator.vhd(72) " "VHDL Signal Declaration warning at nios_ii_sram_de2_0_s0_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575191 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_sram_de2_0_s0_translator:sram_de2_0_s0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_ii_sram_de2_0_s0_translator.vhd(74) " "VHDL Signal Declaration warning at nios_ii_sram_de2_0_s0_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575191 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_sram_de2_0_s0_translator:sram_de2_0_s0_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_sram_de2_0_s0_translator:sram_de2_0_s0_translator\|altera_merlin_slave_translator:sram_de2_0_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_sram_de2_0_s0_translator:sram_de2_0_s0_translator\|altera_merlin_slave_translator:sram_de2_0_s0_translator\"" {  } { { "NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator.vhd" "sram_de2_0_s0_translator" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_jtag_uart_0_avalon_jtag_slave_translator nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"nios_ii_jtag_uart_0_avalon_jtag_slave_translator\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "NIOS_compiled/synthesis/nios_ii.vhd" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii.vhd" 4508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575206 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_ii_jtag_uart_0_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at nios_ii_jtag_uart_0_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_jtag_uart_0_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575206 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_ii_jtag_uart_0_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at nios_ii_jtag_uart_0_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_jtag_uart_0_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575206 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_ii_jtag_uart_0_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at nios_ii_jtag_uart_0_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_jtag_uart_0_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575206 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios_ii_jtag_uart_0_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at nios_ii_jtag_uart_0_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_jtag_uart_0_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575206 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_ii_jtag_uart_0_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at nios_ii_jtag_uart_0_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_jtag_uart_0_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575206 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_ii_jtag_uart_0_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at nios_ii_jtag_uart_0_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_jtag_uart_0_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575206 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_ii_jtag_uart_0_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at nios_ii_jtag_uart_0_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_jtag_uart_0_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575206 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_ii_jtag_uart_0_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at nios_ii_jtag_uart_0_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_jtag_uart_0_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575206 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_ii_jtag_uart_0_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at nios_ii_jtag_uart_0_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_jtag_uart_0_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575206 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_ii_jtag_uart_0_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at nios_ii_jtag_uart_0_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_jtag_uart_0_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575206 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_ii_jtag_uart_0_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at nios_ii_jtag_uart_0_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_jtag_uart_0_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575206 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_ii_jtag_uart_0_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at nios_ii_jtag_uart_0_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_jtag_uart_0_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575206 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "NIOS_compiled/synthesis/nios_ii_jtag_uart_0_avalon_jtag_slave_translator.vhd" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_jtag_uart_0_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_audio_sos_s1_translator nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_audio_sos_s1_translator:audio_sos_s1_translator " "Elaborating entity \"nios_ii_audio_sos_s1_translator\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_audio_sos_s1_translator:audio_sos_s1_translator\"" {  } { { "NIOS_compiled/synthesis/nios_ii.vhd" "audio_sos_s1_translator" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii.vhd" 4576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575206 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_ii_audio_sos_s1_translator.vhd(56) " "VHDL Signal Declaration warning at nios_ii_audio_sos_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_audio_sos_s1_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_audio_sos_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575206 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_audio_sos_s1_translator:audio_sos_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_ii_audio_sos_s1_translator.vhd(57) " "VHDL Signal Declaration warning at nios_ii_audio_sos_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_audio_sos_s1_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_audio_sos_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575222 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_audio_sos_s1_translator:audio_sos_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_ii_audio_sos_s1_translator.vhd(58) " "VHDL Signal Declaration warning at nios_ii_audio_sos_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_audio_sos_s1_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_audio_sos_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575222 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_audio_sos_s1_translator:audio_sos_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios_ii_audio_sos_s1_translator.vhd(59) " "VHDL Signal Declaration warning at nios_ii_audio_sos_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_audio_sos_s1_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_audio_sos_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575222 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_audio_sos_s1_translator:audio_sos_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_ii_audio_sos_s1_translator.vhd(60) " "VHDL Signal Declaration warning at nios_ii_audio_sos_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_audio_sos_s1_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_audio_sos_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575222 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_audio_sos_s1_translator:audio_sos_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_ii_audio_sos_s1_translator.vhd(61) " "VHDL Signal Declaration warning at nios_ii_audio_sos_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_audio_sos_s1_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_audio_sos_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575222 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_audio_sos_s1_translator:audio_sos_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_ii_audio_sos_s1_translator.vhd(62) " "VHDL Signal Declaration warning at nios_ii_audio_sos_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_audio_sos_s1_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_audio_sos_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575222 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_audio_sos_s1_translator:audio_sos_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_ii_audio_sos_s1_translator.vhd(63) " "VHDL Signal Declaration warning at nios_ii_audio_sos_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_audio_sos_s1_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_audio_sos_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575222 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_audio_sos_s1_translator:audio_sos_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read nios_ii_audio_sos_s1_translator.vhd(64) " "VHDL Signal Declaration warning at nios_ii_audio_sos_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_audio_sos_s1_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_audio_sos_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575222 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_audio_sos_s1_translator:audio_sos_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_ii_audio_sos_s1_translator.vhd(68) " "VHDL Signal Declaration warning at nios_ii_audio_sos_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_audio_sos_s1_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_audio_sos_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575222 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_audio_sos_s1_translator:audio_sos_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_ii_audio_sos_s1_translator.vhd(69) " "VHDL Signal Declaration warning at nios_ii_audio_sos_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_audio_sos_s1_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_audio_sos_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575222 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_audio_sos_s1_translator:audio_sos_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_ii_audio_sos_s1_translator.vhd(72) " "VHDL Signal Declaration warning at nios_ii_audio_sos_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_audio_sos_s1_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_audio_sos_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575222 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_audio_sos_s1_translator:audio_sos_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_ii_audio_sos_s1_translator.vhd(74) " "VHDL Signal Declaration warning at nios_ii_audio_sos_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_audio_sos_s1_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_audio_sos_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575222 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_audio_sos_s1_translator:audio_sos_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_audio_sos_s1_translator:audio_sos_s1_translator\|altera_merlin_slave_translator:audio_sos_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_audio_sos_s1_translator:audio_sos_s1_translator\|altera_merlin_slave_translator:audio_sos_s1_translator\"" {  } { { "NIOS_compiled/synthesis/nios_ii_audio_sos_s1_translator.vhd" "audio_sos_s1_translator" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_audio_sos_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_timer_0_s1_translator nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_timer_0_s1_translator:timer_0_s1_translator " "Elaborating entity \"nios_ii_timer_0_s1_translator\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_timer_0_s1_translator:timer_0_s1_translator\"" {  } { { "NIOS_compiled/synthesis/nios_ii.vhd" "timer_0_s1_translator" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii.vhd" 5256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575284 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_ii_timer_0_s1_translator.vhd(56) " "VHDL Signal Declaration warning at nios_ii_timer_0_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_timer_0_s1_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_timer_0_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575284 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_ii_timer_0_s1_translator.vhd(57) " "VHDL Signal Declaration warning at nios_ii_timer_0_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_timer_0_s1_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_timer_0_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575284 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_ii_timer_0_s1_translator.vhd(58) " "VHDL Signal Declaration warning at nios_ii_timer_0_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_timer_0_s1_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_timer_0_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575284 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios_ii_timer_0_s1_translator.vhd(59) " "VHDL Signal Declaration warning at nios_ii_timer_0_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_timer_0_s1_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_timer_0_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575284 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_ii_timer_0_s1_translator.vhd(60) " "VHDL Signal Declaration warning at nios_ii_timer_0_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_timer_0_s1_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_timer_0_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575284 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_ii_timer_0_s1_translator.vhd(61) " "VHDL Signal Declaration warning at nios_ii_timer_0_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_timer_0_s1_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_timer_0_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575284 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_ii_timer_0_s1_translator.vhd(62) " "VHDL Signal Declaration warning at nios_ii_timer_0_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_timer_0_s1_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_timer_0_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575284 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_ii_timer_0_s1_translator.vhd(63) " "VHDL Signal Declaration warning at nios_ii_timer_0_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_timer_0_s1_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_timer_0_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575284 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read nios_ii_timer_0_s1_translator.vhd(64) " "VHDL Signal Declaration warning at nios_ii_timer_0_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_timer_0_s1_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_timer_0_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575284 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_ii_timer_0_s1_translator.vhd(68) " "VHDL Signal Declaration warning at nios_ii_timer_0_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_timer_0_s1_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_timer_0_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575284 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_ii_timer_0_s1_translator.vhd(69) " "VHDL Signal Declaration warning at nios_ii_timer_0_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_timer_0_s1_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_timer_0_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575284 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_ii_timer_0_s1_translator.vhd(72) " "VHDL Signal Declaration warning at nios_ii_timer_0_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_timer_0_s1_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_timer_0_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575284 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_ii_timer_0_s1_translator.vhd(74) " "VHDL Signal Declaration warning at nios_ii_timer_0_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_timer_0_s1_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_timer_0_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575284 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_timer_0_s1_translator:timer_0_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_timer_0_s1_translator:timer_0_s1_translator\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_timer_0_s1_translator:timer_0_s1_translator\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "NIOS_compiled/synthesis/nios_ii_timer_0_s1_translator.vhd" "timer_0_s1_translator" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_timer_0_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_in_bus_s1_translator nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_in_bus_s1_translator:in_bus_s1_translator " "Elaborating entity \"nios_ii_in_bus_s1_translator\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_in_bus_s1_translator:in_bus_s1_translator\"" {  } { { "NIOS_compiled/synthesis/nios_ii.vhd" "in_bus_s1_translator" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii.vhd" 5596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575315 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_ii_in_bus_s1_translator.vhd(53) " "VHDL Signal Declaration warning at nios_ii_in_bus_s1_translator.vhd(53): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_in_bus_s1_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_in_bus_s1_translator.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575315 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_in_bus_s1_translator:in_bus_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_ii_in_bus_s1_translator.vhd(54) " "VHDL Signal Declaration warning at nios_ii_in_bus_s1_translator.vhd(54): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_in_bus_s1_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_in_bus_s1_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575315 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_in_bus_s1_translator:in_bus_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_ii_in_bus_s1_translator.vhd(55) " "VHDL Signal Declaration warning at nios_ii_in_bus_s1_translator.vhd(55): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_in_bus_s1_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_in_bus_s1_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575315 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_in_bus_s1_translator:in_bus_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios_ii_in_bus_s1_translator.vhd(56) " "VHDL Signal Declaration warning at nios_ii_in_bus_s1_translator.vhd(56): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_in_bus_s1_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_in_bus_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575315 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_in_bus_s1_translator:in_bus_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect nios_ii_in_bus_s1_translator.vhd(57) " "VHDL Signal Declaration warning at nios_ii_in_bus_s1_translator.vhd(57): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_in_bus_s1_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_in_bus_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575315 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_in_bus_s1_translator:in_bus_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_ii_in_bus_s1_translator.vhd(58) " "VHDL Signal Declaration warning at nios_ii_in_bus_s1_translator.vhd(58): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_in_bus_s1_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_in_bus_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575315 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_in_bus_s1_translator:in_bus_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_ii_in_bus_s1_translator.vhd(59) " "VHDL Signal Declaration warning at nios_ii_in_bus_s1_translator.vhd(59): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_in_bus_s1_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_in_bus_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575315 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_in_bus_s1_translator:in_bus_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_ii_in_bus_s1_translator.vhd(60) " "VHDL Signal Declaration warning at nios_ii_in_bus_s1_translator.vhd(60): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_in_bus_s1_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_in_bus_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575315 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_in_bus_s1_translator:in_bus_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_ii_in_bus_s1_translator.vhd(61) " "VHDL Signal Declaration warning at nios_ii_in_bus_s1_translator.vhd(61): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_in_bus_s1_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_in_bus_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575315 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_in_bus_s1_translator:in_bus_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read nios_ii_in_bus_s1_translator.vhd(62) " "VHDL Signal Declaration warning at nios_ii_in_bus_s1_translator.vhd(62): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_in_bus_s1_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_in_bus_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575315 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_in_bus_s1_translator:in_bus_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_write nios_ii_in_bus_s1_translator.vhd(66) " "VHDL Signal Declaration warning at nios_ii_in_bus_s1_translator.vhd(66): used implicit default value for signal \"av_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_in_bus_s1_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_in_bus_s1_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575315 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_in_bus_s1_translator:in_bus_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_ii_in_bus_s1_translator.vhd(67) " "VHDL Signal Declaration warning at nios_ii_in_bus_s1_translator.vhd(67): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_in_bus_s1_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_in_bus_s1_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575315 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_in_bus_s1_translator:in_bus_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writedata nios_ii_in_bus_s1_translator.vhd(68) " "VHDL Signal Declaration warning at nios_ii_in_bus_s1_translator.vhd(68): used implicit default value for signal \"av_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_in_bus_s1_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_in_bus_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575315 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_in_bus_s1_translator:in_bus_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_ii_in_bus_s1_translator.vhd(69) " "VHDL Signal Declaration warning at nios_ii_in_bus_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_in_bus_s1_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_in_bus_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575315 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_in_bus_s1_translator:in_bus_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_ii_in_bus_s1_translator.vhd(72) " "VHDL Signal Declaration warning at nios_ii_in_bus_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_in_bus_s1_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_in_bus_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575315 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_in_bus_s1_translator:in_bus_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_ii_in_bus_s1_translator.vhd(74) " "VHDL Signal Declaration warning at nios_ii_in_bus_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_in_bus_s1_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_in_bus_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575331 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_in_bus_s1_translator:in_bus_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_audio_dac_fifo_0_s0_translator nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_audio_dac_fifo_0_s0_translator:audio_dac_fifo_0_s0_translator " "Elaborating entity \"nios_ii_audio_dac_fifo_0_s0_translator\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_audio_dac_fifo_0_s0_translator:audio_dac_fifo_0_s0_translator\"" {  } { { "NIOS_compiled/synthesis/nios_ii.vhd" "audio_dac_fifo_0_s0_translator" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii.vhd" 5800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575347 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_address nios_ii_audio_dac_fifo_0_s0_translator.vhd(55) " "VHDL Signal Declaration warning at nios_ii_audio_dac_fifo_0_s0_translator.vhd(55): used implicit default value for signal \"av_address\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_audio_dac_fifo_0_s0_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_audio_dac_fifo_0_s0_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575347 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_audio_dac_fifo_0_s0_translator:audio_dac_fifo_0_s0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_ii_audio_dac_fifo_0_s0_translator.vhd(56) " "VHDL Signal Declaration warning at nios_ii_audio_dac_fifo_0_s0_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_audio_dac_fifo_0_s0_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_audio_dac_fifo_0_s0_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575347 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_audio_dac_fifo_0_s0_translator:audio_dac_fifo_0_s0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_ii_audio_dac_fifo_0_s0_translator.vhd(57) " "VHDL Signal Declaration warning at nios_ii_audio_dac_fifo_0_s0_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_audio_dac_fifo_0_s0_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_audio_dac_fifo_0_s0_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575347 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_audio_dac_fifo_0_s0_translator:audio_dac_fifo_0_s0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_ii_audio_dac_fifo_0_s0_translator.vhd(58) " "VHDL Signal Declaration warning at nios_ii_audio_dac_fifo_0_s0_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_audio_dac_fifo_0_s0_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_audio_dac_fifo_0_s0_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575347 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_audio_dac_fifo_0_s0_translator:audio_dac_fifo_0_s0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios_ii_audio_dac_fifo_0_s0_translator.vhd(59) " "VHDL Signal Declaration warning at nios_ii_audio_dac_fifo_0_s0_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_audio_dac_fifo_0_s0_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_audio_dac_fifo_0_s0_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575347 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_audio_dac_fifo_0_s0_translator:audio_dac_fifo_0_s0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect nios_ii_audio_dac_fifo_0_s0_translator.vhd(60) " "VHDL Signal Declaration warning at nios_ii_audio_dac_fifo_0_s0_translator.vhd(60): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_audio_dac_fifo_0_s0_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_audio_dac_fifo_0_s0_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575347 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_audio_dac_fifo_0_s0_translator:audio_dac_fifo_0_s0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_ii_audio_dac_fifo_0_s0_translator.vhd(61) " "VHDL Signal Declaration warning at nios_ii_audio_dac_fifo_0_s0_translator.vhd(61): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_audio_dac_fifo_0_s0_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_audio_dac_fifo_0_s0_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575347 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_audio_dac_fifo_0_s0_translator:audio_dac_fifo_0_s0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_ii_audio_dac_fifo_0_s0_translator.vhd(62) " "VHDL Signal Declaration warning at nios_ii_audio_dac_fifo_0_s0_translator.vhd(62): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_audio_dac_fifo_0_s0_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_audio_dac_fifo_0_s0_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575347 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_audio_dac_fifo_0_s0_translator:audio_dac_fifo_0_s0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_ii_audio_dac_fifo_0_s0_translator.vhd(63) " "VHDL Signal Declaration warning at nios_ii_audio_dac_fifo_0_s0_translator.vhd(63): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_audio_dac_fifo_0_s0_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_audio_dac_fifo_0_s0_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575347 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_audio_dac_fifo_0_s0_translator:audio_dac_fifo_0_s0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_ii_audio_dac_fifo_0_s0_translator.vhd(64) " "VHDL Signal Declaration warning at nios_ii_audio_dac_fifo_0_s0_translator.vhd(64): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_audio_dac_fifo_0_s0_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_audio_dac_fifo_0_s0_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575347 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_audio_dac_fifo_0_s0_translator:audio_dac_fifo_0_s0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_ii_audio_dac_fifo_0_s0_translator.vhd(68) " "VHDL Signal Declaration warning at nios_ii_audio_dac_fifo_0_s0_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_audio_dac_fifo_0_s0_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_audio_dac_fifo_0_s0_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575347 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_audio_dac_fifo_0_s0_translator:audio_dac_fifo_0_s0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_ii_audio_dac_fifo_0_s0_translator.vhd(69) " "VHDL Signal Declaration warning at nios_ii_audio_dac_fifo_0_s0_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_audio_dac_fifo_0_s0_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_audio_dac_fifo_0_s0_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575347 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_audio_dac_fifo_0_s0_translator:audio_dac_fifo_0_s0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_ii_audio_dac_fifo_0_s0_translator.vhd(72) " "VHDL Signal Declaration warning at nios_ii_audio_dac_fifo_0_s0_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_audio_dac_fifo_0_s0_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_audio_dac_fifo_0_s0_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575347 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_audio_dac_fifo_0_s0_translator:audio_dac_fifo_0_s0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_ii_audio_dac_fifo_0_s0_translator.vhd(74) " "VHDL Signal Declaration warning at nios_ii_audio_dac_fifo_0_s0_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_audio_dac_fifo_0_s0_translator.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_audio_dac_fifo_0_s0_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575347 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_audio_dac_fifo_0_s0_translator:audio_dac_fifo_0_s0_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_audio_dac_fifo_0_s0_translator:audio_dac_fifo_0_s0_translator\|altera_merlin_slave_translator:audio_dac_fifo_0_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_audio_dac_fifo_0_s0_translator:audio_dac_fifo_0_s0_translator\|altera_merlin_slave_translator:audio_dac_fifo_0_s0_translator\"" {  } { { "NIOS_compiled/synthesis/nios_ii_audio_dac_fifo_0_s0_translator.vhd" "audio_dac_fifo_0_s0_translator" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_audio_dac_fifo_0_s0_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_ps2:inst\|nios_ii:nios_ii_instance\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "NIOS_compiled/synthesis/nios_ii.vhd" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii.vhd" 5936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_ps2:inst\|nios_ii:nios_ii_instance\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "NIOS_compiled/synthesis/nios_ii.vhd" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii.vhd" 6018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "NIOS_compiled/synthesis/nios_ii.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii.vhd" 6100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575378 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575378 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "NIOS_compiled/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "NIOS_compiled/synthesis/nios_ii.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii.vhd" 6183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575394 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575394 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575394 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575394 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575394 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575394 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575394 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent:sram_de2_0_s0_translator_avalon_universal_slave_0_agent " "Elaborating entity \"nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent:sram_de2_0_s0_translator_avalon_universal_slave_0_agent\"" {  } { { "NIOS_compiled/synthesis/nios_ii.vhd" "sram_de2_0_s0_translator_avalon_universal_slave_0_agent" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii.vhd" 6226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575394 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575394 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent:sram_de2_0_s0_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent:sram_de2_0_s0_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sram_de2_0_s0_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent:sram_de2_0_s0_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sram_de2_0_s0_translator_avalon_universal_slave_0_agent\"" {  } { { "NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent.vhd" "sram_de2_0_s0_translator_avalon_universal_slave_0_agent" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent:sram_de2_0_s0_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sram_de2_0_s0_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent:sram_de2_0_s0_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sram_de2_0_s0_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "NIOS_compiled/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "NIOS_compiled/synthesis/nios_ii.vhd" "sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii.vhd" 6309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575409 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575409 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575409 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575409 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575409 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575409 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510595575409 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_addr_router nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_addr_router:addr_router " "Elaborating entity \"nios_ii_addr_router\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_addr_router:addr_router\"" {  } { { "NIOS_compiled/synthesis/nios_ii.vhd" "addr_router" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii.vhd" 8998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_addr_router_default_decode nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_addr_router:addr_router\|nios_ii_addr_router_default_decode:the_default_decode " "Elaborating entity \"nios_ii_addr_router_default_decode\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_addr_router:addr_router\|nios_ii_addr_router_default_decode:the_default_decode\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_addr_router.sv" "the_default_decode" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_addr_router.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_addr_router_001 nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_addr_router_001:addr_router_001 " "Elaborating entity \"nios_ii_addr_router_001\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_addr_router_001:addr_router_001\"" {  } { { "NIOS_compiled/synthesis/nios_ii.vhd" "addr_router_001" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii.vhd" 9015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_addr_router_001_default_decode nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_addr_router_001:addr_router_001\|nios_ii_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_ii_addr_router_001_default_decode\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_addr_router_001:addr_router_001\|nios_ii_addr_router_001_default_decode:the_default_decode\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_addr_router_001.sv" "the_default_decode" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_addr_router_001.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_id_router nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_id_router:id_router " "Elaborating entity \"nios_ii_id_router\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_id_router:id_router\"" {  } { { "NIOS_compiled/synthesis/nios_ii.vhd" "id_router" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii.vhd" 9032 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_id_router_default_decode nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_id_router:id_router\|nios_ii_id_router_default_decode:the_default_decode " "Elaborating entity \"nios_ii_id_router_default_decode\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_id_router:id_router\|nios_ii_id_router_default_decode:the_default_decode\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_id_router.sv" "the_default_decode" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_id_router_001 nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_id_router_001:id_router_001 " "Elaborating entity \"nios_ii_id_router_001\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_id_router_001:id_router_001\"" {  } { { "NIOS_compiled/synthesis/nios_ii.vhd" "id_router_001" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii.vhd" 9049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_id_router_001_default_decode nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_id_router_001:id_router_001\|nios_ii_id_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_ii_id_router_001_default_decode\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_id_router_001:id_router_001\|nios_ii_id_router_001_default_decode:the_default_decode\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_id_router_001.sv" "the_default_decode" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_id_router_001.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_id_router_020 nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_id_router_020:id_router_020 " "Elaborating entity \"nios_ii_id_router_020\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_id_router_020:id_router_020\"" {  } { { "NIOS_compiled/synthesis/nios_ii.vhd" "id_router_020" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii.vhd" 9372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_id_router_020_default_decode nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_id_router_020:id_router_020\|nios_ii_id_router_020_default_decode:the_default_decode " "Elaborating entity \"nios_ii_id_router_020_default_decode\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_id_router_020:id_router_020\|nios_ii_id_router_020_default_decode:the_default_decode\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_id_router_020.sv" "the_default_decode" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_id_router_020.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_id_router_021 nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_id_router_021:id_router_021 " "Elaborating entity \"nios_ii_id_router_021\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_id_router_021:id_router_021\"" {  } { { "NIOS_compiled/synthesis/nios_ii.vhd" "id_router_021" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii.vhd" 9389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_id_router_021_default_decode nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_id_router_021:id_router_021\|nios_ii_id_router_021_default_decode:the_default_decode " "Elaborating entity \"nios_ii_id_router_021_default_decode\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_id_router_021:id_router_021\|nios_ii_id_router_021_default_decode:the_default_decode\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_id_router_021.sv" "the_default_decode" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_id_router_021.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios_ps2:inst\|nios_ii:nios_ii_instance\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|altera_merlin_traffic_limiter:limiter\"" {  } { { "NIOS_compiled/synthesis/nios_ii.vhd" "limiter" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii.vhd" 9423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter nios_ps2:inst\|nios_ii:nios_ii_instance\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "NIOS_compiled/synthesis/nios_ii.vhd" "burst_adapter" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii.vhd" 9517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only nios_ps2:inst\|nios_ii:nios_ii_instance\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "NIOS_compiled/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter nios_ps2:inst\|nios_ii:nios_ii_instance\|altera_merlin_burst_adapter:burst_adapter_001 " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|altera_merlin_burst_adapter:burst_adapter_001\"" {  } { { "NIOS_compiled/synthesis/nios_ii.vhd" "burst_adapter_001" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii.vhd" 9567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_ps2:inst\|nios_ii:nios_ii_instance\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|altera_reset_controller:rst_controller\"" {  } { { "NIOS_compiled/synthesis/nios_ii.vhd" "rst_controller" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii.vhd" 9617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_ps2:inst\|nios_ii:nios_ii_instance\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "NIOS_compiled/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/altera_reset_controller.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_cmd_xbar_demux nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"nios_ii_cmd_xbar_demux\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "NIOS_compiled/synthesis/nios_ii.vhd" "cmd_xbar_demux" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii.vhd" 9644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_cmd_xbar_demux_001 nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"nios_ii_cmd_xbar_demux_001\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "NIOS_compiled/synthesis/nios_ii.vhd" "cmd_xbar_demux_001" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii.vhd" 9776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_cmd_xbar_mux nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"nios_ii_cmd_xbar_mux\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "NIOS_compiled/synthesis/nios_ii.vhd" "cmd_xbar_mux" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii.vhd" 9926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_cmd_xbar_mux.sv" "arb" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NIOS_compiled/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595575924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_rsp_xbar_demux nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"nios_ii_rsp_xbar_demux\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "NIOS_compiled/synthesis/nios_ii.vhd" "rsp_xbar_demux" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii.vhd" 10406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_rsp_xbar_demux_020 nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_rsp_xbar_demux_020:rsp_xbar_demux_020 " "Elaborating entity \"nios_ii_rsp_xbar_demux_020\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_rsp_xbar_demux_020:rsp_xbar_demux_020\"" {  } { { "NIOS_compiled/synthesis/nios_ii.vhd" "rsp_xbar_demux_020" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii.vhd" 10886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_rsp_xbar_mux nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"nios_ii_rsp_xbar_mux\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "NIOS_compiled/synthesis/nios_ii.vhd" "rsp_xbar_mux" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii.vhd" 10940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_rsp_xbar_mux.sv" "arb" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_rsp_xbar_mux.sv" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NIOS_compiled/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_rsp_xbar_mux_001 nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"nios_ii_rsp_xbar_mux_001\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "NIOS_compiled/synthesis/nios_ii.vhd" "rsp_xbar_mux_001" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii.vhd" 11072 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_rsp_xbar_mux_001.sv" "arb" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_rsp_xbar_mux_001.sv" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NIOS_compiled/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_width_adapter nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_width_adapter:width_adapter " "Elaborating entity \"nios_ii_width_adapter\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_width_adapter:width_adapter\"" {  } { { "NIOS_compiled/synthesis/nios_ii.vhd" "width_adapter" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii.vhd" 11222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter\"" {  } { { "NIOS_compiled/synthesis/nios_ii_width_adapter.vhd" "width_adapter" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_width_adapter.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_width_adapter_001 nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_width_adapter_001:width_adapter_001 " "Elaborating entity \"nios_ii_width_adapter_001\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_width_adapter_001:width_adapter_001\"" {  } { { "NIOS_compiled/synthesis/nios_ii.vhd" "width_adapter_001" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii.vhd" 11282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_width_adapter_001:width_adapter_001\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_width_adapter_001:width_adapter_001\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "NIOS_compiled/synthesis/nios_ii_width_adapter_001.vhd" "width_adapter_001" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_width_adapter_001.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576174 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "NIOS_compiled/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1510595576174 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(715) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(715): object \"aligned_addr\" assigned a value but never read" {  } { { "NIOS_compiled/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/altera_merlin_width_adapter.sv" 715 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1510595576174 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(716) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(716): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "NIOS_compiled/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/altera_merlin_width_adapter.sv" 716 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1510595576174 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "NIOS_compiled/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1510595576174 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_ii_irq_mapper nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_irq_mapper:irq_mapper " "Elaborating entity \"nios_ii_irq_mapper\" for hierarchy \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_irq_mapper:irq_mapper\"" {  } { { "NIOS_compiled/synthesis/nios_ii.vhd" "irq_mapper" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii.vhd" 11462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_100 pll_100:inst8 " "Elaborating entity \"pll_100\" for hierarchy \"pll_100:inst8\"" {  } { { "main.bdf" "inst8" { Schematic "D:/dervieux/Projet_VGA_NIOS/main.bdf" { { 128 280 520 280 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_100:inst8\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_100:inst8\|altpll:altpll_component\"" {  } { { "pll_100.vhd" "altpll_component" { Text "D:/dervieux/Projet_VGA_NIOS/pll_100.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576205 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_100:inst8\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_100:inst8\|altpll:altpll_component\"" {  } { { "pll_100.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/pll_100.vhd" 130 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510595576205 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_100:inst8\|altpll:altpll_component " "Instantiated megafunction \"pll_100:inst8\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_100 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576205 ""}  } { { "pll_100.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/pll_100.vhd" 130 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1510595576205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_4 sequencer_4:inst23 " "Elaborating entity \"sequencer_4\" for hierarchy \"sequencer_4:inst23\"" {  } { { "main.bdf" "inst23" { Schematic "D:/dervieux/Projet_VGA_NIOS/main.bdf" { { 952 544 776 1112 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer sequencer_4:inst23\|sequencer:inst1 " "Elaborating entity \"sequencer\" for hierarchy \"sequencer_4:inst23\|sequencer:inst1\"" {  } { { "sequencer_4.bdf" "inst1" { Schematic "D:/dervieux/Projet_VGA_NIOS/sequencer_4.bdf" { { -48 320 496 64 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bpm_clock bpm_clock:inst6 " "Elaborating entity \"bpm_clock\" for hierarchy \"bpm_clock:inst6\"" {  } { { "main.bdf" "inst6" { Schematic "D:/dervieux/Projet_VGA_NIOS/main.bdf" { { 1000 24 280 1112 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bpm bpm:inst9 " "Elaborating entity \"bpm\" for hierarchy \"bpm:inst9\"" {  } { { "main.bdf" "inst9" { Schematic "D:/dervieux/Projet_VGA_NIOS/main.bdf" { { 1080 -120 -8 1128 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant bpm:inst9\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"bpm:inst9\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "bpm.vhd" "LPM_CONSTANT_component" { Text "D:/dervieux/Projet_VGA_NIOS/bpm.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576267 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bpm:inst9\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"bpm:inst9\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "bpm.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/bpm.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510595576267 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bpm:inst9\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"bpm:inst9\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 130 " "Parameter \"lpm_cvalue\" = \"130\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576267 ""}  } { { "bpm.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/bpm.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1510595576267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_speed clock_speed:inst10 " "Elaborating entity \"clock_speed\" for hierarchy \"clock_speed:inst10\"" {  } { { "main.bdf" "inst10" { Schematic "D:/dervieux/Projet_VGA_NIOS/main.bdf" { { 1024 -120 -8 1072 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant clock_speed:inst10\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"clock_speed:inst10\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "clock_speed.vhd" "LPM_CONSTANT_component" { Text "D:/dervieux/Projet_VGA_NIOS/clock_speed.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576283 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_speed:inst10\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"clock_speed:inst10\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "clock_speed.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/clock_speed.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510595576283 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_speed:inst10\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"clock_speed:inst10\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 50000000 " "Parameter \"lpm_cvalue\" = \"50000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 27 " "Parameter \"lpm_width\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576283 ""}  } { { "clock_speed.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/clock_speed.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1510595576283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rvb rvb:inst3 " "Elaborating entity \"rvb\" for hierarchy \"rvb:inst3\"" {  } { { "main.bdf" "inst3" { Schematic "D:/dervieux/Projet_VGA_NIOS/main.bdf" { { 728 744 936 840 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_mem ctrl_mem:inst1 " "Elaborating entity \"ctrl_mem\" for hierarchy \"ctrl_mem:inst1\"" {  } { { "main.bdf" "inst1" { Schematic "D:/dervieux/Projet_VGA_NIOS/main.bdf" { { 320 216 424 464 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576298 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_col ctrl_mem.vhd(67) " "VHDL Process Statement warning at ctrl_mem.vhd(67): signal \"add_col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl_mem.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/ctrl_mem.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510595576298 "|main|ctrl_mem:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_lig ctrl_mem.vhd(68) " "VHDL Process Statement warning at ctrl_mem.vhd(68): signal \"add_lig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl_mem.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/ctrl_mem.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510595576298 "|main|ctrl_mem:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "double_ram ctrl_mem:inst1\|double_ram:b2v_inst12 " "Elaborating entity \"double_ram\" for hierarchy \"ctrl_mem:inst1\|double_ram:b2v_inst12\"" {  } { { "ctrl_mem.vhd" "b2v_inst12" { Text "D:/dervieux/Projet_VGA_NIOS/ctrl_mem.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ctrl_mem:inst1\|double_ram:b2v_inst12\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ctrl_mem:inst1\|double_ram:b2v_inst12\|altsyncram:altsyncram_component\"" {  } { { "double_ram.vhd" "altsyncram_component" { Text "D:/dervieux/Projet_VGA_NIOS/double_ram.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576314 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ctrl_mem:inst1\|double_ram:b2v_inst12\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ctrl_mem:inst1\|double_ram:b2v_inst12\|altsyncram:altsyncram_component\"" {  } { { "double_ram.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/double_ram.vhd" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510595576314 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctrl_mem:inst1\|double_ram:b2v_inst12\|altsyncram:altsyncram_component " "Instantiated megafunction \"ctrl_mem:inst1\|double_ram:b2v_inst12\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 131071 " "Parameter \"numwords_a\" = \"131071\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 131071 " "Parameter \"numwords_b\" = \"131071\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 17 " "Parameter \"widthad_b\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576314 ""}  } { { "double_ram.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/double_ram.vhd" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1510595576314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_slo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_slo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_slo1 " "Found entity 1: altsyncram_slo1" {  } { { "db/altsyncram_slo1.tdf" "" { Text "D:/dervieux/Projet_VGA_NIOS/db/altsyncram_slo1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595576376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595576376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_slo1 ctrl_mem:inst1\|double_ram:b2v_inst12\|altsyncram:altsyncram_component\|altsyncram_slo1:auto_generated " "Elaborating entity \"altsyncram_slo1\" for hierarchy \"ctrl_mem:inst1\|double_ram:b2v_inst12\|altsyncram:altsyncram_component\|altsyncram_slo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_opa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_opa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_opa " "Found entity 1: decode_opa" {  } { { "db/decode_opa.tdf" "" { Text "D:/dervieux/Projet_VGA_NIOS/db/decode_opa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595576439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595576439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_opa ctrl_mem:inst1\|double_ram:b2v_inst12\|altsyncram:altsyncram_component\|altsyncram_slo1:auto_generated\|decode_opa:decode2 " "Elaborating entity \"decode_opa\" for hierarchy \"ctrl_mem:inst1\|double_ram:b2v_inst12\|altsyncram:altsyncram_component\|altsyncram_slo1:auto_generated\|decode_opa:decode2\"" {  } { { "db/altsyncram_slo1.tdf" "decode2" { Text "D:/dervieux/Projet_VGA_NIOS/db/altsyncram_slo1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2kb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2kb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2kb " "Found entity 1: mux_2kb" {  } { { "db/mux_2kb.tdf" "" { Text "D:/dervieux/Projet_VGA_NIOS/db/mux_2kb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595576501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595576501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2kb ctrl_mem:inst1\|double_ram:b2v_inst12\|altsyncram:altsyncram_component\|altsyncram_slo1:auto_generated\|mux_2kb:mux3 " "Elaborating entity \"mux_2kb\" for hierarchy \"ctrl_mem:inst1\|double_ram:b2v_inst12\|altsyncram:altsyncram_component\|altsyncram_slo1:auto_generated\|mux_2kb:mux3\"" {  } { { "db/altsyncram_slo1.tdf" "mux3" { Text "D:/dervieux/Projet_VGA_NIOS/db/altsyncram_slo1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_8k clock_8k:inst5 " "Elaborating entity \"clock_8k\" for hierarchy \"clock_8k:inst5\"" {  } { { "main.bdf" "inst5" { Schematic "D:/dervieux/Projet_VGA_NIOS/main.bdf" { { 760 -264 -96 840 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595576517 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578670 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578670 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578670 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578670 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578670 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578670 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578685 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578685 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578685 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578685 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578685 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_sram_de2_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578685 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578701 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578701 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578701 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578701 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578701 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578701 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578701 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578701 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578701 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578701 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578701 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578717 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578717 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578717 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578717 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578717 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578717 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578717 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578732 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578732 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578732 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578732 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578732 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578732 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578748 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578748 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578748 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578748 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578748 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578748 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578748 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578748 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578748 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578748 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578763 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578763 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578763 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578763 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578763 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578763 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578763 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578763 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578779 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578779 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578779 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578779 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578779 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578779 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578795 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578795 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578795 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578795 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578795 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578795 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578795 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578795 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578795 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578795 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578795 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578795 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578810 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578810 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578810 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578810 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578810 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578810 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578826 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578826 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578826 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578826 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578826 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578826 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578841 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578841 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578841 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578841 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578841 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578841 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578841 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578841 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578841 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578841 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578841 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578841 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578857 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578857 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578857 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578857 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578857 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578857 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578873 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578873 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578873 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578873 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578873 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578873 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578888 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578888 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578888 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578888 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578888 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578888 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578888 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578888 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578888 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578888 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578888 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578888 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578904 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578904 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578904 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578904 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578904 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/nios_ii_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1510595578904 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_nios_ii_nios2_qsys_0_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_nios_ii_nios2_qsys_0_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "the_nios_ii_nios2_qsys_0_nios2_oci_itrace" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 3509 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1510595579029 "|main|nios_ps2:inst|nios_ii:nios_ii_instance|nios_ii_nios2_qsys_0:nios2_qsys_0|nios_ii_nios2_qsys_0_nios2_oci:the_nios_ii_nios2_qsys_0_nios2_oci|nios_ii_nios2_qsys_0_nios2_oci_itrace:the_nios_ii_nios2_qsys_0_nios2_oci_itrace"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "nios_ps2:inst\|I2C_AV_Config:I2CInst\|Ram0 " "RAM logic \"nios_ps2:inst\|I2C_AV_Config:I2CInst\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "i2c_av_config.v" "Ram0" { Text "D:/dervieux/Projet_VGA_NIOS/i2c_av_config.v" 117 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1510595583647 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1510595583647 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|Add18 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|Add18\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "Add18" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 8710 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510595589185 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "cptadpixel:inst2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"cptadpixel:inst2\|Mod0\"" {  } { { "cptadpixel.vhd" "Mod0" { Text "D:/dervieux/Projet_VGA_NIOS/cptadpixel.vhd" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510595589185 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "cptadpixel:inst2\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"cptadpixel:inst2\|Mod1\"" {  } { { "cptadpixel.vhd" "Mod1" { Text "D:/dervieux/Projet_VGA_NIOS/cptadpixel.vhd" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510595589185 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510595589185 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510595589185 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1510595589185 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|lpm_add_sub:Add18 " "Elaborated megafunction instantiation \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|lpm_add_sub:Add18\"" {  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 8710 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510595589232 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|lpm_add_sub:Add18 " "Instantiated megafunction \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|lpm_add_sub:Add18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595589232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595589232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595589232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595589232 ""}  } { { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 8710 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1510595589232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8ri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8ri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8ri " "Found entity 1: add_sub_8ri" {  } { { "db/add_sub_8ri.tdf" "" { Text "D:/dervieux/Projet_VGA_NIOS/db/add_sub_8ri.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595589279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595589279 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cptadpixel:inst2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"cptadpixel:inst2\|lpm_divide:Mod0\"" {  } { { "cptadpixel.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/cptadpixel.vhd" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510595589325 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cptadpixel:inst2\|lpm_divide:Mod0 " "Instantiated megafunction \"cptadpixel:inst2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595589325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595589325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595589325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595589325 ""}  } { { "cptadpixel.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/cptadpixel.vhd" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1510595589325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_s7m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_s7m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_s7m " "Found entity 1: lpm_divide_s7m" {  } { { "db/lpm_divide_s7m.tdf" "" { Text "D:/dervieux/Projet_VGA_NIOS/db/lpm_divide_s7m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595589372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595589372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3nh " "Found entity 1: sign_div_unsign_3nh" {  } { { "db/sign_div_unsign_3nh.tdf" "" { Text "D:/dervieux/Projet_VGA_NIOS/db/sign_div_unsign_3nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595589388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595589388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_85f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_85f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_85f " "Found entity 1: alt_u_div_85f" {  } { { "db/alt_u_div_85f.tdf" "" { Text "D:/dervieux/Projet_VGA_NIOS/db/alt_u_div_85f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595589419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595589419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "D:/dervieux/Projet_VGA_NIOS/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595589481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595589481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "D:/dervieux/Projet_VGA_NIOS/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595589544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595589544 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cptadpixel:inst2\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"cptadpixel:inst2\|lpm_divide:Mod1\"" {  } { { "cptadpixel.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/cptadpixel.vhd" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510595589559 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cptadpixel:inst2\|lpm_divide:Mod1 " "Instantiated megafunction \"cptadpixel:inst2\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595589559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595589559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595589559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595589559 ""}  } { { "cptadpixel.vhd" "" { Text "D:/dervieux/Projet_VGA_NIOS/cptadpixel.vhd" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1510595589559 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510595589606 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595589606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595589606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595589606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595589606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595589606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595589606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595589606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595589606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595589606 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1510595589606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1l01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1l01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1l01 " "Found entity 1: mult_1l01" {  } { { "db/mult_1l01.tdf" "" { Text "D:/dervieux/Projet_VGA_NIOS/db/mult_1l01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595589669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595589669 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510595589684 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"nios_ps2:inst\|nios_ii:nios_ii_instance\|nios_ii_nios2_qsys_0:nios2_qsys_0\|nios_ii_nios2_qsys_0_mult_cell:the_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595589684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595589684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595589684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595589684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595589684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595589684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595589684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595589684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510595589684 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1510595589684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1s01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1s01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1s01 " "Found entity 1: mult_1s01" {  } { { "db/mult_1s01.tdf" "" { Text "D:/dervieux/Projet_VGA_NIOS/db/mult_1s01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510595589731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510595589731 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1510595590948 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Quartus II" 0 -1 1510595590948 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1510595591151 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Quartus II" 0 -1 1510595591151 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Quartus II" 0 -1 1510595591151 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Quartus II" 0 -1 1510595591151 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Quartus II" 0 -1 1510595591151 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1510595591182 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "NIOS_compiled/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "NIOS_compiled/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "NIOS_compiled/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 5547 -1 0 } } { "NIOS_compiled/synthesis/submodules/nios_ii_jtag_uart_0.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_jtag_uart_0.v" 348 -1 0 } } { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 5950 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 5982 -1 0 } } { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 9388 -1 0 } } { "NIOS_compiled/synthesis/submodules/nios_ii_jtag_uart_0.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_jtag_uart_0.v" 393 -1 0 } } { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 5913 -1 0 } } { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 990 -1 0 } } { "NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_nios2_qsys_0.v" 9537 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "db/a_graycounter_6fc.tdf" "" { Text "D:/dervieux/Projet_VGA_NIOS/db/a_graycounter_6fc.tdf" 37 2 0 } } { "db/a_graycounter_g86.tdf" "" { Text "D:/dervieux/Projet_VGA_NIOS/db/a_graycounter_g86.tdf" 37 2 0 } } { "NIOS_compiled/synthesis/submodules/nios_ii_timer_0.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_timer_0.v" 166 -1 0 } } { "NIOS_compiled/synthesis/submodules/nios_ii_timer_0.v" "" { Text "D:/dervieux/Projet_VGA_NIOS/NIOS_compiled/synthesis/submodules/nios_ii_timer_0.v" 175 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1510595591588 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1510595591588 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "D:/dervieux/Projet_VGA_NIOS/main.bdf" { { 784 968 1144 800 "VGA_B\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510595594708 "|main|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "D:/dervieux/Projet_VGA_NIOS/main.bdf" { { 784 968 1144 800 "VGA_B\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510595594708 "|main|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "D:/dervieux/Projet_VGA_NIOS/main.bdf" { { 784 968 1144 800 "VGA_B\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510595594708 "|main|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "D:/dervieux/Projet_VGA_NIOS/main.bdf" { { 784 968 1144 800 "VGA_B\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510595594708 "|main|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "D:/dervieux/Projet_VGA_NIOS/main.bdf" { { 784 968 1144 800 "VGA_B\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510595594708 "|main|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "D:/dervieux/Projet_VGA_NIOS/main.bdf" { { 784 968 1144 800 "VGA_B\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510595594708 "|main|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "D:/dervieux/Projet_VGA_NIOS/main.bdf" { { 784 968 1144 800 "VGA_B\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510595594708 "|main|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "D:/dervieux/Projet_VGA_NIOS/main.bdf" { { 784 968 1144 800 "VGA_B\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510595594708 "|main|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "D:/dervieux/Projet_VGA_NIOS/main.bdf" { { 768 1008 1184 784 "VGA_G\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510595594708 "|main|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "D:/dervieux/Projet_VGA_NIOS/main.bdf" { { 768 1008 1184 784 "VGA_G\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510595594708 "|main|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "D:/dervieux/Projet_VGA_NIOS/main.bdf" { { 768 1008 1184 784 "VGA_G\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510595594708 "|main|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "D:/dervieux/Projet_VGA_NIOS/main.bdf" { { 768 1008 1184 784 "VGA_G\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510595594708 "|main|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "D:/dervieux/Projet_VGA_NIOS/main.bdf" { { 768 1008 1184 784 "VGA_G\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510595594708 "|main|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "D:/dervieux/Projet_VGA_NIOS/main.bdf" { { 768 1008 1184 784 "VGA_G\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510595594708 "|main|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "D:/dervieux/Projet_VGA_NIOS/main.bdf" { { 768 1008 1184 784 "VGA_G\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510595594708 "|main|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "D:/dervieux/Projet_VGA_NIOS/main.bdf" { { 768 1008 1184 784 "VGA_G\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510595594708 "|main|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "D:/dervieux/Projet_VGA_NIOS/main.bdf" { { 752 1048 1224 768 "VGA_R\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510595594708 "|main|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "D:/dervieux/Projet_VGA_NIOS/main.bdf" { { 752 1048 1224 768 "VGA_R\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510595594708 "|main|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "D:/dervieux/Projet_VGA_NIOS/main.bdf" { { 752 1048 1224 768 "VGA_R\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510595594708 "|main|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "D:/dervieux/Projet_VGA_NIOS/main.bdf" { { 752 1048 1224 768 "VGA_R\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510595594708 "|main|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "D:/dervieux/Projet_VGA_NIOS/main.bdf" { { 752 1048 1224 768 "VGA_R\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510595594708 "|main|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "D:/dervieux/Projet_VGA_NIOS/main.bdf" { { 752 1048 1224 768 "VGA_R\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510595594708 "|main|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "D:/dervieux/Projet_VGA_NIOS/main.bdf" { { 752 1048 1224 768 "VGA_R\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510595594708 "|main|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "D:/dervieux/Projet_VGA_NIOS/main.bdf" { { 752 1048 1224 768 "VGA_R\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510595594708 "|main|VGA_R[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1510595594708 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "222 " "222 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1510595598109 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1510595598452 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1510595598452 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510595598530 "|main|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1510595598530 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/dervieux/Projet_VGA_NIOS/output_files/VGA_NIOS.map.smsg " "Generated suppressed messages file D:/dervieux/Projet_VGA_NIOS/output_files/VGA_NIOS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1510595599575 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 3 0 0 " "Adding 3 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1510595601120 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510595601120 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7775 " "Implemented 7775 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1510595601853 ""} { "Info" "ICUT_CUT_TM_OPINS" "80 " "Implemented 80 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1510595601853 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1510595601853 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7344 " "Implemented 7344 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1510595601853 ""} { "Info" "ICUT_CUT_TM_RAMS" "319 " "Implemented 319 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1510595601853 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1510595601853 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1510595601853 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1510595601853 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 303 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 303 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "753 " "Peak virtual memory: 753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1510595601978 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 13 18:53:21 2017 " "Processing ended: Mon Nov 13 18:53:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1510595601978 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1510595601978 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1510595601978 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1510595601978 ""}
