  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir /home/hyeon/vitis_hls/workspace/sha3/sha3_hls 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/hyeon/vitis_hls/workspace/sha3/fips202.c' from /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls_config.cfg(5)
INFO: [HLS 200-10] Adding design file '/home/hyeon/vitis_hls/workspace/sha3/fips202.c' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/hyeon/vitis_hls/workspace/sha3/fips202.h' from /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls_config.cfg(6)
INFO: [HLS 200-10] Adding design file '/home/hyeon/vitis_hls/workspace/sha3/fips202.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/hyeon/vitis_hls/workspace/sha3/sha3_256.c' from /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file '/home/hyeon/vitis_hls/workspace/sha3/sha3_256.c' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/hyeon/vitis_hls/workspace/sha3/sha3_256_tb.c' from /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file '/home/hyeon/vitis_hls/workspace/sha3/sha3_256_tb.c' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=sha3_256_hw' from /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020-clg400-1' from /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1465] Applying ini 'cosim.trace_level=all' from /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls_config.cfg(12)
INFO: [HLS 200-1465] Applying ini 'cosim.wave_debug=1' from /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls_config.cfg(11)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 4.08 seconds. CPU system time: 0.62 seconds. Elapsed time: 4.47 seconds; current allocated memory: 322.938 MB.
INFO: [HLS 200-10] Analyzing design file '../sha3_256.c' ... 
INFO: [HLS 200-10] Analyzing design file '../fips202.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.8 seconds. CPU system time: 1.22 seconds. Elapsed time: 4.64 seconds; current allocated memory: 325.262 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,288 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,321 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,203 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,189 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,188 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,191 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,191 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,191 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,191 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,258 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,256 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,202 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,202 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,202 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,207 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,224 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'load64' into 'keccak_absorb_once' (../fips202.c:469:0)
INFO: [HLS 214-178] Inlining function 'keccak_absorb_once' into 'pqcrystals_kyber_fips202_ref_sha3_256' (../fips202.c:753:0)
INFO: [HLS 214-178] Inlining function 'store64' into 'pqcrystals_kyber_fips202_ref_sha3_256' (../fips202.c:753:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_kyber_fips202_ref_sha3_256' into 'sha3_256_hw' (../sha3_256.c:4:0)
WARNING: [HLS 214-167] The program may have out of bound array access on variable 'in' (../fips202.c:27:20)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_472_1> at ../fips202.c:472:21 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_26_1> at ../fips202.c:26:20 
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_477_2'(../fips202.c:477:21) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../fips202.c:477:21)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'absorb_loop3'(../fips202.c:486:16) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../fips202.c:486:16)
INFO: [HLS 214-115] Multiple burst writes of length 32 and bit width 8 in loop 'VITIS_LOOP_759_1'(../fips202.c:759:21) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../fips202.c:759:21)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.55 seconds. CPU system time: 0.81 seconds. Elapsed time: 9.54 seconds; current allocated memory: 327.227 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 327.227 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 328.117 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 328.246 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'KeccakF1600_StatePermute' (../fips202.c:83:1)...70 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.17 seconds; current allocated memory: 352.004 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'absorb_loop2'(../fips202.c:478:14) and 'VITIS_LOOP_26_1'(../fips202.c:26:20) in function 'sha3_256_hw' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_759_1'(../fips202.c:759:21) and 'VITIS_LOOP_43_1'(../fips202.c:43:20) in function 'sha3_256_hw' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'absorb_loop2' (../fips202.c:478:14) in function 'sha3_256_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_759_1' (../fips202.c:759:21) in function 'sha3_256_hw'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.3 seconds; current allocated memory: 372.582 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sha3_256_hw' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha3_256_hw_Pipeline_VITIS_LOOP_472_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_472_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_472_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.22 seconds; current allocated memory: 373.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 373.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeccakF1600_StatePermute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 384.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 384.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_759_1_VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_759_1_VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 384.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 384.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha3_256_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'absorb_loop2_VITIS_LOOP_26_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'absorb_loop2_VITIS_LOOP_26_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 384.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 384.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha3_256_hw_Pipeline_VITIS_LOOP_472_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha3_256_hw_Pipeline_VITIS_LOOP_472_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 384.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeccakF1600_StatePermute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeccakF1600_StatePermute'.
INFO: [RTMG 210-279] Implementing memory 'sha3_256_hw_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 384.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1' pipeline 'VITIS_LOOP_759_1_VITIS_LOOP_43_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1/m_axi_gmem_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1/m_axi_gmem_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1/m_axi_gmem_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1/m_axi_gmem_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1/m_axi_gmem_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1/m_axi_gmem_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1/m_axi_gmem_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1/m_axi_gmem_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1/m_axi_gmem_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1/m_axi_gmem_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1/m_axi_gmem_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1/m_axi_gmem_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1/m_axi_gmem_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.35 seconds; current allocated memory: 395.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha3_256_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hw/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hw/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hw/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hw/inlen' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sha3_256_hw' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'inlen' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'out_r' and 'in_r' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_34ns_65_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_9ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_9ns_8_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha3_256_hw'.
INFO: [RTMG 210-278] Implementing memory 'sha3_256_hw_s_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.36 seconds; current allocated memory: 396.551 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.37 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.49 seconds; current allocated memory: 401.543 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.63 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.71 seconds; current allocated memory: 412.664 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sha3_256_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for sha3_256_hw.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
WARNING: /tools/xilinx/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Aug  5 15:26:07 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/hls_data.json outdir=/home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/impl/ip srcdir=/home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/impl/ip/misc
INFO: Copied 14 verilog file(s) to /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/impl/ip/hdl/verilog
INFO: Copied 13 vhdl file(s) to /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/impl/ip/drivers
INFO: Import ports from HDL: /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/impl/ip/hdl/vhdl/sha3_256_hw.vhd (sha3_256_hw)
INFO: Add axi4lite interface s_axi_control
INFO: Add axi4lite interface s_axi_control_r
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/xilinx/Vivado/2024.2/data/ip'.
INFO: Add axi4full interface m_axi_gmem
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/impl/ip/component.xml
INFO: Created IP archive /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/impl/ip/xilinx_com_hls_sha3_256_hw_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Tue Aug  5 15:26:44 2025...
INFO: [HLS 200-802] Generated output file sha3_256_hw.zip
INFO: [HLS 200-112] Total CPU user time: 20.71 seconds. Total CPU system time: 7.55 seconds. Total elapsed time: 70 seconds; peak allocated memory: 415.496 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 1m 14s
