\hypertarget{group___d_m_a__peripheral__incremented__mode}{}\section{D\+M\+A\+\_\+peripheral\+\_\+incremented\+\_\+mode}
\label{group___d_m_a__peripheral__incremented__mode}\index{D\+M\+A\+\_\+peripheral\+\_\+incremented\+\_\+mode@{D\+M\+A\+\_\+peripheral\+\_\+incremented\+\_\+mode}}
Collaboration diagram for D\+M\+A\+\_\+peripheral\+\_\+incremented\+\_\+mode\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___d_m_a__peripheral__incremented__mode}
\end{center}
\end{figure}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___d_m_a__peripheral__incremented__mode_gaf7921ea423fb60701a091c508cd0f33a}\label{group___d_m_a__peripheral__incremented__mode_gaf7921ea423fb60701a091c508cd0f33a}} 
\#define {\bfseries D\+M\+A\+\_\+\+Peripheral\+Inc\+\_\+\+Enable}~((uint32\+\_\+t)0x00000200)
\item 
\mbox{\Hypertarget{group___d_m_a__peripheral__incremented__mode_ga0fe3ff9c67bec802dd239fd17c3dbd31}\label{group___d_m_a__peripheral__incremented__mode_ga0fe3ff9c67bec802dd239fd17c3dbd31}} 
\#define {\bfseries D\+M\+A\+\_\+\+Peripheral\+Inc\+\_\+\+Disable}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries I\+S\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+I\+N\+C\+\_\+\+S\+T\+A\+TE}(S\+T\+A\+TE)
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___d_m_a__peripheral__incremented__mode_ga28762105b3f567c16ba79a47e68ff0fa}\label{group___d_m_a__peripheral__incremented__mode_ga28762105b3f567c16ba79a47e68ff0fa}} 
\index{D\+M\+A\+\_\+peripheral\+\_\+incremented\+\_\+mode@{D\+M\+A\+\_\+peripheral\+\_\+incremented\+\_\+mode}!I\+S\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+I\+N\+C\+\_\+\+S\+T\+A\+TE@{I\+S\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+I\+N\+C\+\_\+\+S\+T\+A\+TE}}
\index{I\+S\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+I\+N\+C\+\_\+\+S\+T\+A\+TE@{I\+S\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+I\+N\+C\+\_\+\+S\+T\+A\+TE}!D\+M\+A\+\_\+peripheral\+\_\+incremented\+\_\+mode@{D\+M\+A\+\_\+peripheral\+\_\+incremented\+\_\+mode}}
\subsubsection{\texorpdfstring{I\+S\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+I\+N\+C\+\_\+\+S\+T\+A\+TE}{IS\_DMA\_PERIPHERAL\_INC\_STATE}}
{\footnotesize\ttfamily \#define I\+S\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+I\+N\+C\+\_\+\+S\+T\+A\+TE(\begin{DoxyParamCaption}\item[{}]{S\+T\+A\+TE }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
(((STATE) == DMA\_PeripheralInc\_Enable) || \(\backslash\)
                                            ((STATE) == DMA\_PeripheralInc\_Disable))
\end{DoxyCode}


Definition at line 187 of file stm32f4xx\+\_\+dma.\+h.

