0.7
2020.2
Nov 18 2020
09:47:47
D:/FPGA_RISC/20240614_AXI4_Lite_RAM/20240614_AXI4_LITE_RAM.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
D:/FPGA_RISC/20240614_AXI4_Lite_RAM/20240614_AXI4_LITE_RAM.srcs/sim_1/imports/new/tb.sv,1718349088,systemVerilog,,,,tb,,uvm,,,,,,
D:/FPGA_RISC/20240614_AXI4_Lite_RAM/20240614_AXI4_LITE_RAM.srcs/sources_1/imports/new/master.sv,1718349739,systemVerilog,,D:/FPGA_RISC/20240614_AXI4_Lite_RAM/20240614_AXI4_LITE_RAM.srcs/sources_1/imports/new/slave.sv,,AXI_Master,,uvm,,,,,,
D:/FPGA_RISC/20240614_AXI4_Lite_RAM/20240614_AXI4_LITE_RAM.srcs/sources_1/imports/new/slave.sv,1718350787,systemVerilog,,D:/FPGA_RISC/20240614_AXI4_Lite_RAM/20240614_AXI4_LITE_RAM.srcs/sources_1/imports/new/top.sv,,AXI_Slave,,uvm,,,,,,
D:/FPGA_RISC/20240614_AXI4_Lite_RAM/20240614_AXI4_LITE_RAM.srcs/sources_1/imports/new/top.sv,1718348770,systemVerilog,,D:/FPGA_RISC/20240614_AXI4_Lite_RAM/20240614_AXI4_LITE_RAM.srcs/sim_1/imports/new/tb.sv,,top,,uvm,,,,,,
