--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml HW2_top.twx HW2_top.ncd -o HW2_top.twr HW2_top.pcf

Design file:              HW2_top.ncd
Physical constraint file: HW2_top.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_CK_50MHz = PERIOD TIMEGRP "CK_50MHz" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.388ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CK_50MHz = PERIOD TIMEGRP "CK_50MHz" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.612ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.694ns (Tcl)
  Physical resource: clock_divider/half_ck_signal/CLK
  Logical resource: clock_divider/half_ck_signal/CK
  Location pin: SLICE_X35Y83.CLK
  Clock network: CK_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.612ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.694ns (Tch)
  Physical resource: clock_divider/half_ck_signal/CLK
  Logical resource: clock_divider/half_ck_signal/CK
  Location pin: SLICE_X35Y83.CLK
  Clock network: CK_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.612ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.388ns (720.461MHz) (Tcp)
  Physical resource: clock_divider/half_ck_signal/CLK
  Logical resource: clock_divider/half_ck_signal/CK
  Location pin: SLICE_X35Y83.CLK
  Clock network: CK_50MHz_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_divider_half_ck_signal = PERIOD TIMEGRP         
"clock_divider/half_ck_signal" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 54168 paths analyzed, 2629 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.535ns.
--------------------------------------------------------------------------------

Paths for end point hostintf/Tx_data_reg_16 (SLICE_X20Y43.F4), 541 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A (RAM)
  Destination:          hostintf/Tx_data_reg_16 (FF)
  Requirement:          30.000ns
  Data Path Delay:      15.496ns (Levels of Logic = 10)
  Clock Path Skew:      -0.039ns (0.064 - 0.103)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A to hostintf/Tx_data_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y4.DOA5     Tbcko                 2.446   hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1
                                                       hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A
    SLICE_X15Y22.F2      net (fanout=1)        1.303   hostintf/IMem_in_host_intf/MIPS_IMem_rd_data_regular<5>
    SLICE_X15Y22.X       Tilo                  0.612   IMem_rd_data<5>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data281
    SLICE_X19Y22.G1      net (fanout=5)        0.679   IMem_rd_data<5>
    SLICE_X19Y22.Y       Tilo                  0.612   N92
                                                       Fetch_unit_imp/PC_Source<1>20
    SLICE_X19Y22.F2      net (fanout=3)        0.653   Fetch_unit_imp/PC_Source<1>20
    SLICE_X19Y22.X       Tilo                  0.612   N92
                                                       Fetch_unit_imp/PC_Source<1>47_SW0
    SLICE_X22Y21.G2      net (fanout=21)       0.668   N92
    SLICE_X22Y21.Y       Tilo                  0.660   Fetch_unit_imp/PC_reg<2>
                                                       Fetch_unit_imp/PC_Source<1>47
    SLICE_X28Y26.BX      net (fanout=11)       1.535   rdbk7_line<1>
    SLICE_X28Y26.X       Tbxx                  0.699   Fetch_unit_imp/PC_reg<16>
                                                       Fetch_unit_imp/Mmux_PC_mux_out16
    SLICE_X24Y27.G1      net (fanout=1)        0.359   rdbk8_line<16>
    SLICE_X24Y27.F5      Tif5                  0.896   hostintf/Host_RDBK_data<16>
                                                       hostintf/Mmux_Host_RDBK_data_721
                                                       hostintf/Mmux_Host_RDBK_data_5_f5_13
    SLICE_X24Y26.FXINB   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_5_f514
    SLICE_X24Y26.FX      Tinbfx                0.315   hostintf/Mmux_Host_RDBK_data_4_f57
                                                       hostintf/Mmux_Host_RDBK_data_3_f6_6
    SLICE_X24Y27.FXINA   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_3_f67
    SLICE_X24Y27.Y       Tif6y                 0.354   hostintf/Host_RDBK_data<16>
                                                       hostintf/Mmux_Host_RDBK_data_2_f7_6
    SLICE_X20Y43.G4      net (fanout=1)        1.359   hostintf/Host_RDBK_data<16>
    SLICE_X20Y43.Y       Tilo                  0.660   hostintf/Tx_data_reg<16>
                                                       hostintf/Host_MIPS_rd_data<16>_SW0_SW0
    SLICE_X20Y43.F4      net (fanout=1)        0.298   hostintf/Host_MIPS_rd_data<16>_SW0_SW0/O
    SLICE_X20Y43.CLK     Tfck                  0.776   hostintf/Tx_data_reg<16>
                                                       hostintf/Host_MIPS_rd_data<16>
                                                       hostintf/Tx_data_reg_16
    -------------------------------------------------  ---------------------------
    Total                                     15.496ns (8.642ns logic, 6.854ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A (RAM)
  Destination:          hostintf/Tx_data_reg_16 (FF)
  Requirement:          30.000ns
  Data Path Delay:      15.439ns (Levels of Logic = 10)
  Clock Path Skew:      -0.038ns (0.064 - 0.102)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A to hostintf/Tx_data_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y1.DOA5     Tbcko                 2.446   hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000
                                                       hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A
    SLICE_X15Y22.F1      net (fanout=1)        1.246   hostintf/IMem_in_host_intf/MIPS_IMem_rd_BOOT_area<5>
    SLICE_X15Y22.X       Tilo                  0.612   IMem_rd_data<5>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data281
    SLICE_X19Y22.G1      net (fanout=5)        0.679   IMem_rd_data<5>
    SLICE_X19Y22.Y       Tilo                  0.612   N92
                                                       Fetch_unit_imp/PC_Source<1>20
    SLICE_X19Y22.F2      net (fanout=3)        0.653   Fetch_unit_imp/PC_Source<1>20
    SLICE_X19Y22.X       Tilo                  0.612   N92
                                                       Fetch_unit_imp/PC_Source<1>47_SW0
    SLICE_X22Y21.G2      net (fanout=21)       0.668   N92
    SLICE_X22Y21.Y       Tilo                  0.660   Fetch_unit_imp/PC_reg<2>
                                                       Fetch_unit_imp/PC_Source<1>47
    SLICE_X28Y26.BX      net (fanout=11)       1.535   rdbk7_line<1>
    SLICE_X28Y26.X       Tbxx                  0.699   Fetch_unit_imp/PC_reg<16>
                                                       Fetch_unit_imp/Mmux_PC_mux_out16
    SLICE_X24Y27.G1      net (fanout=1)        0.359   rdbk8_line<16>
    SLICE_X24Y27.F5      Tif5                  0.896   hostintf/Host_RDBK_data<16>
                                                       hostintf/Mmux_Host_RDBK_data_721
                                                       hostintf/Mmux_Host_RDBK_data_5_f5_13
    SLICE_X24Y26.FXINB   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_5_f514
    SLICE_X24Y26.FX      Tinbfx                0.315   hostintf/Mmux_Host_RDBK_data_4_f57
                                                       hostintf/Mmux_Host_RDBK_data_3_f6_6
    SLICE_X24Y27.FXINA   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_3_f67
    SLICE_X24Y27.Y       Tif6y                 0.354   hostintf/Host_RDBK_data<16>
                                                       hostintf/Mmux_Host_RDBK_data_2_f7_6
    SLICE_X20Y43.G4      net (fanout=1)        1.359   hostintf/Host_RDBK_data<16>
    SLICE_X20Y43.Y       Tilo                  0.660   hostintf/Tx_data_reg<16>
                                                       hostintf/Host_MIPS_rd_data<16>_SW0_SW0
    SLICE_X20Y43.F4      net (fanout=1)        0.298   hostintf/Host_MIPS_rd_data<16>_SW0_SW0/O
    SLICE_X20Y43.CLK     Tfck                  0.776   hostintf/Tx_data_reg<16>
                                                       hostintf/Host_MIPS_rd_data<16>
                                                       hostintf/Tx_data_reg_16
    -------------------------------------------------  ---------------------------
    Total                                     15.439ns (8.642ns logic, 6.797ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A (RAM)
  Destination:          hostintf/Tx_data_reg_16 (FF)
  Requirement:          30.000ns
  Data Path Delay:      15.364ns (Levels of Logic = 10)
  Clock Path Skew:      -0.039ns (0.064 - 0.103)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A to hostintf/Tx_data_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y4.DOA1     Tbcko                 2.446   hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1
                                                       hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A
    SLICE_X12Y22.F1      net (fanout=1)        1.259   hostintf/IMem_in_host_intf/MIPS_IMem_rd_data_regular<1>
    SLICE_X12Y22.X       Tilo                  0.660   IMem_rd_data<1>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data121
    SLICE_X19Y22.G4      net (fanout=5)        0.543   IMem_rd_data<1>
    SLICE_X19Y22.Y       Tilo                  0.612   N92
                                                       Fetch_unit_imp/PC_Source<1>20
    SLICE_X19Y22.F2      net (fanout=3)        0.653   Fetch_unit_imp/PC_Source<1>20
    SLICE_X19Y22.X       Tilo                  0.612   N92
                                                       Fetch_unit_imp/PC_Source<1>47_SW0
    SLICE_X22Y21.G2      net (fanout=21)       0.668   N92
    SLICE_X22Y21.Y       Tilo                  0.660   Fetch_unit_imp/PC_reg<2>
                                                       Fetch_unit_imp/PC_Source<1>47
    SLICE_X28Y26.BX      net (fanout=11)       1.535   rdbk7_line<1>
    SLICE_X28Y26.X       Tbxx                  0.699   Fetch_unit_imp/PC_reg<16>
                                                       Fetch_unit_imp/Mmux_PC_mux_out16
    SLICE_X24Y27.G1      net (fanout=1)        0.359   rdbk8_line<16>
    SLICE_X24Y27.F5      Tif5                  0.896   hostintf/Host_RDBK_data<16>
                                                       hostintf/Mmux_Host_RDBK_data_721
                                                       hostintf/Mmux_Host_RDBK_data_5_f5_13
    SLICE_X24Y26.FXINB   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_5_f514
    SLICE_X24Y26.FX      Tinbfx                0.315   hostintf/Mmux_Host_RDBK_data_4_f57
                                                       hostintf/Mmux_Host_RDBK_data_3_f6_6
    SLICE_X24Y27.FXINA   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_3_f67
    SLICE_X24Y27.Y       Tif6y                 0.354   hostintf/Host_RDBK_data<16>
                                                       hostintf/Mmux_Host_RDBK_data_2_f7_6
    SLICE_X20Y43.G4      net (fanout=1)        1.359   hostintf/Host_RDBK_data<16>
    SLICE_X20Y43.Y       Tilo                  0.660   hostintf/Tx_data_reg<16>
                                                       hostintf/Host_MIPS_rd_data<16>_SW0_SW0
    SLICE_X20Y43.F4      net (fanout=1)        0.298   hostintf/Host_MIPS_rd_data<16>_SW0_SW0/O
    SLICE_X20Y43.CLK     Tfck                  0.776   hostintf/Tx_data_reg<16>
                                                       hostintf/Host_MIPS_rd_data<16>
                                                       hostintf/Tx_data_reg_16
    -------------------------------------------------  ---------------------------
    Total                                     15.364ns (8.690ns logic, 6.674ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------

Paths for end point hostintf/Tx_data_reg_3 (SLICE_X3Y40.F3), 346 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A (RAM)
  Destination:          hostintf/Tx_data_reg_3 (FF)
  Requirement:          30.000ns
  Data Path Delay:      15.310ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A to hostintf/Tx_data_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOA12    Tbcko                 2.446   hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2
                                                       hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A
    SLICE_X12Y20.F1      net (fanout=1)        0.949   hostintf/IMem_in_host_intf/MIPS_IMem_rd_data_regular<30>
    SLICE_X12Y20.X       Tilo                  0.660   IMem_rd_data<30>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data241
    SLICE_X22Y28.G4      net (fanout=3)        1.526   IMem_rd_data<30>
    SLICE_X22Y28.Y       Tilo                  0.660   rdbk7_line<0>
                                                       Fetch_unit_imp/PC_Source<1>21_1
    SLICE_X30Y26.F2      net (fanout=9)        0.935   Fetch_unit_imp/PC_Source<1>21
    SLICE_X30Y26.X       Tilo                  0.660   N108
                                                       Fetch_unit_imp/Mmux_PC_mux_out54_SW0_SW0
    SLICE_X24Y19.F3      net (fanout=18)       1.664   N108
    SLICE_X24Y19.X       Tif5x                 1.000   Fetch_unit_imp/PC_reg<3>
                                                       Fetch_unit_imp/Mmux_PC_mux_out52_G
                                                       Fetch_unit_imp/Mmux_PC_mux_out52
    SLICE_X22Y19.G2      net (fanout=1)        0.377   rdbk8_line<3>
    SLICE_X22Y19.F5      Tif5                  0.896   hostintf/Host_RDBK_data<3>
                                                       hostintf/Mmux_Host_RDBK_data_775
                                                       hostintf/Mmux_Host_RDBK_data_5_f5_49
    SLICE_X22Y18.FXINB   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_5_f550
    SLICE_X22Y18.FX      Tinbfx                0.315   hostintf/Mmux_Host_RDBK_data_4_f525
                                                       hostintf/Mmux_Host_RDBK_data_3_f6_24
    SLICE_X22Y19.FXINA   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_3_f625
    SLICE_X22Y19.Y       Tif6y                 0.354   hostintf/Host_RDBK_data<3>
                                                       hostintf/Mmux_Host_RDBK_data_2_f7_24
    SLICE_X3Y40.G2       net (fanout=1)        1.508   hostintf/Host_RDBK_data<3>
    SLICE_X3Y40.Y        Tilo                  0.612   hostintf/Tx_data_reg<3>
                                                       hostintf/Host_MIPS_rd_data<3>_SW0_SW0
    SLICE_X3Y40.F3       net (fanout=1)        0.020   hostintf/Host_MIPS_rd_data<3>_SW0_SW0/O
    SLICE_X3Y40.CLK      Tfck                  0.728   hostintf/Tx_data_reg<3>
                                                       hostintf/Host_MIPS_rd_data<3>
                                                       hostintf/Tx_data_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     15.310ns (8.331ns logic, 6.979ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A (RAM)
  Destination:          hostintf/Tx_data_reg_3 (FF)
  Requirement:          30.000ns
  Data Path Delay:      15.310ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A to hostintf/Tx_data_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOA12    Tbcko                 2.446   hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2
                                                       hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A
    SLICE_X12Y20.F1      net (fanout=1)        0.949   hostintf/IMem_in_host_intf/MIPS_IMem_rd_data_regular<30>
    SLICE_X12Y20.X       Tilo                  0.660   IMem_rd_data<30>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data241
    SLICE_X22Y28.G4      net (fanout=3)        1.526   IMem_rd_data<30>
    SLICE_X22Y28.Y       Tilo                  0.660   rdbk7_line<0>
                                                       Fetch_unit_imp/PC_Source<1>21_1
    SLICE_X30Y26.F2      net (fanout=9)        0.935   Fetch_unit_imp/PC_Source<1>21
    SLICE_X30Y26.X       Tilo                  0.660   N108
                                                       Fetch_unit_imp/Mmux_PC_mux_out54_SW0_SW0
    SLICE_X24Y19.G3      net (fanout=18)       1.664   N108
    SLICE_X24Y19.X       Tif5x                 1.000   Fetch_unit_imp/PC_reg<3>
                                                       Fetch_unit_imp/Mmux_PC_mux_out52_F
                                                       Fetch_unit_imp/Mmux_PC_mux_out52
    SLICE_X22Y19.G2      net (fanout=1)        0.377   rdbk8_line<3>
    SLICE_X22Y19.F5      Tif5                  0.896   hostintf/Host_RDBK_data<3>
                                                       hostintf/Mmux_Host_RDBK_data_775
                                                       hostintf/Mmux_Host_RDBK_data_5_f5_49
    SLICE_X22Y18.FXINB   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_5_f550
    SLICE_X22Y18.FX      Tinbfx                0.315   hostintf/Mmux_Host_RDBK_data_4_f525
                                                       hostintf/Mmux_Host_RDBK_data_3_f6_24
    SLICE_X22Y19.FXINA   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_3_f625
    SLICE_X22Y19.Y       Tif6y                 0.354   hostintf/Host_RDBK_data<3>
                                                       hostintf/Mmux_Host_RDBK_data_2_f7_24
    SLICE_X3Y40.G2       net (fanout=1)        1.508   hostintf/Host_RDBK_data<3>
    SLICE_X3Y40.Y        Tilo                  0.612   hostintf/Tx_data_reg<3>
                                                       hostintf/Host_MIPS_rd_data<3>_SW0_SW0
    SLICE_X3Y40.F3       net (fanout=1)        0.020   hostintf/Host_MIPS_rd_data<3>_SW0_SW0/O
    SLICE_X3Y40.CLK      Tfck                  0.728   hostintf/Tx_data_reg<3>
                                                       hostintf/Host_MIPS_rd_data<3>
                                                       hostintf/Tx_data_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     15.310ns (8.331ns logic, 6.979ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A (RAM)
  Destination:          hostintf/Tx_data_reg_3 (FF)
  Requirement:          30.000ns
  Data Path Delay:      15.167ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A to hostintf/Tx_data_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOA11    Tbcko                 2.446   hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2
                                                       hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A
    SLICE_X15Y21.G4      net (fanout=1)        1.108   hostintf/IMem_in_host_intf/MIPS_IMem_rd_data_regular<29>
    SLICE_X15Y21.Y       Tilo                  0.612   IMem_rd_data<2>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data221
    SLICE_X22Y28.G2      net (fanout=3)        1.272   IMem_rd_data<29>
    SLICE_X22Y28.Y       Tilo                  0.660   rdbk7_line<0>
                                                       Fetch_unit_imp/PC_Source<1>21_1
    SLICE_X30Y26.F2      net (fanout=9)        0.935   Fetch_unit_imp/PC_Source<1>21
    SLICE_X30Y26.X       Tilo                  0.660   N108
                                                       Fetch_unit_imp/Mmux_PC_mux_out54_SW0_SW0
    SLICE_X24Y19.G3      net (fanout=18)       1.664   N108
    SLICE_X24Y19.X       Tif5x                 1.000   Fetch_unit_imp/PC_reg<3>
                                                       Fetch_unit_imp/Mmux_PC_mux_out52_F
                                                       Fetch_unit_imp/Mmux_PC_mux_out52
    SLICE_X22Y19.G2      net (fanout=1)        0.377   rdbk8_line<3>
    SLICE_X22Y19.F5      Tif5                  0.896   hostintf/Host_RDBK_data<3>
                                                       hostintf/Mmux_Host_RDBK_data_775
                                                       hostintf/Mmux_Host_RDBK_data_5_f5_49
    SLICE_X22Y18.FXINB   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_5_f550
    SLICE_X22Y18.FX      Tinbfx                0.315   hostintf/Mmux_Host_RDBK_data_4_f525
                                                       hostintf/Mmux_Host_RDBK_data_3_f6_24
    SLICE_X22Y19.FXINA   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_3_f625
    SLICE_X22Y19.Y       Tif6y                 0.354   hostintf/Host_RDBK_data<3>
                                                       hostintf/Mmux_Host_RDBK_data_2_f7_24
    SLICE_X3Y40.G2       net (fanout=1)        1.508   hostintf/Host_RDBK_data<3>
    SLICE_X3Y40.Y        Tilo                  0.612   hostintf/Tx_data_reg<3>
                                                       hostintf/Host_MIPS_rd_data<3>_SW0_SW0
    SLICE_X3Y40.F3       net (fanout=1)        0.020   hostintf/Host_MIPS_rd_data<3>_SW0_SW0/O
    SLICE_X3Y40.CLK      Tfck                  0.728   hostintf/Tx_data_reg<3>
                                                       hostintf/Host_MIPS_rd_data<3>
                                                       hostintf/Tx_data_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     15.167ns (8.283ns logic, 6.884ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------

Paths for end point hostintf/Tx_data_reg_18 (SLICE_X14Y38.F1), 577 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A (RAM)
  Destination:          hostintf/Tx_data_reg_18 (FF)
  Requirement:          30.000ns
  Data Path Delay:      15.268ns (Levels of Logic = 9)
  Clock Path Skew:      -0.024ns (0.025 - 0.049)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A to hostintf/Tx_data_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOA12    Tbcko                 2.446   hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2
                                                       hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A
    SLICE_X12Y20.F1      net (fanout=1)        0.949   hostintf/IMem_in_host_intf/MIPS_IMem_rd_data_regular<30>
    SLICE_X12Y20.X       Tilo                  0.660   IMem_rd_data<30>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data241
    SLICE_X22Y28.G4      net (fanout=3)        1.526   IMem_rd_data<30>
    SLICE_X22Y28.Y       Tilo                  0.660   rdbk7_line<0>
                                                       Fetch_unit_imp/PC_Source<1>21_1
    SLICE_X18Y22.G4      net (fanout=9)        0.834   Fetch_unit_imp/PC_Source<1>21
    SLICE_X18Y22.X       Tif5x                 1.000   Fetch_unit_imp/N1
                                                       Fetch_unit_imp/Mmux_PC_mux_out1021_F
                                                       Fetch_unit_imp/Mmux_PC_mux_out1021
    SLICE_X26Y28.G4      net (fanout=20)       1.220   Fetch_unit_imp/N1
    SLICE_X26Y28.X       Tif5x                 1.000   Fetch_unit_imp/PC_reg<18>
                                                       Fetch_unit_imp/Mmux_PC_mux_out20_F
                                                       Fetch_unit_imp/Mmux_PC_mux_out20
    SLICE_X24Y29.G2      net (fanout=1)        0.377   rdbk8_line<18>
    SLICE_X24Y29.F5      Tif5                  0.896   hostintf/Host_RDBK_data<18>
                                                       hostintf/Mmux_Host_RDBK_data_727
                                                       hostintf/Mmux_Host_RDBK_data_5_f5_17
    SLICE_X24Y28.FXINB   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_5_f518
    SLICE_X24Y28.FX      Tinbfx                0.315   hostintf/Mmux_Host_RDBK_data_4_f59
                                                       hostintf/Mmux_Host_RDBK_data_3_f6_8
    SLICE_X24Y29.FXINA   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_3_f69
    SLICE_X24Y29.Y       Tif6y                 0.354   hostintf/Host_RDBK_data<18>
                                                       hostintf/Mmux_Host_RDBK_data_2_f7_8
    SLICE_X14Y38.G4      net (fanout=1)        1.214   hostintf/Host_RDBK_data<18>
    SLICE_X14Y38.Y       Tilo                  0.660   hostintf/Tx_data_reg<18>
                                                       hostintf/Host_MIPS_rd_data<18>_SW0_SW0
    SLICE_X14Y38.F1      net (fanout=1)        0.381   hostintf/Host_MIPS_rd_data<18>_SW0_SW0/O
    SLICE_X14Y38.CLK     Tfck                  0.776   hostintf/Tx_data_reg<18>
                                                       hostintf/Host_MIPS_rd_data<18>
                                                       hostintf/Tx_data_reg_18
    -------------------------------------------------  ---------------------------
    Total                                     15.268ns (8.767ns logic, 6.501ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A (RAM)
  Destination:          hostintf/Tx_data_reg_18 (FF)
  Requirement:          30.000ns
  Data Path Delay:      15.241ns (Levels of Logic = 10)
  Clock Path Skew:      -0.038ns (0.025 - 0.063)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A to hostintf/Tx_data_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y4.DOA5     Tbcko                 2.446   hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1
                                                       hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A
    SLICE_X15Y22.F2      net (fanout=1)        1.303   hostintf/IMem_in_host_intf/MIPS_IMem_rd_data_regular<5>
    SLICE_X15Y22.X       Tilo                  0.612   IMem_rd_data<5>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data281
    SLICE_X19Y22.G1      net (fanout=5)        0.679   IMem_rd_data<5>
    SLICE_X19Y22.Y       Tilo                  0.612   N92
                                                       Fetch_unit_imp/PC_Source<1>20
    SLICE_X19Y22.F2      net (fanout=3)        0.653   Fetch_unit_imp/PC_Source<1>20
    SLICE_X19Y22.X       Tilo                  0.612   N92
                                                       Fetch_unit_imp/PC_Source<1>47_SW0
    SLICE_X22Y21.G2      net (fanout=21)       0.668   N92
    SLICE_X22Y21.Y       Tilo                  0.660   Fetch_unit_imp/PC_reg<2>
                                                       Fetch_unit_imp/PC_Source<1>47
    SLICE_X26Y28.BX      net (fanout=11)       1.324   rdbk7_line<1>
    SLICE_X26Y28.X       Tbxx                  0.699   Fetch_unit_imp/PC_reg<18>
                                                       Fetch_unit_imp/Mmux_PC_mux_out20
    SLICE_X24Y29.G2      net (fanout=1)        0.377   rdbk8_line<18>
    SLICE_X24Y29.F5      Tif5                  0.896   hostintf/Host_RDBK_data<18>
                                                       hostintf/Mmux_Host_RDBK_data_727
                                                       hostintf/Mmux_Host_RDBK_data_5_f5_17
    SLICE_X24Y28.FXINB   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_5_f518
    SLICE_X24Y28.FX      Tinbfx                0.315   hostintf/Mmux_Host_RDBK_data_4_f59
                                                       hostintf/Mmux_Host_RDBK_data_3_f6_8
    SLICE_X24Y29.FXINA   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_3_f69
    SLICE_X24Y29.Y       Tif6y                 0.354   hostintf/Host_RDBK_data<18>
                                                       hostintf/Mmux_Host_RDBK_data_2_f7_8
    SLICE_X14Y38.G4      net (fanout=1)        1.214   hostintf/Host_RDBK_data<18>
    SLICE_X14Y38.Y       Tilo                  0.660   hostintf/Tx_data_reg<18>
                                                       hostintf/Host_MIPS_rd_data<18>_SW0_SW0
    SLICE_X14Y38.F1      net (fanout=1)        0.381   hostintf/Host_MIPS_rd_data<18>_SW0_SW0/O
    SLICE_X14Y38.CLK     Tfck                  0.776   hostintf/Tx_data_reg<18>
                                                       hostintf/Host_MIPS_rd_data<18>
                                                       hostintf/Tx_data_reg_18
    -------------------------------------------------  ---------------------------
    Total                                     15.241ns (8.642ns logic, 6.599ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A (RAM)
  Destination:          hostintf/Tx_data_reg_18 (FF)
  Requirement:          30.000ns
  Data Path Delay:      15.212ns (Levels of Logic = 9)
  Clock Path Skew:      -0.024ns (0.025 - 0.049)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A to hostintf/Tx_data_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOA12    Tbcko                 2.446   hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2
                                                       hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A
    SLICE_X12Y20.F1      net (fanout=1)        0.949   hostintf/IMem_in_host_intf/MIPS_IMem_rd_data_regular<30>
    SLICE_X12Y20.X       Tilo                  0.660   IMem_rd_data<30>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data241
    SLICE_X22Y28.G4      net (fanout=3)        1.526   IMem_rd_data<30>
    SLICE_X22Y28.Y       Tilo                  0.660   rdbk7_line<0>
                                                       Fetch_unit_imp/PC_Source<1>21_1
    SLICE_X18Y22.F4      net (fanout=9)        0.778   Fetch_unit_imp/PC_Source<1>21
    SLICE_X18Y22.X       Tif5x                 1.000   Fetch_unit_imp/N1
                                                       Fetch_unit_imp/Mmux_PC_mux_out1021_G
                                                       Fetch_unit_imp/Mmux_PC_mux_out1021
    SLICE_X26Y28.G4      net (fanout=20)       1.220   Fetch_unit_imp/N1
    SLICE_X26Y28.X       Tif5x                 1.000   Fetch_unit_imp/PC_reg<18>
                                                       Fetch_unit_imp/Mmux_PC_mux_out20_F
                                                       Fetch_unit_imp/Mmux_PC_mux_out20
    SLICE_X24Y29.G2      net (fanout=1)        0.377   rdbk8_line<18>
    SLICE_X24Y29.F5      Tif5                  0.896   hostintf/Host_RDBK_data<18>
                                                       hostintf/Mmux_Host_RDBK_data_727
                                                       hostintf/Mmux_Host_RDBK_data_5_f5_17
    SLICE_X24Y28.FXINB   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_5_f518
    SLICE_X24Y28.FX      Tinbfx                0.315   hostintf/Mmux_Host_RDBK_data_4_f59
                                                       hostintf/Mmux_Host_RDBK_data_3_f6_8
    SLICE_X24Y29.FXINA   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_3_f69
    SLICE_X24Y29.Y       Tif6y                 0.354   hostintf/Host_RDBK_data<18>
                                                       hostintf/Mmux_Host_RDBK_data_2_f7_8
    SLICE_X14Y38.G4      net (fanout=1)        1.214   hostintf/Host_RDBK_data<18>
    SLICE_X14Y38.Y       Tilo                  0.660   hostintf/Tx_data_reg<18>
                                                       hostintf/Host_MIPS_rd_data<18>_SW0_SW0
    SLICE_X14Y38.F1      net (fanout=1)        0.381   hostintf/Host_MIPS_rd_data<18>_SW0_SW0/O
    SLICE_X14Y38.CLK     Tfck                  0.776   hostintf/Tx_data_reg<18>
                                                       hostintf/Host_MIPS_rd_data<18>
                                                       hostintf/Tx_data_reg_18
    -------------------------------------------------  ---------------------------
    Total                                     15.212ns (8.767ns logic, 6.445ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock_divider_half_ck_signal = PERIOD TIMEGRP
        "clock_divider/half_ck_signal" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point hostintf/UART_TOP/receiver_entity/Data_out_reg_5 (SLICE_X39Y52.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.834ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hostintf/UART_TOP/receiver_entity/Data_in_reg_5 (FF)
  Destination:          hostintf/UART_TOP/receiver_entity/Data_out_reg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.834ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CK rising at 30.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: hostintf/UART_TOP/receiver_entity/Data_in_reg_5 to hostintf/UART_TOP/receiver_entity/Data_out_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y52.XQ      Tcko                  0.412   hostintf/UART_TOP/receiver_entity/Data_in_reg<5>
                                                       hostintf/UART_TOP/receiver_entity/Data_in_reg_5
    SLICE_X39Y52.BX      net (fanout=2)        0.342   hostintf/UART_TOP/receiver_entity/Data_in_reg<5>
    SLICE_X39Y52.CLK     Tckdi       (-Th)    -0.080   hostintf/UART_TOP/receiver_entity/Data_out_reg<5>
                                                       hostintf/UART_TOP/receiver_entity/Data_out_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.834ns (0.492ns logic, 0.342ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Paths for end point hostintf/UART_TOP/receiver_entity/Data_out_reg_1 (SLICE_X35Y53.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.846ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hostintf/UART_TOP/receiver_entity/Data_in_reg_1 (FF)
  Destination:          hostintf/UART_TOP/receiver_entity/Data_out_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.846ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CK rising at 30.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: hostintf/UART_TOP/receiver_entity/Data_in_reg_1 to hostintf/UART_TOP/receiver_entity/Data_out_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y52.XQ      Tcko                  0.411   hostintf/UART_TOP/receiver_entity/Data_in_reg<1>
                                                       hostintf/UART_TOP/receiver_entity/Data_in_reg_1
    SLICE_X35Y53.BX      net (fanout=2)        0.355   hostintf/UART_TOP/receiver_entity/Data_in_reg<1>
    SLICE_X35Y53.CLK     Tckdi       (-Th)    -0.080   hostintf/UART_TOP/receiver_entity/Data_out_reg<1>
                                                       hostintf/UART_TOP/receiver_entity/Data_out_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.846ns (0.491ns logic, 0.355ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd58 (SLICE_X3Y13.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.848ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd59 (FF)
  Destination:          hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd58 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.848ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CK rising at 30.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd59 to hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y12.YQ       Tcko                  0.409   hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd60
                                                       hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd59
    SLICE_X3Y13.BX       net (fanout=2)        0.359   hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd59
    SLICE_X3Y13.CLK      Tckdi       (-Th)    -0.080   hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd58
                                                       hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd58
    -------------------------------------------------  ---------------------------
    Total                                      0.848ns (0.489ns logic, 0.359ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_divider_half_ck_signal = PERIOD TIMEGRP
        "clock_divider/half_ck_signal" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: Fetch_unit_imp/PC_plus_4_pID<2>/SR
  Logical resource: Fetch_unit_imp/PC_plus_4_pID_2/SR
  Location pin: SLICE_X31Y20.SR
  Clock network: RESET
--------------------------------------------------------------------------------
Slack: 27.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: Fetch_unit_imp/PC_plus_4_pID<2>/SR
  Logical resource: Fetch_unit_imp/PC_plus_4_pID_2/SR
  Location pin: SLICE_X31Y20.SR
  Clock network: RESET
--------------------------------------------------------------------------------
Slack: 27.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: Fetch_unit_imp/PC_plus_4_pID<2>/SR
  Logical resource: Fetch_unit_imp/PC_plus_4_pID_3/SR
  Location pin: SLICE_X31Y20.SR
  Clock network: RESET
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CK_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CK_50MHz       |    1.946|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 54168 paths, 0 nets, and 6153 connections

Design statistics:
   Minimum period:  15.535ns{1}   (Maximum frequency:  64.371MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon May 06 15:57:04 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4545 MB



