/* Definition for CPU ID */
#define XPAR_CPU_ID 0

/* Definitions for peripheral PS7_CORTEXA9_0 */
#define XPAR_PS7_CORTEXA9_0_CPU_CLK_FREQ_HZ 666666687


/******************************************************************/

/* Canonical definitions for peripheral PS7_CORTEXA9_0 */
#define XPAR_CPU_CORTEXA9_0_CPU_CLK_FREQ_HZ 666666687


/******************************************************************/

#include "xparameters_ps.h"

#define STDIN_BASEADDRESS 0xE0001000
#define STDOUT_BASEADDRESS 0xE0001000

/******************************************************************/

/* Definitions for driver AXIVDMA */
#define XPAR_XAXIVDMA_NUM_INSTANCES 1

/* Definitions for peripheral HDMI_IN_PROC_AXI_VDMA_NEW */
#define XPAR_HDMI_IN_PROC_AXI_VDMA_NEW_DEVICE_ID 0
#define XPAR_HDMI_IN_PROC_AXI_VDMA_NEW_BASEADDR 0x43000000
#define XPAR_HDMI_IN_PROC_AXI_VDMA_NEW_HIGHADDR 0x4300FFFF
#define XPAR_HDMI_IN_PROC_AXI_VDMA_NEW_NUM_FSTORES 3
#define XPAR_HDMI_IN_PROC_AXI_VDMA_NEW_INCLUDE_MM2S 1
#define XPAR_HDMI_IN_PROC_AXI_VDMA_NEW_INCLUDE_MM2S_DRE 0
#define XPAR_HDMI_IN_PROC_AXI_VDMA_NEW_M_AXI_MM2S_DATA_WIDTH 64
#define XPAR_HDMI_IN_PROC_AXI_VDMA_NEW_INCLUDE_S2MM 1
#define XPAR_HDMI_IN_PROC_AXI_VDMA_NEW_INCLUDE_S2MM_DRE 0
#define XPAR_HDMI_IN_PROC_AXI_VDMA_NEW_M_AXI_S2MM_DATA_WIDTH 32
#define XPAR_HDMI_IN_PROC_AXI_VDMA_NEW_AXI_MM2S_ACLK_FREQ_HZ 0
#define XPAR_HDMI_IN_PROC_AXI_VDMA_NEW_AXI_S2MM_ACLK_FREQ_HZ 0
#define XPAR_HDMI_IN_PROC_AXI_VDMA_NEW_MM2S_GENLOCK_MODE 3
#define XPAR_HDMI_IN_PROC_AXI_VDMA_NEW_MM2S_GENLOCK_NUM_MASTERS 1
#define XPAR_HDMI_IN_PROC_AXI_VDMA_NEW_S2MM_GENLOCK_MODE 2
#define XPAR_HDMI_IN_PROC_AXI_VDMA_NEW_S2MM_GENLOCK_NUM_MASTERS 1
#define XPAR_HDMI_IN_PROC_AXI_VDMA_NEW_INCLUDE_SG 0
#define XPAR_HDMI_IN_PROC_AXI_VDMA_NEW_ENABLE_VIDPRMTR_READS 1
#define XPAR_HDMI_IN_PROC_AXI_VDMA_NEW_USE_FSYNC 1
#define XPAR_HDMI_IN_PROC_AXI_VDMA_NEW_FLUSH_ON_FSYNC 1
#define XPAR_HDMI_IN_PROC_AXI_VDMA_NEW_MM2S_LINEBUFFER_DEPTH 512
#define XPAR_HDMI_IN_PROC_AXI_VDMA_NEW_S2MM_LINEBUFFER_DEPTH 512
#define XPAR_HDMI_IN_PROC_AXI_VDMA_NEW_INCLUDE_INTERNAL_GENLOCK 1
#define XPAR_HDMI_IN_PROC_AXI_VDMA_NEW_S2MM_SOF_ENABLE 1
#define XPAR_HDMI_IN_PROC_AXI_VDMA_NEW_M_AXIS_MM2S_TDATA_WIDTH 16
#define XPAR_HDMI_IN_PROC_AXI_VDMA_NEW_S_AXIS_S2MM_TDATA_WIDTH 16
#define XPAR_HDMI_IN_PROC_AXI_VDMA_NEW_ENABLE_DEBUG_INFO_1 0
#define XPAR_HDMI_IN_PROC_AXI_VDMA_NEW_ENABLE_DEBUG_INFO_5 0
#define XPAR_HDMI_IN_PROC_AXI_VDMA_NEW_ENABLE_DEBUG_INFO_6 1
#define XPAR_HDMI_IN_PROC_AXI_VDMA_NEW_ENABLE_DEBUG_INFO_7 1
#define XPAR_HDMI_IN_PROC_AXI_VDMA_NEW_ENABLE_DEBUG_INFO_9 0
#define XPAR_HDMI_IN_PROC_AXI_VDMA_NEW_ENABLE_DEBUG_INFO_13 0
#define XPAR_HDMI_IN_PROC_AXI_VDMA_NEW_ENABLE_DEBUG_INFO_14 1
#define XPAR_HDMI_IN_PROC_AXI_VDMA_NEW_ENABLE_DEBUG_INFO_15 1
#define XPAR_HDMI_IN_PROC_AXI_VDMA_NEW_ENABLE_DEBUG_ALL 0
#define XPAR_HDMI_IN_PROC_AXI_VDMA_NEW_ADDR_WIDTH 32


/******************************************************************/

/* Canonical definitions for peripheral HDMI_IN_PROC_AXI_VDMA_NEW */
#define XPAR_AXIVDMA_0_DEVICE_ID XPAR_HDMI_IN_PROC_AXI_VDMA_NEW_DEVICE_ID
#define XPAR_AXIVDMA_0_BASEADDR 0x43000000
#define XPAR_AXIVDMA_0_HIGHADDR 0x4300FFFF
#define XPAR_AXIVDMA_0_NUM_FSTORES 3
#define XPAR_AXIVDMA_0_INCLUDE_MM2S 1
#define XPAR_AXIVDMA_0_INCLUDE_MM2S_DRE 0
#define XPAR_AXIVDMA_0_M_AXI_MM2S_DATA_WIDTH 64
#define XPAR_AXIVDMA_0_INCLUDE_S2MM 1
#define XPAR_AXIVDMA_0_INCLUDE_S2MM_DRE 0
#define XPAR_AXIVDMA_0_M_AXI_S2MM_DATA_WIDTH 32
#define XPAR_AXIVDMA_0_AXI_MM2S_ACLK_FREQ_HZ 0
#define XPAR_AXIVDMA_0_AXI_S2MM_ACLK_FREQ_HZ 0
#define XPAR_AXIVDMA_0_MM2S_GENLOCK_MODE 3
#define XPAR_AXIVDMA_0_MM2S_GENLOCK_NUM_MASTERS 1
#define XPAR_AXIVDMA_0_S2MM_GENLOCK_MODE 2
#define XPAR_AXIVDMA_0_S2MM_GENLOCK_NUM_MASTERS 1
#define XPAR_AXIVDMA_0_INCLUDE_SG 0
#define XPAR_AXIVDMA_0_ENABLE_VIDPRMTR_READS 1
#define XPAR_AXIVDMA_0_USE_FSYNC 1
#define XPAR_AXIVDMA_0_FLUSH_ON_FSYNC 1
#define XPAR_AXIVDMA_0_MM2S_LINEBUFFER_DEPTH 512
#define XPAR_AXIVDMA_0_S2MM_LINEBUFFER_DEPTH 512
#define XPAR_AXIVDMA_0_INCLUDE_INTERNAL_GENLOCK 1
#define XPAR_AXIVDMA_0_S2MM_SOF_ENABLE 1
#define XPAR_AXIVDMA_0_M_AXIS_MM2S_TDATA_WIDTH 16
#define XPAR_AXIVDMA_0_S_AXIS_S2MM_TDATA_WIDTH 16
#define XPAR_AXIVDMA_0_ENABLE_DEBUG_INFO_1 0
#define XPAR_AXIVDMA_0_ENABLE_DEBUG_INFO_5 0
#define XPAR_AXIVDMA_0_ENABLE_DEBUG_INFO_6 1
#define XPAR_AXIVDMA_0_ENABLE_DEBUG_INFO_7 1
#define XPAR_AXIVDMA_0_ENABLE_DEBUG_INFO_9 0
#define XPAR_AXIVDMA_0_ENABLE_DEBUG_INFO_13 0
#define XPAR_AXIVDMA_0_ENABLE_DEBUG_INFO_14 1
#define XPAR_AXIVDMA_0_ENABLE_DEBUG_INFO_15 1
#define XPAR_AXIVDMA_0_ENABLE_DEBUG_ALL 0
#define XPAR_AXIVDMA_0_c_addr_width 32


/******************************************************************/

/* Definitions for driver CANPS */
#define XPAR_XCANPS_NUM_INSTANCES 1

/* Definitions for peripheral PS7_CAN_0 */
#define XPAR_PS7_CAN_0_DEVICE_ID 0
#define XPAR_PS7_CAN_0_BASEADDR 0xE0008000
#define XPAR_PS7_CAN_0_HIGHADDR 0xE0008FFF
#define XPAR_PS7_CAN_0_CAN_CLK_FREQ_HZ 23809523


/******************************************************************/

/* Canonical definitions for peripheral PS7_CAN_0 */
#define XPAR_XCANPS_0_DEVICE_ID XPAR_PS7_CAN_0_DEVICE_ID
#define XPAR_XCANPS_0_BASEADDR 0xE0008000
#define XPAR_XCANPS_0_HIGHADDR 0xE0008FFF
#define XPAR_XCANPS_0_CAN_CLK_FREQ_HZ 23809523


/******************************************************************/


/* Definitions for peripheral PS7_DDR_0 */
#define XPAR_PS7_DDR_0_S_AXI_BASEADDR 0x00100000
#define XPAR_PS7_DDR_0_S_AXI_HIGHADDR 0x3FFFFFFF


/******************************************************************/

/* Definitions for driver DEVCFG */
#define XPAR_XDCFG_NUM_INSTANCES 1

/* Definitions for peripheral PS7_DEV_CFG_0 */
#define XPAR_PS7_DEV_CFG_0_DEVICE_ID 0
#define XPAR_PS7_DEV_CFG_0_BASEADDR 0xF8007000
#define XPAR_PS7_DEV_CFG_0_HIGHADDR 0xF80070FF


/******************************************************************/

/* Canonical definitions for peripheral PS7_DEV_CFG_0 */
#define XPAR_XDCFG_0_DEVICE_ID XPAR_PS7_DEV_CFG_0_DEVICE_ID
#define XPAR_XDCFG_0_BASEADDR 0xF8007000
#define XPAR_XDCFG_0_HIGHADDR 0xF80070FF


/******************************************************************/

/* Definitions for driver DMAPS */
#define XPAR_XDMAPS_NUM_INSTANCES 2

/* Definitions for peripheral PS7_DMA_NS */
#define XPAR_PS7_DMA_NS_DEVICE_ID 0
#define XPAR_PS7_DMA_NS_BASEADDR 0xF8004000
#define XPAR_PS7_DMA_NS_HIGHADDR 0xF8004FFF


/* Definitions for peripheral PS7_DMA_S */
#define XPAR_PS7_DMA_S_DEVICE_ID 1
#define XPAR_PS7_DMA_S_BASEADDR 0xF8003000
#define XPAR_PS7_DMA_S_HIGHADDR 0xF8003FFF


/******************************************************************/

/* Canonical definitions for peripheral PS7_DMA_NS */
#define XPAR_XDMAPS_0_DEVICE_ID XPAR_PS7_DMA_NS_DEVICE_ID
#define XPAR_XDMAPS_0_BASEADDR 0xF8004000
#define XPAR_XDMAPS_0_HIGHADDR 0xF8004FFF

/* Canonical definitions for peripheral PS7_DMA_S */
#define XPAR_XDMAPS_1_DEVICE_ID XPAR_PS7_DMA_S_DEVICE_ID
#define XPAR_XDMAPS_1_BASEADDR 0xF8003000
#define XPAR_XDMAPS_1_HIGHADDR 0xF8003FFF


/******************************************************************/

/* Definitions for driver EMACPS */
#define XPAR_XEMACPS_NUM_INSTANCES 1

/* Definitions for peripheral PS7_ETHERNET_0 */
#define XPAR_PS7_ETHERNET_0_DEVICE_ID 0
#define XPAR_PS7_ETHERNET_0_BASEADDR 0xE000B000
#define XPAR_PS7_ETHERNET_0_HIGHADDR 0xE000BFFF
#define XPAR_PS7_ETHERNET_0_ENET_CLK_FREQ_HZ 25000000
#define XPAR_PS7_ETHERNET_0_ENET_SLCR_1000MBPS_DIV0 12
#define XPAR_PS7_ETHERNET_0_ENET_SLCR_1000MBPS_DIV1 1
#define XPAR_PS7_ETHERNET_0_ENET_SLCR_100MBPS_DIV0 12
#define XPAR_PS7_ETHERNET_0_ENET_SLCR_100MBPS_DIV1 5
#define XPAR_PS7_ETHERNET_0_ENET_SLCR_10MBPS_DIV0 12
#define XPAR_PS7_ETHERNET_0_ENET_SLCR_10MBPS_DIV1 50


/******************************************************************/

/* Canonical definitions for peripheral PS7_ETHERNET_0 */
#define XPAR_XEMACPS_0_DEVICE_ID XPAR_PS7_ETHERNET_0_DEVICE_ID
#define XPAR_XEMACPS_0_BASEADDR 0xE000B000
#define XPAR_XEMACPS_0_HIGHADDR 0xE000BFFF
#define XPAR_XEMACPS_0_ENET_CLK_FREQ_HZ 25000000
#define XPAR_XEMACPS_0_ENET_SLCR_1000Mbps_DIV0 12
#define XPAR_XEMACPS_0_ENET_SLCR_1000Mbps_DIV1 1
#define XPAR_XEMACPS_0_ENET_SLCR_100Mbps_DIV0 12
#define XPAR_XEMACPS_0_ENET_SLCR_100Mbps_DIV1 5
#define XPAR_XEMACPS_0_ENET_SLCR_10Mbps_DIV0 12
#define XPAR_XEMACPS_0_ENET_SLCR_10Mbps_DIV1 50


/******************************************************************/


/* Definitions for peripheral PS7_AFI_0 */
#define XPAR_PS7_AFI_0_S_AXI_BASEADDR 0xF8008000
#define XPAR_PS7_AFI_0_S_AXI_HIGHADDR 0xF8008FFF


/* Definitions for peripheral PS7_AFI_1 */
#define XPAR_PS7_AFI_1_S_AXI_BASEADDR 0xF8009000
#define XPAR_PS7_AFI_1_S_AXI_HIGHADDR 0xF8009FFF


/* Definitions for peripheral PS7_AFI_2 */
#define XPAR_PS7_AFI_2_S_AXI_BASEADDR 0xF800A000
#define XPAR_PS7_AFI_2_S_AXI_HIGHADDR 0xF800AFFF


/* Definitions for peripheral PS7_AFI_3 */
#define XPAR_PS7_AFI_3_S_AXI_BASEADDR 0xF800B000
#define XPAR_PS7_AFI_3_S_AXI_HIGHADDR 0xF800BFFF


/* Definitions for peripheral PS7_DDRC_0 */
#define XPAR_PS7_DDRC_0_S_AXI_BASEADDR 0xF8006000
#define XPAR_PS7_DDRC_0_S_AXI_HIGHADDR 0xF8006FFF


/* Definitions for peripheral PS7_GLOBALTIMER_0 */
#define XPAR_PS7_GLOBALTIMER_0_S_AXI_BASEADDR 0xF8F00200
#define XPAR_PS7_GLOBALTIMER_0_S_AXI_HIGHADDR 0xF8F002FF


/* Definitions for peripheral PS7_GPV_0 */
#define XPAR_PS7_GPV_0_S_AXI_BASEADDR 0xF8900000
#define XPAR_PS7_GPV_0_S_AXI_HIGHADDR 0xF89FFFFF


/* Definitions for peripheral PS7_INTC_DIST_0 */
#define XPAR_PS7_INTC_DIST_0_S_AXI_BASEADDR 0xF8F01000
#define XPAR_PS7_INTC_DIST_0_S_AXI_HIGHADDR 0xF8F01FFF


/* Definitions for peripheral PS7_IOP_BUS_CONFIG_0 */
#define XPAR_PS7_IOP_BUS_CONFIG_0_S_AXI_BASEADDR 0xE0200000
#define XPAR_PS7_IOP_BUS_CONFIG_0_S_AXI_HIGHADDR 0xE0200FFF


/* Definitions for peripheral PS7_L2CACHEC_0 */
#define XPAR_PS7_L2CACHEC_0_S_AXI_BASEADDR 0xF8F02000
#define XPAR_PS7_L2CACHEC_0_S_AXI_HIGHADDR 0xF8F02FFF


/* Definitions for peripheral PS7_OCMC_0 */
#define XPAR_PS7_OCMC_0_S_AXI_BASEADDR 0xF800C000
#define XPAR_PS7_OCMC_0_S_AXI_HIGHADDR 0xF800CFFF


/* Definitions for peripheral PS7_PL310_0 */
#define XPAR_PS7_PL310_0_S_AXI_BASEADDR 0xF8F02000
#define XPAR_PS7_PL310_0_S_AXI_HIGHADDR 0xF8F02FFF


/* Definitions for peripheral PS7_PMU_0 */
#define XPAR_PS7_PMU_0_S_AXI_BASEADDR 0xF8891000
#define XPAR_PS7_PMU_0_S_AXI_HIGHADDR 0xF8891FFF
#define XPAR_PS7_PMU_0_PMU1_S_AXI_BASEADDR 0xF8893000
#define XPAR_PS7_PMU_0_PMU1_S_AXI_HIGHADDR 0xF8893FFF


/* Definitions for peripheral PS7_QSPI_LINEAR_0 */
#define XPAR_PS7_QSPI_LINEAR_0_S_AXI_BASEADDR 0xFC000000
#define XPAR_PS7_QSPI_LINEAR_0_S_AXI_HIGHADDR 0xFCFFFFFF


/* Definitions for peripheral PS7_RAM_0 */
#define XPAR_PS7_RAM_0_S_AXI_BASEADDR 0x00000000
#define XPAR_PS7_RAM_0_S_AXI_HIGHADDR 0x0003FFFF


/* Definitions for peripheral PS7_RAM_1 */
#define XPAR_PS7_RAM_1_S_AXI_BASEADDR 0xFFFC0000
#define XPAR_PS7_RAM_1_S_AXI_HIGHADDR 0xFFFFFFFF


/* Definitions for peripheral PS7_SCUC_0 */
#define XPAR_PS7_SCUC_0_S_AXI_BASEADDR 0xF8F00000
#define XPAR_PS7_SCUC_0_S_AXI_HIGHADDR 0xF8F000FC


/* Definitions for peripheral PS7_SLCR_0 */
#define XPAR_PS7_SLCR_0_S_AXI_BASEADDR 0xF8000000
#define XPAR_PS7_SLCR_0_S_AXI_HIGHADDR 0xF8000FFF


/******************************************************************/

/* Definitions for driver GPIO */
#define XPAR_XGPIO_NUM_INSTANCES 1

/* Definitions for peripheral HDMI_IN_PROC_V_PROC_SS_0_RESET_SEL_AXIS */
#define XPAR_HDMI_IN_PROC_V_PROC_SS_0_RESET_SEL_AXIS_BASEADDR 0x00000000
#define XPAR_HDMI_IN_PROC_V_PROC_SS_0_RESET_SEL_AXIS_HIGHADDR 0x0000FFFF
#define XPAR_HDMI_IN_PROC_V_PROC_SS_0_RESET_SEL_AXIS_DEVICE_ID 0
#define XPAR_HDMI_IN_PROC_V_PROC_SS_0_RESET_SEL_AXIS_INTERRUPT_PRESENT 0
#define XPAR_HDMI_IN_PROC_V_PROC_SS_0_RESET_SEL_AXIS_IS_DUAL 0


/******************************************************************/

/* Canonical definitions for peripheral HDMI_IN_PROC_V_PROC_SS_0_RESET_SEL_AXIS */
#define XPAR_GPIO_0_BASEADDR 0x00000000
#define XPAR_GPIO_0_HIGHADDR 0x0000FFFF
#define XPAR_GPIO_0_DEVICE_ID XPAR_HDMI_IN_PROC_V_PROC_SS_0_RESET_SEL_AXIS_DEVICE_ID
#define XPAR_GPIO_0_INTERRUPT_PRESENT 0
#define XPAR_GPIO_0_IS_DUAL 0


/******************************************************************/

/* Definitions for driver GPIOPS */
#define XPAR_XGPIOPS_NUM_INSTANCES 1

/* Definitions for peripheral PS7_GPIO_0 */
#define XPAR_PS7_GPIO_0_DEVICE_ID 0
#define XPAR_PS7_GPIO_0_BASEADDR 0xE000A000
#define XPAR_PS7_GPIO_0_HIGHADDR 0xE000AFFF


/******************************************************************/

/* Canonical definitions for peripheral PS7_GPIO_0 */
#define XPAR_XGPIOPS_0_DEVICE_ID XPAR_PS7_GPIO_0_DEVICE_ID
#define XPAR_XGPIOPS_0_BASEADDR 0xE000A000
#define XPAR_XGPIOPS_0_HIGHADDR 0xE000AFFF


/******************************************************************/

/* Definitions for driver IIC */
#define XPAR_XIIC_NUM_INSTANCES 1

/* Definitions for peripheral CONTROL_PATH_AXI_IIC_0 */
#define XPAR_CONTROL_PATH_AXI_IIC_0_DEVICE_ID 0
#define XPAR_CONTROL_PATH_AXI_IIC_0_BASEADDR 0x41600000
#define XPAR_CONTROL_PATH_AXI_IIC_0_HIGHADDR 0x4160FFFF
#define XPAR_CONTROL_PATH_AXI_IIC_0_TEN_BIT_ADR 0
#define XPAR_CONTROL_PATH_AXI_IIC_0_GPO_WIDTH 1


/******************************************************************/

/* Canonical definitions for peripheral CONTROL_PATH_AXI_IIC_0 */
#define XPAR_IIC_0_DEVICE_ID XPAR_CONTROL_PATH_AXI_IIC_0_DEVICE_ID
#define XPAR_IIC_0_BASEADDR 0x41600000
#define XPAR_IIC_0_HIGHADDR 0x4160FFFF
#define XPAR_IIC_0_TEN_BIT_ADR 0
#define XPAR_IIC_0_GPO_WIDTH 1


/******************************************************************/

/* Definitions for driver IICPS */
#define XPAR_XIICPS_NUM_INSTANCES 1

/* Definitions for peripheral PS7_I2C_0 */
#define XPAR_PS7_I2C_0_DEVICE_ID 0
#define XPAR_PS7_I2C_0_BASEADDR 0xE0004000
#define XPAR_PS7_I2C_0_HIGHADDR 0xE0004FFF
#define XPAR_PS7_I2C_0_I2C_CLK_FREQ_HZ 111111115


/******************************************************************/

/* Canonical definitions for peripheral PS7_I2C_0 */
#define XPAR_XIICPS_0_DEVICE_ID XPAR_PS7_I2C_0_DEVICE_ID
#define XPAR_XIICPS_0_BASEADDR 0xE0004000
#define XPAR_XIICPS_0_HIGHADDR 0xE0004FFF
#define XPAR_XIICPS_0_I2C_CLK_FREQ_HZ 111111115


/******************************************************************/

/* Definitions for driver QSPIPS */
#define XPAR_XQSPIPS_NUM_INSTANCES 1

/* Definitions for peripheral PS7_QSPI_0 */
#define XPAR_PS7_QSPI_0_DEVICE_ID 0
#define XPAR_PS7_QSPI_0_BASEADDR 0xE000D000
#define XPAR_PS7_QSPI_0_HIGHADDR 0xE000DFFF
#define XPAR_PS7_QSPI_0_QSPI_CLK_FREQ_HZ 187500000
#define XPAR_PS7_QSPI_0_QSPI_MODE 0


/******************************************************************/

/* Canonical definitions for peripheral PS7_QSPI_0 */
#define XPAR_XQSPIPS_0_DEVICE_ID XPAR_PS7_QSPI_0_DEVICE_ID
#define XPAR_XQSPIPS_0_BASEADDR 0xE000D000
#define XPAR_XQSPIPS_0_HIGHADDR 0xE000DFFF
#define XPAR_XQSPIPS_0_QSPI_CLK_FREQ_HZ 187500000
#define XPAR_XQSPIPS_0_QSPI_MODE 0


/******************************************************************/

/* Definitions for driver SCUGIC */
#define XPAR_XSCUGIC_NUM_INSTANCES 1

/* Definitions for peripheral PS7_SCUGIC_0 */
#define XPAR_PS7_SCUGIC_0_DEVICE_ID 0
#define XPAR_PS7_SCUGIC_0_BASEADDR 0xF8F00100
#define XPAR_PS7_SCUGIC_0_HIGHADDR 0xF8F001FF
#define XPAR_PS7_SCUGIC_0_DIST_BASEADDR 0xF8F01000


/******************************************************************/

/* Canonical definitions for peripheral PS7_SCUGIC_0 */
#define XPAR_SCUGIC_0_DEVICE_ID 0
#define XPAR_SCUGIC_0_CPU_BASEADDR 0xF8F00100
#define XPAR_SCUGIC_0_CPU_HIGHADDR 0xF8F001FF
#define XPAR_SCUGIC_0_DIST_BASEADDR 0xF8F01000


/******************************************************************/

/* Definitions for driver SCUTIMER */
#define XPAR_XSCUTIMER_NUM_INSTANCES 1

/* Definitions for peripheral PS7_SCUTIMER_0 */
#define XPAR_PS7_SCUTIMER_0_DEVICE_ID 0
#define XPAR_PS7_SCUTIMER_0_BASEADDR 0xF8F00600
#define XPAR_PS7_SCUTIMER_0_HIGHADDR 0xF8F0061F


/******************************************************************/

/* Canonical definitions for peripheral PS7_SCUTIMER_0 */
#define XPAR_XSCUTIMER_0_DEVICE_ID XPAR_PS7_SCUTIMER_0_DEVICE_ID
#define XPAR_XSCUTIMER_0_BASEADDR 0xF8F00600
#define XPAR_XSCUTIMER_0_HIGHADDR 0xF8F0061F


/******************************************************************/

/* Definitions for driver SCUWDT */
#define XPAR_XSCUWDT_NUM_INSTANCES 1

/* Definitions for peripheral PS7_SCUWDT_0 */
#define XPAR_PS7_SCUWDT_0_DEVICE_ID 0
#define XPAR_PS7_SCUWDT_0_BASEADDR 0xF8F00620
#define XPAR_PS7_SCUWDT_0_HIGHADDR 0xF8F006FF


/******************************************************************/

/* Canonical definitions for peripheral PS7_SCUWDT_0 */
#define XPAR_SCUWDT_0_DEVICE_ID XPAR_PS7_SCUWDT_0_DEVICE_ID
#define XPAR_SCUWDT_0_BASEADDR 0xF8F00620
#define XPAR_SCUWDT_0_HIGHADDR 0xF8F006FF


/******************************************************************/

/* Definitions for driver SDPS */
#define XPAR_XSDPS_NUM_INSTANCES 1

/* Definitions for peripheral PS7_SD_0 */
#define XPAR_PS7_SD_0_DEVICE_ID 0
#define XPAR_PS7_SD_0_BASEADDR 0xE0100000
#define XPAR_PS7_SD_0_HIGHADDR 0xE0100FFF
#define XPAR_PS7_SD_0_SDIO_CLK_FREQ_HZ 50000000
#define XPAR_PS7_SD_0_HAS_CD 1
#define XPAR_PS7_SD_0_HAS_WP 1


/******************************************************************/

/* Canonical definitions for peripheral PS7_SD_0 */
#define XPAR_XSDPS_0_DEVICE_ID XPAR_PS7_SD_0_DEVICE_ID
#define XPAR_XSDPS_0_BASEADDR 0xE0100000
#define XPAR_XSDPS_0_HIGHADDR 0xE0100FFF
#define XPAR_XSDPS_0_SDIO_CLK_FREQ_HZ 50000000
#define XPAR_XSDPS_0_HAS_CD 1
#define XPAR_XSDPS_0_HAS_WP 1


/******************************************************************/

/* Definitions for driver TTCPS */
#define XPAR_XTTCPS_NUM_INSTANCES 3

/* Definitions for peripheral PS7_TTC_0 */
#define XPAR_PS7_TTC_0_DEVICE_ID 0
#define XPAR_PS7_TTC_0_BASEADDR 0XF8001000
#define XPAR_PS7_TTC_0_TTC_CLK_FREQ_HZ 111111115
#define XPAR_PS7_TTC_0_TTC_CLK_CLKSRC 0
#define XPAR_PS7_TTC_1_DEVICE_ID 1
#define XPAR_PS7_TTC_1_BASEADDR 0XF8001004
#define XPAR_PS7_TTC_1_TTC_CLK_FREQ_HZ 111111115
#define XPAR_PS7_TTC_1_TTC_CLK_CLKSRC 0
#define XPAR_PS7_TTC_2_DEVICE_ID 2
#define XPAR_PS7_TTC_2_BASEADDR 0XF8001008
#define XPAR_PS7_TTC_2_TTC_CLK_FREQ_HZ 111111115
#define XPAR_PS7_TTC_2_TTC_CLK_CLKSRC 0


/******************************************************************/

/* Canonical definitions for peripheral PS7_TTC_0 */
#define XPAR_XTTCPS_0_DEVICE_ID XPAR_PS7_TTC_0_DEVICE_ID
#define XPAR_XTTCPS_0_BASEADDR 0xF8001000
#define XPAR_XTTCPS_0_TTC_CLK_FREQ_HZ 111111115
#define XPAR_XTTCPS_0_TTC_CLK_CLKSRC 0

#define XPAR_XTTCPS_1_DEVICE_ID XPAR_PS7_TTC_1_DEVICE_ID
#define XPAR_XTTCPS_1_BASEADDR 0xF8001004
#define XPAR_XTTCPS_1_TTC_CLK_FREQ_HZ 111111115
#define XPAR_XTTCPS_1_TTC_CLK_CLKSRC 0

#define XPAR_XTTCPS_2_DEVICE_ID XPAR_PS7_TTC_2_DEVICE_ID
#define XPAR_XTTCPS_2_BASEADDR 0xF8001008
#define XPAR_XTTCPS_2_TTC_CLK_FREQ_HZ 111111115
#define XPAR_XTTCPS_2_TTC_CLK_CLKSRC 0


/******************************************************************/

/* Definitions for driver UARTPS */
#define XPAR_XUARTPS_NUM_INSTANCES 1

/* Definitions for peripheral PS7_UART_1 */
#define XPAR_PS7_UART_1_DEVICE_ID 0
#define XPAR_PS7_UART_1_BASEADDR 0xE0001000
#define XPAR_PS7_UART_1_HIGHADDR 0xE0001FFF
#define XPAR_PS7_UART_1_UART_CLK_FREQ_HZ 50000000
#define XPAR_PS7_UART_1_HAS_MODEM 0


/******************************************************************/

/* Canonical definitions for peripheral PS7_UART_1 */
#define XPAR_XUARTPS_0_DEVICE_ID XPAR_PS7_UART_1_DEVICE_ID
#define XPAR_XUARTPS_0_BASEADDR 0xE0001000
#define XPAR_XUARTPS_0_HIGHADDR 0xE0001FFF
#define XPAR_XUARTPS_0_UART_CLK_FREQ_HZ 50000000
#define XPAR_XUARTPS_0_HAS_MODEM 0


/******************************************************************/

/* Definitions for driver USBPS */
#define XPAR_XUSBPS_NUM_INSTANCES 1

/* Definitions for peripheral PS7_USB_0 */
#define XPAR_PS7_USB_0_DEVICE_ID 0
#define XPAR_PS7_USB_0_BASEADDR 0xE0002000
#define XPAR_PS7_USB_0_HIGHADDR 0xE0002FFF


/******************************************************************/

/* Canonical definitions for peripheral PS7_USB_0 */
#define XPAR_XUSBPS_0_DEVICE_ID XPAR_PS7_USB_0_DEVICE_ID
#define XPAR_XUSBPS_0_BASEADDR 0xE0002000
#define XPAR_XUSBPS_0_HIGHADDR 0xE0002FFF


/******************************************************************/

/* Definitions for driver V_HSCALER */
#define XPAR_XV_HSCALER_NUM_INSTANCES 1

/* Definitions for peripheral HDMI_IN_PROC_V_PROC_SS_0_V_HSCALER */
#define XPAR_HDMI_IN_PROC_V_PROC_SS_0_V_HSCALER_DEVICE_ID 0
#define XPAR_HDMI_IN_PROC_V_PROC_SS_0_V_HSCALER_S_AXI_CTRL_BASEADDR 0x00010000
#define XPAR_HDMI_IN_PROC_V_PROC_SS_0_V_HSCALER_S_AXI_CTRL_HIGHADDR 0x0001FFFF
#define XPAR_HDMI_IN_PROC_V_PROC_SS_0_V_HSCALER_SAMPLES_PER_CLOCK 1
#define XPAR_HDMI_IN_PROC_V_PROC_SS_0_V_HSCALER_NUM_VIDEO_COMPONENTS 3
#define XPAR_HDMI_IN_PROC_V_PROC_SS_0_V_HSCALER_MAX_COLS 3840
#define XPAR_HDMI_IN_PROC_V_PROC_SS_0_V_HSCALER_MAX_ROWS 2160
#define XPAR_HDMI_IN_PROC_V_PROC_SS_0_V_HSCALER_MAX_DATA_WIDTH 8
#define XPAR_HDMI_IN_PROC_V_PROC_SS_0_V_HSCALER_PHASE_SHIFT 6
#define XPAR_HDMI_IN_PROC_V_PROC_SS_0_V_HSCALER_SCALE_MODE 2
#define XPAR_HDMI_IN_PROC_V_PROC_SS_0_V_HSCALER_TAPS 8


/******************************************************************/

/* Canonical definitions for peripheral HDMI_IN_PROC_V_PROC_SS_0_V_HSCALER */
#define XPAR_XV_HSCALER_0_DEVICE_ID XPAR_HDMI_IN_PROC_V_PROC_SS_0_V_HSCALER_DEVICE_ID
#define XPAR_XV_HSCALER_0_S_AXI_CTRL_BASEADDR 0x00010000
#define XPAR_XV_HSCALER_0_S_AXI_CTRL_HIGHADDR 0x0001FFFF
#define XPAR_XV_HSCALER_0_SAMPLES_PER_CLOCK 1
#define XPAR_XV_HSCALER_0_NUM_VIDEO_COMPONENTS 3
#define XPAR_XV_HSCALER_0_MAX_COLS 3840
#define XPAR_XV_HSCALER_0_MAX_ROWS 2160
#define XPAR_XV_HSCALER_0_MAX_DATA_WIDTH 8
#define XPAR_XV_HSCALER_0_PHASE_SHIFT 6
#define XPAR_XV_HSCALER_0_SCALE_MODE 2
#define XPAR_XV_HSCALER_0_TAPS 8


/******************************************************************/

/* Definitions for driver V_VSCALER */
#define XPAR_XV_VSCALER_NUM_INSTANCES 1

/* Definitions for peripheral HDMI_IN_PROC_V_PROC_SS_0_V_VSCALER */
#define XPAR_HDMI_IN_PROC_V_PROC_SS_0_V_VSCALER_DEVICE_ID 0
#define XPAR_HDMI_IN_PROC_V_PROC_SS_0_V_VSCALER_S_AXI_CTRL_BASEADDR 0x00020000
#define XPAR_HDMI_IN_PROC_V_PROC_SS_0_V_VSCALER_S_AXI_CTRL_HIGHADDR 0x0002FFFF
#define XPAR_HDMI_IN_PROC_V_PROC_SS_0_V_VSCALER_SAMPLES_PER_CLOCK 1
#define XPAR_HDMI_IN_PROC_V_PROC_SS_0_V_VSCALER_NUM_VIDEO_COMPONENTS 3
#define XPAR_HDMI_IN_PROC_V_PROC_SS_0_V_VSCALER_MAX_COLS 3840
#define XPAR_HDMI_IN_PROC_V_PROC_SS_0_V_VSCALER_MAX_ROWS 2160
#define XPAR_HDMI_IN_PROC_V_PROC_SS_0_V_VSCALER_MAX_DATA_WIDTH 8
#define XPAR_HDMI_IN_PROC_V_PROC_SS_0_V_VSCALER_PHASE_SHIFT 6
#define XPAR_HDMI_IN_PROC_V_PROC_SS_0_V_VSCALER_SCALE_MODE 2
#define XPAR_HDMI_IN_PROC_V_PROC_SS_0_V_VSCALER_TAPS 8


/******************************************************************/

/* Canonical definitions for peripheral HDMI_IN_PROC_V_PROC_SS_0_V_VSCALER */
#define XPAR_XV_VSCALER_0_DEVICE_ID XPAR_HDMI_IN_PROC_V_PROC_SS_0_V_VSCALER_DEVICE_ID
#define XPAR_XV_VSCALER_0_S_AXI_CTRL_BASEADDR 0x00020000
#define XPAR_XV_VSCALER_0_S_AXI_CTRL_HIGHADDR 0x0002FFFF
#define XPAR_XV_VSCALER_0_SAMPLES_PER_CLOCK 1
#define XPAR_XV_VSCALER_0_NUM_VIDEO_COMPONENTS 3
#define XPAR_XV_VSCALER_0_MAX_COLS 3840
#define XPAR_XV_VSCALER_0_MAX_ROWS 2160
#define XPAR_XV_VSCALER_0_MAX_DATA_WIDTH 8
#define XPAR_XV_VSCALER_0_PHASE_SHIFT 6
#define XPAR_XV_VSCALER_0_SCALE_MODE 2
#define XPAR_XV_VSCALER_0_TAPS 8


/******************************************************************/

/* Definitions for driver VPROCSS */
#define XPAR_XVPROCSS_NUM_INSTANCES 1

/* Definitions for peripheral HDMI_IN_PROC_V_PROC_SS_0 */
#define XPAR_HDMI_IN_PROC_V_PROC_SS_0_BASEADDR 0x43C00000
#define XPAR_HDMI_IN_PROC_V_PROC_SS_0_HIGHADDR 0x43C3FFFF
#define XPAR_HDMI_IN_PROC_V_PROC_SS_0_DEVICE_ID 0
#define XPAR_HDMI_IN_PROC_V_PROC_SS_0_SCALER_ALGORITHM 2
#define XPAR_HDMI_IN_PROC_V_PROC_SS_0_TOPOLOGY 0
#define XPAR_HDMI_IN_PROC_V_PROC_SS_0_SAMPLES_PER_CLK 1
#define XPAR_HDMI_IN_PROC_V_PROC_SS_0_MAX_DATA_WIDTH 8
#define XPAR_HDMI_IN_PROC_V_PROC_SS_0_NUM_VIDEO_COMPONENTS 3
#define XPAR_HDMI_IN_PROC_V_PROC_SS_0_MAX_COLS 3840
#define XPAR_HDMI_IN_PROC_V_PROC_SS_0_MAX_ROWS 2160
#define XPAR_HDMI_IN_PROC_V_PROC_SS_0_H_SCALER_TAPS 8
#define XPAR_HDMI_IN_PROC_V_PROC_SS_0_V_SCALER_TAPS 8
#define XPAR_HDMI_IN_PROC_V_PROC_SS_0_H_SCALER_PHASES 64
#define XPAR_HDMI_IN_PROC_V_PROC_SS_0_V_SCALER_PHASES 64
#define XPAR_HDMI_IN_PROC_V_PROC_SS_0_CHROMA_ALGORITHM 2
#define XPAR_HDMI_IN_PROC_V_PROC_SS_0_H_CHROMA_TAPS 4
#define XPAR_HDMI_IN_PROC_V_PROC_SS_0_V_CHROMA_TAPS 4


/******************************************************************/

/* Canonical definitions for peripheral HDMI_IN_PROC_V_PROC_SS_0 */
#define XPAR_XVPROCSS_0_BASEADDR 0x43C00000
#define XPAR_XVPROCSS_0_HIGHADDR 0x43C3FFFF
#define XPAR_XVPROCSS_0_DEVICE_ID XPAR_HDMI_IN_PROC_V_PROC_SS_0_DEVICE_ID
#define XPAR_XVPROCSS_0_SCALER_ALGORITHM 2
#define XPAR_XVPROCSS_0_TOPOLOGY 0
#define XPAR_XVPROCSS_0_SAMPLES_PER_CLK 1
#define XPAR_XVPROCSS_0_MAX_DATA_WIDTH 8
#define XPAR_XVPROCSS_0_NUM_VIDEO_COMPONENTS 3
#define XPAR_XVPROCSS_0_MAX_COLS 3840
#define XPAR_XVPROCSS_0_MAX_ROWS 2160
#define XPAR_XVPROCSS_0_H_SCALER_TAPS 8
#define XPAR_XVPROCSS_0_V_SCALER_TAPS 8
#define XPAR_XVPROCSS_0_H_SCALER_PHASES 64
#define XPAR_XVPROCSS_0_V_SCALER_PHASES 64
#define XPAR_XVPROCSS_0_CHROMA_ALGORITHM 2
#define XPAR_XVPROCSS_0_H_CHROMA_TAPS 4
#define XPAR_XVPROCSS_0_V_CHROMA_TAPS 4


/******************************************************************/

/* Definitions for driver VTC */
#define XPAR_XVTC_NUM_INSTANCES 2

/* Definitions for peripheral HDMI_IN_PROC_HDMI_IN_VTD */
#define XPAR_HDMI_IN_PROC_HDMI_IN_VTD_DEVICE_ID 0
#define XPAR_HDMI_IN_PROC_HDMI_IN_VTD_BASEADDR 0x43C40000
#define XPAR_HDMI_IN_PROC_HDMI_IN_VTD_HIGHADDR 0x43C4FFFF
#define XPAR_HDMI_IN_PROC_HDMI_IN_VTD_GENERATE_EN 0
#define XPAR_HDMI_IN_PROC_HDMI_IN_VTD_DETECT_EN 1
#define XPAR_HDMI_IN_PROC_HDMI_IN_VTD_DET_HSYNC_EN 0
#define XPAR_HDMI_IN_PROC_HDMI_IN_VTD_DET_VSYNC_EN 0
#define XPAR_HDMI_IN_PROC_HDMI_IN_VTD_DET_HBLANK_EN 1
#define XPAR_HDMI_IN_PROC_HDMI_IN_VTD_DET_VBLANK_EN 1
#define XPAR_HDMI_IN_PROC_HDMI_IN_VTD_DET_AVIDEO_EN 1
#define XPAR_HDMI_IN_PROC_HDMI_IN_VTD_DET_ACHROMA_EN 0


/* Definitions for peripheral HDMI_OUT_VTG */
#define XPAR_HDMI_OUT_VTG_DEVICE_ID 1
#define XPAR_HDMI_OUT_VTG_BASEADDR 0x43C50000
#define XPAR_HDMI_OUT_VTG_HIGHADDR 0x43C5FFFF
#define XPAR_HDMI_OUT_VTG_GENERATE_EN 1
#define XPAR_HDMI_OUT_VTG_DETECT_EN 0
#define XPAR_HDMI_OUT_VTG_DET_HSYNC_EN 1
#define XPAR_HDMI_OUT_VTG_DET_VSYNC_EN 1
#define XPAR_HDMI_OUT_VTG_DET_HBLANK_EN 1
#define XPAR_HDMI_OUT_VTG_DET_VBLANK_EN 1
#define XPAR_HDMI_OUT_VTG_DET_AVIDEO_EN 1
#define XPAR_HDMI_OUT_VTG_DET_ACHROMA_EN 0


/******************************************************************/

/* Canonical definitions for peripheral HDMI_IN_PROC_HDMI_IN_VTD */
#define XPAR_VTC_0_DEVICE_ID XPAR_HDMI_IN_PROC_HDMI_IN_VTD_DEVICE_ID
#define XPAR_VTC_0_BASEADDR 0x43C40000
#define XPAR_VTC_0_HIGHADDR 0x43C4FFFF
#define XPAR_VTC_0_GENERATE_EN 0
#define XPAR_VTC_0_DETECT_EN 1
#define XPAR_VTC_0_DET_HSYNC_EN 0
#define XPAR_VTC_0_DET_VSYNC_EN 0
#define XPAR_VTC_0_DET_HBLANK_EN 1
#define XPAR_VTC_0_DET_VBLANK_EN 1
#define XPAR_VTC_0_DET_AVIDEO_EN 1
#define XPAR_VTC_0_DET_ACHROMA_EN 0

/* Canonical definitions for peripheral HDMI_OUT_VTG */
#define XPAR_VTC_1_DEVICE_ID XPAR_HDMI_OUT_VTG_DEVICE_ID
#define XPAR_VTC_1_BASEADDR 0x43C50000
#define XPAR_VTC_1_HIGHADDR 0x43C5FFFF
#define XPAR_VTC_1_GENERATE_EN 1
#define XPAR_VTC_1_DETECT_EN 0
#define XPAR_VTC_1_DET_HSYNC_EN 1
#define XPAR_VTC_1_DET_VSYNC_EN 1
#define XPAR_VTC_1_DET_HBLANK_EN 1
#define XPAR_VTC_1_DET_VBLANK_EN 1
#define XPAR_VTC_1_DET_AVIDEO_EN 1
#define XPAR_VTC_1_DET_ACHROMA_EN 0


/******************************************************************/

/* Definitions for driver XADCPS */
#define XPAR_XADCPS_NUM_INSTANCES 1

/* Definitions for peripheral PS7_XADC_0 */
#define XPAR_PS7_XADC_0_DEVICE_ID 0
#define XPAR_PS7_XADC_0_BASEADDR 0xF8007100
#define XPAR_PS7_XADC_0_HIGHADDR 0xF8007120


/******************************************************************/

/* Canonical definitions for peripheral PS7_XADC_0 */
#define XPAR_XADCPS_0_DEVICE_ID XPAR_PS7_XADC_0_DEVICE_ID
#define XPAR_XADCPS_0_BASEADDR 0xF8007100
#define XPAR_XADCPS_0_HIGHADDR 0xF8007120


/******************************************************************/

