 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 100
Design : System_Top
Version: K-2015.06
Date   : Tue Sep 23 20:35:18 2025
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.45       0.45 r
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.10       0.55 f
  U_SYS_CTRL/U51/Y (NAND3X2M)                             0.19       0.74 r
  U_SYS_CTRL/U37/Y (NOR2X2M)                              0.11       0.85 f
  U_SYS_CTRL/ALU_EN (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       0.85 f
  U_ALU/EN (ALU_OPER_WIDTH8)                              0.00       0.85 f
  U_ALU/OUT_VALID_reg/D (DFFRQX2M)                        0.00       0.85 f
  data arrival time                                                  0.85

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ALU/OUT_VALID_reg/CK (DFFRQX2M)                       0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: U_REG_FILE/Reg_File_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg[1][1]/CK (DFFRQX2M)             0.00       0.00 r
  U_REG_FILE/Reg_File_reg[1][1]/Q (DFFRQX2M)              0.50       0.50 r
  U_REG_FILE/REG1[1] (Reg_file_WIDTH8_ADDR4)              0.00       0.50 r
  U_ALU/B[1] (ALU_OPER_WIDTH8)                            0.00       0.50 r
  U_ALU/U105/Y (OAI21X2M)                                 0.10       0.60 f
  U_ALU/U46/Y (AOI211X2M)                                 0.14       0.74 r
  U_ALU/U44/Y (AOI31X2M)                                  0.11       0.86 f
  U_ALU/ALU_OUT_reg[1]/D (DFFRQX2M)                       0.00       0.86 f
  data arrival time                                                  0.86

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)                      0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: U_REG_FILE/Reg_File_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg[1][0]/CK (DFFRQX2M)             0.00       0.00 r
  U_REG_FILE/Reg_File_reg[1][0]/Q (DFFRQX2M)              0.53       0.53 r
  U_REG_FILE/REG1[0] (Reg_file_WIDTH8_ADDR4)              0.00       0.53 r
  U_ALU/B[0] (ALU_OPER_WIDTH8)                            0.00       0.53 r
  U_ALU/U101/Y (OAI21X2M)                                 0.11       0.64 f
  U_ALU/U42/Y (AOI211X2M)                                 0.14       0.78 r
  U_ALU/U40/Y (AOI31X2M)                                  0.11       0.89 f
  U_ALU/ALU_OUT_reg[0]/D (DFFRQX2M)                       0.00       0.89 f
  data arrival time                                                  0.89

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ALU/ALU_OUT_reg[0]/CK (DFFRQX2M)                      0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: U_REG_FILE/Reg_File_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg[1][3]/CK (DFFRQX2M)             0.00       0.00 r
  U_REG_FILE/Reg_File_reg[1][3]/Q (DFFRQX2M)              0.49       0.49 r
  U_REG_FILE/REG1[3] (Reg_file_WIDTH8_ADDR4)              0.00       0.49 r
  U_ALU/B[3] (ALU_OPER_WIDTH8)                            0.00       0.49 r
  U_ALU/U116/Y (OAI222X1M)                                0.16       0.65 f
  U_ALU/U54/Y (AOI221XLM)                                 0.20       0.84 r
  U_ALU/U52/Y (AOI31X2M)                                  0.12       0.97 f
  U_ALU/ALU_OUT_reg[3]/D (DFFRQX2M)                       0.00       0.97 f
  data arrival time                                                  0.97

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)                      0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: U_REG_FILE/Reg_File_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg[1][2]/CK (DFFRQX2M)             0.00       0.00 r
  U_REG_FILE/Reg_File_reg[1][2]/Q (DFFRQX2M)              0.49       0.49 r
  U_REG_FILE/REG1[2] (Reg_file_WIDTH8_ADDR4)              0.00       0.49 r
  U_ALU/B[2] (ALU_OPER_WIDTH8)                            0.00       0.49 r
  U_ALU/U113/Y (OAI222X1M)                                0.16       0.65 f
  U_ALU/U50/Y (AOI221XLM)                                 0.20       0.84 r
  U_ALU/U48/Y (AOI31X2M)                                  0.12       0.97 f
  U_ALU/ALU_OUT_reg[2]/D (DFFRQX2M)                       0.00       0.97 f
  data arrival time                                                  0.97

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)                      0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: U_REG_FILE/Reg_File_reg[1][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg[1][4]/CK (DFFRQX2M)             0.00       0.00 r
  U_REG_FILE/Reg_File_reg[1][4]/Q (DFFRQX2M)              0.51       0.51 r
  U_REG_FILE/REG1[4] (Reg_file_WIDTH8_ADDR4)              0.00       0.51 r
  U_ALU/B[4] (ALU_OPER_WIDTH8)                            0.00       0.51 r
  U_ALU/U119/Y (OAI222X1M)                                0.17       0.67 f
  U_ALU/U58/Y (AOI221XLM)                                 0.20       0.87 r
  U_ALU/U56/Y (AOI31X2M)                                  0.12       0.99 f
  U_ALU/ALU_OUT_reg[4]/D (DFFRQX2M)                       0.00       0.99 f
  data arrival time                                                  0.99

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)                      0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: U_REG_FILE/Reg_File_reg[1][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg[1][5]/CK (DFFRQX2M)             0.00       0.00 r
  U_REG_FILE/Reg_File_reg[1][5]/Q (DFFRQX2M)              0.51       0.51 r
  U_REG_FILE/REG1[5] (Reg_file_WIDTH8_ADDR4)              0.00       0.51 r
  U_ALU/B[5] (ALU_OPER_WIDTH8)                            0.00       0.51 r
  U_ALU/U123/Y (OAI222X1M)                                0.17       0.67 f
  U_ALU/U62/Y (AOI221XLM)                                 0.20       0.87 r
  U_ALU/U60/Y (AOI31X2M)                                  0.12       0.99 f
  U_ALU/ALU_OUT_reg[5]/D (DFFRQX2M)                       0.00       0.99 f
  data arrival time                                                  0.99

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)                      0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: U_REG_FILE/Reg_File_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg[1][7]/CK (DFFRQX2M)             0.00       0.00 r
  U_REG_FILE/Reg_File_reg[1][7]/Q (DFFRQX2M)              0.52       0.52 r
  U_REG_FILE/REG1[7] (Reg_file_WIDTH8_ADDR4)              0.00       0.52 r
  U_ALU/B[7] (ALU_OPER_WIDTH8)                            0.00       0.52 r
  U_ALU/U127/Y (OAI222X1M)                                0.17       0.70 f
  U_ALU/U66/Y (AOI221XLM)                                 0.20       0.89 r
  U_ALU/U64/Y (AOI31X2M)                                  0.12       1.02 f
  U_ALU/ALU_OUT_reg[7]/D (DFFRQX2M)                       0.00       1.02 f
  data arrival time                                                  1.02

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)                      0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.45       0.45 r
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.10       0.55 f
  U_SYS_CTRL/U51/Y (NAND3X2M)                             0.19       0.74 r
  U_SYS_CTRL/U37/Y (NOR2X2M)                              0.11       0.85 f
  U_SYS_CTRL/ALU_EN (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       0.85 f
  U_ALU/EN (ALU_OPER_WIDTH8)                              0.00       0.85 f
  U_ALU/U36/Y (NAND2X2M)                                  0.15       1.00 r
  U_ALU/U4/Y (OAI2BB1X2M)                                 0.07       1.07 f
  U_ALU/ALU_OUT_reg[15]/D (DFFRQX2M)                      0.00       1.07 f
  data arrival time                                                  1.07

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                     0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.45       0.45 r
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.10       0.55 f
  U_SYS_CTRL/U51/Y (NAND3X2M)                             0.19       0.74 r
  U_SYS_CTRL/U37/Y (NOR2X2M)                              0.11       0.85 f
  U_SYS_CTRL/ALU_EN (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       0.85 f
  U_ALU/EN (ALU_OPER_WIDTH8)                              0.00       0.85 f
  U_ALU/U36/Y (NAND2X2M)                                  0.15       1.00 r
  U_ALU/U7/Y (OAI2BB1X2M)                                 0.07       1.07 f
  U_ALU/ALU_OUT_reg[14]/D (DFFRQX2M)                      0.00       1.07 f
  data arrival time                                                  1.07

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                     0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.45       0.45 r
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.10       0.55 f
  U_SYS_CTRL/U51/Y (NAND3X2M)                             0.19       0.74 r
  U_SYS_CTRL/U37/Y (NOR2X2M)                              0.11       0.85 f
  U_SYS_CTRL/ALU_EN (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       0.85 f
  U_ALU/EN (ALU_OPER_WIDTH8)                              0.00       0.85 f
  U_ALU/U36/Y (NAND2X2M)                                  0.15       1.00 r
  U_ALU/U9/Y (OAI2BB1X2M)                                 0.07       1.07 f
  U_ALU/ALU_OUT_reg[13]/D (DFFRQX2M)                      0.00       1.07 f
  data arrival time                                                  1.07

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                     0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.45       0.45 r
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.10       0.55 f
  U_SYS_CTRL/U51/Y (NAND3X2M)                             0.19       0.74 r
  U_SYS_CTRL/U37/Y (NOR2X2M)                              0.11       0.85 f
  U_SYS_CTRL/ALU_EN (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       0.85 f
  U_ALU/EN (ALU_OPER_WIDTH8)                              0.00       0.85 f
  U_ALU/U36/Y (NAND2X2M)                                  0.15       1.00 r
  U_ALU/U8/Y (OAI2BB1X2M)                                 0.07       1.07 f
  U_ALU/ALU_OUT_reg[12]/D (DFFRQX2M)                      0.00       1.07 f
  data arrival time                                                  1.07

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                     0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.45       0.45 r
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.10       0.55 f
  U_SYS_CTRL/U51/Y (NAND3X2M)                             0.19       0.74 r
  U_SYS_CTRL/U37/Y (NOR2X2M)                              0.11       0.85 f
  U_SYS_CTRL/ALU_EN (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       0.85 f
  U_ALU/EN (ALU_OPER_WIDTH8)                              0.00       0.85 f
  U_ALU/U36/Y (NAND2X2M)                                  0.15       1.00 r
  U_ALU/U12/Y (OAI2BB1X2M)                                0.07       1.07 f
  U_ALU/ALU_OUT_reg[11]/D (DFFRQX2M)                      0.00       1.07 f
  data arrival time                                                  1.07

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                     0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.45       0.45 r
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.10       0.55 f
  U_SYS_CTRL/U51/Y (NAND3X2M)                             0.19       0.74 r
  U_SYS_CTRL/U37/Y (NOR2X2M)                              0.11       0.85 f
  U_SYS_CTRL/ALU_EN (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       0.85 f
  U_ALU/EN (ALU_OPER_WIDTH8)                              0.00       0.85 f
  U_ALU/U36/Y (NAND2X2M)                                  0.15       1.00 r
  U_ALU/U11/Y (OAI2BB1X2M)                                0.07       1.07 f
  U_ALU/ALU_OUT_reg[10]/D (DFFRQX2M)                      0.00       1.07 f
  data arrival time                                                  1.07

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                     0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: U_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)            0.45       0.45 r
  U_SYS_CTRL/U44/Y (NOR2X2M)                              0.10       0.55 f
  U_SYS_CTRL/U51/Y (NAND3X2M)                             0.19       0.74 r
  U_SYS_CTRL/U37/Y (NOR2X2M)                              0.11       0.85 f
  U_SYS_CTRL/ALU_EN (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       0.85 f
  U_ALU/EN (ALU_OPER_WIDTH8)                              0.00       0.85 f
  U_ALU/U36/Y (NAND2X2M)                                  0.15       1.00 r
  U_ALU/U10/Y (OAI2BB1X2M)                                0.07       1.07 f
  U_ALU/ALU_OUT_reg[9]/D (DFFRQX2M)                       0.00       1.07 f
  data arrival time                                                  1.07

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)                      0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: U_REG_FILE/Reg_File_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg[0][7]/CK (DFFRQX2M)             0.00       0.00 r
  U_REG_FILE/Reg_File_reg[0][7]/Q (DFFRQX2M)              0.48       0.48 f
  U_REG_FILE/REG0[7] (Reg_file_WIDTH8_ADDR4)              0.00       0.48 f
  U_ALU/A[7] (ALU_OPER_WIDTH8)                            0.00       0.48 f
  U_ALU/U93/Y (BUFX2M)                                    0.22       0.70 f
  U_ALU/U87/Y (INVX2M)                                    0.12       0.83 r
  U_ALU/U70/Y (AOI2BB2XLM)                                0.19       1.01 r
  U_ALU/U68/Y (AOI21X2M)                                  0.08       1.10 f
  U_ALU/ALU_OUT_reg[8]/D (DFFRQX2M)                       0.00       1.10 f
  data arrival time                                                  1.10

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)                      0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: U_REG_FILE/Reg_File_reg[0][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg[0][6]/CK (DFFRQX2M)             0.00       0.00 r
  U_REG_FILE/Reg_File_reg[0][6]/Q (DFFRQX2M)              0.48       0.48 f
  U_REG_FILE/REG0[6] (Reg_file_WIDTH8_ADDR4)              0.00       0.48 f
  U_ALU/A[6] (ALU_OPER_WIDTH8)                            0.00       0.48 f
  U_ALU/U3/Y (BUFX2M)                                     0.24       0.72 f
  U_ALU/U75/Y (AOI222X1M)                                 0.26       0.98 r
  U_ALU/U72/Y (AOI31X2M)                                  0.11       1.10 f
  U_ALU/ALU_OUT_reg[6]/D (DFFRQX2M)                       0.00       1.10 f
  data arrival time                                                  1.10

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)                      0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/data_samp/sample3_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.05      54.31 f
  U_UART/RX_IN_S (UART_DATA_WIDTH8)                       0.00      54.31 f
  U_UART/U0_UART_RX/RX_IN (UART_RX_DATA_WIDTH8)           0.00      54.31 f
  U_UART/U0_UART_RX/data_samp/RX_IN (data_sampling)       0.00      54.31 f
  U_UART/U0_UART_RX/data_samp/U25/Y (CLKNAND2X2M)         0.06      54.37 r
  U_UART/U0_UART_RX/data_samp/U23/Y (MXI2X1M)             0.07      54.44 f
  U_UART/U0_UART_RX/data_samp/sample3_reg/D (DFFRX1M)     0.00      54.44 f
  data arrival time                                                 54.44

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/data_samp/sample3_reg/CK (DFFRX1M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                -54.44
  --------------------------------------------------------------------------
  slack (MET)                                                       54.47


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/data_samp/sample2_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.05      54.31 f
  U_UART/RX_IN_S (UART_DATA_WIDTH8)                       0.00      54.31 f
  U_UART/U0_UART_RX/RX_IN (UART_RX_DATA_WIDTH8)           0.00      54.31 f
  U_UART/U0_UART_RX/data_samp/RX_IN (data_sampling)       0.00      54.31 f
  U_UART/U0_UART_RX/data_samp/U30/Y (CLKNAND2X2M)         0.07      54.38 r
  U_UART/U0_UART_RX/data_samp/U27/Y (MXI2X1M)             0.07      54.45 f
  U_UART/U0_UART_RX/data_samp/sample2_reg/D (DFFRX1M)     0.00      54.45 f
  data arrival time                                                 54.45

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/data_samp/sample2_reg/CK (DFFRX1M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                -54.45
  --------------------------------------------------------------------------
  slack (MET)                                                       54.47


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/data_samp/sample1_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.05      54.31 f
  U_UART/RX_IN_S (UART_DATA_WIDTH8)                       0.00      54.31 f
  U_UART/U0_UART_RX/RX_IN (UART_RX_DATA_WIDTH8)           0.00      54.31 f
  U_UART/U0_UART_RX/data_samp/RX_IN (data_sampling)       0.00      54.31 f
  U_UART/U0_UART_RX/data_samp/U34/Y (CLKINVX1M)           0.07      54.38 r
  U_UART/U0_UART_RX/data_samp/U31/Y (OAI32X1M)            0.08      54.46 f
  U_UART/U0_UART_RX/data_samp/sample1_reg/D (DFFRX1M)     0.00      54.46 f
  data arrival time                                                 54.46

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/data_samp/sample1_reg/CK (DFFRX1M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                -54.46
  --------------------------------------------------------------------------
  slack (MET)                                                       54.48


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/fsm/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.07      54.33 r
  U_UART/RX_IN_S (UART_DATA_WIDTH8)                       0.00      54.33 r
  U_UART/U0_UART_RX/RX_IN (UART_RX_DATA_WIDTH8)           0.00      54.33 r
  U_UART/U0_UART_RX/fsm/RX_IN (FSM)                       0.00      54.33 r
  U_UART/U0_UART_RX/fsm/U11/Y (INVX2M)                    0.07      54.40 f
  U_UART/U0_UART_RX/fsm/U16/Y (NAND2X2M)                  0.05      54.45 r
  U_UART/U0_UART_RX/fsm/U13/Y (OAI32X1M)                  0.08      54.53 f
  U_UART/U0_UART_RX/fsm/current_state_reg[0]/D (DFFRX1M)
                                                          0.00      54.53 f
  data arrival time                                                 54.53

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/fsm/current_state_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                -54.53
  --------------------------------------------------------------------------
  slack (MET)                                                       54.55


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/counter/bit_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.07      54.33 r
  U_UART/RX_IN_S (UART_DATA_WIDTH8)                       0.00      54.33 r
  U_UART/U0_UART_RX/RX_IN (UART_RX_DATA_WIDTH8)           0.00      54.33 r
  U_UART/U0_UART_RX/fsm/RX_IN (FSM)                       0.00      54.33 r
  U_UART/U0_UART_RX/fsm/U11/Y (INVX2M)                    0.07      54.40 f
  U_UART/U0_UART_RX/fsm/U10/Y (NOR2X2M)                   0.11      54.51 r
  U_UART/U0_UART_RX/fsm/U9/Y (OAI21X2M)                   0.11      54.62 f
  U_UART/U0_UART_RX/fsm/enable (FSM)                      0.00      54.62 f
  U_UART/U0_UART_RX/counter/enable (edge_bit_counter)     0.00      54.62 f
  U_UART/U0_UART_RX/counter/U5/Y (NAND2X2M)               0.10      54.72 r
  U_UART/U0_UART_RX/counter/U11/Y (OAI22X1M)              0.07      54.79 f
  U_UART/U0_UART_RX/counter/bit_cnt_reg[3]/D (DFFRX1M)
                                                          0.00      54.79 f
  data arrival time                                                 54.79

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/bit_cnt_reg[3]/CK (DFFRX1M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                -54.79
  --------------------------------------------------------------------------
  slack (MET)                                                       54.81


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/counter/bit_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.07      54.33 r
  U_UART/RX_IN_S (UART_DATA_WIDTH8)                       0.00      54.33 r
  U_UART/U0_UART_RX/RX_IN (UART_RX_DATA_WIDTH8)           0.00      54.33 r
  U_UART/U0_UART_RX/fsm/RX_IN (FSM)                       0.00      54.33 r
  U_UART/U0_UART_RX/fsm/U11/Y (INVX2M)                    0.07      54.40 f
  U_UART/U0_UART_RX/fsm/U10/Y (NOR2X2M)                   0.11      54.51 r
  U_UART/U0_UART_RX/fsm/U9/Y (OAI21X2M)                   0.11      54.62 f
  U_UART/U0_UART_RX/fsm/enable (FSM)                      0.00      54.62 f
  U_UART/U0_UART_RX/counter/enable (edge_bit_counter)     0.00      54.62 f
  U_UART/U0_UART_RX/counter/U5/Y (NAND2X2M)               0.10      54.72 r
  U_UART/U0_UART_RX/counter/U10/Y (OAI22X1M)              0.07      54.79 f
  U_UART/U0_UART_RX/counter/bit_cnt_reg[0]/D (DFFRX1M)
                                                          0.00      54.79 f
  data arrival time                                                 54.79

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/bit_cnt_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                -54.79
  --------------------------------------------------------------------------
  slack (MET)                                                       54.82


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/counter/bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.07      54.33 r
  U_UART/RX_IN_S (UART_DATA_WIDTH8)                       0.00      54.33 r
  U_UART/U0_UART_RX/RX_IN (UART_RX_DATA_WIDTH8)           0.00      54.33 r
  U_UART/U0_UART_RX/fsm/RX_IN (FSM)                       0.00      54.33 r
  U_UART/U0_UART_RX/fsm/U11/Y (INVX2M)                    0.07      54.40 f
  U_UART/U0_UART_RX/fsm/U10/Y (NOR2X2M)                   0.11      54.51 r
  U_UART/U0_UART_RX/fsm/U9/Y (OAI21X2M)                   0.11      54.62 f
  U_UART/U0_UART_RX/fsm/enable (FSM)                      0.00      54.62 f
  U_UART/U0_UART_RX/counter/enable (edge_bit_counter)     0.00      54.62 f
  U_UART/U0_UART_RX/counter/U19/Y (AOI32X1M)              0.17      54.79 r
  U_UART/U0_UART_RX/counter/U18/Y (INVX2M)                0.04      54.84 f
  U_UART/U0_UART_RX/counter/bit_cnt_reg[2]/D (DFFRX1M)
                                                          0.00      54.84 f
  data arrival time                                                 54.84

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/bit_cnt_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                -54.84
  --------------------------------------------------------------------------
  slack (MET)                                                       54.86


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/counter/bit_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.07      54.33 r
  U_UART/RX_IN_S (UART_DATA_WIDTH8)                       0.00      54.33 r
  U_UART/U0_UART_RX/RX_IN (UART_RX_DATA_WIDTH8)           0.00      54.33 r
  U_UART/U0_UART_RX/fsm/RX_IN (FSM)                       0.00      54.33 r
  U_UART/U0_UART_RX/fsm/U11/Y (INVX2M)                    0.07      54.40 f
  U_UART/U0_UART_RX/fsm/U10/Y (NOR2X2M)                   0.11      54.51 r
  U_UART/U0_UART_RX/fsm/U9/Y (OAI21X2M)                   0.11      54.62 f
  U_UART/U0_UART_RX/fsm/enable (FSM)                      0.00      54.62 f
  U_UART/U0_UART_RX/counter/enable (edge_bit_counter)     0.00      54.62 f
  U_UART/U0_UART_RX/counter/U5/Y (NAND2X2M)               0.10      54.72 r
  U_UART/U0_UART_RX/counter/U4/Y (INVX2M)                 0.09      54.81 f
  U_UART/U0_UART_RX/counter/U7/Y (AOI2B1X1M)              0.09      54.90 r
  U_UART/U0_UART_RX/counter/U6/Y (OAI22X1M)               0.06      54.96 f
  U_UART/U0_UART_RX/counter/bit_cnt_reg[1]/D (DFFRX1M)
                                                          0.00      54.96 f
  data arrival time                                                 54.96

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/bit_cnt_reg[1]/CK (DFFRX1M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                -54.96
  --------------------------------------------------------------------------
  slack (MET)                                                       54.98


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/counter/edge_cnt_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.07      54.33 r
  U_UART/RX_IN_S (UART_DATA_WIDTH8)                       0.00      54.33 r
  U_UART/U0_UART_RX/RX_IN (UART_RX_DATA_WIDTH8)           0.00      54.33 r
  U_UART/U0_UART_RX/fsm/RX_IN (FSM)                       0.00      54.33 r
  U_UART/U0_UART_RX/fsm/U11/Y (INVX2M)                    0.07      54.40 f
  U_UART/U0_UART_RX/fsm/U10/Y (NOR2X2M)                   0.11      54.51 r
  U_UART/U0_UART_RX/fsm/U9/Y (OAI21X2M)                   0.11      54.62 f
  U_UART/U0_UART_RX/fsm/enable (FSM)                      0.00      54.62 f
  U_UART/U0_UART_RX/counter/enable (edge_bit_counter)     0.00      54.62 f
  U_UART/U0_UART_RX/counter/U5/Y (NAND2X2M)               0.10      54.72 r
  U_UART/U0_UART_RX/counter/U4/Y (INVX2M)                 0.09      54.81 f
  U_UART/U0_UART_RX/counter/U26/Y (AO22X1M)               0.31      55.12 f
  U_UART/U0_UART_RX/counter/edge_cnt_reg[5]/D (DFFRQX1M)
                                                          0.00      55.12 f
  data arrival time                                                 55.12

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/edge_cnt_reg[5]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  library hold time                                      -0.01      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                -55.12
  --------------------------------------------------------------------------
  slack (MET)                                                       55.14


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/counter/edge_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.07      54.33 r
  U_UART/RX_IN_S (UART_DATA_WIDTH8)                       0.00      54.33 r
  U_UART/U0_UART_RX/RX_IN (UART_RX_DATA_WIDTH8)           0.00      54.33 r
  U_UART/U0_UART_RX/fsm/RX_IN (FSM)                       0.00      54.33 r
  U_UART/U0_UART_RX/fsm/U11/Y (INVX2M)                    0.07      54.40 f
  U_UART/U0_UART_RX/fsm/U10/Y (NOR2X2M)                   0.11      54.51 r
  U_UART/U0_UART_RX/fsm/U9/Y (OAI21X2M)                   0.11      54.62 f
  U_UART/U0_UART_RX/fsm/enable (FSM)                      0.00      54.62 f
  U_UART/U0_UART_RX/counter/enable (edge_bit_counter)     0.00      54.62 f
  U_UART/U0_UART_RX/counter/U5/Y (NAND2X2M)               0.10      54.72 r
  U_UART/U0_UART_RX/counter/U4/Y (INVX2M)                 0.09      54.81 f
  U_UART/U0_UART_RX/counter/U24/Y (AO22X1M)               0.31      55.12 f
  U_UART/U0_UART_RX/counter/edge_cnt_reg[3]/D (DFFRQX1M)
                                                          0.00      55.12 f
  data arrival time                                                 55.12

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/edge_cnt_reg[3]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  library hold time                                      -0.01      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                -55.12
  --------------------------------------------------------------------------
  slack (MET)                                                       55.14


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/counter/edge_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.07      54.33 r
  U_UART/RX_IN_S (UART_DATA_WIDTH8)                       0.00      54.33 r
  U_UART/U0_UART_RX/RX_IN (UART_RX_DATA_WIDTH8)           0.00      54.33 r
  U_UART/U0_UART_RX/fsm/RX_IN (FSM)                       0.00      54.33 r
  U_UART/U0_UART_RX/fsm/U11/Y (INVX2M)                    0.07      54.40 f
  U_UART/U0_UART_RX/fsm/U10/Y (NOR2X2M)                   0.11      54.51 r
  U_UART/U0_UART_RX/fsm/U9/Y (OAI21X2M)                   0.11      54.62 f
  U_UART/U0_UART_RX/fsm/enable (FSM)                      0.00      54.62 f
  U_UART/U0_UART_RX/counter/enable (edge_bit_counter)     0.00      54.62 f
  U_UART/U0_UART_RX/counter/U5/Y (NAND2X2M)               0.10      54.72 r
  U_UART/U0_UART_RX/counter/U4/Y (INVX2M)                 0.09      54.81 f
  U_UART/U0_UART_RX/counter/U23/Y (AO22X1M)               0.31      55.12 f
  U_UART/U0_UART_RX/counter/edge_cnt_reg[2]/D (DFFRQX1M)
                                                          0.00      55.12 f
  data arrival time                                                 55.12

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/edge_cnt_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  library hold time                                      -0.01      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                -55.12
  --------------------------------------------------------------------------
  slack (MET)                                                       55.14


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/counter/edge_cnt_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.07      54.33 r
  U_UART/RX_IN_S (UART_DATA_WIDTH8)                       0.00      54.33 r
  U_UART/U0_UART_RX/RX_IN (UART_RX_DATA_WIDTH8)           0.00      54.33 r
  U_UART/U0_UART_RX/fsm/RX_IN (FSM)                       0.00      54.33 r
  U_UART/U0_UART_RX/fsm/U11/Y (INVX2M)                    0.07      54.40 f
  U_UART/U0_UART_RX/fsm/U10/Y (NOR2X2M)                   0.11      54.51 r
  U_UART/U0_UART_RX/fsm/U9/Y (OAI21X2M)                   0.11      54.62 f
  U_UART/U0_UART_RX/fsm/enable (FSM)                      0.00      54.62 f
  U_UART/U0_UART_RX/counter/enable (edge_bit_counter)     0.00      54.62 f
  U_UART/U0_UART_RX/counter/U5/Y (NAND2X2M)               0.10      54.72 r
  U_UART/U0_UART_RX/counter/U4/Y (INVX2M)                 0.09      54.81 f
  U_UART/U0_UART_RX/counter/U25/Y (AO22X1M)               0.31      55.12 f
  U_UART/U0_UART_RX/counter/edge_cnt_reg[4]/D (DFFRX1M)
                                                          0.00      55.12 f
  data arrival time                                                 55.12

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/edge_cnt_reg[4]/CK (DFFRX1M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                -55.12
  --------------------------------------------------------------------------
  slack (MET)                                                       55.15


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/counter/edge_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.07      54.33 r
  U_UART/RX_IN_S (UART_DATA_WIDTH8)                       0.00      54.33 r
  U_UART/U0_UART_RX/RX_IN (UART_RX_DATA_WIDTH8)           0.00      54.33 r
  U_UART/U0_UART_RX/fsm/RX_IN (FSM)                       0.00      54.33 r
  U_UART/U0_UART_RX/fsm/U11/Y (INVX2M)                    0.07      54.40 f
  U_UART/U0_UART_RX/fsm/U10/Y (NOR2X2M)                   0.11      54.51 r
  U_UART/U0_UART_RX/fsm/U9/Y (OAI21X2M)                   0.11      54.62 f
  U_UART/U0_UART_RX/fsm/enable (FSM)                      0.00      54.62 f
  U_UART/U0_UART_RX/counter/enable (edge_bit_counter)     0.00      54.62 f
  U_UART/U0_UART_RX/counter/U5/Y (NAND2X2M)               0.10      54.72 r
  U_UART/U0_UART_RX/counter/U4/Y (INVX2M)                 0.09      54.81 f
  U_UART/U0_UART_RX/counter/U22/Y (AO22X1M)               0.31      55.12 f
  U_UART/U0_UART_RX/counter/edge_cnt_reg[1]/D (DFFRX1M)
                                                          0.00      55.12 f
  data arrival time                                                 55.12

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/edge_cnt_reg[1]/CK (DFFRX1M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                -55.12
  --------------------------------------------------------------------------
  slack (MET)                                                       55.15


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/counter/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.07      54.33 r
  U_UART/RX_IN_S (UART_DATA_WIDTH8)                       0.00      54.33 r
  U_UART/U0_UART_RX/RX_IN (UART_RX_DATA_WIDTH8)           0.00      54.33 r
  U_UART/U0_UART_RX/fsm/RX_IN (FSM)                       0.00      54.33 r
  U_UART/U0_UART_RX/fsm/U11/Y (INVX2M)                    0.07      54.40 f
  U_UART/U0_UART_RX/fsm/U10/Y (NOR2X2M)                   0.11      54.51 r
  U_UART/U0_UART_RX/fsm/U9/Y (OAI21X2M)                   0.11      54.62 f
  U_UART/U0_UART_RX/fsm/enable (FSM)                      0.00      54.62 f
  U_UART/U0_UART_RX/counter/enable (edge_bit_counter)     0.00      54.62 f
  U_UART/U0_UART_RX/counter/U5/Y (NAND2X2M)               0.10      54.72 r
  U_UART/U0_UART_RX/counter/U4/Y (INVX2M)                 0.09      54.81 f
  U_UART/U0_UART_RX/counter/U27/Y (AO22X1M)               0.31      55.12 f
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/D (DFFRX1M)
                                                          0.00      55.12 f
  data arrival time                                                 55.12

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                -55.12
  --------------------------------------------------------------------------
  slack (MET)                                                       55.15


  Startpoint: U_SYS_CTRL/Address_reg_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_SYS_CTRL/Address_reg_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/Address_reg_reg[1]/CK (DFFRX1M)              0.00       0.00 r
  U_SYS_CTRL/Address_reg_reg[1]/QN (DFFRX1M)              0.35       0.35 r
  U_SYS_CTRL/U110/Y (OAI22X1M)                            0.09       0.44 f
  U_SYS_CTRL/Address_reg_reg[1]/D (DFFRX1M)               0.00       0.44 f
  data arrival time                                                  0.44

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_SYS_CTRL/Address_reg_reg[1]/CK (DFFRX1M)              0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: U_SYS_CTRL/Address_reg_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_SYS_CTRL/Address_reg_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/Address_reg_reg[0]/CK (DFFRX1M)              0.00       0.00 r
  U_SYS_CTRL/Address_reg_reg[0]/QN (DFFRX1M)              0.35       0.35 r
  U_SYS_CTRL/U116/Y (OAI2BB2X1M)                          0.10       0.45 f
  U_SYS_CTRL/Address_reg_reg[0]/D (DFFRX1M)               0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_SYS_CTRL/Address_reg_reg[0]/CK (DFFRX1M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_SYS_CTRL/ALU_OUT_reg_reg[15]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_SYS_CTRL/ALU_OUT_reg_reg[15]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/ALU_OUT_reg_reg[15]/CK (DFFRX1M)             0.00       0.00 r
  U_SYS_CTRL/ALU_OUT_reg_reg[15]/QN (DFFRX1M)             0.35       0.35 r
  U_SYS_CTRL/U103/Y (OAI2BB2X1M)                          0.10       0.45 f
  U_SYS_CTRL/ALU_OUT_reg_reg[15]/D (DFFRX1M)              0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_SYS_CTRL/ALU_OUT_reg_reg[15]/CK (DFFRX1M)             0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_SYS_CTRL/ALU_OUT_reg_reg[14]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_SYS_CTRL/ALU_OUT_reg_reg[14]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/ALU_OUT_reg_reg[14]/CK (DFFRX1M)             0.00       0.00 r
  U_SYS_CTRL/ALU_OUT_reg_reg[14]/QN (DFFRX1M)             0.35       0.35 r
  U_SYS_CTRL/U102/Y (OAI2BB2X1M)                          0.10       0.45 f
  U_SYS_CTRL/ALU_OUT_reg_reg[14]/D (DFFRX1M)              0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_SYS_CTRL/ALU_OUT_reg_reg[14]/CK (DFFRX1M)             0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_SYS_CTRL/ALU_OUT_reg_reg[13]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_SYS_CTRL/ALU_OUT_reg_reg[13]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/ALU_OUT_reg_reg[13]/CK (DFFRX1M)             0.00       0.00 r
  U_SYS_CTRL/ALU_OUT_reg_reg[13]/QN (DFFRX1M)             0.35       0.35 r
  U_SYS_CTRL/U101/Y (OAI2BB2X1M)                          0.10       0.45 f
  U_SYS_CTRL/ALU_OUT_reg_reg[13]/D (DFFRX1M)              0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_SYS_CTRL/ALU_OUT_reg_reg[13]/CK (DFFRX1M)             0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_SYS_CTRL/ALU_OUT_reg_reg[12]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_SYS_CTRL/ALU_OUT_reg_reg[12]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/ALU_OUT_reg_reg[12]/CK (DFFRX1M)             0.00       0.00 r
  U_SYS_CTRL/ALU_OUT_reg_reg[12]/QN (DFFRX1M)             0.35       0.35 r
  U_SYS_CTRL/U100/Y (OAI2BB2X1M)                          0.10       0.45 f
  U_SYS_CTRL/ALU_OUT_reg_reg[12]/D (DFFRX1M)              0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_SYS_CTRL/ALU_OUT_reg_reg[12]/CK (DFFRX1M)             0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_SYS_CTRL/ALU_OUT_reg_reg[11]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_SYS_CTRL/ALU_OUT_reg_reg[11]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/ALU_OUT_reg_reg[11]/CK (DFFRX1M)             0.00       0.00 r
  U_SYS_CTRL/ALU_OUT_reg_reg[11]/QN (DFFRX1M)             0.35       0.35 r
  U_SYS_CTRL/U99/Y (OAI2BB2X1M)                           0.10       0.45 f
  U_SYS_CTRL/ALU_OUT_reg_reg[11]/D (DFFRX1M)              0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_SYS_CTRL/ALU_OUT_reg_reg[11]/CK (DFFRX1M)             0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_SYS_CTRL/ALU_OUT_reg_reg[10]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_SYS_CTRL/ALU_OUT_reg_reg[10]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/ALU_OUT_reg_reg[10]/CK (DFFRX1M)             0.00       0.00 r
  U_SYS_CTRL/ALU_OUT_reg_reg[10]/QN (DFFRX1M)             0.35       0.35 r
  U_SYS_CTRL/U98/Y (OAI2BB2X1M)                           0.10       0.45 f
  U_SYS_CTRL/ALU_OUT_reg_reg[10]/D (DFFRX1M)              0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_SYS_CTRL/ALU_OUT_reg_reg[10]/CK (DFFRX1M)             0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_SYS_CTRL/ALU_OUT_reg_reg[9]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_SYS_CTRL/ALU_OUT_reg_reg[9]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/ALU_OUT_reg_reg[9]/CK (DFFRX1M)              0.00       0.00 r
  U_SYS_CTRL/ALU_OUT_reg_reg[9]/QN (DFFRX1M)              0.35       0.35 r
  U_SYS_CTRL/U97/Y (OAI2BB2X1M)                           0.10       0.45 f
  U_SYS_CTRL/ALU_OUT_reg_reg[9]/D (DFFRX1M)               0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_SYS_CTRL/ALU_OUT_reg_reg[9]/CK (DFFRX1M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_SYS_CTRL/ALU_OUT_reg_reg[8]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_SYS_CTRL/ALU_OUT_reg_reg[8]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/ALU_OUT_reg_reg[8]/CK (DFFRX1M)              0.00       0.00 r
  U_SYS_CTRL/ALU_OUT_reg_reg[8]/QN (DFFRX1M)              0.35       0.35 r
  U_SYS_CTRL/U96/Y (OAI2BB2X1M)                           0.10       0.45 f
  U_SYS_CTRL/ALU_OUT_reg_reg[8]/D (DFFRX1M)               0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_SYS_CTRL/ALU_OUT_reg_reg[8]/CK (DFFRX1M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_SYS_CTRL/ALU_OUT_reg_reg[7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_SYS_CTRL/ALU_OUT_reg_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/ALU_OUT_reg_reg[7]/CK (DFFRX1M)              0.00       0.00 r
  U_SYS_CTRL/ALU_OUT_reg_reg[7]/QN (DFFRX1M)              0.35       0.35 r
  U_SYS_CTRL/U95/Y (OAI2BB2X1M)                           0.10       0.45 f
  U_SYS_CTRL/ALU_OUT_reg_reg[7]/D (DFFRX1M)               0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_SYS_CTRL/ALU_OUT_reg_reg[7]/CK (DFFRX1M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_SYS_CTRL/ALU_OUT_reg_reg[6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_SYS_CTRL/ALU_OUT_reg_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/ALU_OUT_reg_reg[6]/CK (DFFRX1M)              0.00       0.00 r
  U_SYS_CTRL/ALU_OUT_reg_reg[6]/QN (DFFRX1M)              0.35       0.35 r
  U_SYS_CTRL/U94/Y (OAI2BB2X1M)                           0.10       0.45 f
  U_SYS_CTRL/ALU_OUT_reg_reg[6]/D (DFFRX1M)               0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_SYS_CTRL/ALU_OUT_reg_reg[6]/CK (DFFRX1M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_SYS_CTRL/ALU_OUT_reg_reg[5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_SYS_CTRL/ALU_OUT_reg_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/ALU_OUT_reg_reg[5]/CK (DFFRX1M)              0.00       0.00 r
  U_SYS_CTRL/ALU_OUT_reg_reg[5]/QN (DFFRX1M)              0.35       0.35 r
  U_SYS_CTRL/U93/Y (OAI2BB2X1M)                           0.10       0.45 f
  U_SYS_CTRL/ALU_OUT_reg_reg[5]/D (DFFRX1M)               0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_SYS_CTRL/ALU_OUT_reg_reg[5]/CK (DFFRX1M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_SYS_CTRL/ALU_OUT_reg_reg[4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_SYS_CTRL/ALU_OUT_reg_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/ALU_OUT_reg_reg[4]/CK (DFFRX1M)              0.00       0.00 r
  U_SYS_CTRL/ALU_OUT_reg_reg[4]/QN (DFFRX1M)              0.35       0.35 r
  U_SYS_CTRL/U92/Y (OAI2BB2X1M)                           0.10       0.45 f
  U_SYS_CTRL/ALU_OUT_reg_reg[4]/D (DFFRX1M)               0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_SYS_CTRL/ALU_OUT_reg_reg[4]/CK (DFFRX1M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_SYS_CTRL/ALU_OUT_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_SYS_CTRL/ALU_OUT_reg_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/ALU_OUT_reg_reg[3]/CK (DFFRX1M)              0.00       0.00 r
  U_SYS_CTRL/ALU_OUT_reg_reg[3]/QN (DFFRX1M)              0.35       0.35 r
  U_SYS_CTRL/U91/Y (OAI2BB2X1M)                           0.10       0.45 f
  U_SYS_CTRL/ALU_OUT_reg_reg[3]/D (DFFRX1M)               0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_SYS_CTRL/ALU_OUT_reg_reg[3]/CK (DFFRX1M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_SYS_CTRL/ALU_OUT_reg_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_SYS_CTRL/ALU_OUT_reg_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/ALU_OUT_reg_reg[2]/CK (DFFRX1M)              0.00       0.00 r
  U_SYS_CTRL/ALU_OUT_reg_reg[2]/QN (DFFRX1M)              0.35       0.35 r
  U_SYS_CTRL/U90/Y (OAI2BB2X1M)                           0.10       0.45 f
  U_SYS_CTRL/ALU_OUT_reg_reg[2]/D (DFFRX1M)               0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_SYS_CTRL/ALU_OUT_reg_reg[2]/CK (DFFRX1M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_SYS_CTRL/ALU_OUT_reg_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_SYS_CTRL/ALU_OUT_reg_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/ALU_OUT_reg_reg[1]/CK (DFFRX1M)              0.00       0.00 r
  U_SYS_CTRL/ALU_OUT_reg_reg[1]/QN (DFFRX1M)              0.35       0.35 r
  U_SYS_CTRL/U89/Y (OAI2BB2X1M)                           0.10       0.45 f
  U_SYS_CTRL/ALU_OUT_reg_reg[1]/D (DFFRX1M)               0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_SYS_CTRL/ALU_OUT_reg_reg[1]/CK (DFFRX1M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_SYS_CTRL/ALU_OUT_reg_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_SYS_CTRL/ALU_OUT_reg_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/ALU_OUT_reg_reg[0]/CK (DFFRX1M)              0.00       0.00 r
  U_SYS_CTRL/ALU_OUT_reg_reg[0]/QN (DFFRX1M)              0.35       0.35 r
  U_SYS_CTRL/U88/Y (OAI2BB2X1M)                           0.10       0.45 f
  U_SYS_CTRL/ALU_OUT_reg_reg[0]/D (DFFRX1M)               0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_SYS_CTRL/ALU_OUT_reg_reg[0]/CK (DFFRX1M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_SYS_CTRL/Address_reg_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_SYS_CTRL/Address_reg_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/Address_reg_reg[2]/CK (DFFRX1M)              0.00       0.00 r
  U_SYS_CTRL/Address_reg_reg[2]/QN (DFFRX1M)              0.36       0.36 r
  U_SYS_CTRL/U111/Y (OAI22X1M)                            0.10       0.46 f
  U_SYS_CTRL/Address_reg_reg[2]/D (DFFRX1M)               0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_SYS_CTRL/Address_reg_reg[2]/CK (DFFRX1M)              0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_ASYNC_FIFO/U1_FIFO_WR/bn_wr_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ASYNC_FIFO/U1_FIFO_WR/bn_wr_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U1_FIFO_WR/bn_wr_ptr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U1_FIFO_WR/bn_wr_ptr_reg[3]/Q (DFFRQX2M)
                                                          0.41       0.41 r
  U_ASYNC_FIFO/U1_FIFO_WR/U7/Y (XNOR2X2M)                 0.05       0.46 f
  U_ASYNC_FIFO/U1_FIFO_WR/bn_wr_ptr_reg[3]/D (DFFRQX2M)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/U1_FIFO_WR/bn_wr_ptr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: RST_SYNC_1/sync_ff_reg[0]/CK
              (internal path startpoint clocked by REF_CLK)
  Endpoint: RST_SYNC_1/sync_ff_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  RST_SYNC_1/sync_ff_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  RST_SYNC_1/sync_ff_reg[0]/Q (DFFRQX2M)                  0.46       0.46 f
  RST_SYNC_1/sync_ff_reg[1]/D (DFFRQX2M)                  0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RST_SYNC_1/sync_ff_reg[1]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U_ASYNC_FIFO/sync_r2w/Q_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ASYNC_FIFO/sync_r2w/out_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/sync_r2w/Q_reg[1]/CK (DFFRQX2M)            0.00       0.00 r
  U_ASYNC_FIFO/sync_r2w/Q_reg[1]/Q (DFFRQX2M)             0.46       0.46 f
  U_ASYNC_FIFO/sync_r2w/out_reg[1]/D (DFFRQX2M)           0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/sync_r2w/out_reg[1]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U_ASYNC_FIFO/sync_r2w/Q_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ASYNC_FIFO/sync_r2w/out_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/sync_r2w/Q_reg[0]/CK (DFFRQX2M)            0.00       0.00 r
  U_ASYNC_FIFO/sync_r2w/Q_reg[0]/Q (DFFRQX2M)             0.46       0.46 f
  U_ASYNC_FIFO/sync_r2w/out_reg[0]/D (DFFRQX2M)           0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/sync_r2w/out_reg[0]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U_ASYNC_FIFO/sync_r2w/Q_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ASYNC_FIFO/sync_r2w/out_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/sync_r2w/Q_reg[3]/CK (DFFRQX2M)            0.00       0.00 r
  U_ASYNC_FIFO/sync_r2w/Q_reg[3]/Q (DFFRQX2M)             0.46       0.46 f
  U_ASYNC_FIFO/sync_r2w/out_reg[3]/D (DFFRQX2M)           0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/sync_r2w/out_reg[3]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U_ASYNC_FIFO/sync_r2w/Q_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ASYNC_FIFO/sync_r2w/out_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/sync_r2w/Q_reg[2]/CK (DFFRQX2M)            0.00       0.00 r
  U_ASYNC_FIFO/sync_r2w/Q_reg[2]/Q (DFFRQX2M)             0.46       0.46 f
  U_ASYNC_FIFO/sync_r2w/out_reg[2]/D (DFFRQX2M)           0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/sync_r2w/out_reg[2]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U_DATA_SYNC/sync_ff_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_DATA_SYNC/sync_ff_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DATA_SYNC/sync_ff_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  U_DATA_SYNC/sync_ff_reg[0]/Q (DFFRQX2M)                 0.46       0.46 f
  U_DATA_SYNC/sync_ff_reg[1]/D (DFFRQX2M)                 0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_DATA_SYNC/sync_ff_reg[1]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U_DATA_SYNC/sync_ff_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_DATA_SYNC/pulse_ff_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DATA_SYNC/sync_ff_reg[1]/CK (DFFRQX2M)                0.00       0.00 r
  U_DATA_SYNC/sync_ff_reg[1]/Q (DFFRQX2M)                 0.48       0.48 f
  U_DATA_SYNC/pulse_ff_reg/D (DFFRQX2M)                   0.00       0.48 f
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_DATA_SYNC/pulse_ff_reg/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: U_ASYNC_FIFO/U1_FIFO_WR/bn_wr_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ASYNC_FIFO/U1_FIFO_WR/gray_wr_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U1_FIFO_WR/bn_wr_ptr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U1_FIFO_WR/bn_wr_ptr_reg[3]/Q (DFFRQX2M)
                                                          0.49       0.49 f
  U_ASYNC_FIFO/U1_FIFO_WR/gray_wr_ptr_reg[3]/D (DFFRQX2M)
                                                          0.00       0.49 f
  data arrival time                                                  0.49

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/U1_FIFO_WR/gray_wr_ptr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U_SYS_CTRL/Address_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_SYS_CTRL/Address_reg_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/Address_reg_reg[3]/CK (DFFRX1M)              0.00       0.00 r
  U_SYS_CTRL/Address_reg_reg[3]/QN (DFFRX1M)              0.39       0.39 r
  U_SYS_CTRL/U115/Y (OAI2BB2X1M)                          0.11       0.50 f
  U_SYS_CTRL/Address_reg_reg[3]/D (DFFRX1M)               0.00       0.50 f
  data arrival time                                                  0.50

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_SYS_CTRL/Address_reg_reg[3]/CK (DFFRX1M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_CLK_GATE/U0_TLATNCAX12M
            (gating element for clock REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/current_state_reg[1]/CK (DFFRQX2M)           0.00       0.00 r
  U_SYS_CTRL/current_state_reg[1]/Q (DFFRQX2M)            0.47       0.47 r
  U_SYS_CTRL/U112/Y (OAI21X2M)                            0.14       0.61 f
  U_SYS_CTRL/CLK_EN (Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16)
                                                          0.00       0.61 f
  U_CLK_GATE/CLK_EN (CLK_GATE)                            0.00       0.61 f
  U_CLK_GATE/U0_TLATNCAX12M/E (TLATNCAX12M)               0.00       0.61 f
  data arrival time                                                  0.61

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_CLK_GATE/U0_TLATNCAX12M/CK (TLATNCAX12M)              0.00       0.10 r
  clock gating hold time                                  0.07       0.17
  data required time                                                 0.17
  --------------------------------------------------------------------------
  data required time                                                 0.17
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U_ASYNC_FIFO/U1_FIFO_WR/bn_wr_ptr_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ASYNC_FIFO/U1_FIFO_WR/bn_wr_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U1_FIFO_WR/bn_wr_ptr_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U1_FIFO_WR/bn_wr_ptr_reg[2]/Q (DFFRQX2M)
                                                          0.46       0.46 r
  U_ASYNC_FIFO/U1_FIFO_WR/U6/Y (XNOR2X2M)                 0.06       0.52 f
  U_ASYNC_FIFO/U1_FIFO_WR/bn_wr_ptr_reg[2]/D (DFFRQX2M)
                                                          0.00       0.52 f
  data arrival time                                                  0.52

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/U1_FIFO_WR/bn_wr_ptr_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U_ASYNC_FIFO/U1_FIFO_WR/bn_wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ASYNC_FIFO/U1_FIFO_WR/bn_wr_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U1_FIFO_WR/bn_wr_ptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U1_FIFO_WR/bn_wr_ptr_reg[0]/Q (DFFRQX2M)
                                                          0.49       0.49 r
  U_ASYNC_FIFO/U1_FIFO_WR/U17/Y (XNOR2X2M)                0.07       0.55 f
  U_ASYNC_FIFO/U1_FIFO_WR/bn_wr_ptr_reg[0]/D (DFFRQX2M)
                                                          0.00       0.55 f
  data arrival time                                                  0.55

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/U1_FIFO_WR/bn_wr_ptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: U_ASYNC_FIFO/U1_FIFO_WR/bn_wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ASYNC_FIFO/U1_FIFO_WR/gray_wr_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U1_FIFO_WR/bn_wr_ptr_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U1_FIFO_WR/bn_wr_ptr_reg[1]/Q (DFFRQX2M)
                                                          0.52       0.52 r
  U_ASYNC_FIFO/U1_FIFO_WR/U16/Y (XNOR2X2M)                0.07       0.59 f
  U_ASYNC_FIFO/U1_FIFO_WR/gray_wr_ptr_reg[0]/D (DFFRQX2M)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/U1_FIFO_WR/gray_wr_ptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U_ASYNC_FIFO/U1_FIFO_WR/bn_wr_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ASYNC_FIFO/U1_FIFO_WR/gray_wr_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U1_FIFO_WR/bn_wr_ptr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U1_FIFO_WR/bn_wr_ptr_reg[3]/Q (DFFRQX2M)
                                                          0.41       0.41 r
  U_ASYNC_FIFO/U1_FIFO_WR/U20/Y (CLKXOR2X2M)              0.20       0.61 f
  U_ASYNC_FIFO/U1_FIFO_WR/gray_wr_ptr_reg[2]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/U1_FIFO_WR/gray_wr_ptr_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U_DATA_SYNC/pulse_ff_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_DATA_SYNC/enable_pulse_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DATA_SYNC/pulse_ff_reg/CK (DFFRQX2M)                  0.00       0.00 r
  U_DATA_SYNC/pulse_ff_reg/Q (DFFRQX2M)                   0.36       0.36 r
  U_DATA_SYNC/U4/Y (NAND2BX2M)                            0.17       0.53 r
  U_DATA_SYNC/U3/Y (INVX2M)                               0.10       0.63 f
  U_DATA_SYNC/enable_pulse_reg/D (DFFRQX2M)               0.00       0.63 f
  data arrival time                                                  0.63

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_DATA_SYNC/enable_pulse_reg/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[2][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[2][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[2][7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[2][7]/Q (DFFRQX2M)     0.38       0.38 r
  U_ASYNC_FIFO/U0_FIFO_MEM/U82/Y (OAI2BB2X1M)             0.15       0.53 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[2][7]/D (DFFRQX2M)     0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[2][7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[2][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[2][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[2][6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[2][6]/Q (DFFRQX2M)     0.38       0.38 r
  U_ASYNC_FIFO/U0_FIFO_MEM/U81/Y (OAI2BB2X1M)             0.15       0.53 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[2][6]/D (DFFRQX2M)     0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[2][6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[2][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[2][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[2][5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[2][5]/Q (DFFRQX2M)     0.38       0.38 r
  U_ASYNC_FIFO/U0_FIFO_MEM/U80/Y (OAI2BB2X1M)             0.15       0.53 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[2][5]/D (DFFRQX2M)     0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[2][5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[2][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[2][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[2][4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[2][4]/Q (DFFRQX2M)     0.38       0.38 r
  U_ASYNC_FIFO/U0_FIFO_MEM/U79/Y (OAI2BB2X1M)             0.15       0.53 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[2][4]/D (DFFRQX2M)     0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[2][4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[2][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[2][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[2][3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[2][3]/Q (DFFRQX2M)     0.38       0.38 r
  U_ASYNC_FIFO/U0_FIFO_MEM/U78/Y (OAI2BB2X1M)             0.15       0.53 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[2][3]/D (DFFRQX2M)     0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[2][3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[2][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[2][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[2][2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[2][2]/Q (DFFRQX2M)     0.38       0.38 r
  U_ASYNC_FIFO/U0_FIFO_MEM/U77/Y (OAI2BB2X1M)             0.15       0.53 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[2][2]/D (DFFRQX2M)     0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[2][2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[2][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[2][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[2][1]/Q (DFFRQX2M)     0.38       0.38 r
  U_ASYNC_FIFO/U0_FIFO_MEM/U76/Y (OAI2BB2X1M)             0.15       0.53 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[2][1]/D (DFFRQX2M)     0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[2][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[2][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[2][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[2][0]/Q (DFFRQX2M)     0.38       0.38 r
  U_ASYNC_FIFO/U0_FIFO_MEM/U75/Y (OAI2BB2X1M)             0.15       0.53 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[2][0]/D (DFFRQX2M)     0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[2][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[6][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[6][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[6][7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[6][7]/Q (DFFRQX2M)     0.38       0.38 r
  U_ASYNC_FIFO/U0_FIFO_MEM/U66/Y (OAI2BB2X1M)             0.15       0.53 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[6][7]/D (DFFRQX2M)     0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[6][7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[6][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[6][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[6][6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[6][6]/Q (DFFRQX2M)     0.38       0.38 r
  U_ASYNC_FIFO/U0_FIFO_MEM/U65/Y (OAI2BB2X1M)             0.15       0.53 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[6][6]/D (DFFRQX2M)     0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[6][6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[6][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[6][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[6][5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[6][5]/Q (DFFRQX2M)     0.38       0.38 r
  U_ASYNC_FIFO/U0_FIFO_MEM/U64/Y (OAI2BB2X1M)             0.15       0.53 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[6][5]/D (DFFRQX2M)     0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[6][5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[6][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[6][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[6][4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[6][4]/Q (DFFRQX2M)     0.38       0.38 r
  U_ASYNC_FIFO/U0_FIFO_MEM/U63/Y (OAI2BB2X1M)             0.15       0.53 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[6][4]/D (DFFRQX2M)     0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[6][4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[6][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[6][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[6][3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[6][3]/Q (DFFRQX2M)     0.38       0.38 r
  U_ASYNC_FIFO/U0_FIFO_MEM/U62/Y (OAI2BB2X1M)             0.15       0.53 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[6][3]/D (DFFRQX2M)     0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[6][3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[6][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[6][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[6][2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[6][2]/Q (DFFRQX2M)     0.38       0.38 r
  U_ASYNC_FIFO/U0_FIFO_MEM/U61/Y (OAI2BB2X1M)             0.15       0.53 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[6][2]/D (DFFRQX2M)     0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[6][2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[6][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[6][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[6][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[6][1]/Q (DFFRQX2M)     0.38       0.38 r
  U_ASYNC_FIFO/U0_FIFO_MEM/U60/Y (OAI2BB2X1M)             0.15       0.53 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[6][1]/D (DFFRQX2M)     0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[6][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[6][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[6][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[6][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[6][0]/Q (DFFRQX2M)     0.38       0.38 r
  U_ASYNC_FIFO/U0_FIFO_MEM/U59/Y (OAI2BB2X1M)             0.15       0.53 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[6][0]/D (DFFRQX2M)     0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[6][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_REG_FILE/Reg_File_reg[14][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[14][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg[14][7]/CK (DFFRQX2M)            0.00       0.00 r
  U_REG_FILE/Reg_File_reg[14][7]/Q (DFFRQX2M)             0.38       0.38 r
  U_REG_FILE/U145/Y (OAI2BB2X1M)                          0.15       0.53 r
  U_REG_FILE/Reg_File_reg[14][7]/D (DFFRQX2M)             0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_FILE/Reg_File_reg[14][7]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_REG_FILE/Reg_File_reg[14][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[14][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg[14][6]/CK (DFFRQX2M)            0.00       0.00 r
  U_REG_FILE/Reg_File_reg[14][6]/Q (DFFRQX2M)             0.38       0.38 r
  U_REG_FILE/U144/Y (OAI2BB2X1M)                          0.15       0.53 r
  U_REG_FILE/Reg_File_reg[14][6]/D (DFFRQX2M)             0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_FILE/Reg_File_reg[14][6]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_REG_FILE/Reg_File_reg[14][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[14][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg[14][5]/CK (DFFRQX2M)            0.00       0.00 r
  U_REG_FILE/Reg_File_reg[14][5]/Q (DFFRQX2M)             0.38       0.38 r
  U_REG_FILE/U143/Y (OAI2BB2X1M)                          0.15       0.53 r
  U_REG_FILE/Reg_File_reg[14][5]/D (DFFRQX2M)             0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_FILE/Reg_File_reg[14][5]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_REG_FILE/Reg_File_reg[14][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[14][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg[14][4]/CK (DFFRQX2M)            0.00       0.00 r
  U_REG_FILE/Reg_File_reg[14][4]/Q (DFFRQX2M)             0.38       0.38 r
  U_REG_FILE/U142/Y (OAI2BB2X1M)                          0.15       0.53 r
  U_REG_FILE/Reg_File_reg[14][4]/D (DFFRQX2M)             0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_FILE/Reg_File_reg[14][4]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_REG_FILE/Reg_File_reg[14][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[14][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg[14][3]/CK (DFFRQX2M)            0.00       0.00 r
  U_REG_FILE/Reg_File_reg[14][3]/Q (DFFRQX2M)             0.38       0.38 r
  U_REG_FILE/U141/Y (OAI2BB2X1M)                          0.15       0.53 r
  U_REG_FILE/Reg_File_reg[14][3]/D (DFFRQX2M)             0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_FILE/Reg_File_reg[14][3]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_REG_FILE/Reg_File_reg[14][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[14][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg[14][2]/CK (DFFRQX2M)            0.00       0.00 r
  U_REG_FILE/Reg_File_reg[14][2]/Q (DFFRQX2M)             0.38       0.38 r
  U_REG_FILE/U140/Y (OAI2BB2X1M)                          0.15       0.53 r
  U_REG_FILE/Reg_File_reg[14][2]/D (DFFRQX2M)             0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_FILE/Reg_File_reg[14][2]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_REG_FILE/Reg_File_reg[14][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[14][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg[14][1]/CK (DFFRQX2M)            0.00       0.00 r
  U_REG_FILE/Reg_File_reg[14][1]/Q (DFFRQX2M)             0.38       0.38 r
  U_REG_FILE/U139/Y (OAI2BB2X1M)                          0.15       0.53 r
  U_REG_FILE/Reg_File_reg[14][1]/D (DFFRQX2M)             0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_FILE/Reg_File_reg[14][1]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_REG_FILE/Reg_File_reg[14][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[14][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg[14][0]/CK (DFFRQX2M)            0.00       0.00 r
  U_REG_FILE/Reg_File_reg[14][0]/Q (DFFRQX2M)             0.38       0.38 r
  U_REG_FILE/U138/Y (OAI2BB2X1M)                          0.15       0.53 r
  U_REG_FILE/Reg_File_reg[14][0]/D (DFFRQX2M)             0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_FILE/Reg_File_reg[14][0]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_REG_FILE/Reg_File_reg[10][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[10][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg[10][7]/CK (DFFRQX2M)            0.00       0.00 r
  U_REG_FILE/Reg_File_reg[10][7]/Q (DFFRQX2M)             0.38       0.38 r
  U_REG_FILE/U113/Y (OAI2BB2X1M)                          0.15       0.53 r
  U_REG_FILE/Reg_File_reg[10][7]/D (DFFRQX2M)             0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_FILE/Reg_File_reg[10][7]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_REG_FILE/Reg_File_reg[10][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[10][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg[10][6]/CK (DFFRQX2M)            0.00       0.00 r
  U_REG_FILE/Reg_File_reg[10][6]/Q (DFFRQX2M)             0.38       0.38 r
  U_REG_FILE/U112/Y (OAI2BB2X1M)                          0.15       0.53 r
  U_REG_FILE/Reg_File_reg[10][6]/D (DFFRQX2M)             0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_FILE/Reg_File_reg[10][6]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_REG_FILE/Reg_File_reg[10][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[10][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg[10][5]/CK (DFFRQX2M)            0.00       0.00 r
  U_REG_FILE/Reg_File_reg[10][5]/Q (DFFRQX2M)             0.38       0.38 r
  U_REG_FILE/U111/Y (OAI2BB2X1M)                          0.15       0.53 r
  U_REG_FILE/Reg_File_reg[10][5]/D (DFFRQX2M)             0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_FILE/Reg_File_reg[10][5]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_REG_FILE/Reg_File_reg[10][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[10][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg[10][4]/CK (DFFRQX2M)            0.00       0.00 r
  U_REG_FILE/Reg_File_reg[10][4]/Q (DFFRQX2M)             0.38       0.38 r
  U_REG_FILE/U110/Y (OAI2BB2X1M)                          0.15       0.53 r
  U_REG_FILE/Reg_File_reg[10][4]/D (DFFRQX2M)             0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_FILE/Reg_File_reg[10][4]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_REG_FILE/Reg_File_reg[10][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[10][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg[10][3]/CK (DFFRQX2M)            0.00       0.00 r
  U_REG_FILE/Reg_File_reg[10][3]/Q (DFFRQX2M)             0.38       0.38 r
  U_REG_FILE/U109/Y (OAI2BB2X1M)                          0.15       0.53 r
  U_REG_FILE/Reg_File_reg[10][3]/D (DFFRQX2M)             0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_FILE/Reg_File_reg[10][3]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_REG_FILE/Reg_File_reg[10][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[10][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg[10][2]/CK (DFFRQX2M)            0.00       0.00 r
  U_REG_FILE/Reg_File_reg[10][2]/Q (DFFRQX2M)             0.38       0.38 r
  U_REG_FILE/U108/Y (OAI2BB2X1M)                          0.15       0.53 r
  U_REG_FILE/Reg_File_reg[10][2]/D (DFFRQX2M)             0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_FILE/Reg_File_reg[10][2]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_REG_FILE/Reg_File_reg[10][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[10][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg[10][1]/CK (DFFRQX2M)            0.00       0.00 r
  U_REG_FILE/Reg_File_reg[10][1]/Q (DFFRQX2M)             0.38       0.38 r
  U_REG_FILE/U107/Y (OAI2BB2X1M)                          0.15       0.53 r
  U_REG_FILE/Reg_File_reg[10][1]/D (DFFRQX2M)             0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_FILE/Reg_File_reg[10][1]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_REG_FILE/Reg_File_reg[10][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[10][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg[10][0]/CK (DFFRQX2M)            0.00       0.00 r
  U_REG_FILE/Reg_File_reg[10][0]/Q (DFFRQX2M)             0.38       0.38 r
  U_REG_FILE/U106/Y (OAI2BB2X1M)                          0.15       0.53 r
  U_REG_FILE/Reg_File_reg[10][0]/D (DFFRQX2M)             0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_FILE/Reg_File_reg[10][0]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_REG_FILE/Reg_File_reg[6][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[6][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg[6][7]/CK (DFFRQX2M)             0.00       0.00 r
  U_REG_FILE/Reg_File_reg[6][7]/Q (DFFRQX2M)              0.38       0.38 r
  U_REG_FILE/U177/Y (OAI2BB2X1M)                          0.15       0.53 r
  U_REG_FILE/Reg_File_reg[6][7]/D (DFFRQX2M)              0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_FILE/Reg_File_reg[6][7]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_REG_FILE/Reg_File_reg[6][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[6][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg[6][6]/CK (DFFRQX2M)             0.00       0.00 r
  U_REG_FILE/Reg_File_reg[6][6]/Q (DFFRQX2M)              0.38       0.38 r
  U_REG_FILE/U176/Y (OAI2BB2X1M)                          0.15       0.53 r
  U_REG_FILE/Reg_File_reg[6][6]/D (DFFRQX2M)              0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_FILE/Reg_File_reg[6][6]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_REG_FILE/Reg_File_reg[6][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[6][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg[6][5]/CK (DFFRQX2M)             0.00       0.00 r
  U_REG_FILE/Reg_File_reg[6][5]/Q (DFFRQX2M)              0.38       0.38 r
  U_REG_FILE/U175/Y (OAI2BB2X1M)                          0.15       0.53 r
  U_REG_FILE/Reg_File_reg[6][5]/D (DFFRQX2M)              0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_FILE/Reg_File_reg[6][5]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_REG_FILE/Reg_File_reg[6][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[6][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg[6][4]/CK (DFFRQX2M)             0.00       0.00 r
  U_REG_FILE/Reg_File_reg[6][4]/Q (DFFRQX2M)              0.38       0.38 r
  U_REG_FILE/U174/Y (OAI2BB2X1M)                          0.15       0.53 r
  U_REG_FILE/Reg_File_reg[6][4]/D (DFFRQX2M)              0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_FILE/Reg_File_reg[6][4]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_REG_FILE/Reg_File_reg[6][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[6][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg[6][3]/CK (DFFRQX2M)             0.00       0.00 r
  U_REG_FILE/Reg_File_reg[6][3]/Q (DFFRQX2M)              0.38       0.38 r
  U_REG_FILE/U173/Y (OAI2BB2X1M)                          0.15       0.53 r
  U_REG_FILE/Reg_File_reg[6][3]/D (DFFRQX2M)              0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_FILE/Reg_File_reg[6][3]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_REG_FILE/Reg_File_reg[6][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[6][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg[6][2]/CK (DFFRQX2M)             0.00       0.00 r
  U_REG_FILE/Reg_File_reg[6][2]/Q (DFFRQX2M)              0.38       0.38 r
  U_REG_FILE/U172/Y (OAI2BB2X1M)                          0.15       0.53 r
  U_REG_FILE/Reg_File_reg[6][2]/D (DFFRQX2M)              0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_FILE/Reg_File_reg[6][2]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_REG_FILE/Reg_File_reg[6][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[6][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg[6][1]/CK (DFFRQX2M)             0.00       0.00 r
  U_REG_FILE/Reg_File_reg[6][1]/Q (DFFRQX2M)              0.38       0.38 r
  U_REG_FILE/U171/Y (OAI2BB2X1M)                          0.15       0.53 r
  U_REG_FILE/Reg_File_reg[6][1]/D (DFFRQX2M)              0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_FILE/Reg_File_reg[6][1]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_REG_FILE/Reg_File_reg[6][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[6][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg[6][0]/CK (DFFRQX2M)             0.00       0.00 r
  U_REG_FILE/Reg_File_reg[6][0]/Q (DFFRQX2M)              0.38       0.38 r
  U_REG_FILE/U170/Y (OAI2BB2X1M)                          0.15       0.53 r
  U_REG_FILE/Reg_File_reg[6][0]/D (DFFRQX2M)              0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_FILE/Reg_File_reg[6][0]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[1][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[1][7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[1][7]/Q (DFFRQX2M)     0.38       0.38 r
  U_ASYNC_FIFO/U0_FIFO_MEM/U90/Y (OAI2BB2X1M)             0.15       0.53 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[1][7]/D (DFFRQX2M)     0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[1][7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[1][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[1][6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[1][6]/Q (DFFRQX2M)     0.38       0.38 r
  U_ASYNC_FIFO/U0_FIFO_MEM/U89/Y (OAI2BB2X1M)             0.15       0.53 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[1][6]/D (DFFRQX2M)     0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[1][6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[1][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[1][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[1][5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[1][5]/Q (DFFRQX2M)     0.38       0.38 r
  U_ASYNC_FIFO/U0_FIFO_MEM/U88/Y (OAI2BB2X1M)             0.15       0.53 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[1][5]/D (DFFRQX2M)     0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[1][5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[1][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[1][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[1][4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[1][4]/Q (DFFRQX2M)     0.38       0.38 r
  U_ASYNC_FIFO/U0_FIFO_MEM/U87/Y (OAI2BB2X1M)             0.15       0.53 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[1][4]/D (DFFRQX2M)     0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[1][4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[1][3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[1][3]/Q (DFFRQX2M)     0.38       0.38 r
  U_ASYNC_FIFO/U0_FIFO_MEM/U86/Y (OAI2BB2X1M)             0.15       0.53 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[1][3]/D (DFFRQX2M)     0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[1][3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[1][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[1][2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[1][2]/Q (DFFRQX2M)     0.38       0.38 r
  U_ASYNC_FIFO/U0_FIFO_MEM/U85/Y (OAI2BB2X1M)             0.15       0.53 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[1][2]/D (DFFRQX2M)     0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[1][2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[1][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[1][1]/Q (DFFRQX2M)     0.38       0.38 r
  U_ASYNC_FIFO/U0_FIFO_MEM/U84/Y (OAI2BB2X1M)             0.15       0.53 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[1][1]/D (DFFRQX2M)     0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[1][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[1][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[1][0]/Q (DFFRQX2M)     0.38       0.38 r
  U_ASYNC_FIFO/U0_FIFO_MEM/U83/Y (OAI2BB2X1M)             0.15       0.53 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[1][0]/D (DFFRQX2M)     0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[1][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[5][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[5][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[5][7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[5][7]/Q (DFFRQX2M)     0.38       0.38 r
  U_ASYNC_FIFO/U0_FIFO_MEM/U42/Y (OAI2BB2X1M)             0.15       0.53 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[5][7]/D (DFFRQX2M)     0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[5][7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[5][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[5][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[5][6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[5][6]/Q (DFFRQX2M)     0.38       0.38 r
  U_ASYNC_FIFO/U0_FIFO_MEM/U41/Y (OAI2BB2X1M)             0.15       0.53 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[5][6]/D (DFFRQX2M)     0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[5][6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[5][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[5][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[5][5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[5][5]/Q (DFFRQX2M)     0.38       0.38 r
  U_ASYNC_FIFO/U0_FIFO_MEM/U40/Y (OAI2BB2X1M)             0.15       0.53 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[5][5]/D (DFFRQX2M)     0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[5][5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[5][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[5][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[5][4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[5][4]/Q (DFFRQX2M)     0.38       0.38 r
  U_ASYNC_FIFO/U0_FIFO_MEM/U39/Y (OAI2BB2X1M)             0.15       0.53 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[5][4]/D (DFFRQX2M)     0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[5][4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[5][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[5][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[5][3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[5][3]/Q (DFFRQX2M)     0.38       0.38 r
  U_ASYNC_FIFO/U0_FIFO_MEM/U38/Y (OAI2BB2X1M)             0.15       0.53 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[5][3]/D (DFFRQX2M)     0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[5][3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[5][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[5][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[5][2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[5][2]/Q (DFFRQX2M)     0.38       0.38 r
  U_ASYNC_FIFO/U0_FIFO_MEM/U37/Y (OAI2BB2X1M)             0.15       0.53 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[5][2]/D (DFFRQX2M)     0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[5][2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[5][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[5][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[5][1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[5][1]/Q (DFFRQX2M)     0.38       0.38 r
  U_ASYNC_FIFO/U0_FIFO_MEM/U36/Y (OAI2BB2X1M)             0.15       0.53 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[5][1]/D (DFFRQX2M)     0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[5][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[5][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[5][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[5][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[5][0]/Q (DFFRQX2M)     0.38       0.38 r
  U_ASYNC_FIFO/U0_FIFO_MEM/U35/Y (OAI2BB2X1M)             0.15       0.53 r
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[5][0]/D (DFFRQX2M)     0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ASYNC_FIFO/U0_FIFO_MEM/mem_reg[5][0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_REG_FILE/Reg_File_reg[9][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[9][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg[9][0]/CK (DFFRQX2M)             0.00       0.00 r
  U_REG_FILE/Reg_File_reg[9][0]/Q (DFFRQX2M)              0.38       0.38 r
  U_REG_FILE/U98/Y (OAI2BB2X1M)                           0.15       0.53 r
  U_REG_FILE/Reg_File_reg[9][0]/D (DFFRQX2M)              0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_FILE/Reg_File_reg[9][0]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_REG_FILE/Reg_File_reg[5][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[5][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg[5][7]/CK (DFFRQX2M)             0.00       0.00 r
  U_REG_FILE/Reg_File_reg[5][7]/Q (DFFRQX2M)              0.38       0.38 r
  U_REG_FILE/U169/Y (OAI2BB2X1M)                          0.15       0.53 r
  U_REG_FILE/Reg_File_reg[5][7]/D (DFFRQX2M)              0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_FILE/Reg_File_reg[5][7]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_REG_FILE/Reg_File_reg[5][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[5][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg[5][6]/CK (DFFRQX2M)             0.00       0.00 r
  U_REG_FILE/Reg_File_reg[5][6]/Q (DFFRQX2M)              0.38       0.38 r
  U_REG_FILE/U168/Y (OAI2BB2X1M)                          0.15       0.53 r
  U_REG_FILE/Reg_File_reg[5][6]/D (DFFRQX2M)              0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_FILE/Reg_File_reg[5][6]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_REG_FILE/Reg_File_reg[5][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[5][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg[5][5]/CK (DFFRQX2M)             0.00       0.00 r
  U_REG_FILE/Reg_File_reg[5][5]/Q (DFFRQX2M)              0.38       0.38 r
  U_REG_FILE/U167/Y (OAI2BB2X1M)                          0.15       0.53 r
  U_REG_FILE/Reg_File_reg[5][5]/D (DFFRQX2M)              0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_FILE/Reg_File_reg[5][5]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_REG_FILE/Reg_File_reg[5][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[5][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg[5][4]/CK (DFFRQX2M)             0.00       0.00 r
  U_REG_FILE/Reg_File_reg[5][4]/Q (DFFRQX2M)              0.38       0.38 r
  U_REG_FILE/U166/Y (OAI2BB2X1M)                          0.15       0.53 r
  U_REG_FILE/Reg_File_reg[5][4]/D (DFFRQX2M)              0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_FILE/Reg_File_reg[5][4]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_REG_FILE/Reg_File_reg[5][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[5][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg[5][3]/CK (DFFRQX2M)             0.00       0.00 r
  U_REG_FILE/Reg_File_reg[5][3]/Q (DFFRQX2M)              0.38       0.38 r
  U_REG_FILE/U165/Y (OAI2BB2X1M)                          0.15       0.53 r
  U_REG_FILE/Reg_File_reg[5][3]/D (DFFRQX2M)              0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_FILE/Reg_File_reg[5][3]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_REG_FILE/Reg_File_reg[5][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[5][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg[5][2]/CK (DFFRQX2M)             0.00       0.00 r
  U_REG_FILE/Reg_File_reg[5][2]/Q (DFFRQX2M)              0.38       0.38 r
  U_REG_FILE/U164/Y (OAI2BB2X1M)                          0.15       0.53 r
  U_REG_FILE/Reg_File_reg[5][2]/D (DFFRQX2M)              0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_FILE/Reg_File_reg[5][2]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_REG_FILE/Reg_File_reg[5][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[5][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg[5][1]/CK (DFFRQX2M)             0.00       0.00 r
  U_REG_FILE/Reg_File_reg[5][1]/Q (DFFRQX2M)              0.38       0.38 r
  U_REG_FILE/U163/Y (OAI2BB2X1M)                          0.15       0.53 r
  U_REG_FILE/Reg_File_reg[5][1]/D (DFFRQX2M)              0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_FILE/Reg_File_reg[5][1]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_REG_FILE/Reg_File_reg[5][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_REG_FILE/Reg_File_reg[5][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_FILE/Reg_File_reg[5][0]/CK (DFFRQX2M)             0.00       0.00 r
  U_REG_FILE/Reg_File_reg[5][0]/Q (DFFRQX2M)              0.38       0.38 r
  U_REG_FILE/U162/Y (OAI2BB2X1M)                          0.15       0.53 r
  U_REG_FILE/Reg_File_reg[5][0]/D (DFFRQX2M)              0.00       0.53 r
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_FILE/Reg_File_reg[5][0]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_UART/U0_UART_RX/par_chk/par_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: parity_error
            (output port clocked by RX_CLK)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/par_chk/par_err_reg/CK (DFFRQX2M)     0.00       0.00 r
  U_UART/U0_UART_RX/par_chk/par_err_reg/Q (DFFRQX2M)      0.77       0.77 f
  U_UART/U0_UART_RX/par_chk/par_err (parity_check_DATA_WIDTH8)
                                                          0.00       0.77 f
  U_UART/U0_UART_RX/Parity_Error (UART_RX_DATA_WIDTH8)
                                                          0.00       0.77 f
  U_UART/parity_error (UART_DATA_WIDTH8)                  0.00       0.77 f
  parity_error (out)                                      0.00       0.77 f
  data arrival time                                                  0.77

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                 -54.26     -54.26
  data required time                                               -54.26
  --------------------------------------------------------------------------
  data required time                                               -54.26
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                       55.03


  Startpoint: U_UART/U0_UART_RX/stp_chk/stp_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: framing_error
            (output port clocked by RX_CLK)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/stp_chk/stp_err_reg/CK (DFFRQX2M)     0.00       0.00 r
  U_UART/U0_UART_RX/stp_chk/stp_err_reg/Q (DFFRQX2M)      0.77       0.77 f
  U_UART/U0_UART_RX/stp_chk/stp_err (stop_check)          0.00       0.77 f
  U_UART/U0_UART_RX/Stop_Error (UART_RX_DATA_WIDTH8)      0.00       0.77 f
  U_UART/framing_error (UART_DATA_WIDTH8)                 0.00       0.77 f
  framing_error (out)                                     0.00       0.77 f
  data arrival time                                                  0.77

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                 -54.26     -54.26
  data required time                                               -54.26
  --------------------------------------------------------------------------
  data required time                                               -54.26
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                       55.03


  Startpoint: U_UART/U0_UART_TX/mux/TX_OUT_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_OUT
            (output port clocked by TX_CLK)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/mux/TX_OUT_reg/CK (DFFRQX2M)          0.00       0.00 r
  U_UART/U0_UART_TX/mux/TX_OUT_reg/Q (DFFRQX2M)           0.75       0.75 f
  U_UART/U0_UART_TX/mux/TX_OUT (UART_MUX)                 0.00       0.75 f
  U_UART/U0_UART_TX/TX_OUT (UART_TX_DATA_WIDTH8)          0.00       0.75 f
  U_UART/TX_OUT_S (UART_DATA_WIDTH8)                      0.00       0.75 f
  UART_TX_OUT (out)                                       0.00       0.75 f
  data arrival time                                                  0.75

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                               -1736.30   -1736.30
  data required time                                             -1736.30
  --------------------------------------------------------------------------
  data required time                                             -1736.30
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                     1737.05


  Startpoint: U_UART/U0_UART_RX/counter/bit_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/counter/bit_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/bit_cnt_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/counter/bit_cnt_reg[0]/QN (DFFRX1M)
                                                          0.34       0.34 r
  U_UART/U0_UART_RX/counter/U10/Y (OAI22X1M)              0.06       0.40 f
  U_UART/U0_UART_RX/counter/bit_cnt_reg[0]/D (DFFRX1M)
                                                          0.00       0.40 f
  data arrival time                                                  0.40

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/bit_cnt_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U_UART/U0_UART_RX/data_samp/sample2_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/data_samp/sample2_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/data_samp/sample2_reg/CK (DFFRX1M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/data_samp/sample2_reg/QN (DFFRX1M)
                                                          0.32       0.32 r
  U_UART/U0_UART_RX/data_samp/U27/Y (MXI2X1M)             0.09       0.40 f
  U_UART/U0_UART_RX/data_samp/sample2_reg/D (DFFRX1M)     0.00       0.40 f
  data arrival time                                                  0.40

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/data_samp/sample2_reg/CK (DFFRX1M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U_UART/U0_UART_RX/data_samp/sample1_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/data_samp/sample1_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/data_samp/sample1_reg/CK (DFFRX1M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/data_samp/sample1_reg/QN (DFFRX1M)
                                                          0.34       0.34 r
  U_UART/U0_UART_RX/data_samp/U31/Y (OAI32X1M)            0.07       0.41 f
  U_UART/U0_UART_RX/data_samp/sample1_reg/D (DFFRX1M)     0.00       0.41 f
  data arrival time                                                  0.41

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/data_samp/sample1_reg/CK (DFFRX1M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U_UART/U0_UART_RX/counter/bit_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/counter/bit_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/bit_cnt_reg[1]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/counter/bit_cnt_reg[1]/QN (DFFRX1M)
                                                          0.35       0.35 r
  U_UART/U0_UART_RX/counter/U6/Y (OAI22X1M)               0.07       0.42 f
  U_UART/U0_UART_RX/counter/bit_cnt_reg[1]/D (DFFRX1M)
                                                          0.00       0.42 f
  data arrival time                                                  0.42

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/bit_cnt_reg[1]/CK (DFFRX1M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U_UART/U0_UART_RX/data_samp/sample3_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/data_samp/sample3_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/data_samp/sample3_reg/CK (DFFRX1M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/data_samp/sample3_reg/QN (DFFRX1M)
                                                          0.34       0.34 r
  U_UART/U0_UART_RX/data_samp/U23/Y (MXI2X1M)             0.09       0.43 f
  U_UART/U0_UART_RX/data_samp/sample3_reg/D (DFFRX1M)     0.00       0.43 f
  data arrival time                                                  0.43

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/data_samp/sample3_reg/CK (DFFRX1M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U_UART/U0_UART_RX/counter/bit_cnt_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/counter/bit_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/bit_cnt_reg[3]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/counter/bit_cnt_reg[3]/QN (DFFRX1M)
                                                          0.41       0.41 r
  U_UART/U0_UART_RX/counter/U11/Y (OAI22X1M)              0.08       0.49 f
  U_UART/U0_UART_RX/counter/bit_cnt_reg[3]/D (DFFRX1M)
                                                          0.00       0.49 f
  data arrival time                                                  0.49

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/bit_cnt_reg[3]/CK (DFFRX1M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U_UART/U0_UART_RX/fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/fsm/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/fsm/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/fsm/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.46       0.46 r
  U_UART/U0_UART_RX/fsm/U26/Y (AOI31X2M)                  0.05       0.51 f
  U_UART/U0_UART_RX/fsm/current_state_reg[1]/D (DFFRQX2M)
                                                          0.00       0.51 f
  data arrival time                                                  0.51

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/fsm/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U_UART/U0_UART_RX/data_samp/sampled_bit_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/stp_chk/stp_err_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/data_samp/sampled_bit_reg/CK (EDFFX1M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/data_samp/sampled_bit_reg/Q (EDFFX1M)
                                                          0.42       0.42 r
  U_UART/U0_UART_RX/data_samp/sampled_bit (data_sampling)
                                                          0.00       0.42 r
  U_UART/U0_UART_RX/stp_chk/sampled_bit (stop_check)      0.00       0.42 r
  U_UART/U0_UART_RX/stp_chk/U2/Y (OAI2BB2X1M)             0.10       0.52 f
  U_UART/U0_UART_RX/stp_chk/stp_err_reg/D (DFFRQX2M)      0.00       0.52 f
  data arrival time                                                  0.52

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/stp_chk/stp_err_reg/CK (DFFRQX2M)     0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U_UART/U0_UART_RX/deserial/counter_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/deserial/counter_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/deserial/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/deserial/counter_reg[0]/Q (DFFRQX2M)
                                                          0.42       0.42 r
  U_UART/U0_UART_RX/deserial/U10/Y (XNOR2X2M)             0.11       0.53 f
  U_UART/U0_UART_RX/deserial/counter_reg[0]/D (DFFRQX2M)
                                                          0.00       0.53 f
  data arrival time                                                  0.53

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/deserial/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: U_UART/U0_UART_RX/fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/fsm/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/fsm/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/fsm/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.46       0.46 r
  U_UART/U0_UART_RX/fsm/U13/Y (OAI32X1M)                  0.08       0.54 f
  U_UART/U0_UART_RX/fsm/current_state_reg[0]/D (DFFRX1M)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/fsm/current_state_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: U_UART/U0_UART_RX/counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/counter/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/QN (DFFRX1M)
                                                          0.31       0.31 r
  U_UART/U0_UART_RX/counter/U27/Y (AO22X1M)               0.15       0.46 r
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/D (DFFRX1M)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/edge_cnt_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  library hold time                                      -0.14      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_UART/U0_UART_RX/deserial/P_DATA_reg[5]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/deserial/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/deserial/P_DATA_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/deserial/P_DATA_reg[5]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U_UART/U0_UART_RX/deserial/U21/Y (OAI21X2M)             0.07       0.55 r
  U_UART/U0_UART_RX/deserial/U20/Y (OAI21X2M)             0.04       0.59 f
  U_UART/U0_UART_RX/deserial/P_DATA_reg[5]/D (DFFRQX2M)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/deserial/P_DATA_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U_UART/U0_UART_RX/deserial/P_DATA_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/deserial/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/deserial/P_DATA_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/deserial/P_DATA_reg[1]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U_UART/U0_UART_RX/deserial/U19/Y (OAI21X2M)             0.07       0.55 r
  U_UART/U0_UART_RX/deserial/U18/Y (OAI21X2M)             0.04       0.59 f
  U_UART/U0_UART_RX/deserial/P_DATA_reg[1]/D (DFFRQX2M)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/deserial/P_DATA_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U_UART/U0_UART_RX/deserial/P_DATA_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/deserial/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/deserial/P_DATA_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/deserial/P_DATA_reg[4]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U_UART/U0_UART_RX/deserial/U29/Y (OAI21X2M)             0.07       0.55 r
  U_UART/U0_UART_RX/deserial/U28/Y (OAI21X2M)             0.04       0.59 f
  U_UART/U0_UART_RX/deserial/P_DATA_reg[4]/D (DFFRQX2M)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/deserial/P_DATA_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U_UART/U0_UART_RX/deserial/P_DATA_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/deserial/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/deserial/P_DATA_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/deserial/P_DATA_reg[0]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U_UART/U0_UART_RX/deserial/U27/Y (OAI21X2M)             0.07       0.55 r
  U_UART/U0_UART_RX/deserial/U26/Y (OAI21X2M)             0.04       0.59 f
  U_UART/U0_UART_RX/deserial/P_DATA_reg[0]/D (DFFRQX2M)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/deserial/P_DATA_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U_UART/U0_UART_RX/deserial/P_DATA_reg[7]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/deserial/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/deserial/P_DATA_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/deserial/P_DATA_reg[7]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U_UART/U0_UART_RX/deserial/U17/Y (OAI21X2M)             0.07       0.55 r
  U_UART/U0_UART_RX/deserial/U16/Y (OAI21X2M)             0.04       0.59 f
  U_UART/U0_UART_RX/deserial/P_DATA_reg[7]/D (DFFRQX2M)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/deserial/P_DATA_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U_UART/U0_UART_RX/deserial/P_DATA_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/deserial/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/deserial/P_DATA_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/deserial/P_DATA_reg[3]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U_UART/U0_UART_RX/deserial/U15/Y (OAI21X2M)             0.07       0.55 r
  U_UART/U0_UART_RX/deserial/U14/Y (OAI21X2M)             0.04       0.59 f
  U_UART/U0_UART_RX/deserial/P_DATA_reg[3]/D (DFFRQX2M)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/deserial/P_DATA_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U_UART/U0_UART_RX/deserial/P_DATA_reg[6]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/deserial/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/deserial/P_DATA_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/deserial/P_DATA_reg[6]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U_UART/U0_UART_RX/deserial/U23/Y (OAI21X2M)             0.07       0.55 r
  U_UART/U0_UART_RX/deserial/U22/Y (OAI21X2M)             0.04       0.60 f
  U_UART/U0_UART_RX/deserial/P_DATA_reg[6]/D (DFFRQX2M)
                                                          0.00       0.60 f
  data arrival time                                                  0.60

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/deserial/P_DATA_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U_UART/U0_UART_RX/deserial/P_DATA_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/deserial/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/deserial/P_DATA_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/deserial/P_DATA_reg[2]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U_UART/U0_UART_RX/deserial/U25/Y (OAI21X2M)             0.07       0.55 r
  U_UART/U0_UART_RX/deserial/U24/Y (OAI21X2M)             0.04       0.60 f
  U_UART/U0_UART_RX/deserial/P_DATA_reg[2]/D (DFFRQX2M)
                                                          0.00       0.60 f
  data arrival time                                                  0.60

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/deserial/P_DATA_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U_UART/U0_UART_RX/data_samp/sample3_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/data_samp/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/data_samp/sample3_reg/CK (DFFRX1M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/data_samp/sample3_reg/QN (DFFRX1M)
                                                          0.32       0.32 f
  U_UART/U0_UART_RX/data_samp/U71/Y (OAI21X1M)            0.14       0.46 r
  U_UART/U0_UART_RX/data_samp/sampled_bit_reg/D (EDFFX1M)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/data_samp/sampled_bit_reg/CK (EDFFX1M)
                                                          0.00       0.00 r
  library hold time                                      -0.17      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: U_UART/U0_UART_RX/counter/bit_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/counter/bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/bit_cnt_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/counter/bit_cnt_reg[2]/QN (DFFRX1M)
                                                          0.35       0.35 r
  U_UART/U0_UART_RX/counter/U20/Y (OAI32X1M)              0.07       0.42 f
  U_UART/U0_UART_RX/counter/U19/Y (AOI32X1M)              0.16       0.59 r
  U_UART/U0_UART_RX/counter/U18/Y (INVX2M)                0.04       0.63 f
  U_UART/U0_UART_RX/counter/bit_cnt_reg[2]/D (DFFRX1M)
                                                          0.00       0.63 f
  data arrival time                                                  0.63

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/bit_cnt_reg[2]/CK (DFFRX1M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: U_UART/U0_UART_RX/fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/fsm/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/fsm/current_state_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/fsm/current_state_reg[0]/QN (DFFRX1M)
                                                          0.41       0.41 f
  U_UART/U0_UART_RX/fsm/U23/Y (AOI22X1M)                  0.19       0.60 r
  U_UART/U0_UART_RX/fsm/U21/Y (OAI22X1M)                  0.06       0.66 f
  U_UART/U0_UART_RX/fsm/current_state_reg[2]/D (DFFRQX2M)
                                                          0.00       0.66 f
  data arrival time                                                  0.66

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/fsm/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: U_UART/U0_UART_RX/data_samp/sampled_bit_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/strt_chk/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/data_samp/sampled_bit_reg/CK (EDFFX1M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/data_samp/sampled_bit_reg/Q (EDFFX1M)
                                                          0.47       0.47 f
  U_UART/U0_UART_RX/data_samp/sampled_bit (data_sampling)
                                                          0.00       0.47 f
  U_UART/U0_UART_RX/strt_chk/sampled_bit (strt_check)     0.00       0.47 f
  U_UART/U0_UART_RX/strt_chk/U3/Y (AND2X2M)               0.20       0.66 f
  U_UART/U0_UART_RX/strt_chk/strt_glitch_reg/D (DFFRQX2M)
                                                          0.00       0.66 f
  data arrival time                                                  0.66

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/strt_chk/strt_glitch_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: U_UART/U0_UART_RX/fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/par_chk/par_err_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/fsm/current_state_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/fsm/current_state_reg[0]/QN (DFFRX1M)
                                                          0.44       0.44 r
  U_UART/U0_UART_RX/fsm/U4/Y (NOR3X2M)                    0.09       0.53 f
  U_UART/U0_UART_RX/fsm/par_chk_en (FSM)                  0.00       0.53 f
  U_UART/U0_UART_RX/par_chk/par_chk_en (parity_check_DATA_WIDTH8)
                                                          0.00       0.53 f
  U_UART/U0_UART_RX/par_chk/U4/Y (INVX2M)                 0.05       0.58 r
  U_UART/U0_UART_RX/par_chk/U2/Y (OAI2BB2X1M)             0.09       0.67 f
  U_UART/U0_UART_RX/par_chk/par_err_reg/D (DFFRQX2M)      0.00       0.67 f
  data arrival time                                                  0.67

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/par_chk/par_err_reg/CK (DFFRQX2M)     0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: U_UART/U0_UART_RX/deserial/counter_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/deserial/counter_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/deserial/counter_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/deserial/counter_reg[2]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U_UART/U0_UART_RX/deserial/U7/Y (OAI2B2X1M)             0.19       0.67 f
  U_UART/U0_UART_RX/deserial/counter_reg[2]/D (DFFRQX2M)
                                                          0.00       0.67 f
  data arrival time                                                  0.67

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/deserial/counter_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: U_UART/U0_UART_RX/deserial/counter_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/deserial/counter_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/deserial/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/deserial/counter_reg[0]/Q (DFFRQX2M)
                                                          0.42       0.42 r
  U_UART/U0_UART_RX/deserial/U33/Y (INVX2M)               0.07       0.49 f
  U_UART/U0_UART_RX/deserial/U32/Y (NAND2X2M)             0.13       0.63 r
  U_UART/U0_UART_RX/deserial/U3/Y (OAI221X1M)             0.09       0.72 f
  U_UART/U0_UART_RX/deserial/counter_reg[1]/D (DFFRQX2M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/deserial/counter_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: U_UART/U0_UART_RX/counter/edge_cnt_reg[5]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/counter/edge_cnt_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/edge_cnt_reg[5]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/counter/edge_cnt_reg[5]/Q (DFFRQX1M)
                                                          0.60       0.60 f
  U_UART/U0_UART_RX/counter/U26/Y (AO22X1M)               0.27       0.87 f
  U_UART/U0_UART_RX/counter/edge_cnt_reg[5]/D (DFFRQX1M)
                                                          0.00       0.87 f
  data arrival time                                                  0.87

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/edge_cnt_reg[5]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  library hold time                                      -0.01      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: U_UART/U0_UART_RX/counter/edge_cnt_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/counter/edge_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/edge_cnt_reg[3]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/counter/edge_cnt_reg[3]/Q (DFFRQX1M)
                                                          0.60       0.60 f
  U_UART/U0_UART_RX/counter/U24/Y (AO22X1M)               0.27       0.87 f
  U_UART/U0_UART_RX/counter/edge_cnt_reg[3]/D (DFFRQX1M)
                                                          0.00       0.87 f
  data arrival time                                                  0.87

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/edge_cnt_reg[3]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  library hold time                                      -0.01      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: U_UART/U0_UART_RX/counter/edge_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/counter/edge_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/edge_cnt_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/counter/edge_cnt_reg[2]/Q (DFFRQX1M)
                                                          0.60       0.60 f
  U_UART/U0_UART_RX/counter/U23/Y (AO22X1M)               0.27       0.87 f
  U_UART/U0_UART_RX/counter/edge_cnt_reg[2]/D (DFFRQX1M)
                                                          0.00       0.87 f
  data arrival time                                                  0.87

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/edge_cnt_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  library hold time                                      -0.01      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: U_UART/U0_UART_RX/counter/edge_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/counter/edge_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/edge_cnt_reg[1]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/counter/edge_cnt_reg[1]/Q (DFFRX1M)
                                                          0.62       0.62 f
  U_UART/U0_UART_RX/counter/U22/Y (AO22X1M)               0.28       0.89 f
  U_UART/U0_UART_RX/counter/edge_cnt_reg[1]/D (DFFRX1M)
                                                          0.00       0.89 f
  data arrival time                                                  0.89

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/edge_cnt_reg[1]/CK (DFFRX1M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: U_UART/U0_UART_RX/fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/data_samp/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/fsm/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/fsm/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.46       0.46 r
  U_UART/U0_UART_RX/fsm/U36/Y (NAND2X2M)                  0.09       0.55 f
  U_UART/U0_UART_RX/fsm/dat_samp_en (FSM)                 0.00       0.55 f
  U_UART/U0_UART_RX/data_samp/dat_samp_en (data_sampling)
                                                          0.00       0.55 f
  U_UART/U0_UART_RX/data_samp/U54/Y (NAND3BX1M)           0.09       0.64 r
  U_UART/U0_UART_RX/data_samp/U36/Y (NOR4BX1M)            0.07       0.71 f
  U_UART/U0_UART_RX/data_samp/sampled_bit_reg/E (EDFFX1M)
                                                          0.00       0.71 f
  data arrival time                                                  0.71

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/data_samp/sampled_bit_reg/CK (EDFFX1M)
                                                          0.00       0.00 r
  library hold time                                      -0.21      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: U_UART/U0_UART_RX/counter/edge_cnt_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_UART/U0_UART_RX/counter/edge_cnt_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/edge_cnt_reg[4]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U_UART/U0_UART_RX/counter/edge_cnt_reg[4]/Q (DFFRX1M)
                                                          0.63       0.63 f
  U_UART/U0_UART_RX/counter/U25/Y (AO22X1M)               0.28       0.90 f
  U_UART/U0_UART_RX/counter/edge_cnt_reg[4]/D (DFFRX1M)
                                                          0.00       0.90 f
  data arrival time                                                  0.90

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_RX/counter/edge_cnt_reg[4]/CK (DFFRX1M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[3]/Q (DFFRQX2M)
                                                          0.39       0.39 r
  U_ASYNC_FIFO/U1_FIFO_RD/U11/Y (XNOR2X2M)                0.05       0.45 f
  U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[3]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: U_ASYNC_FIFO/sync_w2r/Q_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_ASYNC_FIFO/sync_w2r/out_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/sync_w2r/Q_reg[3]/CK (DFFRQX2M)            0.00       0.00 r
  U_ASYNC_FIFO/sync_w2r/Q_reg[3]/Q (DFFRQX2M)             0.45       0.45 f
  U_ASYNC_FIFO/sync_w2r/out_reg[3]/D (DFFRQX2M)           0.00       0.45 f
  data arrival time                                                  0.45

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/sync_w2r/out_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: U_ASYNC_FIFO/sync_w2r/Q_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_ASYNC_FIFO/sync_w2r/out_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/sync_w2r/Q_reg[2]/CK (DFFRQX2M)            0.00       0.00 r
  U_ASYNC_FIFO/sync_w2r/Q_reg[2]/Q (DFFRQX2M)             0.45       0.45 f
  U_ASYNC_FIFO/sync_w2r/out_reg[2]/D (DFFRQX2M)           0.00       0.45 f
  data arrival time                                                  0.45

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/sync_w2r/out_reg[2]/CK (DFFRQX2M)          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: U_ASYNC_FIFO/sync_w2r/Q_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_ASYNC_FIFO/sync_w2r/out_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/sync_w2r/Q_reg[1]/CK (DFFRQX2M)            0.00       0.00 r
  U_ASYNC_FIFO/sync_w2r/Q_reg[1]/Q (DFFRQX2M)             0.45       0.45 f
  U_ASYNC_FIFO/sync_w2r/out_reg[1]/D (DFFRQX2M)           0.00       0.45 f
  data arrival time                                                  0.45

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/sync_w2r/out_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: U_ASYNC_FIFO/sync_w2r/Q_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_ASYNC_FIFO/sync_w2r/out_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/sync_w2r/Q_reg[0]/CK (DFFRQX2M)            0.00       0.00 r
  U_ASYNC_FIFO/sync_w2r/Q_reg[0]/Q (DFFRQX2M)             0.45       0.45 f
  U_ASYNC_FIFO/sync_w2r/out_reg[0]/D (DFFRQX2M)           0.00       0.45 f
  data arrival time                                                  0.45

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/sync_w2r/out_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[0]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  U_ASYNC_FIFO/U1_FIFO_RD/U14/Y (XNOR2X2M)                0.06       0.46 f
  U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[0]/D (DFFRQX2M)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_PULSE_GEN/rcv_flop_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_PULSE_GEN/pls_flop_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_PULSE_GEN/rcv_flop_reg/CK (DFFRQX2M)                  0.00       0.00 r
  U_PULSE_GEN/rcv_flop_reg/Q (DFFRQX2M)                   0.46       0.46 f
  U_PULSE_GEN/pls_flop_reg/D (DFFRQX2M)                   0.00       0.46 f
  data arrival time                                                  0.46

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_PULSE_GEN/pls_flop_reg/CK (DFFRQX2M)                  0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_UART/U0_UART_TX/ser/counter_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART/U0_UART_TX/ser/counter_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/ser/counter_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  U_UART/U0_UART_TX/ser/counter_reg[0]/Q (DFFRQX2M)       0.41       0.41 r
  U_UART/U0_UART_TX/ser/U27/Y (NOR2X2M)                   0.06       0.47 f
  U_UART/U0_UART_TX/ser/counter_reg[0]/D (DFFRQX2M)       0.00       0.47 f
  data arrival time                                                  0.47

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/ser/counter_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: U_UART/U0_UART_TX/fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART/U0_UART_TX/fsm/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_UART/U0_UART_TX/fsm/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.41       0.41 r
  U_UART/U0_UART_TX/fsm/U16/Y (NOR3X2M)                   0.06       0.48 f
  U_UART/U0_UART_TX/fsm/current_state_reg[0]/D (DFFRQX2M)
                                                          0.00       0.48 f
  data arrival time                                                  0.48

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: U_UART/U0_UART_TX/fsm/busy_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_PULSE_GEN/rcv_flop_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/fsm/busy_reg/CK (DFFRQX2M)            0.00       0.00 r
  U_UART/U0_UART_TX/fsm/busy_reg/Q (DFFRQX2M)             0.48       0.48 f
  U_UART/U0_UART_TX/fsm/busy (UART_FSM)                   0.00       0.48 f
  U_UART/U0_UART_TX/Busy (UART_TX_DATA_WIDTH8)            0.00       0.48 f
  U_UART/TX_OUT_V (UART_DATA_WIDTH8)                      0.00       0.48 f
  U_PULSE_GEN/lvl_sig (PULSE_GEN)                         0.00       0.48 f
  U_PULSE_GEN/rcv_flop_reg/D (DFFRQX2M)                   0.00       0.48 f
  data arrival time                                                  0.48

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_PULSE_GEN/rcv_flop_reg/CK (DFFRQX2M)                  0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[3]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[3]/D (DFFRQX2M)
                                                          0.00       0.48 f
  data arrival time                                                  0.48

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[3]/Q (DFFRQX2M)
                                                          0.39       0.39 r
  U_ASYNC_FIFO/U1_FIFO_RD/U20/Y (CLKXOR2X2M)              0.20       0.60 f
  U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[2]/D (DFFRQX2M)
                                                          0.00       0.60 f
  data arrival time                                                  0.60

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U_UART/U0_UART_TX/ser/shift_reg_reg[6]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART/U0_UART_TX/ser/shift_reg_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/ser/shift_reg_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_UART/U0_UART_TX/ser/shift_reg_reg[6]/Q (DFFRQX2M)     0.46       0.46 f
  U_UART/U0_UART_TX/ser/U21/Y (OAI2BB1X2M)                0.15       0.61 f
  U_UART/U0_UART_TX/ser/shift_reg_reg[6]/D (DFFRQX2M)     0.00       0.61 f
  data arrival time                                                  0.61

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/ser/shift_reg_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: U_UART/U0_UART_TX/ser/shift_reg_reg[5]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART/U0_UART_TX/ser/shift_reg_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/ser/shift_reg_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_UART/U0_UART_TX/ser/shift_reg_reg[5]/Q (DFFRQX2M)     0.46       0.46 f
  U_UART/U0_UART_TX/ser/U19/Y (OAI2BB1X2M)                0.15       0.61 f
  U_UART/U0_UART_TX/ser/shift_reg_reg[5]/D (DFFRQX2M)     0.00       0.61 f
  data arrival time                                                  0.61

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/ser/shift_reg_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: U_UART/U0_UART_TX/ser/shift_reg_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART/U0_UART_TX/ser/shift_reg_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/ser/shift_reg_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_UART/U0_UART_TX/ser/shift_reg_reg[4]/Q (DFFRQX2M)     0.46       0.46 f
  U_UART/U0_UART_TX/ser/U17/Y (OAI2BB1X2M)                0.15       0.61 f
  U_UART/U0_UART_TX/ser/shift_reg_reg[4]/D (DFFRQX2M)     0.00       0.61 f
  data arrival time                                                  0.61

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/ser/shift_reg_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: U_UART/U0_UART_TX/ser/shift_reg_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART/U0_UART_TX/ser/shift_reg_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/ser/shift_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_UART/U0_UART_TX/ser/shift_reg_reg[3]/Q (DFFRQX2M)     0.46       0.46 f
  U_UART/U0_UART_TX/ser/U15/Y (OAI2BB1X2M)                0.15       0.61 f
  U_UART/U0_UART_TX/ser/shift_reg_reg[3]/D (DFFRQX2M)     0.00       0.61 f
  data arrival time                                                  0.61

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/ser/shift_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: U_UART/U0_UART_TX/ser/shift_reg_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART/U0_UART_TX/ser/shift_reg_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/ser/shift_reg_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_UART/U0_UART_TX/ser/shift_reg_reg[2]/Q (DFFRQX2M)     0.46       0.46 f
  U_UART/U0_UART_TX/ser/U13/Y (OAI2BB1X2M)                0.15       0.61 f
  U_UART/U0_UART_TX/ser/shift_reg_reg[2]/D (DFFRQX2M)     0.00       0.61 f
  data arrival time                                                  0.61

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/ser/shift_reg_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: U_UART/U0_UART_TX/ser/counter_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART/U0_UART_TX/ser/counter_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/ser/counter_reg[1]/CK (DFFRQX2M)      0.00       0.00 r
  U_UART/U0_UART_TX/ser/counter_reg[1]/Q (DFFRQX2M)       0.39       0.39 r
  U_UART/U0_UART_TX/ser/U30/Y (INVX2M)                    0.06       0.44 f
  U_UART/U0_UART_TX/ser/U25/Y (AOI32X1M)                  0.09       0.53 r
  U_UART/U0_UART_TX/ser/U24/Y (OAI2BB2X1M)                0.08       0.61 f
  U_UART/U0_UART_TX/ser/counter_reg[2]/D (DFFRQX2M)       0.00       0.61 f
  data arrival time                                                  0.61

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/ser/counter_reg[2]/CK (DFFRQX2M)      0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: U_UART/U0_UART_TX/ser/counter_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART/U0_UART_TX/ser/counter_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/ser/counter_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  U_UART/U0_UART_TX/ser/counter_reg[0]/Q (DFFRQX2M)       0.41       0.41 r
  U_UART/U0_UART_TX/ser/U29/Y (CLKXOR2X2M)                0.17       0.59 r
  U_UART/U0_UART_TX/ser/U28/Y (NOR2X2M)                   0.04       0.62 f
  U_UART/U0_UART_TX/ser/counter_reg[1]/D (DFFRQX2M)       0.00       0.62 f
  data arrival time                                                  0.62

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/ser/counter_reg[1]/CK (DFFRQX2M)      0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: U_UART/U0_UART_TX/ser/shift_reg_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART/U0_UART_TX/ser/shift_reg_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/ser/shift_reg_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_UART/U0_UART_TX/ser/shift_reg_reg[2]/Q (DFFRQX2M)     0.46       0.46 f
  U_UART/U0_UART_TX/ser/U12/Y (AOI22X1M)                  0.10       0.56 r
  U_UART/U0_UART_TX/ser/U11/Y (OAI2BB1X2M)                0.06       0.62 f
  U_UART/U0_UART_TX/ser/shift_reg_reg[1]/D (DFFRQX2M)     0.00       0.62 f
  data arrival time                                                  0.62

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/ser/shift_reg_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: U_UART/U0_UART_TX/ser/shift_reg_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART/U0_UART_TX/ser/shift_reg_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/ser/shift_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_UART/U0_UART_TX/ser/shift_reg_reg[0]/Q (DFFRQX2M)     0.46       0.46 f
  U_UART/U0_UART_TX/ser/U9/Y (OAI2BB1X2M)                 0.17       0.62 f
  U_UART/U0_UART_TX/ser/shift_reg_reg[0]/D (DFFRQX2M)     0.00       0.62 f
  data arrival time                                                  0.62

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/ser/shift_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[0]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  U_ASYNC_FIFO/U1_FIFO_RD/U17/Y (INVX2M)                  0.07       0.47 f
  U_ASYNC_FIFO/U1_FIFO_RD/U13/Y (XNOR2X2M)                0.15       0.62 f
  U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[0]/D (DFFRQX2M)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: U_UART/U0_UART_TX/fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART/U0_UART_TX/fsm/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_UART/U0_UART_TX/fsm/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.41       0.41 r
  U_UART/U0_UART_TX/fsm/U13/Y (INVX2M)                    0.09       0.50 f
  U_UART/U0_UART_TX/fsm/U7/Y (OAI21X2M)                   0.07       0.57 r
  U_UART/U0_UART_TX/fsm/U6/Y (OAI21X2M)                   0.07       0.64 f
  U_UART/U0_UART_TX/fsm/current_state_reg[1]/D (DFFRQX2M)
                                                          0.00       0.64 f
  data arrival time                                                  0.64

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/fsm/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: U_UART/U0_UART_TX/par_calc/Data_reg[6]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART/U0_UART_TX/par_calc/Data_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/par_calc/Data_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_UART/U0_UART_TX/par_calc/Data_reg[6]/Q (DFFRQX2M)     0.37       0.37 r
  U_UART/U0_UART_TX/par_calc/U14/Y (AO2B2X2M)             0.13       0.50 r
  U_UART/U0_UART_TX/par_calc/Data_reg[6]/D (DFFRQX2M)     0.00       0.50 r
  data arrival time                                                  0.50

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/par_calc/Data_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.17      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: U_UART/U0_UART_TX/par_calc/Data_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART/U0_UART_TX/par_calc/Data_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/par_calc/Data_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_UART/U0_UART_TX/par_calc/Data_reg[1]/Q (DFFRQX2M)     0.37       0.37 r
  U_UART/U0_UART_TX/par_calc/U9/Y (AO2B2X2M)              0.13       0.50 r
  U_UART/U0_UART_TX/par_calc/Data_reg[1]/D (DFFRQX2M)     0.00       0.50 r
  data arrival time                                                  0.50

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/par_calc/Data_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.17      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: U_UART/U0_UART_TX/par_calc/Data_reg[5]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART/U0_UART_TX/par_calc/Data_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/par_calc/Data_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_UART/U0_UART_TX/par_calc/Data_reg[5]/Q (DFFRQX2M)     0.37       0.37 r
  U_UART/U0_UART_TX/par_calc/U13/Y (AO2B2X2M)             0.13       0.50 r
  U_UART/U0_UART_TX/par_calc/Data_reg[5]/D (DFFRQX2M)     0.00       0.50 r
  data arrival time                                                  0.50

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/par_calc/Data_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.17      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: U_UART/U0_UART_TX/par_calc/Data_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART/U0_UART_TX/par_calc/Data_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/par_calc/Data_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_UART/U0_UART_TX/par_calc/Data_reg[4]/Q (DFFRQX2M)     0.37       0.37 r
  U_UART/U0_UART_TX/par_calc/U12/Y (AO2B2X2M)             0.13       0.50 r
  U_UART/U0_UART_TX/par_calc/Data_reg[4]/D (DFFRQX2M)     0.00       0.50 r
  data arrival time                                                  0.50

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/par_calc/Data_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.17      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: U_UART/U0_UART_TX/par_calc/Data_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART/U0_UART_TX/par_calc/Data_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/par_calc/Data_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_UART/U0_UART_TX/par_calc/Data_reg[0]/Q (DFFRQX2M)     0.37       0.37 r
  U_UART/U0_UART_TX/par_calc/U8/Y (AO2B2X2M)              0.13       0.50 r
  U_UART/U0_UART_TX/par_calc/Data_reg[0]/D (DFFRQX2M)     0.00       0.50 r
  data arrival time                                                  0.50

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/par_calc/Data_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.17      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: U_UART/U0_UART_TX/fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART/U0_UART_TX/fsm/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_UART/U0_UART_TX/fsm/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.50       0.50 f
  U_UART/U0_UART_TX/fsm/U20/Y (AOI2B1X1M)                 0.11       0.60 r
  U_UART/U0_UART_TX/fsm/U19/Y (NOR2X2M)                   0.04       0.65 f
  U_UART/U0_UART_TX/fsm/current_state_reg[2]/D (DFFRQX2M)
                                                          0.00       0.65 f
  data arrival time                                                  0.65

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/fsm/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: U_UART/U0_UART_TX/par_calc/Data_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART/U0_UART_TX/par_calc/Data_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/par_calc/Data_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_UART/U0_UART_TX/par_calc/Data_reg[2]/Q (DFFRQX2M)     0.37       0.37 r
  U_UART/U0_UART_TX/par_calc/U10/Y (AO2B2X2M)             0.13       0.50 r
  U_UART/U0_UART_TX/par_calc/Data_reg[2]/D (DFFRQX2M)     0.00       0.50 r
  data arrival time                                                  0.50

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/par_calc/Data_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.17      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: U_UART/U0_UART_TX/par_calc/Data_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART/U0_UART_TX/par_calc/Data_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/par_calc/Data_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_UART/U0_UART_TX/par_calc/Data_reg[3]/Q (DFFRQX2M)     0.37       0.37 r
  U_UART/U0_UART_TX/par_calc/U11/Y (AO2B2X2M)             0.13       0.50 r
  U_UART/U0_UART_TX/par_calc/Data_reg[3]/D (DFFRQX2M)     0.00       0.50 r
  data arrival time                                                  0.50

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/par_calc/Data_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.17      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: U_UART/U0_UART_TX/ser/shift_reg_reg[7]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART/U0_UART_TX/ser/shift_reg_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/ser/shift_reg_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_UART/U0_UART_TX/ser/shift_reg_reg[7]/Q (DFFRQX2M)     0.37       0.37 r
  U_UART/U0_UART_TX/ser/U23/Y (AO22X1M)                   0.14       0.51 r
  U_UART/U0_UART_TX/ser/shift_reg_reg[7]/D (DFFRQX2M)     0.00       0.51 r
  data arrival time                                                  0.51

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/ser/shift_reg_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.17      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: U_UART/U0_UART_TX/fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART/U0_UART_TX/fsm/busy_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/fsm/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_UART/U0_UART_TX/fsm/current_state_reg[1]/Q (DFFRQX2M)
                                                          0.42       0.42 r
  U_UART/U0_UART_TX/fsm/U15/Y (INVX2M)                    0.08       0.49 f
  U_UART/U0_UART_TX/fsm/U12/Y (NAND3X2M)                  0.10       0.59 r
  U_UART/U0_UART_TX/fsm/U9/Y (NAND2BX2M)                  0.06       0.65 f
  U_UART/U0_UART_TX/fsm/busy_reg/D (DFFRQX2M)             0.00       0.65 f
  data arrival time                                                  0.65

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/fsm/busy_reg/CK (DFFRQX2M)            0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: U_UART/U0_UART_TX/par_calc/Data_reg[7]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART/U0_UART_TX/par_calc/Data_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/par_calc/Data_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_UART/U0_UART_TX/par_calc/Data_reg[7]/Q (DFFRQX2M)     0.38       0.38 r
  U_UART/U0_UART_TX/par_calc/U15/Y (AO2B2X2M)             0.13       0.51 r
  U_UART/U0_UART_TX/par_calc/Data_reg[7]/D (DFFRQX2M)     0.00       0.51 r
  data arrival time                                                  0.51

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/par_calc/Data_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.17      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: U_UART/U0_UART_TX/par_calc/par_bit_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART/U0_UART_TX/par_calc/par_bit_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/par_calc/par_bit_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_UART/U0_UART_TX/par_calc/par_bit_reg/Q (DFFRQX2M)     0.36       0.36 r
  U_UART/U0_UART_TX/par_calc/U2/Y (OAI2BB2X1M)            0.15       0.51 r
  U_UART/U0_UART_TX/par_calc/par_bit_reg/D (DFFRQX2M)     0.00       0.51 r
  data arrival time                                                  0.51

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/par_calc/par_bit_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.17      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[2]/Q (DFFRQX2M)
                                                          0.62       0.62 r
  U_ASYNC_FIFO/U1_FIFO_RD/U10/Y (XNOR2X2M)                0.08       0.70 f
  U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[2]/D (DFFRQX2M)
                                                          0.00       0.70 f
  data arrival time                                                  0.70

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: U_PULSE_GEN/pls_flop_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_PULSE_GEN/pls_flop_reg/CK (DFFRQX2M)                  0.00       0.00 r
  U_PULSE_GEN/pls_flop_reg/Q (DFFRQX2M)                   0.36       0.36 r
  U_PULSE_GEN/U3/Y (NOR2BX2M)                             0.05       0.41 f
  U_PULSE_GEN/pulse_sig (PULSE_GEN)                       0.00       0.41 f
  U_ASYNC_FIFO/R_inc (ASYNC_FIFO_DATA_WIDTH8)             0.00       0.41 f
  U_ASYNC_FIFO/U1_FIFO_RD/R_inc (FIFO_RD_DATA_WIDTH8)     0.00       0.41 f
  U_ASYNC_FIFO/U1_FIFO_RD/U16/Y (NAND2X2M)                0.07       0.49 r
  U_ASYNC_FIFO/U1_FIFO_RD/U4/Y (NOR2X2M)                  0.06       0.55 f
  U_ASYNC_FIFO/U1_FIFO_RD/U18/Y (CLKXOR2X2M)              0.20       0.75 f
  U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[1]/D (DFFRQX2M)
                                                          0.00       0.75 f
  data arrival time                                                  0.75

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: U_UART/U0_UART_TX/fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_UART/U0_UART_TX/mux/TX_OUT_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/fsm/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_UART/U0_UART_TX/fsm/current_state_reg[1]/Q (DFFRQX2M)
                                                          0.42       0.42 r
  U_UART/U0_UART_TX/fsm/U10/Y (NOR3X2M)                   0.09       0.51 f
  U_UART/U0_UART_TX/fsm/mux_sel[2] (UART_FSM)             0.00       0.51 f
  U_UART/U0_UART_TX/mux/mux_sel[2] (UART_MUX)             0.00       0.51 f
  U_UART/U0_UART_TX/mux/U3/Y (OAI21X2M)                   0.12       0.63 r
  U_UART/U0_UART_TX/mux/TX_OUT_reg/D (DFFRQX2M)           0.00       0.63 r
  data arrival time                                                  0.63

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U0_UART_TX/mux/TX_OUT_reg/CK (DFFRQX2M)          0.00       0.00 r
  library hold time                                      -0.18      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_ASYNC_FIFO/U1_FIFO_RD/bn_rd_ptr_reg[2]/Q (DFFRQX2M)
                                                          0.62       0.62 f
  U_ASYNC_FIFO/U1_FIFO_RD/U19/Y (CLKXOR2X2M)              0.20       0.82 f
  U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[1]/D (DFFRQX2M)
                                                          0.00       0.82 f
  data arrival time                                                  0.82

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ASYNC_FIFO/U1_FIFO_RD/gray_rd_ptr_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: U0_CLK_DIV/flag_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV/flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_CLK_DIV/flag_reg/CK (DFFRQX2M)        0.00       0.00 r
  U0_CLK_DIV/flag_reg/Q (DFFRQX2M)         0.39       0.39 r
  U0_CLK_DIV/U13/Y (XNOR2X2M)              0.05       0.45 f
  U0_CLK_DIV/flag_reg/D (DFFRQX2M)         0.00       0.45 f
  data arrival time                                   0.45

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_CLK_DIV/flag_reg/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: U1_CLK_DIV/flag_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_CLK_DIV/flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U1_CLK_DIV/flag_reg/CK (DFFRQX2M)        0.00       0.00 r
  U1_CLK_DIV/flag_reg/Q (DFFRQX2M)         0.39       0.39 r
  U1_CLK_DIV/U19/Y (XNOR2X2M)              0.05       0.45 f
  U1_CLK_DIV/flag_reg/D (DFFRQX2M)         0.00       0.45 f
  data arrival time                                   0.45

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U1_CLK_DIV/flag_reg/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: RST_SYNC_2/sync_ff_reg[0]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: RST_SYNC_2/sync_ff_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  RST_SYNC_2/sync_ff_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  RST_SYNC_2/sync_ff_reg[0]/Q (DFFRQX2M)                  0.46       0.46 f
  RST_SYNC_2/sync_ff_reg[1]/D (DFFRQX2M)                  0.00       0.46 f
  data arrival time                                                  0.46

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RST_SYNC_2/sync_ff_reg[1]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_CLK_DIV/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV/counter_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  U0_CLK_DIV/counter_reg[0]/Q (DFFRQX2M)                  0.44       0.44 r
  U0_CLK_DIV/add_43/A[0] (Clock_Divider_0_DW01_inc_0)     0.00       0.44 r
  U0_CLK_DIV/add_43/U1/Y (INVX2M)                         0.05       0.49 f
  U0_CLK_DIV/add_43/SUM[0] (Clock_Divider_0_DW01_inc_0)
                                                          0.00       0.49 f
  U0_CLK_DIV/U17/Y (NOR2BX2M)                             0.12       0.61 f
  U0_CLK_DIV/counter_reg[0]/D (DFFRQX2M)                  0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_CLK_DIV/counter_reg[0]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U1_CLK_DIV/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_CLK_DIV/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_CLK_DIV/counter_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  U1_CLK_DIV/counter_reg[0]/Q (DFFRQX2M)                  0.44       0.44 r
  U1_CLK_DIV/add_43/A[0] (Clock_Divider_1_DW01_inc_0)     0.00       0.44 r
  U1_CLK_DIV/add_43/U1/Y (INVX2M)                         0.05       0.49 f
  U1_CLK_DIV/add_43/SUM[0] (Clock_Divider_1_DW01_inc_0)
                                                          0.00       0.49 f
  U1_CLK_DIV/U23/Y (NOR2BX2M)                             0.12       0.61 f
  U1_CLK_DIV/counter_reg[0]/D (DFFRQX2M)                  0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_CLK_DIV/counter_reg[0]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_CLK_DIV/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV/counter_reg[6]/CK (DFFRQX2M)                 0.00       0.00 r
  U0_CLK_DIV/counter_reg[6]/Q (DFFRQX2M)                  0.41       0.41 r
  U0_CLK_DIV/add_43/A[6] (Clock_Divider_0_DW01_inc_0)     0.00       0.41 r
  U0_CLK_DIV/add_43/U1_1_6/S (ADDHX1M)                    0.10       0.50 f
  U0_CLK_DIV/add_43/SUM[6] (Clock_Divider_0_DW01_inc_0)
                                                          0.00       0.50 f
  U0_CLK_DIV/U9/Y (NOR2BX2M)                              0.12       0.63 f
  U0_CLK_DIV/counter_reg[6]/D (DFFRQX2M)                  0.00       0.63 f
  data arrival time                                                  0.63

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_CLK_DIV/counter_reg[6]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_CLK_DIV/counter_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV/counter_reg[5]/CK (DFFRQX2M)                 0.00       0.00 r
  U0_CLK_DIV/counter_reg[5]/Q (DFFRQX2M)                  0.41       0.41 r
  U0_CLK_DIV/add_43/A[5] (Clock_Divider_0_DW01_inc_0)     0.00       0.41 r
  U0_CLK_DIV/add_43/U1_1_5/S (ADDHX1M)                    0.10       0.50 f
  U0_CLK_DIV/add_43/SUM[5] (Clock_Divider_0_DW01_inc_0)
                                                          0.00       0.50 f
  U0_CLK_DIV/U8/Y (NOR2BX2M)                              0.12       0.63 f
  U0_CLK_DIV/counter_reg[5]/D (DFFRQX2M)                  0.00       0.63 f
  data arrival time                                                  0.63

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_CLK_DIV/counter_reg[5]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_CLK_DIV/counter_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV/counter_reg[4]/CK (DFFRQX2M)                 0.00       0.00 r
  U0_CLK_DIV/counter_reg[4]/Q (DFFRQX2M)                  0.41       0.41 r
  U0_CLK_DIV/add_43/A[4] (Clock_Divider_0_DW01_inc_0)     0.00       0.41 r
  U0_CLK_DIV/add_43/U1_1_4/S (ADDHX1M)                    0.10       0.50 f
  U0_CLK_DIV/add_43/SUM[4] (Clock_Divider_0_DW01_inc_0)
                                                          0.00       0.50 f
  U0_CLK_DIV/U7/Y (NOR2BX2M)                              0.12       0.63 f
  U0_CLK_DIV/counter_reg[4]/D (DFFRQX2M)                  0.00       0.63 f
  data arrival time                                                  0.63

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_CLK_DIV/counter_reg[4]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_CLK_DIV/counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV/counter_reg[3]/CK (DFFRQX2M)                 0.00       0.00 r
  U0_CLK_DIV/counter_reg[3]/Q (DFFRQX2M)                  0.41       0.41 r
  U0_CLK_DIV/add_43/A[3] (Clock_Divider_0_DW01_inc_0)     0.00       0.41 r
  U0_CLK_DIV/add_43/U1_1_3/S (ADDHX1M)                    0.10       0.50 f
  U0_CLK_DIV/add_43/SUM[3] (Clock_Divider_0_DW01_inc_0)
                                                          0.00       0.50 f
  U0_CLK_DIV/U6/Y (NOR2BX2M)                              0.12       0.63 f
  U0_CLK_DIV/counter_reg[3]/D (DFFRQX2M)                  0.00       0.63 f
  data arrival time                                                  0.63

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_CLK_DIV/counter_reg[3]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U1_CLK_DIV/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_CLK_DIV/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_CLK_DIV/counter_reg[6]/CK (DFFRQX2M)                 0.00       0.00 r
  U1_CLK_DIV/counter_reg[6]/Q (DFFRQX2M)                  0.41       0.41 r
  U1_CLK_DIV/add_43/A[6] (Clock_Divider_1_DW01_inc_0)     0.00       0.41 r
  U1_CLK_DIV/add_43/U1_1_6/S (ADDHX1M)                    0.10       0.50 f
  U1_CLK_DIV/add_43/SUM[6] (Clock_Divider_1_DW01_inc_0)
                                                          0.00       0.50 f
  U1_CLK_DIV/U11/Y (NOR2BX2M)                             0.12       0.63 f
  U1_CLK_DIV/counter_reg[6]/D (DFFRQX2M)                  0.00       0.63 f
  data arrival time                                                  0.63

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_CLK_DIV/counter_reg[6]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U1_CLK_DIV/counter_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_CLK_DIV/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_CLK_DIV/counter_reg[5]/CK (DFFRQX2M)                 0.00       0.00 r
  U1_CLK_DIV/counter_reg[5]/Q (DFFRQX2M)                  0.41       0.41 r
  U1_CLK_DIV/add_43/A[5] (Clock_Divider_1_DW01_inc_0)     0.00       0.41 r
  U1_CLK_DIV/add_43/U1_1_5/S (ADDHX1M)                    0.10       0.50 f
  U1_CLK_DIV/add_43/SUM[5] (Clock_Divider_1_DW01_inc_0)
                                                          0.00       0.50 f
  U1_CLK_DIV/U10/Y (NOR2BX2M)                             0.12       0.63 f
  U1_CLK_DIV/counter_reg[5]/D (DFFRQX2M)                  0.00       0.63 f
  data arrival time                                                  0.63

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_CLK_DIV/counter_reg[5]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U1_CLK_DIV/counter_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_CLK_DIV/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_CLK_DIV/counter_reg[4]/CK (DFFRQX2M)                 0.00       0.00 r
  U1_CLK_DIV/counter_reg[4]/Q (DFFRQX2M)                  0.41       0.41 r
  U1_CLK_DIV/add_43/A[4] (Clock_Divider_1_DW01_inc_0)     0.00       0.41 r
  U1_CLK_DIV/add_43/U1_1_4/S (ADDHX1M)                    0.10       0.50 f
  U1_CLK_DIV/add_43/SUM[4] (Clock_Divider_1_DW01_inc_0)
                                                          0.00       0.50 f
  U1_CLK_DIV/U9/Y (NOR2BX2M)                              0.12       0.63 f
  U1_CLK_DIV/counter_reg[4]/D (DFFRQX2M)                  0.00       0.63 f
  data arrival time                                                  0.63

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_CLK_DIV/counter_reg[4]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U1_CLK_DIV/counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_CLK_DIV/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_CLK_DIV/counter_reg[3]/CK (DFFRQX2M)                 0.00       0.00 r
  U1_CLK_DIV/counter_reg[3]/Q (DFFRQX2M)                  0.41       0.41 r
  U1_CLK_DIV/add_43/A[3] (Clock_Divider_1_DW01_inc_0)     0.00       0.41 r
  U1_CLK_DIV/add_43/U1_1_3/S (ADDHX1M)                    0.10       0.50 f
  U1_CLK_DIV/add_43/SUM[3] (Clock_Divider_1_DW01_inc_0)
                                                          0.00       0.50 f
  U1_CLK_DIV/U8/Y (NOR2BX2M)                              0.12       0.63 f
  U1_CLK_DIV/counter_reg[3]/D (DFFRQX2M)                  0.00       0.63 f
  data arrival time                                                  0.63

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_CLK_DIV/counter_reg[3]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_CLK_DIV/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV/counter_reg[2]/CK (DFFRQX2M)                 0.00       0.00 r
  U0_CLK_DIV/counter_reg[2]/Q (DFFRQX2M)                  0.41       0.41 r
  U0_CLK_DIV/add_43/A[2] (Clock_Divider_0_DW01_inc_0)     0.00       0.41 r
  U0_CLK_DIV/add_43/U1_1_2/S (ADDHX1M)                    0.10       0.50 f
  U0_CLK_DIV/add_43/SUM[2] (Clock_Divider_0_DW01_inc_0)
                                                          0.00       0.50 f
  U0_CLK_DIV/U5/Y (NOR2BX2M)                              0.12       0.63 f
  U0_CLK_DIV/counter_reg[2]/D (DFFRQX2M)                  0.00       0.63 f
  data arrival time                                                  0.63

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_CLK_DIV/counter_reg[2]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U1_CLK_DIV/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_CLK_DIV/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_CLK_DIV/counter_reg[2]/CK (DFFRQX2M)                 0.00       0.00 r
  U1_CLK_DIV/counter_reg[2]/Q (DFFRQX2M)                  0.41       0.41 r
  U1_CLK_DIV/add_43/A[2] (Clock_Divider_1_DW01_inc_0)     0.00       0.41 r
  U1_CLK_DIV/add_43/U1_1_2/S (ADDHX1M)                    0.10       0.50 f
  U1_CLK_DIV/add_43/SUM[2] (Clock_Divider_1_DW01_inc_0)
                                                          0.00       0.50 f
  U1_CLK_DIV/U7/Y (NOR2BX2M)                              0.12       0.63 f
  U1_CLK_DIV/counter_reg[2]/D (DFFRQX2M)                  0.00       0.63 f
  data arrival time                                                  0.63

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_CLK_DIV/counter_reg[2]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_CLK_DIV/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV/counter_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  U0_CLK_DIV/counter_reg[0]/Q (DFFRQX2M)                  0.44       0.44 r
  U0_CLK_DIV/add_43/A[0] (Clock_Divider_0_DW01_inc_0)     0.00       0.44 r
  U0_CLK_DIV/add_43/U1_1_1/S (ADDHX1M)                    0.07       0.50 f
  U0_CLK_DIV/add_43/SUM[1] (Clock_Divider_0_DW01_inc_0)
                                                          0.00       0.50 f
  U0_CLK_DIV/U4/Y (NOR2BX2M)                              0.13       0.63 f
  U0_CLK_DIV/counter_reg[1]/D (DFFRQX2M)                  0.00       0.63 f
  data arrival time                                                  0.63

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_CLK_DIV/counter_reg[1]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U1_CLK_DIV/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_CLK_DIV/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_CLK_DIV/counter_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  U1_CLK_DIV/counter_reg[0]/Q (DFFRQX2M)                  0.44       0.44 r
  U1_CLK_DIV/add_43/A[0] (Clock_Divider_1_DW01_inc_0)     0.00       0.44 r
  U1_CLK_DIV/add_43/U1_1_1/S (ADDHX1M)                    0.07       0.50 f
  U1_CLK_DIV/add_43/SUM[1] (Clock_Divider_1_DW01_inc_0)
                                                          0.00       0.50 f
  U1_CLK_DIV/U6/Y (NOR2BX2M)                              0.13       0.63 f
  U1_CLK_DIV/counter_reg[1]/D (DFFRQX2M)                  0.00       0.63 f
  data arrival time                                                  0.63

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_CLK_DIV/counter_reg[1]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U0_CLK_DIV/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV/div_clk_reg/CK (DFFRQX2M)                    0.00       0.00 r
  U0_CLK_DIV/div_clk_reg/Q (DFFRQX2M)                     0.38       0.38 r
  U0_CLK_DIV/U19/Y (CLKXOR2X2M)                           0.28       0.67 f
  U0_CLK_DIV/div_clk_reg/D (DFFRQX2M)                     0.00       0.67 f
  data arrival time                                                  0.67

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_CLK_DIV/div_clk_reg/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: U1_CLK_DIV/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_CLK_DIV/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_CLK_DIV/div_clk_reg/CK (DFFRQX2M)                    0.00       0.00 r
  U1_CLK_DIV/div_clk_reg/Q (DFFRQX2M)                     0.38       0.38 r
  U1_CLK_DIV/U25/Y (CLKXOR2X2M)                           0.28       0.67 f
  U1_CLK_DIV/div_clk_reg/D (DFFRQX2M)                     0.00       0.67 f
  data arrival time                                                  0.67

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_CLK_DIV/div_clk_reg/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: U0_CLK_DIV/counter_reg[7]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV/counter_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV/counter_reg[7]/CK (DFFRQX2M)                 0.00       0.00 r
  U0_CLK_DIV/counter_reg[7]/Q (DFFRQX2M)                  0.40       0.40 r
  U0_CLK_DIV/add_43/A[7] (Clock_Divider_0_DW01_inc_0)     0.00       0.40 r
  U0_CLK_DIV/add_43/U2/Y (CLKXOR2X2M)                     0.29       0.69 f
  U0_CLK_DIV/add_43/SUM[7] (Clock_Divider_0_DW01_inc_0)
                                                          0.00       0.69 f
  U0_CLK_DIV/U16/Y (NOR2BX2M)                             0.13       0.82 f
  U0_CLK_DIV/counter_reg[7]/D (DFFRQX2M)                  0.00       0.82 f
  data arrival time                                                  0.82

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_CLK_DIV/counter_reg[7]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: U1_CLK_DIV/counter_reg[7]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_CLK_DIV/counter_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_CLK_DIV/counter_reg[7]/CK (DFFRQX2M)                 0.00       0.00 r
  U1_CLK_DIV/counter_reg[7]/Q (DFFRQX2M)                  0.40       0.40 r
  U1_CLK_DIV/add_43/A[7] (Clock_Divider_1_DW01_inc_0)     0.00       0.40 r
  U1_CLK_DIV/add_43/U2/Y (CLKXOR2X2M)                     0.29       0.69 f
  U1_CLK_DIV/add_43/SUM[7] (Clock_Divider_1_DW01_inc_0)
                                                          0.00       0.69 f
  U1_CLK_DIV/U22/Y (NOR2BX2M)                             0.13       0.82 f
  U1_CLK_DIV/counter_reg[7]/D (DFFRQX2M)                  0.00       0.82 f
  data arrival time                                                  0.82

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_CLK_DIV/counter_reg[7]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


1
