Running: D:\Xilinx_directory\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/HO/Desktop/Term_Project/Term_Project_tb_isim_beh.exe -prj C:/Users/HO/Desktop/Term_Project/Term_Project_tb_beh.prj work.Term_Project_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 6
Turning on mult-threading, number of parallel sub-compilation jobs: 12 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/HO/Desktop/Term_Project/Number_to_code.v" into library work
Analyzing Verilog file "C:/Users/HO/Desktop/Term_Project/note.v" into library work
Analyzing Verilog file "C:/Users/HO/Desktop/Term_Project/Mode_time_set.v" into library work
Analyzing Verilog file "C:/Users/HO/Desktop/Term_Project/Mode_timer_set.v" into library work
Analyzing Verilog file "C:/Users/HO/Desktop/Term_Project/Mode_date_set.v" into library work
Analyzing Verilog file "C:/Users/HO/Desktop/Term_Project/Mode_alarm_set.v" into library work
Analyzing Verilog file "C:/Users/HO/Desktop/Term_Project/Mode_alarm_melody.v" into library work
Analyzing Verilog file "C:/Users/HO/Desktop/Term_Project/Clock_sep.v" into library work
Analyzing Verilog file "C:/Users/HO/Desktop/Term_Project/Mode_world_time.v" into library work
Analyzing Verilog file "C:/Users/HO/Desktop/Term_Project/Mode_timer.v" into library work
Analyzing Verilog file "C:/Users/HO/Desktop/Term_Project/Mode_time.v" into library work
Analyzing Verilog file "C:/Users/HO/Desktop/Term_Project/Mode_stopwatch.v" into library work
Analyzing Verilog file "C:/Users/HO/Desktop/Term_Project/Mode_date.v" into library work
Analyzing Verilog file "C:/Users/HO/Desktop/Term_Project/Mode_alarm.v" into library work
Analyzing Verilog file "C:/Users/HO/Desktop/Term_Project/In_sync.v" into library work
Analyzing Verilog file "C:/Users/HO/Desktop/Term_Project/Digital_watch.v" into library work
Analyzing Verilog file "C:/Users/HO/Desktop/Term_Project/Term_Project_tb.v" into library work
Analyzing Verilog file "D:/Xilinx_directory/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:327 - "C:/Users/HO/Desktop/Term_Project/Mode_world_time.v" Line 257: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:189 - "C:/Users/HO/Desktop/Term_Project/Mode_world_time.v" Line 257: Size mismatch in connection of port <NUMBER>. Formal port size is 7-bit while actual signal size is 100-bit.
Completed static elaboration
Compiling module In_sync
Compiling module Number_to_code
Compiling module Clock_sep
Compiling module Mode_time_set
Compiling module Mode_time
Compiling module Mode_date_set
Compiling module Mode_date
Compiling module Mode_alarm_set
Compiling module note
Compiling module Mode_alarm_melody
Compiling module Mode_alarm
Compiling module Mode_world_time
Compiling module Mode_stopwatch
Compiling module Mode_timer_set
Compiling module Mode_timer
Compiling module Digital_watch
Compiling module Term_Project_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 7 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: 지정된 경로를 찾을 수 없습니다, "isim\Term_Project_tb_isim_beh.exe.sim\libPortability.dll".
Compiled 18 Verilog Units
Built simulation executable C:/Users/HO/Desktop/Term_Project/Term_Project_tb_isim_beh.exe
Fuse Memory Usage: 31684 KB
Fuse CPU Usage: 718 ms
