

================================================================
== Vitis HLS Report for 'get_image_stream_Pipeline_VITIS_LOOP_16_1'
================================================================
* Date:           Wed Jun  7 23:11:28 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        chls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  11.00 ns|  1.750 ns|     2.97 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32770|    32770|  0.360 ms|  0.360 ms|  32770|  32770|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_16_1  |    32768|    32768|         2|          1|          1|  32768|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.28>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%g = alloca i32 1"   --->   Operation 5 'alloca' 'g' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %input_stream_V_data_V, i8 %input_stream_V_keep_V, i8 %input_stream_V_strb_V, i1 %input_stream_V_user_V, i1 %input_stream_V_last_V, i1 %input_stream_V_id_V, i1 %input_stream_V_dest_V, void @empty_6"   --->   Operation 6 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_stream_V_data_V, i8 %input_stream_V_keep_V, i8 %input_stream_V_strb_V, i1 %input_stream_V_user_V, i1 %input_stream_V_last_V, i1 %input_stream_V_id_V, i1 %input_stream_V_dest_V, void @empty_16, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %msg_strm, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %g"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%g_4 = load i16 %g" [chls/sub_modules.cpp:16]   --->   Operation 11 'load' 'g_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.85ns)   --->   "%icmp_ln16 = icmp_eq  i16 %g_4, i16 32768" [chls/sub_modules.cpp:16]   --->   Operation 13 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.85ns)   --->   "%add_ln16 = add i16 %g_4, i16 1" [chls/sub_modules.cpp:16]   --->   Operation 14 'add' 'add_ln16' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %for.inc.split, void %for.end.exitStub" [chls/sub_modules.cpp:16]   --->   Operation 15 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = read i84 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %input_stream_V_data_V, i8 %input_stream_V_keep_V, i8 %input_stream_V_strb_V, i1 %input_stream_V_user_V, i1 %input_stream_V_last_V, i1 %input_stream_V_id_V, i1 %input_stream_V_dest_V" [chls/sub_modules.cpp:17]   --->   Operation 16 'read' 'empty' <Predicate = (!icmp_ln16)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%m = extractvalue i84 %empty" [chls/sub_modules.cpp:17]   --->   Operation 17 'extractvalue' 'm' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln16 = store i16 %add_ln16, i16 %g" [chls/sub_modules.cpp:16]   --->   Operation 18 'store' 'store_ln16' <Predicate = (!icmp_ln16)> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 23 'ret' 'ret_ln0' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln16 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768" [chls/sub_modules.cpp:16]   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [chls/sub_modules.cpp:16]   --->   Operation 20 'specloopname' 'specloopname_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.75ns)   --->   "%write_ln19 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %msg_strm, i64 %m" [chls/sub_modules.cpp:19]   --->   Operation 21 'write' 'write_ln19' <Predicate = true> <Delay = 1.75> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 32768> <FIFO>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.inc" [chls/sub_modules.cpp:16]   --->   Operation 22 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 11.000ns, clock uncertainty: 2.970ns.

 <State 1>: 1.280ns
The critical path consists of the following:
	'alloca' operation ('g') [9]  (0.000 ns)
	'load' operation ('g', chls/sub_modules.cpp:16) on local variable 'g' [16]  (0.000 ns)
	'add' operation ('add_ln16', chls/sub_modules.cpp:16) [19]  (0.853 ns)
	'store' operation ('store_ln16', chls/sub_modules.cpp:16) of variable 'add_ln16', chls/sub_modules.cpp:16 on local variable 'g' [27]  (0.427 ns)

 <State 2>: 1.750ns
The critical path consists of the following:
	fifo write operation ('write_ln19', chls/sub_modules.cpp:19) on port 'msg_strm' (chls/sub_modules.cpp:19) [26]  (1.750 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
