# Single-Cycle-RV32I-RISC-V-CPU
This project implements a **single‑cycle** RISC‑V RV32I CPU core in Verilog along with simple instruction and data memories and a top‑level test wrapper suitable for simulation.
