{"files":[{"patch":"@@ -599,0 +599,3 @@\n+    XSMINJDP_OPCODE = (60u << OPCODE_SHIFT | 152u << 3),\n+    XSMAXJDP_OPCODE = (60u << OPCODE_SHIFT | 144u << 3),\n+\n@@ -2452,0 +2455,3 @@\n+  inline void xsminjdp( VectorSRegister d, VectorSRegister a, VectorSRegister b); \/\/ Requires Power 9\n+  inline void xsmaxjdp( VectorSRegister d, VectorSRegister a, VectorSRegister b); \/\/ Requires Power 9\n+\n","filename":"src\/hotspot\/cpu\/ppc\/assembler_ppc.hpp","additions":6,"deletions":0,"binary":false,"changes":6,"status":"modified"},{"patch":"@@ -911,0 +911,3 @@\n+inline void Assembler::xsminjdp(VectorSRegister d, VectorSRegister a, VectorSRegister b) { emit_int32( XSMINJDP_OPCODE | vsrt(d) | vsra(a) | vsrb(b)); }\n+inline void Assembler::xsmaxjdp(VectorSRegister d, VectorSRegister a, VectorSRegister b) { emit_int32( XSMAXJDP_OPCODE | vsrt(d) | vsra(a) | vsrb(b)); }\n+\n","filename":"src\/hotspot\/cpu\/ppc\/assembler_ppc.inline.hpp","additions":3,"deletions":0,"binary":false,"changes":3,"status":"modified"},{"patch":"@@ -12264,0 +12264,48 @@\n+instruct minF(regF dst, regF src1, regF src2) %{\n+  match(Set dst (MinF src1 src2));\n+  predicate(PowerArchitecturePPC64 >= 9);\n+  ins_cost(DEFAULT_COST);\n+\n+  size(4);\n+  ins_encode %{\n+    __ xsminjdp($dst$$FloatRegister->to_vsr(), $src1$$FloatRegister->to_vsr(), $src2$$FloatRegister->to_vsr());\n+  %}\n+  ins_pipe(pipe_class_default);\n+%}\n+\n+instruct minD(regD dst, regD src1, regD src2) %{\n+  match(Set dst (MinD src1 src2));\n+  predicate(PowerArchitecturePPC64 >= 9);\n+  ins_cost(DEFAULT_COST);\n+\n+  size(4);\n+  ins_encode %{\n+    __ xsminjdp($dst$$FloatRegister->to_vsr(), $src1$$FloatRegister->to_vsr(), $src2$$FloatRegister->to_vsr());\n+  %}\n+  ins_pipe(pipe_class_default);\n+%}\n+\n+instruct maxF(regF dst, regF src1, regF src2) %{\n+  match(Set dst (MaxF src1 src2));\n+  predicate(PowerArchitecturePPC64 >= 9);\n+  ins_cost(DEFAULT_COST);\n+\n+  size(4);\n+  ins_encode %{\n+    __ xsmaxjdp($dst$$FloatRegister->to_vsr(), $src1$$FloatRegister->to_vsr(), $src2$$FloatRegister->to_vsr());\n+  %}\n+  ins_pipe(pipe_class_default);\n+%}\n+\n+instruct maxD(regD dst, regD src1, regD src2) %{\n+  match(Set dst (MaxD src1 src2));\n+  predicate(PowerArchitecturePPC64 >= 9);\n+  ins_cost(DEFAULT_COST);\n+\n+  size(4);\n+  ins_encode %{\n+    __ xsmaxjdp($dst$$FloatRegister->to_vsr(), $src1$$FloatRegister->to_vsr(), $src2$$FloatRegister->to_vsr());\n+  %}\n+  ins_pipe(pipe_class_default);\n+%}\n+\n","filename":"src\/hotspot\/cpu\/ppc\/ppc.ad","additions":48,"deletions":0,"binary":false,"changes":48,"status":"modified"}]}