

================================================================
== Vivado HLS Report for 'Block_Mat_exit73_pro'
================================================================
* Date:           Thu Apr 23 12:10:44 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fast
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 3.401 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      1|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     21|    -|
|Register         |        -|      -|       3|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       3|     22|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   1|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   1|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_done                       |   3|          2|    1|          2|
    |real_start                    |   3|          2|    1|          2|
    |src_cols_cast2_out_out_blk_n  |   3|          2|    1|          2|
    |src_mat_cols_out_blk_n        |   3|          2|    1|          2|
    |src_mat_rows_out_blk_n        |   3|          2|    1|          2|
    |src_rows_cast1_out_out_blk_n  |   3|          2|    1|          2|
    |threshold_out_blk_n           |   3|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  21|         14|    7|         14|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |  Block_Mat.exit73_pro  | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |  Block_Mat.exit73_pro  | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |  Block_Mat.exit73_pro  | return value |
|start_full_n                   |  in |    1| ap_ctrl_hs |  Block_Mat.exit73_pro  | return value |
|ap_done                        | out |    1| ap_ctrl_hs |  Block_Mat.exit73_pro  | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs |  Block_Mat.exit73_pro  | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |  Block_Mat.exit73_pro  | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |  Block_Mat.exit73_pro  | return value |
|start_out                      | out |    1| ap_ctrl_hs |  Block_Mat.exit73_pro  | return value |
|start_write                    | out |    1| ap_ctrl_hs |  Block_Mat.exit73_pro  | return value |
|src_rows                       |  in |   32|   ap_none  |        src_rows        |    scalar    |
|src_cols                       |  in |   32|   ap_none  |        src_cols        |    scalar    |
|threshold                      |  in |   32|   ap_none  |        threshold       |    scalar    |
|src_mat_rows_out_din           | out |   32|   ap_fifo  |    src_mat_rows_out    |    pointer   |
|src_mat_rows_out_full_n        |  in |    1|   ap_fifo  |    src_mat_rows_out    |    pointer   |
|src_mat_rows_out_write         | out |    1|   ap_fifo  |    src_mat_rows_out    |    pointer   |
|src_mat_cols_out_din           | out |   32|   ap_fifo  |    src_mat_cols_out    |    pointer   |
|src_mat_cols_out_full_n        |  in |    1|   ap_fifo  |    src_mat_cols_out    |    pointer   |
|src_mat_cols_out_write         | out |    1|   ap_fifo  |    src_mat_cols_out    |    pointer   |
|src_rows_cast1_out_out_din     | out |   12|   ap_fifo  | src_rows_cast1_out_out |    pointer   |
|src_rows_cast1_out_out_full_n  |  in |    1|   ap_fifo  | src_rows_cast1_out_out |    pointer   |
|src_rows_cast1_out_out_write   | out |    1|   ap_fifo  | src_rows_cast1_out_out |    pointer   |
|src_cols_cast2_out_out_din     | out |   12|   ap_fifo  | src_cols_cast2_out_out |    pointer   |
|src_cols_cast2_out_out_full_n  |  in |    1|   ap_fifo  | src_cols_cast2_out_out |    pointer   |
|src_cols_cast2_out_out_write   | out |    1|   ap_fifo  | src_cols_cast2_out_out |    pointer   |
|threshold_out_din              | out |   32|   ap_fifo  |      threshold_out     |    pointer   |
|threshold_out_full_n           |  in |    1|   ap_fifo  |      threshold_out     |    pointer   |
|threshold_out_write            | out |    1|   ap_fifo  |      threshold_out     |    pointer   |
+-------------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.40>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %src_cols_cast2_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 2 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %src_rows_cast1_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 3 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src_mat_cols_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 4 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src_mat_rows_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %threshold_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%threshold_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %threshold)" [xf_fast_accel.cpp:60]   --->   Operation 7 'read' 'threshold_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%src_cols_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %src_cols)" [xf_fast_accel.cpp:60]   --->   Operation 8 'read' 'src_cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%src_rows_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %src_rows)" [xf_fast_accel.cpp:60]   --->   Operation 9 'read' 'src_rows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %threshold_out, i32 %threshold_read)" [xf_fast_accel.cpp:60]   --->   Operation 10 'write' <Predicate = true> <Delay = 3.40> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 0> <FIFO>
ST_1 : Operation 11 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %src_mat_rows_out, i32 %src_rows_read)" [../vitis_lib/vision/L1/include/common/xf_structs.hpp:506->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->xf_fast_accel.cpp:51->xf_fast_accel.cpp:60]   --->   Operation 11 'write' <Predicate = true> <Delay = 3.40> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 0> <FIFO>
ST_1 : Operation 12 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %src_mat_cols_out, i32 %src_cols_read)" [../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->xf_fast_accel.cpp:51->xf_fast_accel.cpp:60]   --->   Operation 12 'write' <Predicate = true> <Delay = 3.40> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 0> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln65 = trunc i32 %src_rows_read to i12" [xf_fast_accel.cpp:65->xf_fast_accel.cpp:60]   --->   Operation 13 'trunc' 'trunc_ln65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln65_1 = trunc i32 %src_cols_read to i12" [xf_fast_accel.cpp:65->xf_fast_accel.cpp:60]   --->   Operation 14 'trunc' 'trunc_ln65_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i12P(i12* %src_rows_cast1_out_out, i12 %trunc_ln65)" [xf_fast_accel.cpp:65->xf_fast_accel.cpp:60]   --->   Operation 15 'write' <Predicate = true> <Delay = 3.40> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 0> <FIFO>
ST_1 : Operation 16 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i12P(i12* %src_cols_cast2_out_out, i12 %trunc_ln65_1)" [xf_fast_accel.cpp:65->xf_fast_accel.cpp:60]   --->   Operation 16 'write' <Predicate = true> <Delay = 3.40> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 0> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "ret void" [xf_fast_accel.cpp:60]   --->   Operation 17 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src_rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_mat_rows_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_mat_cols_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_rows_cast1_out_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_cols_cast2_out_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ threshold_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
threshold_read    (read         ) [ 00]
src_cols_read     (read         ) [ 00]
src_rows_read     (read         ) [ 00]
write_ln60        (write        ) [ 00]
write_ln506       (write        ) [ 00]
write_ln507       (write        ) [ 00]
trunc_ln65        (trunc        ) [ 00]
trunc_ln65_1      (trunc        ) [ 00]
write_ln65        (write        ) [ 00]
write_ln65        (write        ) [ 00]
ret_ln60          (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_rows">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_rows"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src_cols">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_cols"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="threshold">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="src_mat_rows_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_mat_rows_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="src_mat_cols_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_mat_cols_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="src_rows_cast1_out_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_rows_cast1_out_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="src_cols_cast2_out_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_cols_cast2_out_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="threshold_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i12P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="threshold_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="32" slack="0"/>
<pin id="39" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="threshold_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="src_cols_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_cols_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="src_rows_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_rows_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="write_ln60_write_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="0" index="2" bw="32" slack="0"/>
<pin id="58" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln60/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="write_ln506_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="0" index="2" bw="32" slack="0"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln506/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="write_ln507_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="32" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln507/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="write_ln65_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="12" slack="0"/>
<pin id="81" dir="0" index="2" bw="12" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln65/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="write_ln65_write_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="0" slack="0"/>
<pin id="87" dir="0" index="1" bw="12" slack="0"/>
<pin id="88" dir="0" index="2" bw="12" slack="0"/>
<pin id="89" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln65/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="trunc_ln65_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln65/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="trunc_ln65_1_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln65_1/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="30" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="4" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="30" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="30" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="32" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="14" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="61"><net_src comp="36" pin="2"/><net_sink comp="54" pin=2"/></net>

<net id="67"><net_src comp="32" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="6" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="69"><net_src comp="48" pin="2"/><net_sink comp="62" pin=2"/></net>

<net id="75"><net_src comp="32" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="8" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="42" pin="2"/><net_sink comp="70" pin=2"/></net>

<net id="83"><net_src comp="34" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="10" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="34" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="95"><net_src comp="48" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="96"><net_src comp="92" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="100"><net_src comp="42" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="101"><net_src comp="97" pin="1"/><net_sink comp="85" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: src_mat_rows_out | {1 }
	Port: src_mat_cols_out | {1 }
	Port: src_rows_cast1_out_out | {1 }
	Port: src_cols_cast2_out_out | {1 }
	Port: threshold_out | {1 }
 - Input state : 
	Port: Block_Mat.exit73_pro : src_rows | {1 }
	Port: Block_Mat.exit73_pro : src_cols | {1 }
	Port: Block_Mat.exit73_pro : threshold | {1 }
	Port: Block_Mat.exit73_pro : src_mat_rows_out | {}
	Port: Block_Mat.exit73_pro : src_mat_cols_out | {}
	Port: Block_Mat.exit73_pro : src_rows_cast1_out_out | {}
	Port: Block_Mat.exit73_pro : src_cols_cast2_out_out | {}
	Port: Block_Mat.exit73_pro : threshold_out | {}
  - Chain level:
	State 1
		write_ln65 : 1
		write_ln65 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|
| Operation|      Functional Unit      |
|----------|---------------------------|
|          | threshold_read_read_fu_36 |
|   read   |  src_cols_read_read_fu_42 |
|          |  src_rows_read_read_fu_48 |
|----------|---------------------------|
|          |   write_ln60_write_fu_54  |
|          |  write_ln506_write_fu_62  |
|   write  |  write_ln507_write_fu_70  |
|          |   write_ln65_write_fu_78  |
|          |   write_ln65_write_fu_85  |
|----------|---------------------------|
|   trunc  |      trunc_ln65_fu_92     |
|          |     trunc_ln65_1_fu_97    |
|----------|---------------------------|
|   Total  |                           |
|----------|---------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
