{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695633143019 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695633143020 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 25 04:12:22 2023 " "Processing started: Mon Sep 25 04:12:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695633143020 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1695633143020 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1695633143020 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1695633143589 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1695633143589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behavior " "Found design unit 1: reg-behavior" {  } { { "reg.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/reg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695633152884 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695633152884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695633152884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instr_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instr_mem-behavior " "Found design unit 1: instr_mem-behavior" {  } { { "instr_mem.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/instr_mem.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695633152886 ""} { "Info" "ISGN_ENTITY_NAME" "1 instr_mem " "Found entity 1: instr_mem" {  } { { "instr_mem.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/instr_mem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695633152886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695633152886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-behavior " "Found design unit 1: counter-behavior" {  } { { "counter.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/counter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695633152890 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695633152890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695633152890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavior " "Found design unit 1: ALU-behavior" {  } { { "ALU.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/ALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695633152893 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695633152893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695633152893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datamem-behavior " "Found design unit 1: datamem-behavior" {  } { { "datamem.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/datamem.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695633152896 ""} { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/datamem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695633152896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695633152896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_overall.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_overall.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_overall-behavior " "Found design unit 1: mips_overall-behavior" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695633152899 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_overall " "Found entity 1: mips_overall" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695633152899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695633152899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-behavior " "Found design unit 1: control-behavior" {  } { { "control.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/control.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695633152903 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695633152903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695633152903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_control-behavior " "Found design unit 1: alu_control-behavior" {  } { { "alu_control.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/alu_control.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695633152906 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "alu_control.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/alu_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695633152906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695633152906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_overall_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_overall_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_overall_tb-sim " "Found design unit 1: mips_overall_tb-sim" {  } { { "mips_overall_tb.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695633152908 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_overall_tb " "Found entity 1: mips_overall_tb" {  } { { "mips_overall_tb.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695633152908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695633152908 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_overall " "Elaborating entity \"mips_overall\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1695633152950 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_increment\[0\] mips_overall.vhd(105) " "Inferred latch for \"sig_increment\[0\]\" at mips_overall.vhd(105)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152952 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_increment\[1\] mips_overall.vhd(105) " "Inferred latch for \"sig_increment\[1\]\" at mips_overall.vhd(105)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152952 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_increment\[2\] mips_overall.vhd(105) " "Inferred latch for \"sig_increment\[2\]\" at mips_overall.vhd(105)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152952 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_increment\[3\] mips_overall.vhd(105) " "Inferred latch for \"sig_increment\[3\]\" at mips_overall.vhd(105)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152952 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_increment\[4\] mips_overall.vhd(105) " "Inferred latch for \"sig_increment\[4\]\" at mips_overall.vhd(105)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152952 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_increment\[5\] mips_overall.vhd(105) " "Inferred latch for \"sig_increment\[5\]\" at mips_overall.vhd(105)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152952 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_increment\[6\] mips_overall.vhd(105) " "Inferred latch for \"sig_increment\[6\]\" at mips_overall.vhd(105)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152952 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_increment\[7\] mips_overall.vhd(105) " "Inferred latch for \"sig_increment\[7\]\" at mips_overall.vhd(105)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152952 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_increment\[8\] mips_overall.vhd(105) " "Inferred latch for \"sig_increment\[8\]\" at mips_overall.vhd(105)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152952 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_increment\[9\] mips_overall.vhd(105) " "Inferred latch for \"sig_increment\[9\]\" at mips_overall.vhd(105)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152952 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_increment\[10\] mips_overall.vhd(105) " "Inferred latch for \"sig_increment\[10\]\" at mips_overall.vhd(105)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152952 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_increment\[11\] mips_overall.vhd(105) " "Inferred latch for \"sig_increment\[11\]\" at mips_overall.vhd(105)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152952 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_increment\[12\] mips_overall.vhd(105) " "Inferred latch for \"sig_increment\[12\]\" at mips_overall.vhd(105)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152952 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_increment\[13\] mips_overall.vhd(105) " "Inferred latch for \"sig_increment\[13\]\" at mips_overall.vhd(105)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152952 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_increment\[14\] mips_overall.vhd(105) " "Inferred latch for \"sig_increment\[14\]\" at mips_overall.vhd(105)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152952 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_increment\[15\] mips_overall.vhd(105) " "Inferred latch for \"sig_increment\[15\]\" at mips_overall.vhd(105)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152952 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_increment\[16\] mips_overall.vhd(105) " "Inferred latch for \"sig_increment\[16\]\" at mips_overall.vhd(105)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152952 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_increment\[17\] mips_overall.vhd(105) " "Inferred latch for \"sig_increment\[17\]\" at mips_overall.vhd(105)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152952 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_increment\[18\] mips_overall.vhd(105) " "Inferred latch for \"sig_increment\[18\]\" at mips_overall.vhd(105)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152953 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_increment\[19\] mips_overall.vhd(105) " "Inferred latch for \"sig_increment\[19\]\" at mips_overall.vhd(105)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152953 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_increment\[20\] mips_overall.vhd(105) " "Inferred latch for \"sig_increment\[20\]\" at mips_overall.vhd(105)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152953 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_increment\[21\] mips_overall.vhd(105) " "Inferred latch for \"sig_increment\[21\]\" at mips_overall.vhd(105)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152953 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_increment\[22\] mips_overall.vhd(105) " "Inferred latch for \"sig_increment\[22\]\" at mips_overall.vhd(105)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152953 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_increment\[23\] mips_overall.vhd(105) " "Inferred latch for \"sig_increment\[23\]\" at mips_overall.vhd(105)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152953 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_increment\[24\] mips_overall.vhd(105) " "Inferred latch for \"sig_increment\[24\]\" at mips_overall.vhd(105)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152953 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_increment\[25\] mips_overall.vhd(105) " "Inferred latch for \"sig_increment\[25\]\" at mips_overall.vhd(105)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152953 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_increment\[26\] mips_overall.vhd(105) " "Inferred latch for \"sig_increment\[26\]\" at mips_overall.vhd(105)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152953 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_increment\[27\] mips_overall.vhd(105) " "Inferred latch for \"sig_increment\[27\]\" at mips_overall.vhd(105)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152953 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_increment\[28\] mips_overall.vhd(105) " "Inferred latch for \"sig_increment\[28\]\" at mips_overall.vhd(105)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152953 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_increment\[29\] mips_overall.vhd(105) " "Inferred latch for \"sig_increment\[29\]\" at mips_overall.vhd(105)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152953 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_increment\[30\] mips_overall.vhd(105) " "Inferred latch for \"sig_increment\[30\]\" at mips_overall.vhd(105)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152953 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_increment\[31\] mips_overall.vhd(105) " "Inferred latch for \"sig_increment\[31\]\" at mips_overall.vhd(105)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152953 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_count4\[0\] mips_overall.vhd(102) " "Inferred latch for \"sig_count4\[0\]\" at mips_overall.vhd(102)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152953 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_count4\[1\] mips_overall.vhd(102) " "Inferred latch for \"sig_count4\[1\]\" at mips_overall.vhd(102)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152953 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_count4\[2\] mips_overall.vhd(102) " "Inferred latch for \"sig_count4\[2\]\" at mips_overall.vhd(102)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152953 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_count4\[3\] mips_overall.vhd(102) " "Inferred latch for \"sig_count4\[3\]\" at mips_overall.vhd(102)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152953 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_count4\[4\] mips_overall.vhd(102) " "Inferred latch for \"sig_count4\[4\]\" at mips_overall.vhd(102)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152953 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_count4\[5\] mips_overall.vhd(102) " "Inferred latch for \"sig_count4\[5\]\" at mips_overall.vhd(102)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152953 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_count4\[6\] mips_overall.vhd(102) " "Inferred latch for \"sig_count4\[6\]\" at mips_overall.vhd(102)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152953 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_count4\[7\] mips_overall.vhd(102) " "Inferred latch for \"sig_count4\[7\]\" at mips_overall.vhd(102)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152953 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_count4\[8\] mips_overall.vhd(102) " "Inferred latch for \"sig_count4\[8\]\" at mips_overall.vhd(102)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152953 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_count4\[9\] mips_overall.vhd(102) " "Inferred latch for \"sig_count4\[9\]\" at mips_overall.vhd(102)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152953 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_count4\[10\] mips_overall.vhd(102) " "Inferred latch for \"sig_count4\[10\]\" at mips_overall.vhd(102)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152953 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_count4\[11\] mips_overall.vhd(102) " "Inferred latch for \"sig_count4\[11\]\" at mips_overall.vhd(102)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152953 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_count4\[12\] mips_overall.vhd(102) " "Inferred latch for \"sig_count4\[12\]\" at mips_overall.vhd(102)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152953 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_count4\[13\] mips_overall.vhd(102) " "Inferred latch for \"sig_count4\[13\]\" at mips_overall.vhd(102)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152953 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_count4\[14\] mips_overall.vhd(102) " "Inferred latch for \"sig_count4\[14\]\" at mips_overall.vhd(102)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152953 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_count4\[15\] mips_overall.vhd(102) " "Inferred latch for \"sig_count4\[15\]\" at mips_overall.vhd(102)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152953 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_count4\[16\] mips_overall.vhd(102) " "Inferred latch for \"sig_count4\[16\]\" at mips_overall.vhd(102)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152953 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_count4\[17\] mips_overall.vhd(102) " "Inferred latch for \"sig_count4\[17\]\" at mips_overall.vhd(102)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152953 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_count4\[18\] mips_overall.vhd(102) " "Inferred latch for \"sig_count4\[18\]\" at mips_overall.vhd(102)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152953 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_count4\[19\] mips_overall.vhd(102) " "Inferred latch for \"sig_count4\[19\]\" at mips_overall.vhd(102)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152953 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_count4\[20\] mips_overall.vhd(102) " "Inferred latch for \"sig_count4\[20\]\" at mips_overall.vhd(102)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152953 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_count4\[21\] mips_overall.vhd(102) " "Inferred latch for \"sig_count4\[21\]\" at mips_overall.vhd(102)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152953 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_count4\[22\] mips_overall.vhd(102) " "Inferred latch for \"sig_count4\[22\]\" at mips_overall.vhd(102)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152953 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_count4\[23\] mips_overall.vhd(102) " "Inferred latch for \"sig_count4\[23\]\" at mips_overall.vhd(102)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152953 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_count4\[24\] mips_overall.vhd(102) " "Inferred latch for \"sig_count4\[24\]\" at mips_overall.vhd(102)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152954 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_count4\[25\] mips_overall.vhd(102) " "Inferred latch for \"sig_count4\[25\]\" at mips_overall.vhd(102)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152954 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_count4\[26\] mips_overall.vhd(102) " "Inferred latch for \"sig_count4\[26\]\" at mips_overall.vhd(102)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152954 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_count4\[27\] mips_overall.vhd(102) " "Inferred latch for \"sig_count4\[27\]\" at mips_overall.vhd(102)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152954 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_count4\[28\] mips_overall.vhd(102) " "Inferred latch for \"sig_count4\[28\]\" at mips_overall.vhd(102)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152954 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_count4\[29\] mips_overall.vhd(102) " "Inferred latch for \"sig_count4\[29\]\" at mips_overall.vhd(102)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152954 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_count4\[30\] mips_overall.vhd(102) " "Inferred latch for \"sig_count4\[30\]\" at mips_overall.vhd(102)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152954 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_count4\[31\] mips_overall.vhd(102) " "Inferred latch for \"sig_count4\[31\]\" at mips_overall.vhd(102)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152954 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_input2\[0\] mips_overall.vhd(95) " "Inferred latch for \"sig_input2\[0\]\" at mips_overall.vhd(95)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152954 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_input2\[1\] mips_overall.vhd(95) " "Inferred latch for \"sig_input2\[1\]\" at mips_overall.vhd(95)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152954 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_input2\[2\] mips_overall.vhd(95) " "Inferred latch for \"sig_input2\[2\]\" at mips_overall.vhd(95)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152954 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_input2\[3\] mips_overall.vhd(95) " "Inferred latch for \"sig_input2\[3\]\" at mips_overall.vhd(95)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152954 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_input2\[4\] mips_overall.vhd(95) " "Inferred latch for \"sig_input2\[4\]\" at mips_overall.vhd(95)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152954 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_input2\[5\] mips_overall.vhd(95) " "Inferred latch for \"sig_input2\[5\]\" at mips_overall.vhd(95)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152954 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_input2\[6\] mips_overall.vhd(95) " "Inferred latch for \"sig_input2\[6\]\" at mips_overall.vhd(95)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152954 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_input2\[7\] mips_overall.vhd(95) " "Inferred latch for \"sig_input2\[7\]\" at mips_overall.vhd(95)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152954 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_input2\[8\] mips_overall.vhd(95) " "Inferred latch for \"sig_input2\[8\]\" at mips_overall.vhd(95)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152954 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_input2\[9\] mips_overall.vhd(95) " "Inferred latch for \"sig_input2\[9\]\" at mips_overall.vhd(95)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152954 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_input2\[10\] mips_overall.vhd(95) " "Inferred latch for \"sig_input2\[10\]\" at mips_overall.vhd(95)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152954 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_input2\[11\] mips_overall.vhd(95) " "Inferred latch for \"sig_input2\[11\]\" at mips_overall.vhd(95)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152954 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_input2\[12\] mips_overall.vhd(95) " "Inferred latch for \"sig_input2\[12\]\" at mips_overall.vhd(95)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152954 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_input2\[13\] mips_overall.vhd(95) " "Inferred latch for \"sig_input2\[13\]\" at mips_overall.vhd(95)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152954 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_input2\[14\] mips_overall.vhd(95) " "Inferred latch for \"sig_input2\[14\]\" at mips_overall.vhd(95)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152954 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_input2\[15\] mips_overall.vhd(95) " "Inferred latch for \"sig_input2\[15\]\" at mips_overall.vhd(95)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152954 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_input2\[16\] mips_overall.vhd(95) " "Inferred latch for \"sig_input2\[16\]\" at mips_overall.vhd(95)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152954 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_input2\[17\] mips_overall.vhd(95) " "Inferred latch for \"sig_input2\[17\]\" at mips_overall.vhd(95)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152954 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_input2\[18\] mips_overall.vhd(95) " "Inferred latch for \"sig_input2\[18\]\" at mips_overall.vhd(95)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152954 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_input2\[19\] mips_overall.vhd(95) " "Inferred latch for \"sig_input2\[19\]\" at mips_overall.vhd(95)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152954 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_input2\[20\] mips_overall.vhd(95) " "Inferred latch for \"sig_input2\[20\]\" at mips_overall.vhd(95)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152954 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_input2\[21\] mips_overall.vhd(95) " "Inferred latch for \"sig_input2\[21\]\" at mips_overall.vhd(95)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152954 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_input2\[22\] mips_overall.vhd(95) " "Inferred latch for \"sig_input2\[22\]\" at mips_overall.vhd(95)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152954 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_input2\[23\] mips_overall.vhd(95) " "Inferred latch for \"sig_input2\[23\]\" at mips_overall.vhd(95)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152954 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_input2\[24\] mips_overall.vhd(95) " "Inferred latch for \"sig_input2\[24\]\" at mips_overall.vhd(95)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152954 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_input2\[25\] mips_overall.vhd(95) " "Inferred latch for \"sig_input2\[25\]\" at mips_overall.vhd(95)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152954 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_input2\[26\] mips_overall.vhd(95) " "Inferred latch for \"sig_input2\[26\]\" at mips_overall.vhd(95)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152954 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_input2\[27\] mips_overall.vhd(95) " "Inferred latch for \"sig_input2\[27\]\" at mips_overall.vhd(95)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152954 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_input2\[28\] mips_overall.vhd(95) " "Inferred latch for \"sig_input2\[28\]\" at mips_overall.vhd(95)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152954 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_input2\[29\] mips_overall.vhd(95) " "Inferred latch for \"sig_input2\[29\]\" at mips_overall.vhd(95)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152955 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_input2\[30\] mips_overall.vhd(95) " "Inferred latch for \"sig_input2\[30\]\" at mips_overall.vhd(95)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152955 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_input2\[31\] mips_overall.vhd(95) " "Inferred latch for \"sig_input2\[31\]\" at mips_overall.vhd(95)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152955 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_write_d\[0\] mips_overall.vhd(92) " "Inferred latch for \"sig_write_d\[0\]\" at mips_overall.vhd(92)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152955 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_write_d\[1\] mips_overall.vhd(92) " "Inferred latch for \"sig_write_d\[1\]\" at mips_overall.vhd(92)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152955 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_write_d\[2\] mips_overall.vhd(92) " "Inferred latch for \"sig_write_d\[2\]\" at mips_overall.vhd(92)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152955 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_write_d\[3\] mips_overall.vhd(92) " "Inferred latch for \"sig_write_d\[3\]\" at mips_overall.vhd(92)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152955 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_write_d\[4\] mips_overall.vhd(92) " "Inferred latch for \"sig_write_d\[4\]\" at mips_overall.vhd(92)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152955 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_write_d\[5\] mips_overall.vhd(92) " "Inferred latch for \"sig_write_d\[5\]\" at mips_overall.vhd(92)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152955 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_write_d\[6\] mips_overall.vhd(92) " "Inferred latch for \"sig_write_d\[6\]\" at mips_overall.vhd(92)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152955 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_write_d\[7\] mips_overall.vhd(92) " "Inferred latch for \"sig_write_d\[7\]\" at mips_overall.vhd(92)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152955 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_write_d\[8\] mips_overall.vhd(92) " "Inferred latch for \"sig_write_d\[8\]\" at mips_overall.vhd(92)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152955 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_write_d\[9\] mips_overall.vhd(92) " "Inferred latch for \"sig_write_d\[9\]\" at mips_overall.vhd(92)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152955 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_write_d\[10\] mips_overall.vhd(92) " "Inferred latch for \"sig_write_d\[10\]\" at mips_overall.vhd(92)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152955 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_write_d\[11\] mips_overall.vhd(92) " "Inferred latch for \"sig_write_d\[11\]\" at mips_overall.vhd(92)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152955 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_write_d\[12\] mips_overall.vhd(92) " "Inferred latch for \"sig_write_d\[12\]\" at mips_overall.vhd(92)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152955 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_write_d\[13\] mips_overall.vhd(92) " "Inferred latch for \"sig_write_d\[13\]\" at mips_overall.vhd(92)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152955 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_write_d\[14\] mips_overall.vhd(92) " "Inferred latch for \"sig_write_d\[14\]\" at mips_overall.vhd(92)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152955 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_write_d\[15\] mips_overall.vhd(92) " "Inferred latch for \"sig_write_d\[15\]\" at mips_overall.vhd(92)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152955 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_write_d\[16\] mips_overall.vhd(92) " "Inferred latch for \"sig_write_d\[16\]\" at mips_overall.vhd(92)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152955 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_write_d\[17\] mips_overall.vhd(92) " "Inferred latch for \"sig_write_d\[17\]\" at mips_overall.vhd(92)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152955 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_write_d\[18\] mips_overall.vhd(92) " "Inferred latch for \"sig_write_d\[18\]\" at mips_overall.vhd(92)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152955 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_write_d\[19\] mips_overall.vhd(92) " "Inferred latch for \"sig_write_d\[19\]\" at mips_overall.vhd(92)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152955 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_write_d\[20\] mips_overall.vhd(92) " "Inferred latch for \"sig_write_d\[20\]\" at mips_overall.vhd(92)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152955 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_write_d\[21\] mips_overall.vhd(92) " "Inferred latch for \"sig_write_d\[21\]\" at mips_overall.vhd(92)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152955 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_write_d\[22\] mips_overall.vhd(92) " "Inferred latch for \"sig_write_d\[22\]\" at mips_overall.vhd(92)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152955 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_write_d\[23\] mips_overall.vhd(92) " "Inferred latch for \"sig_write_d\[23\]\" at mips_overall.vhd(92)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152955 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_write_d\[24\] mips_overall.vhd(92) " "Inferred latch for \"sig_write_d\[24\]\" at mips_overall.vhd(92)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152955 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_write_d\[25\] mips_overall.vhd(92) " "Inferred latch for \"sig_write_d\[25\]\" at mips_overall.vhd(92)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152955 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_write_d\[26\] mips_overall.vhd(92) " "Inferred latch for \"sig_write_d\[26\]\" at mips_overall.vhd(92)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152955 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_write_d\[27\] mips_overall.vhd(92) " "Inferred latch for \"sig_write_d\[27\]\" at mips_overall.vhd(92)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152955 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_write_d\[28\] mips_overall.vhd(92) " "Inferred latch for \"sig_write_d\[28\]\" at mips_overall.vhd(92)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152955 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_write_d\[29\] mips_overall.vhd(92) " "Inferred latch for \"sig_write_d\[29\]\" at mips_overall.vhd(92)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152955 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_write_d\[30\] mips_overall.vhd(92) " "Inferred latch for \"sig_write_d\[30\]\" at mips_overall.vhd(92)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152955 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_write_d\[31\] mips_overall.vhd(92) " "Inferred latch for \"sig_write_d\[31\]\" at mips_overall.vhd(92)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152955 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_dest\[0\] mips_overall.vhd(89) " "Inferred latch for \"sig_dest\[0\]\" at mips_overall.vhd(89)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152955 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_dest\[1\] mips_overall.vhd(89) " "Inferred latch for \"sig_dest\[1\]\" at mips_overall.vhd(89)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152955 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_dest\[2\] mips_overall.vhd(89) " "Inferred latch for \"sig_dest\[2\]\" at mips_overall.vhd(89)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152955 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_dest\[3\] mips_overall.vhd(89) " "Inferred latch for \"sig_dest\[3\]\" at mips_overall.vhd(89)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152956 "|mips_overall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_dest\[4\] mips_overall.vhd(89) " "Inferred latch for \"sig_dest\[4\]\" at mips_overall.vhd(89)" {  } { { "mips_overall.vhd" "" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695633152956 "|mips_overall"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control alu_control:alu_control_inst " "Elaborating entity \"alu_control\" for hierarchy \"alu_control:alu_control_inst\"" {  } { { "mips_overall.vhd" "alu_control_inst" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1695633152957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control_inst " "Elaborating entity \"control\" for hierarchy \"control:control_inst\"" {  } { { "mips_overall.vhd" "control_inst" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1695633152958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:reg_inst " "Elaborating entity \"reg\" for hierarchy \"reg:reg_inst\"" {  } { { "mips_overall.vhd" "reg_inst" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1695633152959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_mem instr_mem:instr_mem_inst " "Elaborating entity \"instr_mem\" for hierarchy \"instr_mem:instr_mem_inst\"" {  } { { "mips_overall.vhd" "instr_mem_inst" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1695633152965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:counter_inst " "Elaborating entity \"counter\" for hierarchy \"counter:counter_inst\"" {  } { { "mips_overall.vhd" "counter_inst" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1695633152971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_inst " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_inst\"" {  } { { "mips_overall.vhd" "ALU_inst" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1695633152973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamem datamem:datamem_inst " "Elaborating entity \"datamem\" for hierarchy \"datamem:datamem_inst\"" {  } { { "mips_overall.vhd" "datamem_inst" { Text "C:/Users/Savya Patel/Desktop/VHDL/CPU/mips_overall.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1695633152975 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695633153287 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 25 04:12:33 2023 " "Processing ended: Mon Sep 25 04:12:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695633153287 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695633153287 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695633153287 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1695633153287 ""}
