module i_fifo_mem#(parameter DEPTH=8, DATA_WIDTH=8, PTR_WIDTH=3)(
  input full, empty,
  input [PTR_WIDTH:0] b_wptr, b_rptr,
  input [DATA_WIDTH-1:0] fifo[0:DEPTH-1],
  input [DATA_WIDTH-1:0] data_out,
  input [DATA_WIDTH-1:0] data_in,
  input DEFAULT_CLOCK,
  input DEFAULT_RESET,
  input wclk, w_en, rclk, r_en
);

assert property(@(posedge DEFAULT_CLOCK)  (b_wptr!= b_rptr) |-> (!full));
assert property(@(posedge DEFAULT_CLOCK)  (r_en &!empty) |-> (b_rptr!= b_wptr));
assert property(@(posedge DEFAULT_CLOCK) (w_en &!full) |-> (b_wptr!= b_rptr));
assert property(@(posedge DEFAULT_CLOCK)  (b_rptr!= b_wptr) |-> (!empty));

endmodule