<div class="wiki-content"><h1 id="clock_adapter-module_name"><strong>module_name</strong></h1><p>clock_adapter</p><h1 id="clock_adapter-parameters:"><strong>parameters:</strong></h1><pre>{</pre><pre>        &quot;interfaces&quot;: {inClkInterface {<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16168894/InterfaceCLK" data-linked-resource-id="16168894" data-linked-resource-version="5" data-linked-resource-type="page">InterfaceCLK</a>}, outClkInterface{<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16168894/InterfaceCLK" data-linked-resource-id="16168894" data-linked-resource-version="5" data-linked-resource-type="page">InterfaceCLK</a>}}</pre><pre>}</pre><pre><strong style="font-size: 24.0px;font-family: Arial , sans-serif;">I/O</strong></pre><p>u.</p><p> </p><h1 id="clock_adapter-FunctionsUsed"><strong>Functions Used</strong></h1><p>N/A</p><h1 id="clock_adapter-ModulesUsed"><strong>Modules Used</strong></h1><p> </p><h1 id="clock_adapter-Description"><strong>Description</strong></h1><p>The block takes in two clock interfaces, inClkInterface and outClkInterface. It compares to the two interfaces and if the incoming clock interface has clk_en, edge_en or pre_edge_en it puts down a clock gating cell with the appropriate logic based on the signals that are present based on the figure below:</p><p><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" src="https://arterisip.atlassian.net/wiki/download/attachments/16164379/ClockGateSignals.svg?api=v2"></span></p><p>pre_edge_en is used when having problems meeting timing with edge_en. If detected in the incoming interface, logic will pass pre_edge_en through a flipflop to generate edge_en. If both signals exist, logic will give preference to pre_edge_en.</p><p>If a signal is present in the outgoing interface, it is assigned to the incoming signal unless it is the signal clk, where if the clock gate is present it is assigned to the output of the clock gate, or the clock gate is present the signal signal is edge_en and pre_edge_en exists on the input side, then edge_end will come from the flipflop, otherwise the signal is assigned to the incoming signal.</p></div>