#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sat Sep 28 03:13:30 2024
# Process ID: 3527
# Current directory: /home/ubuntu/Desktop/FPGA_val/vivado
# Command line: vivado -source vvd_caravel_fpga_fsic_sim.tcl -mode tcl
# Log file: /home/ubuntu/Desktop/FPGA_val/vivado/vivado.log
# Journal file: /home/ubuntu/Desktop/FPGA_val/vivado/vivado.jou
# Running On: ubuntu2004, OS: Linux, CPU Frequency: 1996.807 MHz, CPU Physical cores: 8, Host memory: 10173 MB
#-----------------------------------------------------------
source vvd_caravel_fpga_fsic_sim.tcl
# proc checkRequiredFiles { origin_dir} {
#   set status true
#   set files [list \
#  "[file normalize "$origin_dir/.././def/defines.v"]"\
#  "[file normalize "$origin_dir/.././def/user_defines.v"]"\
#  "[file normalize "$origin_dir/.././def/defines_T18.v"]"\
#  "[file normalize "$origin_dir/.././def/FPGA_def.v"]"\
#  "[file normalize "$origin_dir/.././rtl/axil_axis.v"]"\
#  "[file normalize "$origin_dir/.././rtl/axil_slav.v"]"\
#  "[file normalize "$origin_dir/.././rtl/axis_mstr.v"]"\
#  "[file normalize "$origin_dir/.././rtl/axis_slav.v"]"\
#  "[file normalize "$origin_dir/.././rtl/caravel.v"]"\
#  "[file normalize "$origin_dir/.././rtl/chip_io.v"]"\
#  "[file normalize "$origin_dir/.././rtl/concat_EdgeDetect_Top_fsic.v"]"\
#  "[file normalize "$origin_dir/.././rtl/config_ctrl.v"]"\
#  "[file normalize "$origin_dir/.././rtl/falcon_In_copy.v"]"\
#  "[file normalize "$origin_dir/.././rtl/falcon_stage.v"]"\
#  "[file normalize "$origin_dir/.././rtl/fifo.v"]"\
#  "[file normalize "$origin_dir/.././rtl/fsic.v"]"\
#  "[file normalize "$origin_dir/.././rtl/fsic_clkrst.v"]"\
#  "[file normalize "$origin_dir/.././rtl/fsic_coreclk_phase_cnt.v"]"\
#  "[file normalize "$origin_dir/.././rtl/fsic_io_serdes_rx.v"]"\
#  "[file normalize "$origin_dir/.././rtl/fsic_mprj_io.v"]"\
#  "[file normalize "$origin_dir/.././rtl/gpio_control_block.v"]"\
#  "[file normalize "$origin_dir/.././rtl/gpio_defaults_block.v"]"\
#  "[file normalize "$origin_dir/.././rtl/housekeeping.v"]"\
#  "[file normalize "$origin_dir/.././rtl/housekeeping_spi.v"]"\
#  "[file normalize "$origin_dir/.././rtl/io_serdes.v"]"\
#  "[file normalize "$origin_dir/.././rtl/irq_mux.v"]"\
#  "[file normalize "$origin_dir/.././rtl/la_mux.v"]"\
#  "[file normalize "$origin_dir/.././rtl/LogicAnalyzer.v"]"\
#  "[file normalize "$origin_dir/.././rtl/mgmt_core.v"]"\
#  "[file normalize "$origin_dir/.././rtl/mgmt_core_wrapper.v"]"\
#  "[file normalize "$origin_dir/.././rtl/mprj_io.v"]"\
#  "[file normalize "$origin_dir/.././rtl/RAM128.v"]"\
#  "[file normalize "$origin_dir/.././rtl/RAM256.v"]"\
#  "[file normalize "$origin_dir/.././fpga_rtl/spram.v"]"\
#  "[file normalize "$origin_dir/.././rtl/sw_caravel.v"]"\
#  "[file normalize "$origin_dir/.././rtl/user_subsys.v"]"\
#  "[file normalize "$origin_dir/.././rtl/user_prj0.v"]"\
#  "[file normalize "$origin_dir/.././rtl/user_prj1.v"]"\
#  "[file normalize "$origin_dir/.././rtl/user_prj2.v"]"\
#  "[file normalize "$origin_dir/.././rtl/user_prj3.v"]"\
#  "[file normalize "$origin_dir/.././rtl/user_project_wrapper.v"]"\
#  "[file normalize "$origin_dir/.././rtl/VexRiscv_MinDebugCache.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_control_s_axi.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_entry_proc.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w1_d2_S.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w32_d2_S.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w32_d8_S.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w33_d128_A.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w64_d3_S.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_flow_control_loop_pipe_sequential_init.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_getinstream.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_getinstream_Pipeline_VITIS_LOOP_44_1.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_regslice_both.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_start_for_streamtoparallelwithburst_U0.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_streamtoparallelwithburst.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/sw_fpga.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/ps_axil.v"]"\
#  "[file normalize "$origin_dir/vitis_prj/verilog_spiflash/spiflash.v"]"\
#  "[file normalize "$origin_dir/fsic_defines.v"]"\
#  "[file normalize "$origin_dir/fsic.coe"]"\
#  "[file normalize "$origin_dir/fsic_tb.sv"]"\
#  "[file normalize "$origin_dir/fsic_tb_behav.wcfg"]"\
#   ]
#   foreach ifile $files {
#     if { ![file isfile $ifile] } {
#       puts " Could not find remote file $ifile "
#       set status false
#     }
#   }
# 
#   set paths [list \
#  "[file normalize "$origin_dir/[file normalize "$origin_dir/vitis_prj/hls_caravel_ps"]"]"\
#  "[file normalize "$origin_dir/[file normalize "$origin_dir/vitis_prj/hls_output_pin"]"]"\
#  "[file normalize "$origin_dir/[file normalize "$origin_dir/vitis_prj/hls_read_romcode"]"]"\
#  "[file normalize "$origin_dir/[file normalize "$origin_dir/vitis_prj/hls_userdma"]"]"\
#   ]
#   foreach ipath $paths {
#     if { ![file isdirectory $ipath] } {
#       puts " Could not access $ipath "
#       set status false
#     }
#   }
# 
#   return $status
# }
# set origin_dir "."
# if { [info exists ::origin_dir_loc] } {
#   set origin_dir $::origin_dir_loc
# }
# set _xil_proj_name_ "vvd_caravel_fpga_sim"
# if { [info exists ::user_project_name] } {
#   set _xil_proj_name_ $::user_project_name
# }
# variable script_file
# set script_file "vvd_caravel_fpga_sim.tcl"
# proc print_help {} {
#   variable script_file
#   puts "\nDescription:"
#   puts "Recreate a Vivado project from this script. The created project will be"
#   puts "functionally equivalent to the original project for which this script was"
#   puts "generated. The script contains commands for creating a project, filesets,"
#   puts "runs, adding/importing sources and setting properties on various objects.\n"
#   puts "Syntax:"
#   puts "$script_file"
#   puts "$script_file -tclargs \[--origin_dir <path>\]"
#   puts "$script_file -tclargs \[--project_name <name>\]"
#   puts "$script_file -tclargs \[--help\]\n"
#   puts "Usage:"
#   puts "Name                   Description"
#   puts "-------------------------------------------------------------------------"
#   puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
#   puts "                       origin_dir path value is \".\", otherwise, the value"
#   puts "                       that was set with the \"-paths_relative_to\" switch"
#   puts "                       when this script was generated.\n"
#   puts "\[--project_name <name>\] Create project with the specified name. Default"
#   puts "                       name is the name of the project from where this"
#   puts "                       script was generated.\n"
#   puts "\[--help\]               Print help information for this script"
#   puts "-------------------------------------------------------------------------\n"
#   exit 0
# }
# if { $::argc > 0 } {
#   for {set i 0} {$i < $::argc} {incr i} {
#     set option [string trim [lindex $::argv $i]]
#     switch -regexp -- $option {
#       "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
#       "--project_name" { incr i; set _xil_proj_name_ [lindex $::argv $i] }
#       "--help"         { print_help }
#       default {
#         if { [regexp {^-} $option] } {
#           puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
#           return 1
#         }
#       }
#     }
#   }
# }
# set orig_proj_dir "[file normalize "$origin_dir/vvd_caravel_fpga_sim"]"
# set validate_required 0
# if { $validate_required } {
#   if { [checkRequiredFiles $origin_dir] } {
#     puts "Tcl file $script_file is valid. All files required for project creation is accesable. "
#   } else {
#     puts "Tcl file $script_file is not valid. Not all files required for project creation is accesable. "
#     return
#   }
# }
# create_project ${_xil_proj_name_} ./${_xil_proj_name_} -part xc7z020clg400-1
# set proj_dir [get_property directory [current_project]]
# set obj [current_project]
# set_property -name "default_lib" -value "xil_defaultlib" -objects $obj
# set_property -name "enable_resource_estimation" -value "0" -objects $obj
# set_property -name "enable_vhdl_2008" -value "1" -objects $obj
# set_property -name "ip_cache_permissions" -value "read write" -objects $obj
# set_property -name "ip_output_repo" -value "$proj_dir/${_xil_proj_name_}.cache/ip" -objects $obj
# set_property -name "mem.enable_memory_map_generation" -value "1" -objects $obj
# set_property -name "platform.board_id" -value "pynq-z2" -objects $obj
# set_property -name "revised_directory_structure" -value "1" -objects $obj
# set_property -name "sim.central_dir" -value "$proj_dir/${_xil_proj_name_}.ip_user_files" -objects $obj
# set_property -name "sim.ip.auto_export_scripts" -value "1" -objects $obj
# set_property -name "simulator_language" -value "Mixed" -objects $obj
# set_property -name "webtalk.activehdl_export_sim" -value "34" -objects $obj
# set_property -name "webtalk.ies_export_sim" -value "10" -objects $obj
# set_property -name "webtalk.modelsim_export_sim" -value "34" -objects $obj
# set_property -name "webtalk.questa_export_sim" -value "34" -objects $obj
# set_property -name "webtalk.riviera_export_sim" -value "34" -objects $obj
# set_property -name "webtalk.vcs_export_sim" -value "34" -objects $obj
# set_property -name "webtalk.xcelium_export_sim" -value "1" -objects $obj
# set_property -name "webtalk.xsim_export_sim" -value "34" -objects $obj
# set_property -name "webtalk.xsim_launch_sim" -value "84" -objects $obj
# set_property -name "xpm_libraries" -value "XPM_CDC XPM_FIFO XPM_MEMORY" -objects $obj
# if {[string equal [get_filesets -quiet sources_1] ""]} {
#   create_fileset -srcset sources_1
# }
# set obj [get_filesets sources_1]
# if { $obj != {} } {
#    set_property "ip_repo_paths" "[file normalize "$origin_dir/vitis_prj/hls_caravel_ps"] [file normalize "$origin_dir/vitis_prj/hls_output_pin"] [file normalize "$origin_dir/vitis_prj/hls_read_romcode"] [file normalize "$origin_dir/vitis_prj/hls_userdma"]" $obj
# 
#    # Rebuild user ip_repo's index before adding any source files
#    update_ip_catalog -rebuild
# }
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/Desktop/FPGA_val/vivado/vitis_prj/hls_caravel_ps'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/Desktop/FPGA_val/vivado/vitis_prj/hls_output_pin'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/Desktop/FPGA_val/vivado/vitis_prj/hls_read_romcode'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/Desktop/FPGA_val/vivado/vitis_prj/hls_userdma'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
# set obj [get_filesets sources_1]
# set files [list \
#  [file normalize "${origin_dir}/.././def/defines.v"] \
#  [file normalize "${origin_dir}/.././def/user_defines.v"] \
#  [file normalize "${origin_dir}/.././def/defines_T18.v"] \
#  [file normalize "${origin_dir}/.././def/FPGA_def.v"] \
#  [file normalize "${origin_dir}/.././rtl/axil_axis.v"] \
#  [file normalize "${origin_dir}/.././rtl/axil_slav.v"] \
#  [file normalize "${origin_dir}/.././rtl/axis_mstr.v"] \
#  [file normalize "${origin_dir}/.././rtl/axis_slav.v"] \
#  [file normalize "${origin_dir}/.././rtl/caravel.v"] \
#  [file normalize "${origin_dir}/.././rtl/chip_io.v"] \
#  [file normalize "${origin_dir}/.././rtl/concat_EdgeDetect_Top_fsic.v"] \
#  [file normalize "${origin_dir}/.././rtl/config_ctrl.v"] \
#  [file normalize "${origin_dir}/.././rtl/falcon_In_copy.v"] \
#  [file normalize "${origin_dir}/.././rtl/falcon_stage.v"] \
#  [file normalize "${origin_dir}/.././rtl/fifo.v"] \
#  [file normalize "${origin_dir}/.././rtl/fsic.v"] \
#  [file normalize "${origin_dir}/.././rtl/fsic_clkrst.v"] \
#  [file normalize "${origin_dir}/.././rtl/fsic_coreclk_phase_cnt.v"] \
#  [file normalize "${origin_dir}/.././rtl/fsic_io_serdes_rx.v"] \
#  [file normalize "${origin_dir}/.././rtl/fsic_mprj_io.v"] \
#  [file normalize "${origin_dir}/.././rtl/gpio_control_block.v"] \
#  [file normalize "${origin_dir}/.././rtl/gpio_defaults_block.v"] \
#  [file normalize "${origin_dir}/.././rtl/housekeeping.v"] \
#  [file normalize "${origin_dir}/.././rtl/housekeeping_spi.v"] \
#  [file normalize "${origin_dir}/.././rtl/io_serdes.v"] \
#  [file normalize "${origin_dir}/.././rtl/irq_mux.v"] \
#  [file normalize "${origin_dir}/.././rtl/la_mux.v"] \
#  [file normalize "${origin_dir}/.././rtl/LogicAnalyzer.v"] \
#  [file normalize "${origin_dir}/.././rtl/mgmt_core.v"] \
#  [file normalize "${origin_dir}/.././rtl/mgmt_core_wrapper.v"] \
#  [file normalize "${origin_dir}/.././rtl/mprj_io.v"] \
#  [file normalize "${origin_dir}/.././rtl/RAM128.v"] \
#  [file normalize "${origin_dir}/.././rtl/RAM256.v"] \
#  [file normalize "${origin_dir}/.././fpga_rtl/spram.v"] \
#  [file normalize "${origin_dir}/.././rtl/sw_caravel.v"] \
#  [file normalize "${origin_dir}/.././rtl/user_subsys.v"] \
#  [file normalize "${origin_dir}/.././rtl/user_prj0.v"] \
#  [file normalize "${origin_dir}/.././rtl/user_prj1.v"] \
#  [file normalize "${origin_dir}/.././rtl/user_prj2.v"] \
#  [file normalize "${origin_dir}/.././rtl/user_prj3.v"] \
#  [file normalize "${origin_dir}/.././rtl/user_project_wrapper.v"] \
#  [file normalize "${origin_dir}/.././rtl/VexRiscv_MinDebugCache.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_control_s_axi.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_entry_proc.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w1_d2_S.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w32_d2_S.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w32_d8_S.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w33_d128_A.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w64_d3_S.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_flow_control_loop_pipe_sequential_init.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_getinstream.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_getinstream_Pipeline_VITIS_LOOP_44_1.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_regslice_both.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_start_for_streamtoparallelwithburst_U0.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_streamtoparallelwithburst.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/sw_fpga.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/ps_axil.v"] \
#  [file normalize "${origin_dir}/vitis_prj/verilog_spiflash/spiflash.v"] \
#  [file normalize "${origin_dir}/fsic_defines.v"] \
#  [file normalize "${origin_dir}/fsic.coe"] \
# ]
# add_files -norecurse -fileset $obj $files
# set file "$origin_dir/.././def/defines.v"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "Verilog Header" -objects $file_obj
# set_property -name "is_global_include" -value "1" -objects $file_obj
# set file "$origin_dir/.././def/user_defines.v"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "Verilog Header" -objects $file_obj
# set_property -name "is_global_include" -value "1" -objects $file_obj
# set file "$origin_dir/.././def/defines_T18.v"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "Verilog Header" -objects $file_obj
# set_property -name "is_global_include" -value "1" -objects $file_obj
# set file "$origin_dir/.././def/FPGA_def.v"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "Verilog Header" -objects $file_obj
# set_property -name "is_global_include" -value "1" -objects $file_obj
# set file "$origin_dir/fsic_defines.v"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "is_global_include" -value "1" -objects $file_obj
# set obj [get_filesets sources_1]
# set_property -name "top" -value "design_1_wrapper" -objects $obj
# set_property -name "top_auto_set" -value "0" -objects $obj
# if {[string equal [get_filesets -quiet constrs_1] ""]} {
#   create_fileset -constrset constrs_1
# }
# set obj [get_filesets constrs_1]
# set obj [get_filesets constrs_1]
# if {[string equal [get_filesets -quiet sim_1] ""]} {
#   create_fileset -simset sim_1
# }
# set obj [get_filesets sim_1]
# set files [list \
#  [file normalize "${origin_dir}/fsic_tb.sv"] \
#  [file normalize "${origin_dir}/fsic_tb_behav.wcfg"] \
# ]
# add_files -norecurse -fileset $obj $files
# set file "$origin_dir/fsic_tb.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
# set_property -name "used_in_implementation" -value "0" -objects $file_obj
# set obj [get_filesets sim_1]
# set_property -name "top" -value "fsic_tb" -objects $obj
# set_property -name "top_auto_set" -value "0" -objects $obj
# set_property -name "top_lib" -value "xil_defaultlib" -objects $obj
# set_property -name "verilog_define" -value "USER_PROJECT_SIDEBAND_SUPPORT=1 USE_EDGEDETECT_IP=1 pSERIALIO_WIDTH=13" -objects $obj
# set obj [get_filesets utils_1]
# set obj [get_filesets utils_1]
# proc cr_bd_design_1 { parentCell } {
# # The design that will be created by this Tcl proc contains the following 
# # module references:
# # caravel, ps_axil, spiflash
# 
# 
# 
#   # CHANGE DESIGN NAME HERE
#   set design_name design_1
# 
#   common::send_gid_msg -ssname BD::TCL -id 2010 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."
# 
#   create_bd_design $design_name
# 
#   set bCheckIPsPassed 1
#   ##################################################################
#   # CHECK IPs
#   ##################################################################
#   set bCheckIPs 1
#   if { $bCheckIPs == 1 } {
#      set list_check_ips "\ 
#   xilinx.com:ip:smartconnect:1.0\
#   xilinx.com:ip:axi_vip:1.1\
#   xilinx.com:ip:blk_mem_gen:8.4\
#   xilinx.com:ip:clk_wiz:6.0\
#   xilinx.com:ip:proc_sys_reset:5.0\
#   xilinx.com:hls:userdma:1.0\
#   "
# 
#    set list_ips_missing ""
#    common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
# 
#    foreach ip_vlnv $list_check_ips {
#       set ip_obj [get_ipdefs -all $ip_vlnv]
#       if { $ip_obj eq "" } {
#          lappend list_ips_missing $ip_vlnv
#       }
#    }
# 
#    if { $list_ips_missing ne "" } {
#       catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
#       set bCheckIPsPassed 0
#    }
# 
#   }
# 
#   ##################################################################
#   # CHECK Modules
#   ##################################################################
#   set bCheckModules 1
#   if { $bCheckModules == 1 } {
#      set list_check_mods "\ 
#   caravel\
#   ps_axil\
#   spiflash\
#   "
# 
#    set list_mods_missing ""
#    common::send_gid_msg -ssname BD::TCL -id 2020 -severity "INFO" "Checking if the following modules exist in the project's sources: $list_check_mods ."
# 
#    foreach mod_vlnv $list_check_mods {
#       if { [can_resolve_reference $mod_vlnv] == 0 } {
#          lappend list_mods_missing $mod_vlnv
#       }
#    }
# 
#    if { $list_mods_missing ne "" } {
#       catch {common::send_gid_msg -ssname BD::TCL -id 2021 -severity "ERROR" "The following module(s) are not found in the project: $list_mods_missing" }
#       common::send_gid_msg -ssname BD::TCL -id 2022 -severity "INFO" "Please add source files for the missing module(s) above."
#       set bCheckIPsPassed 0
#    }
# }
# 
#   if { $bCheckIPsPassed != 1 } {
#     common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
#     return 3
#   }
# 
#   variable script_folder
# 
#   if { $parentCell eq "" } {
#      set parentCell [get_bd_cells /]
#   }
# 
#   # Get object for parentCell
#   set parentObj [get_bd_cells $parentCell]
#   if { $parentObj == "" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
#      return
#   }
# 
#   # Make sure parentObj is hier blk
#   set parentType [get_property TYPE $parentObj]
#   if { $parentType ne "hier" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
#      return
#   }
# 
#   # Save current instance; Restore later
#   set oldCurInst [current_bd_instance .]
# 
#   # Set parent object as current
#   current_bd_instance $parentObj
# 
# 
#   # Create interface ports
# 
#   # Create ports
#   set resetb_0 [ create_bd_port -dir I resetb_0 ]
#   set sys_clock [ create_bd_port -dir I -type clk -freq_hz 250000000 sys_clock ]
#   set_property -dict [ list \
#    CONFIG.PHASE {0.0} \
#  ] $sys_clock
#   set sys_reset [ create_bd_port -dir I -type rst sys_reset ]
#   set_property -dict [ list \
#    CONFIG.POLARITY {ACTIVE_LOW} \
#  ] $sys_reset
# 
#   # Create instance: axi_smc, and set properties
#   set axi_smc [ create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 axi_smc ]
#   set_property -dict [ list \
#    CONFIG.NUM_SI {1} \
#  ] $axi_smc
# 
#   # Create instance: axi_smc_1, and set properties
#   set axi_smc_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 axi_smc_1 ]
#   set_property -dict [ list \
#    CONFIG.NUM_SI {1} \
#  ] $axi_smc_1
# 
#   # Create instance: axi_smc_2, and set properties
#   set axi_smc_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 axi_smc_2 ]
#   set_property -dict [ list \
#    CONFIG.NUM_SI {1} \
#  ] $axi_smc_2
# 
#   # Create instance: axi_vip_0, and set properties
#   set axi_vip_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vip:1.1 axi_vip_0 ]
#   set_property -dict [ list \
#    CONFIG.ADDR_WIDTH {32} \
#    CONFIG.ARUSER_WIDTH {0} \
#    CONFIG.AWUSER_WIDTH {0} \
#    CONFIG.BUSER_WIDTH {0} \
#    CONFIG.DATA_WIDTH {32} \
#    CONFIG.HAS_BRESP {1} \
#    CONFIG.HAS_BURST {0} \
#    CONFIG.HAS_CACHE {0} \
#    CONFIG.HAS_LOCK {0} \
#    CONFIG.HAS_PROT {0} \
#    CONFIG.HAS_QOS {0} \
#    CONFIG.HAS_REGION {0} \
#    CONFIG.HAS_RRESP {1} \
#    CONFIG.HAS_WSTRB {1} \
#    CONFIG.ID_WIDTH {0} \
#    CONFIG.INTERFACE_MODE {MASTER} \
#    CONFIG.PROTOCOL {AXI4LITE} \
#    CONFIG.READ_WRITE_MODE {READ_WRITE} \
#    CONFIG.RUSER_BITS_PER_BYTE {0} \
#    CONFIG.RUSER_WIDTH {0} \
#    CONFIG.SUPPORTS_NARROW {0} \
#    CONFIG.WUSER_BITS_PER_BYTE {0} \
#    CONFIG.WUSER_WIDTH {0} \
#  ] $axi_vip_0
# 
#   # Create instance: axi_vip_0_axi_periph, and set properties
#   set axi_vip_0_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_vip_0_axi_periph ]
#   set_property -dict [ list \
#    CONFIG.NUM_MI {3} \
#  ] $axi_vip_0_axi_periph
# 
#   # Create instance: axi_vip_1, and set properties
#   set axi_vip_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vip:1.1 axi_vip_1 ]
#   set_property -dict [ list \
#    CONFIG.INTERFACE_MODE {SLAVE} \
#  ] $axi_vip_1
# 
#   # Create instance: axi_vip_2, and set properties
#   set axi_vip_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vip:1.1 axi_vip_2 ]
#   set_property -dict [ list \
#    CONFIG.INTERFACE_MODE {SLAVE} \
#  ] $axi_vip_2
# 
#   # Create instance: axi_vip_3, and set properties
#   set axi_vip_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vip:1.1 axi_vip_3 ]
#   set_property -dict [ list \
#    CONFIG.INTERFACE_MODE {SLAVE} \
#  ] $axi_vip_3
# 
#   # Create instance: blk_mem_gen_0, and set properties
#   set blk_mem_gen_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0 ]
#   set_property -dict [ list \
#    CONFIG.Byte_Size {8} \
# CONFIG.Coe_File {/home/ubuntu/Desktop/FPGA_val/vivado/fsic.coe} \
#    CONFIG.EN_SAFETY_CKT {true} \
#    CONFIG.Enable_32bit_Address {true} \
#    CONFIG.Enable_A {Use_ENA_Pin} \
#    CONFIG.Enable_B {Always_Enabled} \
#    CONFIG.Fill_Remaining_Memory_Locations {true} \
#    CONFIG.Load_Init_File {true} \
#    CONFIG.Memory_Type {Single_Port_RAM} \
#    CONFIG.Operating_Mode_A {READ_FIRST} \
#    CONFIG.Port_A_Write_Rate {50} \
#    CONFIG.Port_B_Clock {0} \
#    CONFIG.Port_B_Enable_Rate {0} \
#    CONFIG.Port_B_Write_Rate {0} \
#    CONFIG.Register_PortA_Output_of_Memory_Core {false} \
#    CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
#    CONFIG.Register_PortB_Output_of_Memory_Primitives {false} \
#    CONFIG.Reset_Priority_A {CE} \
#    CONFIG.Use_Byte_Write_Enable {true} \
#    CONFIG.Use_RSTA_Pin {true} \
#    CONFIG.Use_RSTB_Pin {false} \
#    CONFIG.use_bram_block {Stand_Alone} \
#  ] $blk_mem_gen_0
# 
#   # Create instance: caravel_0, and set properties
#   set block_name caravel
#   set block_cell_name caravel_0
#   if { [catch {set caravel_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
#      return 1
#    } elseif { $caravel_0 eq "" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
#      return 1
#    }
#   
#   # Create instance: clk_wiz_0, and set properties
#   set clk_wiz_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0 ]
#   set_property -dict [ list \
#    CONFIG.CLKIN1_JITTER_PS {40.0} \
#    CONFIG.CLKOUT1_JITTER {925.151} \
#    CONFIG.CLKOUT1_PHASE_ERROR {919.522} \
#    CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {5} \
#    CONFIG.CLKOUT2_JITTER {761.006} \
#    CONFIG.CLKOUT2_PHASE_ERROR {919.522} \
#    CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {20} \
#    CONFIG.CLKOUT2_USED {true} \
#    CONFIG.CLK_IN1_BOARD_INTERFACE {Custom} \
#    CONFIG.MMCM_CLKFBOUT_MULT_F {64.000} \
#    CONFIG.MMCM_CLKIN1_PERIOD {4.000} \
#    CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
#    CONFIG.MMCM_CLKOUT0_DIVIDE_F {128.000} \
#    CONFIG.MMCM_CLKOUT1_DIVIDE {32} \
#    CONFIG.MMCM_DIVCLK_DIVIDE {25} \
#    CONFIG.NUM_OUT_CLKS {2} \
#    CONFIG.RESET_PORT {resetn} \
#    CONFIG.RESET_TYPE {ACTIVE_LOW} \
#    CONFIG.USE_BOARD_FLOW {true} \
#  ] $clk_wiz_0
# 
#   # Create instance: ps_axil_0, and set properties
#   set block_name ps_axil
#   set block_cell_name ps_axil_0
#   if { [catch {set ps_axil_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
#      return 1
#    } elseif { $ps_axil_0 eq "" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
#      return 1
#    }
#   
#   set_property -dict [ list \
#    CONFIG.FREQ_HZ {5000000} \
#  ] [get_bd_intf_pins /ps_axil_0/ladma_mm]
# 
#   # Create instance: rst_clk_wiz_0_5M, and set properties
#   set rst_clk_wiz_0_5M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_clk_wiz_0_5M ]
# 
#   # Create instance: spiflash_0, and set properties
#   set block_name spiflash
#   set block_cell_name spiflash_0
#   if { [catch {set spiflash_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
#      return 1
#    } elseif { $spiflash_0 eq "" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
#      return 1
#    }
#   
#   # Create instance: userdma_0, and set properties
#   set userdma_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:userdma:1.0 userdma_0 ]
# 
#   # Create interface connections
#   connect_bd_intf_net -intf_net axi_smc_1_M00_AXI [get_bd_intf_pins axi_smc_1/M00_AXI] [get_bd_intf_pins axi_vip_2/S_AXI]
#   connect_bd_intf_net -intf_net axi_smc_2_M00_AXI [get_bd_intf_pins axi_smc_2/M00_AXI] [get_bd_intf_pins axi_vip_3/S_AXI]
#   connect_bd_intf_net -intf_net axi_smc_M00_AXI [get_bd_intf_pins axi_smc/M00_AXI] [get_bd_intf_pins axi_vip_1/S_AXI]
#   connect_bd_intf_net -intf_net axi_vip_0_M_AXI [get_bd_intf_pins axi_vip_0/M_AXI] [get_bd_intf_pins axi_vip_0_axi_periph/S00_AXI]
#   connect_bd_intf_net -intf_net axi_vip_0_axi_periph_M00_AXI [get_bd_intf_pins axi_vip_0_axi_periph/M00_AXI] [get_bd_intf_pins ps_axil_0/s_axi]
#   connect_bd_intf_net -intf_net axi_vip_0_axi_periph_M01_AXI [get_bd_intf_pins axi_vip_0_axi_periph/M01_AXI] [get_bd_intf_pins ps_axil_0/ladma_s]
#   connect_bd_intf_net -intf_net axi_vip_0_axi_periph_M02_AXI [get_bd_intf_pins axi_vip_0_axi_periph/M02_AXI] [get_bd_intf_pins userdma_0/s_axi_control]
#   connect_bd_intf_net -intf_net ps_axil_0_ladma_mm [get_bd_intf_pins axi_smc/S00_AXI] [get_bd_intf_pins ps_axil_0/ladma_mm]
#   connect_bd_intf_net -intf_net ps_axil_0_updma_so [get_bd_intf_pins ps_axil_0/updma_so] [get_bd_intf_pins userdma_0/inStreamTop]
#   connect_bd_intf_net -intf_net userdma_0_m_axi_gmem0 [get_bd_intf_pins axi_smc_1/S00_AXI] [get_bd_intf_pins userdma_0/m_axi_gmem0]
#   connect_bd_intf_net -intf_net userdma_0_m_axi_gmem1 [get_bd_intf_pins axi_smc_2/S00_AXI] [get_bd_intf_pins userdma_0/m_axi_gmem1]
#   connect_bd_intf_net -intf_net userdma_0_outStreamTop [get_bd_intf_pins ps_axil_0/updma_si] [get_bd_intf_pins userdma_0/outStreamTop]
# 
#   # Create port connections
#   connect_bd_net -net blk_mem_gen_0_douta [get_bd_pins blk_mem_gen_0/douta] [get_bd_pins spiflash_0/romcode_Dout_A]
#   connect_bd_net -net caravel_0_flash_clk [get_bd_pins caravel_0/flash_clk] [get_bd_pins spiflash_0/spiclk]
#   connect_bd_net -net caravel_0_flash_csb [get_bd_pins caravel_0/flash_csb] [get_bd_pins spiflash_0/csb]
#   connect_bd_net -net caravel_0_flash_io0 [get_bd_pins caravel_0/flash_io0] [get_bd_pins spiflash_0/io0]
#   connect_bd_net -net caravel_0_mprj_o [get_bd_pins caravel_0/mprj_o] [get_bd_pins ps_axil_0/caravel_mprj_in]
#   connect_bd_net -net clk_wiz_0_clk_out1 [get_bd_pins axi_smc/aclk] [get_bd_pins axi_smc_1/aclk] [get_bd_pins axi_smc_2/aclk] [get_bd_pins axi_vip_0/aclk] [get_bd_pins axi_vip_0_axi_periph/ACLK] [get_bd_pins axi_vip_0_axi_periph/M00_ACLK] [get_bd_pins axi_vip_0_axi_periph/M01_ACLK] [get_bd_pins axi_vip_0_axi_periph/M02_ACLK] [get_bd_pins axi_vip_0_axi_periph/S00_ACLK] [get_bd_pins axi_vip_1/aclk] [get_bd_pins axi_vip_2/aclk] [get_bd_pins axi_vip_3/aclk] [get_bd_pins caravel_0/clock] [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins ps_axil_0/axi_clk] [get_bd_pins ps_axil_0/axi_clk_m] [get_bd_pins ps_axil_0/axi_clk_udso] [get_bd_pins ps_axil_0/axi_clk_usdi] [get_bd_pins ps_axil_0/axis_clk] [get_bd_pins rst_clk_wiz_0_5M/slowest_sync_clk] [get_bd_pins spiflash_0/ap_clk] [get_bd_pins userdma_0/ap_clk]
#   connect_bd_net -net clk_wiz_0_clk_out2 [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins ps_axil_0/is_ioclk]
#   connect_bd_net -net clk_wiz_0_locked [get_bd_pins clk_wiz_0/locked] [get_bd_pins rst_clk_wiz_0_5M/dcm_locked]
#   connect_bd_net -net ps_axil_0_caravel_mprj_o [get_bd_pins caravel_0/mprj_i] [get_bd_pins ps_axil_0/caravel_mprj_out]
#   connect_bd_net -net reset_rtl_1 [get_bd_ports sys_reset] [get_bd_pins clk_wiz_0/resetn] [get_bd_pins rst_clk_wiz_0_5M/ext_reset_in]
#   connect_bd_net -net resetb_0_1 [get_bd_ports resetb_0] [get_bd_pins caravel_0/resetb]
#   connect_bd_net -net rst_clk_wiz_0_5M_peripheral_aresetn [get_bd_pins axi_smc/aresetn] [get_bd_pins axi_smc_1/aresetn] [get_bd_pins axi_smc_2/aresetn] [get_bd_pins axi_vip_0/aresetn] [get_bd_pins axi_vip_0_axi_periph/ARESETN] [get_bd_pins axi_vip_0_axi_periph/M00_ARESETN] [get_bd_pins axi_vip_0_axi_periph/M01_ARESETN] [get_bd_pins axi_vip_0_axi_periph/M02_ARESETN] [get_bd_pins axi_vip_0_axi_periph/S00_ARESETN] [get_bd_pins axi_vip_1/aresetn] [get_bd_pins axi_vip_2/aresetn] [get_bd_pins axi_vip_3/aresetn] [get_bd_pins ps_axil_0/axi_reset_m_n] [get_bd_pins ps_axil_0/axi_reset_n] [get_bd_pins ps_axil_0/axi_reset_udso_n] [get_bd_pins ps_axil_0/axi_reset_usdi_n] [get_bd_pins ps_axil_0/axis_rst_n] [get_bd_pins rst_clk_wiz_0_5M/peripheral_aresetn] [get_bd_pins userdma_0/ap_rst_n]
#   connect_bd_net -net rst_clk_wiz_0_5M_peripheral_reset [get_bd_pins rst_clk_wiz_0_5M/peripheral_reset] [get_bd_pins spiflash_0/ap_rst]
#   connect_bd_net -net spiflash_0_io1 [get_bd_pins caravel_0/flash_io1] [get_bd_pins spiflash_0/io1]
#   connect_bd_net -net spiflash_0_romcode_Addr_A [get_bd_pins blk_mem_gen_0/addra] [get_bd_pins spiflash_0/romcode_Addr_A]
#   connect_bd_net -net spiflash_0_romcode_Clk_A [get_bd_pins blk_mem_gen_0/clka] [get_bd_pins spiflash_0/romcode_Clk_A]
#   connect_bd_net -net spiflash_0_romcode_Din_A [get_bd_pins blk_mem_gen_0/dina] [get_bd_pins spiflash_0/romcode_Din_A]
#   connect_bd_net -net spiflash_0_romcode_EN_A [get_bd_pins blk_mem_gen_0/ena] [get_bd_pins spiflash_0/romcode_EN_A]
#   connect_bd_net -net spiflash_0_romcode_Rst_A [get_bd_pins blk_mem_gen_0/rsta] [get_bd_pins spiflash_0/romcode_Rst_A]
#   connect_bd_net -net spiflash_0_romcode_WEN_A [get_bd_pins blk_mem_gen_0/wea] [get_bd_pins spiflash_0/romcode_WEN_A]
#   connect_bd_net -net sys_clock_1 [get_bd_ports sys_clock] [get_bd_pins clk_wiz_0/clk_in1]
# 
#   # Create address segments
#   assign_bd_address -offset 0x60000000 -range 0x00008000 -target_address_space [get_bd_addr_spaces axi_vip_0/Master_AXI] [get_bd_addr_segs ps_axil_0/s_axi/reg0] -force
#   assign_bd_address -offset 0x60008000 -range 0x00001000 -target_address_space [get_bd_addr_spaces axi_vip_0/Master_AXI] [get_bd_addr_segs ps_axil_0/ladma_s/reg0] -force
#   assign_bd_address -offset 0x60009000 -range 0x00001000 -target_address_space [get_bd_addr_spaces axi_vip_0/Master_AXI] [get_bd_addr_segs userdma_0/s_axi_control/Reg] -force
#   assign_bd_address -offset 0x44A00000 -range 0x00008000 -target_address_space [get_bd_addr_spaces ps_axil_0/ladma_mm] [get_bd_addr_segs axi_vip_1/S_AXI/Reg] -force
#   assign_bd_address -offset 0x45000000 -range 0x00080000 -target_address_space [get_bd_addr_spaces userdma_0/Data_m_axi_gmem0] [get_bd_addr_segs axi_vip_2/S_AXI/Reg] -force
#   assign_bd_address -offset 0x45080000 -range 0x00080000 -target_address_space [get_bd_addr_spaces userdma_0/Data_m_axi_gmem1] [get_bd_addr_segs axi_vip_3/S_AXI/Reg] -force
# 
# 
#   # Restore current instance
#   current_bd_instance $oldCurInst
# 
#   validate_bd_design
#   save_bd_design
#   close_bd_design $design_name 
# }
# cr_bd_design_1 ""
INFO: [BD::TCL 103-2010] Currently there is no design <design_1> in project, so creating one...
Wrote  : </home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD::TCL 103-2011] Checking if the following IPs exist in the project's IP catalog:  
  xilinx.com:ip:smartconnect:1.0 xilinx.com:ip:axi_vip:1.1 xilinx.com:ip:blk_mem_gen:8.4 xilinx.com:ip:clk_wiz:6.0 xilinx.com:ip:proc_sys_reset:5.0 xilinx.com:hls:userdma:1.0  .
INFO: [BD::TCL 103-2020] Checking if the following modules exist in the project's sources:  
  caravel ps_axil spiflash  .
INFO: [IP_Flow 19-3484] Absolute path of file '/home/ubuntu/Desktop/FPGA_val/vivado/fsic.coe' provided. It will be converted relative to IP Instance files '../../../../../../../fsic.coe'
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'flash_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clock' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'flash_clk' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'flash_clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/Desktop/FPGA_val/vivado/vitis_prj/hls_caravel_ps'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/Desktop/FPGA_val/vivado/vitis_prj/hls_output_pin'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/Desktop/FPGA_val/vivado/vitis_prj/hls_read_romcode'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/Desktop/FPGA_val/vivado/vitis_prj/hls_userdma'.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_DIVCLK_DIVIDE' from '5' to '25' has been ignored for IP 'clk_wiz_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKFBOUT_MULT_F' from '32.000' to '64.000' has been ignored for IP 'clk_wiz_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKIN1_PERIOD' from '10.000' to '4.000' has been ignored for IP 'clk_wiz_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKIN2_PERIOD' from '10.000' to '10.0' has been ignored for IP 'clk_wiz_0'
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_clk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_clk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_clk_m' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_clk_m' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_clk_udsi' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_clk_udsi' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_clk_udso' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_clk_udso' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_clk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_clk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'updma_si' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'updma_so' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ladma_mm' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ladma_s' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aa_mb_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ladma_interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aa_mb_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'ladma_interrupt': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'axi_reset_n'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk': Added interface parameter 'FREQ_HZ' with value '5000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk_m': Added interface parameter 'ASSOCIATED_BUSIF' with value 'ladma_mm'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk_m': Added interface parameter 'ASSOCIATED_RESET' with value 'axi_reset_m_n'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk_m': Added interface parameter 'FREQ_HZ' with value '5000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk_udsi': Added interface parameter 'ASSOCIATED_BUSIF' with value 'updma_si'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk_udsi': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_rst_n'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk_udsi': Added interface parameter 'FREQ_HZ' with value '5000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk_udso': Added interface parameter 'ASSOCIATED_BUSIF' with value 'updma_so'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk_udso': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_rst_n'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk_udso': Added interface parameter 'FREQ_HZ' with value '5000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'ladma_s'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_rst_n'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_clk': Added interface parameter 'FREQ_HZ' with value '5000000'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axi_clk' has a fixed FREQ_HZ of '5000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'axi_clk_m' has a fixed FREQ_HZ of '5000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'axi_clk_udsi' has a fixed FREQ_HZ of '5000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'axi_clk_udso' has a fixed FREQ_HZ of '5000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_clk' has a fixed FREQ_HZ of '5000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-3157] Bus Interface 'axis_rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'axis_rst_n' is not *resetn - please double check the POLARITY setting.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/Desktop/FPGA_val/vivado/vitis_prj/hls_caravel_ps'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/Desktop/FPGA_val/vivado/vitis_prj/hls_output_pin'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/Desktop/FPGA_val/vivado/vitis_prj/hls_read_romcode'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/Desktop/FPGA_val/vivado/vitis_prj/hls_userdma'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'ap_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ap_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'ap_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'ap_rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'ap_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/Desktop/FPGA_val/vivado/vitis_prj/hls_caravel_ps'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/Desktop/FPGA_val/vivado/vitis_prj/hls_output_pin'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/Desktop/FPGA_val/vivado/vitis_prj/hls_read_romcode'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/Desktop/FPGA_val/vivado/vitis_prj/hls_userdma'.
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/douta> is being overridden by the user with net <blk_mem_gen_0_douta>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/addra> is being overridden by the user with net <spiflash_0_romcode_Addr_A>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/clka> is being overridden by the user with net <spiflash_0_romcode_Clk_A>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/dina> is being overridden by the user with net <spiflash_0_romcode_Din_A>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/ena> is being overridden by the user with net <spiflash_0_romcode_EN_A>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/rsta> is being overridden by the user with net <spiflash_0_romcode_Rst_A>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/wea> is being overridden by the user with net <spiflash_0_romcode_WEN_A>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
Slave segment '/ps_axil_0/s_axi/reg0' is being assigned into address space '/axi_vip_0/Master_AXI' at <0x6000_0000 [ 32K ]>.
Slave segment '/ps_axil_0/ladma_s/reg0' is being assigned into address space '/axi_vip_0/Master_AXI' at <0x6000_8000 [ 4K ]>.
Slave segment '/userdma_0/s_axi_control/Reg' is being assigned into address space '/axi_vip_0/Master_AXI' at <0x6000_9000 [ 4K ]>.
Slave segment '/axi_vip_1/S_AXI/Reg' is being assigned into address space '/ps_axil_0/ladma_mm' at <0x44A0_0000 [ 32K ]>.
Slave segment '/axi_vip_2/S_AXI/Reg' is being assigned into address space '/userdma_0/Data_m_axi_gmem0' at <0x4500_0000 [ 512K ]>.
Slave segment '/axi_vip_3/S_AXI/Reg' is being assigned into address space '/userdma_0/Data_m_axi_gmem1' at <0x4508_0000 [ 512K ]>.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in High-performance Mode.
CRITICAL WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: RUSER_WIDTH (1) of S00_AXI must be integer number of bits per byte of RDATA (32).
CRITICAL WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: WUSER_WIDTH (1) of S00_AXI must be integer number of bits per byte of WDATA (32).
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_1_0: SmartConnect design_1_axi_smc_1_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_2_0: SmartConnect design_1_axi_smc_2_0 is in High-performance Mode.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /userdma_0/ap_clk have been updated from connected ip, but BD cell '/userdma_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 5000000 
Please resolve any mismatches by directly setting properties on BD cell </userdma_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/ps_axil_0/qspi_io0_i
/ps_axil_0/qspi_sck_i
/ps_axil_0/qspi_ss_i

Wrote  : </home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.srcs/sources_1/bd/design_1/design_1.bd> 
# set_property REGISTERED_WITH_MANAGER "1" [get_files design_1.bd ] 
# set_property SYNTH_CHECKPOINT_MODE "Hierarchical" [get_files design_1.bd ] 
# if { [get_property IS_LOCKED [ get_files -norecurse design_1.bd] ] == 1  } {
#   import_files -fileset sources_1 [file normalize "${origin_dir}/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" ]
# } else {
#   set wrapper_path [make_wrapper -fileset sources_1 -files [ get_files -norecurse design_1.bd] -top]
#   add_files -norecurse -fileset sources_1 $wrapper_path
# }
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/ps_axil_0/qspi_io0_i
/ps_axil_0/qspi_sck_i
/ps_axil_0/qspi_ss_i

WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to pin: '/ps_axil_0/ladma_mm_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to pin: '/ps_axil_0/ladma_mm_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/userdma_0/inStreamTop_TUSER'(2) to pin: '/ps_axil_0/updma_so_tuser'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc_1/S00_AXI_awlock'(1) to pin: '/userdma_0/m_axi_gmem0_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc_2/S00_AXI_arlock'(1) to pin: '/userdma_0/m_axi_gmem1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps_axil_0/updma_si_tuser'(7) to pin: '/userdma_0/outStreamTop_TUSER'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to pin: '/ps_axil_0/ladma_mm_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to pin: '/ps_axil_0/ladma_mm_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/userdma_0/inStreamTop_TUSER'(2) to pin: '/ps_axil_0/updma_so_tuser'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc_1/S00_AXI_awlock'(1) to pin: '/userdma_0/m_axi_gmem0_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc_2/S00_AXI_arlock'(1) to pin: '/userdma_0/m_axi_gmem1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps_axil_0/updma_si_tuser'(7) to pin: '/userdma_0/outStreamTop_TUSER'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
# set idrFlowPropertiesConstraints ""
# catch {
#  set idrFlowPropertiesConstraints [get_param runs.disableIDRFlowPropertyConstraints]
#  set_param runs.disableIDRFlowPropertyConstraints 1
# }
# if {[string equal [get_runs -quiet synth_1] ""]} {
#     create_run -name synth_1 -part xc7z020clg400-1 -flow {Vivado Synthesis 2020} -strategy "Vivado Synthesis Defaults" -report_strategy {No Reports} -constrset constrs_1
# } else {
#   set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
#   set_property flow "Vivado Synthesis 2020" [get_runs synth_1]
# }
# set obj [get_runs synth_1]
# set_property set_report_strategy_name 1 $obj
# set_property report_strategy {Vivado Synthesis Default Reports} $obj
# set_property set_report_strategy_name 0 $obj
# if { [ string equal [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0] "" ] } {
#   create_report_config -report_name synth_1_synth_report_utilization_0 -report_type report_utilization:1.0 -steps synth_design -runs synth_1
# }
# set obj [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0]
# if { $obj != "" } {
# 
# }
# set obj [get_runs synth_1]
# set_property -name "auto_incremental_checkpoint" -value "1" -objects $obj
# set_property -name "strategy" -value "Vivado Synthesis Defaults" -objects $obj
# current_run -synthesis [get_runs synth_1]
# if {[string equal [get_runs -quiet impl_1] ""]} {
#     create_run -name impl_1 -part xc7z020clg400-1 -flow {Vivado Implementation 2020} -strategy "Vivado Implementation Defaults" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_1
# } else {
#   set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
#   set_property flow "Vivado Implementation 2020" [get_runs impl_1]
# }
# set obj [get_runs impl_1]
# set_property set_report_strategy_name 1 $obj
# set_property report_strategy {Vivado Implementation Default Reports} $obj
# set_property set_report_strategy_name 0 $obj
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_init_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps init_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0] "" ] } {
#   create_report_config -report_name impl_1_opt_report_drc_0 -report_type report_drc:1.0 -steps opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0]
# if { $obj != "" } {
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps power_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0] "" ] } {
#   create_report_config -report_name impl_1_place_report_io_0 -report_type report_io:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0]
# if { $obj != "" } {
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0] "" ] } {
#   create_report_config -report_name impl_1_place_report_utilization_0 -report_type report_utilization:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0]
# if { $obj != "" } {
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0] "" ] } {
#   create_report_config -report_name impl_1_place_report_control_sets_0 -report_type report_control_sets:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0]
# if { $obj != "" } {
# set_property -name "options.verbose" -value "1" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0] "" ] } {
#   create_report_config -report_name impl_1_place_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1] "" ] } {
#   create_report_config -report_name impl_1_place_report_incremental_reuse_1 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_place_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_post_place_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_place_power_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps phys_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_drc_0 -report_type report_drc:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0]
# if { $obj != "" } {
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_methodology_0 -report_type report_methodology:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0]
# if { $obj != "" } {
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_power_0 -report_type report_power:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0]
# if { $obj != "" } {
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_route_status_0 -report_type report_route_status:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0]
# if { $obj != "" } {
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "options.max_paths" -value "10" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0]
# if { $obj != "" } {
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_clock_utilization_0 -report_type report_clock_utilization:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0]
# if { $obj != "" } {
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0]
# if { $obj != "" } {
# set_property -name "options.warn_on_violation" -value "1" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_post_route_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_route_phys_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.warn_on_violation" -value "1" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0] "" ] } {
#   create_report_config -report_name impl_1_post_route_phys_opt_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps post_route_phys_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0]
# if { $obj != "" } {
# set_property -name "options.warn_on_violation" -value "1" -objects $obj
# 
# }
# set obj [get_runs impl_1]
# set_property -name "strategy" -value "Vivado Implementation Defaults" -objects $obj
# set_property -name "steps.write_bitstream.args.readback_file" -value "0" -objects $obj
# set_property -name "steps.write_bitstream.args.verbose" -value "0" -objects $obj
# current_run -implementation [get_runs impl_1]
# catch {
#  if { $idrFlowPropertiesConstraints != {} } {
#    set_param runs.disableIDRFlowPropertyConstraints $idrFlowPropertiesConstraints
#  }
# }
# puts "INFO: Project created:${_xil_proj_name_}"
INFO: Project created:vvd_caravel_fpga_sim
# if {[string equal [get_dashboard_gadgets  [ list "drc_1" ] ] ""]} {
# create_dashboard_gadget -name {drc_1} -type drc
# }
# set obj [get_dashboard_gadgets [ list "drc_1" ] ]
# set_property -name "reports" -value "impl_1#impl_1_route_report_drc_0" -objects $obj
# if {[string equal [get_dashboard_gadgets  [ list "methodology_1" ] ] ""]} {
# create_dashboard_gadget -name {methodology_1} -type methodology
# }
# set obj [get_dashboard_gadgets [ list "methodology_1" ] ]
# set_property -name "reports" -value "impl_1#impl_1_route_report_methodology_0" -objects $obj
# if {[string equal [get_dashboard_gadgets  [ list "power_1" ] ] ""]} {
# create_dashboard_gadget -name {power_1} -type power
# }
# set obj [get_dashboard_gadgets [ list "power_1" ] ]
# set_property -name "reports" -value "impl_1#impl_1_route_report_power_0" -objects $obj
# if {[string equal [get_dashboard_gadgets  [ list "timing_1" ] ] ""]} {
# create_dashboard_gadget -name {timing_1} -type timing
# }
# set obj [get_dashboard_gadgets [ list "timing_1" ] ]
# set_property -name "reports" -value "impl_1#impl_1_route_report_timing_summary_0" -objects $obj
# if {[string equal [get_dashboard_gadgets  [ list "utilization_1" ] ] ""]} {
# create_dashboard_gadget -name {utilization_1} -type utilization
# }
# set obj [get_dashboard_gadgets [ list "utilization_1" ] ]
# set_property -name "reports" -value "synth_1#synth_1_synth_report_utilization_0" -objects $obj
# set_property -name "run.step" -value "synth_design" -objects $obj
# set_property -name "run.type" -value "synthesis" -objects $obj
# if {[string equal [get_dashboard_gadgets  [ list "utilization_2" ] ] ""]} {
# create_dashboard_gadget -name {utilization_2} -type utilization
# }
# set obj [get_dashboard_gadgets [ list "utilization_2" ] ]
# set_property -name "reports" -value "impl_1#impl_1_place_report_utilization_0" -objects $obj
# move_dashboard_gadget -name {utilization_1} -row 0 -col 0
# move_dashboard_gadget -name {power_1} -row 1 -col 0
# move_dashboard_gadget -name {drc_1} -row 2 -col 0
# move_dashboard_gadget -name {timing_1} -row 0 -col 1
# move_dashboard_gadget -name {utilization_2} -row 1 -col 1
# move_dashboard_gadget -name {methodology_1} -row 2 -col 1
# set_property target_simulator "XSim" [current_project]  
# launch_simulation -mode behavioral
Command: launch_simulation  -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fsic_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/ps_axil_0/qspi_io0_i
/ps_axil_0/qspi_sck_i
/ps_axil_0/qspi_ss_i

WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to pin: '/ps_axil_0/ladma_mm_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to pin: '/ps_axil_0/ladma_mm_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/userdma_0/inStreamTop_TUSER'(2) to pin: '/ps_axil_0/updma_so_tuser'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc_1/S00_AXI_awlock'(1) to pin: '/userdma_0/m_axi_gmem0_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc_2/S00_AXI_arlock'(1) to pin: '/userdma_0/m_axi_gmem1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps_axil_0/updma_si_tuser'(7) to pin: '/userdma_0/outStreamTop_TUSER'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to pin: '/ps_axil_0/ladma_mm_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to pin: '/ps_axil_0/ladma_mm_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/userdma_0/inStreamTop_TUSER'(2) to pin: '/ps_axil_0/updma_so_tuser'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc_1/S00_AXI_awlock'(1) to pin: '/userdma_0/m_axi_gmem0_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc_2/S00_AXI_arlock'(1) to pin: '/userdma_0/m_axi_gmem1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps_axil_0/updma_si_tuser'(7) to pin: '/userdma_0/outStreamTop_TUSER'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file /home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Hardware Definition File /home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
Exporting to file /home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/hw_handoff/design_1_axi_smc_1_0.hwh
Generated Hardware Definition File /home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/synth/design_1_axi_smc_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc_1 .
Exporting to file /home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/hw_handoff/design_1_axi_smc_2_0.hwh
Generated Hardware Definition File /home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/synth/design_1_axi_smc_2_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block caravel_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps_axil_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_5M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block spiflash_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block userdma_0 .
Exporting to file /home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fsic_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [SIM-utils-43] Exported '/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_1_0.mem'
INFO: [SIM-utils-43] Exported '/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_2_0.mem'
INFO: [SIM-utils-43] Exported '/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim/fsic.coe'
INFO: [SIM-utils-43] Exported '/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim/design_1_blk_mem_gen_0_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_12 -L smartconnect_v1_0 -L xilinx_vip -prj fsic_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/def/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/def/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/def/defines_T18.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/FPGA_val/def/defines_T18.v:1]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/FPGA_val/def/defines_T18.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/def/FPGA_def.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/FPGA_val/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/FPGA_val/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/FPGA_val/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/rtl/LogicAnalyzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LOGIC_ANLZ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/rtl/RAM128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM128
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/rtl/RAM256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM256
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/rtl/VexRiscv_MinDebugCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VexRiscv
INFO: [VRFC 10-311] analyzing module InstructionCache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/rtl/axil_axis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIL_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/rtl/axil_slav.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIL_SLAV
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/rtl/axis_mstr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIS_MSTR
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/rtl/axis_slav.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIS_SLAV
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/rtl/chip_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chip_io
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/rtl/concat_EdgeDetect_Top_fsic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ccs_in_wait_coupled_v1
INFO: [VRFC 10-311] analyzing module ccs_out_v1
INFO: [VRFC 10-311] analyzing module ccs_genreg_v1
INFO: [VRFC 10-311] analyzing module ccs_fifo_wait_core_v5
INFO: [VRFC 10-311] analyzing module ccs_pipe_v6
INFO: [VRFC 10-311] analyzing module EdgeDetect_VerDer_ccs_sample_mem_ccs_ram_sync_singleport_rwport_en_7_64_7_80_80_64_5_gen
INFO: [VRFC 10-311] analyzing module EdgeDetect_VerDer_ccs_sample_mem_ccs_ram_sync_singleport_rwport_en_6_64_7_80_80_64_5_gen
INFO: [VRFC 10-311] analyzing module EdgeDetect_VerDer_run_run_fsm
INFO: [VRFC 10-311] analyzing module EdgeDetect_VerDer_run_staller
INFO: [VRFC 10-311] analyzing module EdgeDetect_VerDer_run_wait_dp
INFO: [VRFC 10-311] analyzing module EdgeDetect_VerDer_run_dy_rsci_dy_wait_dp
INFO: [VRFC 10-311] analyzing module EdgeDetect_VerDer_run_dy_rsci_dy_wait_ctrl
INFO: [VRFC 10-311] analyzing module EdgeDetect_VerDer_run_pix_out_rsci_pix_out_wait_dp
INFO: [VRFC 10-311] analyzing module EdgeDetect_VerDer_run_pix_out_rsci_pix_out_wait_ctrl
INFO: [VRFC 10-311] analyzing module EdgeDetect_VerDer_run_dat_in_rsci_dat_in_wait_dp
INFO: [VRFC 10-311] analyzing module EdgeDetect_VerDer_run_dat_in_rsci_dat_in_wait_ctrl
INFO: [VRFC 10-311] analyzing module EdgeDetect_HorDer_run_run_fsm
INFO: [VRFC 10-311] analyzing module EdgeDetect_HorDer_run_staller
INFO: [VRFC 10-311] analyzing module EdgeDetect_HorDer_run_dx_rsci_dx_wait_dp
INFO: [VRFC 10-311] analyzing module EdgeDetect_HorDer_run_dx_rsci_dx_wait_ctrl
INFO: [VRFC 10-311] analyzing module EdgeDetect_HorDer_run_pix_out_rsci_pix_out_wait_dp
INFO: [VRFC 10-311] analyzing module EdgeDetect_HorDer_run_pix_out_rsci_pix_out_wait_ctrl
INFO: [VRFC 10-311] analyzing module EdgeDetect_HorDer_run_pix_in_rsci_pix_in_wait_ctrl
INFO: [VRFC 10-311] analyzing module EdgeDetect_MagAng_run_run_fsm
INFO: [VRFC 10-311] analyzing module EdgeDetect_MagAng_run_staller
INFO: [VRFC 10-311] analyzing module EdgeDetect_MagAng_run_crc32_dat_out_triosy_obj_crc32_dat_out_triosy_wait_ctrl
INFO: [VRFC 10-311] analyzing module EdgeDetect_MagAng_run_crc32_pix_in_triosy_obj_crc32_pix_in_triosy_wait_ctrl
INFO: [VRFC 10-311] analyzing module EdgeDetect_MagAng_run_dat_out_rsci_dat_out_wait_dp
INFO: [VRFC 10-311] analyzing module EdgeDetect_MagAng_run_dat_out_rsci_dat_out_wait_ctrl
INFO: [VRFC 10-311] analyzing module EdgeDetect_MagAng_run_pix_in_rsci_pix_in_wait_dp
INFO: [VRFC 10-311] analyzing module EdgeDetect_MagAng_run_pix_in_rsci_pix_in_wait_ctrl
INFO: [VRFC 10-311] analyzing module EdgeDetect_MagAng_run_dy_in_rsci_dy_in_wait_ctrl
INFO: [VRFC 10-311] analyzing module EdgeDetect_MagAng_run_dx_in_rsci_dx_in_wait_ctrl
INFO: [VRFC 10-311] analyzing module EdgeDetect_VerDer_run_dy_rsci
INFO: [VRFC 10-311] analyzing module EdgeDetect_VerDer_run_pix_out_rsci
INFO: [VRFC 10-311] analyzing module EdgeDetect_VerDer_run_dat_in_rsci
INFO: [VRFC 10-311] analyzing module EdgeDetect_HorDer_run_dx_rsci
INFO: [VRFC 10-311] analyzing module EdgeDetect_HorDer_run_pix_out_rsci
INFO: [VRFC 10-311] analyzing module EdgeDetect_HorDer_run_pix_in_rsci
INFO: [VRFC 10-311] analyzing module EdgeDetect_MagAng_run_crc32_dat_out_triosy_obj
INFO: [VRFC 10-311] analyzing module EdgeDetect_MagAng_run_crc32_pix_in_triosy_obj
INFO: [VRFC 10-311] analyzing module EdgeDetect_MagAng_run_dat_out_rsci
INFO: [VRFC 10-311] analyzing module EdgeDetect_MagAng_run_pix_in_rsci
INFO: [VRFC 10-311] analyzing module EdgeDetect_MagAng_run_dy_in_rsci
INFO: [VRFC 10-311] analyzing module EdgeDetect_MagAng_run_dx_in_rsci
INFO: [VRFC 10-311] analyzing module EdgeDetect_VerDer_run
INFO: [VRFC 10-311] analyzing module EdgeDetect_HorDer_run
INFO: [VRFC 10-311] analyzing module EdgeDetect_MagAng_run
INFO: [VRFC 10-311] analyzing module EdgeDetect_VerDer
INFO: [VRFC 10-311] analyzing module EdgeDetect_HorDer
INFO: [VRFC 10-311] analyzing module EdgeDetect_MagAng
INFO: [VRFC 10-311] analyzing module EdgeDetect_Top_struct
INFO: [VRFC 10-311] analyzing module EdgeDetect_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/rtl/config_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CFG_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/rtl/falcon_In_copy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module In_copy_ccs_sample_mem_ccs_ram_sync_singleport_rwport_en_2_64_10_1024_1024_64_5_gen
INFO: [VRFC 10-311] analyzing module In_copy_run_run_fsm
INFO: [VRFC 10-311] analyzing module In_copy_run_staller
INFO: [VRFC 10-311] analyzing module In_copy_run_mode_triosy_obj_mode_triosy_wait_ctrl
INFO: [VRFC 10-311] analyzing module In_copy_run_qin_triosy_obj_qin_triosy_wait_ctrl
INFO: [VRFC 10-311] analyzing module In_copy_run_ap_start_rsci_ap_start_wait_ctrl
INFO: [VRFC 10-311] analyzing module In_copy_run_ap_done_rsci_ap_done_wait_ctrl
INFO: [VRFC 10-311] analyzing module In_copy_run_wait_dp
INFO: [VRFC 10-311] analyzing module In_copy_run_in_data_rsci_in_data_wait_ctrl
INFO: [VRFC 10-311] analyzing module In_copy_run_mode_triosy_obj
INFO: [VRFC 10-311] analyzing module In_copy_run_qin_triosy_obj
INFO: [VRFC 10-311] analyzing module In_copy_run_ap_start_rsci
INFO: [VRFC 10-311] analyzing module In_copy_run_ap_done_rsci
INFO: [VRFC 10-311] analyzing module In_copy_run_in_data_rsci
INFO: [VRFC 10-311] analyzing module In_copy_run
INFO: [VRFC 10-311] analyzing module In_copy
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/rtl/falcon_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ccs_in_wait_v1
INFO: [VRFC 10-311] analyzing module ccs_out_wait_v1
INFO: [VRFC 10-311] analyzing module mgc_io_sync_v2
INFO: [VRFC 10-311] analyzing module ccs_in_v1
INFO: [VRFC 10-311] analyzing module leading_sign_57_0_1_0
INFO: [VRFC 10-311] analyzing module mgc_shift_r_v5
INFO: [VRFC 10-311] analyzing module leading_sign_53_0
INFO: [VRFC 10-311] analyzing module mgc_shift_l_v5
INFO: [VRFC 10-311] analyzing module mgc_generic_reg
INFO: [VRFC 10-311] analyzing module stagemgc_rom_sync_regout_14_1024_14_1_0_0_1_0_1_0_0_0_1_60
INFO: [VRFC 10-311] analyzing module stagemgc_rom_sync_regout_13_1024_14_1_0_0_1_0_1_0_0_0_1_60
INFO: [VRFC 10-311] analyzing module stagemgc_rom_sync_regout_12_1024_14_1_0_0_1_0_1_0_0_0_1_60
INFO: [VRFC 10-311] analyzing module stagemgc_rom_sync_regout_11_1024_14_1_0_0_1_0_1_0_0_0_1_60
INFO: [VRFC 10-311] analyzing module stagemgc_rom_sync_regout_10_1024_62_1_0_0_1_0_1_0_0_0_1_60
INFO: [VRFC 10-311] analyzing module stagemgc_rom_sync_regout_9_1024_64_1_0_0_1_0_1_0_0_0_1_60
INFO: [VRFC 10-311] analyzing module stage_ccs_sample_mem_ccs_ram_sync_singleport_rwport_en_7_16_10_1024_1024_16_5_gen
INFO: [VRFC 10-311] analyzing module stage_ccs_sample_mem_ccs_ram_sync_singleport_rwport_en_6_64_10_1024_1024_64_5_gen
INFO: [VRFC 10-311] analyzing module stage_ccs_sample_mem_ccs_ram_sync_singleport_rwport_en_5_16_10_1024_1024_16_5_gen
INFO: [VRFC 10-311] analyzing module stage_ccs_sample_mem_ccs_ram_sync_singleport_rwport_en_4_64_10_1024_1024_64_5_gen
INFO: [VRFC 10-311] analyzing module stage_run_run_fsm
INFO: [VRFC 10-311] analyzing module stage_run_staller
INFO: [VRFC 10-311] analyzing module stage_run_out_u_triosy_obj_out_u_triosy_wait_ctrl
INFO: [VRFC 10-311] analyzing module stage_run_out_f_d_triosy_obj_out_f_d_triosy_wait_ctrl
INFO: [VRFC 10-311] analyzing module stage_run_in_u_triosy_obj_in_u_triosy_wait_ctrl
INFO: [VRFC 10-311] analyzing module stage_run_in_f_d_triosy_obj_in_f_d_triosy_wait_ctrl
INFO: [VRFC 10-311] analyzing module stage_run_mode1_triosy_obj_mode1_triosy_wait_ctrl
INFO: [VRFC 10-311] analyzing module stage_run_out1_rsci_out1_wait_ctrl
INFO: [VRFC 10-311] analyzing module stage_run_wait_dp
INFO: [VRFC 10-311] analyzing module stage_run_ap_done_rsci_ap_done_wait_ctrl
INFO: [VRFC 10-311] analyzing module stage_run_ap_start_rsci_ap_start_wait_ctrl
INFO: [VRFC 10-311] analyzing module stage_run_out_u_triosy_obj
INFO: [VRFC 10-311] analyzing module stage_run_out_f_d_triosy_obj
INFO: [VRFC 10-311] analyzing module stage_run_in_u_triosy_obj
INFO: [VRFC 10-311] analyzing module stage_run_in_f_d_triosy_obj
INFO: [VRFC 10-311] analyzing module stage_run_mode1_triosy_obj
INFO: [VRFC 10-311] analyzing module stage_run_out1_rsci
INFO: [VRFC 10-311] analyzing module stage_run_ap_done_rsci
INFO: [VRFC 10-311] analyzing module stage_run_ap_start_rsci
INFO: [VRFC 10-311] analyzing module stage_run
INFO: [VRFC 10-311] analyzing module stage_struct
INFO: [VRFC 10-311] analyzing module fiFFNTT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/rtl/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/rtl/fsic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSIC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/rtl/fsic_clkrst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSIC_CLKRST
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/rtl/fsic_coreclk_phase_cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsic_coreclk_phase_cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/rtl/fsic_io_serdes_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsic_io_serdes_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/rtl/fsic_mprj_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPRJ_IO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/rtl/gpio_control_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_control_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/rtl/gpio_defaults_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_defaults_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/rtl/housekeeping.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module housekeeping
INFO: [VRFC 10-311] analyzing module boledu_fd_sc_hd__clkbuf_8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/rtl/housekeeping_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module housekeeping_spi
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/rtl/io_serdes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO_SERDES
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/rtl/irq_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRQ_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/rtl/la_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LA_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/rtl/mgmt_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mgmt_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/rtl/mgmt_core_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mgmt_core_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/rtl/mprj_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mprj_io
INFO: [VRFC 10-311] analyzing module boledu_io
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/fpga_rtl/spram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra1shd128x32m4h3v2
INFO: [VRFC 10-311] analyzing module ra1shd32x64m4h3v2
INFO: [VRFC 10-311] analyzing module ra1shd16x100m4h3v2
INFO: [VRFC 10-311] analyzing module PDK_SRAM1RW80x64
INFO: [VRFC 10-311] analyzing module ralshd1024x64m4h3v2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/rtl/sw_caravel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIS_SW
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/rtl/user_prj0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module USER_PRJ0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/rtl/user_prj1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module USER_PRJ1
INFO: [VRFC 10-311] analyzing module SRAM1RW1024x8
INFO: [VRFC 10-311] analyzing module SRAM1RW1024x8_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/rtl/user_prj2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module USER_PRJ2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/rtl/user_prj3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module USER_PRJ3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/rtl/user_project_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_project_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/rtl/user_subsys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module USER_SUBSYS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/rtl/caravel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module caravel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ladmatr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ladmatr_control_s_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_entry_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ladmatr_entry_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w1_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ladmatr_fifo_w1_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module ladmatr_fifo_w1_d2_S
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w32_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ladmatr_fifo_w32_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module ladmatr_fifo_w32_d2_S
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w32_d8_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ladmatr_fifo_w32_d8_S_shiftReg
INFO: [VRFC 10-311] analyzing module ladmatr_fifo_w32_d8_S
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w33_d128_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ladmatr_fifo_w33_d128_A_ram
INFO: [VRFC 10-311] analyzing module ladmatr_fifo_w33_d128_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w64_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ladmatr_fifo_w64_d3_S_shiftReg
INFO: [VRFC 10-311] analyzing module ladmatr_fifo_w64_d3_S
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ladmatr_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_getinstream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ladmatr_getinstream
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_getinstream_Pipeline_VITIS_LOOP_44_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ladmatr_getinstream_Pipeline_VITIS_LOOP_44_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ladmatr_gmem0_m_axi
INFO: [VRFC 10-311] analyzing module ladmatr_gmem0_m_axi_load
INFO: [VRFC 10-311] analyzing module ladmatr_gmem0_m_axi_store
INFO: [VRFC 10-311] analyzing module ladmatr_gmem0_m_axi_flushManager
INFO: [VRFC 10-311] analyzing module ladmatr_gmem0_m_axi_read
INFO: [VRFC 10-311] analyzing module ladmatr_gmem0_m_axi_write
INFO: [VRFC 10-311] analyzing module ladmatr_gmem0_m_axi_throttle
INFO: [VRFC 10-311] analyzing module ladmatr_gmem0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module ladmatr_gmem0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module ladmatr_gmem0_m_axi_srl
INFO: [VRFC 10-311] analyzing module ladmatr_gmem0_m_axi_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ladmatr_regslice_both
INFO: [VRFC 10-311] analyzing module ladmatr_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_start_for_streamtoparallelwithburst_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ladmatr_start_for_streamtoparallelwithburst_U0_shiftReg
INFO: [VRFC 10-311] analyzing module ladmatr_start_for_streamtoparallelwithburst_U0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_streamtoparallelwithburst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ladmatr_streamtoparallelwithburst
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_srcs/fpga/rtl/PL/sw_fpga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIS_SWz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_srcs/fpga/rtl/PL/ps_axil.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps_axil
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vitis_prj/verilog_spiflash/spiflash.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spiflash
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/def/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/def/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/def/defines_T18.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/FPGA_val/def/defines_T18.v:1]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/FPGA_val/def/defines_T18.v:2]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/def/FPGA_def.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/FPGA_val/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/FPGA_val/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/FPGA_val/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_afc3_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_afc3_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_afc3_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/sim/bd_afc3_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/sim/bd_afc3_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/sim/bd_afc3_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m00e_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/def/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/def/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/def/defines_T18.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/FPGA_val/def/defines_T18.v:1]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/FPGA_val/def/defines_T18.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/def/FPGA_def.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/FPGA_val/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/FPGA_val/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/FPGA_val/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3
INFO: [VRFC 10-311] analyzing module clk_map_imp_5Y9LOC
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_1TZX5BB
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_USCCV8
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_Y7M43I
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_0/sim/bd_a878_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a878_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/def/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/def/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/def/defines_T18.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/FPGA_val/def/defines_T18.v:1]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/FPGA_val/def/defines_T18.v:2]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/def/FPGA_def.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/FPGA_val/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/FPGA_val/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/FPGA_val/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_2/sim/bd_a878_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a878_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_3/sim/bd_a878_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a878_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_4/sim/bd_a878_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a878_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_5/sim/bd_a878_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a878_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_6/sim/bd_a878_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a878_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_7/sim/bd_a878_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a878_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_8/sim/bd_a878_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a878_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_9/sim/bd_a878_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a878_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_10/sim/bd_a878_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a878_m00e_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/def/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/def/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/def/defines_T18.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/FPGA_val/def/defines_T18.v:1]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/FPGA_val/def/defines_T18.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/def/FPGA_def.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/FPGA_val/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/FPGA_val/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/FPGA_val/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/sim/bd_a878.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a878
INFO: [VRFC 10-311] analyzing module clk_map_imp_G6MO4E
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_1I3LT8L
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_I9HTTY
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_NF95JW
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/sim/design_1_axi_smc_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_0/sim/bd_a888_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a888_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/def/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/def/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/def/defines_T18.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/FPGA_val/def/defines_T18.v:1]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/FPGA_val/def/defines_T18.v:2]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/def/FPGA_def.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/FPGA_val/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/FPGA_val/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/FPGA_val/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_2/sim/bd_a888_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a888_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_3/sim/bd_a888_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a888_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_4/sim/bd_a888_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a888_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_5/sim/bd_a888_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a888_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_6/sim/bd_a888_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a888_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_7/sim/bd_a888_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a888_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_8/sim/bd_a888_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a888_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_9/sim/bd_a888_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a888_m00e_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/def/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/def/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/def/defines_T18.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/FPGA_val/def/defines_T18.v:1]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/FPGA_val/def/defines_T18.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/def/FPGA_def.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/FPGA_val/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/FPGA_val/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/FPGA_val/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/sim/bd_a888.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a888
INFO: [VRFC 10-311] analyzing module clk_map_imp_1GNU3PT
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_J937NU
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_1J0OY2X
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_1MT4N83
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/sim/design_1_axi_smc_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/def/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/def/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/def/defines_T18.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/FPGA_val/def/defines_T18.v:1]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/FPGA_val/def/defines_T18.v:2]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/def/FPGA_def.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/FPGA_val/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/FPGA_val/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/FPGA_val/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_vip_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/def/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/def/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/def/defines_T18.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/FPGA_val/def/defines_T18.v:1]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/FPGA_val/def/defines_T18.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/def/FPGA_def.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/FPGA_val/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/FPGA_val/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/FPGA_val/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/def/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/def/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/def/defines_T18.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/FPGA_val/def/defines_T18.v:1]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/FPGA_val/def/defines_T18.v:2]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/def/FPGA_def.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/FPGA_val/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/FPGA_val/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/FPGA_val/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_vip_1_0/sim/design_1_axi_vip_1_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_vip_1_0/sim/design_1_axi_vip_1_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_vip_1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_vip_2_0/sim/design_1_axi_vip_2_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_vip_2_0/sim/design_1_axi_vip_2_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_vip_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_vip_3_0/sim/design_1_axi_vip_3_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_vip_3_0/sim/design_1_axi_vip_3_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_vip_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/def/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/def/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/def/defines_T18.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/FPGA_val/def/defines_T18.v:1]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/FPGA_val/def/defines_T18.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/def/FPGA_def.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/FPGA_val/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/FPGA_val/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/FPGA_val/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_caravel_0_0/sim/design_1_caravel_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_caravel_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_ps_axil_0_0/sim/design_1_ps_axil_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ps_axil_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_spiflash_0_0/sim/design_1_spiflash_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_spiflash_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/2fc3/hdl/verilog/userdma_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_control_s_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/2fc3/hdl/verilog/userdma_entry_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_entry_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/2fc3/hdl/verilog/userdma_fifo_w2_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_fifo_w2_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module userdma_fifo_w2_d2_S
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/2fc3/hdl/verilog/userdma_fifo_w32_d4_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_fifo_w32_d4_S_shiftReg
INFO: [VRFC 10-311] analyzing module userdma_fifo_w32_d4_S
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/2fc3/hdl/verilog/userdma_fifo_w33_d1024_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_fifo_w33_d1024_A_ram
INFO: [VRFC 10-311] analyzing module userdma_fifo_w33_d1024_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/2fc3/hdl/verilog/userdma_fifo_w64_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_fifo_w64_d3_S_shiftReg
INFO: [VRFC 10-311] analyzing module userdma_fifo_w64_d3_S
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/2fc3/hdl/verilog/userdma_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/2fc3/hdl/verilog/userdma_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/2fc3/hdl/verilog/userdma_getinstream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_getinstream
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/2fc3/hdl/verilog/userdma_getinstream_Pipeline_VITIS_LOOP_72_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_getinstream_Pipeline_VITIS_LOOP_72_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/2fc3/hdl/verilog/userdma_gmem0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_gmem0_m_axi
INFO: [VRFC 10-311] analyzing module userdma_gmem0_m_axi_load
INFO: [VRFC 10-311] analyzing module userdma_gmem0_m_axi_store
INFO: [VRFC 10-311] analyzing module userdma_gmem0_m_axi_flushManager
INFO: [VRFC 10-311] analyzing module userdma_gmem0_m_axi_read
INFO: [VRFC 10-311] analyzing module userdma_gmem0_m_axi_write
INFO: [VRFC 10-311] analyzing module userdma_gmem0_m_axi_throttle
INFO: [VRFC 10-311] analyzing module userdma_gmem0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module userdma_gmem0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module userdma_gmem0_m_axi_srl
INFO: [VRFC 10-311] analyzing module userdma_gmem0_m_axi_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/2fc3/hdl/verilog/userdma_gmem1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_gmem1_m_axi
INFO: [VRFC 10-311] analyzing module userdma_gmem1_m_axi_load
INFO: [VRFC 10-311] analyzing module userdma_gmem1_m_axi_store
INFO: [VRFC 10-311] analyzing module userdma_gmem1_m_axi_flushManager
INFO: [VRFC 10-311] analyzing module userdma_gmem1_m_axi_read
INFO: [VRFC 10-311] analyzing module userdma_gmem1_m_axi_write
INFO: [VRFC 10-311] analyzing module userdma_gmem1_m_axi_throttle
INFO: [VRFC 10-311] analyzing module userdma_gmem1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module userdma_gmem1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module userdma_gmem1_m_axi_srl
INFO: [VRFC 10-311] analyzing module userdma_gmem1_m_axi_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/2fc3/hdl/verilog/userdma_hls_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_hls_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/2fc3/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_hls_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/2fc3/hdl/verilog/userdma_paralleltostreamwithburst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_paralleltostreamwithburst
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/2fc3/hdl/verilog/userdma_paralleltostreamwithburst_Pipeline_VITIS_LOOP_128_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_paralleltostreamwithburst_Pipeline_VITIS_LOOP_128_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/2fc3/hdl/verilog/userdma_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_regslice_both
INFO: [VRFC 10-311] analyzing module userdma_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/2fc3/hdl/verilog/userdma_sendoutstream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_sendoutstream
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/2fc3/hdl/verilog/userdma_start_for_sendoutstream_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_start_for_sendoutstream_U0_shiftReg
INFO: [VRFC 10-311] analyzing module userdma_start_for_sendoutstream_U0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/2fc3/hdl/verilog/userdma_start_for_streamtoparallelwithburst_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_start_for_streamtoparallelwithburst_U0_shiftReg
INFO: [VRFC 10-311] analyzing module userdma_start_for_streamtoparallelwithburst_U0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/2fc3/hdl/verilog/userdma_streamtoparallelwithburst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_streamtoparallelwithburst
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/2fc3/hdl/verilog/userdma_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/2fc3/hdl/verilog/userdma.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_userdma_0_0/sim/design_1_userdma_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_userdma_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_axi_vip_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_NA355P
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1GCZ8ZG
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_NX0Y1Q
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1BEKOF3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/def/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/def/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/def/defines_T18.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/FPGA_val/def/defines_T18.v:1]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/FPGA_val/def/defines_T18.v:2]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/def/FPGA_def.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/FPGA_val/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/FPGA_val/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/FPGA_val/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/FPGA_val/vivado/fsic_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsic_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj fsic_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/sim/bd_afc3_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_afc3_psr_aclk_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_1/sim/bd_a878_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_a878_psr_aclk_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_1/sim/bd_a888_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_a888_psr_aclk_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_rst_clk_wiz_0_5M_0/sim/design_1_rst_clk_wiz_0_5M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_rst_clk_wiz_0_5M_0'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -d USER_PROJECT_SIDEBAND_SUPPORT=1 -d USE_EDGEDETECT_IP=1 -d pSERIALIO_WIDTH=13 -L xil_defaultlib -L xlconstant_v1_1_7 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_26 -L axi_vip_v1_1_12 -L generic_baseblocks_v2_1_0 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_25 -L axi_crossbar_v2_1_27 -L blk_mem_gen_v8_4_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fsic_tb_behav xil_defaultlib.fsic_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -d USER_PROJECT_SIDEBAND_SUPPORT=1 -d USE_EDGEDETECT_IP=1 -d pSERIALIO_WIDTH=13 -L xil_defaultlib -L xlconstant_v1_1_7 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_26 -L axi_vip_v1_1_12 -L generic_baseblocks_v2_1_0 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_25 -L axi_crossbar_v2_1_27 -L blk_mem_gen_v8_4_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fsic_tb_behav xil_defaultlib.fsic_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 38 for port 'mprj_io' [/home/ubuntu/Desktop/FPGA_val/rtl/caravel.v:415]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/sim/design_1.v:709]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v:848]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/sim/bd_a878.v:486]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/sim/bd_a888.v:402]
WARNING: [VRFC 10-5021] port 'vccd' is not connected on this instance [/home/ubuntu/Desktop/FPGA_val/rtl/user_project_wrapper.v:123]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/2fc3/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:23]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/2fc3/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling package xil_defaultlib.$unit_defines_v_2124364112
Compiling package xil_defaultlib.design_1_axi_vip_0_0_pkg
Compiling package xil_defaultlib.design_1_axi_vip_1_0_pkg
Compiling package xil_defaultlib.design_1_axi_vip_2_0_pkg
Compiling package xil_defaultlib.design_1_axi_vip_3_0_pkg
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.bd_afc3_one_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture bd_afc3_psr_aclk_0_arch of entity xil_defaultlib.bd_afc3_psr_aclk_0 [bd_afc3_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_5Y9LOC
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=3...
Compiling module xil_defaultlib.bd_afc3_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_1TZX5BB
Compiling module xil_defaultlib.bd_afc3_m00s2a_0
Compiling module xil_defaultlib.bd_afc3_s00a2s_0
Compiling module xil_defaultlib.bd_afc3_s00mmu_0
Compiling module xil_defaultlib.bd_afc3_s00sic_0
Compiling module xil_defaultlib.bd_afc3_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_USCCV8
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=60...
Compiling module xil_defaultlib.bd_afc3_sarn_0
Compiling module xil_defaultlib.bd_afc3_sawn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=76...
Compiling module xil_defaultlib.bd_afc3_sbn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=22...
Compiling module xil_defaultlib.bd_afc3_srn_0
Compiling module xil_defaultlib.bd_afc3_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_Y7M43I
Compiling module xil_defaultlib.bd_afc3
Compiling module xil_defaultlib.design_1_axi_smc_0
Compiling module xil_defaultlib.bd_a878_one_0
Compiling architecture bd_a878_psr_aclk_0_arch of entity xil_defaultlib.bd_a878_psr_aclk_0 [bd_a878_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_G6MO4E
Compiling module xil_defaultlib.bd_a878_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_1I3LT8L
Compiling module xil_defaultlib.bd_a878_m00s2a_0
Compiling module xil_defaultlib.bd_a878_s00a2s_0
Compiling module xil_defaultlib.bd_a878_s00mmu_0
Compiling module xil_defaultlib.bd_a878_s00sic_0
Compiling module xil_defaultlib.bd_a878_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_I9HTTY
Compiling module xil_defaultlib.bd_a878_sawn_0
Compiling module xil_defaultlib.bd_a878_sbn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=33...
Compiling module xil_defaultlib.bd_a878_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_NF95JW
Compiling module xil_defaultlib.bd_a878
Compiling module xil_defaultlib.design_1_axi_smc_1_0
Compiling module xil_defaultlib.bd_a888_one_0
Compiling architecture bd_a888_psr_aclk_0_arch of entity xil_defaultlib.bd_a888_psr_aclk_0 [bd_a888_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_1GNU3PT
Compiling module xil_defaultlib.bd_a888_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_J937NU
Compiling module xil_defaultlib.bd_a888_m00s2a_0
Compiling module xil_defaultlib.bd_a888_s00a2s_0
Compiling module xil_defaultlib.bd_a888_s00mmu_0
Compiling module xil_defaultlib.bd_a888_s00sic_0
Compiling module xil_defaultlib.bd_a888_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_1J0OY2X
Compiling module xil_defaultlib.bd_a888_sarn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=32...
Compiling module xil_defaultlib.bd_a888_srn_0
Compiling module xil_defaultlib.s00_nodes_imp_1MT4N83
Compiling module xil_defaultlib.bd_a888
Compiling module xil_defaultlib.design_1_axi_smc_2_0
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_12.axi_vip_v1_1_12_top(C_AXI_PROTOC...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling module xil_defaultlib.m00_couplers_imp_NA355P
Compiling module xil_defaultlib.m01_couplers_imp_1GCZ8ZG
Compiling module xil_defaultlib.m02_couplers_imp_NX0Y1Q
Compiling module xil_defaultlib.s00_couplers_imp_1BEKOF3
Compiling module axi_crossbar_v2_1_27.axi_crossbar_v2_1_27_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_27.axi_crossbar_v2_1_27_addr_decode...
Compiling module axi_crossbar_v2_1_27.axi_crossbar_v2_1_27_splitter(C_...
Compiling module axi_crossbar_v2_1_27.axi_crossbar_v2_1_27_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_26.axi_register_slice_v2_1_26_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_27.axi_crossbar_v2_1_27_decerr_slav...
Compiling module axi_crossbar_v2_1_27.axi_crossbar_v2_1_27_crossbar_sa...
Compiling module axi_crossbar_v2_1_27.axi_crossbar_v2_1_27_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_0
Compiling module xil_defaultlib.design_1_axi_vip_0_axi_periph_0
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_AWUSER_WIDTH=1,...
Compiling module axi_vip_v1_1_12.axi_vip_v1_1_12_top(C_AXI_AWUSER...
Compiling module xil_defaultlib.design_1_axi_vip_1_0
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_SUPPORTS_NARROW...
Compiling module axi_vip_v1_1_12.axi_vip_v1_1_12_top(C_AXI_SUPPOR...
Compiling module xil_defaultlib.design_1_axi_vip_2_0
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_SUPPORTS_NARROW...
Compiling module axi_vip_v1_1_12.axi_vip_v1_1_12_top(C_AXI_SUPPOR...
Compiling module xil_defaultlib.design_1_axi_vip_3_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0
Compiling module xil_defaultlib.boledu_io
Compiling module xil_defaultlib.mprj_io_default
Compiling module xil_defaultlib.chip_io
Compiling module xil_defaultlib.ra1shd128x32m4h3v2
Compiling module xil_defaultlib.RAM128
Compiling module xil_defaultlib.RAM256_default
Compiling module xil_defaultlib.InstructionCache
Compiling module xil_defaultlib.VexRiscv
Compiling module xil_defaultlib.mgmt_core
Compiling module xil_defaultlib.mgmt_core_wrapper
Compiling module xil_defaultlib.CFG_CTRL(pADDR_WIDTH=15)
Compiling module xil_defaultlib.AXIL_AXIS
Compiling module xil_defaultlib.fifo(WIDTH=50,depth=16,sram_data...
Compiling module xil_defaultlib.ra1shd16x100m4h3v2
Compiling module xil_defaultlib.AXIS_SW(pADDR_WIDTH=15)
Compiling module xil_defaultlib.fsic_coreclk_phase_cnt
Compiling module xil_defaultlib.fsic_io_serdes_rx
Compiling module xil_defaultlib.IO_SERDES_default
Compiling module xil_defaultlib.fifo(WIDTH=32,depth=32,sram_data...
Compiling module xil_defaultlib.ra1shd32x64m4h3v2
Compiling module xil_defaultlib.LOGIC_ANLZ
Compiling module xil_defaultlib.AXIL_SLAV
Compiling module xil_defaultlib.ccs_genreg_v1(has_en=1'b0)
Compiling module xil_defaultlib.ccs_genreg_v1(ph_en=0)
Compiling module xil_defaultlib.ccs_genreg_v1(width=36,ph_en=0)
Compiling module xil_defaultlib.ccs_fifo_wait_core_v5(rscid=35,w...
Compiling module xil_defaultlib.ccs_pipe_v6(rscid=35,width=36,sz...
Compiling module xil_defaultlib.EdgeDetect_VerDer_ccs_sample_mem...
Compiling module xil_defaultlib.EdgeDetect_VerDer_ccs_sample_mem...
Compiling module xil_defaultlib.ccs_in_wait_v1(width=34)
Compiling module xil_defaultlib.EdgeDetect_VerDer_run_dat_in_rsc...
Compiling module xil_defaultlib.EdgeDetect_VerDer_run_dat_in_rsc...
Compiling module xil_defaultlib.EdgeDetect_VerDer_run_dat_in_rsc...
Compiling module xil_defaultlib.ccs_out_wait_v1(width=32)
Compiling module xil_defaultlib.EdgeDetect_VerDer_run_pix_out_rs...
Compiling module xil_defaultlib.EdgeDetect_VerDer_run_pix_out_rs...
Compiling module xil_defaultlib.EdgeDetect_VerDer_run_pix_out_rs...
Compiling module xil_defaultlib.ccs_out_wait_v1(width=36)
Compiling module xil_defaultlib.EdgeDetect_VerDer_run_dy_rsci_dy...
Compiling module xil_defaultlib.EdgeDetect_VerDer_run_dy_rsci_dy...
Compiling module xil_defaultlib.EdgeDetect_VerDer_run_dy_rsci
Compiling module xil_defaultlib.EdgeDetect_VerDer_run_wait_dp
Compiling module xil_defaultlib.EdgeDetect_VerDer_run_staller
Compiling module xil_defaultlib.EdgeDetect_VerDer_run_run_fsm
Compiling module xil_defaultlib.EdgeDetect_VerDer_run
Compiling module xil_defaultlib.EdgeDetect_VerDer
Compiling module xil_defaultlib.ccs_in_wait_coupled_v1(width=32)
Compiling module xil_defaultlib.EdgeDetect_HorDer_run_pix_in_rsc...
Compiling module xil_defaultlib.EdgeDetect_HorDer_run_pix_in_rsc...
Compiling module xil_defaultlib.EdgeDetect_HorDer_run_pix_out_rs...
Compiling module xil_defaultlib.EdgeDetect_HorDer_run_pix_out_rs...
Compiling module xil_defaultlib.EdgeDetect_HorDer_run_pix_out_rs...
Compiling module xil_defaultlib.EdgeDetect_HorDer_run_dx_rsci_dx...
Compiling module xil_defaultlib.EdgeDetect_HorDer_run_dx_rsci_dx...
Compiling module xil_defaultlib.EdgeDetect_HorDer_run_dx_rsci
Compiling module xil_defaultlib.EdgeDetect_HorDer_run_staller
Compiling module xil_defaultlib.EdgeDetect_HorDer_run_run_fsm
Compiling module xil_defaultlib.EdgeDetect_HorDer_run
Compiling module xil_defaultlib.EdgeDetect_HorDer
Compiling module xil_defaultlib.ccs_out_v1(width=32)
Compiling module xil_defaultlib.ccs_in_wait_coupled_v1(width=36)
Compiling module xil_defaultlib.EdgeDetect_MagAng_run_dx_in_rsci...
Compiling module xil_defaultlib.EdgeDetect_MagAng_run_dx_in_rsci
Compiling module xil_defaultlib.EdgeDetect_MagAng_run_dy_in_rsci...
Compiling module xil_defaultlib.EdgeDetect_MagAng_run_dy_in_rsci
Compiling module xil_defaultlib.ccs_in_wait_v1(width=32)
Compiling module xil_defaultlib.EdgeDetect_MagAng_run_pix_in_rsc...
Compiling module xil_defaultlib.EdgeDetect_MagAng_run_pix_in_rsc...
Compiling module xil_defaultlib.EdgeDetect_MagAng_run_pix_in_rsc...
Compiling module xil_defaultlib.ccs_out_wait_v1(width=34)
Compiling module xil_defaultlib.EdgeDetect_MagAng_run_dat_out_rs...
Compiling module xil_defaultlib.EdgeDetect_MagAng_run_dat_out_rs...
Compiling module xil_defaultlib.EdgeDetect_MagAng_run_dat_out_rs...
Compiling module xil_defaultlib.mgc_io_sync_v2
Compiling module xil_defaultlib.EdgeDetect_MagAng_run_crc32_pix_...
Compiling module xil_defaultlib.EdgeDetect_MagAng_run_crc32_pix_...
Compiling module xil_defaultlib.EdgeDetect_MagAng_run_crc32_dat_...
Compiling module xil_defaultlib.EdgeDetect_MagAng_run_crc32_dat_...
Compiling module xil_defaultlib.EdgeDetect_MagAng_run_staller
Compiling module xil_defaultlib.EdgeDetect_MagAng_run_run_fsm
Compiling module xil_defaultlib.EdgeDetect_MagAng_run
Compiling module xil_defaultlib.EdgeDetect_MagAng
Compiling module xil_defaultlib.EdgeDetect_Top_struct
Compiling module xil_defaultlib.EdgeDetect_Top
Compiling module xil_defaultlib.PDK_SRAM1RW80x64
Compiling module xil_defaultlib.USER_PRJ0_default
Compiling module xil_defaultlib.In_copy_ccs_sample_mem_ccs_ram_s...
Compiling module xil_defaultlib.ccs_in_v1(width=1)
Compiling module xil_defaultlib.In_copy_run_in_data_rsci_in_data...
Compiling module xil_defaultlib.In_copy_run_in_data_rsci
Compiling module xil_defaultlib.In_copy_run_wait_dp
Compiling module xil_defaultlib.ccs_out_wait_v1(width=1)
Compiling module xil_defaultlib.In_copy_run_ap_done_rsci_ap_done...
Compiling module xil_defaultlib.In_copy_run_ap_done_rsci
Compiling module xil_defaultlib.ccs_in_wait_v1(width=1)
Compiling module xil_defaultlib.In_copy_run_ap_start_rsci_ap_sta...
Compiling module xil_defaultlib.In_copy_run_ap_start_rsci
Compiling module xil_defaultlib.In_copy_run_qin_triosy_obj_qin_t...
Compiling module xil_defaultlib.In_copy_run_qin_triosy_obj
Compiling module xil_defaultlib.In_copy_run_mode_triosy_obj_mode...
Compiling module xil_defaultlib.In_copy_run_mode_triosy_obj
Compiling module xil_defaultlib.In_copy_run_staller
Compiling module xil_defaultlib.In_copy_run_run_fsm
Compiling module xil_defaultlib.In_copy_run
Compiling module xil_defaultlib.In_copy
Compiling module xil_defaultlib.mgc_generic_reg(width=14,ph_en=0...
Compiling module xil_defaultlib.stagemgc_rom_sync_regout_14_1024...
Compiling module xil_defaultlib.stagemgc_rom_sync_regout_13_1024...
Compiling module xil_defaultlib.stagemgc_rom_sync_regout_12_1024...
Compiling module xil_defaultlib.stagemgc_rom_sync_regout_11_1024...
Compiling module xil_defaultlib.mgc_generic_reg(width=62,ph_en=0...
Compiling module xil_defaultlib.stagemgc_rom_sync_regout_10_1024...
Compiling module xil_defaultlib.mgc_generic_reg(width=64,ph_en=0...
Compiling module xil_defaultlib.stagemgc_rom_sync_regout_9_1024_...
Compiling module xil_defaultlib.stage_ccs_sample_mem_ccs_ram_syn...
Compiling module xil_defaultlib.stage_ccs_sample_mem_ccs_ram_syn...
Compiling module xil_defaultlib.stage_ccs_sample_mem_ccs_ram_syn...
Compiling module xil_defaultlib.stage_ccs_sample_mem_ccs_ram_syn...
Compiling module xil_defaultlib.ccs_in_v1(width=16)
Compiling module xil_defaultlib.leading_sign_57_0_1_0
Compiling module xil_defaultlib.mgc_shift_r_v5(width_a=32'sb0110...
Compiling module xil_defaultlib.leading_sign_53_0
Compiling module xil_defaultlib.mgc_shift_r_v5(width_a=32'sb0110...
Compiling module xil_defaultlib.mgc_shift_r_v5(width_a=32'sb0111...
Compiling module xil_defaultlib.mgc_shift_l_v5(width_a=32'sb0111...
Compiling module xil_defaultlib.mgc_shift_l_v5(width_a=32'sb0110...
Compiling module xil_defaultlib.mgc_shift_l_v5(width_a=32'sb0110...
Compiling module xil_defaultlib.stage_run_ap_start_rsci_ap_start...
Compiling module xil_defaultlib.stage_run_ap_start_rsci
Compiling module xil_defaultlib.stage_run_ap_done_rsci_ap_done_w...
Compiling module xil_defaultlib.stage_run_ap_done_rsci
Compiling module xil_defaultlib.stage_run_wait_dp
Compiling module xil_defaultlib.ccs_out_wait_v1(width=80)
Compiling module xil_defaultlib.stage_run_out1_rsci_out1_wait_ct...
Compiling module xil_defaultlib.stage_run_out1_rsci
Compiling module xil_defaultlib.stage_run_mode1_triosy_obj_mode1...
Compiling module xil_defaultlib.stage_run_mode1_triosy_obj
Compiling module xil_defaultlib.stage_run_in_f_d_triosy_obj_in_f...
Compiling module xil_defaultlib.stage_run_in_f_d_triosy_obj
Compiling module xil_defaultlib.stage_run_in_u_triosy_obj_in_u_t...
Compiling module xil_defaultlib.stage_run_in_u_triosy_obj
Compiling module xil_defaultlib.stage_run_out_f_d_triosy_obj_out...
Compiling module xil_defaultlib.stage_run_out_f_d_triosy_obj
Compiling module xil_defaultlib.stage_run_out_u_triosy_obj_out_u...
Compiling module xil_defaultlib.stage_run_out_u_triosy_obj
Compiling module xil_defaultlib.stage_run_staller
Compiling module xil_defaultlib.stage_run_run_fsm
Compiling module xil_defaultlib.stage_run
Compiling module xil_defaultlib.stage_struct
Compiling module xil_defaultlib.fiFFNTT
Compiling module xil_defaultlib.ralshd1024x64m4h3v2
Compiling module xil_defaultlib.USER_PRJ1
Compiling module xil_defaultlib.USER_PRJ2
Compiling module xil_defaultlib.USER_PRJ3
Compiling module xil_defaultlib.AXIS_SLAV
Compiling module xil_defaultlib.AXIS_MSTR
Compiling module xil_defaultlib.IRQ_MUX
Compiling module xil_defaultlib.LA_MUX
Compiling module xil_defaultlib.USER_SUBSYS(pADDR_WIDTH=15)
Compiling module xil_defaultlib.FSIC_CLKRST
Compiling module xil_defaultlib.MPRJ_IO(pADDR_WIDTH=15)
Compiling module xil_defaultlib.FSIC
Compiling module xil_defaultlib.user_project_wrapper
Compiling module xil_defaultlib.boledu_fd_sc_hd__clkbuf_8
Compiling module xil_defaultlib.housekeeping_spi
Compiling module xil_defaultlib.housekeeping
Compiling module xil_defaultlib.gpio_defaults_block
Compiling module xil_defaultlib.gpio_control_block
Compiling module xil_defaultlib.caravel_default
Compiling module xil_defaultlib.design_1_caravel_0_0
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=64.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_0_0
Compiling module xil_defaultlib.AXIS_SWz(pADDR_WIDTH=15)
Compiling module xil_defaultlib.ladmatr_control_s_axi
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_store(NUM_WR...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_load(NUM_REA...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_throttle(CON...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_write(CONSER...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_read(C_USER_...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi(CONSERVATIVE...
Compiling module xil_defaultlib.ladmatr_entry_proc
Compiling module xil_defaultlib.ladmatr_flow_control_loop_pipe_s...
Compiling module xil_defaultlib.ladmatr_getinstream_Pipeline_VIT...
Compiling module xil_defaultlib.ladmatr_regslice_both
Compiling module xil_defaultlib.ladmatr_regslice_both(DataWidth=...
Compiling module xil_defaultlib.ladmatr_regslice_both(DataWidth=...
Compiling module xil_defaultlib.ladmatr_regslice_both(DataWidth=...
Compiling module xil_defaultlib.ladmatr_getinstream
Compiling module xil_defaultlib.ladmatr_streamtoparallelwithburs...
Compiling module xil_defaultlib.ladmatr_streamtoparallelwithburs...
Compiling module xil_defaultlib.ladmatr_fifo_w64_d3_S_shiftReg
Compiling module xil_defaultlib.ladmatr_fifo_w64_d3_S
Compiling module xil_defaultlib.ladmatr_fifo_w33_d128_A_ram
Compiling module xil_defaultlib.ladmatr_fifo_w33_d128_A
Compiling module xil_defaultlib.ladmatr_fifo_w32_d8_S_shiftReg
Compiling module xil_defaultlib.ladmatr_fifo_w32_d8_S
Compiling module xil_defaultlib.ladmatr_fifo_w1_d2_S_shiftReg
Compiling module xil_defaultlib.ladmatr_fifo_w1_d2_S
Compiling module xil_defaultlib.ladmatr_fifo_w32_d2_S_shiftReg
Compiling module xil_defaultlib.ladmatr_fifo_w32_d2_S
Compiling module xil_defaultlib.ladmatr_start_for_streamtoparall...
Compiling module xil_defaultlib.ladmatr_start_for_streamtoparall...
Compiling module xil_defaultlib.ladmatr
Compiling module xil_defaultlib.ps_axil
Compiling module xil_defaultlib.design_1_ps_axil_0_0
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture design_1_rst_clk_wiz_0_5m_0_arch of entity xil_defaultlib.design_1_rst_clk_wiz_0_5M_0 [design_1_rst_clk_wiz_0_5m_0_defa...]
Compiling module xil_defaultlib.spiflash
Compiling module xil_defaultlib.design_1_spiflash_0_0
Compiling module xil_defaultlib.userdma_control_s_axi
Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_store(NUM_WR...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_load(NUM_REA...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_throttle(CON...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_write(CONSER...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_read(C_USER_...
Compiling module xil_defaultlib.userdma_gmem0_m_axi(CONSERVATIVE...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_store(NUM_WR...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_load(NUM_REA...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_throttle(CON...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_write(CONSER...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_read(C_USER_...
Compiling module xil_defaultlib.userdma_gmem1_m_axi(CONSERVATIVE...
Compiling module xil_defaultlib.userdma_entry_proc
Compiling module xil_defaultlib.userdma_flow_control_loop_pipe_s...
Compiling module xil_defaultlib.userdma_getinstream_Pipeline_VIT...
Compiling module xil_defaultlib.userdma_regslice_both
Compiling module xil_defaultlib.userdma_regslice_both(DataWidth=...
Compiling module xil_defaultlib.userdma_regslice_both(DataWidth=...
Compiling module xil_defaultlib.userdma_regslice_both(DataWidth=...
Compiling module xil_defaultlib.userdma_getinstream
Compiling module xil_defaultlib.userdma_streamtoparallelwithburs...
Compiling module xil_defaultlib.userdma_streamtoparallelwithburs...
Compiling module xil_defaultlib.userdma_paralleltostreamwithburs...
Compiling module xil_defaultlib.userdma_paralleltostreamwithburs...
Compiling module xil_defaultlib.userdma_flow_control_loop_pipe
Compiling module xil_defaultlib.userdma_sendoutstream
Compiling module xil_defaultlib.userdma_fifo_w64_d3_S_shiftReg
Compiling module xil_defaultlib.userdma_fifo_w64_d3_S
Compiling module xil_defaultlib.userdma_fifo_w33_d1024_A_ram
Compiling module xil_defaultlib.userdma_fifo_w33_d1024_A
Compiling module xil_defaultlib.userdma_fifo_w32_d4_S_shiftReg
Compiling module xil_defaultlib.userdma_fifo_w32_d4_S
Compiling module xil_defaultlib.userdma_fifo_w2_d2_S_shiftReg
Compiling module xil_defaultlib.userdma_fifo_w2_d2_S
Compiling module xil_defaultlib.userdma_start_for_streamtoparall...
Compiling module xil_defaultlib.userdma_start_for_streamtoparall...
Compiling module xil_defaultlib.userdma_start_for_sendoutstream_...
Compiling module xil_defaultlib.userdma_start_for_sendoutstream_...
Compiling module xil_defaultlib.userdma_hls_deadlock_detect_unit...
Compiling module xil_defaultlib.userdma_hls_deadlock_detect_unit...
Compiling module xil_defaultlib.userdma_hls_deadlock_detect_unit...
Compiling module xil_defaultlib.userdma_hls_deadlock_detect_unit...
Compiling module xil_defaultlib.userdma_hls_deadlock_detect_unit...
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/2fc3/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:23]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/2fc3/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:28]
Compiling module xil_defaultlib.userdma_hls_deadlock_idx0_monito...
Compiling module xil_defaultlib.userdma(C_M_AXI_GMEM0_USER_VALUE...
Compiling module xil_defaultlib.design_1_userdma_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.fsic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fsic_tb_behav
execute_script: Time (s): cpu = 00:02:44 ; elapsed = 00:00:42 . Memory (MB): peak = 3068.172 ; gain = 0.000 ; free physical = 4581 ; free virtual = 8418
INFO: [USF-XSim-69] 'elaborate' step finished in '41' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ubuntu/Desktop/FPGA_val/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fsic_tb_behav -key {Behavioral:sim_1:Functional:fsic_tb} -tclbatch {fsic_tb.tcl} -protoinst "protoinst_files/bd_afc3.protoinst" -protoinst "protoinst_files/bd_a878.protoinst" -protoinst "protoinst_files/bd_a888.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {/home/ubuntu/Desktop/FPGA_val/vivado/fsic_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_afc3.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_a878.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_a888.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_smc/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_smc/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_smc_1/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_smc_1/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_smc_2/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_smc_2/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/m02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/m02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/xbar/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_1/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_2/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_3/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//ps_axil_0/ladma_mm
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//ps_axil_0/ladma_s
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//ps_axil_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//ps_axil_0/updma_si
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//ps_axil_0/updma_so
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//userdma_0/inStreamTop
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//userdma_0/m_axi_gmem0
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//userdma_0/m_axi_gmem1
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//userdma_0/outStreamTop
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//userdma_0/s_axi_control
Time resolution is 1 ps
open_wave_config /home/ubuntu/Desktop/FPGA_val/vivado/fsic_tb_behav.wcfg
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/bk_ls_rd_wr was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/bk_ls_valid was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/bk_ls_addr was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/bk_ls_wdata was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/bk_ls_wstrb was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/bk_ls_rdata was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/bk_ls_ready was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/bk_lm_wstart was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/bk_lm_waddr was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/bk_lm_wdata was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/bk_lm_wstrb was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/bk_lm_wdone was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/bk_lm_rstart was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/bk_lm_raddr was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/bk_lm_rdata was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/bk_lm_rdone was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/ss/axi_aclk was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/ss/axi_aresetn was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/ss/axis_tvalid was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/ss/axis_tdata was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/ss/axis_tstrb was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/ss/axis_tkeep was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/ss/axis_tlast was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/ss/axis_tuser was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/ss/axis_tready was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/bk_ss_data was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/bk_ss_user was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/bk_ss_ready was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/bk_ss_valid was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/bk_sm_data was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/bk_sm_user was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/bk_sm_valid was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/bk_sm_ready was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_aclk was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_aresetn was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_interrupt was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/bk_lm_wstart was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/bk_lm_waddr was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/bk_lm_wdata was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/bk_lm_wstrb was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/bk_lm_wdone was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/bk_lm_rstart was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/bk_lm_raddr was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/bk_lm_rdata was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/bk_lm_rdone was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/bk_ls_rd_wr was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/bk_ls_addr was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/bk_ls_wdata was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/bk_ls_wstrb was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/bk_ls_rdata was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/bk_ls_valid was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/bk_ls_ready was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/bk_sm_data was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/bk_sm_user was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/bk_sm_valid was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/bk_sm_ready was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/bk_ss_data was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/bk_ss_user was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/bk_ss_ready was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/bk_ss_valid was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_state was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_next_state was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/trans_typ was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/next_trans was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/last_trans was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_reg_debug was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/ss_secnd_state was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/ss_secnd_next_state was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/sm_state was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/sm_next_state was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/next_ls was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/next_ss was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/wr_mb was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/rd_mb was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/wr_aa was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/rd_aa was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/rd_unsupp was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/trig_sm_wr was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/trig_sm_rd was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/do_nothing was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/decide_done was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/trig_int was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/sync_trig_int was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_interrupt_done was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/sync_trig_sm_wr was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/sync_trig_sm_rd was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/trig_lm_rd was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/send_bk_done was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/trig_lm_wr was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/sync_trig_lm_rd was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/rd_ss_complete was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/ls_rd_data_bk was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/ls_wr_data_done was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/get_next_data_ss was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/ss_wr_data_done was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/wait_rd_data_back was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tuser was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/get_secnd_data_ss was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/secnd_data_ss_valid was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/secnd_data_done was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/secnd_data_cnt was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/secnd_data_ss was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/set_bk_ss_ready was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/sm_send_data was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/sm_data_cnt was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/wstrb_ss was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/addr_ss was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/data_ss was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/lm_rd_cnt was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/lm_rd_bk_sent was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/aa_index was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/mb_index was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/data_return was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/mb_regs was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/aa_regs was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/mb_int_en was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/have_sent_sm was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/AFTER_3_CLK was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/MB_SUPP_LOW was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/MB_SUPP_HIGH was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/AA_SUPP_LOW was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/AA_SUPP_HIGH was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/AA_UNSUPP_HIGH was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/FPGA_USER_WP_0 was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/FPGA_USER_WP_1 was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/FPGA_USER_WP_2 was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/FPGA_USER_WP_3 was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/CARAVEL_BASE was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/bk_lm_wstart was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/bk_lm_wdone was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/bk_lm_rstart was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/bk_lm_rdone was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/bk_lm_wstrb was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/bk_lm_waddr was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/bk_lm_wdata was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/bk_lm_raddr was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/bk_lm_rdata was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/bk_ls_rd_wr was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/bk_ls_valid was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/bk_ls_ready was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/bk_ls_wstrb was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/bk_ls_addr was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/bk_ls_wdata was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/bk_ls_rdata was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/bk_sm_valid was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/bk_sm_ready was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/bk_sm_user was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/bk_sm_data was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/bk_ss_ready was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/bk_ss_valid was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/bk_ss_user was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/bk_ss_data was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/r_la_data_available was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/la_changed was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/rle_count was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/r_la_count was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/rle_overflow was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/fifo_wren was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/fifo_wrdata0 was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/fifo_rddata1 was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/fifo_empty was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/fifo_full_count was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/fifo_full_push_data was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/fifo_push_count was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/fifo_push_la_changed was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/fifo_push_data_la_changed was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/w_ptr was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/r_ptr was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/fifo_latchdata was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/fifo_latchavaliable was not found in the design.
WARNING: Simulation object /fsic_tb/DUT/design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/transfered_count was not found in the design.
source fsic_tb.tcl
## current_wave_config
XilinxAXIVIP: Found at Path: fsic_tb.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: fsic_tb.DUT.design_1_i.axi_vip_1.inst
XilinxAXIVIP: Found at Path: fsic_tb.DUT.design_1_i.axi_vip_2.inst
XilinxAXIVIP: Found at Path: fsic_tb.DUT.design_1_i.axi_vip_3.inst
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module fsic_tb.DUT.design_1_i.blk_mem_gen_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
                 200=> sys_rest = 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fsic_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:03:06 ; elapsed = 00:01:06 . Memory (MB): peak = 3068.172 ; gain = 120.141 ; free physical = 4236 ; free virtual = 8090
# run all
               28858=> rst_clk_wiz_0_5M_peripheral_aresetn = 1
              228858=> CaravelSoC resetb_0 = 1
             8150658=> FW working, caravel_0_mprj_o[37] = 1
             8150658=> PL_IS enabling...
             8152858=> AXI4LITE_WRITE_BURST 60007000, value: 0001, resp: 00
             8164858=> AXI4LITE_WRITE_BURST 60007000, value: 0003, resp: 00
             8176458=> AXI4LITE_READ_BURST 60007000, value: 0003, resp: 00
             8176458=> PL_IS enables: = 00000003
             8176458=> Starting test...
             8176458=> load dma iFFT ...
             8176458=> =======================================================================
             8176458=> -----------------------------------------------------------------------
             8176458=> FpgaLocal_Write: PL_UPDMA, s2m set buffer low...
             8178058=> AXI4LITE_WRITE_BURST 60009038, value: 45080000, resp: 00
             8179258=> AXI4LITE_READ_BURST 60009038, value: 45080000, resp: 00
             8179258=> Fpga2Soc_Write PL_UPDMA offset 038 = 45080000, PASS
             8179258=> -----------------------------------------------------------------------
             8179258=> FpgaLocal_Write: PL_UPDMA, s2m set buffer high...
             8180858=> AXI4LITE_WRITE_BURST 6000903c, value: 0000, resp: 00
             8182058=> AXI4LITE_READ_BURST 6000903c, value: 0000, resp: 00
             8182058=> Fpga2Soc_Write PL_UPDMA offset 03c = 00000000, PASS
             8182058=> -----------------------------------------------------------------------
             8182058=> FpgaLocal_Write: PL_UPDMA, m2s set buffer low...
             8183658=> AXI4LITE_WRITE_BURST 60009044, value: 45000000, resp: 00
             8184858=> AXI4LITE_READ_BURST 60009044, value: 45000000, resp: 00
             8184858=> Fpga2Soc_Write PL_UPDMA offset 044 = 45000000, PASS
             8184858=> -----------------------------------------------------------------------
             8184858=> FpgaLocal_Write: PL_UPDMA, m2s set buffer high...
             8186458=> AXI4LITE_WRITE_BURST 60009048, value: 0000, resp: 00
             8187658=> AXI4LITE_READ_BURST 60009048, value: 0000, resp: 00
             8187658=> Fpga2Soc_Write PL_UPDMA offset 048 = 00000000, PASS
             8187658=> -----------------------------------------------------------------------
             8187658=> FpgaLocal_Write: PL_UPDMA, set buffer mode...
             8189258=> AXI4LITE_WRITE_BURST 60009010, value: 0001, resp: 00
             8190458=> AXI4LITE_READ_BURST 60009010, value: 0001, resp: 00
             8190458=> Fpga2Soc_Write PL_UPDMA offset 010 = 00000001, PASS
             8190458=> -----------------------------------------------------------------------
             8190458=> Write PL_AA to enable IRQ
             8193058=> AXI4LITE_WRITE_BURST 60002100, value: 0001, resp: 00
             8195258=> AXI4LITE_READ_BURST 60002100, value: 0001, resp: 00
             8195258=> Fpga2Soc_Write: SOC_CC write
             8198458=> AXI4LITE_WRITE_BURST 60005000, value: 0002, resp: 00
             8204658=> AXI4LITE_READ_BURST 60005000, value: 0002, resp: 00
             8204658=>test
             8204658=> Fpga2Soc_Write SOC_CC offset 000 = 00000002, PASS
             8204658=> =======================================================================
             8204658=> Start DMA streaming x in, program ap_start to DMA
             8204658=> =======================================================================
             8206258=> AXI4LITE_WRITE_BURST 60009000, value: 0001, resp: 00
             8206258=> Starting CheckuserDMADone()...
             8206258=> =======================================================================
             8206258=> FpgaLocal_Read: PL_UPDMA
             8206258=> Wating buffer transfer done...
             8206258=> Wating buffer transfer done...
             8217258=> Wating buffer transfer done...
             8228258=> Wating buffer transfer done...
             8239258=> Wating buffer transfer done...
             8250258=> Wating buffer transfer done...
             8261258=> Wating buffer transfer done...
             8272258=> Wating buffer transfer done...
             8283258=> Wating buffer transfer done...
             8294258=> Wating buffer transfer done...
