#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu Jun 21 13:20:10 2018
# Process ID: 20684
# Current directory: /home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.runs/design_1_SPI_ADC_0_5_synth_1
# Command line: vivado -log design_1_SPI_ADC_0_5.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_SPI_ADC_0_5.tcl
# Log file: /home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.runs/design_1_SPI_ADC_0_5_synth_1/design_1_SPI_ADC_0_5.vds
# Journal file: /home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.runs/design_1_SPI_ADC_0_5_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_SPI_ADC_0_5.tcl -notrace
Command: synth_design -top design_1_SPI_ADC_0_5 -part xc7a35tftg256-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21097 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1307.191 ; gain = 61.988 ; free physical = 127 ; free virtual = 9768
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_SPI_ADC_0_5' [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/ip/design_1_SPI_ADC_0_5/synth/design_1_SPI_ADC_0_5.v:57]
INFO: [Synth 8-6157] synthesizing module 'SPI_ADC' [/home/nks/Desktop/at7_ex16_bd_adc/project_1/project_1.srcs/sources_1/new/SPI_ADC.v:28]
	Parameter ACQ_cycle bound to: 4 - type: integer 
	Parameter Period_cycle bound to: 20 - type: integer 
	Parameter Data_delay_cycle bound to: 2 - type: integer 
	Parameter Data_length bound to: 14 - type: integer 
	Parameter FIFO_nr bound to: 3 - type: integer 
WARNING: [Synth 8-5788] Register cnv_cnt_reg in module SPI_ADC is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nks/Desktop/at7_ex16_bd_adc/project_1/project_1.srcs/sources_1/new/SPI_ADC.v:61]
WARNING: [Synth 8-5788] Register ADC_ncs_reg in module SPI_ADC is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nks/Desktop/at7_ex16_bd_adc/project_1/project_1.srcs/sources_1/new/SPI_ADC.v:65]
WARNING: [Synth 8-5788] Register fifo_write_ready_reg in module SPI_ADC is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nks/Desktop/at7_ex16_bd_adc/project_1/project_1.srcs/sources_1/new/SPI_ADC.v:68]
INFO: [Synth 8-6155] done synthesizing module 'SPI_ADC' (1#1) [/home/nks/Desktop/at7_ex16_bd_adc/project_1/project_1.srcs/sources_1/new/SPI_ADC.v:28]
INFO: [Synth 8-6155] done synthesizing module 'design_1_SPI_ADC_0_5' (2#1) [/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.srcs/sources_1/bd/design_1/ip/design_1_SPI_ADC_0_5/synth/design_1_SPI_ADC_0_5.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1351.801 ; gain = 106.598 ; free physical = 377 ; free virtual = 9788
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1351.801 ; gain = 106.598 ; free physical = 383 ; free virtual = 9795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1351.801 ; gain = 106.598 ; free physical = 384 ; free virtual = 9795
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1659.168 ; gain = 0.000 ; free physical = 121 ; free virtual = 8557
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 1659.168 ; gain = 413.965 ; free physical = 498 ; free virtual = 8951
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 1659.168 ; gain = 413.965 ; free physical = 496 ; free virtual = 8949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 1659.168 ; gain = 413.965 ; free physical = 507 ; free virtual = 8960
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "cnv_cnt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fifo_write_ready0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_out" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 1659.168 ; gain = 413.965 ; free physical = 449 ; free virtual = 8908
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SPI_ADC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "inst/data_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/fifo_write_ready0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'inst/cnv_cnt_reg[5]' (FDC) to 'inst/cnv_cnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/cnv_cnt_reg[7]' (FDC) to 'inst/cnv_cnt_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cnv_cnt_reg[6] )
INFO: [Synth 8-3332] Sequential element (inst/cnv_cnt_reg[6]) is unused and will be removed from module design_1_SPI_ADC_0_5.
INFO: [Synth 8-3332] Sequential element (inst/data_buff_reg[15]) is unused and will be removed from module design_1_SPI_ADC_0_5.
INFO: [Synth 8-3332] Sequential element (inst/data_buff_reg[14]) is unused and will be removed from module design_1_SPI_ADC_0_5.
INFO: [Synth 8-3332] Sequential element (inst/data_buff_reg[13]) is unused and will be removed from module design_1_SPI_ADC_0_5.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 1659.168 ; gain = 413.965 ; free physical = 375 ; free virtual = 8848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:54 . Memory (MB): peak = 1659.168 ; gain = 413.965 ; free physical = 122 ; free virtual = 8057
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:54 . Memory (MB): peak = 1659.168 ; gain = 413.965 ; free physical = 118 ; free virtual = 8057
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:54 . Memory (MB): peak = 1659.168 ; gain = 413.965 ; free physical = 167 ; free virtual = 8077
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:55 . Memory (MB): peak = 1659.168 ; gain = 413.965 ; free physical = 160 ; free virtual = 8081
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:55 . Memory (MB): peak = 1659.168 ; gain = 413.965 ; free physical = 160 ; free virtual = 8082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:55 . Memory (MB): peak = 1659.168 ; gain = 413.965 ; free physical = 160 ; free virtual = 8081
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:55 . Memory (MB): peak = 1659.168 ; gain = 413.965 ; free physical = 159 ; free virtual = 8081
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:55 . Memory (MB): peak = 1659.168 ; gain = 413.965 ; free physical = 159 ; free virtual = 8081
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:55 . Memory (MB): peak = 1659.168 ; gain = 413.965 ; free physical = 159 ; free virtual = 8081
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     3|
|3     |LUT3 |     1|
|4     |LUT4 |     6|
|5     |LUT5 |     8|
|6     |LUT6 |     3|
|7     |FDCE |     5|
|8     |FDRE |    38|
+------+-----+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |    65|
|2     |  inst   |SPI_ADC |    65|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:55 . Memory (MB): peak = 1659.168 ; gain = 413.965 ; free physical = 159 ; free virtual = 8081
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 1659.168 ; gain = 106.598 ; free physical = 481 ; free virtual = 8407
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:55 . Memory (MB): peak = 1659.168 ; gain = 413.965 ; free physical = 479 ; free virtual = 8407
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:59 . Memory (MB): peak = 1659.168 ; gain = 473.441 ; free physical = 455 ; free virtual = 8348
INFO: [Common 17-1381] The checkpoint '/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.runs/design_1_SPI_ADC_0_5_synth_1/design_1_SPI_ADC_0_5.dcp' has been generated.
INFO: [Common 17-1381] The checkpoint '/home/nks/Desktop/at7_ex16_bd/project_AT7_BLOCK_design/project_AT7_BLOCK_design.runs/design_1_SPI_ADC_0_5_synth_1/design_1_SPI_ADC_0_5.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_SPI_ADC_0_5_utilization_synth.rpt -pb design_1_SPI_ADC_0_5_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1683.180 ; gain = 0.000 ; free physical = 401 ; free virtual = 8340
INFO: [Common 17-206] Exiting Vivado at Thu Jun 21 13:21:24 2018...
