<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_clk_wiz_0_0_synth_1" LaunchDir="F:/fpga_data/project/FPGA2/FPGA2.runs/design_1_clk_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_rst_ps7_0_100M_0_synth_1" LaunchDir="F:/fpga_data/project/FPGA2/FPGA2.runs/design_1_rst_ps7_0_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xlconstant_0_0_synth_1" LaunchDir="F:/fpga_data/project/FPGA2/FPGA2.runs/design_1_xlconstant_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xfft_0_0_synth_1" LaunchDir="F:/fpga_data/project/FPGA2/FPGA2.runs/design_1_xfft_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_iic_0_0_synth_1" LaunchDir="F:/fpga_data/project/FPGA2/FPGA2.runs/design_1_axi_iic_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xbar_0_synth_1" LaunchDir="F:/fpga_data/project/FPGA2/FPGA2.runs/design_1_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_processing_system7_0_0_synth_1" LaunchDir="F:/fpga_data/project/FPGA2/FPGA2.runs/design_1_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_0_synth_1" LaunchDir="F:/fpga_data/project/FPGA2/FPGA2.runs/design_1_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_i2s_transmit_new_0_0_synth_1" LaunchDir="F:/fpga_data/project/FPGA2/FPGA2.runs/design_1_i2s_transmit_new_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xlconstant_1_0_synth_1" LaunchDir="F:/fpga_data/project/FPGA2/FPGA2.runs/design_1_xlconstant_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_average_0_0_synth_1" LaunchDir="F:/fpga_data/project/FPGA2/FPGA2.runs/design_1_average_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_i2s_receive_new_0_0_synth_1" LaunchDir="F:/fpga_data/project/FPGA2/FPGA2.runs/design_1_i2s_receive_new_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_magnitude_0_0_synth_1" LaunchDir="F:/fpga_data/project/FPGA2/FPGA2.runs/design_1_magnitude_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_i2s_receive_new_FFT_0_0_synth_1" LaunchDir="F:/fpga_data/project/FPGA2/FPGA2.runs/design_1_i2s_receive_new_FFT_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="F:/fpga_data/project/FPGA2/FPGA2.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_clk_wiz_0_0_synth_1"/>
		<Parent Id="design_1_rst_ps7_0_100M_0_synth_1"/>
		<Parent Id="design_1_xlconstant_0_0_synth_1"/>
		<Parent Id="design_1_xfft_0_0_synth_1"/>
		<Parent Id="design_1_axi_iic_0_0_synth_1"/>
		<Parent Id="design_1_xbar_0_synth_1"/>
		<Parent Id="design_1_processing_system7_0_0_synth_1"/>
		<Parent Id="design_1_auto_pc_0_synth_1"/>
		<Parent Id="design_1_i2s_transmit_new_0_0_synth_1"/>
		<Parent Id="design_1_xlconstant_1_0_synth_1"/>
		<Parent Id="design_1_average_0_0_synth_1"/>
		<Parent Id="design_1_i2s_receive_new_0_0_synth_1"/>
		<Parent Id="design_1_magnitude_0_0_synth_1"/>
		<Parent Id="design_1_i2s_receive_new_FFT_0_0_synth_1"/>
	</Run>
</Runs>

