#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: E:\PDS\PDS1\PDS_2020.3\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22000
#Hostname: LAPTOP-K7MPPOL0
Generated by Fabric Compiler (version 2020.3 build 62942) at Wed Jul 20 22:54:46 2022
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
Check timing ...
C: STA-3011: Clock pin 'ISP/uart_test/tx_str[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ISP/uart_test/tx_str[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ISP/uart_test/tx_str[2]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ISP/uart_test/tx_str[3]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ISP/uart_test/tx_str[4]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ISP/uart_test/tx_str[5]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ISP/uart_test/tx_str[6]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk2.iob_08_09_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk3.iob_30_31_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_02_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_16_17_dut/opit_3_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_18_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_19_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_20_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_21_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_22_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_23_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_24_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_25_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_37_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_40_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_41_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_42_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_43_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_44_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_45_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_46_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_47_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_48_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_49_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_51_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_52_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_55_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_56_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_57_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_58_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_59_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr6_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr7_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr10_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr11_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr27_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr28_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr29_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr32_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr33_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr34_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr35_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr36_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'cmos_scl' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'cmos_scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'cmos_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'cmos_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'cmos_xclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ddr_init_done' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ddrphy_rst_done' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_casn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_cke_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_csn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clk_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clkn_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out_h' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_odt_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rasn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rstn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_wen_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pll_lock' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'cmos_db[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_href' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_vsync' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in_h' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Wed Jul 20 22:54:59 2022
| Design       : top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  20.000       {0 10}         Declared               189           2  {sys_clk}
 coms_pclk                10.000       {0 5}          Declared                69           0  {cmos_pclk}
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                          15.384       {0 7.692}      Generated (sys_clk)   5049           0  {video_pll_m0/u_pll_e1/goppll/CLKOUT0}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                          10.000       {0 5}          Generated (sys_clk)    356           0  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                          20.000       {0 10}         Generated (sys_clk)    160           0  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                          2.500        {0 1.25}       Generated (sys_clk)     21           1  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                          5.000        {0 2.5}        Generated (sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred)
                                                                               1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/DQSI_DELAY_Inferred
                          1000.000     {0 500}        Declared                 8           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/DQSI_DEL}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/DQSI_DELAY_Inferred
                          1000.000     {0 500}        Declared                 8           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0/DQSI_DEL}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                10           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_DELAY_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/WCLK_DEL}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                10           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_DELAY_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0/WCLK_DEL}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                12           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                12           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                 5           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 5           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
 Inferred_clock_group_1        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
 Inferred_clock_group_2        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
 Inferred_clock_group_3        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
 Inferred_clock_group_4        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
 Inferred_clock_group_5        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
 Inferred_clock_group_6        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/DQSI_DELAY_Inferred
 Inferred_clock_group_7        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
 Inferred_clock_group_8        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
 Inferred_clock_group_9        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
 Inferred_clock_group_10       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
 Inferred_clock_group_11       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
 Inferred_clock_group_12       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
 Inferred_clock_group_13       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
 Inferred_clock_group_14       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
 Inferred_clock_group_15       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/DQSI_DELAY_Inferred
 Inferred_clock_group_16       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
 Inferred_clock_group_17       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
 Inferred_clock_group_18       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
 Inferred_clock_group_19       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
 Inferred_clock_group_20       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
 Inferred_clock_group_21       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
 Inferred_clock_group_22       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
 Inferred_clock_group_23       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/RCLK_Inferred
 Inferred_clock_group_24       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
 Inferred_clock_group_25       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_DELAY_Inferred
 Inferred_clock_group_26       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
 Inferred_clock_group_27       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_Inferred
 Inferred_clock_group_28       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/RCLK_Inferred
 Inferred_clock_group_29       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
 Inferred_clock_group_30       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/WCLK_Inferred
 Inferred_clock_group_31       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
 Inferred_clock_group_32       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
 Inferred_clock_group_33       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
 Inferred_clock_group_34       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
 Inferred_clock_group_35       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
 Inferred_clock_group_36       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
 Inferred_clock_group_37       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
 Inferred_clock_group_38       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
 Inferred_clock_group_39       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/RCLK_Inferred
 Inferred_clock_group_40       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_DELAY_Inferred
 Inferred_clock_group_41       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
 Inferred_clock_group_42       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_Inferred
 Inferred_clock_group_43       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
 Inferred_clock_group_44       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/RCLK_Inferred
 Inferred_clock_group_45       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
 Inferred_clock_group_46       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/WCLK_Inferred
 Inferred_clock_group_47       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
 Inferred_clock_group_48       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
 Inferred_clock_group_49       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
 Inferred_clock_group_50       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
 Inferred_clock_group_51       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
 Inferred_clock_group_52       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
 Inferred_clock_group_53       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
 Inferred_clock_group_54       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
 Inferred_clock_group_55       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
 Inferred_clock_group_56       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
 Inferred_clock_group_57       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
 Inferred_clock_group_58       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/RCLK_Inferred
 Inferred_clock_group_59       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
 Inferred_clock_group_60       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/WCLK_Inferred
 Inferred_clock_group_61       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
 Inferred_clock_group_62       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
 Inferred_clock_group_63       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
 Inferred_clock_group_64       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz      95.456 MHz         20.000         10.476          9.524
 coms_pclk                  100.000 MHz     186.289 MHz         10.000          5.368          4.632
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                             65.003 MHz       7.539 MHz         15.384        132.650       -117.266
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                            100.000 MHz     119.617 MHz         10.000          8.360          1.640
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                             50.000 MHz     115.487 MHz         20.000          8.659         11.341
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                            400.000 MHz    1360.544 MHz          2.500          0.735          1.765
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      9.524       0.000              0            862
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                     10.548       0.000              0              1
 coms_pclk              coms_pclk                    4.632       0.000              0            161
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    4.180       0.000              0             12
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                  -117.266   -6409.527            109          13868
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -3.677    -122.172             44             44
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.640       0.000              0           1705
 coms_pclk              sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    10.984       0.000              0             14
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -1.910     -14.650             10             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    11.341       0.000              0            460
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     2.341       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.765       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     1.376       0.000              0              9
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.374       0.000              0            862
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                      6.986       0.000              0              1
 coms_pclk              coms_pclk                    0.244       0.000              0            161
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    2.743       0.000              0             12
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.103       0.000              0          13868
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -0.214      -1.421             10             44
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.193       0.000              0           1705
 coms_pclk              sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -3.803     -51.048             14             14
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -0.278      -1.132              8             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.342       0.000              0            460
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    -0.032      -0.032              1             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.415       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.995       0.000              0              9
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                     10.080       0.000              0            106
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    2.714       0.000              0             34
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -2.312     -67.434             34             34
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     6.329       0.000              0             72
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    18.090       0.000              0            129
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                      5.220       0.000              0            106
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    4.255       0.000              0             34
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.156       0.000              0             34
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.662       0.000              0             72
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.549       0.000              0            129
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.291       0.000              0            189
 coms_pclk                                           4.011       0.000              0             69
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     6.750       0.000              0           5049
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.734       0.000              0            356
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     5.734       0.000              0            160
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.392       0.000              0             21
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.820       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/RCLK_Inferred
                                                   499.272       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/WCLK_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/RCLK_Inferred
                                                   499.272       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/WCLK_Inferred
                                                   499.146       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/RCLK_Inferred
                                                   499.272       0.000              0              5
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/WCLK_Inferred
                                                   499.146       0.000              0              5
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     10.988       0.000              0            862
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                     12.043       0.000              0              1
 coms_pclk              coms_pclk                    5.612       0.000              0            161
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    5.389       0.000              0             12
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                   -96.739   -4973.908             98          13868
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -3.176    -104.279             44             44
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     2.949       0.000              0           1705
 coms_pclk              sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    10.925       0.000              0             14
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -1.464     -11.316             10             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    13.304       0.000              0            460
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     2.671       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.850       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     1.996       0.000              0              9
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.338       0.000              0            862
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                      6.086       0.000              0              1
 coms_pclk              coms_pclk                    0.285       0.000              0            161
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    2.359       0.000              0             12
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.183       0.000              0          13868
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -0.091      -0.454              7             44
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.214       0.000              0           1705
 coms_pclk              sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -2.973     -39.587             14             14
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -0.168      -0.405              6             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.315       0.000              0            460
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.218       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.374       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.882       0.000              0              9
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                     11.585       0.000              0            106
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    4.166       0.000              0             34
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -1.809     -53.295             34             34
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     6.971       0.000              0             72
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    18.426       0.000              0            129
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                      4.419       0.000              0            106
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    3.760       0.000              0             34
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.246       0.000              0             34
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.609       0.000              0             72
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.509       0.000              0            129
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.659       0.000              0            189
 coms_pclk                                           4.400       0.000              0             69
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     7.077       0.000              0           5049
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.811       0.000              0            356
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     5.971       0.000              0            160
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.386       0.000              0             21
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.844       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/RCLK_Inferred
                                                   499.272       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/WCLK_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/RCLK_Inferred
                                                   499.272       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/WCLK_Inferred
                                                   499.146       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/RCLK_Inferred
                                                   499.272       0.000              0              5
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/WCLK_Inferred
                                                   499.146       0.000              0              5
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : i2c_config_m0/lut_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/txr[0]/opit_0_inv_MUX4TO1Q/I0
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.749
  Launch Clock Delay      :  4.416
  Clock Pessimism Removal :  0.601

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.852       4.416         sys_clk_g        
 CLMS_142_341/CLK                                                          r       i2c_config_m0/lut_index[3]/opit_0_inv_A2Q21/CLK

 CLMS_142_341/Q3                   tco                   0.261       4.677 r       i2c_config_m0/lut_index[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=353)      4.064       8.741         lut_index[3]     
 CLMA_14_341/L7OUT                 td                    0.449       9.190 r       lut_ov5640_rgb565_1024_768_m0/lut_data_3_1_1/LUT7_inst_perm/L7OUT
                                   net (fanout=1)        0.000       9.190         lut_ov5640_rgb565_1024_768_m0/lut_data_3_1_1/ntL7OUT
 CLMA_14_340/Y3                    td                    0.160       9.350 r       lut_ov5640_rgb565_1024_768_m0/lut_data_3_1_1/LUT8_inst_perm/Z
                                   net (fanout=1)        1.387      10.737         lut_ov5640_rgb565_1024_768_m0/_N1154
 CLMS_46_305/Y3                    td                    0.169      10.906 r       lut_ov5640_rgb565_1024_768_m0/lut_data_1[16]/gateop_perm/Z
                                   net (fanout=1)        3.690      14.596         _N14371          
 CLMA_106_336/CD                                                           r       i2c_config_m0/i2c_master_top_m0/txr[0]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                  14.596         Logic Levels: 3  
                                                                                   Logic: 1.039ns(10.206%), Route: 9.141ns(89.794%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.557      23.749         sys_clk_g        
 CLMA_106_336/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/txr[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.601      24.350                          
 clock uncertainty                                      -0.050      24.300                          

 Setup time                                             -0.180      24.120                          

 Data required time                                                 24.120                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.120                          
 Data arrival time                                                 -14.596                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.524                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/lut_index[5]/opit_0_inv_A2Q21/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/txr[5]/opit_0_inv_MUX4TO1Q/I1
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.242  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.807
  Launch Clock Delay      :  4.421
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.857       4.421         sys_clk_g        
 CLMS_142_345/CLK                                                          r       i2c_config_m0/lut_index[5]/opit_0_inv_A2Q21/CLK

 CLMS_142_345/Q1                   tco                   0.261       4.682 r       i2c_config_m0/lut_index[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=177)      3.840       8.522         lut_index[5]     
 CLMA_14_321/L7OUT                 td                    0.190       8.712 r       lut_ov5640_rgb565_1024_768_m0/lut_data_4_0_13/LUT7_inst_perm/L7OUT
                                   net (fanout=1)        0.000       8.712         lut_ov5640_rgb565_1024_768_m0/lut_data_4_0_13/ntL7OUT
 CLMA_14_320/Y3                    td                    0.160       8.872 r       lut_ov5640_rgb565_1024_768_m0/lut_data_4_0_13/LUT8_inst_perm/Z
                                   net (fanout=1)        3.854      12.726         _N1177           
 CLMS_102_361/Y1                   td                    0.377      13.103 r       i2c_config_m0/i2c_master_top_m0/N219_75[5]_1/gateop_perm/Z
                                   net (fanout=1)        0.913      14.016         i2c_config_m0/i2c_master_top_m0/_N23591
 CLMA_82_369/A1                                                            r       i2c_config_m0/i2c_master_top_m0/txr[5]/opit_0_inv_MUX4TO1Q/I1

 Data arrival time                                                  14.016         Logic Levels: 3  
                                                                                   Logic: 0.988ns(10.297%), Route: 8.607ns(89.703%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.615      23.807         sys_clk_g        
 CLMA_82_369/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/txr[5]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.372      24.179                          
 clock uncertainty                                      -0.050      24.129                          

 Setup time                                             -0.248      23.881                          

 Data required time                                                 23.881                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.881                          
 Data arrival time                                                 -14.016                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.865                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/uart_test/uart_tx_inst/cycle_cnt[9]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/uart_test/uart_tx_inst/cycle_cnt[15]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.761
  Launch Clock Delay      :  4.419
  Clock Pessimism Removal :  0.620

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.855       4.419         sys_clk_g        
 CLMA_146_276/CLK                                                          r       ISP/uart_test/uart_tx_inst/cycle_cnt[9]/opit_0_inv_A2Q21/CLK

 CLMA_146_276/Q0                   tco                   0.261       4.680 r       ISP/uart_test/uart_tx_inst/cycle_cnt[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.423       5.103         ISP/uart_test/uart_tx_inst/cycle_cnt [8]
 CLMS_142_273/Y1                   td                    0.377       5.480 r       ISP/uart_test/uart_tx_inst/N141_13/gateop_perm/Z
                                   net (fanout=1)        0.914       6.394         ISP/uart_test/uart_tx_inst/_N23325
 CLMA_146_289/Y2                   td                    0.384       6.778 r       ISP/uart_test/uart_tx_inst/N141_15/gateop_perm/Z
                                   net (fanout=1)        1.278       8.056         ISP/uart_test/uart_tx_inst/_N23327
 CLMS_142_241/Y1                   td                    0.209       8.265 r       ISP/uart_test/uart_tx_inst/N141_16/gateop_perm/Z
                                   net (fanout=13)       0.770       9.035         ISP/uart_test/uart_tx_inst/N141
 CLMA_146_224/Y3                   td                    0.169       9.204 r       ISP/uart_test/uart_tx_inst/N43_3[0]/gateop_perm/Z
                                   net (fanout=1)        0.591       9.795         ISP/uart_test/uart_tx_inst/_N13470
 CLMA_146_224/Y2                   td                    0.384      10.179 r       ISP/uart_test/uart_tx_inst/N43_4[0]/gateop_perm/Z
                                   net (fanout=1)        0.769      10.948         ISP/uart_test/uart_tx_inst/next_state [0]
 CLMA_146_260/Y1                   td                    0.459      11.407 r       ISP/uart_test/uart_tx_inst/N100.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.617      12.024         ISP/uart_test/uart_tx_inst/N100
 CLMA_146_240/Y0                   td                    0.282      12.306 r       ISP/uart_test/uart_tx_inst/N102/gateop_perm/Z
                                   net (fanout=16)       1.088      13.394         ISP/uart_test/uart_tx_inst/N102
 CLMA_146_272/COUT                 td                    0.429      13.823 r       ISP/uart_test/uart_tx_inst/cycle_cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.823         ISP/uart_test/uart_tx_inst/_N8911
                                                         0.060      13.883 r       ISP/uart_test/uart_tx_inst/cycle_cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000      13.883         ISP/uart_test/uart_tx_inst/_N8913
 CLMA_146_276/COUT                 td                    0.097      13.980 r       ISP/uart_test/uart_tx_inst/cycle_cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.980         ISP/uart_test/uart_tx_inst/_N8915
                                                         0.059      14.039 f       ISP/uart_test/uart_tx_inst/cycle_cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000      14.039         ISP/uart_test/uart_tx_inst/_N8917
                                                                           f       ISP/uart_test/uart_tx_inst/cycle_cnt[15]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  14.039         Logic Levels: 9  
                                                                                   Logic: 3.170ns(32.952%), Route: 6.450ns(67.048%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.569      23.761         sys_clk_g        
 CLMA_146_280/CLK                                                          r       ISP/uart_test/uart_tx_inst/cycle_cnt[15]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.620      24.381                          
 clock uncertainty                                      -0.050      24.331                          

 Setup time                                             -0.171      24.160                          

 Data required time                                                 24.160                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.160                          
 Data arrival time                                                 -14.039                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.121                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.439
  Launch Clock Delay      :  3.786
  Clock Pessimism Removal :  -0.653

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.594       3.786         sys_clk_g        
 CLMA_146_260/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/CLK

 CLMA_146_260/Q1                   tco                   0.224       4.010 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/Q
                                   net (fanout=1)        0.138       4.148         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N255 [1]
 CLMA_146_260/M0                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/opit_0_inv/D

 Data arrival time                                                   4.148         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.878%), Route: 0.138ns(38.122%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.875       4.439         sys_clk_g        
 CLMA_146_260/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/opit_0_inv/CLK
 clock pessimism                                        -0.653       3.786                          
 clock uncertainty                                       0.000       3.786                          

 Hold time                                              -0.012       3.774                          

 Data required time                                                  3.774                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.774                          
 Data arrival time                                                  -4.148                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA[0]/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA[1]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.404
  Launch Clock Delay      :  3.751
  Clock Pessimism Removal :  -0.653

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.559       3.751         sys_clk_g        
 CLMA_146_289/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA[0]/opit_0_inv/CLK

 CLMA_146_289/Q1                   tco                   0.224       3.975 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA[0]/opit_0_inv/Q
                                   net (fanout=2)        0.139       4.114         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N262 [1]
 CLMA_146_289/M1                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA[1]/opit_0_inv/D

 Data arrival time                                                   4.114         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.708%), Route: 0.139ns(38.292%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.840       4.404         sys_clk_g        
 CLMA_146_289/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA[1]/opit_0_inv/CLK
 clock pessimism                                        -0.653       3.751                          
 clock uncertainty                                       0.000       3.751                          

 Hold time                                              -0.012       3.739                          

 Data required time                                                  3.739                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.739                          
 Data arrival time                                                  -4.114                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.375                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.409
  Launch Clock Delay      :  3.761
  Clock Pessimism Removal :  -0.620

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.569       3.761         sys_clk_g        
 CLMA_146_281/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/opit_0_inv/CLK

 CLMA_146_281/Q1                   tco                   0.224       3.985 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/opit_0_inv/Q
                                   net (fanout=1)        0.178       4.163         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N254 [1]
 CLMA_146_284/M0                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/opit_0_inv/D

 Data arrival time                                                   4.163         Logic Levels: 0  
                                                                                   Logic: 0.224ns(55.721%), Route: 0.178ns(44.279%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.845       4.409         sys_clk_g        
 CLMA_146_284/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/opit_0_inv/CLK
 clock pessimism                                        -0.620       3.789                          
 clock uncertainty                                       0.000       3.789                          

 Hold time                                              -0.012       3.777                          

 Data required time                                                  3.777                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.777                          
 Data arrival time                                                  -4.163                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.386                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L2
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.271  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.739
  Launch Clock Delay      :  7.382
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.812       7.382         ntclkbufg_0      
 CLMA_26_40/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_40/Q3                     tco                   0.261       7.643 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=73)       5.517      13.160         nt_ddr_init_done 
 CLMA_130_329/A2                                                           r       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L2

 Data arrival time                                                  13.160         Logic Levels: 0  
                                                                                   Logic: 0.261ns(4.517%), Route: 5.517ns(95.483%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.547      23.739         sys_clk_g        
 CLMA_130_329/CLK                                                          r       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.372      24.111                          
 clock uncertainty                                      -0.050      24.061                          

 Setup time                                             -0.353      23.708                          

 Data required time                                                 23.708                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.708                          
 Data arrival time                                                 -13.160                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.548                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L2
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.245  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.392
  Launch Clock Delay      :  6.265
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.534       6.265         ntclkbufg_0      
 CLMA_26_40/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_40/Q3                     tco                   0.223       6.488 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=73)       4.312      10.800         nt_ddr_init_done 
 CLMA_130_329/A2                                                           f       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L2

 Data arrival time                                                  10.800         Logic Levels: 0  
                                                                                   Logic: 0.223ns(4.917%), Route: 4.312ns(95.083%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.828       4.392         sys_clk_g        
 CLMA_130_329/CLK                                                          r       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.372       4.020                          
 clock uncertainty                                       0.050       4.070                          

 Hold time                                              -0.256       3.814                          

 Data required time                                                  3.814                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.814                          
 Data arrival time                                                 -10.800                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.986                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.065  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.980
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.844       3.980         cmos_pclk_g      
 CLMA_130_109/CLK                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/CLK

 CLMA_130_109/Q3                   tco                   0.261       4.241 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/Q
                                   net (fanout=4)        0.864       5.105         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2 [7]
 CLMA_118_105/Y3                   td                    0.377       5.482 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N24_2/gateop_perm/Z
                                   net (fanout=4)        0.433       5.915         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b [6]
 CLMA_118_101/Y1                   td                    0.169       6.084 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N24_10/gateop_perm/Z
                                   net (fanout=2)        0.931       7.015         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b [3]
 CLMS_114_105/Y0                   td                    0.164       7.179 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N24_8/gateop_perm/Z
                                   net (fanout=1)        0.994       8.173         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2_b [0]
                                                         0.281       8.454 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_0/gateop_A2/Cout
                                                         0.000       8.454         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [2]
 CLMA_130_97/COUT                  td                    0.097       8.551 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.551         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [6]
 CLMA_130_101/Y0                   td                    0.130       8.681 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.422       9.103         _N190            
 CLMA_126_100/A4                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.103         Logic Levels: 5  
                                                                                   Logic: 1.479ns(28.870%), Route: 3.644ns(71.130%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.553      13.377         cmos_pclk_g      
 CLMA_126_100/CLK                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.538      13.915                          
 clock uncertainty                                      -0.050      13.865                          

 Setup time                                             -0.130      13.735                          

 Data required time                                                 13.735                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.735                          
 Data arrival time                                                  -9.103                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.632                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/L1
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.304  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.361
  Launch Clock Delay      :  3.977
  Clock Pessimism Removal :  0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.841       3.977         cmos_pclk_g      
 CLMA_70_96/CLK                                                            r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_70_96/Q3                     tco                   0.261       4.238 r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        1.323       5.561         write_en         
                                                         0.276       5.837 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.837         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9143
 CLMS_126_89/COUT                  td                    0.097       5.934 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.934         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9145
 CLMS_126_93/Y0                    td                    0.198       6.132 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        1.620       7.752         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [4]
 CLMA_118_92/A1                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/L1

 Data arrival time                                                   7.752         Logic Levels: 2  
                                                                                   Logic: 0.832ns(22.040%), Route: 2.943ns(77.960%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.537      13.361         cmos_pclk_g      
 CLMA_118_92/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.312      13.673                          
 clock uncertainty                                      -0.050      13.623                          

 Setup time                                             -0.248      13.375                          

 Data required time                                                 13.375                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.375                          
 Data arrival time                                                  -7.752                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.623                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[4]/opit_0_L5Q_perm/L0
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.299  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.366
  Launch Clock Delay      :  3.977
  Clock Pessimism Removal :  0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.841       3.977         cmos_pclk_g      
 CLMA_70_96/CLK                                                            r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_70_96/Q3                     tco                   0.261       4.238 r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        1.323       5.561         write_en         
                                                         0.276       5.837 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.837         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9143
 CLMS_126_89/COUT                  td                    0.097       5.934 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.934         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9145
 CLMS_126_93/Y1                    td                    0.381       6.315 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        1.162       7.477         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [5]
 CLMA_118_96/A0                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[4]/opit_0_L5Q_perm/L0

 Data arrival time                                                   7.477         Logic Levels: 2  
                                                                                   Logic: 1.015ns(29.000%), Route: 2.485ns(71.000%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.542      13.366         cmos_pclk_g      
 CLMA_118_96/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.312      13.678                          
 clock uncertainty                                      -0.050      13.628                          

 Setup time                                             -0.180      13.448                          

 Data required time                                                 13.448                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.448                          
 Data arrival time                                                  -7.477                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.971                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/pdata_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[3]
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.060  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.971
  Launch Clock Delay      :  3.373
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.549       3.373         cmos_pclk_g      
 CLMA_58_93/CLK                                                            r       cmos_8_16bit_m0/pdata_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_93/Q1                     tco                   0.223       3.596 f       cmos_8_16bit_m0/pdata_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.218       3.814         write_data[11]   
 DRM_62_84/DA0[3]                                                          f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[3]

 Data arrival time                                                   3.814         Logic Levels: 0  
                                                                                   Logic: 0.223ns(50.567%), Route: 0.218ns(49.433%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.835       3.971         cmos_pclk_g      
 DRM_62_84/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.538       3.433                          
 clock uncertainty                                       0.000       3.433                          

 Hold time                                               0.137       3.570                          

 Data required time                                                  3.570                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.570                          
 Data arrival time                                                  -3.814                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.244                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/pdata_o[10]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[2]
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.971
  Launch Clock Delay      :  3.374
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.550       3.374         cmos_pclk_g      
 CLMA_66_88/CLK                                                            r       cmos_8_16bit_m0/pdata_o[10]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_88/Q0                     tco                   0.223       3.597 f       cmos_8_16bit_m0/pdata_o[10]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.292       3.889         write_data[10]   
 DRM_62_84/DA0[2]                                                          f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[2]

 Data arrival time                                                   3.889         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.301%), Route: 0.292ns(56.699%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.835       3.971         cmos_pclk_g      
 DRM_62_84/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.538       3.433                          
 clock uncertainty                                       0.000       3.433                          

 Hold time                                               0.137       3.570                          

 Data required time                                                  3.570                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.570                          
 Data arrival time                                                  -3.889                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.319                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/pdata_o[9]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[1]
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.971
  Launch Clock Delay      :  3.374
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.550       3.374         cmos_pclk_g      
 CLMA_66_88/CLK                                                            r       cmos_8_16bit_m0/pdata_o[9]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_88/Q1                     tco                   0.223       3.597 f       cmos_8_16bit_m0/pdata_o[9]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.292       3.889         write_data[9]    
 DRM_62_84/DA0[1]                                                          f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[1]

 Data arrival time                                                   3.889         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.301%), Route: 0.292ns(56.699%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.835       3.971         cmos_pclk_g      
 DRM_62_84/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.538       3.433                          
 clock uncertainty                                       0.000       3.433                          

 Hold time                                               0.137       3.570                          

 Data required time                                                  3.570                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.570                          
 Data arrival time                                                  -3.889                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.319                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -4.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.381
  Launch Clock Delay      :  7.430
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.857       7.430         ntclkbufg_1      
 CLMA_26_128/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_128/Q3                    tco                   0.261       7.691 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       1.443       9.134         frame_read_write_m0/write_fifo_aclr
 DRM_62_84/RSTA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   9.134         Logic Levels: 0  
                                                                                   Logic: 0.261ns(15.317%), Route: 1.443ns(84.683%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.557      13.381         cmos_pclk_g      
 DRM_62_84/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.000      13.381                          
 clock uncertainty                                      -0.050      13.331                          

 Setup time                                             -0.017      13.314                          

 Data required time                                                 13.314                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.314                          
 Data arrival time                                                  -9.134                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.180                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/D
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -4.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.370
  Launch Clock Delay      :  7.396
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.823       7.396         ntclkbufg_1      
 CLMS_114_97/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/CLK

 CLMS_114_97/Q2                    tco                   0.261       7.657 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.856       8.513         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [2]
 CLMA_130_93/M0                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/D

 Data arrival time                                                   8.513         Logic Levels: 0  
                                                                                   Logic: 0.261ns(23.366%), Route: 0.856ns(76.634%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.546      13.370         cmos_pclk_g      
 CLMA_130_93/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/CLK
 clock pessimism                                         0.000      13.370                          
 clock uncertainty                                      -0.050      13.320                          

 Setup time                                             -0.067      13.253                          

 Data required time                                                 13.253                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.253                          
 Data arrival time                                                  -8.513                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.740                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/D
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -4.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.365
  Launch Clock Delay      :  7.396
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.823       7.396         ntclkbufg_1      
 CLMS_114_97/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/CLK

 CLMS_114_97/Q1                    tco                   0.261       7.657 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.754       8.411         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [3]
 CLMA_130_89/M0                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/D

 Data arrival time                                                   8.411         Logic Levels: 0  
                                                                                   Logic: 0.261ns(25.714%), Route: 0.754ns(74.286%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.541      13.365         cmos_pclk_g      
 CLMA_130_89/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.000      13.365                          
 clock uncertainty                                      -0.050      13.315                          

 Setup time                                             -0.067      13.248                          

 Data required time                                                 13.248                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.248                          
 Data arrival time                                                  -8.411                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.837                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.317  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.980
  Launch Clock Delay      :  6.297
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.563       6.297         ntclkbufg_1      
 CLMA_126_108/CLK                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q/CLK

 CLMA_126_108/Q3                   tco                   0.223       6.520 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q/Q
                                   net (fanout=1)        0.237       6.757         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [5]
 CLMA_130_109/M1                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/D

 Data arrival time                                                   6.757         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.478%), Route: 0.237ns(51.522%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.844       3.980         cmos_pclk_g      
 CLMA_130_109/CLK                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/CLK
 clock pessimism                                         0.000       3.980                          
 clock uncertainty                                       0.050       4.030                          

 Hold time                                              -0.016       4.014                          

 Data required time                                                  4.014                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.014                          
 Data arrival time                                                  -6.757                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.743                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.314  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.957
  Launch Clock Delay      :  6.271
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.537       6.271         ntclkbufg_1      
 CLMA_118_93/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[0]/opit_0_L5Q_perm/CLK

 CLMA_118_93/Q0                    tco                   0.223       6.494 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.284       6.778         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [0]
 CLMA_126_92/M2                                                            f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/opit_0/D

 Data arrival time                                                   6.778         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.984%), Route: 0.284ns(56.016%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.821       3.957         cmos_pclk_g      
 CLMA_126_92/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/opit_0/CLK
 clock pessimism                                         0.000       3.957                          
 clock uncertainty                                       0.050       4.007                          

 Hold time                                              -0.016       3.991                          

 Data required time                                                  3.991                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.991                          
 Data arrival time                                                  -6.778                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.787                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/write_req_ack/opit_0_inv_L5Q_perm/CLK
Endpoint    : cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/L1
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.320  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.968
  Launch Clock Delay      :  6.288
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.554       6.288         ntclkbufg_1      
 CLMA_26_148/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/write_req_ack/opit_0_inv_L5Q_perm/CLK

 CLMA_26_148/Q3                    tco                   0.223       6.511 f       frame_read_write_m0/frame_fifo_write_m0/write_req_ack/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.144       6.655         write_req_ack    
 CLMS_26_149/C1                                                            f       cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.655         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.832       3.968         cmos_pclk_g      
 CLMS_26_149/CLK                                                           r       cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.968                          
 clock uncertainty                                       0.050       4.018                          

 Hold time                                              -0.166       3.852                          

 Data required time                                                  3.852                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.852                          
 Data arrival time                                                  -6.655                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.803                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single2_inst/feature_inst/b1[9]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/Cin
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.261
  Launch Clock Delay      :  7.368
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.800       7.368         video_clk        
 CLMA_118_80/CLK                                                           r       ISP/judge_single2_inst/feature_inst/b1[9]/opit_0_inv_A2Q21/CLK

 CLMA_118_80/Q1                    tco                   0.261       7.629 r       ISP/judge_single2_inst/feature_inst/b1[9]/opit_0_inv_A2Q21/Q1
                                   net (fanout=7)        1.557       9.186         ISP/judge_single2_inst/feature_inst/b1 [9]
 APM_110_48/P[19]                  td                    2.223      11.409 r       ISP/judge_single2_inst/feature_inst/N24_1/gopapm/P[19]
                                   net (fanout=3)        1.280      12.689         ISP/judge_single2_inst/feature_inst/_N51
 CLMS_94_49/Y2                     td                    0.165      12.854 r       ISP/judge_single2_inst/feature_inst/feature_inst[19]/gateop_perm/Z
                                   net (fanout=2)        1.140      13.994         ISP/judge_single2_inst/feature_inst/N24 [19]
                                                         0.334      14.328 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_1/gateop_A2/Cout
                                                         0.000      14.328         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [2]
 CLMA_130_36/COUT                  td                    0.097      14.425 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.425         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [4]
 CLMA_130_40/Y0                    td                    0.198      14.623 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_5/gateop_A2/Y0
                                   net (fanout=1)        2.435      17.058         ISP/judge_single2_inst/feature_inst/_N612
 CLMA_94_44/Y3                     td                    0.377      17.435 r       ISP/judge_single2_inst/feature_inst/N34_sel23[4]/gateop_perm/Z
                                   net (fanout=3)        1.543      18.978         ISP/judge_single2_inst/feature_inst/_N636
 CLMA_130_88/COUT                  td                    0.429      19.407 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.407         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [6]
                                                         0.060      19.467 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_4/gateop_A2/Cout
                                                         0.000      19.467         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [10]
 CLMA_130_92/COUT                  td                    0.097      19.564 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.564         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [14]
                                                         0.060      19.624 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_8/gateop_A2/Cout
                                                         0.000      19.624         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [18]
 CLMA_130_96/Y3                    td                    0.340      19.964 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.437      21.401         _N136            
                                                         0.382      21.783 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_0/gateop_A2/Cout
                                                         0.000      21.783         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [1]
 CLMS_126_49/COUT                  td                    0.097      21.880 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.880         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [3]
                                                         0.060      21.940 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_4/gateop_A2/Cout
                                                         0.000      21.940         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [5]
 CLMS_126_53/COUT                  td                    0.097      22.037 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.037         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [7]
                                                         0.060      22.097 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_8/gateop_A2/Cout
                                                         0.000      22.097         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [9]
 CLMS_126_57/COUT                  td                    0.097      22.194 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.194         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [11]
                                                         0.060      22.254 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_12/gateop_A2/Cout
                                                         0.000      22.254         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [13]
 CLMS_126_65/COUT                  td                    0.097      22.351 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.351         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [15]
                                                         0.060      22.411 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_16/gateop_A2/Cout
                                                         0.000      22.411         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [17]
 CLMS_126_69/Y3                    td                    0.380      22.791 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.385      24.176         ISP/judge_single2_inst/feature_inst/_N699
                                                         0.382      24.558 r       ISP/judge_single2_inst/feature_inst/N34_lt21.lt_8/gateop_A2/Cout
                                                         0.000      24.558         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt21.co [18]
 CLMA_130_93/Y3                    td                    0.340      24.898 r       ISP/judge_single2_inst/feature_inst/N34_lt21.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.383      26.281         _N135            
                                                         0.382      26.663 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_8/gateop_A2/Cout
                                                         0.000      26.663         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [9]
 CLMA_130_69/COUT                  td                    0.097      26.760 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.760         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [11]
                                                         0.060      26.820 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_12/gateop_A2/Cout
                                                         0.000      26.820         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [13]
 CLMA_130_73/COUT                  td                    0.097      26.917 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.917         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [15]
                                                         0.060      26.977 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_16/gateop_A2/Cout
                                                         0.000      26.977         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [17]
 CLMA_130_77/Y3                    td                    0.380      27.357 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.184      28.541         ISP/judge_single2_inst/feature_inst/_N748
                                                         0.382      28.923 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_8/gateop_A2/Cout
                                                         0.000      28.923         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt20.co [18]
 CLMS_126_85/Y3                    td                    0.340      29.263 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.042      30.305         _N134            
                                                         0.382      30.687 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_0/gateop_A2/Cout
                                                         0.000      30.687         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [1]
 CLMA_126_48/Y3                    td                    0.380      31.067 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_2/gateop_A2/Y1
                                   net (fanout=3)        2.008      33.075         ISP/judge_single2_inst/feature_inst/_N781
                                                         0.382      33.457 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_0/gateop_A2/Cout
                                                         0.000      33.457         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [2]
 CLMA_130_76/COUT                  td                    0.097      33.554 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.554         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [6]
                                                         0.060      33.614 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_4/gateop_A2/Cout
                                                         0.000      33.614         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [10]
 CLMA_130_80/COUT                  td                    0.097      33.711 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.711         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [14]
                                                         0.060      33.771 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_8/gateop_A2/Cout
                                                         0.000      33.771         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [18]
 CLMA_130_84/Y3                    td                    0.340      34.111 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.454      35.565         _N133            
                                                         0.382      35.947 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_4/gateop_A2/Cout
                                                         0.000      35.947         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [5]
 CLMS_126_29/COUT                  td                    0.097      36.044 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.044         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [7]
 CLMS_126_33/Y1                    td                    0.381      36.425 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_8/gateop_A2/Y1
                                   net (fanout=3)        2.217      38.642         ISP/judge_single2_inst/feature_inst/_N836
                                                         0.438      39.080 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_4/gateop_A2/Cout
                                                         0.000      39.080         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt18.co [10]
 CLMA_126_80/COUT                  td                    0.097      39.177 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.177         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt18.co [14]
                                                         0.060      39.237 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_8/gateop_A2/Cout
                                                         0.000      39.237         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt18.co [18]
 CLMA_126_84/Y3                    td                    0.340      39.577 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.531      41.108         _N132            
                                                         0.382      41.490 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_0/gateop_A2/Cout
                                                         0.000      41.490         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [1]
 CLMA_118_41/COUT                  td                    0.097      41.587 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.587         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [3]
                                                         0.060      41.647 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_4/gateop_A2/Cout
                                                         0.000      41.647         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [5]
 CLMA_118_45/COUT                  td                    0.097      41.744 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.744         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [7]
                                                         0.060      41.804 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_8/gateop_A2/Cout
                                                         0.000      41.804         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [9]
 CLMA_118_49/COUT                  td                    0.097      41.901 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.901         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [11]
                                                         0.060      41.961 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_12/gateop_A2/Cout
                                                         0.000      41.961         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [13]
 CLMA_118_53/COUT                  td                    0.097      42.058 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.058         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [15]
 CLMA_118_57/Y0                    td                    0.198      42.256 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_16/gateop_A2/Y0
                                   net (fanout=3)        2.261      44.517         ISP/judge_single2_inst/feature_inst/_N892
                                                         0.334      44.851 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_8/gateop_A2/Cout
                                                         0.000      44.851         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [18]
 CLMS_114_57/Y3                    td                    0.340      45.191 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.768      45.959         _N131            
                                                         0.382      46.341 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_0/gateop_A2/Cout
                                                         0.000      46.341         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [1]
 CLMA_118_36/COUT                  td                    0.097      46.438 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.438         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [3]
                                                         0.060      46.498 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_4/gateop_A2/Cout
                                                         0.000      46.498         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [5]
 CLMA_118_40/Y3                    td                    0.380      46.878 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_6/gateop_A2/Y1
                                   net (fanout=3)        1.596      48.474         ISP/judge_single2_inst/feature_inst/_N932
 CLMA_114_48/COUT                  td                    0.427      48.901 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.901         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt16.co [6]
                                                         0.060      48.961 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_4/gateop_A2/Cout
                                                         0.000      48.961         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt16.co [10]
 CLMA_114_52/COUT                  td                    0.097      49.058 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.058         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt16.co [14]
                                                         0.060      49.118 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_8/gateop_A2/Cout
                                                         0.000      49.118         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt16.co [18]
 CLMA_114_56/Y3                    td                    0.340      49.458 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.603      51.061         _N130            
                                                         0.438      51.499 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_8/gateop_A2/Cout
                                                         0.000      51.499         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [9]
 CLMA_114_8/COUT                   td                    0.097      51.596 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.596         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [11]
 CLMA_114_12/Y1                    td                    0.381      51.977 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        2.999      54.976         ISP/judge_single2_inst/feature_inst/_N987
 CLMA_106_41/COUT                  td                    0.429      55.405 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.405         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt15.co [14]
                                                         0.060      55.465 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_8/gateop_A2/Cout
                                                         0.000      55.465         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt15.co [18]
 CLMA_106_45/Y3                    td                    0.340      55.805 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_10/gateop_A2/Y1
                                   net (fanout=23)       2.149      57.954         _N129            
                                                         0.382      58.336 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_0/gateop_A2/Cout
                                                         0.000      58.336         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [1]
 CLMA_94_0/COUT                    td                    0.097      58.433 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      58.433         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [3]
                                                         0.060      58.493 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_4/gateop_A2/Cout
                                                         0.000      58.493         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [5]
 CLMA_94_4/COUT                    td                    0.097      58.590 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      58.590         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [7]
                                                         0.060      58.650 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_8/gateop_A2/Cout
                                                         0.000      58.650         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [9]
 CLMA_94_8/COUT                    td                    0.097      58.747 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      58.747         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [11]
 CLMA_94_12/Y0                     td                    0.216      58.963 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_12/gateop_A2/Y0
                                   net (fanout=3)        3.882      62.845         ISP/judge_single2_inst/feature_inst/_N1035
 CLMA_94_28/COUT                   td                    0.326      63.171 r       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.171         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt14.co [14]
                                                         0.060      63.231 r       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_8/gateop_A2/Cout
                                                         0.000      63.231         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt14.co [18]
 CLMA_94_32/Y3                     td                    0.340      63.571 r       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.573      65.144         _N128            
 CLMA_90_5/COUT                    td                    0.429      65.573 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.573         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [7]
                                                         0.060      65.633 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_8/gateop_A2/Cout
                                                         0.000      65.633         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [9]
 CLMA_90_9/COUT                    td                    0.097      65.730 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.730         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [11]
                                                         0.060      65.790 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_12/gateop_A2/Cout
                                                         0.000      65.790         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [13]
 CLMA_90_13/COUT                   td                    0.097      65.887 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.887         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [15]
 CLMA_90_17/Y1                     td                    0.381      66.268 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_16/gateop_A2/Y1
                                   net (fanout=3)        1.684      67.952         ISP/judge_single2_inst/feature_inst/_N1089
                                                         0.438      68.390 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_8/gateop_A2/Cout
                                                         0.000      68.390         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt13.co [18]
 CLMA_82_12/Y3                     td                    0.340      68.730 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.784      70.514         _N127            
 CLMS_86_9/Y1                      td                    0.563      71.077 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_8/gateop_A2/Y1
                                   net (fanout=3)        2.040      73.117         ISP/judge_single2_inst/feature_inst/_N1130
                                                         0.438      73.555 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_4/gateop_A2/Cout
                                                         0.000      73.555         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt12.co [10]
 CLMA_86_8/COUT                    td                    0.097      73.652 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.652         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt12.co [14]
                                                         0.060      73.712 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_8/gateop_A2/Cout
                                                         0.000      73.712         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt12.co [18]
 CLMA_86_12/Y3                     td                    0.340      74.052 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.925      74.977         _N126            
                                                         0.382      75.359 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_0/gateop_A2/Cout
                                                         0.000      75.359         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [1]
 CLMA_98_5/COUT                    td                    0.097      75.456 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      75.456         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [3]
                                                         0.060      75.516 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_4/gateop_A2/Cout
                                                         0.000      75.516         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [5]
 CLMA_98_9/COUT                    td                    0.097      75.613 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      75.613         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [7]
 CLMA_98_13/Y1                     td                    0.381      75.994 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_8/gateop_A2/Y1
                                   net (fanout=3)        2.359      78.353         ISP/judge_single2_inst/feature_inst/_N1179
                                                         0.438      78.791 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_4/gateop_A2/Cout
                                                         0.000      78.791         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt11.co [10]
 CLMA_98_33/COUT                   td                    0.097      78.888 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      78.888         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt11.co [14]
                                                         0.060      78.948 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_8/gateop_A2/Cout
                                                         0.000      78.948         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt11.co [18]
 CLMA_98_37/Y3                     td                    0.340      79.288 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.879      81.167         _N125            
 CLMA_98_8/COUT                    td                    0.429      81.596 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      81.596         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [7]
                                                         0.060      81.656 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_8/gateop_A2/Cout
                                                         0.000      81.656         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [9]
 CLMA_98_12/COUT                   td                    0.097      81.753 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      81.753         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [11]
                                                         0.060      81.813 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_12/gateop_A2/Cout
                                                         0.000      81.813         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [13]
 CLMA_98_16/COUT                   td                    0.097      81.910 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      81.910         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [15]
 CLMA_98_20/Y0                     td                    0.198      82.108 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_16/gateop_A2/Y0
                                   net (fanout=3)        2.793      84.901         ISP/judge_single2_inst/feature_inst/_N1235
                                                         0.334      85.235 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_8/gateop_A2/Cout
                                                         0.000      85.235         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [18]
 CLMS_94_29/Y3                     td                    0.340      85.575 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.938      86.513         _N124            
                                                         0.382      86.895 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_0/gateop_A2/Cout
                                                         0.000      86.895         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [1]
 CLMS_102_5/COUT                   td                    0.097      86.992 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.992         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [3]
                                                         0.060      87.052 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_4/gateop_A2/Cout
                                                         0.000      87.052         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [5]
 CLMS_102_9/COUT                   td                    0.097      87.149 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      87.149         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [7]
                                                         0.060      87.209 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_8/gateop_A2/Cout
                                                         0.000      87.209         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [9]
 CLMS_102_13/COUT                  td                    0.097      87.306 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      87.306         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [11]
                                                         0.060      87.366 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_12/gateop_A2/Cout
                                                         0.000      87.366         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [13]
 CLMS_102_17/COUT                  td                    0.097      87.463 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      87.463         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [15]
                                                         0.060      87.523 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_16/gateop_A2/Cout
                                                         0.000      87.523         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [17]
 CLMS_102_21/Y3                    td                    0.380      87.903 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        2.018      89.921         ISP/judge_single2_inst/feature_inst/_N1287
                                                         0.382      90.303 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_8/gateop_A2/Cout
                                                         0.000      90.303         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt9.co [18]
 CLMS_94_17/Y3                     td                    0.340      90.643 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.776      91.419         _N123            
                                                         0.382      91.801 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_0/gateop_A2/Cout
                                                         0.000      91.801         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [1]
 CLMA_106_0/COUT                   td                    0.097      91.898 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      91.898         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [3]
                                                         0.060      91.958 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_4/gateop_A2/Cout
                                                         0.000      91.958         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [5]
 CLMA_106_4/COUT                   td                    0.097      92.055 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.055         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [7]
                                                         0.060      92.115 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_8/gateop_A2/Cout
                                                         0.000      92.115         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [9]
 CLMA_106_8/COUT                   td                    0.097      92.212 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.212         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [11]
                                                         0.060      92.272 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_12/gateop_A2/Cout
                                                         0.000      92.272         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [13]
 CLMA_106_12/COUT                  td                    0.097      92.369 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.369         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [15]
 CLMA_106_16/Y1                    td                    0.381      92.750 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_16/gateop_A2/Y1
                                   net (fanout=3)        1.802      94.552         ISP/judge_single2_inst/feature_inst/_N1334
                                                         0.438      94.990 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_8/gateop_A2/Cout
                                                         0.000      94.990         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [18]
 CLMA_102_32/Y3                    td                    0.340      95.330 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.416      96.746         _N122            
                                                         0.382      97.128 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_0/gateop_A2/Cout
                                                         0.000      97.128         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [1]
 CLMA_102_0/COUT                   td                    0.097      97.225 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      97.225         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [3]
                                                         0.060      97.285 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_4/gateop_A2/Cout
                                                         0.000      97.285         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [5]
 CLMA_102_4/COUT                   td                    0.097      97.382 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      97.382         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [7]
                                                         0.060      97.442 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_8/gateop_A2/Cout
                                                         0.000      97.442         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [9]
 CLMA_102_8/COUT                   td                    0.097      97.539 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      97.539         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [11]
                                                         0.060      97.599 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_12/gateop_A2/Cout
                                                         0.000      97.599         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [13]
 CLMA_102_12/Y2                    td                    0.198      97.797 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_14/gateop_A2/Y0
                                   net (fanout=3)        2.539     100.336         ISP/judge_single2_inst/feature_inst/_N1380
 CLMS_102_33/COUT                  td                    0.326     100.662 r       ISP/judge_single2_inst/feature_inst/N34_lt7.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     100.662         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt7.co [14]
                                                         0.060     100.722 r       ISP/judge_single2_inst/feature_inst/N34_lt7.lt_8/gateop_A2/Cout
                                                         0.000     100.722         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt7.co [18]
 CLMS_102_37/Y3                    td                    0.340     101.062 r       ISP/judge_single2_inst/feature_inst/N34_lt7.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.696     102.758         _N121            
                                                         0.382     103.140 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_0/gateop_A2/Cout
                                                         0.000     103.140         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [1]
 CLMA_118_4/COUT                   td                    0.097     103.237 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     103.237         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [3]
                                                         0.060     103.297 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_4/gateop_A2/Cout
                                                         0.000     103.297         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [5]
 CLMA_118_8/COUT                   td                    0.097     103.394 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     103.394         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [7]
                                                         0.060     103.454 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_8/gateop_A2/Cout
                                                         0.000     103.454         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [9]
 CLMA_118_12/Y3                    td                    0.380     103.834 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_10/gateop_A2/Y1
                                   net (fanout=3)        2.336     106.170         ISP/judge_single2_inst/feature_inst/_N1426
                                                         0.382     106.552 r       ISP/judge_single2_inst/feature_inst/N34_lt6.lt_4/gateop_A2/Cout
                                                         0.000     106.552         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt6.co [10]
 CLMA_106_32/COUT                  td                    0.097     106.649 r       ISP/judge_single2_inst/feature_inst/N34_lt6.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     106.649         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt6.co [14]
                                                         0.060     106.709 r       ISP/judge_single2_inst/feature_inst/N34_lt6.lt_8/gateop_A2/Cout
                                                         0.000     106.709         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt6.co [18]
 CLMA_106_36/Y3                    td                    0.340     107.049 r       ISP/judge_single2_inst/feature_inst/N34_lt6.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.885     108.934         _N120            
                                                         0.438     109.372 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_12/gateop_A2/Cout
                                                         0.000     109.372         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [13]
 CLMA_118_13/COUT                  td                    0.097     109.469 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000     109.469         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [15]
 CLMA_118_17/Y1                    td                    0.381     109.850 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_16/gateop_A2/Y1
                                   net (fanout=3)        1.884     111.734         ISP/judge_single2_inst/feature_inst/_N1481
                                                         0.438     112.172 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_8/gateop_A2/Cout
                                                         0.000     112.172         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt5.co [18]
 CLMA_114_44/Y3                    td                    0.340     112.512 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.211     113.723         _N119            
                                                         0.382     114.105 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_0/gateop_A2/Cout
                                                         0.000     114.105         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [1]
 CLMA_130_0/COUT                   td                    0.097     114.202 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     114.202         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [3]
                                                         0.060     114.262 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_4/gateop_A2/Cout
                                                         0.000     114.262         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [5]
 CLMA_130_4/COUT                   td                    0.097     114.359 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     114.359         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [7]
                                                         0.060     114.419 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_8/gateop_A2/Cout
                                                         0.000     114.419         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [9]
 CLMA_130_8/COUT                   td                    0.097     114.516 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     114.516         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [11]
                                                         0.060     114.576 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_12/gateop_A2/Cout
                                                         0.000     114.576         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [13]
 CLMA_130_12/COUT                  td                    0.097     114.673 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000     114.673         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [15]
                                                         0.060     114.733 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_16/gateop_A2/Cout
                                                         0.000     114.733         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [17]
 CLMA_130_16/COUT                  td                    0.097     114.830 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000     114.830         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [19]
 CLMA_130_20/Y1                    td                    0.381     115.211 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        2.637     117.848         ISP/judge_single2_inst/feature_inst/_N1534
 CLMA_106_33/Y3                    td                    0.508     118.356 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.361     119.717         _N118            
                                                         0.382     120.099 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_0/gateop_A2/Cout
                                                         0.000     120.099         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [1]
 CLMA_130_1/COUT                   td                    0.097     120.196 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     120.196         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [3]
                                                         0.060     120.256 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_4/gateop_A2/Cout
                                                         0.000     120.256         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [5]
 CLMA_130_5/COUT                   td                    0.097     120.353 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     120.353         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [7]
                                                         0.060     120.413 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_8/gateop_A2/Cout
                                                         0.000     120.413         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [9]
 CLMA_130_9/COUT                   td                    0.097     120.510 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     120.510         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [11]
                                                         0.060     120.570 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_12/gateop_A2/Cout
                                                         0.000     120.570         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [13]
 CLMA_130_13/COUT                  td                    0.097     120.667 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000     120.667         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [15]
                                                         0.060     120.727 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_16/gateop_A2/Cout
                                                         0.000     120.727         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [17]
 CLMA_130_17/COUT                  td                    0.097     120.824 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000     120.824         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [19]
                                                         0.060     120.884 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_20/gateop_A2/Cout
                                                         0.000     120.884         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [21]
 CLMA_130_21/Y3                    td                    0.380     121.264 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_22/gateop_A2/Y1
                                   net (fanout=1)        1.971     123.235         ISP/judge_single2_inst/feature_inst/_N1585
 CLMA_130_72/Y3                    td                    0.505     123.740 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_10/gateop_A2/Y1
                                   net (fanout=48)       2.201     125.941         _N117            
 CLMA_70_0/Y3                      td                    0.209     126.150 r       ISP/judge_single2_inst/feature_inst/N34_sel3[0]/gateop_perm/Z
                                   net (fanout=2)        2.085     128.235         ISP/judge_single2_inst/feature_inst/_N1612
                                                         0.438     128.673 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_0/gateop_A2/Cout
                                                         0.000     128.673         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [2]
 CLMA_130_24/COUT                  td                    0.097     128.770 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     128.770         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [6]
                                                         0.060     128.830 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_4/gateop_A2/Cout
                                                         0.000     128.830         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [10]
 CLMA_130_28/COUT                  td                    0.097     128.927 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     128.927         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [14]
                                                         0.060     128.987 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_8/gateop_A2/Cout
                                                         0.000     128.987         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [18]
 CLMA_130_32/Y3                    td                    0.340     129.327 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_10/gateop_A2/Y1
                                   net (fanout=27)       2.704     132.031         _N116            
 CLMA_78_0/Y3                      td                    0.381     132.412 r       ISP/judge_single2_inst/feature_inst/N34_sel2[10]/gateop_perm/Z
                                   net (fanout=4)        2.087     134.499         ISP/judge_single2_inst/feature_inst/_N1671
 CLMS_114_33/COUT                  td                    0.431     134.930 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000     134.930         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [12]
                                                         0.060     134.990 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_13/gateop_A2/Cout
                                                         0.000     134.990         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [14]
 CLMS_114_37/Y2                    td                    0.198     135.188 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_15/gateop_A2/Y0
                                   net (fanout=1)        1.620     136.808         ISP/judge_single2_inst/feature_inst/_N1700
 CLMA_90_28/Y1                     td                    0.276     137.084 r       ISP/judge_single2_inst/feature_inst/N34_sel1[14]/gateop_perm/Z
                                   net (fanout=1)        1.899     138.983         ISP/judge_single2_inst/feature_inst/_N1724
 CLMA_118_29/COUT                  td                    0.427     139.410 r       ISP/judge_single2_inst/feature_inst/N34_lt0.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     139.410         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt0.co [14]
                                                         0.059     139.469 f       ISP/judge_single2_inst/feature_inst/N34_lt0.lt_8/gateop_A2/Cout
                                                         0.000     139.469         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt0.co [18]
                                                                           f       ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/Cin

 Data arrival time                                                 139.469         Logic Levels: 114
                                                                                   Logic: 43.144ns(32.660%), Route: 88.957ns(67.340%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 B5                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.477         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      16.412 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.412         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      16.468 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      17.576         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.576 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      19.266         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442      19.708 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405      20.113         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      20.113 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.532      21.645         video_clk        
 CLMA_118_33/CLK                                                           r       ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/CLK
 clock pessimism                                         1.065      22.710                          
 clock uncertainty                                      -0.150      22.560                          

 Setup time                                             -0.357      22.203                          

 Data required time                                                 22.203                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.203                          
 Data arrival time                                                -139.469                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                 -117.266                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single2_inst/feature_inst/b1[9]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/I03
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.261
  Launch Clock Delay      :  7.368
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.800       7.368         video_clk        
 CLMA_118_80/CLK                                                           r       ISP/judge_single2_inst/feature_inst/b1[9]/opit_0_inv_A2Q21/CLK

 CLMA_118_80/Q1                    tco                   0.261       7.629 r       ISP/judge_single2_inst/feature_inst/b1[9]/opit_0_inv_A2Q21/Q1
                                   net (fanout=7)        1.557       9.186         ISP/judge_single2_inst/feature_inst/b1 [9]
 APM_110_48/P[19]                  td                    2.223      11.409 r       ISP/judge_single2_inst/feature_inst/N24_1/gopapm/P[19]
                                   net (fanout=3)        1.280      12.689         ISP/judge_single2_inst/feature_inst/_N51
 CLMS_94_49/Y2                     td                    0.165      12.854 r       ISP/judge_single2_inst/feature_inst/feature_inst[19]/gateop_perm/Z
                                   net (fanout=2)        1.140      13.994         ISP/judge_single2_inst/feature_inst/N24 [19]
                                                         0.334      14.328 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_1/gateop_A2/Cout
                                                         0.000      14.328         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [2]
 CLMA_130_36/COUT                  td                    0.097      14.425 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.425         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [4]
 CLMA_130_40/Y0                    td                    0.198      14.623 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_5/gateop_A2/Y0
                                   net (fanout=1)        2.435      17.058         ISP/judge_single2_inst/feature_inst/_N612
 CLMA_94_44/Y3                     td                    0.377      17.435 r       ISP/judge_single2_inst/feature_inst/N34_sel23[4]/gateop_perm/Z
                                   net (fanout=3)        1.543      18.978         ISP/judge_single2_inst/feature_inst/_N636
 CLMA_130_88/COUT                  td                    0.429      19.407 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.407         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [6]
                                                         0.060      19.467 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_4/gateop_A2/Cout
                                                         0.000      19.467         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [10]
 CLMA_130_92/COUT                  td                    0.097      19.564 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.564         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [14]
                                                         0.060      19.624 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_8/gateop_A2/Cout
                                                         0.000      19.624         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [18]
 CLMA_130_96/Y3                    td                    0.340      19.964 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.437      21.401         _N136            
                                                         0.382      21.783 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_0/gateop_A2/Cout
                                                         0.000      21.783         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [1]
 CLMS_126_49/COUT                  td                    0.097      21.880 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.880         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [3]
                                                         0.060      21.940 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_4/gateop_A2/Cout
                                                         0.000      21.940         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [5]
 CLMS_126_53/COUT                  td                    0.097      22.037 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.037         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [7]
                                                         0.060      22.097 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_8/gateop_A2/Cout
                                                         0.000      22.097         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [9]
 CLMS_126_57/COUT                  td                    0.097      22.194 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.194         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [11]
                                                         0.060      22.254 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_12/gateop_A2/Cout
                                                         0.000      22.254         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [13]
 CLMS_126_65/COUT                  td                    0.097      22.351 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.351         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [15]
                                                         0.060      22.411 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_16/gateop_A2/Cout
                                                         0.000      22.411         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [17]
 CLMS_126_69/Y3                    td                    0.380      22.791 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.385      24.176         ISP/judge_single2_inst/feature_inst/_N699
                                                         0.382      24.558 r       ISP/judge_single2_inst/feature_inst/N34_lt21.lt_8/gateop_A2/Cout
                                                         0.000      24.558         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt21.co [18]
 CLMA_130_93/Y3                    td                    0.340      24.898 r       ISP/judge_single2_inst/feature_inst/N34_lt21.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.383      26.281         _N135            
                                                         0.382      26.663 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_8/gateop_A2/Cout
                                                         0.000      26.663         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [9]
 CLMA_130_69/COUT                  td                    0.097      26.760 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.760         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [11]
                                                         0.060      26.820 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_12/gateop_A2/Cout
                                                         0.000      26.820         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [13]
 CLMA_130_73/COUT                  td                    0.097      26.917 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.917         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [15]
                                                         0.060      26.977 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_16/gateop_A2/Cout
                                                         0.000      26.977         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [17]
 CLMA_130_77/Y3                    td                    0.380      27.357 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.184      28.541         ISP/judge_single2_inst/feature_inst/_N748
                                                         0.382      28.923 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_8/gateop_A2/Cout
                                                         0.000      28.923         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt20.co [18]
 CLMS_126_85/Y3                    td                    0.340      29.263 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.042      30.305         _N134            
                                                         0.382      30.687 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_0/gateop_A2/Cout
                                                         0.000      30.687         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [1]
 CLMA_126_48/Y3                    td                    0.380      31.067 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_2/gateop_A2/Y1
                                   net (fanout=3)        2.008      33.075         ISP/judge_single2_inst/feature_inst/_N781
                                                         0.382      33.457 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_0/gateop_A2/Cout
                                                         0.000      33.457         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [2]
 CLMA_130_76/COUT                  td                    0.097      33.554 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.554         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [6]
                                                         0.060      33.614 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_4/gateop_A2/Cout
                                                         0.000      33.614         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [10]
 CLMA_130_80/COUT                  td                    0.097      33.711 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.711         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [14]
                                                         0.060      33.771 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_8/gateop_A2/Cout
                                                         0.000      33.771         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [18]
 CLMA_130_84/Y3                    td                    0.340      34.111 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.454      35.565         _N133            
                                                         0.382      35.947 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_4/gateop_A2/Cout
                                                         0.000      35.947         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [5]
 CLMS_126_29/COUT                  td                    0.097      36.044 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.044         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [7]
 CLMS_126_33/Y1                    td                    0.381      36.425 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_8/gateop_A2/Y1
                                   net (fanout=3)        2.217      38.642         ISP/judge_single2_inst/feature_inst/_N836
                                                         0.438      39.080 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_4/gateop_A2/Cout
                                                         0.000      39.080         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt18.co [10]
 CLMA_126_80/COUT                  td                    0.097      39.177 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.177         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt18.co [14]
                                                         0.060      39.237 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_8/gateop_A2/Cout
                                                         0.000      39.237         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt18.co [18]
 CLMA_126_84/Y3                    td                    0.340      39.577 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.531      41.108         _N132            
                                                         0.382      41.490 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_0/gateop_A2/Cout
                                                         0.000      41.490         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [1]
 CLMA_118_41/COUT                  td                    0.097      41.587 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.587         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [3]
                                                         0.060      41.647 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_4/gateop_A2/Cout
                                                         0.000      41.647         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [5]
 CLMA_118_45/COUT                  td                    0.097      41.744 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.744         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [7]
                                                         0.060      41.804 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_8/gateop_A2/Cout
                                                         0.000      41.804         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [9]
 CLMA_118_49/COUT                  td                    0.097      41.901 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.901         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [11]
                                                         0.060      41.961 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_12/gateop_A2/Cout
                                                         0.000      41.961         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [13]
 CLMA_118_53/COUT                  td                    0.097      42.058 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.058         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [15]
 CLMA_118_57/Y0                    td                    0.198      42.256 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_16/gateop_A2/Y0
                                   net (fanout=3)        2.261      44.517         ISP/judge_single2_inst/feature_inst/_N892
                                                         0.334      44.851 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_8/gateop_A2/Cout
                                                         0.000      44.851         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [18]
 CLMS_114_57/Y3                    td                    0.340      45.191 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.768      45.959         _N131            
                                                         0.382      46.341 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_0/gateop_A2/Cout
                                                         0.000      46.341         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [1]
 CLMA_118_36/COUT                  td                    0.097      46.438 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.438         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [3]
                                                         0.060      46.498 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_4/gateop_A2/Cout
                                                         0.000      46.498         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [5]
 CLMA_118_40/Y3                    td                    0.380      46.878 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_6/gateop_A2/Y1
                                   net (fanout=3)        1.596      48.474         ISP/judge_single2_inst/feature_inst/_N932
 CLMA_114_48/COUT                  td                    0.427      48.901 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.901         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt16.co [6]
                                                         0.060      48.961 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_4/gateop_A2/Cout
                                                         0.000      48.961         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt16.co [10]
 CLMA_114_52/COUT                  td                    0.097      49.058 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.058         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt16.co [14]
                                                         0.060      49.118 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_8/gateop_A2/Cout
                                                         0.000      49.118         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt16.co [18]
 CLMA_114_56/Y3                    td                    0.340      49.458 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.603      51.061         _N130            
                                                         0.438      51.499 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_8/gateop_A2/Cout
                                                         0.000      51.499         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [9]
 CLMA_114_8/COUT                   td                    0.097      51.596 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.596         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [11]
 CLMA_114_12/Y1                    td                    0.381      51.977 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        2.999      54.976         ISP/judge_single2_inst/feature_inst/_N987
 CLMA_106_41/COUT                  td                    0.429      55.405 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.405         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt15.co [14]
                                                         0.060      55.465 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_8/gateop_A2/Cout
                                                         0.000      55.465         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt15.co [18]
 CLMA_106_45/Y3                    td                    0.340      55.805 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_10/gateop_A2/Y1
                                   net (fanout=23)       2.149      57.954         _N129            
                                                         0.382      58.336 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_0/gateop_A2/Cout
                                                         0.000      58.336         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [1]
 CLMA_94_0/COUT                    td                    0.097      58.433 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      58.433         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [3]
                                                         0.060      58.493 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_4/gateop_A2/Cout
                                                         0.000      58.493         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [5]
 CLMA_94_4/COUT                    td                    0.097      58.590 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      58.590         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [7]
                                                         0.060      58.650 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_8/gateop_A2/Cout
                                                         0.000      58.650         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [9]
 CLMA_94_8/COUT                    td                    0.097      58.747 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      58.747         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [11]
 CLMA_94_12/Y0                     td                    0.216      58.963 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_12/gateop_A2/Y0
                                   net (fanout=3)        3.882      62.845         ISP/judge_single2_inst/feature_inst/_N1035
 CLMA_94_28/COUT                   td                    0.326      63.171 r       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.171         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt14.co [14]
                                                         0.060      63.231 r       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_8/gateop_A2/Cout
                                                         0.000      63.231         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt14.co [18]
 CLMA_94_32/Y3                     td                    0.340      63.571 r       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.573      65.144         _N128            
 CLMA_90_5/COUT                    td                    0.429      65.573 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.573         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [7]
                                                         0.060      65.633 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_8/gateop_A2/Cout
                                                         0.000      65.633         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [9]
 CLMA_90_9/COUT                    td                    0.097      65.730 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.730         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [11]
                                                         0.060      65.790 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_12/gateop_A2/Cout
                                                         0.000      65.790         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [13]
 CLMA_90_13/COUT                   td                    0.097      65.887 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.887         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [15]
 CLMA_90_17/Y1                     td                    0.381      66.268 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_16/gateop_A2/Y1
                                   net (fanout=3)        1.684      67.952         ISP/judge_single2_inst/feature_inst/_N1089
                                                         0.438      68.390 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_8/gateop_A2/Cout
                                                         0.000      68.390         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt13.co [18]
 CLMA_82_12/Y3                     td                    0.340      68.730 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.784      70.514         _N127            
 CLMS_86_9/Y1                      td                    0.563      71.077 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_8/gateop_A2/Y1
                                   net (fanout=3)        2.040      73.117         ISP/judge_single2_inst/feature_inst/_N1130
                                                         0.438      73.555 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_4/gateop_A2/Cout
                                                         0.000      73.555         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt12.co [10]
 CLMA_86_8/COUT                    td                    0.097      73.652 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.652         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt12.co [14]
                                                         0.060      73.712 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_8/gateop_A2/Cout
                                                         0.000      73.712         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt12.co [18]
 CLMA_86_12/Y3                     td                    0.340      74.052 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.925      74.977         _N126            
                                                         0.382      75.359 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_0/gateop_A2/Cout
                                                         0.000      75.359         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [1]
 CLMA_98_5/COUT                    td                    0.097      75.456 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      75.456         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [3]
                                                         0.060      75.516 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_4/gateop_A2/Cout
                                                         0.000      75.516         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [5]
 CLMA_98_9/COUT                    td                    0.097      75.613 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      75.613         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [7]
 CLMA_98_13/Y1                     td                    0.381      75.994 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_8/gateop_A2/Y1
                                   net (fanout=3)        2.359      78.353         ISP/judge_single2_inst/feature_inst/_N1179
                                                         0.438      78.791 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_4/gateop_A2/Cout
                                                         0.000      78.791         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt11.co [10]
 CLMA_98_33/COUT                   td                    0.097      78.888 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      78.888         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt11.co [14]
                                                         0.060      78.948 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_8/gateop_A2/Cout
                                                         0.000      78.948         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt11.co [18]
 CLMA_98_37/Y3                     td                    0.340      79.288 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.879      81.167         _N125            
 CLMA_98_8/COUT                    td                    0.429      81.596 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      81.596         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [7]
                                                         0.060      81.656 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_8/gateop_A2/Cout
                                                         0.000      81.656         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [9]
 CLMA_98_12/COUT                   td                    0.097      81.753 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      81.753         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [11]
                                                         0.060      81.813 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_12/gateop_A2/Cout
                                                         0.000      81.813         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [13]
 CLMA_98_16/COUT                   td                    0.097      81.910 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      81.910         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [15]
 CLMA_98_20/Y0                     td                    0.198      82.108 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_16/gateop_A2/Y0
                                   net (fanout=3)        2.793      84.901         ISP/judge_single2_inst/feature_inst/_N1235
                                                         0.334      85.235 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_8/gateop_A2/Cout
                                                         0.000      85.235         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [18]
 CLMS_94_29/Y3                     td                    0.340      85.575 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.938      86.513         _N124            
                                                         0.382      86.895 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_0/gateop_A2/Cout
                                                         0.000      86.895         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [1]
 CLMS_102_5/COUT                   td                    0.097      86.992 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.992         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [3]
                                                         0.060      87.052 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_4/gateop_A2/Cout
                                                         0.000      87.052         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [5]
 CLMS_102_9/COUT                   td                    0.097      87.149 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      87.149         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [7]
                                                         0.060      87.209 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_8/gateop_A2/Cout
                                                         0.000      87.209         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [9]
 CLMS_102_13/COUT                  td                    0.097      87.306 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      87.306         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [11]
                                                         0.060      87.366 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_12/gateop_A2/Cout
                                                         0.000      87.366         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [13]
 CLMS_102_17/COUT                  td                    0.097      87.463 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      87.463         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [15]
                                                         0.060      87.523 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_16/gateop_A2/Cout
                                                         0.000      87.523         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [17]
 CLMS_102_21/Y3                    td                    0.380      87.903 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        2.018      89.921         ISP/judge_single2_inst/feature_inst/_N1287
                                                         0.382      90.303 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_8/gateop_A2/Cout
                                                         0.000      90.303         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt9.co [18]
 CLMS_94_17/Y3                     td                    0.340      90.643 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.776      91.419         _N123            
                                                         0.382      91.801 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_0/gateop_A2/Cout
                                                         0.000      91.801         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [1]
 CLMA_106_0/COUT                   td                    0.097      91.898 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      91.898         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [3]
                                                         0.060      91.958 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_4/gateop_A2/Cout
                                                         0.000      91.958         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [5]
 CLMA_106_4/COUT                   td                    0.097      92.055 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.055         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [7]
                                                         0.060      92.115 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_8/gateop_A2/Cout
                                                         0.000      92.115         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [9]
 CLMA_106_8/COUT                   td                    0.097      92.212 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.212         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [11]
                                                         0.060      92.272 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_12/gateop_A2/Cout
                                                         0.000      92.272         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [13]
 CLMA_106_12/COUT                  td                    0.097      92.369 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.369         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [15]
 CLMA_106_16/Y1                    td                    0.381      92.750 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_16/gateop_A2/Y1
                                   net (fanout=3)        1.802      94.552         ISP/judge_single2_inst/feature_inst/_N1334
                                                         0.438      94.990 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_8/gateop_A2/Cout
                                                         0.000      94.990         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [18]
 CLMA_102_32/Y3                    td                    0.340      95.330 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.416      96.746         _N122            
                                                         0.382      97.128 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_0/gateop_A2/Cout
                                                         0.000      97.128         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [1]
 CLMA_102_0/COUT                   td                    0.097      97.225 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      97.225         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [3]
                                                         0.060      97.285 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_4/gateop_A2/Cout
                                                         0.000      97.285         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [5]
 CLMA_102_4/COUT                   td                    0.097      97.382 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      97.382         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [7]
                                                         0.060      97.442 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_8/gateop_A2/Cout
                                                         0.000      97.442         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [9]
 CLMA_102_8/COUT                   td                    0.097      97.539 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      97.539         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [11]
                                                         0.060      97.599 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_12/gateop_A2/Cout
                                                         0.000      97.599         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [13]
 CLMA_102_12/Y2                    td                    0.198      97.797 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_14/gateop_A2/Y0
                                   net (fanout=3)        2.539     100.336         ISP/judge_single2_inst/feature_inst/_N1380
 CLMS_102_33/COUT                  td                    0.326     100.662 r       ISP/judge_single2_inst/feature_inst/N34_lt7.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     100.662         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt7.co [14]
                                                         0.060     100.722 r       ISP/judge_single2_inst/feature_inst/N34_lt7.lt_8/gateop_A2/Cout
                                                         0.000     100.722         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt7.co [18]
 CLMS_102_37/Y3                    td                    0.340     101.062 r       ISP/judge_single2_inst/feature_inst/N34_lt7.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.696     102.758         _N121            
                                                         0.382     103.140 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_0/gateop_A2/Cout
                                                         0.000     103.140         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [1]
 CLMA_118_4/COUT                   td                    0.097     103.237 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     103.237         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [3]
                                                         0.060     103.297 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_4/gateop_A2/Cout
                                                         0.000     103.297         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [5]
 CLMA_118_8/COUT                   td                    0.097     103.394 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     103.394         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [7]
                                                         0.060     103.454 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_8/gateop_A2/Cout
                                                         0.000     103.454         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [9]
 CLMA_118_12/Y3                    td                    0.380     103.834 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_10/gateop_A2/Y1
                                   net (fanout=3)        2.336     106.170         ISP/judge_single2_inst/feature_inst/_N1426
                                                         0.382     106.552 r       ISP/judge_single2_inst/feature_inst/N34_lt6.lt_4/gateop_A2/Cout
                                                         0.000     106.552         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt6.co [10]
 CLMA_106_32/COUT                  td                    0.097     106.649 r       ISP/judge_single2_inst/feature_inst/N34_lt6.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     106.649         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt6.co [14]
                                                         0.060     106.709 r       ISP/judge_single2_inst/feature_inst/N34_lt6.lt_8/gateop_A2/Cout
                                                         0.000     106.709         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt6.co [18]
 CLMA_106_36/Y3                    td                    0.340     107.049 r       ISP/judge_single2_inst/feature_inst/N34_lt6.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.885     108.934         _N120            
                                                         0.438     109.372 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_12/gateop_A2/Cout
                                                         0.000     109.372         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [13]
 CLMA_118_13/COUT                  td                    0.097     109.469 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000     109.469         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [15]
 CLMA_118_17/Y1                    td                    0.381     109.850 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_16/gateop_A2/Y1
                                   net (fanout=3)        1.884     111.734         ISP/judge_single2_inst/feature_inst/_N1481
                                                         0.438     112.172 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_8/gateop_A2/Cout
                                                         0.000     112.172         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt5.co [18]
 CLMA_114_44/Y3                    td                    0.340     112.512 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.211     113.723         _N119            
                                                         0.382     114.105 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_0/gateop_A2/Cout
                                                         0.000     114.105         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [1]
 CLMA_130_0/COUT                   td                    0.097     114.202 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     114.202         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [3]
                                                         0.060     114.262 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_4/gateop_A2/Cout
                                                         0.000     114.262         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [5]
 CLMA_130_4/COUT                   td                    0.097     114.359 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     114.359         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [7]
                                                         0.060     114.419 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_8/gateop_A2/Cout
                                                         0.000     114.419         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [9]
 CLMA_130_8/COUT                   td                    0.097     114.516 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     114.516         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [11]
                                                         0.060     114.576 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_12/gateop_A2/Cout
                                                         0.000     114.576         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [13]
 CLMA_130_12/COUT                  td                    0.097     114.673 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000     114.673         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [15]
                                                         0.060     114.733 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_16/gateop_A2/Cout
                                                         0.000     114.733         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [17]
 CLMA_130_16/COUT                  td                    0.097     114.830 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000     114.830         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [19]
 CLMA_130_20/Y1                    td                    0.381     115.211 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        2.637     117.848         ISP/judge_single2_inst/feature_inst/_N1534
 CLMA_106_33/Y3                    td                    0.508     118.356 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.361     119.717         _N118            
                                                         0.382     120.099 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_0/gateop_A2/Cout
                                                         0.000     120.099         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [1]
 CLMA_130_1/COUT                   td                    0.097     120.196 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     120.196         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [3]
                                                         0.060     120.256 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_4/gateop_A2/Cout
                                                         0.000     120.256         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [5]
 CLMA_130_5/COUT                   td                    0.097     120.353 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     120.353         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [7]
                                                         0.060     120.413 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_8/gateop_A2/Cout
                                                         0.000     120.413         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [9]
 CLMA_130_9/COUT                   td                    0.097     120.510 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     120.510         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [11]
                                                         0.060     120.570 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_12/gateop_A2/Cout
                                                         0.000     120.570         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [13]
 CLMA_130_13/COUT                  td                    0.097     120.667 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000     120.667         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [15]
                                                         0.060     120.727 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_16/gateop_A2/Cout
                                                         0.000     120.727         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [17]
 CLMA_130_17/COUT                  td                    0.097     120.824 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000     120.824         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [19]
                                                         0.060     120.884 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_20/gateop_A2/Cout
                                                         0.000     120.884         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [21]
 CLMA_130_21/Y3                    td                    0.380     121.264 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_22/gateop_A2/Y1
                                   net (fanout=1)        1.971     123.235         ISP/judge_single2_inst/feature_inst/_N1585
 CLMA_130_72/Y3                    td                    0.505     123.740 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_10/gateop_A2/Y1
                                   net (fanout=48)       2.201     125.941         _N117            
 CLMA_70_0/Y3                      td                    0.209     126.150 r       ISP/judge_single2_inst/feature_inst/N34_sel3[0]/gateop_perm/Z
                                   net (fanout=2)        2.085     128.235         ISP/judge_single2_inst/feature_inst/_N1612
                                                         0.438     128.673 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_0/gateop_A2/Cout
                                                         0.000     128.673         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [2]
 CLMA_130_24/COUT                  td                    0.097     128.770 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     128.770         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [6]
                                                         0.060     128.830 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_4/gateop_A2/Cout
                                                         0.000     128.830         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [10]
 CLMA_130_28/COUT                  td                    0.097     128.927 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     128.927         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [14]
                                                         0.060     128.987 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_8/gateop_A2/Cout
                                                         0.000     128.987         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [18]
 CLMA_130_32/Y3                    td                    0.340     129.327 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_10/gateop_A2/Y1
                                   net (fanout=27)       2.704     132.031         _N116            
 CLMA_78_0/Y3                      td                    0.381     132.412 r       ISP/judge_single2_inst/feature_inst/N34_sel2[10]/gateop_perm/Z
                                   net (fanout=4)        2.087     134.499         ISP/judge_single2_inst/feature_inst/_N1671
 CLMS_114_33/COUT                  td                    0.431     134.930 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000     134.930         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [12]
                                                         0.060     134.990 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_13/gateop_A2/Cout
                                                         0.000     134.990         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [14]
 CLMS_114_37/COUT                  td                    0.097     135.087 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000     135.087         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [16]
                                                         0.060     135.147 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_17/gateop_A2/Cout
                                                         0.000     135.147         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [18]
 CLMS_114_41/COUT                  td                    0.097     135.244 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000     135.244         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [20]
 CLMS_114_45/Y0                    td                    0.198     135.442 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_21/gateop_A2/Y0
                                   net (fanout=1)        1.279     136.721         ISP/judge_single2_inst/feature_inst/_N1706
 CLMA_118_28/Y0                    td                    0.387     137.108 r       ISP/judge_single2_inst/feature_inst/N34_sel1[20]/gateop_perm/Z
                                   net (fanout=1)        1.181     138.289         ISP/judge_single2_inst/feature_inst/_N1730
 CLMA_118_33/C3                                                            r       ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/I03

 Data arrival time                                                 138.289         Logic Levels: 115
                                                                                   Logic: 43.023ns(32.862%), Route: 87.898ns(67.138%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 B5                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.477         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      16.412 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.412         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      16.468 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      17.576         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.576 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      19.266         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442      19.708 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405      20.113         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      20.113 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.532      21.645         video_clk        
 CLMA_118_33/CLK                                                           r       ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/CLK
 clock pessimism                                         1.065      22.710                          
 clock uncertainty                                      -0.150      22.560                          

 Setup time                                             -0.351      22.209                          

 Data required time                                                 22.209                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.209                          
 Data arrival time                                                -138.289                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                 -116.080                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single2_inst/feature_inst/b1[9]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/I01
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.261
  Launch Clock Delay      :  7.368
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.800       7.368         video_clk        
 CLMA_118_80/CLK                                                           r       ISP/judge_single2_inst/feature_inst/b1[9]/opit_0_inv_A2Q21/CLK

 CLMA_118_80/Q1                    tco                   0.261       7.629 r       ISP/judge_single2_inst/feature_inst/b1[9]/opit_0_inv_A2Q21/Q1
                                   net (fanout=7)        1.557       9.186         ISP/judge_single2_inst/feature_inst/b1 [9]
 APM_110_48/P[19]                  td                    2.223      11.409 r       ISP/judge_single2_inst/feature_inst/N24_1/gopapm/P[19]
                                   net (fanout=3)        1.280      12.689         ISP/judge_single2_inst/feature_inst/_N51
 CLMS_94_49/Y2                     td                    0.165      12.854 r       ISP/judge_single2_inst/feature_inst/feature_inst[19]/gateop_perm/Z
                                   net (fanout=2)        1.140      13.994         ISP/judge_single2_inst/feature_inst/N24 [19]
                                                         0.334      14.328 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_1/gateop_A2/Cout
                                                         0.000      14.328         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [2]
 CLMA_130_36/COUT                  td                    0.097      14.425 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.425         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [4]
 CLMA_130_40/Y0                    td                    0.198      14.623 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_5/gateop_A2/Y0
                                   net (fanout=1)        2.435      17.058         ISP/judge_single2_inst/feature_inst/_N612
 CLMA_94_44/Y3                     td                    0.377      17.435 r       ISP/judge_single2_inst/feature_inst/N34_sel23[4]/gateop_perm/Z
                                   net (fanout=3)        1.543      18.978         ISP/judge_single2_inst/feature_inst/_N636
 CLMA_130_88/COUT                  td                    0.429      19.407 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.407         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [6]
                                                         0.060      19.467 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_4/gateop_A2/Cout
                                                         0.000      19.467         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [10]
 CLMA_130_92/COUT                  td                    0.097      19.564 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.564         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [14]
                                                         0.060      19.624 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_8/gateop_A2/Cout
                                                         0.000      19.624         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [18]
 CLMA_130_96/Y3                    td                    0.340      19.964 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.437      21.401         _N136            
                                                         0.382      21.783 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_0/gateop_A2/Cout
                                                         0.000      21.783         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [1]
 CLMS_126_49/COUT                  td                    0.097      21.880 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.880         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [3]
                                                         0.060      21.940 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_4/gateop_A2/Cout
                                                         0.000      21.940         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [5]
 CLMS_126_53/COUT                  td                    0.097      22.037 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.037         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [7]
                                                         0.060      22.097 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_8/gateop_A2/Cout
                                                         0.000      22.097         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [9]
 CLMS_126_57/COUT                  td                    0.097      22.194 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.194         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [11]
                                                         0.060      22.254 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_12/gateop_A2/Cout
                                                         0.000      22.254         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [13]
 CLMS_126_65/COUT                  td                    0.097      22.351 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.351         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [15]
                                                         0.060      22.411 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_16/gateop_A2/Cout
                                                         0.000      22.411         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [17]
 CLMS_126_69/Y3                    td                    0.380      22.791 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.385      24.176         ISP/judge_single2_inst/feature_inst/_N699
                                                         0.382      24.558 r       ISP/judge_single2_inst/feature_inst/N34_lt21.lt_8/gateop_A2/Cout
                                                         0.000      24.558         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt21.co [18]
 CLMA_130_93/Y3                    td                    0.340      24.898 r       ISP/judge_single2_inst/feature_inst/N34_lt21.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.383      26.281         _N135            
                                                         0.382      26.663 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_8/gateop_A2/Cout
                                                         0.000      26.663         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [9]
 CLMA_130_69/COUT                  td                    0.097      26.760 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.760         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [11]
                                                         0.060      26.820 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_12/gateop_A2/Cout
                                                         0.000      26.820         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [13]
 CLMA_130_73/COUT                  td                    0.097      26.917 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.917         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [15]
                                                         0.060      26.977 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_16/gateop_A2/Cout
                                                         0.000      26.977         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [17]
 CLMA_130_77/Y3                    td                    0.380      27.357 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.184      28.541         ISP/judge_single2_inst/feature_inst/_N748
                                                         0.382      28.923 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_8/gateop_A2/Cout
                                                         0.000      28.923         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt20.co [18]
 CLMS_126_85/Y3                    td                    0.340      29.263 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.042      30.305         _N134            
                                                         0.382      30.687 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_0/gateop_A2/Cout
                                                         0.000      30.687         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [1]
 CLMA_126_48/Y3                    td                    0.380      31.067 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_2/gateop_A2/Y1
                                   net (fanout=3)        2.008      33.075         ISP/judge_single2_inst/feature_inst/_N781
                                                         0.382      33.457 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_0/gateop_A2/Cout
                                                         0.000      33.457         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [2]
 CLMA_130_76/COUT                  td                    0.097      33.554 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.554         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [6]
                                                         0.060      33.614 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_4/gateop_A2/Cout
                                                         0.000      33.614         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [10]
 CLMA_130_80/COUT                  td                    0.097      33.711 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.711         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [14]
                                                         0.060      33.771 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_8/gateop_A2/Cout
                                                         0.000      33.771         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [18]
 CLMA_130_84/Y3                    td                    0.340      34.111 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.454      35.565         _N133            
                                                         0.382      35.947 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_4/gateop_A2/Cout
                                                         0.000      35.947         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [5]
 CLMS_126_29/COUT                  td                    0.097      36.044 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.044         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [7]
 CLMS_126_33/Y1                    td                    0.381      36.425 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_8/gateop_A2/Y1
                                   net (fanout=3)        2.217      38.642         ISP/judge_single2_inst/feature_inst/_N836
                                                         0.438      39.080 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_4/gateop_A2/Cout
                                                         0.000      39.080         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt18.co [10]
 CLMA_126_80/COUT                  td                    0.097      39.177 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.177         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt18.co [14]
                                                         0.060      39.237 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_8/gateop_A2/Cout
                                                         0.000      39.237         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt18.co [18]
 CLMA_126_84/Y3                    td                    0.340      39.577 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.531      41.108         _N132            
                                                         0.382      41.490 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_0/gateop_A2/Cout
                                                         0.000      41.490         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [1]
 CLMA_118_41/COUT                  td                    0.097      41.587 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.587         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [3]
                                                         0.060      41.647 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_4/gateop_A2/Cout
                                                         0.000      41.647         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [5]
 CLMA_118_45/COUT                  td                    0.097      41.744 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.744         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [7]
                                                         0.060      41.804 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_8/gateop_A2/Cout
                                                         0.000      41.804         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [9]
 CLMA_118_49/COUT                  td                    0.097      41.901 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.901         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [11]
                                                         0.060      41.961 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_12/gateop_A2/Cout
                                                         0.000      41.961         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [13]
 CLMA_118_53/COUT                  td                    0.097      42.058 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.058         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [15]
 CLMA_118_57/Y0                    td                    0.198      42.256 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_16/gateop_A2/Y0
                                   net (fanout=3)        2.261      44.517         ISP/judge_single2_inst/feature_inst/_N892
                                                         0.334      44.851 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_8/gateop_A2/Cout
                                                         0.000      44.851         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [18]
 CLMS_114_57/Y3                    td                    0.340      45.191 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.768      45.959         _N131            
                                                         0.382      46.341 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_0/gateop_A2/Cout
                                                         0.000      46.341         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [1]
 CLMA_118_36/COUT                  td                    0.097      46.438 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.438         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [3]
                                                         0.060      46.498 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_4/gateop_A2/Cout
                                                         0.000      46.498         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [5]
 CLMA_118_40/Y3                    td                    0.380      46.878 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_6/gateop_A2/Y1
                                   net (fanout=3)        1.596      48.474         ISP/judge_single2_inst/feature_inst/_N932
 CLMA_114_48/COUT                  td                    0.427      48.901 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.901         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt16.co [6]
                                                         0.060      48.961 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_4/gateop_A2/Cout
                                                         0.000      48.961         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt16.co [10]
 CLMA_114_52/COUT                  td                    0.097      49.058 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.058         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt16.co [14]
                                                         0.060      49.118 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_8/gateop_A2/Cout
                                                         0.000      49.118         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt16.co [18]
 CLMA_114_56/Y3                    td                    0.340      49.458 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.603      51.061         _N130            
                                                         0.438      51.499 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_8/gateop_A2/Cout
                                                         0.000      51.499         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [9]
 CLMA_114_8/COUT                   td                    0.097      51.596 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.596         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [11]
 CLMA_114_12/Y1                    td                    0.381      51.977 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        2.999      54.976         ISP/judge_single2_inst/feature_inst/_N987
 CLMA_106_41/COUT                  td                    0.429      55.405 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.405         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt15.co [14]
                                                         0.060      55.465 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_8/gateop_A2/Cout
                                                         0.000      55.465         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt15.co [18]
 CLMA_106_45/Y3                    td                    0.340      55.805 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_10/gateop_A2/Y1
                                   net (fanout=23)       2.149      57.954         _N129            
                                                         0.382      58.336 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_0/gateop_A2/Cout
                                                         0.000      58.336         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [1]
 CLMA_94_0/COUT                    td                    0.097      58.433 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      58.433         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [3]
                                                         0.060      58.493 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_4/gateop_A2/Cout
                                                         0.000      58.493         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [5]
 CLMA_94_4/COUT                    td                    0.097      58.590 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      58.590         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [7]
                                                         0.060      58.650 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_8/gateop_A2/Cout
                                                         0.000      58.650         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [9]
 CLMA_94_8/COUT                    td                    0.097      58.747 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      58.747         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [11]
 CLMA_94_12/Y0                     td                    0.216      58.963 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_12/gateop_A2/Y0
                                   net (fanout=3)        3.882      62.845         ISP/judge_single2_inst/feature_inst/_N1035
 CLMA_94_28/COUT                   td                    0.326      63.171 r       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.171         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt14.co [14]
                                                         0.060      63.231 r       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_8/gateop_A2/Cout
                                                         0.000      63.231         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt14.co [18]
 CLMA_94_32/Y3                     td                    0.340      63.571 r       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.573      65.144         _N128            
 CLMA_90_5/COUT                    td                    0.429      65.573 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.573         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [7]
                                                         0.060      65.633 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_8/gateop_A2/Cout
                                                         0.000      65.633         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [9]
 CLMA_90_9/COUT                    td                    0.097      65.730 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.730         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [11]
                                                         0.060      65.790 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_12/gateop_A2/Cout
                                                         0.000      65.790         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [13]
 CLMA_90_13/COUT                   td                    0.097      65.887 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.887         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [15]
 CLMA_90_17/Y1                     td                    0.381      66.268 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_16/gateop_A2/Y1
                                   net (fanout=3)        1.684      67.952         ISP/judge_single2_inst/feature_inst/_N1089
                                                         0.438      68.390 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_8/gateop_A2/Cout
                                                         0.000      68.390         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt13.co [18]
 CLMA_82_12/Y3                     td                    0.340      68.730 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.784      70.514         _N127            
 CLMS_86_9/Y1                      td                    0.563      71.077 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_8/gateop_A2/Y1
                                   net (fanout=3)        2.040      73.117         ISP/judge_single2_inst/feature_inst/_N1130
                                                         0.438      73.555 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_4/gateop_A2/Cout
                                                         0.000      73.555         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt12.co [10]
 CLMA_86_8/COUT                    td                    0.097      73.652 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.652         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt12.co [14]
                                                         0.060      73.712 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_8/gateop_A2/Cout
                                                         0.000      73.712         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt12.co [18]
 CLMA_86_12/Y3                     td                    0.340      74.052 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.925      74.977         _N126            
                                                         0.382      75.359 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_0/gateop_A2/Cout
                                                         0.000      75.359         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [1]
 CLMA_98_5/COUT                    td                    0.097      75.456 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      75.456         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [3]
                                                         0.060      75.516 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_4/gateop_A2/Cout
                                                         0.000      75.516         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [5]
 CLMA_98_9/COUT                    td                    0.097      75.613 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      75.613         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [7]
 CLMA_98_13/Y1                     td                    0.381      75.994 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_8/gateop_A2/Y1
                                   net (fanout=3)        2.359      78.353         ISP/judge_single2_inst/feature_inst/_N1179
                                                         0.438      78.791 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_4/gateop_A2/Cout
                                                         0.000      78.791         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt11.co [10]
 CLMA_98_33/COUT                   td                    0.097      78.888 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      78.888         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt11.co [14]
                                                         0.060      78.948 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_8/gateop_A2/Cout
                                                         0.000      78.948         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt11.co [18]
 CLMA_98_37/Y3                     td                    0.340      79.288 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.879      81.167         _N125            
 CLMA_98_8/COUT                    td                    0.429      81.596 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      81.596         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [7]
                                                         0.060      81.656 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_8/gateop_A2/Cout
                                                         0.000      81.656         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [9]
 CLMA_98_12/COUT                   td                    0.097      81.753 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      81.753         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [11]
                                                         0.060      81.813 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_12/gateop_A2/Cout
                                                         0.000      81.813         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [13]
 CLMA_98_16/COUT                   td                    0.097      81.910 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      81.910         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [15]
 CLMA_98_20/Y0                     td                    0.198      82.108 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_16/gateop_A2/Y0
                                   net (fanout=3)        2.793      84.901         ISP/judge_single2_inst/feature_inst/_N1235
                                                         0.334      85.235 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_8/gateop_A2/Cout
                                                         0.000      85.235         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [18]
 CLMS_94_29/Y3                     td                    0.340      85.575 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.938      86.513         _N124            
                                                         0.382      86.895 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_0/gateop_A2/Cout
                                                         0.000      86.895         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [1]
 CLMS_102_5/COUT                   td                    0.097      86.992 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.992         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [3]
                                                         0.060      87.052 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_4/gateop_A2/Cout
                                                         0.000      87.052         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [5]
 CLMS_102_9/COUT                   td                    0.097      87.149 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      87.149         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [7]
                                                         0.060      87.209 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_8/gateop_A2/Cout
                                                         0.000      87.209         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [9]
 CLMS_102_13/COUT                  td                    0.097      87.306 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      87.306         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [11]
                                                         0.060      87.366 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_12/gateop_A2/Cout
                                                         0.000      87.366         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [13]
 CLMS_102_17/COUT                  td                    0.097      87.463 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      87.463         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [15]
                                                         0.060      87.523 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_16/gateop_A2/Cout
                                                         0.000      87.523         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [17]
 CLMS_102_21/Y3                    td                    0.380      87.903 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        2.018      89.921         ISP/judge_single2_inst/feature_inst/_N1287
                                                         0.382      90.303 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_8/gateop_A2/Cout
                                                         0.000      90.303         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt9.co [18]
 CLMS_94_17/Y3                     td                    0.340      90.643 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.776      91.419         _N123            
                                                         0.382      91.801 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_0/gateop_A2/Cout
                                                         0.000      91.801         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [1]
 CLMA_106_0/COUT                   td                    0.097      91.898 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      91.898         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [3]
                                                         0.060      91.958 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_4/gateop_A2/Cout
                                                         0.000      91.958         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [5]
 CLMA_106_4/COUT                   td                    0.097      92.055 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.055         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [7]
                                                         0.060      92.115 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_8/gateop_A2/Cout
                                                         0.000      92.115         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [9]
 CLMA_106_8/COUT                   td                    0.097      92.212 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.212         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [11]
                                                         0.060      92.272 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_12/gateop_A2/Cout
                                                         0.000      92.272         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [13]
 CLMA_106_12/COUT                  td                    0.097      92.369 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.369         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [15]
 CLMA_106_16/Y1                    td                    0.381      92.750 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_16/gateop_A2/Y1
                                   net (fanout=3)        1.802      94.552         ISP/judge_single2_inst/feature_inst/_N1334
                                                         0.438      94.990 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_8/gateop_A2/Cout
                                                         0.000      94.990         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [18]
 CLMA_102_32/Y3                    td                    0.340      95.330 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.416      96.746         _N122            
                                                         0.382      97.128 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_0/gateop_A2/Cout
                                                         0.000      97.128         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [1]
 CLMA_102_0/COUT                   td                    0.097      97.225 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      97.225         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [3]
                                                         0.060      97.285 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_4/gateop_A2/Cout
                                                         0.000      97.285         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [5]
 CLMA_102_4/COUT                   td                    0.097      97.382 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      97.382         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [7]
                                                         0.060      97.442 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_8/gateop_A2/Cout
                                                         0.000      97.442         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [9]
 CLMA_102_8/COUT                   td                    0.097      97.539 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      97.539         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [11]
                                                         0.060      97.599 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_12/gateop_A2/Cout
                                                         0.000      97.599         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [13]
 CLMA_102_12/Y2                    td                    0.198      97.797 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_14/gateop_A2/Y0
                                   net (fanout=3)        2.539     100.336         ISP/judge_single2_inst/feature_inst/_N1380
 CLMS_102_33/COUT                  td                    0.326     100.662 r       ISP/judge_single2_inst/feature_inst/N34_lt7.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     100.662         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt7.co [14]
                                                         0.060     100.722 r       ISP/judge_single2_inst/feature_inst/N34_lt7.lt_8/gateop_A2/Cout
                                                         0.000     100.722         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt7.co [18]
 CLMS_102_37/Y3                    td                    0.340     101.062 r       ISP/judge_single2_inst/feature_inst/N34_lt7.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.696     102.758         _N121            
                                                         0.382     103.140 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_0/gateop_A2/Cout
                                                         0.000     103.140         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [1]
 CLMA_118_4/COUT                   td                    0.097     103.237 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     103.237         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [3]
                                                         0.060     103.297 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_4/gateop_A2/Cout
                                                         0.000     103.297         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [5]
 CLMA_118_8/COUT                   td                    0.097     103.394 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     103.394         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [7]
                                                         0.060     103.454 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_8/gateop_A2/Cout
                                                         0.000     103.454         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [9]
 CLMA_118_12/Y3                    td                    0.380     103.834 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_10/gateop_A2/Y1
                                   net (fanout=3)        2.336     106.170         ISP/judge_single2_inst/feature_inst/_N1426
                                                         0.382     106.552 r       ISP/judge_single2_inst/feature_inst/N34_lt6.lt_4/gateop_A2/Cout
                                                         0.000     106.552         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt6.co [10]
 CLMA_106_32/COUT                  td                    0.097     106.649 r       ISP/judge_single2_inst/feature_inst/N34_lt6.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     106.649         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt6.co [14]
                                                         0.060     106.709 r       ISP/judge_single2_inst/feature_inst/N34_lt6.lt_8/gateop_A2/Cout
                                                         0.000     106.709         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt6.co [18]
 CLMA_106_36/Y3                    td                    0.340     107.049 r       ISP/judge_single2_inst/feature_inst/N34_lt6.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.885     108.934         _N120            
                                                         0.438     109.372 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_12/gateop_A2/Cout
                                                         0.000     109.372         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [13]
 CLMA_118_13/COUT                  td                    0.097     109.469 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000     109.469         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [15]
 CLMA_118_17/Y1                    td                    0.381     109.850 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_16/gateop_A2/Y1
                                   net (fanout=3)        1.884     111.734         ISP/judge_single2_inst/feature_inst/_N1481
                                                         0.438     112.172 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_8/gateop_A2/Cout
                                                         0.000     112.172         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt5.co [18]
 CLMA_114_44/Y3                    td                    0.340     112.512 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.211     113.723         _N119            
                                                         0.382     114.105 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_0/gateop_A2/Cout
                                                         0.000     114.105         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [1]
 CLMA_130_0/COUT                   td                    0.097     114.202 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     114.202         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [3]
                                                         0.060     114.262 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_4/gateop_A2/Cout
                                                         0.000     114.262         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [5]
 CLMA_130_4/COUT                   td                    0.097     114.359 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     114.359         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [7]
                                                         0.060     114.419 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_8/gateop_A2/Cout
                                                         0.000     114.419         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [9]
 CLMA_130_8/COUT                   td                    0.097     114.516 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     114.516         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [11]
                                                         0.060     114.576 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_12/gateop_A2/Cout
                                                         0.000     114.576         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [13]
 CLMA_130_12/COUT                  td                    0.097     114.673 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000     114.673         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [15]
                                                         0.060     114.733 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_16/gateop_A2/Cout
                                                         0.000     114.733         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [17]
 CLMA_130_16/COUT                  td                    0.097     114.830 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000     114.830         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [19]
 CLMA_130_20/Y1                    td                    0.381     115.211 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        2.637     117.848         ISP/judge_single2_inst/feature_inst/_N1534
 CLMA_106_33/Y3                    td                    0.508     118.356 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.361     119.717         _N118            
                                                         0.382     120.099 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_0/gateop_A2/Cout
                                                         0.000     120.099         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [1]
 CLMA_130_1/COUT                   td                    0.097     120.196 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     120.196         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [3]
                                                         0.060     120.256 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_4/gateop_A2/Cout
                                                         0.000     120.256         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [5]
 CLMA_130_5/COUT                   td                    0.097     120.353 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     120.353         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [7]
                                                         0.060     120.413 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_8/gateop_A2/Cout
                                                         0.000     120.413         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [9]
 CLMA_130_9/COUT                   td                    0.097     120.510 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     120.510         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [11]
                                                         0.060     120.570 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_12/gateop_A2/Cout
                                                         0.000     120.570         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [13]
 CLMA_130_13/COUT                  td                    0.097     120.667 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000     120.667         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [15]
                                                         0.060     120.727 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_16/gateop_A2/Cout
                                                         0.000     120.727         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [17]
 CLMA_130_17/COUT                  td                    0.097     120.824 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000     120.824         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [19]
                                                         0.060     120.884 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_20/gateop_A2/Cout
                                                         0.000     120.884         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [21]
 CLMA_130_21/Y3                    td                    0.380     121.264 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_22/gateop_A2/Y1
                                   net (fanout=1)        1.971     123.235         ISP/judge_single2_inst/feature_inst/_N1585
 CLMA_130_72/Y3                    td                    0.505     123.740 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_10/gateop_A2/Y1
                                   net (fanout=48)       2.201     125.941         _N117            
 CLMA_70_0/Y3                      td                    0.209     126.150 r       ISP/judge_single2_inst/feature_inst/N34_sel3[0]/gateop_perm/Z
                                   net (fanout=2)        2.085     128.235         ISP/judge_single2_inst/feature_inst/_N1612
                                                         0.438     128.673 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_0/gateop_A2/Cout
                                                         0.000     128.673         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [2]
 CLMA_130_24/COUT                  td                    0.097     128.770 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     128.770         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [6]
                                                         0.060     128.830 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_4/gateop_A2/Cout
                                                         0.000     128.830         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [10]
 CLMA_130_28/COUT                  td                    0.097     128.927 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     128.927         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [14]
                                                         0.060     128.987 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_8/gateop_A2/Cout
                                                         0.000     128.987         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [18]
 CLMA_130_32/Y3                    td                    0.340     129.327 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_10/gateop_A2/Y1
                                   net (fanout=27)       2.704     132.031         _N116            
 CLMA_78_0/Y3                      td                    0.381     132.412 r       ISP/judge_single2_inst/feature_inst/N34_sel2[10]/gateop_perm/Z
                                   net (fanout=4)        2.087     134.499         ISP/judge_single2_inst/feature_inst/_N1671
 CLMS_114_33/COUT                  td                    0.431     134.930 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000     134.930         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [12]
                                                         0.060     134.990 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_13/gateop_A2/Cout
                                                         0.000     134.990         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [14]
 CLMS_114_37/COUT                  td                    0.097     135.087 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000     135.087         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [16]
                                                         0.060     135.147 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_17/gateop_A2/Cout
                                                         0.000     135.147         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [18]
 CLMS_114_41/Y3                    td                    0.380     135.527 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_19/gateop_A2/Y1
                                   net (fanout=1)        0.989     136.516         ISP/judge_single2_inst/feature_inst/_N1705
 CLMA_90_41/Y1                     td                    0.382     136.898 r       ISP/judge_single2_inst/feature_inst/N34_sel1[19]/gateop_perm/Z
                                   net (fanout=1)        1.279     138.177         ISP/judge_single2_inst/feature_inst/_N1729
 CLMA_118_33/C1                                                            r       ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/I01

 Data arrival time                                                 138.177         Logic Levels: 114
                                                                                   Logic: 43.103ns(32.951%), Route: 87.706ns(67.049%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 B5                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.477         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      16.412 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.412         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      16.468 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      17.576         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.576 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      19.266         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442      19.708 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405      20.113         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      20.113 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.532      21.645         video_clk        
 CLMA_118_33/CLK                                                           r       ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/CLK
 clock pessimism                                         1.065      22.710                          
 clock uncertainty                                      -0.150      22.560                          

 Setup time                                             -0.251      22.309                          

 Data required time                                                 22.309                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.309                          
 Data arrival time                                                -138.177                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                 -115.868                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/Pretreatment_inst/Bit_Erosion_Detector_x1inst/Matrixe_3X3_m0/line_Shift_m0/ram_rd_addr_d1[3]/opit_0/CLK
Endpoint    : ISP/Pretreatment_inst/Bit_Erosion_Detector_x1inst/Matrixe_3X3_m0/line_Shift_m0/ram_1024x1_m0/ram/iGopDrm/ADDRA[3]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.285  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.425
  Launch Clock Delay      :  6.301
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.572       6.301         video_clk        
 CLMA_118_244/CLK                                                          r       ISP/Pretreatment_inst/Bit_Erosion_Detector_x1inst/Matrixe_3X3_m0/line_Shift_m0/ram_rd_addr_d1[3]/opit_0/CLK

 CLMA_118_244/Q2                   tco                   0.223       6.524 f       ISP/Pretreatment_inst/Bit_Erosion_Detector_x1inst/Matrixe_3X3_m0/line_Shift_m0/ram_rd_addr_d1[3]/opit_0/Q
                                   net (fanout=1)        0.329       6.853         ISP/Pretreatment_inst/Bit_Erosion_Detector_x1inst/Matrixe_3X3_m0/line_Shift_m0/ram_rd_addr_d1 [3]
 DRM_122_248/ADA0[3]                                                       f       ISP/Pretreatment_inst/Bit_Erosion_Detector_x1inst/Matrixe_3X3_m0/line_Shift_m0/ram_1024x1_m0/ram/iGopDrm/ADDRA[3]

 Data arrival time                                                   6.853         Logic Levels: 0  
                                                                                   Logic: 0.223ns(40.399%), Route: 0.329ns(59.601%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.857       7.425         video_clk        
 DRM_122_248/CLKA[0]                                                       r       ISP/Pretreatment_inst/Bit_Erosion_Detector_x1inst/Matrixe_3X3_m0/line_Shift_m0/ram_1024x1_m0/ram/iGopDrm/CLKA
 clock pessimism                                        -0.839       6.586                          
 clock uncertainty                                       0.000       6.586                          

 Hold time                                               0.164       6.750                          

 Data required time                                                  6.750                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.750                          
 Data arrival time                                                  -6.853                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.103                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single1_inst/handle_inst/area_colour_1_inst/s[17]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/judge_single1_inst/handle_inst/area_colour_1_inst/s1[16]/opit_0_inv/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.297  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.452
  Launch Clock Delay      :  6.316
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.587       6.316         video_clk        
 CLMA_22_245/CLK                                                           r       ISP/judge_single1_inst/handle_inst/area_colour_1_inst/s[17]/opit_0_inv_A2Q21/CLK

 CLMA_22_245/Q0                    tco                   0.223       6.539 f       ISP/judge_single1_inst/handle_inst/area_colour_1_inst/s[17]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.245       6.784         ISP/judge_single1_inst/handle_inst/area_colour_1_inst/s [16]
 CLMA_22_248/CD                                                            f       ISP/judge_single1_inst/handle_inst/area_colour_1_inst/s1[16]/opit_0_inv/D

 Data arrival time                                                   6.784         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.650%), Route: 0.245ns(52.350%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.884       7.452         video_clk        
 CLMA_22_248/CLK                                                           r       ISP/judge_single1_inst/handle_inst/area_colour_1_inst/s1[16]/opit_0_inv/CLK
 clock pessimism                                        -0.839       6.613                          
 clock uncertainty                                       0.000       6.613                          

 Hold time                                               0.033       6.646                          

 Data required time                                                  6.646                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.646                          
 Data arrival time                                                  -6.784                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.138                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/Pretreatment_inst/Bit_Erosion_Detector_x0inst/Matrixe_3X3_m0/line_Shift_m0/shiftin_d0/opit_0/CLK
Endpoint    : ISP/Pretreatment_inst/Bit_Erosion_Detector_x0inst/Matrixe_3X3_m0/line_Shift_m0/shiftin_d1/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.300  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.449
  Launch Clock Delay      :  6.310
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.581       6.310         video_clk        
 CLMS_54_245/CLK                                                           r       ISP/Pretreatment_inst/Bit_Erosion_Detector_x0inst/Matrixe_3X3_m0/line_Shift_m0/shiftin_d0/opit_0/CLK

 CLMS_54_245/Q0                    tco                   0.223       6.533 f       ISP/Pretreatment_inst/Bit_Erosion_Detector_x0inst/Matrixe_3X3_m0/line_Shift_m0/shiftin_d0/opit_0/Q
                                   net (fanout=1)        0.259       6.792         ISP/Pretreatment_inst/Bit_Erosion_Detector_x0inst/Matrixe_3X3_m0/line_Shift_m0/shiftin_d0
 CLMA_58_249/CD                                                            f       ISP/Pretreatment_inst/Bit_Erosion_Detector_x0inst/Matrixe_3X3_m0/line_Shift_m0/shiftin_d1/opit_0/D

 Data arrival time                                                   6.792         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.266%), Route: 0.259ns(53.734%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.881       7.449         video_clk        
 CLMA_58_249/CLK                                                           r       ISP/Pretreatment_inst/Bit_Erosion_Detector_x0inst/Matrixe_3X3_m0/line_Shift_m0/shiftin_d1/opit_0/CLK
 clock pessimism                                        -0.839       6.610                          
 clock uncertainty                                       0.000       6.610                          

 Hold time                                               0.033       6.643                          

 Data required time                                                  6.643                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.643                          
 Data arrival time                                                  -6.792                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.149                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DB0[10]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.588  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.247
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19031.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19031.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19032.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19034.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526   19035.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477   19035.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19035.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860   19037.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P4[3]              tco                   1.397   19038.830 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/RDATA_1[49]
                                   net (fanout=1)        1.585   19040.415         rd_burst_data[49]
 DRM_34_64/DB0[10]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DB0[10]

 Data arrival time                                               19040.415         Logic Levels: 0  
                                                                                   Logic: 1.397ns(46.848%), Route: 1.585ns(53.152%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19031.036 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.036         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19031.092 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19032.200         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.200 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19033.890         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   19034.332 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   19034.737         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19034.737 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.518   19036.255         video_clk        
 DRM_34_64/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.598   19036.853                          
 clock uncertainty                                      -0.150   19036.703                          

 Setup time                                              0.035   19036.738                          

 Data required time                                              19036.738                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.738                          
 Data arrival time                                              -19040.415                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.677                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DB0[5]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.588  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.247
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19031.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19031.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19032.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19034.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526   19035.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477   19035.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19035.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860   19037.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P5[11]             tco                   1.377   19038.810 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/RDATA_1[37]
                                   net (fanout=1)        1.596   19040.406         rd_burst_data[37]
 DRM_34_64/DB0[5]                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DB0[5]

 Data arrival time                                               19040.406         Logic Levels: 0  
                                                                                   Logic: 1.377ns(46.317%), Route: 1.596ns(53.683%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19031.036 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.036         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19031.092 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19032.200         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.200 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19033.890         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   19034.332 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   19034.737         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19034.737 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.518   19036.255         video_clk        
 DRM_34_64/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.598   19036.853                          
 clock uncertainty                                      -0.150   19036.703                          

 Setup time                                              0.035   19036.738                          

 Data required time                                              19036.738                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.738                          
 Data arrival time                                              -19040.406                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.668                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DB0[15]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.588  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.247
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19031.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19031.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19032.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19034.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526   19035.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477   19035.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19035.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860   19037.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P4[8]              tco                   1.416   19038.849 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/RDATA_1[54]
                                   net (fanout=1)        1.444   19040.293         rd_burst_data[54]
 DRM_34_64/DB0[15]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DB0[15]

 Data arrival time                                               19040.293         Logic Levels: 0  
                                                                                   Logic: 1.416ns(49.510%), Route: 1.444ns(50.490%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19031.036 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.036         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19031.092 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19032.200         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.200 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19033.890         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   19034.332 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   19034.737         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19034.737 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.518   19036.255         video_clk        
 DRM_34_64/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.598   19036.853                          
 clock uncertainty                                      -0.150   19036.703                          

 Setup time                                              0.035   19036.738                          

 Data required time                                              19036.738                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.738                          
 Data arrival time                                              -19040.293                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.555                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.512  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.359
  Launch Clock Delay      :  6.249
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19231.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19231.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19232.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19233.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447   19234.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405   19234.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19234.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.515   19236.249         ntclkbufg_1      
 CLMS_46_73/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/CLK

 CLMS_46_73/Q3                     tco                   0.223   19236.472 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.258   19236.730         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [6]
 CLMA_50_69/CD                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/D

 Data arrival time                                               19236.730         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.362%), Route: 0.258ns(53.638%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19231.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19231.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19232.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19234.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   19235.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   19235.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19235.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.791   19237.359         video_clk        
 CLMA_50_69/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/CLK
 clock pessimism                                        -0.598   19236.761                          
 clock uncertainty                                       0.150   19236.911                          

 Hold time                                               0.033   19236.944                          

 Data required time                                              19236.944                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.944                          
 Data arrival time                                              -19236.730                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.214                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.519  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.371
  Launch Clock Delay      :  6.254
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19231.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19231.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19232.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19233.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447   19234.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405   19234.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19234.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.520   19236.254         ntclkbufg_1      
 CLMA_38_76/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[0]/opit_0_L5Q_perm/CLK

 CLMA_38_76/Q0                     tco                   0.223   19236.477 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.237   19236.714         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [0]
 CLMA_38_80/M0                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/opit_0/D

 Data arrival time                                               19236.714         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.478%), Route: 0.237ns(51.522%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19231.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19231.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19232.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19234.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   19235.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   19235.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19235.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.803   19237.371         video_clk        
 CLMA_38_80/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/opit_0/CLK
 clock pessimism                                        -0.598   19236.773                          
 clock uncertainty                                       0.150   19236.923                          

 Hold time                                              -0.016   19236.907                          

 Data required time                                              19236.907                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.907                          
 Data arrival time                                              -19236.714                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.193                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.517  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.371
  Launch Clock Delay      :  6.256
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19231.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19231.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19232.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19233.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447   19234.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405   19234.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19234.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.522   19236.256         ntclkbufg_1      
 CLMA_42_80/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/CLK

 CLMA_42_80/Q2                     tco                   0.223   19236.479 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.235   19236.714         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [1]
 CLMA_38_80/M3                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/D

 Data arrival time                                               19236.714         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.690%), Route: 0.235ns(51.310%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19231.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19231.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19232.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19234.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   19235.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   19235.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19235.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.803   19237.371         video_clk        
 CLMA_38_80/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/CLK
 clock pessimism                                        -0.598   19236.773                          
 clock uncertainty                                       0.150   19236.923                          

 Hold time                                              -0.016   19236.907                          

 Data required time                                              19236.907                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.907                          
 Data arrival time                                              -19236.714                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.292  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.302
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860       7.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.968       8.401 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=5)        1.222       9.623         s00_axi_wready   
 CLMA_26_76/Y3                     td                    0.169       9.792 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=2)        2.428      12.220         u_aq_axi_master/N5
                                                         0.276      12.496 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[0]/opit_0_inv_A2Q20/Cout
                                                         0.000      12.496         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9155
 CLMA_130_100/COUT                 td                    0.097      12.593 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.593         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9157
 CLMA_130_104/Y1                   td                    0.381      12.974 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.838      13.812         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69 [5]
 CLMS_114_109/Y2                   td                    0.284      14.096 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N70[5]/gateop_perm/Z
                                   net (fanout=2)        0.657      14.753         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [5]
 CLMS_126_109/COUT                 td                    0.434      15.187 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000      15.187         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [7]
 CLMS_126_113/CIN                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin

 Data arrival time                                                  15.187         Logic Levels: 5  
                                                                                   Logic: 2.609ns(33.647%), Route: 5.145ns(66.353%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.568      16.302         ntclkbufg_1      
 CLMS_126_113/CLK                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/CLK
 clock pessimism                                         0.839      17.141                          
 clock uncertainty                                      -0.150      16.991                          

 Setup time                                             -0.164      16.827                          

 Data required time                                                 16.827                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.827                          
 Data arrival time                                                 -15.187                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.640                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/Cin
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.297  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.297
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860       7.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.968       8.401 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=5)        1.222       9.623         s00_axi_wready   
 CLMA_26_76/Y3                     td                    0.169       9.792 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=2)        2.428      12.220         u_aq_axi_master/N5
                                                         0.276      12.496 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[0]/opit_0_inv_A2Q20/Cout
                                                         0.000      12.496         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9155
 CLMA_130_100/COUT                 td                    0.097      12.593 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.593         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9157
 CLMA_130_104/Y1                   td                    0.381      12.974 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.838      13.812         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69 [5]
 CLMS_114_109/Y2                   td                    0.284      14.096 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N70[5]/gateop_perm/Z
                                   net (fanout=2)        0.546      14.642         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [5]
 CLMA_126_104/COUT                 td                    0.429      15.071 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.071         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.co [6]
 CLMA_126_108/CIN                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/Cin

 Data arrival time                                                  15.071         Logic Levels: 5  
                                                                                   Logic: 2.604ns(34.093%), Route: 5.034ns(65.907%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.563      16.297         ntclkbufg_1      
 CLMA_126_108/CLK                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/CLK
 clock pessimism                                         0.839      17.136                          
 clock uncertainty                                      -0.150      16.986                          

 Setup time                                             -0.164      16.822                          

 Data required time                                                 16.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.822                          
 Data arrival time                                                 -15.071                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.751                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/Cin
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.297  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.297
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860       7.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.968       8.401 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=5)        1.222       9.623         s00_axi_wready   
 CLMA_26_76/Y3                     td                    0.169       9.792 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=2)        2.428      12.220         u_aq_axi_master/N5
                                                         0.276      12.496 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[0]/opit_0_inv_A2Q20/Cout
                                                         0.000      12.496         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9155
 CLMA_130_100/Y3                   td                    0.380      12.876 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.662      13.538         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69 [3]
 CLMS_114_105/Y2                   td                    0.165      13.703 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N70[3]/gateop_perm/Z
                                   net (fanout=2)        0.825      14.528         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [3]
                                                         0.442      14.970 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.fsub_4/gateop_A2/Cout
                                                         0.000      14.970         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [5]
                                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/Cin

 Data arrival time                                                  14.970         Logic Levels: 3  
                                                                                   Logic: 2.400ns(31.843%), Route: 5.137ns(68.157%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.563      16.297         ntclkbufg_1      
 CLMS_126_109/CLK                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/CLK
 clock pessimism                                         0.839      17.136                          
 clock uncertainty                                      -0.150      16.986                          

 Setup time                                             -0.164      16.822                          

 Data required time                                                 16.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.822                          
 Data arrival time                                                 -14.970                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.852                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_wr_adrs[23]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/AWADDR_1[23]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.281  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.433
  Launch Clock Delay      :  6.313
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.579       6.313         ntclkbufg_1      
 CLMS_26_117/CLK                                                           r       u_aq_axi_master/reg_wr_adrs[23]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_117/Q3                    tco                   0.223       6.536 f       u_aq_axi_master/reg_wr_adrs[23]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.327       6.863         s00_axi_awaddr[23]
 HMEMC_16_1/SRB_IOL43_TS_CTRL[1]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/AWADDR_1[23]

 Data arrival time                                                   6.863         Logic Levels: 0  
                                                                                   Logic: 0.223ns(40.545%), Route: 0.327ns(59.455%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860       7.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.839       6.594                          
 clock uncertainty                                       0.000       6.594                          

 Hold time                                               0.076       6.670                          

 Data required time                                                  6.670                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.670                          
 Data arrival time                                                  -6.863                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[30]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[30]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.305  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.433
  Launch Clock Delay      :  6.289
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.555       6.289         ntclkbufg_1      
 CLMA_38_104/CLK                                                           r       u_aq_axi_master/reg_rd_adrs[30]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_104/Q2                    tco                   0.223       6.512 f       u_aq_axi_master/reg_rd_adrs[30]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.396       6.908         s00_axi_araddr[30]
 HMEMC_16_1/SRB_IOL35_TX_DATA[3]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[30]

 Data arrival time                                                   6.908         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.026%), Route: 0.396ns(63.974%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860       7.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.839       6.594                          
 clock uncertainty                                       0.000       6.594                          

 Hold time                                               0.116       6.710                          

 Data required time                                                  6.710                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.710                          
 Data arrival time                                                  -6.908                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.198                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[29]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[29]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.284  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.433
  Launch Clock Delay      :  6.310
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.576       6.310         ntclkbufg_1      
 CLMA_30_117/CLK                                                           r       u_aq_axi_master/reg_rd_adrs[29]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_117/Q3                    tco                   0.223       6.533 f       u_aq_axi_master/reg_rd_adrs[29]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.461       6.994         s00_axi_araddr[29]
 HMEMC_16_1/SRB_IOL35_TX_DATA[2]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[29]

 Data arrival time                                                   6.994         Logic Levels: 0  
                                                                                   Logic: 0.223ns(32.602%), Route: 0.461ns(67.398%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860       7.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.839       6.594                          
 clock uncertainty                                       0.000       6.594                          

 Hold time                                               0.128       6.722                          

 Data required time                                                  6.722                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.722                          
 Data arrival time                                                  -6.994                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.272                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[9]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.346  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.297
  Launch Clock Delay      :  3.951
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.815       3.951         cmos_pclk_g      
 CLMA_118_92/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/opit_0_L5Q_perm/CLK

 CLMA_118_92/Q3                    tco                   0.261       4.212 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.884       5.096         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [9]
 CLMA_126_108/M1                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[9]/opit_0/D

 Data arrival time                                                   5.096         Logic Levels: 0  
                                                                                   Logic: 0.261ns(22.795%), Route: 0.884ns(77.205%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.563      16.297         ntclkbufg_1      
 CLMA_126_108/CLK                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[9]/opit_0/CLK
 clock pessimism                                         0.000      16.297                          
 clock uncertainty                                      -0.150      16.147                          

 Setup time                                             -0.067      16.080                          

 Data required time                                                 16.080                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.080                          
 Data arrival time                                                  -5.096                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.984                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[10]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.314  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.281
  Launch Clock Delay      :  3.967
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.831       3.967         cmos_pclk_g      
 CLMA_126_100/CLK                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[10]/opit_0_L5Q_perm/CLK

 CLMA_126_100/Q1                   tco                   0.261       4.228 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.582       4.810         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [10]
 CLMA_118_101/M0                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[10]/opit_0/D

 Data arrival time                                                   4.810         Logic Levels: 0  
                                                                                   Logic: 0.261ns(30.961%), Route: 0.582ns(69.039%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.547      16.281         ntclkbufg_1      
 CLMA_118_101/CLK                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[10]/opit_0/CLK
 clock pessimism                                         0.000      16.281                          
 clock uncertainty                                      -0.150      16.131                          

 Setup time                                             -0.067      16.064                          

 Data required time                                                 16.064                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.064                          
 Data arrival time                                                  -4.810                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.254                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/write_addr_index[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[1]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.331  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.305
  Launch Clock Delay      :  3.974
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.838       3.974         cmos_pclk_g      
 CLMA_38_136/CLK                                                           r       cmos_write_req_gen_m0/write_addr_index[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_136/Q1                    tco                   0.261       4.235 r       cmos_write_req_gen_m0/write_addr_index[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.589       4.824         write_addr_index[1]
 CLMA_30_132/M1                                                            r       frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[1]/opit_0_inv/D

 Data arrival time                                                   4.824         Logic Levels: 0  
                                                                                   Logic: 0.261ns(30.706%), Route: 0.589ns(69.294%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.571      16.305         ntclkbufg_1      
 CLMA_30_132/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[1]/opit_0_inv/CLK
 clock pessimism                                         0.000      16.305                          
 clock uncertainty                                      -0.150      16.155                          

 Setup time                                             -0.067      16.088                          

 Data required time                                                 16.088                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.088                          
 Data arrival time                                                  -4.824                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.264                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    4.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.388
  Launch Clock Delay      :  3.361
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.537       3.361         cmos_pclk_g      
 CLMA_118_92/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/CLK

 CLMA_118_92/Q2                    tco                   0.224       3.585 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.138       3.723         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [6]
 CLMA_118_93/M3                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/D

 Data arrival time                                                   3.723         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.878%), Route: 0.138ns(38.122%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.815       7.388         ntclkbufg_1      
 CLMA_118_93/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/CLK
 clock pessimism                                         0.000       7.388                          
 clock uncertainty                                       0.150       7.538                          

 Hold time                                              -0.012       7.526                          

 Data required time                                                  7.526                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.526                          
 Data arrival time                                                  -3.723                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.803                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    4.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.388
  Launch Clock Delay      :  3.361
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.537       3.361         cmos_pclk_g      
 CLMA_118_92/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/CLK

 CLMA_118_92/Q0                    tco                   0.224       3.585 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.138       3.723         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [3]
 CLMA_118_93/M2                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/D

 Data arrival time                                                   3.723         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.878%), Route: 0.138ns(38.122%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.815       7.388         ntclkbufg_1      
 CLMA_118_93/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/CLK
 clock pessimism                                         0.000       7.388                          
 clock uncertainty                                       0.150       7.538                          

 Hold time                                              -0.012       7.526                          

 Data required time                                                  7.526                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.526                          
 Data arrival time                                                  -3.723                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.803                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[4]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    4.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.398
  Launch Clock Delay      :  3.366
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.542       3.366         cmos_pclk_g      
 CLMA_118_96/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[4]/opit_0_L5Q_perm/CLK

 CLMA_118_96/Q0                    tco                   0.223       3.589 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.162       3.751         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [4]
 CLMA_118_101/M2                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[4]/opit_0/D

 Data arrival time                                                   3.751         Logic Levels: 0  
                                                                                   Logic: 0.223ns(57.922%), Route: 0.162ns(42.078%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.825       7.398         ntclkbufg_1      
 CLMA_118_101/CLK                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[4]/opit_0/CLK
 clock pessimism                                         0.000       7.398                          
 clock uncertainty                                       0.150       7.548                          

 Hold time                                              -0.016       7.532                          

 Data required time                                                  7.532                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.532                          
 Data arrival time                                                  -3.751                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.781                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.503  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.250
  Launch Clock Delay      :  7.351
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 B5                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.085         sys_clk          
 IOBD_0_298/DIN                    td                    1.100     201.185 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.185         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067     201.252 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304     202.556         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     202.556 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006     204.562         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521     205.083 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477     205.560         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     205.560 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.783     207.343         video_clk        
 CLMS_46_65/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/CLK

 CLMS_46_65/Q3                     tco                   0.261     207.604 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.937     208.541         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [8]
 CLMA_30_68/M0                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/D

 Data arrival time                                                 208.541         Logic Levels: 0  
                                                                                   Logic: 0.261ns(21.786%), Route: 0.937ns(78.214%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 B5                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935     201.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056     201.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108     202.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     202.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690     203.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447     204.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405     204.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000     204.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.516     206.250         ntclkbufg_1      
 CLMA_30_68/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/CLK
 clock pessimism                                         0.598     206.848                          
 clock uncertainty                                      -0.150     206.698                          

 Setup time                                             -0.067     206.631                          

 Data required time                                                206.631                          
----------------------------------------------------------------------------------------------------
 Data required time                                                206.631                          
 Data arrival time                                                -208.541                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.910                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[10]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.501  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.249
  Launch Clock Delay      :  7.348
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 B5                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.085         sys_clk          
 IOBD_0_298/DIN                    td                    1.100     201.185 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.185         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067     201.252 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304     202.556         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     202.556 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006     204.562         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521     205.083 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477     205.560         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     205.560 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.780     207.340         video_clk        
 CLMA_42_64/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/CLK

 CLMA_42_64/Q1                     tco                   0.261     207.601 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.646     208.247         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [10]
 CLMA_38_72/M2                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[10]/opit_0/D

 Data arrival time                                                 208.247         Logic Levels: 0  
                                                                                   Logic: 0.261ns(28.776%), Route: 0.646ns(71.224%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 B5                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935     201.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056     201.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108     202.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     202.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690     203.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447     204.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405     204.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000     204.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.515     206.249         ntclkbufg_1      
 CLMA_38_72/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[10]/opit_0/CLK
 clock pessimism                                         0.598     206.847                          
 clock uncertainty                                      -0.150     206.697                          

 Setup time                                             -0.067     206.630                          

 Data required time                                                206.630                          
----------------------------------------------------------------------------------------------------
 Data required time                                                206.630                          
 Data arrival time                                                -208.247                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.617                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[9]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.500  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.250
  Launch Clock Delay      :  7.348
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 B5                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.085         sys_clk          
 IOBD_0_298/DIN                    td                    1.100     201.185 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.185         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067     201.252 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304     202.556         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     202.556 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006     204.562         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521     205.083 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477     205.560         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     205.560 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.780     207.340         video_clk        
 CLMA_42_64/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/CLK

 CLMA_42_64/Q0                     tco                   0.261     207.601 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.592     208.193         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [9]
 CLMA_30_68/M1                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[9]/opit_0/D

 Data arrival time                                                 208.193         Logic Levels: 0  
                                                                                   Logic: 0.261ns(30.598%), Route: 0.592ns(69.402%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 B5                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935     201.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056     201.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108     202.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     202.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690     203.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447     204.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405     204.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000     204.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.516     206.250         ntclkbufg_1      
 CLMA_30_68/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[9]/opit_0/CLK
 clock pessimism                                         0.598     206.848                          
 clock uncertainty                                      -0.150     206.698                          

 Setup time                                             -0.067     206.631                          

 Data required time                                                206.631                          
----------------------------------------------------------------------------------------------------
 Data required time                                                206.631                          
 Data arrival time                                                -208.193                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.562                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.527  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.432
  Launch Clock Delay      :  6.307
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.578       6.307         video_clk        
 CLMA_50_121/CLK                                                           r       video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/CLK

 CLMA_50_121/Q0                    tco                   0.223       6.530 f       video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.160       6.690         read_req         
 CLMS_54_121/M0                                                            f       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/D

 Data arrival time                                                   6.690         Logic Levels: 0  
                                                                                   Logic: 0.223ns(58.225%), Route: 0.160ns(41.775%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.859       7.432         ntclkbufg_1      
 CLMS_54_121/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/CLK
 clock pessimism                                        -0.598       6.834                          
 clock uncertainty                                       0.150       6.984                          

 Hold time                                              -0.016       6.968                          

 Data required time                                                  6.968                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.968                          
 Data arrival time                                                  -6.690                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.278                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.521  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.353
  Launch Clock Delay      :  6.234
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.505       6.234         video_clk        
 CLMS_46_65/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/CLK

 CLMS_46_65/Q1                     tco                   0.223       6.457 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.244       6.701         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [6]
 CLMA_42_65/M0                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/D

 Data arrival time                                                   6.701         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.752%), Route: 0.244ns(52.248%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.780       7.353         ntclkbufg_1      
 CLMA_42_65/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/CLK
 clock pessimism                                        -0.598       6.755                          
 clock uncertainty                                       0.150       6.905                          

 Hold time                                              -0.016       6.889                          

 Data required time                                                  6.889                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.889                          
 Data arrival time                                                  -6.701                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.188                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.521  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.353
  Launch Clock Delay      :  6.234
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.505       6.234         video_clk        
 CLMS_46_65/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/CLK

 CLMS_46_65/Q0                     tco                   0.223       6.457 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.254       6.711         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [7]
 CLMA_42_65/M2                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/D

 Data arrival time                                                   6.711         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.751%), Route: 0.254ns(53.249%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.780       7.353         ntclkbufg_1      
 CLMA_42_65/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/CLK
 clock pessimism                                        -0.598       6.755                          
 clock uncertainty                                       0.150       6.905                          

 Hold time                                              -0.016       6.889                          

 Data required time                                                  6.889                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.889                          
 Data arrival time                                                  -6.711                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.178                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[4]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.303
  Launch Clock Delay      :  7.412
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.842       7.412         ntclkbufg_0      
 CLMA_26_16/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_26_16/Q3                     tco                   0.261       7.673 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=167)      1.218       8.891         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3]
 CLMA_30_57/Y2                     td                    0.389       9.280 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.430       9.710         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N23512
 CLMA_30_53/Y0                     td                    0.164       9.874 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.742      10.616         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMS_26_37/Y2                     td                    0.165      10.781 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[3]_3/gateop_perm/Z
                                   net (fanout=40)       1.554      12.335         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N19863
 CLMS_38_93/Y1                     td                    0.276      12.611 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[4]/gateop_perm/Z
                                   net (fanout=1)        1.411      14.022         u_ipsl_hmic_h_top/ddrc_paddr [4]
 HMEMC_16_1/SRB_IOL4_TX_DATA[5]                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[4]

 Data arrival time                                                  14.022         Logic Levels: 4  
                                                                                   Logic: 1.255ns(18.986%), Route: 5.355ns(81.014%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.572      26.303         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.065      27.368                          
 clock uncertainty                                      -0.150      27.218                          

 Setup time                                             -1.855      25.363                          

 Data required time                                                 25.363                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.363                          
 Data arrival time                                                 -14.022                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[9]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.303
  Launch Clock Delay      :  7.412
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.842       7.412         ntclkbufg_0      
 CLMA_26_16/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_26_16/Q3                     tco                   0.261       7.673 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=167)      1.218       8.891         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3]
 CLMA_30_57/Y2                     td                    0.389       9.280 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.430       9.710         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N23512
 CLMA_30_53/Y0                     td                    0.164       9.874 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.742      10.616         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMS_26_37/Y2                     td                    0.165      10.781 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[3]_3/gateop_perm/Z
                                   net (fanout=40)       1.397      12.178         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N19863
 CLMA_38_80/Y2                     td                    0.284      12.462 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[9]/gateop_perm/Z
                                   net (fanout=1)        1.402      13.864         u_ipsl_hmic_h_top/ddrc_paddr [9]
 HMEMC_16_1/SRB_IOL4_MIPI_SW_DYN_I                                         r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[9]

 Data arrival time                                                  13.864         Logic Levels: 4  
                                                                                   Logic: 1.263ns(19.575%), Route: 5.189ns(80.425%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.572      26.303         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.065      27.368                          
 clock uncertainty                                      -0.150      27.218                          

 Setup time                                             -1.805      25.413                          

 Data required time                                                 25.413                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.413                          
 Data arrival time                                                 -13.864                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.549                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PWDATA[10]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.303
  Launch Clock Delay      :  7.412
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.842       7.412         ntclkbufg_0      
 CLMA_26_16/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_26_16/Q3                     tco                   0.261       7.673 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=167)      1.218       8.891         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3]
 CLMA_30_57/Y2                     td                    0.389       9.280 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.430       9.710         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N23512
 CLMA_30_53/Y0                     td                    0.164       9.874 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.742      10.616         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMS_26_37/Y2                     td                    0.165      10.781 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[3]_3/gateop_perm/Z
                                   net (fanout=40)       1.559      12.340         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N19863
 CLMS_38_89/Y1                     td                    0.276      12.616 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65[10]/gateop_perm/Z
                                   net (fanout=1)        1.421      14.037         u_ipsl_hmic_h_top/ddrc_pwdata [10]
 HMEMC_16_1/SRB_IOL3_TX_DATA[2]                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PWDATA[10]

 Data arrival time                                                  14.037         Logic Levels: 4  
                                                                                   Logic: 1.255ns(18.943%), Route: 5.370ns(81.057%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.572      26.303         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.065      27.368                          
 clock uncertainty                                      -0.150      27.218                          

 Setup time                                             -1.045      26.173                          

 Data required time                                                 26.173                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.173                          
 Data arrival time                                                 -14.037                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.136                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_d1[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_now[0]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.383
  Launch Clock Delay      :  6.266
  Clock Pessimism Removal :  -1.084

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.535       6.266         ntclkbufg_0      
 CLMA_38_32/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_d1[0]/opit_0_inv/CLK

 CLMA_38_32/Q2                     tco                   0.224       6.490 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_d1[0]/opit_0_inv/Q
                                   net (fanout=3)        0.139       6.629         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_d1 [0]
 CLMS_38_33/M0                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_now[0]/opit_0_inv/D

 Data arrival time                                                   6.629         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.708%), Route: 0.139ns(38.292%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.813       7.383         ntclkbufg_0      
 CLMS_38_33/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_now[0]/opit_0_inv/CLK
 clock pessimism                                        -1.084       6.299                          
 clock uncertainty                                       0.000       6.299                          

 Hold time                                              -0.012       6.287                          

 Data required time                                                  6.287                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.287                          
 Data arrival time                                                  -6.629                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[7]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[7]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.389
  Launch Clock Delay      :  6.272
  Clock Pessimism Removal :  -1.084

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.541       6.272         ntclkbufg_0      
 CLMS_54_33/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[7]/opit_0_inv/CLK

 CLMS_54_33/Q0                     tco                   0.224       6.496 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[7]/opit_0_inv/Q
                                   net (fanout=3)        0.141       6.637         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [7]
 CLMA_54_32/M2                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[7]/opit_0_inv/D

 Data arrival time                                                   6.637         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.370%), Route: 0.141ns(38.630%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.819       7.389         ntclkbufg_0      
 CLMA_54_32/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[7]/opit_0_inv/CLK
 clock pessimism                                        -1.084       6.305                          
 clock uncertainty                                       0.000       6.305                          

 Hold time                                              -0.012       6.293                          

 Data required time                                                  6.293                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.293                          
 Data arrival time                                                  -6.637                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[5]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[5]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.389
  Launch Clock Delay      :  6.272
  Clock Pessimism Removal :  -1.084

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.541       6.272         ntclkbufg_0      
 CLMS_54_33/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[5]/opit_0_inv/CLK

 CLMS_54_33/Q1                     tco                   0.224       6.496 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[5]/opit_0_inv/Q
                                   net (fanout=3)        0.141       6.637         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [5]
 CLMA_54_32/M0                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[5]/opit_0_inv/D

 Data arrival time                                                   6.637         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.370%), Route: 0.141ns(38.630%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.819       7.389         ntclkbufg_0      
 CLMA_54_32/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[5]/opit_0_inv/CLK
 clock pessimism                                        -1.084       6.305                          
 clock uncertainty                                       0.000       6.305                          

 Hold time                                              -0.012       6.293                          

 Data required time                                                  6.293                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.293                          
 Data arrival time                                                  -6.637                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.267
  Launch Clock Delay      :  5.904
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      16.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      17.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006      19.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541      20.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      20.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      20.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      20.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      22.308 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.226      23.534         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_30_41/Y1                     td                    0.276      23.810 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.377      24.187         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
 CLMA_30_36/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  24.187         Logic Levels: 1  
                                                                                   Logic: 1.680ns(51.173%), Route: 1.603ns(48.827%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.536      26.267         ntclkbufg_0      
 CLMA_30_36/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.688      26.955                          
 clock uncertainty                                      -0.150      26.805                          

 Setup time                                             -0.277      26.528                          

 Data required time                                                 26.528                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.528                          
 Data arrival time                                                 -24.187                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.267
  Launch Clock Delay      :  5.904
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      16.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      17.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006      19.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541      20.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      20.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      20.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      20.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      22.308 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.226      23.534         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_30_41/Y1                     td                    0.276      23.810 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.377      24.187         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
 CLMA_30_36/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  24.187         Logic Levels: 1  
                                                                                   Logic: 1.680ns(51.173%), Route: 1.603ns(48.827%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.536      26.267         ntclkbufg_0      
 CLMA_30_36/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.688      26.955                          
 clock uncertainty                                      -0.150      26.805                          

 Setup time                                             -0.277      26.528                          

 Data required time                                                 26.528                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.528                          
 Data arrival time                                                 -24.187                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.267
  Launch Clock Delay      :  5.904
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      16.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      17.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006      19.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541      20.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      20.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      20.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      20.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      22.308 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.226      23.534         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_30_41/Y1                     td                    0.276      23.810 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.377      24.187         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
 CLMA_30_36/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  24.187         Logic Levels: 1  
                                                                                   Logic: 1.680ns(51.173%), Route: 1.603ns(48.827%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.536      26.267         ntclkbufg_0      
 CLMA_30_36/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.688      26.955                          
 clock uncertainty                                      -0.150      26.805                          

 Setup time                                             -0.277      26.528                          

 Data required time                                                 26.528                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.528                          
 Data arrival time                                                 -24.187                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.669  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.372
  Launch Clock Delay      :  5.015
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459      24.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      24.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[4]   tco                   1.092      26.107 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_REQ
                                   net (fanout=1)        0.679      26.786         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
 CLMS_26_49/M2                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/D

 Data arrival time                                                  26.786         Logic Levels: 0  
                                                                                   Logic: 1.092ns(61.660%), Route: 0.679ns(38.340%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      21.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      21.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      22.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006      24.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523      25.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      25.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      25.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.802      27.372         ntclkbufg_0      
 CLMS_26_49/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/CLK
 clock pessimism                                        -0.688      26.684                          
 clock uncertainty                                       0.150      26.834                          

 Hold time                                              -0.016      26.818                          

 Data required time                                                 26.818                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.818                          
 Data arrival time                                                 -26.786                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.032                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.666  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.369
  Launch Clock Delay      :  5.015
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459      24.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      24.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   1.030      26.045 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        0.692      26.737         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMA_30_49/A0                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  26.737         Logic Levels: 0  
                                                                                   Logic: 1.030ns(59.814%), Route: 0.692ns(40.186%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      21.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      21.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      22.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006      24.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523      25.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      25.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      25.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.799      27.369         ntclkbufg_0      
 CLMA_30_49/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.688      26.681                          
 clock uncertainty                                       0.150      26.831                          

 Hold time                                              -0.125      26.706                          

 Data required time                                                 26.706                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.706                          
 Data arrival time                                                 -26.737                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.031                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.681  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.384
  Launch Clock Delay      :  5.015
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459      24.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      24.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.075      26.090 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.873      26.963         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_30_36/A0                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  26.963         Logic Levels: 0  
                                                                                   Logic: 1.075ns(55.185%), Route: 0.873ns(44.815%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      21.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      21.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      22.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006      24.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523      25.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      25.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      25.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.814      27.384         ntclkbufg_0      
 CLMA_30_36/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.688      26.696                          
 clock uncertainty                                       0.150      26.846                          

 Hold time                                              -0.125      26.721                          

 Data required time                                                 26.721                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.721                          
 Data arrival time                                                 -26.963                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.242                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.079
  Launch Clock Delay      :  5.969
  Clock Pessimism Removal :  0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       5.969         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.464       6.433 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.433         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.433         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       3.528 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.528         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       3.584 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       4.692         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       4.692 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       6.382         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       6.841 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.255         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.515 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.579         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.889       8.468                          
 clock uncertainty                                      -0.150       8.318                          

 Setup time                                             -0.120       8.198                          

 Data required time                                                  8.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.198                          
 Data arrival time                                                  -6.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.765                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.079
  Launch Clock Delay      :  5.969
  Clock Pessimism Removal :  0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       5.969         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.464       6.433 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.433         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.433         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       3.528 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.528         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       3.584 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       4.692         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       4.692 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       6.382         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       6.841 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.255         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.515 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.579         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.889       8.468                          
 clock uncertainty                                      -0.150       8.318                          

 Setup time                                             -0.120       8.198                          

 Data required time                                                  8.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.198                          
 Data arrival time                                                  -6.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.765                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.079
  Launch Clock Delay      :  5.969
  Clock Pessimism Removal :  0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       5.969         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.464       6.433 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.433         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.433         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       3.528 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.528         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       3.584 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       4.692         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       4.692 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       6.382         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       6.841 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.255         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.515 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.579         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.889       8.468                          
 clock uncertainty                                      -0.150       8.318                          

 Setup time                                             -0.120       8.198                          

 Data required time                                                  8.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.198                          
 Data arrival time                                                  -6.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.765                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.992
  Launch Clock Delay      :  5.068
  Clock Pessimism Removal :  -0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       4.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       4.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.068         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.376       5.444 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.444         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.444         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       5.992         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.889       5.103                          
 clock uncertainty                                       0.000       5.103                          

 Hold time                                              -0.074       5.029                          

 Data required time                                                  5.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.029                          
 Data arrival time                                                  -5.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.992
  Launch Clock Delay      :  5.068
  Clock Pessimism Removal :  -0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       4.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       4.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.068         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.376       5.444 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.444         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.444         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       5.992         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.889       5.103                          
 clock uncertainty                                       0.000       5.103                          

 Hold time                                              -0.074       5.029                          

 Data required time                                                  5.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.029                          
 Data arrival time                                                  -5.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.992
  Launch Clock Delay      :  5.068
  Clock Pessimism Removal :  -0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       4.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       4.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.068         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.376       5.444 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.444         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.444         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       5.992         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.889       5.103                          
 clock uncertainty                                       0.000       5.103                          

 Hold time                                              -0.074       5.029                          

 Data required time                                                  5.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.029                          
 Data arrival time                                                  -5.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.660  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.015
  Launch Clock Delay      :  7.363
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.793       7.363         ntclkbufg_0      
 CLMA_38_48/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK

 CLMA_38_48/Q1                     tco                   0.261       7.624 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/Q
                                   net (fanout=1)        0.985       8.609         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   8.609         Logic Levels: 0  
                                                                                   Logic: 0.261ns(20.947%), Route: 0.985ns(79.053%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       6.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       6.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       7.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       7.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       8.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       9.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      10.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      10.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.688      10.703                          
 clock uncertainty                                      -0.150      10.553                          

 Setup time                                             -0.568       9.985                          

 Data required time                                                  9.985                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.985                          
 Data arrival time                                                  -8.609                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.376                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.660  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.015
  Launch Clock Delay      :  7.363
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.793       7.363         ntclkbufg_0      
 CLMA_38_48/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_48/Q0                     tco                   0.261       7.624 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.903       8.527         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   8.527         Logic Levels: 0  
                                                                                   Logic: 0.261ns(22.423%), Route: 0.903ns(77.577%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       6.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       6.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       7.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       7.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       8.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       9.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      10.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      10.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.688      10.703                          
 clock uncertainty                                      -0.150      10.553                          

 Setup time                                             -0.564       9.989                          

 Data required time                                                  9.989                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.989                          
 Data arrival time                                                  -8.527                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.462                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training_d/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.664  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.015
  Launch Clock Delay      :  7.367
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.797       7.367         ntclkbufg_0      
 CLMA_26_52/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training_d/opit_0_inv/CLK

 CLMA_26_52/Q3                     tco                   0.261       7.628 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training_d/opit_0_inv/Q
                                   net (fanout=1)        0.774       8.402         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training_d
 CLMS_26_81/Y0                     td                    0.282       8.684 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/N20/gateop_perm/Z
                                   net (fanout=1)        0.416       9.100         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                   9.100         Logic Levels: 1  
                                                                                   Logic: 0.543ns(31.333%), Route: 1.190ns(68.667%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       6.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       6.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       7.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       7.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       8.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       9.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      10.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      10.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.688      10.703                          
 clock uncertainty                                      -0.150      10.553                          

 Setup time                                              0.031      10.584                          

 Data required time                                                 10.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.584                          
 Data arrival time                                                  -9.100                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.484                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.904
  Launch Clock Delay      :  6.252
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.521       6.252         ntclkbufg_0      
 CLMA_30_49/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/CLK

 CLMA_30_49/Q0                     tco                   0.223       6.475 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.567       7.042         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_start
 HMEMC_16_1/SRB_IOL22_MIPI_SW_DYN_I
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE

 Data arrival time                                                   7.042         Logic Levels: 0  
                                                                                   Logic: 0.223ns(28.228%), Route: 0.567ns(71.772%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.688       5.216                          
 clock uncertainty                                       0.150       5.366                          

 Hold time                                               0.681       6.047                          

 Data required time                                                  6.047                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.047                          
 Data arrival time                                                  -7.042                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.995                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_ack_training/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_ACK
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.904
  Launch Clock Delay      :  6.267
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.536       6.267         ntclkbufg_0      
 CLMA_30_37/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_ack_training/opit_0_inv_L5Q_perm/CLK

 CLMA_30_37/Q3                     tco                   0.223       6.490 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_ack_training/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.539       7.029         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[5]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_ACK

 Data arrival time                                                   7.029         Logic Levels: 0  
                                                                                   Logic: 0.223ns(29.265%), Route: 0.539ns(70.735%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.688       5.216                          
 clock uncertainty                                       0.150       5.366                          

 Hold time                                               0.659       6.025                          

 Data required time                                                  6.025                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.025                          
 Data arrival time                                                  -7.029                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.004                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.904
  Launch Clock Delay      :  6.256
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.525       6.256         ntclkbufg_0      
 CLMA_38_40/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_40/Q0                     tco                   0.223       6.479 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.687       7.166         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_h [0]
 HMEMC_16_1/SRB_IOL23_IODLY_CTRL[0]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]

 Data arrival time                                                   7.166         Logic Levels: 0  
                                                                                   Logic: 0.223ns(24.505%), Route: 0.687ns(75.495%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.688       5.216                          
 clock uncertainty                                       0.150       5.366                          

 Hold time                                               0.683       6.049                          

 Data required time                                                  6.049                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.049                          
 Data arrival time                                                  -7.166                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.117                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_2/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.212  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.798
  Launch Clock Delay      :  7.382
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.812       7.382         ntclkbufg_0      
 CLMA_26_40/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_40/Q3                     tco                   0.261       7.643 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=73)       6.120      13.763         nt_ddr_init_done 
 CLMA_142_368/RS                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_2/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  13.763         Logic Levels: 0  
                                                                                   Logic: 0.261ns(4.090%), Route: 6.120ns(95.910%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.606      23.798         sys_clk_g        
 CLMA_142_368/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.372      24.170                          
 clock uncertainty                                      -0.050      24.120                          

 Recovery time                                          -0.277      23.843                          

 Data required time                                                 23.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.843                          
 Data arrival time                                                 -13.763                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.080                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_10/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.212  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.798
  Launch Clock Delay      :  7.382
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.812       7.382         ntclkbufg_0      
 CLMA_26_40/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_40/Q3                     tco                   0.261       7.643 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=73)       6.120      13.763         nt_ddr_init_done 
 CLMA_142_368/RS                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_10/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  13.763         Logic Levels: 0  
                                                                                   Logic: 0.261ns(4.090%), Route: 6.120ns(95.910%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.606      23.798         sys_clk_g        
 CLMA_142_368/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_10/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.372      24.170                          
 clock uncertainty                                      -0.050      24.120                          

 Recovery time                                          -0.277      23.843                          

 Data required time                                                 23.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.843                          
 Data arrival time                                                 -13.763                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.080                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.212  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.798
  Launch Clock Delay      :  7.382
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.812       7.382         ntclkbufg_0      
 CLMA_26_40/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_40/Q3                     tco                   0.261       7.643 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=73)       6.119      13.762         nt_ddr_init_done 
 CLMS_142_369/RS                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  13.762         Logic Levels: 0  
                                                                                   Logic: 0.261ns(4.091%), Route: 6.119ns(95.909%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.606      23.798         sys_clk_g        
 CLMS_142_369/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.372      24.170                          
 clock uncertainty                                      -0.050      24.120                          

 Recovery time                                          -0.277      23.843                          

 Data required time                                                 23.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.843                          
 Data arrival time                                                 -13.762                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.081                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/txr[4]/opit_0_inv_MUX4TO1Q/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.227  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.410
  Launch Clock Delay      :  6.265
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.534       6.265         ntclkbufg_0      
 CLMA_26_40/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_40/Q3                     tco                   0.223       6.488 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=73)       2.609       9.097         nt_ddr_init_done 
 CLMA_26_340/RS                                                            f       i2c_config_m0/i2c_master_top_m0/txr[4]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   9.097         Logic Levels: 0  
                                                                                   Logic: 0.223ns(7.874%), Route: 2.609ns(92.126%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.846       4.410         sys_clk_g        
 CLMA_26_340/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/txr[4]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.372       4.038                          
 clock uncertainty                                       0.050       4.088                          

 Removal time                                           -0.211       3.877                          

 Data required time                                                  3.877                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.877                          
 Data arrival time                                                  -9.097                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.220                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/txr[3]/opit_0_inv_MUX4TO1Q/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.266  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.371
  Launch Clock Delay      :  6.265
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.534       6.265         ntclkbufg_0      
 CLMA_26_40/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_40/Q3                     tco                   0.223       6.488 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=73)       2.643       9.131         nt_ddr_init_done 
 CLMS_46_301/RS                                                            f       i2c_config_m0/i2c_master_top_m0/txr[3]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   9.131         Logic Levels: 0  
                                                                                   Logic: 0.223ns(7.781%), Route: 2.643ns(92.219%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.807       4.371         sys_clk_g        
 CLMS_46_301/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/txr[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.372       3.999                          
 clock uncertainty                                       0.050       4.049                          

 Removal time                                           -0.211       3.838                          

 Data required time                                                  3.838                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.838                          
 Data arrival time                                                  -9.131                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.293                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/txr[5]/opit_0_inv_MUX4TO1Q/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.460
  Launch Clock Delay      :  6.265
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.534       6.265         ntclkbufg_0      
 CLMA_26_40/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_40/Q3                     tco                   0.223       6.488 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=73)       3.616      10.104         nt_ddr_init_done 
 CLMA_82_369/RS                                                            f       i2c_config_m0/i2c_master_top_m0/txr[5]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                  10.104         Logic Levels: 0  
                                                                                   Logic: 0.223ns(5.809%), Route: 3.616ns(94.191%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.896       4.460         sys_clk_g        
 CLMA_82_369/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/txr[5]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.372       4.088                          
 clock uncertainty                                       0.050       4.138                          

 Removal time                                           -0.211       3.927                          

 Data required time                                                  3.927                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.927                          
 Data arrival time                                                 -10.104                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.177                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/RS
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -4.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.362
  Launch Clock Delay      :  7.430
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.857       7.430         ntclkbufg_1      
 CLMA_26_128/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_128/Q3                    tco                   0.261       7.691 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       2.630      10.321         frame_read_write_m0/write_fifo_aclr
 CLMS_126_89/RS                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  10.321         Logic Levels: 0  
                                                                                   Logic: 0.261ns(9.028%), Route: 2.630ns(90.972%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.538      13.362         cmos_pclk_g      
 CLMS_126_89/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000      13.362                          
 clock uncertainty                                      -0.050      13.312                          

 Recovery time                                          -0.277      13.035                          

 Data required time                                                 13.035                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.035                          
 Data arrival time                                                 -10.321                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.714                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/RS
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -4.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.362
  Launch Clock Delay      :  7.430
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.857       7.430         ntclkbufg_1      
 CLMA_26_128/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_128/Q3                    tco                   0.261       7.691 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       2.630      10.321         frame_read_write_m0/write_fifo_aclr
 CLMS_126_89/RS                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  10.321         Logic Levels: 0  
                                                                                   Logic: 0.261ns(9.028%), Route: 2.630ns(90.972%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.538      13.362         cmos_pclk_g      
 CLMS_126_89/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000      13.362                          
 clock uncertainty                                      -0.050      13.312                          

 Recovery time                                          -0.277      13.035                          

 Data required time                                                 13.035                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.035                          
 Data arrival time                                                 -10.321                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.714                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/RS
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -4.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  7.430
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.857       7.430         ntclkbufg_1      
 CLMA_26_128/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_128/Q3                    tco                   0.261       7.691 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       2.598      10.289         frame_read_write_m0/write_fifo_aclr
 CLMA_126_100/RS                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/RS

 Data arrival time                                                  10.289         Logic Levels: 0  
                                                                                   Logic: 0.261ns(9.129%), Route: 2.598ns(90.871%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.553      13.377         cmos_pclk_g      
 CLMA_126_100/CLK                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      13.377                          
 clock uncertainty                                      -0.050      13.327                          

 Recovery time                                          -0.277      13.050                          

 Data required time                                                 13.050                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.050                          
 Data arrival time                                                 -10.289                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.761                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[4]/opit_0_L5Q_perm/RS
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.357  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.956
  Launch Clock Delay      :  6.313
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.579       6.313         ntclkbufg_1      
 CLMA_26_128/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_128/Q3                    tco                   0.223       6.536 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       1.612       8.148         frame_read_write_m0/write_fifo_aclr
 CLMA_118_92/RSCO                  td                    0.113       8.261 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.261         _N271            
 CLMA_118_96/RSCI                                                          f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.261         Logic Levels: 1  
                                                                                   Logic: 0.336ns(17.248%), Route: 1.612ns(82.752%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.820       3.956         cmos_pclk_g      
 CLMA_118_96/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000       3.956                          
 clock uncertainty                                       0.050       4.006                          

 Removal time                                            0.000       4.006                          

 Data required time                                                  4.006                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.006                          
 Data arrival time                                                  -8.261                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.255                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/RS
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.357  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.956
  Launch Clock Delay      :  6.313
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.579       6.313         ntclkbufg_1      
 CLMA_26_128/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_128/Q3                    tco                   0.223       6.536 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       1.612       8.148         frame_read_write_m0/write_fifo_aclr
 CLMA_118_92/RSCO                  td                    0.113       8.261 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.261         _N271            
 CLMA_118_96/RSCI                                                          f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.261         Logic Levels: 1  
                                                                                   Logic: 0.336ns(17.248%), Route: 1.612ns(82.752%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.820       3.956         cmos_pclk_g      
 CLMA_118_96/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000       3.956                          
 clock uncertainty                                       0.050       4.006                          

 Removal time                                            0.000       4.006                          

 Data required time                                                  4.006                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.006                          
 Data arrival time                                                  -8.261                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.255                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/RS
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.357  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.956
  Launch Clock Delay      :  6.313
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.579       6.313         ntclkbufg_1      
 CLMA_26_128/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_128/Q3                    tco                   0.223       6.536 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       1.612       8.148         frame_read_write_m0/write_fifo_aclr
 CLMA_118_92/RSCO                  td                    0.113       8.261 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.261         _N271            
 CLMA_118_96/RSCI                                                          f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.261         Logic Levels: 1  
                                                                                   Logic: 0.336ns(17.248%), Route: 1.612ns(82.752%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.820       3.956         cmos_pclk_g      
 CLMA_118_96/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000       3.956                          
 clock uncertainty                                       0.050       4.006                          

 Removal time                                            0.000       4.006                          

 Data required time                                                  4.006                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.006                          
 Data arrival time                                                  -8.261                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.255                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[1]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.547  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.239
  Launch Clock Delay      :  7.384
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19031.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19031.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19032.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19034.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526   19035.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477   19035.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19035.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.811   19037.384         ntclkbufg_1      
 CLMA_50_85/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_85/Q1                     tco                   0.261   19037.645 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=41)       1.085   19038.730         frame_read_write_m0/read_fifo_aclr
 CLMA_38_52/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[1]/opit_0/RS

 Data arrival time                                               19038.730         Logic Levels: 0  
                                                                                   Logic: 0.261ns(19.391%), Route: 1.085ns(80.609%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19031.036 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.036         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19031.092 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19032.200         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.200 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19033.890         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   19034.332 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   19034.737         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19034.737 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.510   19036.247         video_clk        
 CLMA_38_52/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[1]/opit_0/CLK
 clock pessimism                                         0.598   19036.845                          
 clock uncertainty                                      -0.150   19036.695                          

 Recovery time                                          -0.277   19036.418                          

 Data required time                                              19036.418                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.418                          
 Data arrival time                                              -19038.730                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.312                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.547  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.239
  Launch Clock Delay      :  7.384
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19031.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19031.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19032.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19034.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526   19035.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477   19035.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19035.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.811   19037.384         ntclkbufg_1      
 CLMA_50_85/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_85/Q1                     tco                   0.261   19037.645 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=41)       1.085   19038.730         frame_read_write_m0/read_fifo_aclr
 CLMA_38_52/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                               19038.730         Logic Levels: 0  
                                                                                   Logic: 0.261ns(19.391%), Route: 1.085ns(80.609%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19031.036 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.036         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19031.092 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19032.200         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.200 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19033.890         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   19034.332 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   19034.737         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19034.737 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.510   19036.247         video_clk        
 CLMA_38_52/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.598   19036.845                          
 clock uncertainty                                      -0.150   19036.695                          

 Recovery time                                          -0.277   19036.418                          

 Data required time                                              19036.418                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.418                          
 Data arrival time                                              -19038.730                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.312                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.547  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.239
  Launch Clock Delay      :  7.384
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19031.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19031.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19032.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19034.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526   19035.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477   19035.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19035.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.811   19037.384         ntclkbufg_1      
 CLMA_50_85/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_85/Q1                     tco                   0.261   19037.645 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=41)       1.085   19038.730         frame_read_write_m0/read_fifo_aclr
 CLMA_38_52/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/RS

 Data arrival time                                               19038.730         Logic Levels: 0  
                                                                                   Logic: 0.261ns(19.391%), Route: 1.085ns(80.609%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19031.036 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.036         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19031.092 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19032.200         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.200 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19033.890         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   19034.332 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   19034.737         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19034.737 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.510   19036.247         video_clk        
 CLMA_38_52/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.598   19036.845                          
 clock uncertainty                                      -0.150   19036.695                          

 Recovery time                                          -0.277   19036.418                          

 Data required time                                              19036.418                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.418                          
 Data arrival time                                              -19038.730                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.312                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[7]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.506  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.371
  Launch Clock Delay      :  6.267
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19231.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19231.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19232.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19233.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447   19234.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405   19234.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19234.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.533   19236.267         ntclkbufg_1      
 CLMA_50_85/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_85/Q1                     tco                   0.223   19236.490 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=41)       0.378   19236.868         frame_read_write_m0/read_fifo_aclr
 CLMS_46_81/RS                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[7]/opit_0/RS

 Data arrival time                                               19236.868         Logic Levels: 0  
                                                                                   Logic: 0.223ns(37.105%), Route: 0.378ns(62.895%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19231.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19231.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19232.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19234.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   19235.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   19235.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19235.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.803   19237.371         video_clk        
 CLMS_46_81/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[7]/opit_0/CLK
 clock pessimism                                        -0.598   19236.773                          
 clock uncertainty                                       0.150   19236.923                          

 Removal time                                           -0.211   19236.712                          

 Data required time                                              19236.712                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.712                          
 Data arrival time                                              -19236.868                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.156                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.498  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.363
  Launch Clock Delay      :  6.267
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19231.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19231.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19232.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19233.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447   19234.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405   19234.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19234.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.533   19236.267         ntclkbufg_1      
 CLMA_50_85/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_85/Q1                     tco                   0.223   19236.490 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=41)       0.380   19236.870         frame_read_write_m0/read_fifo_aclr
 CLMA_42_76/RS                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/RS

 Data arrival time                                               19236.870         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.982%), Route: 0.380ns(63.018%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19231.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19231.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19232.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19234.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   19235.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   19235.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19235.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.795   19237.363         video_clk        
 CLMA_42_76/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/CLK
 clock pessimism                                        -0.598   19236.765                          
 clock uncertainty                                       0.150   19236.915                          

 Removal time                                           -0.211   19236.704                          

 Data required time                                              19236.704                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.704                          
 Data arrival time                                              -19236.870                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.166                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[4]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.494  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.359
  Launch Clock Delay      :  6.267
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19231.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19231.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19232.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19233.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447   19234.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405   19234.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19234.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.533   19236.267         ntclkbufg_1      
 CLMA_50_85/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_85/Q1                     tco                   0.223   19236.490 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=41)       0.380   19236.870         frame_read_write_m0/read_fifo_aclr
 CLMA_50_69/RS                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[4]/opit_0/RS

 Data arrival time                                               19236.870         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.982%), Route: 0.380ns(63.018%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19231.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19231.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19232.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19234.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   19235.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   19235.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19235.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.791   19237.359         video_clk        
 CLMA_50_69/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[4]/opit_0/CLK
 clock pessimism                                        -0.598   19236.761                          
 clock uncertainty                                       0.150   19236.911                          

 Removal time                                           -0.211   19236.700                          

 Data required time                                              19236.700                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.700                          
 Data arrival time                                              -19236.870                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.170                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[0]/opit_0_inv_A2Q20/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.301  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.290
  Launch Clock Delay      :  7.430
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.857       7.430         ntclkbufg_1      
 CLMA_26_128/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_128/Q3                    tco                   0.261       7.691 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       2.682      10.373         frame_read_write_m0/write_fifo_aclr
 CLMA_130_100/RS                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[0]/opit_0_inv_A2Q20/RS

 Data arrival time                                                  10.373         Logic Levels: 0  
                                                                                   Logic: 0.261ns(8.869%), Route: 2.682ns(91.131%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.556      16.290         ntclkbufg_1      
 CLMA_130_100/CLK                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[0]/opit_0_inv_A2Q20/CLK
 clock pessimism                                         0.839      17.129                          
 clock uncertainty                                      -0.150      16.979                          

 Recovery time                                          -0.277      16.702                          

 Data required time                                                 16.702                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.702                          
 Data arrival time                                                 -10.373                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.329                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.301  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.290
  Launch Clock Delay      :  7.430
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.857       7.430         ntclkbufg_1      
 CLMA_26_128/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_128/Q3                    tco                   0.261       7.691 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       2.682      10.373         frame_read_write_m0/write_fifo_aclr
 CLMA_130_100/RS                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  10.373         Logic Levels: 0  
                                                                                   Logic: 0.261ns(8.869%), Route: 2.682ns(91.131%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.556      16.290         ntclkbufg_1      
 CLMA_130_100/CLK                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.839      17.129                          
 clock uncertainty                                      -0.150      16.979                          

 Recovery time                                          -0.277      16.702                          

 Data required time                                                 16.702                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.702                          
 Data arrival time                                                 -10.373                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.329                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[8]/opit_0_inv_AQ/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.291  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.300
  Launch Clock Delay      :  7.430
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.857       7.430         ntclkbufg_1      
 CLMA_26_128/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_128/Q3                    tco                   0.261       7.691 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       2.682      10.373         frame_read_write_m0/write_fifo_aclr
 CLMA_130_100/RSCO                 td                    0.118      10.491 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.491         _N266            
 CLMA_130_104/RSCO                 td                    0.089      10.580 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000      10.580         _N265            
 CLMA_130_108/RSCI                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[8]/opit_0_inv_AQ/RS

 Data arrival time                                                  10.580         Logic Levels: 2  
                                                                                   Logic: 0.468ns(14.857%), Route: 2.682ns(85.143%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.566      16.300         ntclkbufg_1      
 CLMA_130_108/CLK                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[8]/opit_0_inv_AQ/CLK
 clock pessimism                                         0.839      17.139                          
 clock uncertainty                                      -0.150      16.989                          

 Recovery time                                           0.000      16.989                          

 Data required time                                                 16.989                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.989                          
 Data arrival time                                                 -10.580                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.409                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.379
  Launch Clock Delay      :  6.267
  Clock Pessimism Removal :  -1.084

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.533       6.267         ntclkbufg_1      
 CLMA_50_85/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_85/Q1                     tco                   0.223       6.490 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=41)       0.256       6.746         frame_read_write_m0/read_fifo_aclr
 CLMA_50_80/RS                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.746         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.555%), Route: 0.256ns(53.445%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.806       7.379         ntclkbufg_1      
 CLMA_50_80/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.084       6.295                          
 clock uncertainty                                       0.000       6.295                          

 Removal time                                           -0.211       6.084                          

 Data required time                                                  6.084                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.084                          
 Data arrival time                                                  -6.746                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.662                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.373
  Launch Clock Delay      :  6.267
  Clock Pessimism Removal :  -1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.533       6.267         ntclkbufg_1      
 CLMA_50_85/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_85/Q1                     tco                   0.223       6.490 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=41)       0.380       6.870         frame_read_write_m0/read_fifo_aclr
 CLMA_42_76/RSCO                   td                    0.113       6.983 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/RSOUT
                                   net (fanout=3)        0.000       6.983         _N221            
 CLMA_42_80/RSCI                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.983         Logic Levels: 1  
                                                                                   Logic: 0.336ns(46.927%), Route: 0.380ns(53.073%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.800       7.373         ntclkbufg_1      
 CLMA_42_80/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.065       6.308                          
 clock uncertainty                                       0.000       6.308                          

 Removal time                                            0.000       6.308                          

 Data required time                                                  6.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.308                          
 Data arrival time                                                  -6.983                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.675                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.373
  Launch Clock Delay      :  6.267
  Clock Pessimism Removal :  -1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.533       6.267         ntclkbufg_1      
 CLMA_50_85/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_85/Q1                     tco                   0.223       6.490 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=41)       0.380       6.870         frame_read_write_m0/read_fifo_aclr
 CLMA_42_76/RSCO                   td                    0.113       6.983 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/RSOUT
                                   net (fanout=3)        0.000       6.983         _N221            
 CLMA_42_80/RSCI                                                           f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.983         Logic Levels: 1  
                                                                                   Logic: 0.336ns(46.927%), Route: 0.380ns(53.073%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.800       7.373         ntclkbufg_1      
 CLMA_42_80/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.065       6.308                          
 clock uncertainty                                       0.000       6.308                          

 Removal time                                            0.000       6.308                          

 Data required time                                                  6.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.308                          
 Data arrival time                                                  -6.983                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.675                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.246
  Launch Clock Delay      :  7.403
  Clock Pessimism Removal :  1.084

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.833       7.403         ntclkbufg_0      
 CLMA_38_16/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_16/Q0                     tco                   0.261       7.664 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=70)       0.873       8.537         u_ipsl_hmic_h_top/global_reset_n
 CLMA_38_24/RSCO                   td                    0.128       8.665 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.665         _N1100           
 CLMA_38_28/RSCO                   td                    0.085       8.750 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       8.750         _N1099           
 CLMA_38_32/RSCO                   td                    0.085       8.835 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_d1[1]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       8.835         _N1098           
 CLMA_38_36/RSCO                   td                    0.085       8.920 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_last[1]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       8.920         _N1097           
 CLMA_38_40/RSCO                   td                    0.085       9.005 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.005         _N1096           
 CLMA_38_44/RSCO                   td                    0.085       9.090 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_last[0]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.090         _N1095           
 CLMA_38_48/RSCI                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/RS

 Data arrival time                                                   9.090         Logic Levels: 6  
                                                                                   Logic: 0.814ns(48.251%), Route: 0.873ns(51.749%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.515      26.246         ntclkbufg_0      
 CLMA_38_48/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK
 clock pessimism                                         1.084      27.330                          
 clock uncertainty                                      -0.150      27.180                          

 Recovery time                                           0.000      27.180                          

 Data required time                                                 27.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.180                          
 Data arrival time                                                  -9.090                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.090                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.246
  Launch Clock Delay      :  7.403
  Clock Pessimism Removal :  1.084

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.833       7.403         ntclkbufg_0      
 CLMA_38_16/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_16/Q0                     tco                   0.261       7.664 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=70)       0.873       8.537         u_ipsl_hmic_h_top/global_reset_n
 CLMA_38_24/RSCO                   td                    0.128       8.665 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.665         _N1100           
 CLMA_38_28/RSCO                   td                    0.085       8.750 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       8.750         _N1099           
 CLMA_38_32/RSCO                   td                    0.085       8.835 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_d1[1]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       8.835         _N1098           
 CLMA_38_36/RSCO                   td                    0.085       8.920 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_last[1]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       8.920         _N1097           
 CLMA_38_40/RSCO                   td                    0.085       9.005 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.005         _N1096           
 CLMA_38_44/RSCO                   td                    0.085       9.090 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_last[0]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.090         _N1095           
 CLMA_38_48/RSCI                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.090         Logic Levels: 6  
                                                                                   Logic: 0.814ns(48.251%), Route: 0.873ns(51.749%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.515      26.246         ntclkbufg_0      
 CLMA_38_48/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.084      27.330                          
 clock uncertainty                                      -0.150      27.180                          

 Recovery time                                           0.000      27.180                          

 Data required time                                                 27.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.180                          
 Data arrival time                                                  -9.090                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.090                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d3/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.083  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.255
  Launch Clock Delay      :  7.403
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.833       7.403         ntclkbufg_0      
 CLMA_38_16/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_16/Q0                     tco                   0.261       7.664 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=70)       1.122       8.786         u_ipsl_hmic_h_top/global_reset_n
 CLMS_26_49/RS                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d3/opit_0_inv/RS

 Data arrival time                                                   8.786         Logic Levels: 0  
                                                                                   Logic: 0.261ns(18.872%), Route: 1.122ns(81.128%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.524      26.255         ntclkbufg_0      
 CLMS_26_49/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d3/opit_0_inv/CLK
 clock pessimism                                         1.065      27.320                          
 clock uncertainty                                      -0.150      27.170                          

 Recovery time                                          -0.277      26.893                          

 Data required time                                                 26.893                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.893                          
 Data arrival time                                                  -8.786                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.107                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.407
  Launch Clock Delay      :  6.290
  Clock Pessimism Removal :  -1.084

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.559       6.290         ntclkbufg_0      
 CLMS_26_21/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/CLK

 CLMS_26_21/Q0                     tco                   0.223       6.513 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.255       6.768         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn
 CLMA_26_16/RSCO                   td                    0.104       6.872 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.872         _N1106           
 CLMA_26_20/RSCI                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.872         Logic Levels: 1  
                                                                                   Logic: 0.327ns(56.186%), Route: 0.255ns(43.814%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.837       7.407         ntclkbufg_0      
 CLMA_26_20/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -1.084       6.323                          
 clock uncertainty                                       0.000       6.323                          

 Removal time                                            0.000       6.323                          

 Data required time                                                  6.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.323                          
 Data arrival time                                                  -6.872                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.549                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[6]/opit_0_inv_AQ_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.407
  Launch Clock Delay      :  6.290
  Clock Pessimism Removal :  -1.084

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.559       6.290         ntclkbufg_0      
 CLMS_26_21/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/CLK

 CLMS_26_21/Q0                     tco                   0.223       6.513 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.255       6.768         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn
 CLMA_26_16/RSCO                   td                    0.104       6.872 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.872         _N1106           
 CLMA_26_20/RSCI                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[6]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   6.872         Logic Levels: 1  
                                                                                   Logic: 0.327ns(56.186%), Route: 0.255ns(43.814%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.837       7.407         ntclkbufg_0      
 CLMA_26_20/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[6]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -1.084       6.323                          
 clock uncertainty                                       0.000       6.323                          

 Removal time                                            0.000       6.323                          

 Data required time                                                  6.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.323                          
 Data arrival time                                                  -6.872                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.549                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[4]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.404
  Launch Clock Delay      :  6.286
  Clock Pessimism Removal :  -1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.555       6.286         ntclkbufg_0      
 CLMA_38_16/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_16/Q0                     tco                   0.223       6.509 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=70)       0.306       6.815         u_ipsl_hmic_h_top/global_reset_n
 CLMA_30_17/RSCO                   td                    0.104       6.919 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/srb_rst_dll/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       6.919         _N1110           
 CLMA_30_21/RSCI                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.919         Logic Levels: 1  
                                                                                   Logic: 0.327ns(51.659%), Route: 0.306ns(48.341%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.834       7.404         ntclkbufg_0      
 CLMA_30_21/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.065       6.339                          
 clock uncertainty                                       0.000       6.339                          

 Removal time                                            0.000       6.339                          

 Data required time                                                  6.339                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.339                          
 Data arrival time                                                  -6.919                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.580                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.812       7.382         ntclkbufg_0      
 CLMA_26_40/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_40/Q3                     tco                   0.261       7.643 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=73)       5.842      13.485         nt_ddr_init_done 
 IOL_151_366/DO                    td                    0.128      13.613 r       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      13.613         ddr_init_done_obuf/ntO
 IOBD_152_366/PAD                  td                    2.141      15.754 r       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.037      15.791         ddr_init_done    
 E12                                                                       r       ddr_init_done (port)

 Data arrival time                                                  15.791         Logic Levels: 2  
                                                                                   Logic: 2.530ns(30.087%), Route: 5.879ns(69.913%)
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : ddrphy_rst_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.829       7.399         ntclkbufg_0      
 CLMA_30_25/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_30_25/Q0                     tco                   0.261       7.660 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        2.222       9.882         nt_ddrphy_rst_done
 IOL_151_10/DO                     td                    0.128      10.010 r       ddrphy_rst_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.010         ddrphy_rst_done_obuf/ntO
 IOBD_152_10/PAD                   td                    2.141      12.151 r       ddrphy_rst_done_obuf/opit_0/O
                                   net (fanout=1)        0.082      12.233         ddrphy_rst_done  
 P13                                                                       r       ddrphy_rst_done (port)

 Data arrival time                                                  12.233         Logic Levels: 2  
                                                                                   Logic: 2.530ns(52.338%), Route: 2.304ns(47.662%)
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/opit_0_inv_L5Q_perm/CLK
Endpoint    : cmos_scl (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.875       4.439         sys_clk_g        
 CLMA_146_357/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/opit_0_inv_L5Q_perm/CLK

 CLMA_146_357/Q0                   tco                   0.261       4.700 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        2.012       6.712         i2c_config_m0/scl_padoen_o
 IOL_151_209/TO                    td                    0.129       6.841 r       i2c_config_m0.i2c_scl_tri/opit_1/T
                                   net (fanout=1)        0.000       6.841         i2c_config_m0.i2c_scl_tri/ntT
 IOBR_152_209/PAD                  tse                   2.720       9.561 f       i2c_config_m0.i2c_scl_tri/opit_0/IO
                                   net (fanout=1)        0.029       9.590         nt_cmos_scl      
 J14                                                                       f       cmos_scl (port)  

 Data arrival time                                                   9.590         Logic Levels: 2  
                                                                                   Logic: 3.110ns(60.377%), Route: 2.041ns(39.623%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R6                                                      0.000       0.000 f       pad_dq_ch0[2] (port)
                                   net (fanout=1)        0.034       0.034         nt_pad_dq_ch0[2] 
 IOBD_0_14/DIN                     td                    0.493       0.527 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_05_dut/opit_0/O
                                   net (fanout=1)        0.000       0.527         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_05_dut/ntI
 IOL_7_14/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.527         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.548%), Route: 0.034ns(6.452%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T6                                                      0.000       0.000 f       pad_dq_ch0[1] (port)
                                   net (fanout=1)        0.035       0.035         nt_pad_dq_ch0[1] 
 IOBS_0_13/DIN                     td                    0.493       0.528 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_04_dut/opit_0/O
                                   net (fanout=1)        0.000       0.528         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_04_dut/ntI
 IOL_7_13/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.528         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.371%), Route: 0.035ns(6.629%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P6                                                      0.000       0.000 f       pad_dq_ch0[7] (port)
                                   net (fanout=1)        0.036       0.036         nt_pad_dq_ch0[7] 
 IOBS_0_37/DIN                     td                    0.493       0.529 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_12_dut/opit_0/O
                                   net (fanout=1)        0.000       0.529         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_12_dut/ntI
 IOL_7_37/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.529         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.195%), Route: 0.036ns(6.805%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : i2c_config_m0/lut_index[1]/opit_0_inv_A2Q21/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/txr[0]/opit_0_inv_MUX4TO1Q/I0
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.109
  Launch Clock Delay      :  3.582
  Clock Pessimism Removal :  0.420

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.515       3.582         sys_clk_g        
 CLMS_142_341/CLK                                                          r       i2c_config_m0/lut_index[1]/opit_0_inv_A2Q21/CLK

 CLMS_142_341/Q1                   tco                   0.209       3.791 r       i2c_config_m0/lut_index[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=353)      1.842       5.633         lut_index[1]     
 CLMS_102_345/L7OUT                td                    0.281       5.914 f       lut_ov5640_rgb565_1024_768_m0/lut_data_3_0_1/LUT7_inst_perm/L7OUT
                                   net (fanout=1)        0.000       5.914         lut_ov5640_rgb565_1024_768_m0/lut_data_3_0_1/ntL7OUT
 CLMA_102_344/Y3                   td                    0.126       6.040 f       lut_ov5640_rgb565_1024_768_m0/lut_data_3_0_1/LUT8_inst_perm/Z
                                   net (fanout=1)        2.589       8.629         lut_ov5640_rgb565_1024_768_m0/_N1145
 CLMS_46_305/Y3                    td                    0.185       8.814 f       lut_ov5640_rgb565_1024_768_m0/lut_data_1[16]/gateop_perm/Z
                                   net (fanout=1)        3.554      12.368         _N14371          
 CLMA_106_336/CD                                                           f       i2c_config_m0/i2c_master_top_m0/txr[0]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                  12.368         Logic Levels: 3  
                                                                                   Logic: 0.801ns(9.117%), Route: 7.985ns(90.883%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.300      23.109         sys_clk_g        
 CLMA_106_336/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/txr[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.420      23.529                          
 clock uncertainty                                      -0.050      23.479                          

 Setup time                                             -0.123      23.356                          

 Data required time                                                 23.356                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.356                          
 Data arrival time                                                 -12.368                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.988                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/lut_index[5]/opit_0_inv_A2Q21/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/txr[5]/opit_0_inv_MUX4TO1Q/I1
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.162  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.167
  Launch Clock Delay      :  3.587
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.520       3.587         sys_clk_g        
 CLMS_142_345/CLK                                                          r       i2c_config_m0/lut_index[5]/opit_0_inv_A2Q21/CLK

 CLMS_142_345/Q1                   tco                   0.206       3.793 f       i2c_config_m0/lut_index[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=177)      3.402       7.195         lut_index[5]     
 CLMA_14_321/L7OUT                 td                    0.146       7.341 f       lut_ov5640_rgb565_1024_768_m0/lut_data_4_0_13/LUT7_inst_perm/L7OUT
                                   net (fanout=1)        0.000       7.341         lut_ov5640_rgb565_1024_768_m0/lut_data_4_0_13/ntL7OUT
 CLMA_14_320/Y3                    td                    0.126       7.467 f       lut_ov5640_rgb565_1024_768_m0/lut_data_4_0_13/LUT8_inst_perm/Z
                                   net (fanout=1)        3.662      11.129         _N1177           
 CLMS_102_361/Y1                   td                    0.272      11.401 f       i2c_config_m0/i2c_master_top_m0/N219_75[5]_1/gateop_perm/Z
                                   net (fanout=1)        0.806      12.207         i2c_config_m0/i2c_master_top_m0/_N23591
 CLMA_82_369/A1                                                            f       i2c_config_m0/i2c_master_top_m0/txr[5]/opit_0_inv_MUX4TO1Q/I1

 Data arrival time                                                  12.207         Logic Levels: 3  
                                                                                   Logic: 0.750ns(8.701%), Route: 7.870ns(91.299%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.358      23.167         sys_clk_g        
 CLMA_82_369/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/txr[5]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.258      23.425                          
 clock uncertainty                                      -0.050      23.375                          

 Setup time                                             -0.154      23.221                          

 Data required time                                                 23.221                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.221                          
 Data arrival time                                                 -12.207                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.014                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/lut_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/txr[1]/opit_0_inv_MUX8TO1Q/I1
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.114
  Launch Clock Delay      :  3.582
  Clock Pessimism Removal :  0.420

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.515       3.582         sys_clk_g        
 CLMS_142_341/CLK                                                          r       i2c_config_m0/lut_index[3]/opit_0_inv_A2Q21/CLK

 CLMS_142_341/Q3                   tco                   0.206       3.788 f       i2c_config_m0/lut_index[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=353)      2.645       6.433         lut_index[3]     
 CLMA_82_328/Y3                    td                    0.450       6.883 f       lut_ov5640_rgb565_1024_768_m0/lut_data_3_0_2/LUT8_inst_perm/Z
                                   net (fanout=1)        2.449       9.332         lut_ov5640_rgb565_1024_768_m0/_N1146
 CLMA_30_332/Y2                    td                    0.193       9.525 f       lut_ov5640_rgb565_1024_768_m0/lut_data_1[17]/gateop_perm/Z
                                   net (fanout=1)        2.060      11.585         _N14372          
 CLMA_90_329/A1                                                            f       i2c_config_m0/i2c_master_top_m0/txr[1]/opit_0_inv_MUX8TO1Q/I1

 Data arrival time                                                  11.585         Logic Levels: 2  
                                                                                   Logic: 0.849ns(10.609%), Route: 7.154ns(89.391%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.305      23.114         sys_clk_g        
 CLMA_90_329/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/txr[1]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.420      23.534                          
 clock uncertainty                                      -0.050      23.484                          

 Setup time                                             -0.188      23.296                          

 Data required time                                                 23.296                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.296                          
 Data arrival time                                                 -11.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.711                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.576
  Launch Clock Delay      :  3.123
  Clock Pessimism Removal :  -0.431

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.314       3.123         sys_clk_g        
 CLMA_146_281/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/opit_0_inv/CLK

 CLMA_146_281/Q1                   tco                   0.198       3.321 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[0]/opit_0_inv/Q
                                   net (fanout=1)        0.159       3.480         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N254 [1]
 CLMA_146_284/M0                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/opit_0_inv/D

 Data arrival time                                                   3.480         Logic Levels: 0  
                                                                                   Logic: 0.198ns(55.462%), Route: 0.159ns(44.538%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.509       3.576         sys_clk_g        
 CLMA_146_284/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL[1]/opit_0_inv/CLK
 clock pessimism                                        -0.431       3.145                          
 clock uncertainty                                       0.000       3.145                          

 Hold time                                              -0.003       3.142                          

 Data required time                                                  3.142                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.142                          
 Data arrival time                                                  -3.480                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.338                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.604
  Launch Clock Delay      :  3.146
  Clock Pessimism Removal :  -0.458

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.337       3.146         sys_clk_g        
 CLMA_146_260/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/CLK

 CLMA_146_260/Q1                   tco                   0.198       3.344 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/Q
                                   net (fanout=1)        0.140       3.484         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N255 [1]
 CLMA_146_260/M0                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/opit_0_inv/D

 Data arrival time                                                   3.484         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.537       3.604         sys_clk_g        
 CLMA_146_260/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/opit_0_inv/CLK
 clock pessimism                                        -0.458       3.146                          
 clock uncertainty                                       0.000       3.146                          

 Hold time                                              -0.003       3.143                          

 Data required time                                                  3.143                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.143                          
 Data arrival time                                                  -3.484                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA[0]/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA[1]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.572
  Launch Clock Delay      :  3.114
  Clock Pessimism Removal :  -0.458

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.305       3.114         sys_clk_g        
 CLMA_146_289/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA[0]/opit_0_inv/CLK

 CLMA_146_289/Q1                   tco                   0.198       3.312 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA[0]/opit_0_inv/Q
                                   net (fanout=2)        0.141       3.453         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N262 [1]
 CLMA_146_289/M1                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA[1]/opit_0_inv/D

 Data arrival time                                                   3.453         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.407%), Route: 0.141ns(41.593%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.505       3.572         sys_clk_g        
 CLMA_146_289/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA[1]/opit_0_inv/CLK
 clock pessimism                                        -0.458       3.114                          
 clock uncertainty                                       0.000       3.114                          

 Hold time                                              -0.003       3.111                          

 Data required time                                                  3.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.111                          
 Data arrival time                                                  -3.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L2
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -2.587  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.100
  Launch Clock Delay      :  5.945
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.469       5.945         ntclkbufg_0      
 CLMA_26_40/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_40/Q3                     tco                   0.206       6.151 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=73)       4.889      11.040         nt_ddr_init_done 
 CLMA_130_329/A2                                                           f       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L2

 Data arrival time                                                  11.040         Logic Levels: 0  
                                                                                   Logic: 0.206ns(4.043%), Route: 4.889ns(95.957%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.291      23.100         sys_clk_g        
 CLMA_130_329/CLK                                                          r       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.258      23.358                          
 clock uncertainty                                      -0.050      23.308                          

 Setup time                                             -0.225      23.083                          

 Data required time                                                 23.083                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.083                          
 Data arrival time                                                 -11.040                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.043                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L2
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.866  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.558
  Launch Clock Delay      :  5.166
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.273       5.166         ntclkbufg_0      
 CLMA_26_40/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_40/Q3                     tco                   0.198       5.364 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=73)       3.886       9.250         nt_ddr_init_done 
 CLMA_130_329/A2                                                           r       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L2

 Data arrival time                                                   9.250         Logic Levels: 0  
                                                                                   Logic: 0.198ns(4.848%), Route: 3.886ns(95.152%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.491       3.558         sys_clk_g        
 CLMA_130_329/CLK                                                          r       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.258       3.300                          
 clock uncertainty                                       0.050       3.350                          

 Hold time                                              -0.186       3.164                          

 Data required time                                                  3.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.164                          
 Data arrival time                                                  -9.250                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.086                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.209  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.800
  Launch Clock Delay      :  3.227
  Clock Pessimism Removal :  0.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.498       3.227         cmos_pclk_g      
 CLMA_70_96/CLK                                                            r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_70_96/Q3                     tco                   0.206       3.433 f       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        1.080       4.513         write_en         
                                                         0.221       4.734 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.734         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9143
 CLMS_126_89/COUT                  td                    0.083       4.817 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.817         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9145
                                                         0.057       4.874 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.874         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9147
 CLMS_126_93/Y3                    td                    0.305       5.179 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.503       5.682         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [7]
 CLMS_114_105/Y3                   td                    0.135       5.817 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[7]/gateop_perm/Z
                                   net (fanout=1)        0.662       6.479         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [7]
 CLMA_130_97/COUT                  td                    0.346       6.825 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.825         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [6]
 CLMA_130_101/Y0                   td                    0.104       6.929 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.356       7.285         _N190            
 CLMA_126_100/A4                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   7.285         Logic Levels: 5  
                                                                                   Logic: 1.457ns(35.904%), Route: 2.601ns(64.096%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.289      12.800         cmos_pclk_g      
 CLMA_126_100/CLK                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.218      13.018                          
 clock uncertainty                                      -0.050      12.968                          

 Setup time                                             -0.071      12.897                          

 Data required time                                                 12.897                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.897                          
 Data arrival time                                                  -7.285                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.612                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/L1
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.225  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.784
  Launch Clock Delay      :  3.227
  Clock Pessimism Removal :  0.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.498       3.227         cmos_pclk_g      
 CLMA_70_96/CLK                                                            r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_70_96/Q3                     tco                   0.206       3.433 f       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        1.080       4.513         write_en         
                                                         0.221       4.734 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.734         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9143
 CLMS_126_89/COUT                  td                    0.083       4.817 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.817         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9145
 CLMS_126_93/Y0                    td                    0.173       4.990 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        1.226       6.216         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [4]
 CLMA_118_92/A1                                                            f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/L1

 Data arrival time                                                   6.216         Logic Levels: 2  
                                                                                   Logic: 0.683ns(22.850%), Route: 2.306ns(77.150%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.273      12.784         cmos_pclk_g      
 CLMA_118_92/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.218      13.002                          
 clock uncertainty                                      -0.050      12.952                          

 Setup time                                             -0.154      12.798                          

 Data required time                                                 12.798                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.798                          
 Data arrival time                                                  -6.216                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.582                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[4]/opit_0_L5Q_perm/L0
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.221  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.788
  Launch Clock Delay      :  3.227
  Clock Pessimism Removal :  0.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.498       3.227         cmos_pclk_g      
 CLMA_70_96/CLK                                                            r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_70_96/Q3                     tco                   0.206       3.433 f       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        1.080       4.513         write_en         
                                                         0.221       4.734 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.734         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9143
 CLMS_126_89/COUT                  td                    0.083       4.817 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.817         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9145
 CLMS_126_93/Y1                    td                    0.318       5.135 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.890       6.025         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [5]
 CLMA_118_96/A0                                                            f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[4]/opit_0_L5Q_perm/L0

 Data arrival time                                                   6.025         Logic Levels: 2  
                                                                                   Logic: 0.828ns(29.593%), Route: 1.970ns(70.407%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.277      12.788         cmos_pclk_g      
 CLMA_118_96/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.218      13.006                          
 clock uncertainty                                      -0.050      12.956                          

 Setup time                                             -0.121      12.835                          

 Data required time                                                 12.835                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.835                          
 Data arrival time                                                  -6.025                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.810                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/pdata_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[3]
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.220
  Launch Clock Delay      :  2.797
  Clock Pessimism Removal :  -0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.286       2.797         cmos_pclk_g      
 CLMA_58_93/CLK                                                            r       cmos_8_16bit_m0/pdata_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_93/Q1                     tco                   0.197       2.994 f       cmos_8_16bit_m0/pdata_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.210       3.204         write_data[11]   
 DRM_62_84/DA0[3]                                                          f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[3]

 Data arrival time                                                   3.204         Logic Levels: 0  
                                                                                   Logic: 0.197ns(48.403%), Route: 0.210ns(51.597%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.491       3.220         cmos_pclk_g      
 DRM_62_84/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.376       2.844                          
 clock uncertainty                                       0.000       2.844                          

 Hold time                                               0.075       2.919                          

 Data required time                                                  2.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.919                          
 Data arrival time                                                  -3.204                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.285                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.227
  Launch Clock Delay      :  2.812
  Clock Pessimism Removal :  -0.414

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.301       2.812         cmos_pclk_g      
 CLMA_130_109/CLK                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/CLK

 CLMA_130_109/Q1                   tco                   0.198       3.010 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/Q
                                   net (fanout=1)        0.139       3.149         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [4]
 CLMA_130_109/M0                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/D

 Data arrival time                                                   3.149         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.754%), Route: 0.139ns(41.246%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.498       3.227         cmos_pclk_g      
 CLMA_130_109/CLK                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/CLK
 clock pessimism                                        -0.414       2.813                          
 clock uncertainty                                       0.000       2.813                          

 Hold time                                              -0.003       2.810                          

 Data required time                                                  2.810                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.810                          
 Data arrival time                                                  -3.149                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.339                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.209
  Launch Clock Delay      :  2.794
  Clock Pessimism Removal :  -0.414

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.283       2.794         cmos_pclk_g      
 CLMA_130_93/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/CLK

 CLMA_130_93/Q2                    tco                   0.198       2.992 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/Q
                                   net (fanout=1)        0.140       3.132         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [1]
 CLMA_130_93/M3                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/D

 Data arrival time                                                   3.132         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.480       3.209         cmos_pclk_g      
 CLMA_130_93/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/CLK
 clock pessimism                                        -0.414       2.795                          
 clock uncertainty                                       0.000       2.795                          

 Hold time                                              -0.003       2.792                          

 Data required time                                                  2.792                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.792                          
 Data arrival time                                                  -3.132                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.185  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.805
  Launch Clock Delay      :  5.990
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.511       5.990         ntclkbufg_1      
 CLMA_26_128/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_128/Q3                    tco                   0.206       6.196 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       1.164       7.360         frame_read_write_m0/write_fifo_aclr
 DRM_62_84/RSTA[0]                                                         f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   7.360         Logic Levels: 0  
                                                                                   Logic: 0.206ns(15.036%), Route: 1.164ns(84.964%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.294      12.805         cmos_pclk_g      
 DRM_62_84/CLKA[0]                                                         r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.000      12.805                          
 clock uncertainty                                      -0.050      12.755                          

 Setup time                                             -0.006      12.749                          

 Data required time                                                 12.749                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.749                          
 Data arrival time                                                  -7.360                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.389                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/D
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.162  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.794
  Launch Clock Delay      :  5.956
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.477       5.956         ntclkbufg_1      
 CLMS_114_97/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/CLK

 CLMS_114_97/Q2                    tco                   0.206       6.162 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.690       6.852         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [2]
 CLMA_130_93/M0                                                            f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/D

 Data arrival time                                                   6.852         Logic Levels: 0  
                                                                                   Logic: 0.206ns(22.991%), Route: 0.690ns(77.009%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.283      12.794         cmos_pclk_g      
 CLMA_130_93/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/CLK
 clock pessimism                                         0.000      12.794                          
 clock uncertainty                                      -0.050      12.744                          

 Setup time                                             -0.035      12.709                          

 Data required time                                                 12.709                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.709                          
 Data arrival time                                                  -6.852                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.857                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/D
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.167  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.789
  Launch Clock Delay      :  5.956
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.477       5.956         ntclkbufg_1      
 CLMS_114_97/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/CLK

 CLMS_114_97/Q1                    tco                   0.209       6.165 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.592       6.757         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [3]
 CLMA_130_89/M0                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/D

 Data arrival time                                                   6.757         Logic Levels: 0  
                                                                                   Logic: 0.209ns(26.092%), Route: 0.592ns(73.908%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.278      12.789         cmos_pclk_g      
 CLMA_130_89/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.000      12.789                          
 clock uncertainty                                      -0.050      12.739                          

 Setup time                                             -0.027      12.712                          

 Data required time                                                 12.712                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.712                          
 Data arrival time                                                  -6.757                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.955                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.966  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.227
  Launch Clock Delay      :  5.193
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.298       5.193         ntclkbufg_1      
 CLMA_126_108/CLK                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q/CLK

 CLMA_126_108/Q3                   tco                   0.198       5.391 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q/Q
                                   net (fanout=1)        0.242       5.633         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [5]
 CLMA_130_109/M1                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/D

 Data arrival time                                                   5.633         Logic Levels: 0  
                                                                                   Logic: 0.198ns(45.000%), Route: 0.242ns(55.000%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.498       3.227         cmos_pclk_g      
 CLMA_130_109/CLK                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/CLK
 clock pessimism                                         0.000       3.227                          
 clock uncertainty                                       0.050       3.277                          

 Hold time                                              -0.003       3.274                          

 Data required time                                                  3.274                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.274                          
 Data arrival time                                                  -5.633                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.359                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/write_req_ack/opit_0_inv_L5Q_perm/CLK
Endpoint    : cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/L1
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.969  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.217
  Launch Clock Delay      :  5.186
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.291       5.186         ntclkbufg_1      
 CLMA_26_148/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/write_req_ack/opit_0_inv_L5Q_perm/CLK

 CLMA_26_148/Q3                    tco                   0.197       5.383 f       frame_read_write_m0/frame_fifo_write_m0/write_req_ack/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.139       5.522         write_req_ack    
 CLMS_26_149/C1                                                            f       cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   5.522         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.488       3.217         cmos_pclk_g      
 CLMS_26_149/CLK                                                           r       cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.217                          
 clock uncertainty                                       0.050       3.267                          

 Hold time                                              -0.112       3.155                          

 Data required time                                                  3.155                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.155                          
 Data arrival time                                                  -5.522                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.367                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.963  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  5.168
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.273       5.168         ntclkbufg_1      
 CLMA_118_93/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[0]/opit_0_L5Q_perm/CLK

 CLMA_118_93/Q0                    tco                   0.197       5.365 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.282       5.647         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [0]
 CLMA_126_92/M2                                                            f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/opit_0/D

 Data arrival time                                                   5.647         Logic Levels: 0  
                                                                                   Logic: 0.197ns(41.127%), Route: 0.282ns(58.873%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.476       3.205         cmos_pclk_g      
 CLMA_126_92/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/opit_0/CLK
 clock pessimism                                         0.000       3.205                          
 clock uncertainty                                       0.050       3.255                          

 Hold time                                              -0.010       3.245                          

 Data required time                                                  3.245                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.245                          
 Data arrival time                                                  -5.647                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.402                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single2_inst/feature_inst/b1[11]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/Cin
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.160
  Launch Clock Delay      :  5.930
  Clock Pessimism Removal :  0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.455       5.930         video_clk        
 CLMA_118_80/CLK                                                           r       ISP/judge_single2_inst/feature_inst/b1[11]/opit_0_inv_A2Q21/CLK

 CLMA_118_80/Q3                    tco                   0.206       6.136 f       ISP/judge_single2_inst/feature_inst/b1[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=8)        1.202       7.338         ISP/judge_single2_inst/feature_inst/b1 [11]
 APM_110_100/P[19]                 td                    2.074       9.412 r       ISP/judge_single2_inst/feature_inst/N24_0/gopapm/P[19]
                                   net (fanout=3)        0.893      10.305         ISP/judge_single2_inst/feature_inst/_N19
 CLMS_94_49/Y2                     td                    0.308      10.613 r       ISP/judge_single2_inst/feature_inst/feature_inst[19]/gateop_perm/Z
                                   net (fanout=2)        0.962      11.575         ISP/judge_single2_inst/feature_inst/N24 [19]
                                                         0.267      11.842 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_1/gateop_A2/Cout
                                                         0.000      11.842         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [2]
 CLMA_130_36/COUT                  td                    0.083      11.925 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.925         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [4]
 CLMA_130_40/Y0                    td                    0.173      12.098 f       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_5/gateop_A2/Y0
                                   net (fanout=1)        2.374      14.472         ISP/judge_single2_inst/feature_inst/_N612
 CLMA_94_44/Y3                     td                    0.302      14.774 r       ISP/judge_single2_inst/feature_inst/N34_sel23[4]/gateop_perm/Z
                                   net (fanout=3)        1.223      15.997         ISP/judge_single2_inst/feature_inst/_N636
 CLMA_130_88/COUT                  td                    0.345      16.342 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.342         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [6]
                                                         0.055      16.397 f       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_4/gateop_A2/Cout
                                                         0.000      16.397         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [10]
 CLMA_130_92/COUT                  td                    0.083      16.480 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.480         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [14]
                                                         0.055      16.535 f       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_8/gateop_A2/Cout
                                                         0.000      16.535         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [18]
 CLMA_130_96/Y3                    td                    0.272      16.807 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.090      17.897         _N136            
                                                         0.307      18.204 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_0/gateop_A2/Cout
                                                         0.000      18.204         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [1]
 CLMS_126_49/COUT                  td                    0.083      18.287 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.287         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [3]
                                                         0.057      18.344 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_4/gateop_A2/Cout
                                                         0.000      18.344         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [5]
 CLMS_126_53/COUT                  td                    0.083      18.427 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.427         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [7]
                                                         0.057      18.484 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_8/gateop_A2/Cout
                                                         0.000      18.484         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [9]
 CLMS_126_57/COUT                  td                    0.083      18.567 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.567         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [11]
                                                         0.057      18.624 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_12/gateop_A2/Cout
                                                         0.000      18.624         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [13]
 CLMS_126_65/COUT                  td                    0.083      18.707 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.707         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [15]
                                                         0.057      18.764 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_16/gateop_A2/Cout
                                                         0.000      18.764         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [17]
 CLMS_126_69/Y3                    td                    0.305      19.069 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.044      20.113         ISP/judge_single2_inst/feature_inst/_N699
                                                         0.307      20.420 r       ISP/judge_single2_inst/feature_inst/N34_lt21.lt_8/gateop_A2/Cout
                                                         0.000      20.420         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt21.co [18]
 CLMA_130_93/Y3                    td                    0.272      20.692 r       ISP/judge_single2_inst/feature_inst/N34_lt21.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.871      21.563         _N135            
                                                         0.351      21.914 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_4/gateop_A2/Cout
                                                         0.000      21.914         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [5]
 CLMA_130_65/COUT                  td                    0.083      21.997 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.997         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [7]
                                                         0.055      22.052 f       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_8/gateop_A2/Cout
                                                         0.000      22.052         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [9]
 CLMA_130_69/COUT                  td                    0.083      22.135 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.135         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [11]
                                                         0.055      22.190 f       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_12/gateop_A2/Cout
                                                         0.000      22.190         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [13]
 CLMA_130_73/COUT                  td                    0.083      22.273 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.273         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [15]
                                                         0.055      22.328 f       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_16/gateop_A2/Cout
                                                         0.000      22.328         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [17]
 CLMA_130_77/Y3                    td                    0.315      22.643 f       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.092      23.735         ISP/judge_single2_inst/feature_inst/_N748
                                                         0.307      24.042 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_8/gateop_A2/Cout
                                                         0.000      24.042         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt20.co [18]
 CLMS_126_85/Y3                    td                    0.272      24.314 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.817      25.131         _N134            
                                                         0.307      25.438 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_0/gateop_A2/Cout
                                                         0.000      25.438         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [1]
 CLMA_126_48/Y3                    td                    0.315      25.753 f       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_2/gateop_A2/Y1
                                   net (fanout=3)        1.745      27.498         ISP/judge_single2_inst/feature_inst/_N781
                                                         0.307      27.805 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_0/gateop_A2/Cout
                                                         0.000      27.805         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [2]
 CLMA_130_76/COUT                  td                    0.083      27.888 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.888         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [6]
                                                         0.055      27.943 f       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_4/gateop_A2/Cout
                                                         0.000      27.943         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [10]
 CLMA_130_80/COUT                  td                    0.083      28.026 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      28.026         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [14]
                                                         0.055      28.081 f       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_8/gateop_A2/Cout
                                                         0.000      28.081         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [18]
 CLMA_130_84/Y3                    td                    0.272      28.353 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.123      29.476         _N133            
                                                         0.307      29.783 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_4/gateop_A2/Cout
                                                         0.000      29.783         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [5]
 CLMS_126_29/COUT                  td                    0.083      29.866 f       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.866         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [7]
 CLMS_126_33/Y1                    td                    0.318      30.184 f       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_8/gateop_A2/Y1
                                   net (fanout=3)        1.894      32.078         ISP/judge_single2_inst/feature_inst/_N836
                                                         0.351      32.429 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_4/gateop_A2/Cout
                                                         0.000      32.429         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt18.co [10]
 CLMA_126_80/COUT                  td                    0.083      32.512 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.512         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt18.co [14]
                                                         0.055      32.567 f       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_8/gateop_A2/Cout
                                                         0.000      32.567         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt18.co [18]
 CLMA_126_84/Y3                    td                    0.272      32.839 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.208      34.047         _N132            
                                                         0.307      34.354 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_0/gateop_A2/Cout
                                                         0.000      34.354         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [1]
 CLMA_118_41/COUT                  td                    0.083      34.437 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.437         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [3]
                                                         0.055      34.492 f       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_4/gateop_A2/Cout
                                                         0.000      34.492         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [5]
 CLMA_118_45/COUT                  td                    0.083      34.575 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.575         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [7]
 CLMA_118_49/Y0                    td                    0.173      34.748 f       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_8/gateop_A2/Y0
                                   net (fanout=3)        2.217      36.965         ISP/judge_single2_inst/feature_inst/_N884
                                                         0.267      37.232 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_4/gateop_A2/Cout
                                                         0.000      37.232         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [10]
 CLMS_114_53/COUT                  td                    0.083      37.315 f       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.315         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [14]
                                                         0.057      37.372 f       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_8/gateop_A2/Cout
                                                         0.000      37.372         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [18]
 CLMS_114_57/Y3                    td                    0.272      37.644 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.615      38.259         _N131            
                                                         0.307      38.566 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_0/gateop_A2/Cout
                                                         0.000      38.566         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [1]
 CLMA_118_36/COUT                  td                    0.083      38.649 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.649         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [3]
                                                         0.055      38.704 f       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_4/gateop_A2/Cout
                                                         0.000      38.704         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [5]
 CLMA_118_40/COUT                  td                    0.083      38.787 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.787         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [7]
                                                         0.055      38.842 f       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_8/gateop_A2/Cout
                                                         0.000      38.842         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [9]
 CLMA_118_44/COUT                  td                    0.083      38.925 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.925         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [11]
                                                         0.055      38.980 f       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_12/gateop_A2/Cout
                                                         0.000      38.980         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [13]
 CLMA_118_48/COUT                  td                    0.083      39.063 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.063         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [15]
                                                         0.055      39.118 f       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_16/gateop_A2/Cout
                                                         0.000      39.118         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [17]
 CLMA_118_52/COUT                  td                    0.083      39.201 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.201         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [19]
 CLMA_118_56/Y1                    td                    0.318      39.519 f       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        1.169      40.688         ISP/judge_single2_inst/feature_inst/_N946
 CLMA_114_56/Y3                    td                    0.408      41.096 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.202      42.298         _N130            
                                                         0.351      42.649 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_8/gateop_A2/Cout
                                                         0.000      42.649         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [9]
 CLMA_114_8/COUT                   td                    0.083      42.732 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.732         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [11]
 CLMA_114_12/Y1                    td                    0.318      43.050 f       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        2.580      45.630         ISP/judge_single2_inst/feature_inst/_N987
 CLMA_106_41/COUT                  td                    0.345      45.975 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.975         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt15.co [14]
                                                         0.055      46.030 f       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_8/gateop_A2/Cout
                                                         0.000      46.030         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt15.co [18]
 CLMA_106_45/Y3                    td                    0.264      46.294 f       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.987      48.281         _N129            
                                                         0.307      48.588 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_0/gateop_A2/Cout
                                                         0.000      48.588         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [1]
 CLMA_94_0/COUT                    td                    0.083      48.671 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.671         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [3]
                                                         0.055      48.726 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_4/gateop_A2/Cout
                                                         0.000      48.726         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [5]
 CLMA_94_4/COUT                    td                    0.083      48.809 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.809         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [7]
                                                         0.055      48.864 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_8/gateop_A2/Cout
                                                         0.000      48.864         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [9]
 CLMA_94_8/COUT                    td                    0.083      48.947 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.947         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [11]
 CLMA_94_12/Y0                     td                    0.173      49.120 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_12/gateop_A2/Y0
                                   net (fanout=3)        4.075      53.195         ISP/judge_single2_inst/feature_inst/_N1035
 CLMA_94_28/COUT                   td                    0.262      53.457 r       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.457         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt14.co [14]
                                                         0.055      53.512 f       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_8/gateop_A2/Cout
                                                         0.000      53.512         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt14.co [18]
 CLMA_94_32/Y3                     td                    0.264      53.776 f       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.178      54.954         _N128            
 CLMA_90_5/COUT                    td                    0.345      55.299 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.299         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [7]
                                                         0.055      55.354 f       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_8/gateop_A2/Cout
                                                         0.000      55.354         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [9]
 CLMA_90_9/COUT                    td                    0.083      55.437 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.437         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [11]
                                                         0.055      55.492 f       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_12/gateop_A2/Cout
                                                         0.000      55.492         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [13]
 CLMA_90_13/COUT                   td                    0.083      55.575 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.575         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [15]
 CLMA_90_17/Y1                     td                    0.305      55.880 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_16/gateop_A2/Y1
                                   net (fanout=3)        1.361      57.241         ISP/judge_single2_inst/feature_inst/_N1089
                                                         0.351      57.592 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_8/gateop_A2/Cout
                                                         0.000      57.592         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt13.co [18]
 CLMA_82_12/Y3                     td                    0.272      57.864 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.541      59.405         _N127            
 CLMS_86_9/Y1                      td                    0.430      59.835 f       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_8/gateop_A2/Y1
                                   net (fanout=3)        1.884      61.719         ISP/judge_single2_inst/feature_inst/_N1130
                                                         0.351      62.070 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_4/gateop_A2/Cout
                                                         0.000      62.070         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt12.co [10]
 CLMA_86_8/COUT                    td                    0.083      62.153 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.153         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt12.co [14]
                                                         0.055      62.208 f       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_8/gateop_A2/Cout
                                                         0.000      62.208         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt12.co [18]
 CLMA_86_12/Y3                     td                    0.272      62.480 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.726      63.206         _N126            
                                                         0.307      63.513 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_0/gateop_A2/Cout
                                                         0.000      63.513         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [1]
 CLMA_98_5/COUT                    td                    0.083      63.596 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.596         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [3]
                                                         0.055      63.651 f       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_4/gateop_A2/Cout
                                                         0.000      63.651         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [5]
 CLMA_98_9/COUT                    td                    0.083      63.734 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.734         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [7]
 CLMA_98_13/Y1                     td                    0.318      64.052 f       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_8/gateop_A2/Y1
                                   net (fanout=3)        1.971      66.023         ISP/judge_single2_inst/feature_inst/_N1179
                                                         0.351      66.374 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_4/gateop_A2/Cout
                                                         0.000      66.374         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt11.co [10]
 CLMA_98_33/COUT                   td                    0.083      66.457 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      66.457         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt11.co [14]
                                                         0.055      66.512 f       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_8/gateop_A2/Cout
                                                         0.000      66.512         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt11.co [18]
 CLMA_98_37/Y3                     td                    0.264      66.776 f       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.661      68.437         _N125            
 CLMA_98_8/COUT                    td                    0.345      68.782 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      68.782         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [7]
                                                         0.055      68.837 f       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_8/gateop_A2/Cout
                                                         0.000      68.837         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [9]
 CLMA_98_12/COUT                   td                    0.083      68.920 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      68.920         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [11]
                                                         0.055      68.975 f       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_12/gateop_A2/Cout
                                                         0.000      68.975         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [13]
 CLMA_98_16/COUT                   td                    0.083      69.058 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      69.058         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [15]
 CLMA_98_20/Y0                     td                    0.173      69.231 f       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_16/gateop_A2/Y0
                                   net (fanout=3)        2.706      71.937         ISP/judge_single2_inst/feature_inst/_N1235
                                                         0.267      72.204 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_8/gateop_A2/Cout
                                                         0.000      72.204         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [18]
 CLMS_94_29/Y3                     td                    0.272      72.476 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.740      73.216         _N124            
                                                         0.307      73.523 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_0/gateop_A2/Cout
                                                         0.000      73.523         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [1]
 CLMS_102_5/COUT                   td                    0.083      73.606 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.606         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [3]
                                                         0.057      73.663 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_4/gateop_A2/Cout
                                                         0.000      73.663         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [5]
 CLMS_102_9/COUT                   td                    0.083      73.746 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.746         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [7]
                                                         0.057      73.803 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_8/gateop_A2/Cout
                                                         0.000      73.803         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [9]
 CLMS_102_13/COUT                  td                    0.083      73.886 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.886         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [11]
                                                         0.057      73.943 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_12/gateop_A2/Cout
                                                         0.000      73.943         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [13]
 CLMS_102_17/COUT                  td                    0.083      74.026 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.026         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [15]
                                                         0.057      74.083 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_16/gateop_A2/Cout
                                                         0.000      74.083         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [17]
 CLMS_102_21/Y3                    td                    0.315      74.398 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.968      76.366         ISP/judge_single2_inst/feature_inst/_N1287
                                                         0.307      76.673 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_8/gateop_A2/Cout
                                                         0.000      76.673         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt9.co [18]
 CLMS_94_17/Y3                     td                    0.272      76.945 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.618      77.563         _N123            
                                                         0.307      77.870 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_0/gateop_A2/Cout
                                                         0.000      77.870         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [1]
 CLMA_106_0/COUT                   td                    0.083      77.953 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      77.953         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [3]
                                                         0.055      78.008 f       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_4/gateop_A2/Cout
                                                         0.000      78.008         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [5]
 CLMA_106_4/COUT                   td                    0.083      78.091 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      78.091         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [7]
                                                         0.055      78.146 f       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_8/gateop_A2/Cout
                                                         0.000      78.146         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [9]
 CLMA_106_8/COUT                   td                    0.083      78.229 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      78.229         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [11]
                                                         0.055      78.284 f       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_12/gateop_A2/Cout
                                                         0.000      78.284         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [13]
 CLMA_106_12/COUT                  td                    0.083      78.367 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      78.367         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [15]
 CLMA_106_16/Y1                    td                    0.318      78.685 f       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_16/gateop_A2/Y1
                                   net (fanout=3)        1.473      80.158         ISP/judge_single2_inst/feature_inst/_N1334
                                                         0.351      80.509 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_8/gateop_A2/Cout
                                                         0.000      80.509         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [18]
 CLMA_102_32/Y3                    td                    0.272      80.781 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.091      81.872         _N122            
                                                         0.307      82.179 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_0/gateop_A2/Cout
                                                         0.000      82.179         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [1]
 CLMA_102_0/COUT                   td                    0.083      82.262 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.262         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [3]
                                                         0.055      82.317 f       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_4/gateop_A2/Cout
                                                         0.000      82.317         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [5]
 CLMA_102_4/COUT                   td                    0.083      82.400 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.400         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [7]
                                                         0.055      82.455 f       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_8/gateop_A2/Cout
                                                         0.000      82.455         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [9]
 CLMA_102_8/COUT                   td                    0.083      82.538 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.538         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [11]
                                                         0.055      82.593 f       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_12/gateop_A2/Cout
                                                         0.000      82.593         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [13]
 CLMA_102_12/Y2                    td                    0.173      82.766 f       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_14/gateop_A2/Y0
                                   net (fanout=3)        2.100      84.866         ISP/judge_single2_inst/feature_inst/_N1380
 CLMS_102_33/COUT                  td                    0.262      85.128 r       ISP/judge_single2_inst/feature_inst/N34_lt7.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      85.128         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt7.co [14]
                                                         0.057      85.185 f       ISP/judge_single2_inst/feature_inst/N34_lt7.lt_8/gateop_A2/Cout
                                                         0.000      85.185         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt7.co [18]
 CLMS_102_37/Y3                    td                    0.264      85.449 f       ISP/judge_single2_inst/feature_inst/N34_lt7.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.329      86.778         _N121            
                                                         0.307      87.085 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_0/gateop_A2/Cout
                                                         0.000      87.085         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [1]
 CLMA_118_4/COUT                   td                    0.083      87.168 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      87.168         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [3]
                                                         0.055      87.223 f       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_4/gateop_A2/Cout
                                                         0.000      87.223         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [5]
 CLMA_118_8/COUT                   td                    0.083      87.306 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      87.306         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [7]
                                                         0.055      87.361 f       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_8/gateop_A2/Cout
                                                         0.000      87.361         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [9]
 CLMA_118_12/Y3                    td                    0.315      87.676 f       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_10/gateop_A2/Y1
                                   net (fanout=3)        2.097      89.773         ISP/judge_single2_inst/feature_inst/_N1426
                                                         0.307      90.080 r       ISP/judge_single2_inst/feature_inst/N34_lt6.lt_4/gateop_A2/Cout
                                                         0.000      90.080         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt6.co [10]
 CLMA_106_32/COUT                  td                    0.083      90.163 r       ISP/judge_single2_inst/feature_inst/N34_lt6.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      90.163         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt6.co [14]
                                                         0.055      90.218 f       ISP/judge_single2_inst/feature_inst/N34_lt6.lt_8/gateop_A2/Cout
                                                         0.000      90.218         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt6.co [18]
 CLMA_106_36/Y3                    td                    0.264      90.482 f       ISP/judge_single2_inst/feature_inst/N34_lt6.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.789      92.271         _N120            
                                                         0.351      92.622 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_12/gateop_A2/Cout
                                                         0.000      92.622         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [13]
 CLMA_118_13/COUT                  td                    0.083      92.705 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.705         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [15]
 CLMA_118_17/Y1                    td                    0.318      93.023 f       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_16/gateop_A2/Y1
                                   net (fanout=3)        1.450      94.473         ISP/judge_single2_inst/feature_inst/_N1481
                                                         0.351      94.824 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_8/gateop_A2/Cout
                                                         0.000      94.824         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt5.co [18]
 CLMA_114_44/Y3                    td                    0.272      95.096 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.944      96.040         _N119            
                                                         0.307      96.347 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_0/gateop_A2/Cout
                                                         0.000      96.347         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [1]
 CLMA_130_0/COUT                   td                    0.083      96.430 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      96.430         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [3]
                                                         0.055      96.485 f       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_4/gateop_A2/Cout
                                                         0.000      96.485         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [5]
 CLMA_130_4/COUT                   td                    0.083      96.568 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      96.568         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [7]
                                                         0.055      96.623 f       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_8/gateop_A2/Cout
                                                         0.000      96.623         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [9]
 CLMA_130_8/COUT                   td                    0.083      96.706 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      96.706         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [11]
                                                         0.055      96.761 f       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_12/gateop_A2/Cout
                                                         0.000      96.761         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [13]
 CLMA_130_12/COUT                  td                    0.083      96.844 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      96.844         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [15]
                                                         0.055      96.899 f       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_16/gateop_A2/Cout
                                                         0.000      96.899         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [17]
 CLMA_130_16/COUT                  td                    0.083      96.982 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      96.982         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [19]
 CLMA_130_20/Y1                    td                    0.318      97.300 f       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        2.240      99.540         ISP/judge_single2_inst/feature_inst/_N1534
 CLMA_106_33/Y3                    td                    0.408      99.948 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.098     101.046         _N118            
                                                         0.307     101.353 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_0/gateop_A2/Cout
                                                         0.000     101.353         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [1]
 CLMA_130_1/COUT                   td                    0.083     101.436 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     101.436         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [3]
                                                         0.055     101.491 f       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_4/gateop_A2/Cout
                                                         0.000     101.491         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [5]
 CLMA_130_5/COUT                   td                    0.083     101.574 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     101.574         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [7]
 CLMA_130_9/Y1                     td                    0.318     101.892 f       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_8/gateop_A2/Y1
                                   net (fanout=5)        1.857     103.749         ISP/judge_single2_inst/feature_inst/_N1571
                                                         0.351     104.100 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_4/gateop_A2/Cout
                                                         0.000     104.100         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt3.co [10]
 CLMA_130_68/COUT                  td                    0.083     104.183 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     104.183         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt3.co [14]
                                                         0.055     104.238 f       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_8/gateop_A2/Cout
                                                         0.000     104.238         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt3.co [18]
 CLMA_130_72/Y3                    td                    0.264     104.502 f       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_10/gateop_A2/Y1
                                   net (fanout=48)       1.700     106.202         _N117            
 CLMA_70_0/Y2                      td                    0.227     106.429 r       ISP/judge_single2_inst/feature_inst/N34_sel3[9]/gateop_perm/Z
                                   net (fanout=3)        1.802     108.231         ISP/judge_single2_inst/feature_inst/_N1621
 CLMA_126_8/COUT                   td                    0.128     108.359 r       ISP/judge_single2_inst/feature_inst/N34_sub2.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000     108.359         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub2.co [12]
                                                         0.055     108.414 f       ISP/judge_single2_inst/feature_inst/N34_sub2.fsub_13/gateop_A2/Cout
                                                         0.000     108.414         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub2.co [14]
 CLMA_126_12/COUT                  td                    0.083     108.497 r       ISP/judge_single2_inst/feature_inst/N34_sub2.fsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000     108.497         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub2.co [16]
 CLMA_126_16/Y1                    td                    0.318     108.815 f       ISP/judge_single2_inst/feature_inst/N34_sub2.fsub_17/gateop_A2/Y1
                                   net (fanout=1)        2.436     111.251         ISP/judge_single2_inst/feature_inst/_N1654
 CLMS_86_29/Y3                     td                    0.185     111.436 f       ISP/judge_single2_inst/feature_inst/N34_sel2[17]/gateop_perm/Z
                                   net (fanout=4)        2.640     114.076         ISP/judge_single2_inst/feature_inst/_N1678
                                                         0.225     114.301 r       ISP/judge_single2_inst/feature_inst/N34_lt1.lt_8/gateop_A2/Cout
                                                         0.000     114.301         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt1.co [18]
 CLMA_114_32/Y3                    td                    0.264     114.565 f       ISP/judge_single2_inst/feature_inst/N34_lt1.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.705     116.270         _N115            
 CLMA_98_28/Y1                     td                    0.302     116.572 r       ISP/judge_single2_inst/feature_inst/N34_sel1[1]/gateop_perm/Z
                                   net (fanout=1)        0.551     117.123         ISP/judge_single2_inst/feature_inst/_N1711
                                                         0.225     117.348 r       ISP/judge_single2_inst/feature_inst/N34_lt0.lt_0/gateop_A2/Cout
                                                         0.000     117.348         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt0.co [2]
 CLMA_118_25/COUT                  td                    0.083     117.431 r       ISP/judge_single2_inst/feature_inst/N34_lt0.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     117.431         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt0.co [6]
                                                         0.055     117.486 f       ISP/judge_single2_inst/feature_inst/N34_lt0.lt_4/gateop_A2/Cout
                                                         0.000     117.486         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt0.co [10]
 CLMA_118_29/COUT                  td                    0.083     117.569 r       ISP/judge_single2_inst/feature_inst/N34_lt0.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     117.569         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt0.co [14]
                                                         0.055     117.624 f       ISP/judge_single2_inst/feature_inst/N34_lt0.lt_8/gateop_A2/Cout
                                                         0.000     117.624         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt0.co [18]
                                                                           f       ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/Cin

 Data arrival time                                                 117.624         Logic Levels: 114
                                                                                   Logic: 35.655ns(31.922%), Route: 76.039ns(68.078%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 B5                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.477         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      16.258 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.258         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      16.299 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      17.193         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.193 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      18.618         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339      18.957 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319      19.276         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      19.276 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.268      20.544         video_clk        
 CLMA_118_33/CLK                                                           r       ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/CLK
 clock pessimism                                         0.741      21.285                          
 clock uncertainty                                      -0.150      21.135                          

 Setup time                                             -0.250      20.885                          

 Data required time                                                 20.885                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.885                          
 Data arrival time                                                -117.624                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -96.739                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single2_inst/feature_inst/b1[11]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/I01
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.160
  Launch Clock Delay      :  5.930
  Clock Pessimism Removal :  0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.455       5.930         video_clk        
 CLMA_118_80/CLK                                                           r       ISP/judge_single2_inst/feature_inst/b1[11]/opit_0_inv_A2Q21/CLK

 CLMA_118_80/Q3                    tco                   0.206       6.136 f       ISP/judge_single2_inst/feature_inst/b1[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=8)        1.202       7.338         ISP/judge_single2_inst/feature_inst/b1 [11]
 APM_110_100/P[19]                 td                    2.074       9.412 r       ISP/judge_single2_inst/feature_inst/N24_0/gopapm/P[19]
                                   net (fanout=3)        0.893      10.305         ISP/judge_single2_inst/feature_inst/_N19
 CLMS_94_49/Y2                     td                    0.308      10.613 r       ISP/judge_single2_inst/feature_inst/feature_inst[19]/gateop_perm/Z
                                   net (fanout=2)        0.962      11.575         ISP/judge_single2_inst/feature_inst/N24 [19]
                                                         0.267      11.842 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_1/gateop_A2/Cout
                                                         0.000      11.842         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [2]
 CLMA_130_36/COUT                  td                    0.083      11.925 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.925         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [4]
 CLMA_130_40/Y0                    td                    0.173      12.098 f       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_5/gateop_A2/Y0
                                   net (fanout=1)        2.374      14.472         ISP/judge_single2_inst/feature_inst/_N612
 CLMA_94_44/Y3                     td                    0.302      14.774 r       ISP/judge_single2_inst/feature_inst/N34_sel23[4]/gateop_perm/Z
                                   net (fanout=3)        1.223      15.997         ISP/judge_single2_inst/feature_inst/_N636
 CLMA_130_88/COUT                  td                    0.345      16.342 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.342         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [6]
                                                         0.055      16.397 f       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_4/gateop_A2/Cout
                                                         0.000      16.397         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [10]
 CLMA_130_92/COUT                  td                    0.083      16.480 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.480         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [14]
                                                         0.055      16.535 f       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_8/gateop_A2/Cout
                                                         0.000      16.535         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [18]
 CLMA_130_96/Y3                    td                    0.272      16.807 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.090      17.897         _N136            
                                                         0.307      18.204 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_0/gateop_A2/Cout
                                                         0.000      18.204         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [1]
 CLMS_126_49/COUT                  td                    0.083      18.287 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.287         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [3]
                                                         0.057      18.344 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_4/gateop_A2/Cout
                                                         0.000      18.344         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [5]
 CLMS_126_53/COUT                  td                    0.083      18.427 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.427         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [7]
                                                         0.057      18.484 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_8/gateop_A2/Cout
                                                         0.000      18.484         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [9]
 CLMS_126_57/COUT                  td                    0.083      18.567 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.567         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [11]
                                                         0.057      18.624 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_12/gateop_A2/Cout
                                                         0.000      18.624         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [13]
 CLMS_126_65/COUT                  td                    0.083      18.707 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.707         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [15]
                                                         0.057      18.764 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_16/gateop_A2/Cout
                                                         0.000      18.764         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [17]
 CLMS_126_69/Y3                    td                    0.305      19.069 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.044      20.113         ISP/judge_single2_inst/feature_inst/_N699
                                                         0.307      20.420 r       ISP/judge_single2_inst/feature_inst/N34_lt21.lt_8/gateop_A2/Cout
                                                         0.000      20.420         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt21.co [18]
 CLMA_130_93/Y3                    td                    0.272      20.692 r       ISP/judge_single2_inst/feature_inst/N34_lt21.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.871      21.563         _N135            
                                                         0.351      21.914 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_4/gateop_A2/Cout
                                                         0.000      21.914         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [5]
 CLMA_130_65/COUT                  td                    0.083      21.997 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.997         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [7]
                                                         0.055      22.052 f       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_8/gateop_A2/Cout
                                                         0.000      22.052         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [9]
 CLMA_130_69/COUT                  td                    0.083      22.135 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.135         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [11]
                                                         0.055      22.190 f       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_12/gateop_A2/Cout
                                                         0.000      22.190         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [13]
 CLMA_130_73/COUT                  td                    0.083      22.273 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.273         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [15]
                                                         0.055      22.328 f       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_16/gateop_A2/Cout
                                                         0.000      22.328         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [17]
 CLMA_130_77/Y3                    td                    0.315      22.643 f       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.092      23.735         ISP/judge_single2_inst/feature_inst/_N748
                                                         0.307      24.042 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_8/gateop_A2/Cout
                                                         0.000      24.042         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt20.co [18]
 CLMS_126_85/Y3                    td                    0.272      24.314 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.817      25.131         _N134            
                                                         0.307      25.438 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_0/gateop_A2/Cout
                                                         0.000      25.438         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [1]
 CLMA_126_48/Y3                    td                    0.315      25.753 f       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_2/gateop_A2/Y1
                                   net (fanout=3)        1.745      27.498         ISP/judge_single2_inst/feature_inst/_N781
                                                         0.307      27.805 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_0/gateop_A2/Cout
                                                         0.000      27.805         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [2]
 CLMA_130_76/COUT                  td                    0.083      27.888 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.888         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [6]
                                                         0.055      27.943 f       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_4/gateop_A2/Cout
                                                         0.000      27.943         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [10]
 CLMA_130_80/COUT                  td                    0.083      28.026 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      28.026         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [14]
                                                         0.055      28.081 f       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_8/gateop_A2/Cout
                                                         0.000      28.081         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [18]
 CLMA_130_84/Y3                    td                    0.272      28.353 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.123      29.476         _N133            
                                                         0.307      29.783 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_4/gateop_A2/Cout
                                                         0.000      29.783         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [5]
 CLMS_126_29/COUT                  td                    0.083      29.866 f       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.866         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [7]
 CLMS_126_33/Y1                    td                    0.318      30.184 f       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_8/gateop_A2/Y1
                                   net (fanout=3)        1.894      32.078         ISP/judge_single2_inst/feature_inst/_N836
                                                         0.351      32.429 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_4/gateop_A2/Cout
                                                         0.000      32.429         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt18.co [10]
 CLMA_126_80/COUT                  td                    0.083      32.512 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.512         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt18.co [14]
                                                         0.055      32.567 f       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_8/gateop_A2/Cout
                                                         0.000      32.567         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt18.co [18]
 CLMA_126_84/Y3                    td                    0.272      32.839 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.208      34.047         _N132            
                                                         0.307      34.354 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_0/gateop_A2/Cout
                                                         0.000      34.354         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [1]
 CLMA_118_41/COUT                  td                    0.083      34.437 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.437         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [3]
                                                         0.055      34.492 f       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_4/gateop_A2/Cout
                                                         0.000      34.492         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [5]
 CLMA_118_45/COUT                  td                    0.083      34.575 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.575         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [7]
 CLMA_118_49/Y0                    td                    0.173      34.748 f       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_8/gateop_A2/Y0
                                   net (fanout=3)        2.217      36.965         ISP/judge_single2_inst/feature_inst/_N884
                                                         0.267      37.232 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_4/gateop_A2/Cout
                                                         0.000      37.232         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [10]
 CLMS_114_53/COUT                  td                    0.083      37.315 f       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.315         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [14]
                                                         0.057      37.372 f       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_8/gateop_A2/Cout
                                                         0.000      37.372         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [18]
 CLMS_114_57/Y3                    td                    0.272      37.644 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.615      38.259         _N131            
                                                         0.307      38.566 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_0/gateop_A2/Cout
                                                         0.000      38.566         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [1]
 CLMA_118_36/COUT                  td                    0.083      38.649 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.649         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [3]
                                                         0.055      38.704 f       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_4/gateop_A2/Cout
                                                         0.000      38.704         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [5]
 CLMA_118_40/COUT                  td                    0.083      38.787 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.787         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [7]
                                                         0.055      38.842 f       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_8/gateop_A2/Cout
                                                         0.000      38.842         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [9]
 CLMA_118_44/COUT                  td                    0.083      38.925 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.925         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [11]
                                                         0.055      38.980 f       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_12/gateop_A2/Cout
                                                         0.000      38.980         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [13]
 CLMA_118_48/COUT                  td                    0.083      39.063 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.063         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [15]
                                                         0.055      39.118 f       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_16/gateop_A2/Cout
                                                         0.000      39.118         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [17]
 CLMA_118_52/COUT                  td                    0.083      39.201 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.201         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [19]
 CLMA_118_56/Y1                    td                    0.318      39.519 f       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        1.169      40.688         ISP/judge_single2_inst/feature_inst/_N946
 CLMA_114_56/Y3                    td                    0.408      41.096 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.202      42.298         _N130            
                                                         0.351      42.649 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_8/gateop_A2/Cout
                                                         0.000      42.649         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [9]
 CLMA_114_8/COUT                   td                    0.083      42.732 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.732         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [11]
 CLMA_114_12/Y1                    td                    0.318      43.050 f       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        2.580      45.630         ISP/judge_single2_inst/feature_inst/_N987
 CLMA_106_41/COUT                  td                    0.345      45.975 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.975         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt15.co [14]
                                                         0.055      46.030 f       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_8/gateop_A2/Cout
                                                         0.000      46.030         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt15.co [18]
 CLMA_106_45/Y3                    td                    0.264      46.294 f       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.987      48.281         _N129            
                                                         0.307      48.588 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_0/gateop_A2/Cout
                                                         0.000      48.588         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [1]
 CLMA_94_0/COUT                    td                    0.083      48.671 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.671         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [3]
                                                         0.055      48.726 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_4/gateop_A2/Cout
                                                         0.000      48.726         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [5]
 CLMA_94_4/COUT                    td                    0.083      48.809 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.809         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [7]
                                                         0.055      48.864 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_8/gateop_A2/Cout
                                                         0.000      48.864         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [9]
 CLMA_94_8/COUT                    td                    0.083      48.947 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.947         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [11]
 CLMA_94_12/Y0                     td                    0.173      49.120 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_12/gateop_A2/Y0
                                   net (fanout=3)        4.075      53.195         ISP/judge_single2_inst/feature_inst/_N1035
 CLMA_94_28/COUT                   td                    0.262      53.457 r       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.457         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt14.co [14]
                                                         0.055      53.512 f       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_8/gateop_A2/Cout
                                                         0.000      53.512         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt14.co [18]
 CLMA_94_32/Y3                     td                    0.264      53.776 f       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.178      54.954         _N128            
 CLMA_90_5/COUT                    td                    0.345      55.299 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.299         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [7]
                                                         0.055      55.354 f       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_8/gateop_A2/Cout
                                                         0.000      55.354         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [9]
 CLMA_90_9/COUT                    td                    0.083      55.437 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.437         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [11]
                                                         0.055      55.492 f       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_12/gateop_A2/Cout
                                                         0.000      55.492         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [13]
 CLMA_90_13/COUT                   td                    0.083      55.575 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.575         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [15]
 CLMA_90_17/Y1                     td                    0.305      55.880 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_16/gateop_A2/Y1
                                   net (fanout=3)        1.361      57.241         ISP/judge_single2_inst/feature_inst/_N1089
                                                         0.351      57.592 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_8/gateop_A2/Cout
                                                         0.000      57.592         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt13.co [18]
 CLMA_82_12/Y3                     td                    0.272      57.864 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.541      59.405         _N127            
 CLMS_86_9/Y1                      td                    0.430      59.835 f       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_8/gateop_A2/Y1
                                   net (fanout=3)        1.884      61.719         ISP/judge_single2_inst/feature_inst/_N1130
                                                         0.351      62.070 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_4/gateop_A2/Cout
                                                         0.000      62.070         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt12.co [10]
 CLMA_86_8/COUT                    td                    0.083      62.153 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.153         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt12.co [14]
                                                         0.055      62.208 f       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_8/gateop_A2/Cout
                                                         0.000      62.208         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt12.co [18]
 CLMA_86_12/Y3                     td                    0.272      62.480 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.726      63.206         _N126            
                                                         0.307      63.513 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_0/gateop_A2/Cout
                                                         0.000      63.513         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [1]
 CLMA_98_5/COUT                    td                    0.083      63.596 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.596         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [3]
                                                         0.055      63.651 f       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_4/gateop_A2/Cout
                                                         0.000      63.651         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [5]
 CLMA_98_9/COUT                    td                    0.083      63.734 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.734         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [7]
 CLMA_98_13/Y1                     td                    0.318      64.052 f       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_8/gateop_A2/Y1
                                   net (fanout=3)        1.971      66.023         ISP/judge_single2_inst/feature_inst/_N1179
                                                         0.351      66.374 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_4/gateop_A2/Cout
                                                         0.000      66.374         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt11.co [10]
 CLMA_98_33/COUT                   td                    0.083      66.457 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      66.457         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt11.co [14]
                                                         0.055      66.512 f       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_8/gateop_A2/Cout
                                                         0.000      66.512         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt11.co [18]
 CLMA_98_37/Y3                     td                    0.264      66.776 f       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.661      68.437         _N125            
 CLMA_98_8/COUT                    td                    0.345      68.782 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      68.782         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [7]
                                                         0.055      68.837 f       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_8/gateop_A2/Cout
                                                         0.000      68.837         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [9]
 CLMA_98_12/COUT                   td                    0.083      68.920 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      68.920         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [11]
                                                         0.055      68.975 f       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_12/gateop_A2/Cout
                                                         0.000      68.975         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [13]
 CLMA_98_16/COUT                   td                    0.083      69.058 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      69.058         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [15]
 CLMA_98_20/Y0                     td                    0.173      69.231 f       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_16/gateop_A2/Y0
                                   net (fanout=3)        2.706      71.937         ISP/judge_single2_inst/feature_inst/_N1235
                                                         0.267      72.204 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_8/gateop_A2/Cout
                                                         0.000      72.204         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [18]
 CLMS_94_29/Y3                     td                    0.272      72.476 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.740      73.216         _N124            
                                                         0.307      73.523 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_0/gateop_A2/Cout
                                                         0.000      73.523         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [1]
 CLMS_102_5/COUT                   td                    0.083      73.606 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.606         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [3]
                                                         0.057      73.663 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_4/gateop_A2/Cout
                                                         0.000      73.663         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [5]
 CLMS_102_9/COUT                   td                    0.083      73.746 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.746         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [7]
                                                         0.057      73.803 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_8/gateop_A2/Cout
                                                         0.000      73.803         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [9]
 CLMS_102_13/COUT                  td                    0.083      73.886 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.886         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [11]
                                                         0.057      73.943 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_12/gateop_A2/Cout
                                                         0.000      73.943         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [13]
 CLMS_102_17/COUT                  td                    0.083      74.026 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.026         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [15]
                                                         0.057      74.083 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_16/gateop_A2/Cout
                                                         0.000      74.083         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [17]
 CLMS_102_21/Y3                    td                    0.315      74.398 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.968      76.366         ISP/judge_single2_inst/feature_inst/_N1287
                                                         0.307      76.673 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_8/gateop_A2/Cout
                                                         0.000      76.673         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt9.co [18]
 CLMS_94_17/Y3                     td                    0.272      76.945 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.618      77.563         _N123            
                                                         0.307      77.870 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_0/gateop_A2/Cout
                                                         0.000      77.870         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [1]
 CLMA_106_0/COUT                   td                    0.083      77.953 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      77.953         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [3]
                                                         0.055      78.008 f       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_4/gateop_A2/Cout
                                                         0.000      78.008         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [5]
 CLMA_106_4/COUT                   td                    0.083      78.091 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      78.091         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [7]
                                                         0.055      78.146 f       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_8/gateop_A2/Cout
                                                         0.000      78.146         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [9]
 CLMA_106_8/COUT                   td                    0.083      78.229 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      78.229         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [11]
                                                         0.055      78.284 f       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_12/gateop_A2/Cout
                                                         0.000      78.284         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [13]
 CLMA_106_12/COUT                  td                    0.083      78.367 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      78.367         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [15]
 CLMA_106_16/Y1                    td                    0.318      78.685 f       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_16/gateop_A2/Y1
                                   net (fanout=3)        1.473      80.158         ISP/judge_single2_inst/feature_inst/_N1334
                                                         0.351      80.509 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_8/gateop_A2/Cout
                                                         0.000      80.509         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [18]
 CLMA_102_32/Y3                    td                    0.272      80.781 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.091      81.872         _N122            
                                                         0.307      82.179 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_0/gateop_A2/Cout
                                                         0.000      82.179         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [1]
 CLMA_102_0/COUT                   td                    0.083      82.262 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.262         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [3]
                                                         0.055      82.317 f       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_4/gateop_A2/Cout
                                                         0.000      82.317         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [5]
 CLMA_102_4/COUT                   td                    0.083      82.400 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.400         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [7]
                                                         0.055      82.455 f       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_8/gateop_A2/Cout
                                                         0.000      82.455         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [9]
 CLMA_102_8/COUT                   td                    0.083      82.538 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.538         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [11]
                                                         0.055      82.593 f       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_12/gateop_A2/Cout
                                                         0.000      82.593         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [13]
 CLMA_102_12/Y2                    td                    0.173      82.766 f       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_14/gateop_A2/Y0
                                   net (fanout=3)        2.100      84.866         ISP/judge_single2_inst/feature_inst/_N1380
 CLMS_102_33/COUT                  td                    0.262      85.128 r       ISP/judge_single2_inst/feature_inst/N34_lt7.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      85.128         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt7.co [14]
                                                         0.057      85.185 f       ISP/judge_single2_inst/feature_inst/N34_lt7.lt_8/gateop_A2/Cout
                                                         0.000      85.185         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt7.co [18]
 CLMS_102_37/Y3                    td                    0.264      85.449 f       ISP/judge_single2_inst/feature_inst/N34_lt7.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.329      86.778         _N121            
                                                         0.307      87.085 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_0/gateop_A2/Cout
                                                         0.000      87.085         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [1]
 CLMA_118_4/COUT                   td                    0.083      87.168 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      87.168         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [3]
                                                         0.055      87.223 f       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_4/gateop_A2/Cout
                                                         0.000      87.223         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [5]
 CLMA_118_8/COUT                   td                    0.083      87.306 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      87.306         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [7]
                                                         0.055      87.361 f       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_8/gateop_A2/Cout
                                                         0.000      87.361         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [9]
 CLMA_118_12/Y3                    td                    0.315      87.676 f       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_10/gateop_A2/Y1
                                   net (fanout=3)        2.097      89.773         ISP/judge_single2_inst/feature_inst/_N1426
                                                         0.307      90.080 r       ISP/judge_single2_inst/feature_inst/N34_lt6.lt_4/gateop_A2/Cout
                                                         0.000      90.080         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt6.co [10]
 CLMA_106_32/COUT                  td                    0.083      90.163 r       ISP/judge_single2_inst/feature_inst/N34_lt6.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      90.163         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt6.co [14]
                                                         0.055      90.218 f       ISP/judge_single2_inst/feature_inst/N34_lt6.lt_8/gateop_A2/Cout
                                                         0.000      90.218         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt6.co [18]
 CLMA_106_36/Y3                    td                    0.264      90.482 f       ISP/judge_single2_inst/feature_inst/N34_lt6.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.789      92.271         _N120            
                                                         0.351      92.622 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_12/gateop_A2/Cout
                                                         0.000      92.622         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [13]
 CLMA_118_13/COUT                  td                    0.083      92.705 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.705         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [15]
 CLMA_118_17/Y1                    td                    0.318      93.023 f       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_16/gateop_A2/Y1
                                   net (fanout=3)        1.450      94.473         ISP/judge_single2_inst/feature_inst/_N1481
                                                         0.351      94.824 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_8/gateop_A2/Cout
                                                         0.000      94.824         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt5.co [18]
 CLMA_114_44/Y3                    td                    0.272      95.096 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.944      96.040         _N119            
                                                         0.307      96.347 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_0/gateop_A2/Cout
                                                         0.000      96.347         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [1]
 CLMA_130_0/COUT                   td                    0.083      96.430 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      96.430         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [3]
                                                         0.055      96.485 f       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_4/gateop_A2/Cout
                                                         0.000      96.485         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [5]
 CLMA_130_4/COUT                   td                    0.083      96.568 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      96.568         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [7]
                                                         0.055      96.623 f       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_8/gateop_A2/Cout
                                                         0.000      96.623         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [9]
 CLMA_130_8/COUT                   td                    0.083      96.706 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      96.706         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [11]
                                                         0.055      96.761 f       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_12/gateop_A2/Cout
                                                         0.000      96.761         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [13]
 CLMA_130_12/COUT                  td                    0.083      96.844 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      96.844         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [15]
                                                         0.055      96.899 f       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_16/gateop_A2/Cout
                                                         0.000      96.899         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [17]
 CLMA_130_16/COUT                  td                    0.083      96.982 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      96.982         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [19]
 CLMA_130_20/Y1                    td                    0.318      97.300 f       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        2.240      99.540         ISP/judge_single2_inst/feature_inst/_N1534
 CLMA_106_33/Y3                    td                    0.408      99.948 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.098     101.046         _N118            
                                                         0.307     101.353 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_0/gateop_A2/Cout
                                                         0.000     101.353         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [1]
 CLMA_130_1/COUT                   td                    0.083     101.436 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     101.436         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [3]
                                                         0.055     101.491 f       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_4/gateop_A2/Cout
                                                         0.000     101.491         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [5]
 CLMA_130_5/COUT                   td                    0.083     101.574 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     101.574         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [7]
 CLMA_130_9/Y1                     td                    0.318     101.892 f       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_8/gateop_A2/Y1
                                   net (fanout=5)        1.857     103.749         ISP/judge_single2_inst/feature_inst/_N1571
                                                         0.351     104.100 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_4/gateop_A2/Cout
                                                         0.000     104.100         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt3.co [10]
 CLMA_130_68/COUT                  td                    0.083     104.183 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     104.183         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt3.co [14]
                                                         0.055     104.238 f       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_8/gateop_A2/Cout
                                                         0.000     104.238         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt3.co [18]
 CLMA_130_72/Y3                    td                    0.264     104.502 f       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_10/gateop_A2/Y1
                                   net (fanout=48)       1.700     106.202         _N117            
 CLMA_70_0/Y2                      td                    0.227     106.429 r       ISP/judge_single2_inst/feature_inst/N34_sel3[9]/gateop_perm/Z
                                   net (fanout=3)        1.802     108.231         ISP/judge_single2_inst/feature_inst/_N1621
 CLMA_126_8/COUT                   td                    0.128     108.359 r       ISP/judge_single2_inst/feature_inst/N34_sub2.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000     108.359         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub2.co [12]
                                                         0.055     108.414 f       ISP/judge_single2_inst/feature_inst/N34_sub2.fsub_13/gateop_A2/Cout
                                                         0.000     108.414         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub2.co [14]
 CLMA_126_12/COUT                  td                    0.083     108.497 r       ISP/judge_single2_inst/feature_inst/N34_sub2.fsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000     108.497         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub2.co [16]
 CLMA_126_16/Y1                    td                    0.318     108.815 f       ISP/judge_single2_inst/feature_inst/N34_sub2.fsub_17/gateop_A2/Y1
                                   net (fanout=1)        2.436     111.251         ISP/judge_single2_inst/feature_inst/_N1654
 CLMS_86_29/Y3                     td                    0.185     111.436 f       ISP/judge_single2_inst/feature_inst/N34_sel2[17]/gateop_perm/Z
                                   net (fanout=4)        2.640     114.076         ISP/judge_single2_inst/feature_inst/_N1678
                                                         0.225     114.301 r       ISP/judge_single2_inst/feature_inst/N34_lt1.lt_8/gateop_A2/Cout
                                                         0.000     114.301         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt1.co [18]
 CLMA_114_32/Y3                    td                    0.272     114.573 r       ISP/judge_single2_inst/feature_inst/N34_lt1.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.776     115.349         _N115            
 CLMA_90_41/Y1                     td                    0.167     115.516 r       ISP/judge_single2_inst/feature_inst/N34_sel1[19]/gateop_perm/Z
                                   net (fanout=1)        0.990     116.506         ISP/judge_single2_inst/feature_inst/_N1729
 CLMA_118_33/C1                                                            r       ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/I01

 Data arrival time                                                 116.506         Logic Levels: 112
                                                                                   Logic: 35.027ns(31.677%), Route: 75.549ns(68.323%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 B5                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.477         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      16.258 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.258         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      16.299 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      17.193         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.193 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      18.618         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339      18.957 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319      19.276         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      19.276 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.268      20.544         video_clk        
 CLMA_118_33/CLK                                                           r       ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/CLK
 clock pessimism                                         0.741      21.285                          
 clock uncertainty                                      -0.150      21.135                          

 Setup time                                             -0.150      20.985                          

 Data required time                                                 20.985                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.985                          
 Data arrival time                                                -116.506                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -95.521                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single2_inst/feature_inst/b1[11]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/I03
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.160
  Launch Clock Delay      :  5.930
  Clock Pessimism Removal :  0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.455       5.930         video_clk        
 CLMA_118_80/CLK                                                           r       ISP/judge_single2_inst/feature_inst/b1[11]/opit_0_inv_A2Q21/CLK

 CLMA_118_80/Q3                    tco                   0.206       6.136 f       ISP/judge_single2_inst/feature_inst/b1[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=8)        1.202       7.338         ISP/judge_single2_inst/feature_inst/b1 [11]
 APM_110_100/P[19]                 td                    2.074       9.412 r       ISP/judge_single2_inst/feature_inst/N24_0/gopapm/P[19]
                                   net (fanout=3)        0.893      10.305         ISP/judge_single2_inst/feature_inst/_N19
 CLMS_94_49/Y2                     td                    0.308      10.613 r       ISP/judge_single2_inst/feature_inst/feature_inst[19]/gateop_perm/Z
                                   net (fanout=2)        0.962      11.575         ISP/judge_single2_inst/feature_inst/N24 [19]
                                                         0.267      11.842 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_1/gateop_A2/Cout
                                                         0.000      11.842         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [2]
 CLMA_130_36/COUT                  td                    0.083      11.925 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.925         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub23.co [4]
 CLMA_130_40/Y0                    td                    0.173      12.098 f       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_5/gateop_A2/Y0
                                   net (fanout=1)        2.374      14.472         ISP/judge_single2_inst/feature_inst/_N612
 CLMA_94_44/Y3                     td                    0.302      14.774 r       ISP/judge_single2_inst/feature_inst/N34_sel23[4]/gateop_perm/Z
                                   net (fanout=3)        1.223      15.997         ISP/judge_single2_inst/feature_inst/_N636
 CLMA_130_88/COUT                  td                    0.345      16.342 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.342         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [6]
                                                         0.055      16.397 f       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_4/gateop_A2/Cout
                                                         0.000      16.397         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [10]
 CLMA_130_92/COUT                  td                    0.083      16.480 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.480         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [14]
                                                         0.055      16.535 f       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_8/gateop_A2/Cout
                                                         0.000      16.535         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [18]
 CLMA_130_96/Y3                    td                    0.272      16.807 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.090      17.897         _N136            
                                                         0.307      18.204 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_0/gateop_A2/Cout
                                                         0.000      18.204         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [1]
 CLMS_126_49/COUT                  td                    0.083      18.287 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.287         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [3]
                                                         0.057      18.344 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_4/gateop_A2/Cout
                                                         0.000      18.344         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [5]
 CLMS_126_53/COUT                  td                    0.083      18.427 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.427         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [7]
                                                         0.057      18.484 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_8/gateop_A2/Cout
                                                         0.000      18.484         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [9]
 CLMS_126_57/COUT                  td                    0.083      18.567 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.567         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [11]
                                                         0.057      18.624 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_12/gateop_A2/Cout
                                                         0.000      18.624         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [13]
 CLMS_126_65/COUT                  td                    0.083      18.707 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.707         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [15]
                                                         0.057      18.764 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_16/gateop_A2/Cout
                                                         0.000      18.764         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [17]
 CLMS_126_69/Y3                    td                    0.305      19.069 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.044      20.113         ISP/judge_single2_inst/feature_inst/_N699
                                                         0.307      20.420 r       ISP/judge_single2_inst/feature_inst/N34_lt21.lt_8/gateop_A2/Cout
                                                         0.000      20.420         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt21.co [18]
 CLMA_130_93/Y3                    td                    0.272      20.692 r       ISP/judge_single2_inst/feature_inst/N34_lt21.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.871      21.563         _N135            
                                                         0.351      21.914 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_4/gateop_A2/Cout
                                                         0.000      21.914         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [5]
 CLMA_130_65/COUT                  td                    0.083      21.997 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.997         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [7]
                                                         0.055      22.052 f       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_8/gateop_A2/Cout
                                                         0.000      22.052         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [9]
 CLMA_130_69/COUT                  td                    0.083      22.135 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.135         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [11]
                                                         0.055      22.190 f       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_12/gateop_A2/Cout
                                                         0.000      22.190         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [13]
 CLMA_130_73/COUT                  td                    0.083      22.273 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.273         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [15]
                                                         0.055      22.328 f       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_16/gateop_A2/Cout
                                                         0.000      22.328         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [17]
 CLMA_130_77/Y3                    td                    0.315      22.643 f       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.092      23.735         ISP/judge_single2_inst/feature_inst/_N748
                                                         0.307      24.042 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_8/gateop_A2/Cout
                                                         0.000      24.042         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt20.co [18]
 CLMS_126_85/Y3                    td                    0.272      24.314 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.817      25.131         _N134            
                                                         0.307      25.438 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_0/gateop_A2/Cout
                                                         0.000      25.438         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [1]
 CLMA_126_48/Y3                    td                    0.315      25.753 f       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_2/gateop_A2/Y1
                                   net (fanout=3)        1.745      27.498         ISP/judge_single2_inst/feature_inst/_N781
                                                         0.307      27.805 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_0/gateop_A2/Cout
                                                         0.000      27.805         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [2]
 CLMA_130_76/COUT                  td                    0.083      27.888 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.888         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [6]
                                                         0.055      27.943 f       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_4/gateop_A2/Cout
                                                         0.000      27.943         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [10]
 CLMA_130_80/COUT                  td                    0.083      28.026 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      28.026         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [14]
                                                         0.055      28.081 f       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_8/gateop_A2/Cout
                                                         0.000      28.081         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [18]
 CLMA_130_84/Y3                    td                    0.272      28.353 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.123      29.476         _N133            
                                                         0.307      29.783 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_4/gateop_A2/Cout
                                                         0.000      29.783         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [5]
 CLMS_126_29/COUT                  td                    0.083      29.866 f       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.866         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [7]
 CLMS_126_33/Y1                    td                    0.318      30.184 f       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_8/gateop_A2/Y1
                                   net (fanout=3)        1.894      32.078         ISP/judge_single2_inst/feature_inst/_N836
                                                         0.351      32.429 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_4/gateop_A2/Cout
                                                         0.000      32.429         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt18.co [10]
 CLMA_126_80/COUT                  td                    0.083      32.512 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.512         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt18.co [14]
                                                         0.055      32.567 f       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_8/gateop_A2/Cout
                                                         0.000      32.567         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt18.co [18]
 CLMA_126_84/Y3                    td                    0.272      32.839 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.208      34.047         _N132            
                                                         0.307      34.354 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_0/gateop_A2/Cout
                                                         0.000      34.354         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [1]
 CLMA_118_41/COUT                  td                    0.083      34.437 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.437         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [3]
                                                         0.055      34.492 f       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_4/gateop_A2/Cout
                                                         0.000      34.492         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [5]
 CLMA_118_45/COUT                  td                    0.083      34.575 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.575         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [7]
 CLMA_118_49/Y0                    td                    0.173      34.748 f       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_8/gateop_A2/Y0
                                   net (fanout=3)        2.217      36.965         ISP/judge_single2_inst/feature_inst/_N884
                                                         0.267      37.232 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_4/gateop_A2/Cout
                                                         0.000      37.232         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [10]
 CLMS_114_53/COUT                  td                    0.083      37.315 f       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.315         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [14]
                                                         0.057      37.372 f       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_8/gateop_A2/Cout
                                                         0.000      37.372         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [18]
 CLMS_114_57/Y3                    td                    0.272      37.644 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.615      38.259         _N131            
                                                         0.307      38.566 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_0/gateop_A2/Cout
                                                         0.000      38.566         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [1]
 CLMA_118_36/COUT                  td                    0.083      38.649 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.649         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [3]
                                                         0.055      38.704 f       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_4/gateop_A2/Cout
                                                         0.000      38.704         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [5]
 CLMA_118_40/COUT                  td                    0.083      38.787 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.787         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [7]
                                                         0.055      38.842 f       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_8/gateop_A2/Cout
                                                         0.000      38.842         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [9]
 CLMA_118_44/COUT                  td                    0.083      38.925 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      38.925         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [11]
                                                         0.055      38.980 f       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_12/gateop_A2/Cout
                                                         0.000      38.980         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [13]
 CLMA_118_48/COUT                  td                    0.083      39.063 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.063         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [15]
                                                         0.055      39.118 f       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_16/gateop_A2/Cout
                                                         0.000      39.118         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [17]
 CLMA_118_52/COUT                  td                    0.083      39.201 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.201         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [19]
 CLMA_118_56/Y1                    td                    0.318      39.519 f       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        1.169      40.688         ISP/judge_single2_inst/feature_inst/_N946
 CLMA_114_56/Y3                    td                    0.408      41.096 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.202      42.298         _N130            
                                                         0.351      42.649 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_8/gateop_A2/Cout
                                                         0.000      42.649         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [9]
 CLMA_114_8/COUT                   td                    0.083      42.732 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.732         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [11]
 CLMA_114_12/Y1                    td                    0.318      43.050 f       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        2.580      45.630         ISP/judge_single2_inst/feature_inst/_N987
 CLMA_106_41/COUT                  td                    0.345      45.975 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.975         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt15.co [14]
                                                         0.055      46.030 f       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_8/gateop_A2/Cout
                                                         0.000      46.030         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt15.co [18]
 CLMA_106_45/Y3                    td                    0.264      46.294 f       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.987      48.281         _N129            
                                                         0.307      48.588 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_0/gateop_A2/Cout
                                                         0.000      48.588         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [1]
 CLMA_94_0/COUT                    td                    0.083      48.671 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.671         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [3]
                                                         0.055      48.726 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_4/gateop_A2/Cout
                                                         0.000      48.726         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [5]
 CLMA_94_4/COUT                    td                    0.083      48.809 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.809         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [7]
                                                         0.055      48.864 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_8/gateop_A2/Cout
                                                         0.000      48.864         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [9]
 CLMA_94_8/COUT                    td                    0.083      48.947 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.947         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [11]
 CLMA_94_12/Y0                     td                    0.173      49.120 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_12/gateop_A2/Y0
                                   net (fanout=3)        4.075      53.195         ISP/judge_single2_inst/feature_inst/_N1035
 CLMA_94_28/COUT                   td                    0.262      53.457 r       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.457         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt14.co [14]
                                                         0.055      53.512 f       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_8/gateop_A2/Cout
                                                         0.000      53.512         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt14.co [18]
 CLMA_94_32/Y3                     td                    0.264      53.776 f       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.178      54.954         _N128            
 CLMA_90_5/COUT                    td                    0.345      55.299 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.299         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [7]
                                                         0.055      55.354 f       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_8/gateop_A2/Cout
                                                         0.000      55.354         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [9]
 CLMA_90_9/COUT                    td                    0.083      55.437 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.437         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [11]
                                                         0.055      55.492 f       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_12/gateop_A2/Cout
                                                         0.000      55.492         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [13]
 CLMA_90_13/COUT                   td                    0.083      55.575 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.575         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [15]
 CLMA_90_17/Y1                     td                    0.305      55.880 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_16/gateop_A2/Y1
                                   net (fanout=3)        1.361      57.241         ISP/judge_single2_inst/feature_inst/_N1089
                                                         0.351      57.592 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_8/gateop_A2/Cout
                                                         0.000      57.592         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt13.co [18]
 CLMA_82_12/Y3                     td                    0.272      57.864 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.541      59.405         _N127            
 CLMS_86_9/Y1                      td                    0.430      59.835 f       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_8/gateop_A2/Y1
                                   net (fanout=3)        1.884      61.719         ISP/judge_single2_inst/feature_inst/_N1130
                                                         0.351      62.070 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_4/gateop_A2/Cout
                                                         0.000      62.070         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt12.co [10]
 CLMA_86_8/COUT                    td                    0.083      62.153 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.153         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt12.co [14]
                                                         0.055      62.208 f       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_8/gateop_A2/Cout
                                                         0.000      62.208         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt12.co [18]
 CLMA_86_12/Y3                     td                    0.272      62.480 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.726      63.206         _N126            
                                                         0.307      63.513 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_0/gateop_A2/Cout
                                                         0.000      63.513         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [1]
 CLMA_98_5/COUT                    td                    0.083      63.596 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.596         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [3]
                                                         0.055      63.651 f       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_4/gateop_A2/Cout
                                                         0.000      63.651         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [5]
 CLMA_98_9/COUT                    td                    0.083      63.734 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.734         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [7]
 CLMA_98_13/Y1                     td                    0.318      64.052 f       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_8/gateop_A2/Y1
                                   net (fanout=3)        1.971      66.023         ISP/judge_single2_inst/feature_inst/_N1179
                                                         0.351      66.374 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_4/gateop_A2/Cout
                                                         0.000      66.374         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt11.co [10]
 CLMA_98_33/COUT                   td                    0.083      66.457 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      66.457         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt11.co [14]
                                                         0.055      66.512 f       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_8/gateop_A2/Cout
                                                         0.000      66.512         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt11.co [18]
 CLMA_98_37/Y3                     td                    0.264      66.776 f       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.661      68.437         _N125            
 CLMA_98_8/COUT                    td                    0.345      68.782 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      68.782         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [7]
                                                         0.055      68.837 f       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_8/gateop_A2/Cout
                                                         0.000      68.837         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [9]
 CLMA_98_12/COUT                   td                    0.083      68.920 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      68.920         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [11]
                                                         0.055      68.975 f       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_12/gateop_A2/Cout
                                                         0.000      68.975         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [13]
 CLMA_98_16/COUT                   td                    0.083      69.058 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      69.058         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [15]
 CLMA_98_20/Y0                     td                    0.173      69.231 f       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_16/gateop_A2/Y0
                                   net (fanout=3)        2.706      71.937         ISP/judge_single2_inst/feature_inst/_N1235
                                                         0.267      72.204 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_8/gateop_A2/Cout
                                                         0.000      72.204         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [18]
 CLMS_94_29/Y3                     td                    0.272      72.476 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.740      73.216         _N124            
                                                         0.307      73.523 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_0/gateop_A2/Cout
                                                         0.000      73.523         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [1]
 CLMS_102_5/COUT                   td                    0.083      73.606 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.606         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [3]
                                                         0.057      73.663 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_4/gateop_A2/Cout
                                                         0.000      73.663         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [5]
 CLMS_102_9/COUT                   td                    0.083      73.746 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.746         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [7]
                                                         0.057      73.803 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_8/gateop_A2/Cout
                                                         0.000      73.803         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [9]
 CLMS_102_13/COUT                  td                    0.083      73.886 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.886         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [11]
                                                         0.057      73.943 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_12/gateop_A2/Cout
                                                         0.000      73.943         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [13]
 CLMS_102_17/COUT                  td                    0.083      74.026 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      74.026         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [15]
                                                         0.057      74.083 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_16/gateop_A2/Cout
                                                         0.000      74.083         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [17]
 CLMS_102_21/Y3                    td                    0.315      74.398 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.968      76.366         ISP/judge_single2_inst/feature_inst/_N1287
                                                         0.307      76.673 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_8/gateop_A2/Cout
                                                         0.000      76.673         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt9.co [18]
 CLMS_94_17/Y3                     td                    0.272      76.945 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.618      77.563         _N123            
                                                         0.307      77.870 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_0/gateop_A2/Cout
                                                         0.000      77.870         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [1]
 CLMA_106_0/COUT                   td                    0.083      77.953 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      77.953         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [3]
                                                         0.055      78.008 f       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_4/gateop_A2/Cout
                                                         0.000      78.008         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [5]
 CLMA_106_4/COUT                   td                    0.083      78.091 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      78.091         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [7]
                                                         0.055      78.146 f       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_8/gateop_A2/Cout
                                                         0.000      78.146         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [9]
 CLMA_106_8/COUT                   td                    0.083      78.229 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      78.229         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [11]
                                                         0.055      78.284 f       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_12/gateop_A2/Cout
                                                         0.000      78.284         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [13]
 CLMA_106_12/COUT                  td                    0.083      78.367 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      78.367         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [15]
 CLMA_106_16/Y1                    td                    0.318      78.685 f       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_16/gateop_A2/Y1
                                   net (fanout=3)        1.473      80.158         ISP/judge_single2_inst/feature_inst/_N1334
                                                         0.351      80.509 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_8/gateop_A2/Cout
                                                         0.000      80.509         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [18]
 CLMA_102_32/Y3                    td                    0.272      80.781 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.091      81.872         _N122            
                                                         0.307      82.179 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_0/gateop_A2/Cout
                                                         0.000      82.179         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [1]
 CLMA_102_0/COUT                   td                    0.083      82.262 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.262         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [3]
                                                         0.055      82.317 f       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_4/gateop_A2/Cout
                                                         0.000      82.317         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [5]
 CLMA_102_4/COUT                   td                    0.083      82.400 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.400         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [7]
                                                         0.055      82.455 f       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_8/gateop_A2/Cout
                                                         0.000      82.455         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [9]
 CLMA_102_8/COUT                   td                    0.083      82.538 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.538         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [11]
                                                         0.055      82.593 f       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_12/gateop_A2/Cout
                                                         0.000      82.593         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [13]
 CLMA_102_12/Y2                    td                    0.173      82.766 f       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_14/gateop_A2/Y0
                                   net (fanout=3)        2.100      84.866         ISP/judge_single2_inst/feature_inst/_N1380
 CLMS_102_33/COUT                  td                    0.262      85.128 r       ISP/judge_single2_inst/feature_inst/N34_lt7.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      85.128         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt7.co [14]
                                                         0.057      85.185 f       ISP/judge_single2_inst/feature_inst/N34_lt7.lt_8/gateop_A2/Cout
                                                         0.000      85.185         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt7.co [18]
 CLMS_102_37/Y3                    td                    0.264      85.449 f       ISP/judge_single2_inst/feature_inst/N34_lt7.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.329      86.778         _N121            
                                                         0.307      87.085 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_0/gateop_A2/Cout
                                                         0.000      87.085         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [1]
 CLMA_118_4/COUT                   td                    0.083      87.168 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      87.168         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [3]
                                                         0.055      87.223 f       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_4/gateop_A2/Cout
                                                         0.000      87.223         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [5]
 CLMA_118_8/COUT                   td                    0.083      87.306 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      87.306         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [7]
                                                         0.055      87.361 f       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_8/gateop_A2/Cout
                                                         0.000      87.361         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [9]
 CLMA_118_12/Y3                    td                    0.315      87.676 f       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_10/gateop_A2/Y1
                                   net (fanout=3)        2.097      89.773         ISP/judge_single2_inst/feature_inst/_N1426
                                                         0.307      90.080 r       ISP/judge_single2_inst/feature_inst/N34_lt6.lt_4/gateop_A2/Cout
                                                         0.000      90.080         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt6.co [10]
 CLMA_106_32/COUT                  td                    0.083      90.163 r       ISP/judge_single2_inst/feature_inst/N34_lt6.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      90.163         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt6.co [14]
                                                         0.055      90.218 f       ISP/judge_single2_inst/feature_inst/N34_lt6.lt_8/gateop_A2/Cout
                                                         0.000      90.218         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt6.co [18]
 CLMA_106_36/Y3                    td                    0.264      90.482 f       ISP/judge_single2_inst/feature_inst/N34_lt6.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.789      92.271         _N120            
                                                         0.351      92.622 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_12/gateop_A2/Cout
                                                         0.000      92.622         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [13]
 CLMA_118_13/COUT                  td                    0.083      92.705 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.705         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [15]
 CLMA_118_17/Y1                    td                    0.318      93.023 f       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_16/gateop_A2/Y1
                                   net (fanout=3)        1.450      94.473         ISP/judge_single2_inst/feature_inst/_N1481
                                                         0.351      94.824 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_8/gateop_A2/Cout
                                                         0.000      94.824         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt5.co [18]
 CLMA_114_44/Y3                    td                    0.272      95.096 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.944      96.040         _N119            
                                                         0.307      96.347 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_0/gateop_A2/Cout
                                                         0.000      96.347         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [1]
 CLMA_130_0/COUT                   td                    0.083      96.430 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      96.430         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [3]
                                                         0.055      96.485 f       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_4/gateop_A2/Cout
                                                         0.000      96.485         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [5]
 CLMA_130_4/COUT                   td                    0.083      96.568 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      96.568         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [7]
                                                         0.055      96.623 f       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_8/gateop_A2/Cout
                                                         0.000      96.623         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [9]
 CLMA_130_8/COUT                   td                    0.083      96.706 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      96.706         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [11]
                                                         0.055      96.761 f       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_12/gateop_A2/Cout
                                                         0.000      96.761         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [13]
 CLMA_130_12/COUT                  td                    0.083      96.844 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      96.844         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [15]
                                                         0.055      96.899 f       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_16/gateop_A2/Cout
                                                         0.000      96.899         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [17]
 CLMA_130_16/COUT                  td                    0.083      96.982 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      96.982         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [19]
 CLMA_130_20/Y1                    td                    0.318      97.300 f       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        2.240      99.540         ISP/judge_single2_inst/feature_inst/_N1534
 CLMA_106_33/Y3                    td                    0.408      99.948 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.098     101.046         _N118            
                                                         0.307     101.353 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_0/gateop_A2/Cout
                                                         0.000     101.353         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [1]
 CLMA_130_1/COUT                   td                    0.083     101.436 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     101.436         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [3]
                                                         0.055     101.491 f       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_4/gateop_A2/Cout
                                                         0.000     101.491         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [5]
 CLMA_130_5/COUT                   td                    0.083     101.574 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     101.574         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [7]
 CLMA_130_9/Y1                     td                    0.318     101.892 f       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_8/gateop_A2/Y1
                                   net (fanout=5)        1.857     103.749         ISP/judge_single2_inst/feature_inst/_N1571
                                                         0.351     104.100 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_4/gateop_A2/Cout
                                                         0.000     104.100         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt3.co [10]
 CLMA_130_68/COUT                  td                    0.083     104.183 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     104.183         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt3.co [14]
                                                         0.055     104.238 f       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_8/gateop_A2/Cout
                                                         0.000     104.238         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt3.co [18]
 CLMA_130_72/Y3                    td                    0.264     104.502 f       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_10/gateop_A2/Y1
                                   net (fanout=48)       1.700     106.202         _N117            
 CLMA_70_0/Y2                      td                    0.227     106.429 r       ISP/judge_single2_inst/feature_inst/N34_sel3[9]/gateop_perm/Z
                                   net (fanout=3)        1.802     108.231         ISP/judge_single2_inst/feature_inst/_N1621
 CLMA_126_8/COUT                   td                    0.128     108.359 r       ISP/judge_single2_inst/feature_inst/N34_sub2.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000     108.359         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub2.co [12]
                                                         0.055     108.414 f       ISP/judge_single2_inst/feature_inst/N34_sub2.fsub_13/gateop_A2/Cout
                                                         0.000     108.414         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub2.co [14]
 CLMA_126_12/COUT                  td                    0.083     108.497 r       ISP/judge_single2_inst/feature_inst/N34_sub2.fsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000     108.497         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub2.co [16]
 CLMA_126_16/Y1                    td                    0.318     108.815 f       ISP/judge_single2_inst/feature_inst/N34_sub2.fsub_17/gateop_A2/Y1
                                   net (fanout=1)        2.436     111.251         ISP/judge_single2_inst/feature_inst/_N1654
 CLMS_86_29/Y3                     td                    0.185     111.436 f       ISP/judge_single2_inst/feature_inst/N34_sel2[17]/gateop_perm/Z
                                   net (fanout=4)        2.640     114.076         ISP/judge_single2_inst/feature_inst/_N1678
                                                         0.225     114.301 r       ISP/judge_single2_inst/feature_inst/N34_lt1.lt_8/gateop_A2/Cout
                                                         0.000     114.301         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt1.co [18]
 CLMA_114_32/Y3                    td                    0.272     114.573 r       ISP/judge_single2_inst/feature_inst/N34_lt1.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.366     114.939         _N115            
 CLMA_118_28/Y0                    td                    0.308     115.247 r       ISP/judge_single2_inst/feature_inst/N34_sel1[20]/gateop_perm/Z
                                   net (fanout=1)        0.916     116.163         ISP/judge_single2_inst/feature_inst/_N1730
 CLMA_118_33/C3                                                            r       ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/I03

 Data arrival time                                                 116.163         Logic Levels: 112
                                                                                   Logic: 35.168ns(31.903%), Route: 75.065ns(68.097%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 B5                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.477         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      16.258 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.258         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      16.299 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      17.193         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.193 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      18.618         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339      18.957 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319      19.276         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      19.276 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.268      20.544         video_clk        
 CLMA_118_33/CLK                                                           r       ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/CLK
 clock pessimism                                         0.741      21.285                          
 clock uncertainty                                      -0.150      21.135                          

 Setup time                                             -0.223      20.912                          

 Data required time                                                 20.912                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.912                          
 Data arrival time                                                -116.163                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -95.251                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single1_inst/handle_inst/area_colour_1_inst/s[17]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/judge_single1_inst/handle_inst/area_colour_1_inst/s1[16]/opit_0_inv/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.019
  Launch Clock Delay      :  5.214
  Clock Pessimism Removal :  -0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.322       5.214         video_clk        
 CLMA_22_245/CLK                                                           r       ISP/judge_single1_inst/handle_inst/area_colour_1_inst/s[17]/opit_0_inv_A2Q21/CLK

 CLMA_22_245/Q0                    tco                   0.197       5.411 f       ISP/judge_single1_inst/handle_inst/area_colour_1_inst/s[17]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.235       5.646         ISP/judge_single1_inst/handle_inst/area_colour_1_inst/s [16]
 CLMA_22_248/CD                                                            f       ISP/judge_single1_inst/handle_inst/area_colour_1_inst/s1[16]/opit_0_inv/D

 Data arrival time                                                   5.646         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.602%), Route: 0.235ns(54.398%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.544       6.019         video_clk        
 CLMA_22_248/CLK                                                           r       ISP/judge_single1_inst/handle_inst/area_colour_1_inst/s1[16]/opit_0_inv/CLK
 clock pessimism                                        -0.583       5.436                          
 clock uncertainty                                       0.000       5.436                          

 Hold time                                               0.027       5.463                          

 Data required time                                                  5.463                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.463                          
 Data arrival time                                                  -5.646                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.183                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/Pretreatment_inst/Bit_Erosion_Detector_x0inst/Matrixe_3X3_m0/line_Shift_m0/shiftin_d0/opit_0/CLK
Endpoint    : ISP/Pretreatment_inst/Bit_Erosion_Detector_x0inst/Matrixe_3X3_m0/line_Shift_m0/shiftin_d1/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.226  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.016
  Launch Clock Delay      :  5.207
  Clock Pessimism Removal :  -0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.315       5.207         video_clk        
 CLMS_54_245/CLK                                                           r       ISP/Pretreatment_inst/Bit_Erosion_Detector_x0inst/Matrixe_3X3_m0/line_Shift_m0/shiftin_d0/opit_0/CLK

 CLMS_54_245/Q0                    tco                   0.197       5.404 f       ISP/Pretreatment_inst/Bit_Erosion_Detector_x0inst/Matrixe_3X3_m0/line_Shift_m0/shiftin_d0/opit_0/Q
                                   net (fanout=1)        0.248       5.652         ISP/Pretreatment_inst/Bit_Erosion_Detector_x0inst/Matrixe_3X3_m0/line_Shift_m0/shiftin_d0
 CLMA_58_249/CD                                                            f       ISP/Pretreatment_inst/Bit_Erosion_Detector_x0inst/Matrixe_3X3_m0/line_Shift_m0/shiftin_d1/opit_0/D

 Data arrival time                                                   5.652         Logic Levels: 0  
                                                                                   Logic: 0.197ns(44.270%), Route: 0.248ns(55.730%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.541       6.016         video_clk        
 CLMA_58_249/CLK                                                           r       ISP/Pretreatment_inst/Bit_Erosion_Detector_x0inst/Matrixe_3X3_m0/line_Shift_m0/shiftin_d1/opit_0/CLK
 clock pessimism                                        -0.583       5.433                          
 clock uncertainty                                       0.000       5.433                          

 Hold time                                               0.027       5.460                          

 Data required time                                                  5.460                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.460                          
 Data arrival time                                                  -5.652                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.192                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single0_inst/handle_inst/area_colour_6_inst/s[1]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/judge_single0_inst/handle_inst/area_colour_6_inst/s1[1]/opit_0_inv/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.196  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.006
  Launch Clock Delay      :  5.227
  Clock Pessimism Removal :  -0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.335       5.227         video_clk        
 CLMA_82_348/CLK                                                           r       ISP/judge_single0_inst/handle_inst/area_colour_6_inst/s[1]/opit_0_inv_A2Q21/CLK

 CLMA_82_348/Q1                    tco                   0.198       5.425 r       ISP/judge_single0_inst/handle_inst/area_colour_6_inst/s[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.208       5.633         ISP/judge_single0_inst/handle_inst/area_colour_6_inst/s [1]
 CLMS_86_349/M2                                                            r       ISP/judge_single0_inst/handle_inst/area_colour_6_inst/s1[1]/opit_0_inv/D

 Data arrival time                                                   5.633         Logic Levels: 0  
                                                                                   Logic: 0.198ns(48.768%), Route: 0.208ns(51.232%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.531       6.006         video_clk        
 CLMS_86_349/CLK                                                           r       ISP/judge_single0_inst/handle_inst/area_colour_6_inst/s1[1]/opit_0_inv/CLK
 clock pessimism                                        -0.583       5.423                          
 clock uncertainty                                       0.000       5.423                          

 Hold time                                              -0.003       5.420                          

 Data required time                                                  5.420                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.420                          
 Data arrival time                                                  -5.633                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.213                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DB0[10]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.429  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.148
  Launch Clock Delay      :  5.993
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19030.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19031.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19032.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19033.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393   19034.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368   19034.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19034.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514   19035.993         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P4[3]              tco                   1.284   19037.277 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/RDATA_1[49]
                                   net (fanout=1)        1.267   19038.544         rd_burst_data[49]
 DRM_34_64/DB0[10]                                                         f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DB0[10]

 Data arrival time                                               19038.544         Logic Levels: 0  
                                                                                   Logic: 1.284ns(50.333%), Route: 1.267ns(49.667%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19030.882 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.882         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19030.923 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19031.817         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19031.817 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19033.242         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   19033.581 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   19033.900         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19033.900 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.256   19035.156         video_clk        
 DRM_34_64/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.416   19035.572                          
 clock uncertainty                                      -0.150   19035.422                          

 Setup time                                             -0.054   19035.368                          

 Data required time                                              19035.368                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19035.368                          
 Data arrival time                                              -19038.544                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.176                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DB0[5]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.429  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.148
  Launch Clock Delay      :  5.993
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19030.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19031.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19032.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19033.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393   19034.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368   19034.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19034.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514   19035.993         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P5[11]             tco                   1.266   19037.259 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/RDATA_1[37]
                                   net (fanout=1)        1.266   19038.525         rd_burst_data[37]
 DRM_34_64/DB0[5]                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DB0[5]

 Data arrival time                                               19038.525         Logic Levels: 0  
                                                                                   Logic: 1.266ns(50.000%), Route: 1.266ns(50.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19030.882 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.882         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19030.923 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19031.817         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19031.817 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19033.242         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   19033.581 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   19033.900         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19033.900 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.256   19035.156         video_clk        
 DRM_34_64/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.416   19035.572                          
 clock uncertainty                                      -0.150   19035.422                          

 Setup time                                             -0.054   19035.368                          

 Data required time                                              19035.368                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19035.368                          
 Data arrival time                                              -19038.525                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.157                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DB0[15]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.429  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.148
  Launch Clock Delay      :  5.993
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19030.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19031.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19032.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19033.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393   19034.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368   19034.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19034.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514   19035.993         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P4[8]              tco                   1.301   19037.294 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/RDATA_1[54]
                                   net (fanout=1)        1.109   19038.403         rd_burst_data[54]
 DRM_34_64/DB0[15]                                                         f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DB0[15]

 Data arrival time                                               19038.403         Logic Levels: 0  
                                                                                   Logic: 1.301ns(53.983%), Route: 1.109ns(46.017%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19030.882 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.882         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19030.923 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19031.817         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19031.817 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19033.242         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   19033.581 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   19033.900         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19033.900 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.256   19035.156         video_clk        
 DRM_34_64/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.416   19035.572                          
 clock uncertainty                                      -0.150   19035.422                          

 Setup time                                             -0.054   19035.368                          

 Data required time                                              19035.368                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19035.368                          
 Data arrival time                                              -19038.403                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.035                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.359  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.923
  Launch Clock Delay      :  5.148
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19230.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19230.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19231.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19231.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19233.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342   19233.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319   19233.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19233.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.253   19235.148         ntclkbufg_1      
 CLMS_46_73/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/CLK

 CLMS_46_73/Q3                     tco                   0.197   19235.345 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.248   19235.593         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [6]
 CLMA_50_69/CD                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/D

 Data arrival time                                               19235.593         Logic Levels: 0  
                                                                                   Logic: 0.197ns(44.270%), Route: 0.248ns(55.730%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19230.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19231.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19232.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19233.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   19234.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   19234.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19234.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.448   19235.923         video_clk        
 CLMA_50_69/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/CLK
 clock pessimism                                        -0.416   19235.507                          
 clock uncertainty                                       0.150   19235.657                          

 Hold time                                               0.027   19235.684                          

 Data required time                                              19235.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19235.684                          
 Data arrival time                                              -19235.593                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.091                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.364  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.934
  Launch Clock Delay      :  5.154
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19230.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19230.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19231.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19231.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19233.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342   19233.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319   19233.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19233.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.259   19235.154         ntclkbufg_1      
 CLMA_42_80/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/CLK

 CLMA_42_80/Q2                     tco                   0.198   19235.352 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.236   19235.588         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [1]
 CLMA_38_80/M3                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/D

 Data arrival time                                               19235.588         Logic Levels: 0  
                                                                                   Logic: 0.198ns(45.622%), Route: 0.236ns(54.378%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19230.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19231.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19232.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19233.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   19234.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   19234.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19234.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.459   19235.934         video_clk        
 CLMA_38_80/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[1]/opit_0/CLK
 clock pessimism                                        -0.416   19235.518                          
 clock uncertainty                                       0.150   19235.668                          

 Hold time                                              -0.003   19235.665                          

 Data required time                                              19235.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19235.665                          
 Data arrival time                                              -19235.588                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.077                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.365  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.934
  Launch Clock Delay      :  5.153
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19230.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19230.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19231.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19231.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19233.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342   19233.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319   19233.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19233.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.258   19235.153         ntclkbufg_1      
 CLMA_38_76/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[0]/opit_0_L5Q_perm/CLK

 CLMA_38_76/Q0                     tco                   0.198   19235.351 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.240   19235.591         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [0]
 CLMA_38_80/M0                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/opit_0/D

 Data arrival time                                               19235.591         Logic Levels: 0  
                                                                                   Logic: 0.198ns(45.205%), Route: 0.240ns(54.795%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19230.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19231.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19232.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19233.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   19234.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   19234.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19234.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.459   19235.934         video_clk        
 CLMA_38_80/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[0]/opit_0/CLK
 clock pessimism                                        -0.416   19235.518                          
 clock uncertainty                                       0.150   19235.668                          

 Hold time                                              -0.003   19235.665                          

 Data required time                                              19235.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19235.665                          
 Data arrival time                                              -19235.591                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.074                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/AWVALID_1
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.149  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.212
  Launch Clock Delay      :  5.945
  Clock Pessimism Removal :  0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.466       5.945         ntclkbufg_1      
 CLMA_30_80/CLK                                                            r       u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/CLK

 CLMA_30_80/Q1                     tco                   0.206       6.151 f       u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.412       7.563         s00_axi_awvalid  
 HMEMC_16_1/SRB_IOL42_LRS                                                  f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/AWVALID_1

 Data arrival time                                                   7.563         Logic Levels: 0  
                                                                                   Logic: 0.206ns(12.732%), Route: 1.412ns(87.268%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.317      15.212         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                         0.584      15.796                          
 clock uncertainty                                      -0.150      15.646                          

 Setup time                                             -5.134      10.512                          

 Data required time                                                 10.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.512                          
 Data arrival time                                                  -7.563                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.949                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.212  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.197
  Launch Clock Delay      :  5.993
  Clock Pessimism Removal :  0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514       5.993         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.890       6.883 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=5)        0.985       7.868         s00_axi_wready   
 CLMA_26_76/Y3                     td                    0.143       8.011 f       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=2)        1.949       9.960         u_aq_axi_master/N5
                                                         0.221      10.181 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[0]/opit_0_inv_A2Q20/Cout
                                                         0.000      10.181         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9155
 CLMA_130_100/COUT                 td                    0.083      10.264 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.264         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9157
 CLMA_130_104/Y1                   td                    0.305      10.569 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.668      11.237         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69 [5]
 CLMS_114_109/Y2                   td                    0.227      11.464 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N70[5]/gateop_perm/Z
                                   net (fanout=2)        0.509      11.973         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [5]
 CLMS_126_109/COUT                 td                    0.348      12.321 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000      12.321         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [7]
 CLMS_126_113/CIN                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin

 Data arrival time                                                  12.321         Logic Levels: 5  
                                                                                   Logic: 2.217ns(35.035%), Route: 4.111ns(64.965%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.302      15.197         ntclkbufg_1      
 CLMS_126_113/CLK                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/CLK
 clock pessimism                                         0.584      15.781                          
 clock uncertainty                                      -0.150      15.631                          

 Setup time                                             -0.101      15.530                          

 Data required time                                                 15.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.530                          
 Data arrival time                                                 -12.321                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.209                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/Cin
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.216  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.193
  Launch Clock Delay      :  5.993
  Clock Pessimism Removal :  0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514       5.993         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.890       6.883 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=5)        0.985       7.868         s00_axi_wready   
 CLMA_26_76/Y3                     td                    0.143       8.011 f       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=2)        1.949       9.960         u_aq_axi_master/N5
                                                         0.221      10.181 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[0]/opit_0_inv_A2Q20/Cout
                                                         0.000      10.181         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9155
 CLMA_130_100/COUT                 td                    0.083      10.264 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.264         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9157
 CLMA_130_104/Y1                   td                    0.305      10.569 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.668      11.237         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69 [5]
 CLMS_114_109/Y2                   td                    0.227      11.464 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N70[5]/gateop_perm/Z
                                   net (fanout=2)        0.428      11.892         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [5]
 CLMA_126_104/COUT                 td                    0.345      12.237 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.237         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.co [6]
 CLMA_126_108/CIN                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/Cin

 Data arrival time                                                  12.237         Logic Levels: 5  
                                                                                   Logic: 2.214ns(35.458%), Route: 4.030ns(64.542%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.298      15.193         ntclkbufg_1      
 CLMA_126_108/CLK                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty/opit_0_AQ_perm/CLK
 clock pessimism                                         0.584      15.777                          
 clock uncertainty                                      -0.150      15.627                          

 Setup time                                             -0.101      15.526                          

 Data required time                                                 15.526                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.526                          
 Data arrival time                                                 -12.237                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.289                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_wr_adrs[23]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/AWADDR_1[23]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.200  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.993
  Launch Clock Delay      :  5.209
  Clock Pessimism Removal :  -0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.314       5.209         ntclkbufg_1      
 CLMS_26_117/CLK                                                           r       u_aq_axi_master/reg_wr_adrs[23]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_117/Q3                    tco                   0.198       5.407 r       u_aq_axi_master/reg_wr_adrs[23]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.294       5.701         s00_axi_awaddr[23]
 HMEMC_16_1/SRB_IOL43_TS_CTRL[1]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/AWADDR_1[23]

 Data arrival time                                                   5.701         Logic Levels: 0  
                                                                                   Logic: 0.198ns(40.244%), Route: 0.294ns(59.756%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514       5.993         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.584       5.409                          
 clock uncertainty                                       0.000       5.409                          

 Hold time                                               0.078       5.487                          

 Data required time                                                  5.487                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.487                          
 Data arrival time                                                  -5.701                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.214                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[30]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[30]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.224  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.993
  Launch Clock Delay      :  5.185
  Clock Pessimism Removal :  -0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.290       5.185         ntclkbufg_1      
 CLMA_38_104/CLK                                                           r       u_aq_axi_master/reg_rd_adrs[30]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_104/Q2                    tco                   0.198       5.383 r       u_aq_axi_master/reg_rd_adrs[30]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.367       5.750         s00_axi_araddr[30]
 HMEMC_16_1/SRB_IOL35_TX_DATA[3]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[30]

 Data arrival time                                                   5.750         Logic Levels: 0  
                                                                                   Logic: 0.198ns(35.044%), Route: 0.367ns(64.956%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514       5.993         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.584       5.409                          
 clock uncertainty                                       0.000       5.409                          

 Hold time                                               0.108       5.517                          

 Data required time                                                  5.517                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.517                          
 Data arrival time                                                  -5.750                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.233                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[13]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_wr_adrs[16]/opit_0_inv_L5Q_perm/L3
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.192  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.990
  Launch Clock Delay      :  5.214
  Clock Pessimism Removal :  -0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.319       5.214         ntclkbufg_1      
 CLMS_26_125/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[13]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_125/Q1                    tco                   0.197       5.411 f       frame_read_write_m0/frame_fifo_write_m0/wr_burst_addr[13]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.108       5.519         wr_burst_addr[13]
 CLMS_26_117/B3                                                            f       u_aq_axi_master/reg_wr_adrs[16]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   5.519         Logic Levels: 0  
                                                                                   Logic: 0.197ns(64.590%), Route: 0.108ns(35.410%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.511       5.990         ntclkbufg_1      
 CLMS_26_117/CLK                                                           r       u_aq_axi_master/reg_wr_adrs[16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.584       5.406                          
 clock uncertainty                                       0.000       5.406                          

 Hold time                                              -0.169       5.237                          

 Data required time                                                  5.237                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.237                          
 Data arrival time                                                  -5.519                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.282                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[9]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.995  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.193
  Launch Clock Delay      :  3.198
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.469       3.198         cmos_pclk_g      
 CLMA_118_92/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/opit_0_L5Q_perm/CLK

 CLMA_118_92/Q3                    tco                   0.209       3.407 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.684       4.091         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [9]
 CLMA_126_108/M1                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[9]/opit_0/D

 Data arrival time                                                   4.091         Logic Levels: 0  
                                                                                   Logic: 0.209ns(23.404%), Route: 0.684ns(76.596%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.298      15.193         ntclkbufg_1      
 CLMA_126_108/CLK                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[9]/opit_0/CLK
 clock pessimism                                         0.000      15.193                          
 clock uncertainty                                      -0.150      15.043                          

 Setup time                                             -0.027      15.016                          

 Data required time                                                 15.016                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.016                          
 Data arrival time                                                  -4.091                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.925                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[10]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.963  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.177
  Launch Clock Delay      :  3.214
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.485       3.214         cmos_pclk_g      
 CLMA_126_100/CLK                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[10]/opit_0_L5Q_perm/CLK

 CLMA_126_100/Q1                   tco                   0.209       3.423 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.467       3.890         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [10]
 CLMA_118_101/M0                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[10]/opit_0/D

 Data arrival time                                                   3.890         Logic Levels: 0  
                                                                                   Logic: 0.209ns(30.917%), Route: 0.467ns(69.083%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.282      15.177         ntclkbufg_1      
 CLMA_118_101/CLK                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[10]/opit_0/CLK
 clock pessimism                                         0.000      15.177                          
 clock uncertainty                                      -0.150      15.027                          

 Setup time                                             -0.027      15.000                          

 Data required time                                                 15.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.000                          
 Data arrival time                                                  -3.890                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.110                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/write_addr_index[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[1]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.981  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.201
  Launch Clock Delay      :  3.220
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.491       3.220         cmos_pclk_g      
 CLMA_38_136/CLK                                                           r       cmos_write_req_gen_m0/write_addr_index[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_136/Q1                    tco                   0.209       3.429 r       cmos_write_req_gen_m0/write_addr_index[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.478       3.907         write_addr_index[1]
 CLMA_30_132/M1                                                            r       frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[1]/opit_0_inv/D

 Data arrival time                                                   3.907         Logic Levels: 0  
                                                                                   Logic: 0.209ns(30.422%), Route: 0.478ns(69.578%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.306      15.201         ntclkbufg_1      
 CLMA_30_132/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0[1]/opit_0_inv/CLK
 clock pessimism                                         0.000      15.201                          
 clock uncertainty                                      -0.150      15.051                          

 Setup time                                             -0.027      15.024                          

 Data required time                                                 15.024                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.024                          
 Data arrival time                                                  -3.907                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.117                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    3.164  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.948
  Launch Clock Delay      :  2.784
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.273       2.784         cmos_pclk_g      
 CLMA_118_92/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/CLK

 CLMA_118_92/Q2                    tco                   0.198       2.982 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.140       3.122         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [6]
 CLMA_118_93/M3                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/D

 Data arrival time                                                   3.122         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.469       5.948         ntclkbufg_1      
 CLMA_118_93/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/CLK
 clock pessimism                                         0.000       5.948                          
 clock uncertainty                                       0.150       6.098                          

 Hold time                                              -0.003       6.095                          

 Data required time                                                  6.095                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.095                          
 Data arrival time                                                  -3.122                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.973                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    3.164  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.948
  Launch Clock Delay      :  2.784
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.273       2.784         cmos_pclk_g      
 CLMA_118_92/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/CLK

 CLMA_118_92/Q0                    tco                   0.198       2.982 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.140       3.122         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [3]
 CLMA_118_93/M2                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/D

 Data arrival time                                                   3.122         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.469       5.948         ntclkbufg_1      
 CLMA_118_93/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/CLK
 clock pessimism                                         0.000       5.948                          
 clock uncertainty                                       0.150       6.098                          

 Hold time                                              -0.003       6.095                          

 Data required time                                                  6.095                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.095                          
 Data arrival time                                                  -3.122                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.973                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[4]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    3.169  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.957
  Launch Clock Delay      :  2.788
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.277       2.788         cmos_pclk_g      
 CLMA_118_96/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[4]/opit_0_L5Q_perm/CLK

 CLMA_118_96/Q0                    tco                   0.198       2.986 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.156       3.142         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [4]
 CLMA_118_101/M2                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[4]/opit_0/D

 Data arrival time                                                   3.142         Logic Levels: 0  
                                                                                   Logic: 0.198ns(55.932%), Route: 0.156ns(44.068%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.478       5.957         ntclkbufg_1      
 CLMA_118_101/CLK                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[4]/opit_0/CLK
 clock pessimism                                         0.000       5.957                          
 clock uncertainty                                       0.150       6.107                          

 Hold time                                              -0.003       6.104                          

 Data required time                                                  6.104                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.104                          
 Data arrival time                                                  -3.142                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.962                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.349  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.150
  Launch Clock Delay      :  5.915
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 B5                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.085         sys_clk          
 IOBD_0_298/DIN                    td                    0.898     200.983 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.983         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047     201.030 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029     202.059         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     202.059 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651     203.710         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389     204.099 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368     204.467         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     204.467 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.440     205.907         video_clk        
 CLMS_46_65/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/CLK

 CLMS_46_65/Q3                     tco                   0.206     206.113 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.732     206.845         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [8]
 CLMA_30_68/M0                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/D

 Data arrival time                                                 206.845         Logic Levels: 0  
                                                                                   Logic: 0.206ns(21.962%), Route: 0.732ns(78.038%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 B5                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781     200.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041     200.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894     201.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     201.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425     203.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342     203.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319     203.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000     203.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.255     205.150         ntclkbufg_1      
 CLMA_30_68/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/CLK
 clock pessimism                                         0.416     205.566                          
 clock uncertainty                                      -0.150     205.416                          

 Setup time                                             -0.035     205.381                          

 Data required time                                                205.381                          
----------------------------------------------------------------------------------------------------
 Data required time                                                205.381                          
 Data arrival time                                                -206.845                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.464                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[10]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.348  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.148
  Launch Clock Delay      :  5.912
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 B5                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.085         sys_clk          
 IOBD_0_298/DIN                    td                    0.898     200.983 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.983         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047     201.030 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029     202.059         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     202.059 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651     203.710         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389     204.099 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368     204.467         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     204.467 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.437     205.904         video_clk        
 CLMA_42_64/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/CLK

 CLMA_42_64/Q1                     tco                   0.209     206.113 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.512     206.625         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [10]
 CLMA_38_72/M2                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[10]/opit_0/D

 Data arrival time                                                 206.625         Logic Levels: 0  
                                                                                   Logic: 0.209ns(28.988%), Route: 0.512ns(71.012%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 B5                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781     200.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041     200.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894     201.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     201.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425     203.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342     203.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319     203.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000     203.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.253     205.148         ntclkbufg_1      
 CLMA_38_72/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[10]/opit_0/CLK
 clock pessimism                                         0.416     205.564                          
 clock uncertainty                                      -0.150     205.414                          

 Setup time                                             -0.027     205.387                          

 Data required time                                                205.387                          
----------------------------------------------------------------------------------------------------
 Data required time                                                205.387                          
 Data arrival time                                                -206.625                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.238                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[9]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.346  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.150
  Launch Clock Delay      :  5.912
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 B5                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.085         sys_clk          
 IOBD_0_298/DIN                    td                    0.898     200.983 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.983         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047     201.030 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029     202.059         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     202.059 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651     203.710         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389     204.099 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368     204.467         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     204.467 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.437     205.904         video_clk        
 CLMA_42_64/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/CLK

 CLMA_42_64/Q0                     tco                   0.206     206.110 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.487     206.597         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [9]
 CLMA_30_68/M1                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[9]/opit_0/D

 Data arrival time                                                 206.597         Logic Levels: 0  
                                                                                   Logic: 0.206ns(29.726%), Route: 0.487ns(70.274%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 B5                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781     200.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041     200.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894     201.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     201.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425     203.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342     203.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319     203.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000     203.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.255     205.150         ntclkbufg_1      
 CLMA_30_68/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[9]/opit_0/CLK
 clock pessimism                                         0.416     205.566                          
 clock uncertainty                                      -0.150     205.416                          

 Setup time                                             -0.035     205.381                          

 Data required time                                                205.381                          
----------------------------------------------------------------------------------------------------
 Data required time                                                205.381                          
 Data arrival time                                                -206.597                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.216                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.371  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.991
  Launch Clock Delay      :  5.204
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.312       5.204         video_clk        
 CLMA_50_121/CLK                                                           r       video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/CLK

 CLMA_50_121/Q0                    tco                   0.198       5.402 r       video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.152       5.554         read_req         
 CLMS_54_121/M0                                                            r       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/D

 Data arrival time                                                   5.554         Logic Levels: 0  
                                                                                   Logic: 0.198ns(56.571%), Route: 0.152ns(43.429%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.512       5.991         ntclkbufg_1      
 CLMS_54_121/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/CLK
 clock pessimism                                        -0.416       5.575                          
 clock uncertainty                                       0.150       5.725                          

 Hold time                                              -0.003       5.722                          

 Data required time                                                  5.722                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.722                          
 Data arrival time                                                  -5.554                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.168                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.364  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.916
  Launch Clock Delay      :  5.136
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.244       5.136         video_clk        
 CLMS_46_65/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/CLK

 CLMS_46_65/Q1                     tco                   0.198       5.334 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.229       5.563         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [6]
 CLMA_42_65/M0                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/D

 Data arrival time                                                   5.563         Logic Levels: 0  
                                                                                   Logic: 0.198ns(46.370%), Route: 0.229ns(53.630%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.437       5.916         ntclkbufg_1      
 CLMA_42_65/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/CLK
 clock pessimism                                        -0.416       5.500                          
 clock uncertainty                                       0.150       5.650                          

 Hold time                                              -0.003       5.647                          

 Data required time                                                  5.647                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.647                          
 Data arrival time                                                  -5.563                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.084                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.364  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.916
  Launch Clock Delay      :  5.136
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.244       5.136         video_clk        
 CLMS_46_65/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/CLK

 CLMS_46_65/Q0                     tco                   0.197       5.333 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.253       5.586         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [7]
 CLMA_42_65/M2                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/D

 Data arrival time                                                   5.586         Logic Levels: 0  
                                                                                   Logic: 0.197ns(43.778%), Route: 0.253ns(56.222%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.437       5.916         ntclkbufg_1      
 CLMA_42_65/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/CLK
 clock pessimism                                        -0.416       5.500                          
 clock uncertainty                                       0.150       5.650                          

 Hold time                                              -0.010       5.640                          

 Data required time                                                  5.640                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.640                          
 Data arrival time                                                  -5.586                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.054                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[4]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.201
  Launch Clock Delay      :  5.973
  Clock Pessimism Removal :  0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.497       5.973         ntclkbufg_0      
 CLMA_26_16/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_26_16/Q3                     tco                   0.209       6.182 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=167)      0.952       7.134         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3]
 CLMA_30_57/Y2                     td                    0.312       7.446 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.361       7.807         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N23512
 CLMA_30_53/Y0                     td                    0.131       7.938 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.596       8.534         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMS_26_37/Y2                     td                    0.132       8.666 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[3]_3/gateop_perm/Z
                                   net (fanout=40)       1.195       9.861         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N19863
 CLMS_38_93/Y1                     td                    0.217      10.078 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[4]/gateop_perm/Z
                                   net (fanout=1)        1.150      11.228         u_ipsl_hmic_h_top/ddrc_paddr [4]
 HMEMC_16_1/SRB_IOL4_TX_DATA[5]                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[4]

 Data arrival time                                                  11.228         Logic Levels: 4  
                                                                                   Logic: 1.001ns(19.049%), Route: 4.254ns(80.951%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.308      25.201         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.741      25.942                          
 clock uncertainty                                      -0.150      25.792                          

 Setup time                                             -1.260      24.532                          

 Data required time                                                 24.532                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.532                          
 Data arrival time                                                 -11.228                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.304                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[9]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.201
  Launch Clock Delay      :  5.973
  Clock Pessimism Removal :  0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.497       5.973         ntclkbufg_0      
 CLMA_26_16/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_26_16/Q3                     tco                   0.209       6.182 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=167)      0.952       7.134         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3]
 CLMA_30_57/Y2                     td                    0.312       7.446 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.361       7.807         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N23512
 CLMA_30_53/Y0                     td                    0.131       7.938 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.596       8.534         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMS_26_37/Y2                     td                    0.132       8.666 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[3]_3/gateop_perm/Z
                                   net (fanout=40)       1.082       9.748         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N19863
 CLMA_38_80/Y2                     td                    0.227       9.975 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[9]/gateop_perm/Z
                                   net (fanout=1)        1.106      11.081         u_ipsl_hmic_h_top/ddrc_paddr [9]
 HMEMC_16_1/SRB_IOL4_MIPI_SW_DYN_I                                         f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[9]

 Data arrival time                                                  11.081         Logic Levels: 4  
                                                                                   Logic: 1.011ns(19.792%), Route: 4.097ns(80.208%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.308      25.201         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.741      25.942                          
 clock uncertainty                                      -0.150      25.792                          

 Setup time                                             -1.248      24.544                          

 Data required time                                                 24.544                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.544                          
 Data arrival time                                                 -11.081                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.463                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PWDATA[10]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.201
  Launch Clock Delay      :  5.973
  Clock Pessimism Removal :  0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.497       5.973         ntclkbufg_0      
 CLMA_26_16/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_26_16/Q3                     tco                   0.209       6.182 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=167)      0.952       7.134         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [3]
 CLMA_30_57/Y2                     td                    0.312       7.446 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.361       7.807         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N23512
 CLMA_30_53/Y0                     td                    0.131       7.938 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.596       8.534         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMS_26_37/Y2                     td                    0.132       8.666 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[3]_3/gateop_perm/Z
                                   net (fanout=40)       1.202       9.868         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N19863
 CLMS_38_89/Y1                     td                    0.217      10.085 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65[10]/gateop_perm/Z
                                   net (fanout=1)        1.155      11.240         u_ipsl_hmic_h_top/ddrc_pwdata [10]
 HMEMC_16_1/SRB_IOL3_TX_DATA[2]                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PWDATA[10]

 Data arrival time                                                  11.240         Logic Levels: 4  
                                                                                   Logic: 1.001ns(19.005%), Route: 4.266ns(80.995%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.308      25.201         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.741      25.942                          
 clock uncertainty                                      -0.150      25.792                          

 Setup time                                             -0.847      24.945                          

 Data required time                                                 24.945                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.945                          
 Data arrival time                                                 -11.240                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.705                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_d1[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_now[0]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.944
  Launch Clock Delay      :  5.164
  Clock Pessimism Removal :  -0.753

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.271       5.164         ntclkbufg_0      
 CLMA_38_32/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_d1[0]/opit_0_inv/CLK

 CLMA_38_32/Q2                     tco                   0.198       5.362 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_d1[0]/opit_0_inv/Q
                                   net (fanout=3)        0.141       5.503         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_d1 [0]
 CLMS_38_33/M0                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_now[0]/opit_0_inv/D

 Data arrival time                                                   5.503         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.407%), Route: 0.141ns(41.593%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.468       5.944         ntclkbufg_0      
 CLMS_38_33/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_now[0]/opit_0_inv/CLK
 clock pessimism                                        -0.753       5.191                          
 clock uncertainty                                       0.000       5.191                          

 Hold time                                              -0.003       5.188                          

 Data required time                                                  5.188                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.188                          
 Data arrival time                                                  -5.503                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[7]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[7]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.951
  Launch Clock Delay      :  5.171
  Clock Pessimism Removal :  -0.753

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.278       5.171         ntclkbufg_0      
 CLMS_54_33/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[7]/opit_0_inv/CLK

 CLMS_54_33/Q0                     tco                   0.198       5.369 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[7]/opit_0_inv/Q
                                   net (fanout=3)        0.143       5.512         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [7]
 CLMA_54_32/M2                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[7]/opit_0_inv/D

 Data arrival time                                                   5.512         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.065%), Route: 0.143ns(41.935%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.475       5.951         ntclkbufg_0      
 CLMA_54_32/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[7]/opit_0_inv/CLK
 clock pessimism                                        -0.753       5.198                          
 clock uncertainty                                       0.000       5.198                          

 Hold time                                              -0.003       5.195                          

 Data required time                                                  5.195                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.195                          
 Data arrival time                                                  -5.512                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.317                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[5]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[5]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.951
  Launch Clock Delay      :  5.171
  Clock Pessimism Removal :  -0.753

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.278       5.171         ntclkbufg_0      
 CLMS_54_33/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[5]/opit_0_inv/CLK

 CLMS_54_33/Q1                     tco                   0.198       5.369 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[5]/opit_0_inv/Q
                                   net (fanout=3)        0.144       5.513         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [5]
 CLMA_54_32/M0                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[5]/opit_0_inv/D

 Data arrival time                                                   5.513         Logic Levels: 0  
                                                                                   Logic: 0.198ns(57.895%), Route: 0.144ns(42.105%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.475       5.951         ntclkbufg_0      
 CLMA_54_32/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[5]/opit_0_inv/CLK
 clock pessimism                                        -0.753       5.198                          
 clock uncertainty                                       0.000       5.198                          

 Hold time                                              -0.003       5.195                          

 Data required time                                                  5.195                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.195                          
 Data arrival time                                                  -5.513                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.318                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.867  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.167
  Launch Clock Delay      :  4.784
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      15.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      16.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      17.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651      18.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403      19.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      19.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      19.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      19.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      21.075 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.995      22.070         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_30_41/Y1                     td                    0.221      22.291 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.316      22.607         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
 CLMA_30_36/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  22.607         Logic Levels: 1  
                                                                                   Logic: 1.512ns(53.560%), Route: 1.311ns(46.440%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.274      25.167         ntclkbufg_0      
 CLMA_30_36/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.484      25.651                          
 clock uncertainty                                      -0.150      25.501                          

 Setup time                                             -0.223      25.278                          

 Data required time                                                 25.278                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.278                          
 Data arrival time                                                 -22.607                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.671                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.867  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.167
  Launch Clock Delay      :  4.784
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      15.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      16.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      17.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651      18.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403      19.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      19.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      19.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      19.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      21.075 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.995      22.070         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_30_41/Y1                     td                    0.221      22.291 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.316      22.607         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
 CLMA_30_36/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  22.607         Logic Levels: 1  
                                                                                   Logic: 1.512ns(53.560%), Route: 1.311ns(46.440%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.274      25.167         ntclkbufg_0      
 CLMA_30_36/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.484      25.651                          
 clock uncertainty                                      -0.150      25.501                          

 Setup time                                             -0.223      25.278                          

 Data required time                                                 25.278                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.278                          
 Data arrival time                                                 -22.607                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.671                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.867  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.167
  Launch Clock Delay      :  4.784
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      15.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      16.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      17.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651      18.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403      19.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      19.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      19.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      19.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      21.075 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.995      22.070         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_30_41/Y1                     td                    0.221      22.291 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.316      22.607         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
 CLMA_30_36/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  22.607         Logic Levels: 1  
                                                                                   Logic: 1.512ns(53.560%), Route: 1.311ns(46.440%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.274      25.167         ntclkbufg_0      
 CLMA_30_36/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.484      25.651                          
 clock uncertainty                                      -0.150      25.501                          

 Setup time                                             -0.223      25.278                          

 Data required time                                                 25.278                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.278                          
 Data arrival time                                                 -22.607                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.671                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.291  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.936
  Launch Clock Delay      :  4.161
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350      23.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      23.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[4]   tco                   1.046      25.207 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_REQ
                                   net (fanout=1)        0.610      25.817         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
 CLMS_26_49/M2                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/D

 Data arrival time                                                  25.817         Logic Levels: 0  
                                                                                   Logic: 1.046ns(63.164%), Route: 0.610ns(36.836%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      20.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      21.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      22.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651      23.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390      24.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      24.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.460      25.936         ntclkbufg_0      
 CLMS_26_49/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/CLK
 clock pessimism                                        -0.484      25.452                          
 clock uncertainty                                       0.150      25.602                          

 Hold time                                              -0.003      25.599                          

 Data required time                                                 25.599                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.599                          
 Data arrival time                                                 -25.817                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.218                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.288  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.933
  Launch Clock Delay      :  4.161
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350      23.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      23.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   0.987      25.148 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        0.664      25.812         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMA_30_49/A0                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  25.812         Logic Levels: 0  
                                                                                   Logic: 0.987ns(59.782%), Route: 0.664ns(40.218%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      20.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      21.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      22.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651      23.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390      24.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      24.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.457      25.933         ntclkbufg_0      
 CLMA_30_49/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.484      25.449                          
 clock uncertainty                                       0.150      25.599                          

 Hold time                                              -0.070      25.529                          

 Data required time                                                 25.529                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.529                          
 Data arrival time                                                 -25.812                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.283                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.301  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.946
  Launch Clock Delay      :  4.161
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350      23.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      23.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.030      25.191 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.833      26.024         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_30_36/A0                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  26.024         Logic Levels: 0  
                                                                                   Logic: 1.030ns(55.287%), Route: 0.833ns(44.713%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      20.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      21.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      22.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651      23.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390      24.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      24.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.470      25.946         ntclkbufg_0      
 CLMA_30_36/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.484      25.462                          
 clock uncertainty                                       0.150      25.612                          

 Hold time                                              -0.082      25.530                          

 Data required time                                                 25.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.530                          
 Data arrival time                                                 -26.024                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.494                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.221
  Launch Clock Delay      :  4.843
  Clock Pessimism Removal :  0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       4.843         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.436       5.279 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.279         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.279         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       3.374 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.374         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       3.415 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       4.309         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       4.309 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       5.734         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.084 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.448         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       6.661 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       6.721         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.623       7.344                          
 clock uncertainty                                      -0.150       7.194                          

 Setup time                                             -0.065       7.129                          

 Data required time                                                  7.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.129                          
 Data arrival time                                                  -5.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.850                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.221
  Launch Clock Delay      :  4.843
  Clock Pessimism Removal :  0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       4.843         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.436       5.279 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.279         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.279         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       3.374 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.374         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       3.415 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       4.309         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       4.309 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       5.734         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.084 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.448         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       6.661 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       6.721         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.623       7.344                          
 clock uncertainty                                      -0.150       7.194                          

 Setup time                                             -0.065       7.129                          

 Data required time                                                  7.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.129                          
 Data arrival time                                                  -5.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.850                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.221
  Launch Clock Delay      :  4.843
  Clock Pessimism Removal :  0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       4.843         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.436       5.279 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.279         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.279         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       3.374 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.374         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       3.415 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       4.309         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       4.309 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       5.734         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.084 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.448         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       6.661 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       6.721         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.623       7.344                          
 clock uncertainty                                      -0.150       7.194                          

 Setup time                                             -0.065       7.129                          

 Data required time                                                  7.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.129                          
 Data arrival time                                                  -5.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.850                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.864
  Launch Clock Delay      :  4.211
  Clock Pessimism Removal :  -0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       3.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       3.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       4.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       4.211         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.361       4.572 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.572         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.572         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       4.864         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.623       4.241                          
 clock uncertainty                                       0.000       4.241                          

 Hold time                                              -0.043       4.198                          

 Data required time                                                  4.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.198                          
 Data arrival time                                                  -4.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.864
  Launch Clock Delay      :  4.211
  Clock Pessimism Removal :  -0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       3.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       3.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       4.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       4.211         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.361       4.572 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.572         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.572         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       4.864         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.623       4.241                          
 clock uncertainty                                       0.000       4.241                          

 Hold time                                              -0.043       4.198                          

 Data required time                                                  4.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.198                          
 Data arrival time                                                  -4.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.864
  Launch Clock Delay      :  4.211
  Clock Pessimism Removal :  -0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       3.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       3.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       4.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       4.211         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.361       4.572 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.572         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.572         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       4.864         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.623       4.241                          
 clock uncertainty                                       0.000       4.241                          

 Hold time                                              -0.043       4.198                          

 Data required time                                                  4.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.198                          
 Data arrival time                                                  -4.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.281  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.161
  Launch Clock Delay      :  5.926
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.450       5.926         ntclkbufg_0      
 CLMA_38_48/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK

 CLMA_38_48/Q1                     tco                   0.209       6.135 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/Q
                                   net (fanout=1)        0.776       6.911         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   6.911         Logic Levels: 0  
                                                                                   Logic: 0.209ns(21.218%), Route: 0.776ns(78.782%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       5.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       5.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       6.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       6.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       8.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.484       9.645                          
 clock uncertainty                                      -0.150       9.495                          

 Setup time                                             -0.588       8.907                          

 Data required time                                                  8.907                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.907                          
 Data arrival time                                                  -6.911                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.996                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training_d/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.286  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.161
  Launch Clock Delay      :  5.931
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.455       5.931         ntclkbufg_0      
 CLMA_26_52/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training_d/opit_0_inv/CLK

 CLMA_26_52/Q3                     tco                   0.209       6.140 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training_d/opit_0_inv/Q
                                   net (fanout=1)        0.621       6.761         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training_d
 CLMS_26_81/Y0                     td                    0.226       6.987 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/N20/gateop_perm/Z
                                   net (fanout=1)        0.355       7.342         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                   7.342         Logic Levels: 1  
                                                                                   Logic: 0.435ns(30.829%), Route: 0.976ns(69.171%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       5.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       5.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       6.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       6.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       8.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.484       9.645                          
 clock uncertainty                                      -0.150       9.495                          

 Setup time                                             -0.051       9.444                          

 Data required time                                                  9.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.444                          
 Data arrival time                                                  -7.342                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.102                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.281  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.161
  Launch Clock Delay      :  5.926
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.450       5.926         ntclkbufg_0      
 CLMA_38_48/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_48/Q0                     tco                   0.206       6.132 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.696       6.828         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   6.828         Logic Levels: 0  
                                                                                   Logic: 0.206ns(22.838%), Route: 0.696ns(77.162%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       5.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       5.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       6.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       6.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       8.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.484       9.645                          
 clock uncertainty                                      -0.150       9.495                          

 Setup time                                             -0.541       8.954                          

 Data required time                                                  8.954                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.954                          
 Data arrival time                                                  -6.828                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.126                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.853  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.784
  Launch Clock Delay      :  5.153
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.260       5.153         ntclkbufg_0      
 CLMA_30_49/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/CLK

 CLMA_30_49/Q0                     tco                   0.198       5.351 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.510       5.861         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_start
 HMEMC_16_1/SRB_IOL22_MIPI_SW_DYN_I
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE

 Data arrival time                                                   5.861         Logic Levels: 0  
                                                                                   Logic: 0.198ns(27.966%), Route: 0.510ns(72.034%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       4.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       4.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.484       4.300                          
 clock uncertainty                                       0.150       4.450                          

 Hold time                                               0.529       4.979                          

 Data required time                                                  4.979                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.979                          
 Data arrival time                                                  -5.861                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.882                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_ack_training/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_ACK
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.867  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.784
  Launch Clock Delay      :  5.167
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.274       5.167         ntclkbufg_0      
 CLMA_30_37/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_ack_training/opit_0_inv_L5Q_perm/CLK

 CLMA_30_37/Q3                     tco                   0.198       5.365 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_ack_training/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.511       5.876         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[5]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_ACK

 Data arrival time                                                   5.876         Logic Levels: 0  
                                                                                   Logic: 0.198ns(27.927%), Route: 0.511ns(72.073%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       4.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       4.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.484       4.300                          
 clock uncertainty                                       0.150       4.450                          

 Hold time                                               0.522       4.972                          

 Data required time                                                  4.972                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.972                          
 Data arrival time                                                  -5.876                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.904                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.847  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.784
  Launch Clock Delay      :  5.147
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.254       5.147         ntclkbufg_0      
 CLMA_42_44/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_44/Q0                     tco                   0.198       5.345 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.658       6.003         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_l [0]
 HMEMC_16_1/SRB_IOL23_CE                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]

 Data arrival time                                                   6.003         Logic Levels: 0  
                                                                                   Logic: 0.198ns(23.131%), Route: 0.658ns(76.869%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       4.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       4.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.484       4.300                          
 clock uncertainty                                       0.150       4.450                          

 Hold time                                               0.526       4.976                          

 Data required time                                                  4.976                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.976                          
 Data arrival time                                                  -6.003                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.027                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_10/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -2.531  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.156
  Launch Clock Delay      :  5.945
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.469       5.945         ntclkbufg_0      
 CLMA_26_40/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_40/Q3                     tco                   0.206       6.151 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=73)       5.416      11.567         nt_ddr_init_done 
 CLMA_142_368/RS                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_10/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  11.567         Logic Levels: 0  
                                                                                   Logic: 0.206ns(3.664%), Route: 5.416ns(96.336%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.347      23.156         sys_clk_g        
 CLMA_142_368/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_10/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.258      23.414                          
 clock uncertainty                                      -0.050      23.364                          

 Recovery time                                          -0.212      23.152                          

 Data required time                                                 23.152                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.152                          
 Data arrival time                                                 -11.567                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.585                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_2/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -2.531  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.156
  Launch Clock Delay      :  5.945
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.469       5.945         ntclkbufg_0      
 CLMA_26_40/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_40/Q3                     tco                   0.206       6.151 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=73)       5.416      11.567         nt_ddr_init_done 
 CLMA_142_368/RS                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_2/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  11.567         Logic Levels: 0  
                                                                                   Logic: 0.206ns(3.664%), Route: 5.416ns(96.336%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.347      23.156         sys_clk_g        
 CLMA_142_368/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.258      23.414                          
 clock uncertainty                                      -0.050      23.364                          

 Recovery time                                          -0.212      23.152                          

 Data required time                                                 23.152                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.152                          
 Data arrival time                                                 -11.567                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.585                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_11/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -2.531  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.156
  Launch Clock Delay      :  5.945
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.469       5.945         ntclkbufg_0      
 CLMA_26_40/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_40/Q3                     tco                   0.206       6.151 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=73)       5.402      11.553         nt_ddr_init_done 
 CLMS_142_369/RS                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_11/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  11.553         Logic Levels: 0  
                                                                                   Logic: 0.206ns(3.673%), Route: 5.402ns(96.327%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.347      23.156         sys_clk_g        
 CLMS_142_369/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_11/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.258      23.414                          
 clock uncertainty                                      -0.050      23.364                          

 Recovery time                                          -0.212      23.152                          

 Data required time                                                 23.152                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.152                          
 Data arrival time                                                 -11.553                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.599                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/txr[4]/opit_0_inv_MUX4TO1Q/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.849  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.575
  Launch Clock Delay      :  5.166
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.273       5.166         ntclkbufg_0      
 CLMA_26_40/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_40/Q3                     tco                   0.198       5.364 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=73)       2.227       7.591         nt_ddr_init_done 
 CLMA_26_340/RS                                                            r       i2c_config_m0/i2c_master_top_m0/txr[4]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   7.591         Logic Levels: 0  
                                                                                   Logic: 0.198ns(8.165%), Route: 2.227ns(91.835%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.508       3.575         sys_clk_g        
 CLMA_26_340/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/txr[4]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.258       3.317                          
 clock uncertainty                                       0.050       3.367                          

 Removal time                                           -0.195       3.172                          

 Data required time                                                  3.172                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.172                          
 Data arrival time                                                  -7.591                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.419                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/txr[3]/opit_0_inv_MUX4TO1Q/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.887  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.537
  Launch Clock Delay      :  5.166
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.273       5.166         ntclkbufg_0      
 CLMA_26_40/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_40/Q3                     tco                   0.198       5.364 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=73)       2.281       7.645         nt_ddr_init_done 
 CLMS_46_301/RS                                                            r       i2c_config_m0/i2c_master_top_m0/txr[3]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   7.645         Logic Levels: 0  
                                                                                   Logic: 0.198ns(7.987%), Route: 2.281ns(92.013%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.470       3.537         sys_clk_g        
 CLMS_46_301/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/txr[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.258       3.279                          
 clock uncertainty                                       0.050       3.329                          

 Removal time                                           -0.195       3.134                          

 Data required time                                                  3.134                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.134                          
 Data arrival time                                                  -7.645                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.511                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/txr[5]/opit_0_inv_MUX4TO1Q/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.799  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.625
  Launch Clock Delay      :  5.166
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.273       5.166         ntclkbufg_0      
 CLMA_26_40/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_40/Q3                     tco                   0.198       5.364 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=73)       3.181       8.545         nt_ddr_init_done 
 CLMA_82_369/RS                                                            r       i2c_config_m0/i2c_master_top_m0/txr[5]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   8.545         Logic Levels: 0  
                                                                                   Logic: 0.198ns(5.860%), Route: 3.181ns(94.140%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.558       3.625         sys_clk_g        
 CLMA_82_369/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/txr[5]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.258       3.367                          
 clock uncertainty                                       0.050       3.417                          

 Removal time                                           -0.195       3.222                          

 Data required time                                                  3.222                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.222                          
 Data arrival time                                                  -8.545                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.323                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/RS
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.204  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.786
  Launch Clock Delay      :  5.990
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.511       5.990         ntclkbufg_1      
 CLMA_26_128/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_128/Q3                    tco                   0.206       6.196 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       2.162       8.358         frame_read_write_m0/write_fifo_aclr
 CLMS_126_89/RS                                                            f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   8.358         Logic Levels: 0  
                                                                                   Logic: 0.206ns(8.699%), Route: 2.162ns(91.301%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.275      12.786         cmos_pclk_g      
 CLMS_126_89/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000      12.786                          
 clock uncertainty                                      -0.050      12.736                          

 Recovery time                                          -0.212      12.524                          

 Data required time                                                 12.524                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.524                          
 Data arrival time                                                  -8.358                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.166                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/RS
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.204  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.786
  Launch Clock Delay      :  5.990
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.511       5.990         ntclkbufg_1      
 CLMA_26_128/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_128/Q3                    tco                   0.206       6.196 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       2.162       8.358         frame_read_write_m0/write_fifo_aclr
 CLMS_126_89/RS                                                            f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   8.358         Logic Levels: 0  
                                                                                   Logic: 0.206ns(8.699%), Route: 2.162ns(91.301%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.275      12.786         cmos_pclk_g      
 CLMS_126_89/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000      12.786                          
 clock uncertainty                                      -0.050      12.736                          

 Recovery time                                          -0.212      12.524                          

 Data required time                                                 12.524                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.524                          
 Data arrival time                                                  -8.358                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.166                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[10]/opit_0_inv_AQ/RS
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.195  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.795
  Launch Clock Delay      :  5.990
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.511       5.990         ntclkbufg_1      
 CLMA_26_128/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_128/Q3                    tco                   0.206       6.196 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       2.162       8.358         frame_read_write_m0/write_fifo_aclr
 CLMS_126_89/RSCO                  td                    0.102       8.460 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.460         _N295            
 CLMS_126_93/RSCO                  td                    0.079       8.539 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.539         _N294            
 CLMS_126_97/RSCI                                                          f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[10]/opit_0_inv_AQ/RS

 Data arrival time                                                   8.539         Logic Levels: 2  
                                                                                   Logic: 0.387ns(15.182%), Route: 2.162ns(84.818%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.284      12.795         cmos_pclk_g      
 CLMS_126_97/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[10]/opit_0_inv_AQ/CLK
 clock pessimism                                         0.000      12.795                          
 clock uncertainty                                      -0.050      12.745                          

 Recovery time                                           0.000      12.745                          

 Data required time                                                 12.745                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.745                          
 Data arrival time                                                  -8.539                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.206                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/RS
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.203
  Launch Clock Delay      :  5.209
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.314       5.209         ntclkbufg_1      
 CLMA_26_128/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_128/Q3                    tco                   0.198       5.407 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       1.514       6.921         frame_read_write_m0/write_fifo_aclr
 CLMA_118_92/RSCO                  td                    0.092       7.013 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.013         _N271            
 CLMA_118_96/RSCI                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.013         Logic Levels: 1  
                                                                                   Logic: 0.290ns(16.075%), Route: 1.514ns(83.925%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.474       3.203         cmos_pclk_g      
 CLMA_118_96/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000       3.203                          
 clock uncertainty                                       0.050       3.253                          

 Removal time                                            0.000       3.253                          

 Data required time                                                  3.253                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.253                          
 Data arrival time                                                  -7.013                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.760                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[4]/opit_0_L5Q_perm/RS
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.203
  Launch Clock Delay      :  5.209
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.314       5.209         ntclkbufg_1      
 CLMA_26_128/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_128/Q3                    tco                   0.198       5.407 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       1.514       6.921         frame_read_write_m0/write_fifo_aclr
 CLMA_118_92/RSCO                  td                    0.092       7.013 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.013         _N271            
 CLMA_118_96/RSCI                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.013         Logic Levels: 1  
                                                                                   Logic: 0.290ns(16.075%), Route: 1.514ns(83.925%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.474       3.203         cmos_pclk_g      
 CLMA_118_96/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000       3.203                          
 clock uncertainty                                       0.050       3.253                          

 Removal time                                            0.000       3.253                          

 Data required time                                                  3.253                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.253                          
 Data arrival time                                                  -7.013                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.760                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/RS
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.203
  Launch Clock Delay      :  5.209
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.314       5.209         ntclkbufg_1      
 CLMA_26_128/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_128/Q3                    tco                   0.198       5.407 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       1.514       6.921         frame_read_write_m0/write_fifo_aclr
 CLMA_118_92/RSCO                  td                    0.092       7.013 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.013         _N271            
 CLMA_118_96/RSCI                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.013         Logic Levels: 1  
                                                                                   Logic: 0.290ns(16.075%), Route: 1.514ns(83.925%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.474       3.203         cmos_pclk_g      
 CLMA_118_96/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000       3.203                          
 clock uncertainty                                       0.050       3.253                          

 Removal time                                            0.000       3.253                          

 Data required time                                                  3.253                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.253                          
 Data arrival time                                                  -7.013                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.760                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[1]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.390  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.140
  Launch Clock Delay      :  5.946
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19030.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19031.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19032.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19033.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393   19034.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368   19034.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19034.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.467   19035.946         ntclkbufg_1      
 CLMA_50_85/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_85/Q1                     tco                   0.209   19036.155 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=41)       0.845   19037.000         frame_read_write_m0/read_fifo_aclr
 CLMA_38_52/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[1]/opit_0/RS

 Data arrival time                                               19037.000         Logic Levels: 0  
                                                                                   Logic: 0.209ns(19.829%), Route: 0.845ns(80.171%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19030.882 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.882         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19030.923 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19031.817         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19031.817 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19033.242         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   19033.581 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   19033.900         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19033.900 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.248   19035.148         video_clk        
 CLMA_38_52/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[1]/opit_0/CLK
 clock pessimism                                         0.416   19035.564                          
 clock uncertainty                                      -0.150   19035.414                          

 Recovery time                                          -0.223   19035.191                          

 Data required time                                              19035.191                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19035.191                          
 Data arrival time                                              -19037.000                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.809                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.390  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.140
  Launch Clock Delay      :  5.946
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19030.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19031.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19032.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19033.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393   19034.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368   19034.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19034.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.467   19035.946         ntclkbufg_1      
 CLMA_50_85/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_85/Q1                     tco                   0.209   19036.155 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=41)       0.845   19037.000         frame_read_write_m0/read_fifo_aclr
 CLMA_38_52/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                               19037.000         Logic Levels: 0  
                                                                                   Logic: 0.209ns(19.829%), Route: 0.845ns(80.171%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19030.882 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.882         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19030.923 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19031.817         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19031.817 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19033.242         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   19033.581 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   19033.900         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19033.900 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.248   19035.148         video_clk        
 CLMA_38_52/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.416   19035.564                          
 clock uncertainty                                      -0.150   19035.414                          

 Recovery time                                          -0.223   19035.191                          

 Data required time                                              19035.191                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19035.191                          
 Data arrival time                                              -19037.000                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.809                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.390  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.140
  Launch Clock Delay      :  5.946
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19030.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19031.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19032.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19033.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393   19034.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368   19034.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19034.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.467   19035.946         ntclkbufg_1      
 CLMA_50_85/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_85/Q1                     tco                   0.209   19036.155 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=41)       0.845   19037.000         frame_read_write_m0/read_fifo_aclr
 CLMA_38_52/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/RS

 Data arrival time                                               19037.000         Logic Levels: 0  
                                                                                   Logic: 0.209ns(19.829%), Route: 0.845ns(80.171%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19030.882 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.882         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19030.923 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19031.817         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19031.817 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19033.242         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   19033.581 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   19033.900         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19033.900 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.248   19035.148         video_clk        
 CLMA_38_52/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.416   19035.564                          
 clock uncertainty                                      -0.150   19035.414                          

 Recovery time                                          -0.223   19035.191                          

 Data required time                                              19035.191                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19035.191                          
 Data arrival time                                              -19037.000                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.809                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[7]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.353  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.934
  Launch Clock Delay      :  5.165
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19230.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19230.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19231.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19231.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19233.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342   19233.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319   19233.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19233.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.270   19235.165         ntclkbufg_1      
 CLMA_50_85/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_85/Q1                     tco                   0.197   19235.362 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=41)       0.366   19235.728         frame_read_write_m0/read_fifo_aclr
 CLMS_46_81/RS                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[7]/opit_0/RS

 Data arrival time                                               19235.728         Logic Levels: 0  
                                                                                   Logic: 0.197ns(34.991%), Route: 0.366ns(65.009%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19230.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19231.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19232.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19233.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   19234.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   19234.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19234.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.459   19235.934         video_clk        
 CLMS_46_81/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[7]/opit_0/CLK
 clock pessimism                                        -0.416   19235.518                          
 clock uncertainty                                       0.150   19235.668                          

 Removal time                                           -0.186   19235.482                          

 Data required time                                              19235.482                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19235.482                          
 Data arrival time                                              -19235.728                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.246                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.345  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.926
  Launch Clock Delay      :  5.165
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19230.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19230.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19231.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19231.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19233.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342   19233.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319   19233.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19233.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.270   19235.165         ntclkbufg_1      
 CLMA_50_85/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_85/Q1                     tco                   0.197   19235.362 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=41)       0.365   19235.727         frame_read_write_m0/read_fifo_aclr
 CLMA_42_76/RS                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/RS

 Data arrival time                                               19235.727         Logic Levels: 0  
                                                                                   Logic: 0.197ns(35.053%), Route: 0.365ns(64.947%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19230.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19231.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19232.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19233.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   19234.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   19234.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19234.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.451   19235.926         video_clk        
 CLMA_42_76/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/CLK
 clock pessimism                                        -0.416   19235.510                          
 clock uncertainty                                       0.150   19235.660                          

 Removal time                                           -0.186   19235.474                          

 Data required time                                              19235.474                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19235.474                          
 Data arrival time                                              -19235.727                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[4]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.342  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.923
  Launch Clock Delay      :  5.165
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19230.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19230.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19231.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19231.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19233.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342   19233.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319   19233.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19233.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.270   19235.165         ntclkbufg_1      
 CLMA_50_85/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_85/Q1                     tco                   0.197   19235.362 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=41)       0.364   19235.726         frame_read_write_m0/read_fifo_aclr
 CLMA_50_69/RS                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[4]/opit_0/RS

 Data arrival time                                               19235.726         Logic Levels: 0  
                                                                                   Logic: 0.197ns(35.116%), Route: 0.364ns(64.884%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19230.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19231.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19232.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19233.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   19234.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   19234.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19234.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.448   19235.923         video_clk        
 CLMA_50_69/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[4]/opit_0/CLK
 clock pessimism                                        -0.416   19235.507                          
 clock uncertainty                                       0.150   19235.657                          

 Removal time                                           -0.186   19235.471                          

 Data required time                                              19235.471                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19235.471                          
 Data arrival time                                              -19235.726                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[0]/opit_0_inv_A2Q20/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.219  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.187
  Launch Clock Delay      :  5.990
  Clock Pessimism Removal :  0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.511       5.990         ntclkbufg_1      
 CLMA_26_128/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_128/Q3                    tco                   0.206       6.196 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       2.242       8.438         frame_read_write_m0/write_fifo_aclr
 CLMA_130_100/RS                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[0]/opit_0_inv_A2Q20/RS

 Data arrival time                                                   8.438         Logic Levels: 0  
                                                                                   Logic: 0.206ns(8.415%), Route: 2.242ns(91.585%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.292      15.187         ntclkbufg_1      
 CLMA_130_100/CLK                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[0]/opit_0_inv_A2Q20/CLK
 clock pessimism                                         0.584      15.771                          
 clock uncertainty                                      -0.150      15.621                          

 Recovery time                                          -0.212      15.409                          

 Data required time                                                 15.409                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.409                          
 Data arrival time                                                  -8.438                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.971                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.219  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.187
  Launch Clock Delay      :  5.990
  Clock Pessimism Removal :  0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.511       5.990         ntclkbufg_1      
 CLMA_26_128/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_128/Q3                    tco                   0.206       6.196 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       2.242       8.438         frame_read_write_m0/write_fifo_aclr
 CLMA_130_100/RS                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   8.438         Logic Levels: 0  
                                                                                   Logic: 0.206ns(8.415%), Route: 2.242ns(91.585%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.292      15.187         ntclkbufg_1      
 CLMA_130_100/CLK                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.584      15.771                          
 clock uncertainty                                      -0.150      15.621                          

 Recovery time                                          -0.212      15.409                          

 Data required time                                                 15.409                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.409                          
 Data arrival time                                                  -8.438                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.971                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[8]/opit_0_inv_AQ/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.210  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.196
  Launch Clock Delay      :  5.990
  Clock Pessimism Removal :  0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.511       5.990         ntclkbufg_1      
 CLMA_26_128/CLK                                                           r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_26_128/Q3                    tco                   0.206       6.196 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=40)       2.242       8.438         frame_read_write_m0/write_fifo_aclr
 CLMA_130_100/RSCO                 td                    0.102       8.540 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.540         _N266            
 CLMA_130_104/RSCO                 td                    0.074       8.614 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       8.614         _N265            
 CLMA_130_108/RSCI                                                         f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[8]/opit_0_inv_AQ/RS

 Data arrival time                                                   8.614         Logic Levels: 2  
                                                                                   Logic: 0.382ns(14.558%), Route: 2.242ns(85.442%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.301      15.196         ntclkbufg_1      
 CLMA_130_108/CLK                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[8]/opit_0_inv_AQ/CLK
 clock pessimism                                         0.584      15.780                          
 clock uncertainty                                      -0.150      15.630                          

 Recovery time                                           0.000      15.630                          

 Data required time                                                 15.630                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.630                          
 Data arrival time                                                  -8.614                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.016                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.941
  Launch Clock Delay      :  5.165
  Clock Pessimism Removal :  -0.754

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.270       5.165         ntclkbufg_1      
 CLMA_50_85/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_85/Q1                     tco                   0.197       5.362 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=41)       0.248       5.610         frame_read_write_m0/read_fifo_aclr
 CLMA_50_80/RS                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.610         Logic Levels: 0  
                                                                                   Logic: 0.197ns(44.270%), Route: 0.248ns(55.730%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.462       5.941         ntclkbufg_1      
 CLMA_50_80/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.754       5.187                          
 clock uncertainty                                       0.000       5.187                          

 Removal time                                           -0.186       5.001                          

 Data required time                                                  5.001                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.001                          
 Data arrival time                                                  -5.610                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.609                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.934
  Launch Clock Delay      :  5.165
  Clock Pessimism Removal :  -0.742

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.270       5.165         ntclkbufg_1      
 CLMA_50_85/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_85/Q1                     tco                   0.198       5.363 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=41)       0.367       5.730         frame_read_write_m0/read_fifo_aclr
 CLMA_42_76/RSCO                   td                    0.092       5.822 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/RSOUT
                                   net (fanout=3)        0.000       5.822         _N221            
 CLMA_42_80/RSCI                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.822         Logic Levels: 1  
                                                                                   Logic: 0.290ns(44.140%), Route: 0.367ns(55.860%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.455       5.934         ntclkbufg_1      
 CLMA_42_80/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.742       5.192                          
 clock uncertainty                                       0.000       5.192                          

 Removal time                                            0.000       5.192                          

 Data required time                                                  5.192                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.192                          
 Data arrival time                                                  -5.822                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.630                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.934
  Launch Clock Delay      :  5.165
  Clock Pessimism Removal :  -0.742

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.270       5.165         ntclkbufg_1      
 CLMA_50_85/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_50_85/Q1                     tco                   0.198       5.363 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=41)       0.367       5.730         frame_read_write_m0/read_fifo_aclr
 CLMA_42_76/RSCO                   td                    0.092       5.822 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/RSOUT
                                   net (fanout=3)        0.000       5.822         _N221            
 CLMA_42_80/RSCI                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.822         Logic Levels: 1  
                                                                                   Logic: 0.290ns(44.140%), Route: 0.367ns(55.860%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.455       5.934         ntclkbufg_1      
 CLMA_42_80/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.742       5.192                          
 clock uncertainty                                       0.000       5.192                          

 Removal time                                            0.000       5.192                          

 Data required time                                                  5.192                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.192                          
 Data arrival time                                                  -5.822                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.630                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.146
  Launch Clock Delay      :  5.962
  Clock Pessimism Removal :  0.753

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.486       5.962         ntclkbufg_0      
 CLMA_38_16/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_16/Q0                     tco                   0.206       6.168 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=70)       0.671       6.839         u_ipsl_hmic_h_top/global_reset_n
 CLMA_38_24/RSCO                   td                    0.094       6.933 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.933         _N1100           
 CLMA_38_28/RSCO                   td                    0.078       7.011 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       7.011         _N1099           
 CLMA_38_32/RSCO                   td                    0.078       7.089 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_d1[1]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       7.089         _N1098           
 CLMA_38_36/RSCO                   td                    0.078       7.167 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_last[1]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       7.167         _N1097           
 CLMA_38_40/RSCO                   td                    0.078       7.245 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.245         _N1096           
 CLMA_38_44/RSCO                   td                    0.078       7.323 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_last[0]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       7.323         _N1095           
 CLMA_38_48/RSCI                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/RS

 Data arrival time                                                   7.323         Logic Levels: 6  
                                                                                   Logic: 0.690ns(50.698%), Route: 0.671ns(49.302%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.253      25.146         ntclkbufg_0      
 CLMA_38_48/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK
 clock pessimism                                         0.753      25.899                          
 clock uncertainty                                      -0.150      25.749                          

 Recovery time                                           0.000      25.749                          

 Data required time                                                 25.749                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.749                          
 Data arrival time                                                  -7.323                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.426                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.146
  Launch Clock Delay      :  5.962
  Clock Pessimism Removal :  0.753

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.486       5.962         ntclkbufg_0      
 CLMA_38_16/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_16/Q0                     tco                   0.206       6.168 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=70)       0.671       6.839         u_ipsl_hmic_h_top/global_reset_n
 CLMA_38_24/RSCO                   td                    0.094       6.933 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.933         _N1100           
 CLMA_38_28/RSCO                   td                    0.078       7.011 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_cnt[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       7.011         _N1099           
 CLMA_38_32/RSCO                   td                    0.078       7.089 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_d1[1]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       7.089         _N1098           
 CLMA_38_36/RSCO                   td                    0.078       7.167 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_last[1]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       7.167         _N1097           
 CLMA_38_40/RSCO                   td                    0.078       7.245 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.245         _N1096           
 CLMA_38_44/RSCO                   td                    0.078       7.323 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_last[0]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       7.323         _N1095           
 CLMA_38_48/RSCI                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.323         Logic Levels: 6  
                                                                                   Logic: 0.690ns(50.698%), Route: 0.671ns(49.302%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.253      25.146         ntclkbufg_0      
 CLMA_38_48/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.753      25.899                          
 clock uncertainty                                      -0.150      25.749                          

 Recovery time                                           0.000      25.749                          

 Data required time                                                 25.749                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.749                          
 Data arrival time                                                  -7.323                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.426                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d3/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.065  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.156
  Launch Clock Delay      :  5.962
  Clock Pessimism Removal :  0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.486       5.962         ntclkbufg_0      
 CLMA_38_16/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_16/Q0                     tco                   0.209       6.171 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=70)       0.875       7.046         u_ipsl_hmic_h_top/global_reset_n
 CLMS_26_49/RS                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d3/opit_0_inv/RS

 Data arrival time                                                   7.046         Logic Levels: 0  
                                                                                   Logic: 0.209ns(19.280%), Route: 0.875ns(80.720%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.263      25.156         ntclkbufg_0      
 CLMS_26_49/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d3/opit_0_inv/CLK
 clock pessimism                                         0.741      25.897                          
 clock uncertainty                                      -0.150      25.747                          

 Recovery time                                          -0.223      25.524                          

 Data required time                                                 25.524                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.524                          
 Data arrival time                                                  -7.046                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.478                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.968
  Launch Clock Delay      :  5.189
  Clock Pessimism Removal :  -0.753

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.296       5.189         ntclkbufg_0      
 CLMS_26_21/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/CLK

 CLMS_26_21/Q0                     tco                   0.197       5.386 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.246       5.632         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn
 CLMA_26_16/RSCO                   td                    0.092       5.724 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.724         _N1106           
 CLMA_26_20/RSCI                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   5.724         Logic Levels: 1  
                                                                                   Logic: 0.289ns(54.019%), Route: 0.246ns(45.981%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.492       5.968         ntclkbufg_0      
 CLMA_26_20/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.753       5.215                          
 clock uncertainty                                       0.000       5.215                          

 Removal time                                            0.000       5.215                          

 Data required time                                                  5.215                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.215                          
 Data arrival time                                                  -5.724                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.509                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[6]/opit_0_inv_AQ_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.968
  Launch Clock Delay      :  5.189
  Clock Pessimism Removal :  -0.753

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.296       5.189         ntclkbufg_0      
 CLMS_26_21/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/CLK

 CLMS_26_21/Q0                     tco                   0.197       5.386 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.246       5.632         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn
 CLMA_26_16/RSCO                   td                    0.092       5.724 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.724         _N1106           
 CLMA_26_20/RSCI                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[6]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   5.724         Logic Levels: 1  
                                                                                   Logic: 0.289ns(54.019%), Route: 0.246ns(45.981%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.492       5.968         ntclkbufg_0      
 CLMA_26_20/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[6]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.753       5.215                          
 clock uncertainty                                       0.000       5.215                          

 Removal time                                            0.000       5.215                          

 Data required time                                                  5.215                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.215                          
 Data arrival time                                                  -5.724                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.509                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[4]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.965
  Launch Clock Delay      :  5.183
  Clock Pessimism Removal :  -0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.290       5.183         ntclkbufg_0      
 CLMA_38_16/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_16/Q0                     tco                   0.197       5.380 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=70)       0.293       5.673         u_ipsl_hmic_h_top/global_reset_n
 CLMA_30_17/RSCO                   td                    0.092       5.765 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/srb_rst_dll/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       5.765         _N1110           
 CLMA_30_21/RSCI                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.765         Logic Levels: 1  
                                                                                   Logic: 0.289ns(49.656%), Route: 0.293ns(50.344%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.489       5.965         ntclkbufg_0      
 CLMA_30_21/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.741       5.224                          
 clock uncertainty                                       0.000       5.224                          

 Removal time                                            0.000       5.224                          

 Data required time                                                  5.224                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.224                          
 Data arrival time                                                  -5.765                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.541                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.469       5.945         ntclkbufg_0      
 CLMA_26_40/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_40/Q3                     tco                   0.206       6.151 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=73)       5.163      11.314         nt_ddr_init_done 
 IOL_151_366/DO                    td                    0.081      11.395 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.395         ddr_init_done_obuf/ntO
 IOBD_152_366/PAD                  td                    1.972      13.367 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.037      13.404         ddr_init_done    
 E12                                                                       f       ddr_init_done (port)

 Data arrival time                                                  13.404         Logic Levels: 2  
                                                                                   Logic: 2.259ns(30.286%), Route: 5.200ns(69.714%)
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : ddrphy_rst_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.484       5.960         ntclkbufg_0      
 CLMA_30_25/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_30_25/Q0                     tco                   0.206       6.166 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.837       8.003         nt_ddrphy_rst_done
 IOL_151_10/DO                     td                    0.081       8.084 f       ddrphy_rst_done_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.084         ddrphy_rst_done_obuf/ntO
 IOBD_152_10/PAD                   td                    1.972      10.056 f       ddrphy_rst_done_obuf/opit_0/O
                                   net (fanout=1)        0.082      10.138         ddrphy_rst_done  
 P13                                                                       f       ddrphy_rst_done (port)

 Data arrival time                                                  10.138         Logic Levels: 2  
                                                                                   Logic: 2.259ns(54.069%), Route: 1.919ns(45.931%)
====================================================================================================

====================================================================================================

Startpoint  : ISP/uart_test/uart_tx_inst/tx_reg/opit_0_inv_L5Q_perm/CLK
Endpoint    : uart_tx (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.507       3.574         sys_clk_g        
 CLMA_146_229/CLK                                                          r       ISP/uart_test/uart_tx_inst/tx_reg/opit_0_inv_L5Q_perm/CLK

 CLMA_146_229/Q2                   tco                   0.206       3.780 f       ISP/uart_test/uart_tx_inst/tx_reg/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.712       5.492         nt_uart_tx       
 IOL_151_361/DO                    td                    0.081       5.573 f       uart_tx_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.573         uart_tx_obuf/ntO 
 IOBS_152_361/PAD                  td                    2.049       7.622 f       uart_tx_obuf/opit_0/O
                                   net (fanout=1)        0.084       7.706         uart_tx          
 C10                                                                       f       uart_tx (port)   

 Data arrival time                                                   7.706         Logic Levels: 2  
                                                                                   Logic: 2.336ns(56.534%), Route: 1.796ns(43.466%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R6                                                      0.000       0.000 f       pad_dq_ch0[2] (port)
                                   net (fanout=1)        0.034       0.034         nt_pad_dq_ch0[2] 
 IOBD_0_14/DIN                     td                    0.395       0.429 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_05_dut/opit_0/O
                                   net (fanout=1)        0.000       0.429         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_05_dut/ntI
 IOL_7_14/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.429         Logic Levels: 1  
                                                                                   Logic: 0.395ns(92.075%), Route: 0.034ns(7.925%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T6                                                      0.000       0.000 f       pad_dq_ch0[1] (port)
                                   net (fanout=1)        0.035       0.035         nt_pad_dq_ch0[1] 
 IOBS_0_13/DIN                     td                    0.395       0.430 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_04_dut/opit_0/O
                                   net (fanout=1)        0.000       0.430         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_04_dut/ntI
 IOL_7_13/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.430         Logic Levels: 1  
                                                                                   Logic: 0.395ns(91.860%), Route: 0.035ns(8.140%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P6                                                      0.000       0.000 f       pad_dq_ch0[7] (port)
                                   net (fanout=1)        0.036       0.036         nt_pad_dq_ch0[7] 
 IOBS_0_37/DIN                     td                    0.395       0.431 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_12_dut/opit_0/O
                                   net (fanout=1)        0.000       0.431         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_12_dut/ntI
 IOL_7_37/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.431         Logic Levels: 1  
                                                                                   Logic: 0.395ns(91.647%), Route: 0.036ns(8.353%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 15.000 sec
Action report_timing: CPU time elapsed is 13.547 sec
Current time: Wed Jul 20 22:55:00 2022
Action report_timing: Peak memory pool usage is 625,373,184 bytes
Report timing is finished successfully.
