---
title: mit--6-s081-lec6
date: 2022-10-25 10:07:29
author: spikeHu
categories: MIT-OS
tags:
  - MIT-OS
  - LEC
---

# LEC 6:Isolation & system call entry/exit

## preparation:

**Preparation**: Read [Chapter 4, except 4.6](https://pdos.csail.mit.edu/6.S081/2021/xv6/book-riscv-rev2.pdf) and [kernel/riscv.h](https://github.com/mit-pdos/xv6-riscv/blob/riscv/kernel/riscv.h), [kernel/trampoline.S](https://github.com/mit-pdos/xv6-riscv/blob/riscv/kernel/trampoline.S), and [kernel/trap.c](https://github.com/mit-pdos/xv6-riscv/blob/riscv/kernel/trap.c)

<!--more-->

## 4.6 Page_fault exceptions

åœ¨Xv6ä¸­ï¼Œå¦‚æœå¼‚å¸¸å‘ç”Ÿåœ¨ç”¨æˆ·ç©ºé—´ï¼Œå†…æ ¸ä¼šæ€æ­»é”™è¯¯çš„è¿›ç¨‹ã€‚å¦‚æœå¼‚å¸¸å‘ç”Ÿåœ¨å†…æ ¸ï¼Œå†…æ ¸å°±ä¼španicï¼ˆä¸€ä¸ªæ–¹æ³•ï¼‰.çœŸå®çš„æ“ä½œç³»ç»Ÿä»¥æ›´åŠ æœ‰è¶£çš„å½¢å¼å»å¤„ç†ã€‚

æ¯”å¦‚ï¼Œè®¸å¤šå†…æ ¸ä½¿ç”¨page faultå®ç°copy-on-write(COW)forkï¼ˆå‚è€ƒç¬¬ä¸‰ç« ï¼‰ã€‚forké€šè¿‡uvmcopyåˆ†é…å†…å­˜ä½¿å­©å­è¿›ç¨‹ä¸çˆ¶è¿›ç¨‹æ‹¥æœ‰ä¸€æ ·çš„å†…å­˜ã€‚å¦‚æœçˆ¶è¿›ç¨‹å’Œå­©å­è¿›ç¨‹å…±äº«ç‰©ç†å†…å­˜çš„è¯å°±æ›´æœ‰æ•ˆç‡äº†ã€‚ç›´æ¥å®ç°ä¸å¤ªå¯èƒ½ï¼Œå› ä¸ºä¼šé€ æˆå­è¿›ç¨‹å’Œçˆ¶è¿›ç¨‹ä¹‹é—´ç›¸äº’ä¸­æ–­ã€‚

ä½¿ç”¨page-faultå°±å¯ä»¥å…±äº«ç‰©ç†å†…å­˜äº†ã€‚å½“CPUæ— æ³•å°†è™šæ‹Ÿåœ°å€è½¬æ¢æˆç‰©ç†åœ°å€ï¼ŒCPUå°±ä¼šç”Ÿæˆä¸€ä¸ª*page-fault exception*ã€‚RISC-Væœ‰3ä¸­page faultï¼šload page faultsï¼ˆload æŒ‡ä»¤æ— æ³•è½¬æ¢è™šæ‹Ÿåœ°å€ï¼‰ï¼Œstore page faultï¼ˆstore æŒ‡ä»¤æ— æ³•è½¬æ¢ä»–çš„virtual addressï¼‰,ä»¥åŠpage faultï¼ˆwhen the address for an instruction dosen`t tranlateï¼‰.å¯„å­˜å™¨*scause*çš„å€¼è¡¨æ˜äº†page faultçš„ç±»å‹ï¼Œè€Œstvalå¯„å­˜å™¨åŒ…å«äº†æ— æ³•è½¬æ¢çš„åœ°å€ã€‚

COW forkçš„åŸºæœ¬æ–¹æ¡ˆæ˜¯çˆ¶å­å…±äº«è¿›ç¨‹ï¼Œä½†æ˜¯åªèƒ½æ˜¯åªè¯»å½¢å¼çš„æ˜ å°„ã€‚æ‰€ä»¥ï¼Œå¦‚æœä¸€ä¸ªå­è¿›ç¨‹æˆ–çˆ¶è¿›ç¨‹å‘èµ·ä¸€æ¬¡store instructionï¼ŒRISC-Vå°±ä¼šå‘èµ·ä¸€æ¬¡page_fault exception,å¹¶ä¸”æ‹·è´è¿™ä¸ªåŒ…å«faulted addressçš„pagã€‚åˆ†åˆ«åˆ†é…ä¸€ä¸ªå¯ä»¥è¯»å†™çš„åœ°å€åˆ°å­è¿›ç¨‹çš„åœ°å€ç©ºé—´å’Œçˆ¶è¿›ç¨‹çš„åœ°å€ç©ºé—´ã€‚åœ¨æ›´æ–°å®Œè¿™ä¸ªpage tableä¹‹åï¼Œå†…æ ¸æ¢å¤é”™è¯¯çš„è¿›ç¨‹åœ¨é€ æˆé”™è¯¯æŒ‡ä»¤çš„æ—¶åˆ»ã€‚å› ä¸ºå†…æ ¸å·²ç»æ›´æ–°äº†ç›¸å…³çš„PTEå»å…è®¸å†™ï¼Œæ‰€ä»¥è¿™ä¸ªé”™è¯¯çš„æŒ‡ä»¤å°±å¯ä»¥æˆåŠŸæ‰§è¡Œäº†ã€‚



åé¢å°±æ˜¯ä¸¾å¾—ä¸€äº›å°†page faultä¸page tableç»“åˆçš„ä¸€äº›ä¾‹å­ã€‚

## riscv.h

ç„¶åå°±æ˜¯é˜…è¯»riscv.h

~~~c
#ifndef __ASSEMBLER__

// which hart (core) is this?
static inline uint64
r_mhartid()
{
  uint64 x;
  asm volatile("csrr %0, mhartid" : "=r" (x) );
  return x;
}

// Machine Status Register, mstatus

#define MSTATUS_MPP_MASK (3L << 11) // previous mode.
#define MSTATUS_MPP_M (3L << 11)
#define MSTATUS_MPP_S (1L << 11)
#define MSTATUS_MPP_U (0L << 11)
#define MSTATUS_MIE (1L << 3)    // machine-mode interrupt enable.

static inline uint64
r_mstatus()
{
  uint64 x;
  asm volatile("csrr %0, mstatus" : "=r" (x) );
  return x;
}

static inline void 
w_mstatus(uint64 x)
{
  asm volatile("csrw mstatus, %0" : : "r" (x));
}

// machine exception program counter, holds the
// instruction address to which a return from
// exception will go.
static inline void 
w_mepc(uint64 x)
{
  asm volatile("csrw mepc, %0" : : "r" (x));
}

// Supervisor Status Register, sstatus

#define SSTATUS_SPP (1L << 8)  // Previous mode, 1=Supervisor, 0=User
#define SSTATUS_SPIE (1L << 5) // Supervisor Previous Interrupt Enable
#define SSTATUS_UPIE (1L << 4) // User Previous Interrupt Enable
#define SSTATUS_SIE (1L << 1)  // Supervisor Interrupt Enable
#define SSTATUS_UIE (1L << 0)  // User Interrupt Enable

static inline uint64
r_sstatus()
{
  uint64 x;
  asm volatile("csrr %0, sstatus" : "=r" (x) );
  return x;
}

static inline void 
w_sstatus(uint64 x)
{
  asm volatile("csrw sstatus, %0" : : "r" (x));
}

// Supervisor Interrupt Pending
static inline uint64
r_sip()
{
  uint64 x;
  asm volatile("csrr %0, sip" : "=r" (x) );
  return x;
}

static inline void 
w_sip(uint64 x)
{
  asm volatile("csrw sip, %0" : : "r" (x));
}

// Supervisor Interrupt Enable
#define SIE_SEIE (1L << 9) // external
#define SIE_STIE (1L << 5) // timer
#define SIE_SSIE (1L << 1) // software
static inline uint64
r_sie()
{
  uint64 x;
  asm volatile("csrr %0, sie" : "=r" (x) );
  return x;
}

static inline void 
w_sie(uint64 x)
{
  asm volatile("csrw sie, %0" : : "r" (x));
}

// Machine-mode Interrupt Enable
#define MIE_MEIE (1L << 11) // external
#define MIE_MTIE (1L << 7)  // timer
#define MIE_MSIE (1L << 3)  // software
static inline uint64
r_mie()
{
  uint64 x;
  asm volatile("csrr %0, mie" : "=r" (x) );
  return x;
}

static inline void 
w_mie(uint64 x)
{
  asm volatile("csrw mie, %0" : : "r" (x));
}

// supervisor exception program counter, holds the
// instruction address to which a return from
// exception will go.
static inline void 
w_sepc(uint64 x)
{
  asm volatile("csrw sepc, %0" : : "r" (x));
}

static inline uint64
r_sepc()
{
  uint64 x;
  asm volatile("csrr %0, sepc" : "=r" (x) );
  return x;
}

// Machine Exception Delegation
static inline uint64
r_medeleg()
{
  uint64 x;
  asm volatile("csrr %0, medeleg" : "=r" (x) );
  return x;
}

static inline void 
w_medeleg(uint64 x)
{
  asm volatile("csrw medeleg, %0" : : "r" (x));
}

// Machine Interrupt Delegation
static inline uint64
r_mideleg()
{
  uint64 x;
  asm volatile("csrr %0, mideleg" : "=r" (x) );
  return x;
}

static inline void 
w_mideleg(uint64 x)
{
  asm volatile("csrw mideleg, %0" : : "r" (x));
}

// Supervisor Trap-Vector Base Address
// low two bits are mode.
static inline void 
w_stvec(uint64 x)
{
  asm volatile("csrw stvec, %0" : : "r" (x));
}

static inline uint64
r_stvec()
{
  uint64 x;
  asm volatile("csrr %0, stvec" : "=r" (x) );
  return x;
}

// Machine-mode interrupt vector
static inline void 
w_mtvec(uint64 x)
{
  asm volatile("csrw mtvec, %0" : : "r" (x));
}

// Physical Memory Protection
static inline void
w_pmpcfg0(uint64 x)
{
  asm volatile("csrw pmpcfg0, %0" : : "r" (x));
}

static inline void
w_pmpaddr0(uint64 x)
{
  asm volatile("csrw pmpaddr0, %0" : : "r" (x));
}

// use riscv's sv39 page table scheme.
#define SATP_SV39 (8L << 60)

#define MAKE_SATP(pagetable) (SATP_SV39 | (((uint64)pagetable) >> 12))

// supervisor address translation and protection;
// holds the address of the page table.
static inline void 
w_satp(uint64 x)
{
  asm volatile("csrw satp, %0" : : "r" (x));
}

static inline uint64
r_satp()
{
  uint64 x;
  asm volatile("csrr %0, satp" : "=r" (x) );
  return x;
}

static inline void 
w_mscratch(uint64 x)
{
  asm volatile("csrw mscratch, %0" : : "r" (x));
}

// Supervisor Trap Cause
static inline uint64
r_scause()
{
  uint64 x;
  asm volatile("csrr %0, scause" : "=r" (x) );
  return x;
}

// Supervisor Trap Value
static inline uint64
r_stval()
{
  uint64 x;
  asm volatile("csrr %0, stval" : "=r" (x) );
  return x;
}

// Machine-mode Counter-Enable
static inline void 
w_mcounteren(uint64 x)
{
  asm volatile("csrw mcounteren, %0" : : "r" (x));
}

static inline uint64
r_mcounteren()
{
  uint64 x;
  asm volatile("csrr %0, mcounteren" : "=r" (x) );
  return x;
}

// machine-mode cycle counter
static inline uint64
r_time()
{
  uint64 x;
  asm volatile("csrr %0, time" : "=r" (x) );
  return x;
}

// enable device interrupts
static inline void
intr_on()
{
  w_sstatus(r_sstatus() | SSTATUS_SIE);
}

// disable device interrupts
static inline void
intr_off()
{
  w_sstatus(r_sstatus() & ~SSTATUS_SIE);
}

// are device interrupts enabled?
static inline int
intr_get()
{
  uint64 x = r_sstatus();
  return (x & SSTATUS_SIE) != 0;
}

static inline uint64
r_sp()
{
  uint64 x;
  asm volatile("mv %0, sp" : "=r" (x) );
  return x;
}

// read and write tp, the thread pointer, which xv6 uses to hold
// this core's hartid (core number), the index into cpus[].
static inline uint64
r_tp()
{
  uint64 x;
  asm volatile("mv %0, tp" : "=r" (x) );
  return x;
}

static inline void 
w_tp(uint64 x)
{
  asm volatile("mv tp, %0" : : "r" (x));
}

static inline uint64
r_ra()
{
  uint64 x;
  asm volatile("mv %0, ra" : "=r" (x) );
  return x;
}

// flush the TLB.
static inline void
sfence_vma()
{
  // the zero, zero means flush all TLB entries.
  asm volatile("sfence.vma zero, zero");
}

typedef uint64 pte_t;
typedef uint64 *pagetable_t; // 512 PTEs

#endif // __ASSEMBLER__

#define PGSIZE 4096 // bytes per page
#define PGSHIFT 12  // bits of offset within a page

#define PGROUNDUP(sz)  (((sz)+PGSIZE-1) & ~(PGSIZE-1))
#define PGROUNDDOWN(a) (((a)) & ~(PGSIZE-1))

#define PTE_V (1L << 0) // valid
#define PTE_R (1L << 1)
#define PTE_W (1L << 2)
#define PTE_X (1L << 3)
#define PTE_U (1L << 4) // user can access

// shift a physical address to the right place for a PTE.
#define PA2PTE(pa) ((((uint64)pa) >> 12) << 10)

#define PTE2PA(pte) (((pte) >> 10) << 12)

#define PTE_FLAGS(pte) ((pte) & 0x3FF)

// extract the three 9-bit page table indices from a virtual address.
#define PXMASK          0x1FF // 9 bits
#define PXSHIFT(level)  (PGSHIFT+(9*(level)))
#define PX(level, va) ((((uint64) (va)) >> PXSHIFT(level)) & PXMASK)

// one beyond the highest possible virtual address.
// MAXVA is actually one bit less than the max allowed by
// Sv39, to avoid having to sign-extend virtual addresses
// that have the high bit set.
#define MAXVA (1L << (9 + 9 + 9 + 12 - 1))
~~~

### volatileå…³é”®å­—

é˜²æ­¢ç¼–è¯‘å™¨å¯¹å˜é‡è¿›è¡Œä¼˜åŒ–ï¼Œæ¯æ¬¡éƒ½ä»å†…å­˜è¯»å–ï¼Œä¸ç„¶ç¼–è¯‘å™¨ä¼šæŠŠå˜é‡å½“ä½œå¸¸é‡å¤„ç†ã€‚

## asmå…³é”®å­—

åœ¨Cå’ŒC++,ä½¿ç”¨asmå…³é”®å­—åµŒå…¥å†…è”æ±‡ç¼–ä»£ç ï¼ŒåŠ é€Ÿè¿è¡Œæ•ˆç‡ã€‚

asmåé¢è·Ÿä¸€ä¸ªç¨‹åºé›†æŒ‡ä»¤ã€ä¸€ç»„åœ¨å¤§æ‹¬å·ä¸­çš„æŒ‡ä»¤æˆ–è€…è‡³å°‘ä¸€å¯¹ç©ºå¤§æ‹¬å·ã€‚

~~~c
asm volatile {
				"mov	%1, %%eax \n"
				"sub	%2, %%eax \n"
				"movq	%1, %%xmm0 \n"	
};

~~~

æ„Ÿè§‰å¾—å­¦ä¹ ä¸€ç‚¹æ±‡ç¼–å¾—çŸ¥è¯†æ‰èƒ½ç»§ç»­ä¸‹å»ã€‚ä¼°è®¡è¿™é—¨è¯¾ç¨‹å¾—åœä¸€æ®µæ—¶é—´ã€‚ğŸ˜¢



