#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat May 16 15:32:26 2020
# Process ID: 18684
# Current directory: D:/FYP_FINAL/FYP_Final/Coll_avoidance_total
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4072 D:\FYP_FINAL\FYP_Final\Coll_avoidance_total\Coll_avoidance_total.xpr
# Log file: D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/vivado.log
# Journal file: D:/FYP_FINAL/FYP_Final/Coll_avoidance_total\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.xpr
INFO: [Project 1-313] Project file moved from 'D:/FYP_FINAL/FYP-FINAL/Coll_avoidance_total' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/FYP_FINAL/FYP_Final/project_12/top_behav.wcfg', nor could it be found using path 'D:/FYP_FINAL/FYP-FINAL/project_12/top_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 774.301 ; gain = 70.535
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/Integrator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integrator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/new/Integrator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integrator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/new/Integrator2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integrator2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/Velocity_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Velocity_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/adder_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/adder_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/adder_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/adder_64bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_64bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/coll_det.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coll_det
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/simultaneous_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/subtractor_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/subtractor_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/subtractor_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/subtractor_64bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_64bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/update_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module update_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/write_simultaneous.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_test1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/new/write_test2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_test2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/new/write_test3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_test3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/ip/cordic_0/sim/cordic_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cordic_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/ip/cordic_1/sim/cordic_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cordic_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/Polar_to_rect.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Polar_to_rect
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/Rect_to_polar.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Rect_to_polar
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 835.066 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8ce584d40e7249edbedde05974717a62 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L axi_utils_v2_0_5 -L cordic_v6_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:343]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:344]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:345]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:346]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:347]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:348]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:349]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:350]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:351]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:352]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:353]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:354]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:355]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:356]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:357]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1203]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1204]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1205]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1206]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1207]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1208]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1209]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1210]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1211]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1212]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1213]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1214]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1215]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1216]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1217]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1218]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1219]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1220]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1221]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1222]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1223]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1224]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1225]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1226]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1227]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1228]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1229]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1230]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1231]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1232]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1233]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1234]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package cordic_v6_0_14.cordic_v6_0_14_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_14.cordic_pack
Compiling package cordic_v6_0_14.cordic_hdl_comps
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.init
Compiling module xil_defaultlib.write_test1
Compiling module xil_defaultlib.write_test2
Compiling module xil_defaultlib.write_test3
Compiling module xil_defaultlib.read_test
WARNING: [XSIM 43-3373] "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/simultaneous_read.v" Line 74. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
WARNING: [XSIM 43-3373] "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/simultaneous_read.v" Line 96. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
WARNING: [XSIM 43-3373] "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/simultaneous_read.v" Line 118. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.adder_4bit
Compiling module xil_defaultlib.adder_16bit
Compiling module xil_defaultlib.multiplier_16bit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.update_module
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_14.addsub [\addsub(family="kintex7",add_mod...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_14.addsub [\addsub(family="kintex7",add_mod...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay [\delay(delay_len=1,family="kinte...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_14.addsub [\addsub(family="kintex7",add_mod...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay [\delay(delay_len=1,family="kinte...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay_bit [\delay_bit(delay_len=2,family="k...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay [\delay(delay_len=1,family="kinte...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay_bit [\delay_bit(delay_len=1,family="k...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng [\cordic_eng(p_xdevicefamily="kin...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay [\delay(delay_len=2,family="kinte...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_dist_mem [\ccm_dist_mem(c_addr_width=6,c_d...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_syncmem [\ccm_syncmem(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_scaled_adder [\ccm_scaled_adder(a_width=24,b_w...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_dist_mem [\ccm_dist_mem(c_addr_width=6,c_d...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_syncmem [\ccm_syncmem(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_scaled_adder [\ccm_scaled_adder(a_width=24,b_w...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_scaled_adder [\ccm_scaled_adder(a_width=31,b_w...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_operation [\ccm_operation(c_xdevicefamily="...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm [\ccm(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_scale [\cordic_scale(p_xdevicefamily="k...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay [\delay(delay_len=3,family="kinte...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay_bit [\delay_bit(delay_len=3,family="k...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay [\delay(delay_len=1,family="kinte...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_round [\cordic_round(p_xdevicefamily="k...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay_bit [\delay_bit(delay_len=0,family="k...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_v6_0_14_synth [\cordic_v6_0_14_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_v6_0_14_viv [\cordic_v6_0_14_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_14.cordic_v6_0_14 [\cordic_v6_0_14(c_architecture=2...]
Compiling architecture cordic_1_arch of entity xil_defaultlib.cordic_1 [cordic_1_default]
Compiling architecture tb of entity xil_defaultlib.Rect_to_polar [rect_to_polar_default]
Compiling architecture synth of entity cordic_v6_0_14.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng [\cordic_eng(p_xdevicefamily="kin...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay [\delay(delay_len=0,family="kinte...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_v6_0_14_synth [\cordic_v6_0_14_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_v6_0_14_viv [\cordic_v6_0_14_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_14.cordic_v6_0_14 [\cordic_v6_0_14(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture tb of entity xil_defaultlib.Polar_to_rect [polar_to_rect_default]
Compiling module xil_defaultlib.Velocity_selector
Compiling module xil_defaultlib.adder_32bit
Compiling module xil_defaultlib.adder_64bit
Compiling module xil_defaultlib.multiplier_32bit
Compiling module xil_defaultlib.subtractor_4bit
Compiling module xil_defaultlib.subtractor_16bit
Compiling module xil_defaultlib.subtractor_32bit
Compiling module xil_defaultlib.subtractor_64bit
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.coll_det
Compiling module xil_defaultlib.Integrator
Compiling module xil_defaultlib.Integrator1
Compiling module xil_defaultlib.Integrator2
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.sim/sim_1/behav/xsim/xsim.dir/top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat May 16 16:05:02 2020...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:09 . Memory (MB): peak = 835.066 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '70' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/FYP_FINAL/FYP_Final/project_12/top_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/FYP_FINAL/FYP_Final/project_12/top_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -view {D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/top_behav.wcfg
WARNING: Simulation object /top/I1/ax_reg was not found in the design.
WARNING: Simulation object /top/I1/ay_reg was not found in the design.
WARNING: Simulation object /top/I2/ax_reg was not found in the design.
WARNING: Simulation object /top/I2/ay_reg was not found in the design.
WARNING: Simulation object /top/I3/ax_reg was not found in the design.
WARNING: Simulation object /top/I3/ay_reg was not found in the design.
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
bot 1 reached target                 320
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 1029.113 ; gain = 35.059
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 1029.113 ; gain = 194.047
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:02:04 . Memory (MB): peak = 1029.113 ; gain = 194.047
INFO: [Common 17-344] 'launch_simulation' was cancelled
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
bot 1 velocity updated                 310
bot 1 reached target                 320
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:38 . Memory (MB): peak = 1033.773 ; gain = 1.813
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
bot 2 velocity read                   0
bot 3 velocity read                   0
bot 1 velocity read                 300
bot 2 velocity read                 300
bot 3 velocity read                 600
bot 1 velocity read              104700
run: Time (s): cpu = 00:00:37 ; elapsed = 00:04:32 . Memory (MB): peak = 1046.656 ; gain = 8.820
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
bot 2 velocity read                   0
bot 3 velocity read                   0
bot 1 velocity updated                 310
bot 1 reached target                 320
bot 3 velocity updated               49550
bot 3 velocity read              215100
bot 1 reached target              215420
bot 1 velocity read              231000
bot 1 velocity read              231300
run: Time (s): cpu = 00:01:38 ; elapsed = 00:06:50 . Memory (MB): peak = 1048.035 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1048.035 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/Integrator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integrator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/new/Integrator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integrator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/new/Integrator2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integrator2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/Velocity_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Velocity_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/adder_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/adder_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/adder_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/adder_64bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_64bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/coll_det.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coll_det
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/simultaneous_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/subtractor_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/subtractor_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/subtractor_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/subtractor_64bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_64bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/update_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module update_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/write_simultaneous.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_test1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/new/write_test2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_test2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/new/write_test3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_test3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
"xvhdl --incr --relax -prj top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1048.035 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8ce584d40e7249edbedde05974717a62 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L axi_utils_v2_0_5 -L cordic_v6_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:343]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:344]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:345]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:346]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:347]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:348]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:349]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:350]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:351]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:352]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:353]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:354]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:355]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:356]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:357]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1203]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1204]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1205]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1206]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1207]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1208]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1209]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1210]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1211]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1212]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1213]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1214]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1215]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1216]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1217]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1218]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1219]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1220]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1221]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1222]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1223]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1224]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1225]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1226]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1227]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1228]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1229]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1230]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1231]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1232]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1233]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1234]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package cordic_v6_0_14.cordic_v6_0_14_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_14.cordic_pack
Compiling package cordic_v6_0_14.cordic_hdl_comps
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.init
Compiling module xil_defaultlib.write_test1
Compiling module xil_defaultlib.write_test2
Compiling module xil_defaultlib.write_test3
Compiling module xil_defaultlib.read_test
WARNING: [XSIM 43-3373] "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/simultaneous_read.v" Line 74. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
WARNING: [XSIM 43-3373] "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/simultaneous_read.v" Line 96. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
WARNING: [XSIM 43-3373] "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/simultaneous_read.v" Line 118. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.adder_4bit
Compiling module xil_defaultlib.adder_16bit
Compiling module xil_defaultlib.multiplier_16bit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.update_module
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_14.addsub [\addsub(family="kintex7",add_mod...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_14.addsub [\addsub(family="kintex7",add_mod...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay [\delay(delay_len=1,family="kinte...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_14.addsub [\addsub(family="kintex7",add_mod...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay [\delay(delay_len=1,family="kinte...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay_bit [\delay_bit(delay_len=2,family="k...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay [\delay(delay_len=1,family="kinte...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay_bit [\delay_bit(delay_len=1,family="k...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng [\cordic_eng(p_xdevicefamily="kin...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay [\delay(delay_len=2,family="kinte...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_dist_mem [\ccm_dist_mem(c_addr_width=6,c_d...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_syncmem [\ccm_syncmem(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_scaled_adder [\ccm_scaled_adder(a_width=24,b_w...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_dist_mem [\ccm_dist_mem(c_addr_width=6,c_d...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_syncmem [\ccm_syncmem(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_scaled_adder [\ccm_scaled_adder(a_width=24,b_w...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_scaled_adder [\ccm_scaled_adder(a_width=31,b_w...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_operation [\ccm_operation(c_xdevicefamily="...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm [\ccm(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_scale [\cordic_scale(p_xdevicefamily="k...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay [\delay(delay_len=3,family="kinte...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay_bit [\delay_bit(delay_len=3,family="k...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay [\delay(delay_len=1,family="kinte...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_round [\cordic_round(p_xdevicefamily="k...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay_bit [\delay_bit(delay_len=0,family="k...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_v6_0_14_synth [\cordic_v6_0_14_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_v6_0_14_viv [\cordic_v6_0_14_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_14.cordic_v6_0_14 [\cordic_v6_0_14(c_architecture=2...]
Compiling architecture cordic_1_arch of entity xil_defaultlib.cordic_1 [cordic_1_default]
Compiling architecture tb of entity xil_defaultlib.Rect_to_polar [rect_to_polar_default]
Compiling architecture synth of entity cordic_v6_0_14.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng [\cordic_eng(p_xdevicefamily="kin...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay [\delay(delay_len=0,family="kinte...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_v6_0_14_synth [\cordic_v6_0_14_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_v6_0_14_viv [\cordic_v6_0_14_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_14.cordic_v6_0_14 [\cordic_v6_0_14(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture tb of entity xil_defaultlib.Polar_to_rect [polar_to_rect_default]
Compiling module xil_defaultlib.Velocity_selector
Compiling module xil_defaultlib.adder_32bit
Compiling module xil_defaultlib.adder_64bit
Compiling module xil_defaultlib.multiplier_32bit
Compiling module xil_defaultlib.subtractor_4bit
Compiling module xil_defaultlib.subtractor_16bit
Compiling module xil_defaultlib.subtractor_32bit
Compiling module xil_defaultlib.subtractor_64bit
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.coll_det
Compiling module xil_defaultlib.Integrator
Compiling module xil_defaultlib.Integrator1
Compiling module xil_defaultlib.Integrator2
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:50 . Memory (MB): peak = 1048.035 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '50' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/FYP_FINAL/FYP_Final/project_12/top_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/FYP_FINAL/FYP_Final/project_12/top_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -view {D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/top_behav.wcfg
WARNING: Simulation object /top/I1/ax_reg was not found in the design.
WARNING: Simulation object /top/I1/ay_reg was not found in the design.
WARNING: Simulation object /top/I2/ax_reg was not found in the design.
WARNING: Simulation object /top/I2/ay_reg was not found in the design.
WARNING: Simulation object /top/I3/ax_reg was not found in the design.
WARNING: Simulation object /top/I3/ay_reg was not found in the design.
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
bot 2 velocity read                   0
bot 3 velocity read                   0
bot 1 velocity updated                 310
bot 1 reached target                 320
bot 1 velocity read              444000
bot 1 velocity read              449100
run: Time (s): cpu = 00:00:06 ; elapsed = 00:01:29 . Memory (MB): peak = 1060.176 ; gain = 12.141
xsim: Time (s): cpu = 00:00:17 ; elapsed = 00:01:39 . Memory (MB): peak = 1060.176 ; gain = 12.141
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:02:36 . Memory (MB): peak = 1060.176 ; gain = 12.141
restart
INFO: [Simtcl 6-17] Simulation restarted
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/Integrator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integrator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/new/Integrator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integrator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/new/Integrator2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integrator2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/Velocity_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Velocity_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/adder_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/adder_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/adder_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/adder_64bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_64bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/coll_det.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coll_det
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/simultaneous_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/subtractor_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/subtractor_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/subtractor_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/subtractor_64bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_64bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/update_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module update_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/write_simultaneous.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_test1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/new/write_test2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_test2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/new/write_test3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_test3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
"xvhdl --incr --relax -prj top_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1060.484 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8ce584d40e7249edbedde05974717a62 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L axi_utils_v2_0_5 -L cordic_v6_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:343]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:344]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:345]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:346]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:347]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:348]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:349]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:350]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:351]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:352]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:353]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:354]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:355]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:356]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:357]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1203]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1204]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1205]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1206]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1207]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1208]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1209]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1210]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1211]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1212]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1213]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1214]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1215]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1216]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1217]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1218]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1219]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1220]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1221]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1222]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1223]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1224]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1225]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1226]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1227]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1228]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1229]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1230]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1231]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1232]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1233]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1234]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package cordic_v6_0_14.cordic_v6_0_14_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_14.cordic_pack
Compiling package cordic_v6_0_14.cordic_hdl_comps
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.init
Compiling module xil_defaultlib.write_test1
Compiling module xil_defaultlib.write_test2
Compiling module xil_defaultlib.write_test3
Compiling module xil_defaultlib.read_test
WARNING: [XSIM 43-3373] "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/simultaneous_read.v" Line 74. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
WARNING: [XSIM 43-3373] "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/simultaneous_read.v" Line 96. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
WARNING: [XSIM 43-3373] "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/simultaneous_read.v" Line 118. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.adder_4bit
Compiling module xil_defaultlib.adder_16bit
Compiling module xil_defaultlib.multiplier_16bit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.update_module
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_14.addsub [\addsub(family="kintex7",add_mod...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_14.addsub [\addsub(family="kintex7",add_mod...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay [\delay(delay_len=1,family="kinte...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_14.addsub [\addsub(family="kintex7",add_mod...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay [\delay(delay_len=1,family="kinte...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay_bit [\delay_bit(delay_len=2,family="k...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay [\delay(delay_len=1,family="kinte...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay_bit [\delay_bit(delay_len=1,family="k...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng [\cordic_eng(p_xdevicefamily="kin...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay [\delay(delay_len=2,family="kinte...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_dist_mem [\ccm_dist_mem(c_addr_width=6,c_d...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_syncmem [\ccm_syncmem(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_scaled_adder [\ccm_scaled_adder(a_width=24,b_w...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_dist_mem [\ccm_dist_mem(c_addr_width=6,c_d...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_syncmem [\ccm_syncmem(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_scaled_adder [\ccm_scaled_adder(a_width=24,b_w...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_scaled_adder [\ccm_scaled_adder(a_width=31,b_w...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_operation [\ccm_operation(c_xdevicefamily="...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm [\ccm(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_scale [\cordic_scale(p_xdevicefamily="k...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay [\delay(delay_len=3,family="kinte...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay_bit [\delay_bit(delay_len=3,family="k...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay [\delay(delay_len=1,family="kinte...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_round [\cordic_round(p_xdevicefamily="k...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay_bit [\delay_bit(delay_len=0,family="k...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_v6_0_14_synth [\cordic_v6_0_14_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_v6_0_14_viv [\cordic_v6_0_14_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_14.cordic_v6_0_14 [\cordic_v6_0_14(c_architecture=2...]
Compiling architecture cordic_1_arch of entity xil_defaultlib.cordic_1 [cordic_1_default]
Compiling architecture tb of entity xil_defaultlib.Rect_to_polar [rect_to_polar_default]
Compiling architecture synth of entity cordic_v6_0_14.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng [\cordic_eng(p_xdevicefamily="kin...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay [\delay(delay_len=0,family="kinte...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_v6_0_14_synth [\cordic_v6_0_14_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_v6_0_14_viv [\cordic_v6_0_14_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_14.cordic_v6_0_14 [\cordic_v6_0_14(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture tb of entity xil_defaultlib.Polar_to_rect [polar_to_rect_default]
Compiling module xil_defaultlib.Velocity_selector
Compiling module xil_defaultlib.adder_32bit
Compiling module xil_defaultlib.adder_64bit
Compiling module xil_defaultlib.multiplier_32bit
Compiling module xil_defaultlib.subtractor_4bit
Compiling module xil_defaultlib.subtractor_16bit
Compiling module xil_defaultlib.subtractor_32bit
Compiling module xil_defaultlib.subtractor_64bit
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.coll_det
Compiling module xil_defaultlib.Integrator
Compiling module xil_defaultlib.Integrator1
Compiling module xil_defaultlib.Integrator2
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:53 . Memory (MB): peak = 1060.484 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '53' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/FYP_FINAL/FYP_Final/project_12/top_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/FYP_FINAL/FYP_Final/project_12/top_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -view {D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/top_behav.wcfg
WARNING: Simulation object /top/I1/ax_reg was not found in the design.
WARNING: Simulation object /top/I1/ay_reg was not found in the design.
WARNING: Simulation object /top/I2/ax_reg was not found in the design.
WARNING: Simulation object /top/I2/ay_reg was not found in the design.
WARNING: Simulation object /top/I3/ax_reg was not found in the design.
WARNING: Simulation object /top/I3/ay_reg was not found in the design.
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
bot 1 velocity updated                 310
bot 1 reached target                 320
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1077.613 ; gain = 17.129
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1077.613 ; gain = 17.129
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:01:13 . Memory (MB): peak = 1077.613 ; gain = 17.129
INFO: [Common 17-344] 'launch_simulation' was cancelled
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
bot 2 velocity read                   0
bot 3 velocity read                   0
bot 1 velocity read                 300
bot 2 velocity read                 300
bot 3 velocity read                1500
bot 1 velocity read               80700
run: Time (s): cpu = 00:00:15 ; elapsed = 00:01:13 . Memory (MB): peak = 1087.414 ; gain = 9.734
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/Integrator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integrator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/new/Integrator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integrator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/new/Integrator2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integrator2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/Velocity_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Velocity_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/adder_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/adder_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/adder_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/adder_64bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_64bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/coll_det.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coll_det
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/simultaneous_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/subtractor_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/subtractor_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/subtractor_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/subtractor_64bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_64bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/update_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module update_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/write_simultaneous.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_test1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/new/write_test2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_test2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/new/write_test3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_test3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
"xvhdl --incr --relax -prj top_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1091.668 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8ce584d40e7249edbedde05974717a62 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L axi_utils_v2_0_5 -L cordic_v6_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:343]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:344]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:345]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:346]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:347]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:348]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:349]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:350]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:351]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:352]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:353]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:354]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:355]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:356]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:357]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1203]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1204]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1205]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1206]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1207]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1208]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1209]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1210]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1211]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1212]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1213]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1214]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1215]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1216]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1217]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1218]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1219]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1220]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1221]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1222]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1223]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1224]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1225]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1226]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1227]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1228]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1229]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1230]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1231]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1232]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1233]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1234]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package cordic_v6_0_14.cordic_v6_0_14_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_14.cordic_pack
Compiling package cordic_v6_0_14.cordic_hdl_comps
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.init
Compiling module xil_defaultlib.write_test1
Compiling module xil_defaultlib.write_test2
Compiling module xil_defaultlib.write_test3
Compiling module xil_defaultlib.read_test
WARNING: [XSIM 43-3373] "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/simultaneous_read.v" Line 74. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
WARNING: [XSIM 43-3373] "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/simultaneous_read.v" Line 96. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
WARNING: [XSIM 43-3373] "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/simultaneous_read.v" Line 118. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.adder_4bit
Compiling module xil_defaultlib.adder_16bit
Compiling module xil_defaultlib.multiplier_16bit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.update_module
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_14.addsub [\addsub(family="kintex7",add_mod...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_14.addsub [\addsub(family="kintex7",add_mod...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay [\delay(delay_len=1,family="kinte...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_14.addsub [\addsub(family="kintex7",add_mod...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay [\delay(delay_len=1,family="kinte...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay_bit [\delay_bit(delay_len=2,family="k...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay [\delay(delay_len=1,family="kinte...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay_bit [\delay_bit(delay_len=1,family="k...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng [\cordic_eng(p_xdevicefamily="kin...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay [\delay(delay_len=2,family="kinte...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_dist_mem [\ccm_dist_mem(c_addr_width=6,c_d...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_syncmem [\ccm_syncmem(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_scaled_adder [\ccm_scaled_adder(a_width=24,b_w...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_dist_mem [\ccm_dist_mem(c_addr_width=6,c_d...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_syncmem [\ccm_syncmem(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_scaled_adder [\ccm_scaled_adder(a_width=24,b_w...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_scaled_adder [\ccm_scaled_adder(a_width=31,b_w...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_operation [\ccm_operation(c_xdevicefamily="...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm [\ccm(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_scale [\cordic_scale(p_xdevicefamily="k...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay [\delay(delay_len=3,family="kinte...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay_bit [\delay_bit(delay_len=3,family="k...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay [\delay(delay_len=1,family="kinte...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_round [\cordic_round(p_xdevicefamily="k...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay_bit [\delay_bit(delay_len=0,family="k...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_v6_0_14_synth [\cordic_v6_0_14_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_v6_0_14_viv [\cordic_v6_0_14_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_14.cordic_v6_0_14 [\cordic_v6_0_14(c_architecture=2...]
Compiling architecture cordic_1_arch of entity xil_defaultlib.cordic_1 [cordic_1_default]
Compiling architecture tb of entity xil_defaultlib.Rect_to_polar [rect_to_polar_default]
Compiling architecture synth of entity cordic_v6_0_14.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng [\cordic_eng(p_xdevicefamily="kin...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay [\delay(delay_len=0,family="kinte...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_v6_0_14_synth [\cordic_v6_0_14_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_v6_0_14_viv [\cordic_v6_0_14_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_14.cordic_v6_0_14 [\cordic_v6_0_14(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture tb of entity xil_defaultlib.Polar_to_rect [polar_to_rect_default]
Compiling module xil_defaultlib.Velocity_selector
Compiling module xil_defaultlib.adder_32bit
Compiling module xil_defaultlib.adder_64bit
Compiling module xil_defaultlib.multiplier_32bit
Compiling module xil_defaultlib.subtractor_4bit
Compiling module xil_defaultlib.subtractor_16bit
Compiling module xil_defaultlib.subtractor_32bit
Compiling module xil_defaultlib.subtractor_64bit
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.coll_det
Compiling module xil_defaultlib.Integrator
Compiling module xil_defaultlib.Integrator1
Compiling module xil_defaultlib.Integrator2
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:49 . Memory (MB): peak = 1091.668 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '48' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/FYP_FINAL/FYP_Final/project_12/top_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/FYP_FINAL/FYP_Final/project_12/top_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -view {D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/top_behav.wcfg
WARNING: Simulation object /top/I1/ax_reg was not found in the design.
WARNING: Simulation object /top/I1/ay_reg was not found in the design.
WARNING: Simulation object /top/I2/ax_reg was not found in the design.
WARNING: Simulation object /top/I2/ay_reg was not found in the design.
WARNING: Simulation object /top/I3/ax_reg was not found in the design.
WARNING: Simulation object /top/I3/ay_reg was not found in the design.
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
bot 1 velocity updated                 310
bot 1 reached target                 320
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1092.109 ; gain = 0.441
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1092.109 ; gain = 0.441
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:01:17 . Memory (MB): peak = 1092.109 ; gain = 0.441
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
bot 2 velocity read                   0
bot 3 velocity read                   0
bot 1 velocity read                 300
bot 2 velocity read                 300
bot 3 velocity read                1200
bot 1 velocity read              112200
run: Time (s): cpu = 00:00:16 ; elapsed = 00:01:22 . Memory (MB): peak = 1101.352 ; gain = 9.242
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
bot 2 velocity read                   0
bot 3 velocity read                   0
bot 1 velocity updated                 310
bot 1 reached target                 320
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1102.031 ; gain = 0.000
save_wave_config {D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/Integrator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integrator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/new/Integrator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integrator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/new/Integrator2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integrator2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/Velocity_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Velocity_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/adder_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/adder_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/adder_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/adder_64bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_64bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/coll_det.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coll_det
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/simultaneous_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/subtractor_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/subtractor_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/subtractor_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/subtractor_64bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_64bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/update_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module update_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/write_simultaneous.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_test1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/new/write_test2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_test2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/new/write_test3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_test3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
"xvhdl --incr --relax -prj top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8ce584d40e7249edbedde05974717a62 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L axi_utils_v2_0_5 -L cordic_v6_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:343]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:344]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:345]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:346]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:347]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:348]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:349]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:350]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:351]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:352]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:353]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:354]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:355]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:356]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:357]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1203]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1204]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1205]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1206]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1207]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1208]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1209]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1210]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1211]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1212]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1213]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1214]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1215]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1216]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1217]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1218]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1219]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1220]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1221]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1222]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1223]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1224]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1225]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1226]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1227]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1228]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1229]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1230]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1231]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1232]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1233]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1234]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package cordic_v6_0_14.cordic_v6_0_14_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_14.cordic_pack
Compiling package cordic_v6_0_14.cordic_hdl_comps
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.init
Compiling module xil_defaultlib.write_test1
Compiling module xil_defaultlib.write_test2
Compiling module xil_defaultlib.write_test3
Compiling module xil_defaultlib.read_test
WARNING: [XSIM 43-3373] "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/simultaneous_read.v" Line 74. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
WARNING: [XSIM 43-3373] "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/simultaneous_read.v" Line 96. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
WARNING: [XSIM 43-3373] "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/simultaneous_read.v" Line 118. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.adder_4bit
Compiling module xil_defaultlib.adder_16bit
Compiling module xil_defaultlib.multiplier_16bit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.update_module
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_14.addsub [\addsub(family="kintex7",add_mod...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_14.addsub [\addsub(family="kintex7",add_mod...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay [\delay(delay_len=1,family="kinte...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_14.addsub [\addsub(family="kintex7",add_mod...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay [\delay(delay_len=1,family="kinte...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay_bit [\delay_bit(delay_len=2,family="k...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay [\delay(delay_len=1,family="kinte...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay_bit [\delay_bit(delay_len=1,family="k...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng [\cordic_eng(p_xdevicefamily="kin...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay [\delay(delay_len=2,family="kinte...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_dist_mem [\ccm_dist_mem(c_addr_width=6,c_d...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_syncmem [\ccm_syncmem(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_scaled_adder [\ccm_scaled_adder(a_width=24,b_w...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_dist_mem [\ccm_dist_mem(c_addr_width=6,c_d...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_syncmem [\ccm_syncmem(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_scaled_adder [\ccm_scaled_adder(a_width=24,b_w...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_scaled_adder [\ccm_scaled_adder(a_width=31,b_w...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_operation [\ccm_operation(c_xdevicefamily="...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm [\ccm(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_scale [\cordic_scale(p_xdevicefamily="k...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay [\delay(delay_len=3,family="kinte...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay_bit [\delay_bit(delay_len=3,family="k...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay [\delay(delay_len=1,family="kinte...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_round [\cordic_round(p_xdevicefamily="k...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay_bit [\delay_bit(delay_len=0,family="k...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_v6_0_14_synth [\cordic_v6_0_14_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_v6_0_14_viv [\cordic_v6_0_14_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_14.cordic_v6_0_14 [\cordic_v6_0_14(c_architecture=2...]
Compiling architecture cordic_1_arch of entity xil_defaultlib.cordic_1 [cordic_1_default]
Compiling architecture tb of entity xil_defaultlib.Rect_to_polar [rect_to_polar_default]
Compiling architecture synth of entity cordic_v6_0_14.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng [\cordic_eng(p_xdevicefamily="kin...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay [\delay(delay_len=0,family="kinte...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_v6_0_14_synth [\cordic_v6_0_14_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_v6_0_14_viv [\cordic_v6_0_14_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_14.cordic_v6_0_14 [\cordic_v6_0_14(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture tb of entity xil_defaultlib.Polar_to_rect [polar_to_rect_default]
Compiling module xil_defaultlib.Velocity_selector
Compiling module xil_defaultlib.adder_32bit
Compiling module xil_defaultlib.adder_64bit
Compiling module xil_defaultlib.multiplier_32bit
Compiling module xil_defaultlib.subtractor_4bit
Compiling module xil_defaultlib.subtractor_16bit
Compiling module xil_defaultlib.subtractor_32bit
Compiling module xil_defaultlib.subtractor_64bit
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.coll_det
Compiling module xil_defaultlib.Integrator
Compiling module xil_defaultlib.Integrator1
Compiling module xil_defaultlib.Integrator2
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:51 . Memory (MB): peak = 1104.805 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '52' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/FYP_FINAL/FYP_Final/project_12/top_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/FYP_FINAL/FYP_Final/project_12/top_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -view {D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/top_behav.wcfg
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
bot 1 velocity read                 300
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1126.293 ; gain = 21.488
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1126.293 ; gain = 21.488
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:01:15 . Memory (MB): peak = 1126.293 ; gain = 21.488
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
bot 2 velocity read                   0
bot 3 velocity read                   0
bot 1 velocity updated                 310
bot 1 reached target                 320
bot 1 velocity read              225900
bot 1 velocity read              228600
run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1126.363 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
bot 2 velocity read                   0
bot 3 velocity read                   0
bot 1 velocity updated                 310
bot 1 reached target                 320
bot 1 velocity read               33600
bot 1 velocity read               33900
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1126.363 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
bot 2 velocity read                   0
bot 3 velocity read                   0
bot 1 velocity read                 300
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 1130.500 ; gain = 4.137
save_wave_config {D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/Integrator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integrator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/new/Integrator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integrator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/new/Integrator2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integrator2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/Velocity_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Velocity_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/adder_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/adder_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/adder_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/adder_64bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_64bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/coll_det.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coll_det
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/simultaneous_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/subtractor_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/subtractor_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/subtractor_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/subtractor_64bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_64bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/update_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module update_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/write_simultaneous.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_test1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/new/write_test2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_test2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/new/write_test3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_test3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
"xvhdl --incr --relax -prj top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8ce584d40e7249edbedde05974717a62 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L axi_utils_v2_0_5 -L cordic_v6_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:343]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:344]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:345]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:346]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:347]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:348]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:349]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:350]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:351]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:352]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:353]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:354]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:355]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:356]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:357]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1203]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1204]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1205]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1206]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1207]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1208]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1209]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1210]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1211]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1212]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1213]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1214]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1215]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1216]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1217]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1218]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1219]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1220]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1221]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1222]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1223]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1224]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1225]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1226]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1227]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1228]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1229]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1230]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1231]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1232]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1233]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1234]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package cordic_v6_0_14.cordic_v6_0_14_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_14.cordic_pack
Compiling package cordic_v6_0_14.cordic_hdl_comps
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.init
Compiling module xil_defaultlib.write_test1
Compiling module xil_defaultlib.write_test2
Compiling module xil_defaultlib.write_test3
Compiling module xil_defaultlib.read_test
WARNING: [XSIM 43-3373] "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/simultaneous_read.v" Line 74. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
WARNING: [XSIM 43-3373] "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/simultaneous_read.v" Line 96. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
WARNING: [XSIM 43-3373] "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/simultaneous_read.v" Line 118. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.adder_4bit
Compiling module xil_defaultlib.adder_16bit
Compiling module xil_defaultlib.multiplier_16bit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.update_module
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_14.addsub [\addsub(family="kintex7",add_mod...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_14.addsub [\addsub(family="kintex7",add_mod...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay [\delay(delay_len=1,family="kinte...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_14.addsub [\addsub(family="kintex7",add_mod...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay [\delay(delay_len=1,family="kinte...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay_bit [\delay_bit(delay_len=2,family="k...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay [\delay(delay_len=1,family="kinte...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay_bit [\delay_bit(delay_len=1,family="k...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng [\cordic_eng(p_xdevicefamily="kin...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay [\delay(delay_len=2,family="kinte...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_dist_mem [\ccm_dist_mem(c_addr_width=6,c_d...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_syncmem [\ccm_syncmem(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_scaled_adder [\ccm_scaled_adder(a_width=24,b_w...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_dist_mem [\ccm_dist_mem(c_addr_width=6,c_d...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_syncmem [\ccm_syncmem(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_scaled_adder [\ccm_scaled_adder(a_width=24,b_w...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_scaled_adder [\ccm_scaled_adder(a_width=31,b_w...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_operation [\ccm_operation(c_xdevicefamily="...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm [\ccm(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_scale [\cordic_scale(p_xdevicefamily="k...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay [\delay(delay_len=3,family="kinte...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay_bit [\delay_bit(delay_len=3,family="k...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay [\delay(delay_len=1,family="kinte...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_round [\cordic_round(p_xdevicefamily="k...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay_bit [\delay_bit(delay_len=0,family="k...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_v6_0_14_synth [\cordic_v6_0_14_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_v6_0_14_viv [\cordic_v6_0_14_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_14.cordic_v6_0_14 [\cordic_v6_0_14(c_architecture=2...]
Compiling architecture cordic_1_arch of entity xil_defaultlib.cordic_1 [cordic_1_default]
Compiling architecture tb of entity xil_defaultlib.Rect_to_polar [rect_to_polar_default]
Compiling architecture synth of entity cordic_v6_0_14.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng [\cordic_eng(p_xdevicefamily="kin...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay [\delay(delay_len=0,family="kinte...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_v6_0_14_synth [\cordic_v6_0_14_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_v6_0_14_viv [\cordic_v6_0_14_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_14.cordic_v6_0_14 [\cordic_v6_0_14(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture tb of entity xil_defaultlib.Polar_to_rect [polar_to_rect_default]
Compiling module xil_defaultlib.Velocity_selector
Compiling module xil_defaultlib.adder_32bit
Compiling module xil_defaultlib.adder_64bit
Compiling module xil_defaultlib.multiplier_32bit
Compiling module xil_defaultlib.subtractor_4bit
Compiling module xil_defaultlib.subtractor_16bit
Compiling module xil_defaultlib.subtractor_32bit
Compiling module xil_defaultlib.subtractor_64bit
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.coll_det
Compiling module xil_defaultlib.Integrator
Compiling module xil_defaultlib.Integrator1
Compiling module xil_defaultlib.Integrator2
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:48 . Memory (MB): peak = 1133.039 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '49' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/FYP_FINAL/FYP_Final/project_12/top_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/FYP_FINAL/FYP_Final/project_12/top_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -view {D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/top_behav.wcfg
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
bot 1 velocity updated                 310
bot 1 reached target                 320
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1251.668 ; gain = 39.508
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1251.668 ; gain = 118.629
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:01:13 . Memory (MB): peak = 1251.668 ; gain = 118.629
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
bot 2 velocity read                   0
bot 3 velocity read                   0
bot 1 velocity read                 300
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 1261.391 ; gain = 9.723
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/Integrator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integrator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/new/Integrator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integrator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/new/Integrator2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integrator2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/Velocity_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Velocity_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/adder_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/adder_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/adder_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/adder_64bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_64bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/coll_det.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coll_det
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/simultaneous_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/subtractor_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/subtractor_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/subtractor_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/subtractor_64bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_64bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/update_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module update_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/write_simultaneous.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_test1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/new/write_test2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_test2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/new/write_test3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_test3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
"xvhdl --incr --relax -prj top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8ce584d40e7249edbedde05974717a62 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L axi_utils_v2_0_5 -L cordic_v6_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:343]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:344]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:345]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:346]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:347]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:348]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:349]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:350]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:351]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:352]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:353]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:354]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:355]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:356]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:357]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1203]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1204]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1205]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1206]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1207]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1208]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1209]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1210]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1211]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1212]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1213]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1214]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1215]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1216]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1217]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1218]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1219]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1220]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1221]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1222]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1223]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1224]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1225]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1226]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1227]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1228]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1229]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1230]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1231]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1232]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1233]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1234]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package cordic_v6_0_14.cordic_v6_0_14_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_14.cordic_pack
Compiling package cordic_v6_0_14.cordic_hdl_comps
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.init
Compiling module xil_defaultlib.write_test1
Compiling module xil_defaultlib.write_test2
Compiling module xil_defaultlib.write_test3
Compiling module xil_defaultlib.read_test
WARNING: [XSIM 43-3373] "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/simultaneous_read.v" Line 74. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
WARNING: [XSIM 43-3373] "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/simultaneous_read.v" Line 96. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
WARNING: [XSIM 43-3373] "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/simultaneous_read.v" Line 118. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.adder_4bit
Compiling module xil_defaultlib.adder_16bit
Compiling module xil_defaultlib.multiplier_16bit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.update_module
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_14.addsub [\addsub(family="kintex7",add_mod...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_14.addsub [\addsub(family="kintex7",add_mod...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay [\delay(delay_len=1,family="kinte...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_14.addsub [\addsub(family="kintex7",add_mod...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay [\delay(delay_len=1,family="kinte...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay_bit [\delay_bit(delay_len=2,family="k...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay [\delay(delay_len=1,family="kinte...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay_bit [\delay_bit(delay_len=1,family="k...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng [\cordic_eng(p_xdevicefamily="kin...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay [\delay(delay_len=2,family="kinte...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_dist_mem [\ccm_dist_mem(c_addr_width=6,c_d...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_syncmem [\ccm_syncmem(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_scaled_adder [\ccm_scaled_adder(a_width=24,b_w...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_dist_mem [\ccm_dist_mem(c_addr_width=6,c_d...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_syncmem [\ccm_syncmem(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_scaled_adder [\ccm_scaled_adder(a_width=24,b_w...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_scaled_adder [\ccm_scaled_adder(a_width=31,b_w...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_operation [\ccm_operation(c_xdevicefamily="...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm [\ccm(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_scale [\cordic_scale(p_xdevicefamily="k...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay [\delay(delay_len=3,family="kinte...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay_bit [\delay_bit(delay_len=3,family="k...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay [\delay(delay_len=1,family="kinte...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_round [\cordic_round(p_xdevicefamily="k...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay_bit [\delay_bit(delay_len=0,family="k...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_v6_0_14_synth [\cordic_v6_0_14_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_v6_0_14_viv [\cordic_v6_0_14_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_14.cordic_v6_0_14 [\cordic_v6_0_14(c_architecture=2...]
Compiling architecture cordic_1_arch of entity xil_defaultlib.cordic_1 [cordic_1_default]
Compiling architecture tb of entity xil_defaultlib.Rect_to_polar [rect_to_polar_default]
Compiling architecture synth of entity cordic_v6_0_14.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng [\cordic_eng(p_xdevicefamily="kin...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay [\delay(delay_len=0,family="kinte...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_v6_0_14_synth [\cordic_v6_0_14_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_v6_0_14_viv [\cordic_v6_0_14_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_14.cordic_v6_0_14 [\cordic_v6_0_14(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture tb of entity xil_defaultlib.Polar_to_rect [polar_to_rect_default]
Compiling module xil_defaultlib.Velocity_selector
Compiling module xil_defaultlib.adder_32bit
Compiling module xil_defaultlib.adder_64bit
Compiling module xil_defaultlib.multiplier_32bit
Compiling module xil_defaultlib.subtractor_4bit
Compiling module xil_defaultlib.subtractor_16bit
Compiling module xil_defaultlib.subtractor_32bit
Compiling module xil_defaultlib.subtractor_64bit
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.coll_det
Compiling module xil_defaultlib.Integrator
Compiling module xil_defaultlib.Integrator1
Compiling module xil_defaultlib.Integrator2
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:48 . Memory (MB): peak = 1262.242 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '48' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/FYP_FINAL/FYP_Final/project_12/top_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/FYP_FINAL/FYP_Final/project_12/top_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -view {D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/top_behav.wcfg
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
bot 1 velocity updated                 310
bot 1 reached target                 320
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:43 . Memory (MB): peak = 1268.707 ; gain = 6.465
xsim: Time (s): cpu = 00:00:20 ; elapsed = 00:00:51 . Memory (MB): peak = 1268.707 ; gain = 6.465
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:22 ; elapsed = 00:01:45 . Memory (MB): peak = 1268.707 ; gain = 6.465
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/Integrator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integrator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/new/Integrator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integrator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/new/Integrator2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integrator2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/Velocity_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Velocity_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/adder_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/adder_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/adder_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/adder_64bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_64bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/coll_det.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coll_det
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/simultaneous_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/subtractor_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/subtractor_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/subtractor_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/subtractor_64bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_64bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/update_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module update_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/write_simultaneous.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_test1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/new/write_test2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_test2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/new/write_test3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_test3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
"xvhdl --incr --relax -prj top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8ce584d40e7249edbedde05974717a62 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L axi_utils_v2_0_5 -L cordic_v6_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:343]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:344]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:345]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:346]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:347]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:348]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:349]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:350]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:351]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:352]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:353]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:354]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:355]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:356]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v:357]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1203]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1204]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1205]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1206]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1207]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1208]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1209]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1210]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1211]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1212]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1213]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1214]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1215]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1216]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1217]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1218]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1219]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1220]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1221]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1222]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1223]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1224]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1225]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1226]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1227]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1228]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1229]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1230]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1231]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1232]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1233]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v:1234]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package cordic_v6_0_14.cordic_v6_0_14_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_14.cordic_pack
Compiling package cordic_v6_0_14.cordic_hdl_comps
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.init
Compiling module xil_defaultlib.write_test1
Compiling module xil_defaultlib.write_test2
Compiling module xil_defaultlib.write_test3
Compiling module xil_defaultlib.read_test
WARNING: [XSIM 43-3373] "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/simultaneous_read.v" Line 74. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
WARNING: [XSIM 43-3373] "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/simultaneous_read.v" Line 96. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
WARNING: [XSIM 43-3373] "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/simultaneous_read.v" Line 118. System function $fseek is used as system task. This system function should have a LHS e.g. x=$fseek().
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.adder_4bit
Compiling module xil_defaultlib.adder_16bit
Compiling module xil_defaultlib.multiplier_16bit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.update_module
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_14.addsub [\addsub(family="kintex7",add_mod...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_14.addsub [\addsub(family="kintex7",add_mod...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay [\delay(delay_len=1,family="kinte...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_14.addsub [\addsub(family="kintex7",add_mod...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay [\delay(delay_len=1,family="kinte...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay_bit [\delay_bit(delay_len=2,family="k...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay [\delay(delay_len=1,family="kinte...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay_bit [\delay_bit(delay_len=1,family="k...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng [\cordic_eng(p_xdevicefamily="kin...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay [\delay(delay_len=2,family="kinte...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_dist_mem [\ccm_dist_mem(c_addr_width=6,c_d...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_syncmem [\ccm_syncmem(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_scaled_adder [\ccm_scaled_adder(a_width=24,b_w...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_dist_mem [\ccm_dist_mem(c_addr_width=6,c_d...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_syncmem [\ccm_syncmem(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_scaled_adder [\ccm_scaled_adder(a_width=24,b_w...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_scaled_adder [\ccm_scaled_adder(a_width=31,b_w...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm_operation [\ccm_operation(c_xdevicefamily="...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm [\ccm(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_scale [\cordic_scale(p_xdevicefamily="k...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay [\delay(delay_len=3,family="kinte...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay_bit [\delay_bit(delay_len=3,family="k...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay [\delay(delay_len=1,family="kinte...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_round [\cordic_round(p_xdevicefamily="k...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay_bit [\delay_bit(delay_len=0,family="k...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_v6_0_14_synth [\cordic_v6_0_14_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_v6_0_14_viv [\cordic_v6_0_14_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_14.cordic_v6_0_14 [\cordic_v6_0_14(c_architecture=2...]
Compiling architecture cordic_1_arch of entity xil_defaultlib.cordic_1 [cordic_1_default]
Compiling architecture tb of entity xil_defaultlib.Rect_to_polar [rect_to_polar_default]
Compiling architecture synth of entity cordic_v6_0_14.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_eng [\cordic_eng(p_xdevicefamily="kin...]
Compiling architecture struct_all of entity cordic_v6_0_14.delay [\delay(delay_len=0,family="kinte...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_v6_0_14_synth [\cordic_v6_0_14_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_14.cordic_v6_0_14_viv [\cordic_v6_0_14_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_14.cordic_v6_0_14 [\cordic_v6_0_14(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture tb of entity xil_defaultlib.Polar_to_rect [polar_to_rect_default]
Compiling module xil_defaultlib.Velocity_selector
Compiling module xil_defaultlib.adder_32bit
Compiling module xil_defaultlib.adder_64bit
Compiling module xil_defaultlib.multiplier_32bit
Compiling module xil_defaultlib.subtractor_4bit
Compiling module xil_defaultlib.subtractor_16bit
Compiling module xil_defaultlib.subtractor_32bit
Compiling module xil_defaultlib.subtractor_64bit
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.coll_det
Compiling module xil_defaultlib.Integrator
Compiling module xil_defaultlib.Integrator1
Compiling module xil_defaultlib.Integrator2
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:50 . Memory (MB): peak = 1268.902 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '50' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/FYP_FINAL/FYP_Final/project_12/top_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/FYP_FINAL/FYP_Final/project_12/top_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -view {D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/top_behav.wcfg
WARNING: Simulation object /top/I1/VS/mag_reg was not found in the design.
WARNING: Simulation object /top/I1/VS/phase_reg was not found in the design.
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
bot 1 reached target                 320
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1284.063 ; gain = 7.289
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1284.063 ; gain = 15.160
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:01:14 . Memory (MB): peak = 1284.063 ; gain = 15.160
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
bot 2 velocity read                   0
bot 3 velocity read                   0
bot 1 velocity read                 300
bot 2 velocity read                 300
bot 3 velocity read                 300
bot 1 velocity read               72900
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:39 . Memory (MB): peak = 1293.422 ; gain = 9.359
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/Integrator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integrator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/new/Integrator1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integrator1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/new/Integrator2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integrator2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/Velocity_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Velocity_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/adder_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/adder_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/adder_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/adder_64bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_64bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/coll_det.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coll_det
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/multiplier_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/simultaneous_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/subtractor_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/subtractor_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/subtractor_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/subtractor_64bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_64bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/update_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module update_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/imports/new/write_simultaneous.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_test1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/new/write_test2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_test2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/new/write_test3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_test3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
"xvhdl --incr --relax -prj top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FYP_FINAL/FYP_Final/Coll_avoidance_total/Coll_avoidance_total.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8ce584d40e7249edbedde05974717a62 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L axi_utils_v2_0_5 -L cordic_v6_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:26 . Memory (MB): peak = 1293.578 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 1293.578 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 16 17:16:31 2020...
