{"vcs1":{"timestamp_begin":1731603630.913846151, "rt":1.86, "ut":0.28, "st":0.23}}
{"vcselab":{"timestamp_begin":1731603632.849541139, "rt":2.03, "ut":0.29, "st":0.16}}
{"link":{"timestamp_begin":1731603634.958565070, "rt":0.32, "ut":0.12, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731603630.275733030}
{"VCS_COMP_START_TIME": 1731603630.275733030}
{"VCS_COMP_END_TIME": 1731603636.824710559}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 333548}}
{"stitch_vcselab": {"peak_mem": 231564}}
