Info: Starting: Create simulation model
Info: qsys-generate F:\Users\Desktop\Project\DigiC-Transiver\SPISlave.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=F:\Users\Desktop\Project\DigiC-Transiver\SPISlave\simulation --family="MAX 10" --part=10M50DAF484C6GES
Progress: Loading DigiC-Transiver/SPISlave.qsys
Progress: Reading input file
Progress: Adding spislave_0 [spislave 18.0]
Progress: Parameterizing module spislave_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SPISlave: Generating SPISlave "SPISlave" for SIM_VERILOG
Info: spislave_0: "SPISlave" instantiated spislave "spislave_0"
Info: SPISlave: Done "SPISlave" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=F:\Users\Desktop\Project\DigiC-Transiver\SPISlave\SPISlave.spd --output-directory=F:/Users/Desktop/Project/DigiC-Transiver/SPISlave/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=F:\Users\Desktop\Project\DigiC-Transiver\SPISlave\SPISlave.spd --output-directory=F:/Users/Desktop/Project/DigiC-Transiver/SPISlave/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in F:/Users/Desktop/Project/DigiC-Transiver/SPISlave/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in F:/Users/Desktop/Project/DigiC-Transiver/SPISlave/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in F:/Users/Desktop/Project/DigiC-Transiver/SPISlave/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in F:/Users/Desktop/Project/DigiC-Transiver/SPISlave/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	1 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in F:/Users/Desktop/Project/DigiC-Transiver/SPISlave/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under F:/Users/Desktop/Project/DigiC-Transiver/SPISlave/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate F:\Users\Desktop\Project\DigiC-Transiver\SPISlave.qsys --block-symbol-file --output-directory=F:\Users\Desktop\Project\DigiC-Transiver\SPISlave --family="MAX 10" --part=10M50DAF484C6GES
Progress: Loading DigiC-Transiver/SPISlave.qsys
Progress: Reading input file
Progress: Adding spislave_0 [spislave 18.0]
Progress: Parameterizing module spislave_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate F:\Users\Desktop\Project\DigiC-Transiver\SPISlave.qsys --synthesis=VERILOG --greybox --output-directory=F:\Users\Desktop\Project\DigiC-Transiver\SPISlave\synthesis --family="MAX 10" --part=10M50DAF484C6GES
Progress: Loading DigiC-Transiver/SPISlave.qsys
Progress: Reading input file
Progress: Adding spislave_0 [spislave 18.0]
Progress: Parameterizing module spislave_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SPISlave: Generating SPISlave "SPISlave" for QUARTUS_SYNTH
Info: spislave_0: "SPISlave" instantiated spislave "spislave_0"
Info: SPISlave: Done "SPISlave" with 2 modules, 2 files
Info: Generating third-party timing and resource estimation model ...
Info: Done generating third-party timing and resource estimation model.
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
