# //  Questa Sim-64
# //  Version 10.6e linux_x86_64 Jun 22 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
do scripts/1_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 22 2018
# vmap work work 
# Copying /home/marcelo/mentor/questasim/linux_x86_64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:46:19 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_rx.sv 
# -- Compiling module utopia1_atm_rx
# 
# Top level modules:
# 	utopia1_atm_rx
# End time: 15:46:19 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:46:19 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_tx.sv 
# -- Compiling module utopia1_atm_tx
# 
# Top level modules:
# 	utopia1_atm_tx
# End time: 15:46:19 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:46:19 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb/LookupTable.sv 
# -- Compiling package LookupTable_sv_unit
# -- Compiling interface LookupTable
# 
# Top level modules:
# 	--none--
# End time: 15:46:19 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:46:19 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/squat.sv 
# -- Compiling package squat_sv_unit
# -- Compiling module squat
# 
# Top level modules:
# 	squat
# End time: 15:46:19 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:46:19 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/definitions.sv 
# 
# Top level modules:
# 	--none--
# End time: 15:46:19 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:46:19 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/uni_cell.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:46:19 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:46:19 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/repeat_sequence.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:46:20 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:46:20 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/driver.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/driver.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:46:20 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:46:20 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/monitor.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/monitor.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:46:20 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:46:20 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/agent.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/agent.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:46:21 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:46:21 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/scoreboard.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/scoreboard.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:46:21 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:46:21 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/environment.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/environment.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package environment_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 15:46:21 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:46:21 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/teste.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/teste.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package teste_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 15:46:22 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:46:22 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/top.sv 
# ** Note: (vlog-2286) ./src/dut/top.sv(4): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling module squat
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 15:46:22 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.top -coverage "+UVM_VERBOSITY=UVM_HIGH" "+UVM_TESTNAME=teste" 
# Start time: 15:46:22 on May 14,2019
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.teste_sv_unit(fast)
# Loading work.utopia_sv_unit(fast)
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.LookupTable_sv_unit(fast)
# Loading work.squat(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.cpu_ifc(fast)
# Loading work.Utopia(fast)
# ** Warning: (vsim-3764) ./src/tb_uvm/environment.sv(41): Stand-alone call to function 'get' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /teste_sv_unit File: ./src/tb_uvm/teste.sv
# Loading /home/marcelo/mentor/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test teste...
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] End Of Elaboration
# 
# === resource pool ===
# mif [/^.*$/] : (virtual cpu_ifc) /top/mif
# -  
# recording_detail [] : (reg signed[4095:0]) 0
# -  
# recording_detail [] : (int) 0
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_3$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_2$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_1$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_0$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[0]
# -  
# === end of resource pool ===
#  ------------------ SEQUENCER           0 ------------------
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 0: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           0                                                                                                                    0
# VPI: 9a VCI: 711c 
# Sending cell: b9 a7 11 cb 08 02 ec 86 ff d8 27 3d 01 e3 af 95 a3 75 cc e5 a8 1a 71 19 f7 49 88 1f 6d 1f 99 7e 47 2c 44 77 a2 8a c7 a4 dd 1d 05 4b 18 39 77 ed c9 aa 12 21 80 
# --------------- configure_phase!
# ---------------- run!
# ---------------- initialized!
# Memory: Loading ... 
# CellFwd.FWD[0]=11
# calling hostwrite!
# ----------------------------------------------- hostwrite #10
# ======= lut.write Mem[0]=b000
##########################busmode 1UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 565: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           1                                                                                                                    0
# VPI: 1b VCI: cb65 
# Sending cell: 71 bc b6 50 e7 ce 32 58 f9 0a a5 fa 57 ab 90 92 d5 d5 04 06 59 74 2f 1d d1 75 72 db 25 8a 15 b0 d8 be 4b 45 bd 5a 40 57 ed 8d 04 90 bb 09 53 75 4a 5e 49 1f 7c 
# --------------======= lut.read Mem[9a]=0
# --------------======= lut.read Mem[9a]=0
#  uni.vpi: 154 read     0
#  forward:  0 vpi: 2970
# Loading project uvm
do scripts/1_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 22 2018
# vmap work work 
# Modifying /home/marcelo/vfsd-utopia/uvm.mpf
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:47:06 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_rx.sv 
# -- Compiling module utopia1_atm_rx
# 
# Top level modules:
# 	utopia1_atm_rx
# End time: 15:47:06 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:47:06 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_tx.sv 
# -- Compiling module utopia1_atm_tx
# 
# Top level modules:
# 	utopia1_atm_tx
# End time: 15:47:06 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:47:06 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb/LookupTable.sv 
# -- Compiling package LookupTable_sv_unit
# -- Compiling interface LookupTable
# 
# Top level modules:
# 	--none--
# End time: 15:47:06 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:47:06 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/squat.sv 
# -- Compiling package squat_sv_unit
# -- Compiling module squat
# 
# Top level modules:
# 	squat
# End time: 15:47:06 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:47:06 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/definitions.sv 
# 
# Top level modules:
# 	--none--
# End time: 15:47:06 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:47:06 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/uni_cell.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:47:06 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:47:06 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/repeat_sequence.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:47:07 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:47:07 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/driver.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/driver.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:47:07 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:47:07 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/monitor.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/monitor.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:47:07 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:47:07 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/agent.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/agent.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:47:08 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:47:08 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/scoreboard.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/scoreboard.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:47:08 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:47:08 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/environment.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/environment.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package environment_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 15:47:08 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:47:08 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/teste.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/teste.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package teste_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 15:47:09 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:47:09 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/top.sv 
# ** Note: (vlog-2286) ./src/dut/top.sv(4): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling module squat
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 15:47:09 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:47:10 on May 14,2019, Elapsed time: 0:00:48
# Errors: 0, Warnings: 2
# vsim work.top -coverage "+UVM_VERBOSITY=UVM_HIGH" "+UVM_TESTNAME=teste" 
# Start time: 15:47:10 on May 14,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.teste_sv_unit(fast)
# Loading work.utopia_sv_unit(fast)
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.LookupTable_sv_unit(fast)
# Loading work.squat(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.cpu_ifc(fast)
# Loading work.Utopia(fast)
# ** Warning: (vsim-3764) ./src/tb_uvm/environment.sv(41): Stand-alone call to function 'get' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /teste_sv_unit File: ./src/tb_uvm/teste.sv
# Loading /home/marcelo/mentor/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test teste...
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] End Of Elaboration
# 
# === resource pool ===
# mif [/^.*$/] : (virtual cpu_ifc) /top/mif
# -  
# recording_detail [] : (reg signed[4095:0]) 0
# -  
# recording_detail [] : (int) 0
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_3$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_2$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_1$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_0$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[0]
# -  
# === end of resource pool ===
#  ------------------ SEQUENCER           0 ------------------
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 0: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           0                                                                                                                    0
# VPI: 9a VCI: 711c 
# Sending cell: b9 a7 11 cb 08 02 ec 86 ff d8 27 3d 01 e3 af 95 a3 75 cc e5 a8 1a 71 19 f7 49 88 1f 6d 1f 99 7e 47 2c 44 77 a2 8a c7 a4 dd 1d 05 4b 18 39 77 ed c9 aa 12 21 80 
# --------------- configure_phase!
# ---------------- run!
# ---------------- initialized!
# Memory: Loading ... 
# CellFwd.FWD[0]=11
# calling hostwrite!
# ----------------------------------------------- hostwrite #10
# z
# ======= lut.write Mem[0]=b000
##########################busmode 1UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 565: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           1                                                                                                                    0
# VPI: 1b VCI: cb65 
# Sending cell: 71 bc b6 50 e7 ce 32 58 f9 0a a5 fa 57 ab 90 92 d5 d5 04 06 59 74 2f 1d d1 75 72 db 25 8a 15 b0 d8 be 4b 45 bd 5a 40 57 ed 8d 04 90 bb 09 53 75 4a 5e 49 1f 7c 
# --------------======= lut.read Mem[9a]=0
# --------------======= lut.read Mem[9a]=0
#  uni.vpi: 154 read     0
#  forward:  0 vpi: 2970
do scripts/1_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 22 2018
# vmap work work 
# Modifying /home/marcelo/vfsd-utopia/uvm.mpf
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:48:27 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_rx.sv 
# -- Compiling module utopia1_atm_rx
# 
# Top level modules:
# 	utopia1_atm_rx
# End time: 15:48:27 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:48:27 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_tx.sv 
# -- Compiling module utopia1_atm_tx
# 
# Top level modules:
# 	utopia1_atm_tx
# End time: 15:48:27 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:48:27 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb/LookupTable.sv 
# -- Compiling package LookupTable_sv_unit
# -- Compiling interface LookupTable
# 
# Top level modules:
# 	--none--
# End time: 15:48:27 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:48:27 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/squat.sv 
# ** Error: (vlog-13069) ./src/dut/squat.sv(111): near "if": syntax error, unexpected if, expecting ')' or ','.
# End time: 15:48:27 on May 14,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/marcelo/mentor/questasim/linux_x86_64/vlog failed.
# Error in macro ./scripts/1_compile.do line 9
# /home/marcelo/mentor/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -work work -novopt -sv +incdir+./src/tb +incdir+./src/dut +incdir+./src/tb_uvm  ./src/dut/squat.sv "
do scripts/1_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 22 2018
# vmap work work 
# Modifying /home/marcelo/vfsd-utopia/uvm.mpf
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:48:39 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_rx.sv 
# -- Compiling module utopia1_atm_rx
# 
# Top level modules:
# 	utopia1_atm_rx
# End time: 15:48:39 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:48:39 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_tx.sv 
# -- Compiling module utopia1_atm_tx
# 
# Top level modules:
# 	utopia1_atm_tx
# End time: 15:48:39 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:48:39 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb/LookupTable.sv 
# -- Compiling package LookupTable_sv_unit
# -- Compiling interface LookupTable
# 
# Top level modules:
# 	--none--
# End time: 15:48:39 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:48:39 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/squat.sv 
# -- Compiling package squat_sv_unit
# -- Compiling module squat
# 
# Top level modules:
# 	squat
# End time: 15:48:40 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:48:40 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/definitions.sv 
# 
# Top level modules:
# 	--none--
# End time: 15:48:40 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:48:40 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/uni_cell.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:48:40 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:48:40 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/repeat_sequence.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:48:40 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:48:40 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/driver.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/driver.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:48:41 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:48:41 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/monitor.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/monitor.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:48:41 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:48:41 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/agent.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/agent.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:48:41 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:48:41 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/scoreboard.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/scoreboard.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:48:41 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:48:42 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/environment.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/environment.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package environment_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 15:48:42 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:48:42 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/teste.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/teste.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package teste_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 15:48:42 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:48:42 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/top.sv 
# ** Note: (vlog-2286) ./src/dut/top.sv(4): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling module squat
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 15:48:43 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 15:48:43 on May 14,2019, Elapsed time: 0:01:33
# Errors: 4, Warnings: 2
# vsim work.top -coverage "+UVM_VERBOSITY=UVM_HIGH" "+UVM_TESTNAME=teste" 
# Start time: 15:48:43 on May 14,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.teste_sv_unit(fast)
# Loading work.utopia_sv_unit(fast)
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.LookupTable_sv_unit(fast)
# Loading work.squat(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.cpu_ifc(fast)
# Loading work.Utopia(fast)
# ** Warning: (vsim-3764) ./src/tb_uvm/environment.sv(41): Stand-alone call to function 'get' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /teste_sv_unit File: ./src/tb_uvm/teste.sv
# Loading /home/marcelo/mentor/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test teste...
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] End Of Elaboration
# 
# === resource pool ===
# mif [/^.*$/] : (virtual cpu_ifc) /top/mif
# -  
# recording_detail [] : (reg signed[4095:0]) 0
# -  
# recording_detail [] : (int) 0
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_3$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_2$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_1$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_0$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[0]
# -  
# === end of resource pool ===
#  ------------------ SEQUENCER           0 ------------------
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 0: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           0                                                                                                                    0
# VPI: 9a VCI: 711c 
# Sending cell: b9 a7 11 cb 08 02 ec 86 ff d8 27 3d 01 e3 af 95 a3 75 cc e5 a8 1a 71 19 f7 49 88 1f 6d 1f 99 7e 47 2c 44 77 a2 8a c7 a4 dd 1d 05 4b 18 39 77 ed c9 aa 12 21 80 
# --------------- configure_phase!
# ---------------- run!
# ---------------- initialized!
# Memory: Loading ... 
# CellFwd.FWD[0]=11
# calling hostwrite!
# ----------------------------------------------- hostwrite #10
# z
# ======= lut.write Mem[0]=b000
##########################busmode 1010
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 565: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           1                                                                                                                    0
# VPI: 1b VCI: cb65 
# Sending cell: 71 bc b6 50 e7 ce 32 58 f9 0a a5 fa 57 ab 90 92 d5 d5 04 06 59 74 2f 1d d1 75 72 db 25 8a 15 b0 d8 be 4b 45 bd 5a 40 57 ed 8d 04 90 bb 09 53 75 4a 5e 49 1f 7c 
# --------------======= lut.read Mem[9a]=0
# --------------======= lut.read Mem[9a]=0
#  uni.vpi: 154 read     0
#  forward:  0 vpi: 2970
do scripts/1_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 22 2018
# vmap work work 
# Modifying /home/marcelo/vfsd-utopia/uvm.mpf
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:49:25 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_rx.sv 
# -- Compiling module utopia1_atm_rx
# 
# Top level modules:
# 	utopia1_atm_rx
# End time: 15:49:25 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:49:25 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_tx.sv 
# -- Compiling module utopia1_atm_tx
# 
# Top level modules:
# 	utopia1_atm_tx
# End time: 15:49:25 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:49:25 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb/LookupTable.sv 
# -- Compiling package LookupTable_sv_unit
# -- Compiling interface LookupTable
# 
# Top level modules:
# 	--none--
# End time: 15:49:25 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:49:25 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/squat.sv 
# -- Compiling package squat_sv_unit
# -- Compiling module squat
# 
# Top level modules:
# 	squat
# End time: 15:49:25 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:49:25 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/definitions.sv 
# 
# Top level modules:
# 	--none--
# End time: 15:49:25 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:49:25 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/uni_cell.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:49:26 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:49:26 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/repeat_sequence.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:49:26 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:49:26 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/driver.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/driver.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:49:26 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:49:26 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/monitor.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/monitor.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:49:27 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:49:27 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/agent.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/agent.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:49:27 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:49:27 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/scoreboard.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/scoreboard.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:49:27 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:49:27 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/environment.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/environment.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package environment_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 15:49:28 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:49:28 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/teste.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/teste.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package teste_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 15:49:28 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:49:28 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/top.sv 
# ** Note: (vlog-2286) ./src/dut/top.sv(4): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling module squat
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 15:49:29 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 15:49:29 on May 14,2019, Elapsed time: 0:00:46
# Errors: 0, Warnings: 2
# vsim work.top -coverage "+UVM_VERBOSITY=UVM_HIGH" "+UVM_TESTNAME=teste" 
# Start time: 15:49:29 on May 14,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.teste_sv_unit(fast)
# Loading work.utopia_sv_unit(fast)
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.LookupTable_sv_unit(fast)
# Loading work.squat(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.cpu_ifc(fast)
# Loading work.Utopia(fast)
# ** Warning: (vsim-3764) ./src/tb_uvm/environment.sv(41): Stand-alone call to function 'get' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /teste_sv_unit File: ./src/tb_uvm/teste.sv
# Loading /home/marcelo/mentor/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test teste...
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] End Of Elaboration
# 
# === resource pool ===
# mif [/^.*$/] : (virtual cpu_ifc) /top/mif
# -  
# recording_detail [] : (reg signed[4095:0]) 0
# -  
# recording_detail [] : (int) 0
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_3$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_2$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_1$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_0$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[0]
# -  
# === end of resource pool ===
#  ------------------ SEQUENCER           0 ------------------
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 0: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           0                                                                                                                    0
# VPI: 9a VCI: 711c 
# Sending cell: b9 a7 11 cb 08 02 ec 86 ff d8 27 3d 01 e3 af 95 a3 75 cc e5 a8 1a 71 19 f7 49 88 1f 6d 1f 99 7e 47 2c 44 77 a2 8a c7 a4 dd 1d 05 4b 18 39 77 ed c9 aa 12 21 80 
# --------------- configure_phase!
# ---------------- run!
# ---------------- initialized!
# Memory: Loading ... 
# CellFwd.FWD[0]=11
# calling hostwrite!
# ----------------------------------------------- hostwrite #10
# z
# ======= lut.write Mem[0]=b000
##########################busmode 1
# 010
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 565: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           1                                                                                                                    0
# VPI: 1b VCI: cb65 
# Sending cell: 71 bc b6 50 e7 ce 32 58 f9 0a a5 fa 57 ab 90 92 d5 d5 04 06 59 74 2f 1d d1 75 72 db 25 8a 15 b0 d8 be 4b 45 bd 5a 40 57 ed 8d 04 90 bb 09 53 75 4a 5e 49 1f 7c 
# --------------======= lut.read Mem[9a]=0
# --------------======= lut.read Mem[9a]=0
#  uni.vpi: 154 read     0
#  forward:  0 vpi: 2970
do scripts/1_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 22 2018
# vmap work work 
# Modifying /home/marcelo/vfsd-utopia/uvm.mpf
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:50:38 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_rx.sv 
# -- Compiling module utopia1_atm_rx
# 
# Top level modules:
# 	utopia1_atm_rx
# End time: 15:50:38 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:50:38 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_tx.sv 
# -- Compiling module utopia1_atm_tx
# 
# Top level modules:
# 	utopia1_atm_tx
# End time: 15:50:38 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:50:38 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb/LookupTable.sv 
# -- Compiling package LookupTable_sv_unit
# -- Compiling interface LookupTable
# 
# Top level modules:
# 	--none--
# End time: 15:50:38 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:50:38 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/squat.sv 
# -- Compiling package squat_sv_unit
# -- Compiling module squat
# 
# Top level modules:
# 	squat
# End time: 15:50:38 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:50:38 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/definitions.sv 
# 
# Top level modules:
# 	--none--
# End time: 15:50:38 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:50:38 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/uni_cell.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:50:38 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:50:38 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/repeat_sequence.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:50:38 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:50:38 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/driver.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/driver.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:50:39 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:50:39 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/monitor.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/monitor.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:50:39 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:50:39 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/agent.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/agent.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:50:39 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:50:39 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/scoreboard.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/scoreboard.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:50:40 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:50:40 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/environment.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/environment.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package environment_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 15:50:40 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:50:40 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/teste.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/teste.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package teste_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 15:50:41 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:50:41 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/top.sv 
# ** Note: (vlog-2286) ./src/dut/top.sv(4): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling module squat
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 15:50:41 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:50:41 on May 14,2019, Elapsed time: 0:01:12
# Errors: 0, Warnings: 2
# vsim work.top -coverage "+UVM_VERBOSITY=UVM_HIGH" "+UVM_TESTNAME=teste" 
# Start time: 15:50:41 on May 14,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.teste_sv_unit(fast)
# Loading work.utopia_sv_unit(fast)
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.LookupTable_sv_unit(fast)
# Loading work.squat(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.cpu_ifc(fast)
# Loading work.Utopia(fast)
# ** Warning: (vsim-3764) ./src/tb_uvm/environment.sv(41): Stand-alone call to function 'get' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /teste_sv_unit File: ./src/tb_uvm/teste.sv
# Loading /home/marcelo/mentor/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test teste...
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] End Of Elaboration
# 
# === resource pool ===
# mif [/^.*$/] : (virtual cpu_ifc) /top/mif
# -  
# recording_detail [] : (reg signed[4095:0]) 0
# -  
# recording_detail [] : (int) 0
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_3$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_2$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_1$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_0$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[0]
# -  
# === end of resource pool ===
#  ------------------ SEQUENCER           0 ------------------
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 0: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           0                                                                                                                    0
# VPI: 9a VCI: 711c 
# Sending cell: b9 a7 11 cb 08 02 ec 86 ff d8 27 3d 01 e3 af 95 a3 75 cc e5 a8 1a 71 19 f7 49 88 1f 6d 1f 99 7e 47 2c 44 77 a2 8a c7 a4 dd 1d 05 4b 18 39 77 ed c9 aa 12 21 80 
# --------------- configure_phase!
# ---------------- run!
# ---------------- initialized!
# Memory: Loading ... 
# CellFwd.FWD[0]=11
# calling hostwrite!
# ----------------------------------------------- hostwrite #10
# z
#wait#
# ======= lut.write Mem[0]=b000
##########################busmode 1
# 010
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 565: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           1                                                                                                                    0
# VPI: 1b VCI: cb65 
# Sending cell: 71 bc b6 50 e7 ce 32 58 f9 0a a5 fa 57 ab 90 92 d5 d5 04 06 59 74 2f 1d d1 75 72 db 25 8a 15 b0 d8 be 4b 45 bd 5a 40 57 ed 8d 04 90 bb 09 53 75 4a 5e 49 1f 7c 
# --------------======= lut.read Mem[9a]=0
# --------------======= lut.read Mem[9a]=0
#  uni.vpi: 154 read     0
#  forward:  0 vpi: 2970
do scripts/1_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 22 2018
# vmap work work 
# Modifying /home/marcelo/vfsd-utopia/uvm.mpf
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:54:36 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_rx.sv 
# -- Compiling module utopia1_atm_rx
# 
# Top level modules:
# 	utopia1_atm_rx
# End time: 15:54:36 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:54:36 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_tx.sv 
# -- Compiling module utopia1_atm_tx
# 
# Top level modules:
# 	utopia1_atm_tx
# End time: 15:54:36 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:54:36 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb/LookupTable.sv 
# -- Compiling package LookupTable_sv_unit
# -- Compiling interface LookupTable
# 
# Top level modules:
# 	--none--
# End time: 15:54:36 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:54:36 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/squat.sv 
# -- Compiling package squat_sv_unit
# -- Compiling module squat
# 
# Top level modules:
# 	squat
# End time: 15:54:36 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:54:36 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/definitions.sv 
# 
# Top level modules:
# 	--none--
# End time: 15:54:36 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:54:36 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/uni_cell.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:54:36 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:54:36 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/repeat_sequence.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:54:37 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:54:37 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/driver.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/driver.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:54:37 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:54:37 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/monitor.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/monitor.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:54:37 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:54:37 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/agent.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/agent.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:54:37 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:54:37 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/scoreboard.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/scoreboard.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:54:38 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:54:38 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/environment.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/environment.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package environment_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 15:54:38 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:54:38 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/teste.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/teste.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package teste_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 15:54:39 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:54:39 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/top.sv 
# ** Note: (vlog-2286) ./src/dut/top.sv(4): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling module squat
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 15:54:39 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:54:40 on May 14,2019, Elapsed time: 0:03:59
# Errors: 0, Warnings: 2
# vsim work.top -coverage "+UVM_VERBOSITY=UVM_HIGH" "+UVM_TESTNAME=teste" 
# Start time: 15:54:40 on May 14,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.teste_sv_unit(fast)
# Loading work.utopia_sv_unit(fast)
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.LookupTable_sv_unit(fast)
# Loading work.squat(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.cpu_ifc(fast)
# Loading work.Utopia(fast)
# ** Warning: (vsim-3764) ./src/tb_uvm/environment.sv(41): Stand-alone call to function 'get' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /teste_sv_unit File: ./src/tb_uvm/teste.sv
# Loading /home/marcelo/mentor/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test teste...
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] End Of Elaboration
# 
# === resource pool ===
# mif [/^.*$/] : (virtual cpu_ifc) /top/mif
# -  
# recording_detail [] : (reg signed[4095:0]) 0
# -  
# recording_detail [] : (int) 0
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_3$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_2$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_1$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_0$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[0]
# -  
# === end of resource pool ===
#  ------------------ SEQUENCER           0 ------------------
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 0: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           0                                                                                                                    0
# VPI: 9a VCI: 711c 
# Sending cell: b9 a7 11 cb 08 02 ec 86 ff d8 27 3d 01 e3 af 95 a3 75 cc e5 a8 1a 71 19 f7 49 88 1f 6d 1f 99 7e 47 2c 44 77 a2 8a c7 a4 dd 1d 05 4b 18 39 77 ed c9 aa 12 21 80 
# --------------- configure_phase!
# ---------------- run!
# ---------------- initialized!
# Memory: Loading ... 
# CellFwd.FWD[0]=11
# calling hostwrite!
# ----------------------------------------------- hostwrite #10
# z
#wait#z
# ======= lut.write Mem[0]=b000
##########################busmode 1
# 010
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 565: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           1                                                                                                                    0
# VPI: 1b VCI: cb65 
# Sending cell: 71 bc b6 50 e7 ce 32 58 f9 0a a5 fa 57 ab 90 92 d5 d5 04 06 59 74 2f 1d d1 75 72 db 25 8a 15 b0 d8 be 4b 45 bd 5a 40 57 ed 8d 04 90 bb 09 53 75 4a 5e 49 1f 7c 
# --------------======= lut.read Mem[9a]=0
# --------------======= lut.read Mem[9a]=0
#  uni.vpi: 154 read     0
#  forward:  0 vpi: 2970
run
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 1145: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           2                                                                                                                    0
# VPI: 18 VCI: 863f 
# Sending cell: 71 88 63 f0 3f d2 40 58 74 a5 2d a0 57 82 26 ed a5 0a 28 0a b9 99 29 22 f7 1b e9 a8 45 2b f9 f6 db 5c f9 08 9e 0a 6d 6d a6 e5 7a 92 2b 89 88 56 c1 a8 8a 90 47 
# --------------======= lut.read Mem[1b]=0
# --------------======= lut.read Mem[1b]=0
#  uni.vpi:  27 read     0
#  forward:  0 vpi: 1819
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 1725: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           3                                                                                                                    0
# VPI: 66 VCI: 0d7f 
# Sending cell: 36 60 d7 fb 73 74 06 03 cd 4b f5 f8 d8 bc 9a 06 06 85 01 25 a5 68 6e 44 69 a3 09 a1 30 94 b8 6a 04 b7 db 54 ff 80 b8 77 d8 be 41 da ed ee b2 af bb 8e e4 d5 31 
# --------------======= lut.read Mem[18]=0
# --------------======= lut.read Mem[18]=0
#  uni.vpi:  24 read     0
#  forward:  0 vpi: 1816
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 2305: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           4                                                                                                                    0
# VPI: c6 VCI: 59f2 
# Sending cell: 6c 65 9f 2f 02 02 b0 7b 62 82 3d 97 e7 23 f9 c8 bb fb e4 cd 51 27 26 54 0c 93 40 0e 53 45 ae bf 51 9c b4 d1 c2 fb 3a cf 24 9c f1 ba b7 75 7a f3 76 8b 98 69 57 
# --------------======= lut.read Mem[66]=0
# --------------======= lut.read Mem[66]=0
#  uni.vpi: 102 read     0
#  forward:  0 vpi:  870
#  ------------------ SEQUENCER           1 ------------------
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 2885: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           0                                                                                                                    0
# VPI: 2a VCI: 1c49 
# Sending cell: 42 a1 c4 9a b7 24 da d3 39 70 99 e5 a3 37 5d 8d dc 0c 66 26 f1 b1 9f b8 5e 93 29 ee 73 06 f4 f7 9e 29 2b 24 6d 21 a5 b8 ac 23 d8 97 26 85 37 f0 4b ec 06 1b 2f 
# --------------======= lut.read Mem[c6]=0
# --------------======= lut.read Mem[c6]=0
#  uni.vpi: 198 read     0
#  forward:  0 vpi: 1734
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 3425: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           1                                                                                                                    0
# VPI: 3a VCI: 3851 
# Sending cell: 33 a3 85 18 8c 1f b2 34 17 55 b5 55 f6 14 c4 a5 5b 9c c3 87 6f 31 67 4b f3 d5 43 ad 55 c8 98 af 18 03 62 d1 c4 8a 06 04 af b4 0b 57 38 db f7 1c 7a 81 77 a2 57 
# --------------======= lut.read Mem[2a]=0
# --------------======= lut.read Mem[2a]=0
#  uni.vpi:  42 read     0
#  forward:  0 vpi: 1066
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 4005: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           2                                                                                                                    0
# VPI: 25 VCI: 9f39 
# Sending cell: c2 59 f3 97 0a 00 64 07 41 9c 5b 68 71 1c 72 7f 22 28 cc c7 cd d9 55 c9 26 4e 8c e5 8e 3a 20 4b 54 21 98 35 3f 9f 90 c4 3d f1 30 fe 2d 52 91 d6 ac 14 a7 04 d5 
# --------------======= lut.read Mem[3a]=0
# --------------======= lut.read Mem[3a]=0
#  uni.vpi:  58 read     0
#  forward:  0 vpi:  826
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 4585: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           3                                                                                                                    0
# VPI: 29 VCI: bc57 
# Sending cell: a2 9b c5 70 38 4f 9d 64 51 c2 56 1b 00 a7 1a 44 23 5a 11 7b 2b 96 8d fd 98 34 25 b7 67 05 49 65 14 e1 86 2e 35 af 1c 05 66 11 b2 f1 77 6b 9a 40 25 ad 71 c7 f6 
# --------------======= lut.read Mem[25]=0
# --------------======= lut.read Mem[25]=0
#  uni.vpi:  37 read     0
#  forward:  0 vpi: 3109
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 5165: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           4                                                                                                                    0
# VPI: 6a VCI: eef7 
# Sending cell: 46 ae ef 74 15 ab d9 bc 68 40 72 91 7d f5 50 ac a6 b1 3e fe 08 4b 74 a7 ab 32 1b a2 6c 3e 08 e0 ab a3 a1 ee cf d5 42 1c 91 7a 9b d9 64 8a 63 8b 80 44 f1 d9 37 
# --------------======= lut.read Mem[29]=0
# --------------======= lut.read Mem[29]=0
#  uni.vpi:  41 read     0
#  forward:  0 vpi: 2601
#  ------------------ SEQUENCER           2 ------------------
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 5745: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           0                                                                                                                    0
# VPI: c0 VCI: 40e7 
# Sending cell: ec 04 0e 7c d7 0e c4 68 18 0b f7 90 83 83 99 13 39 22 79 2a e4 cb e6 5c 36 28 4e 66 cd 87 f0 90 56 2a 7f c4 84 b9 84 ff 73 56 ce 75 ed f3 2f 36 ae 48 0d 72 17 
# --------------======= lut.read Mem[6a]=0
# --------------======= lut.read Mem[6a]=0
#  uni.vpi: 106 read     0
#  forward:  0 vpi: 1130
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 6285: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           1                                                                                                                    0
# VPI: 64 VCI: 248a 
# Sending cell: 06 42 48 a8 d3 e6 6d 42 b9 56 1b bd 9f f3 00 ed a2 8c 6a e8 b3 13 c1 95 23 3b e3 3c 04 f1 93 3f f2 bd 31 c5 8c c2 f5 4a 0d 5f 81 e5 05 0c 3a 08 4b b3 fb 80 ef 
# --------------======= lut.read Mem[c0]=0
# --------------======= lut.read Mem[c0]=0
#  uni.vpi: 192 read     0
#  forward:  0 vpi: 3776
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 6865: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           2                                                                                                                    0
# VPI: aa VCI: f12d 
# Sending cell: ea af 12 d7 f4 83 f5 e7 45 49 f4 e2 9a 8a 46 06 b2 b5 eb 76 4b e5 74 2b ef ab 5a 91 39 93 e4 4c 9e 23 34 72 85 33 6a d4 5a 43 56 f3 0a 67 43 6c c6 74 c9 3c 17 
# --------------======= lut.read Mem[64]=0
# --------------======= lut.read Mem[64]=0
#  uni.vpi: 100 read     0
#  forward:  0 vpi:  100
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 7445: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           3                                                                                                                    0
# VPI: 0b VCI: b967 
# Sending cell: 50 bb 96 7b 56 88 9e b3 70 26 91 15 31 3d 12 63 b8 9b 95 13 91 5b 79 c5 09 a8 cf 10 0a 81 ae ac 74 c6 d9 98 a4 9e ce c0 e4 b7 b3 73 0f 28 04 78 81 da 8e 4b 3e 
# --------------======= lut.read Mem[aa]=0
# --------------======= lut.read Mem[aa]=0
#  uni.vpi: 170 read     0
#  forward:  0 vpi: 3754
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 8025: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           4                                                                                                                    0
# VPI: 5a VCI: 6219 
# Sending cell: d5 a6 21 9d 82 d8 8e cb 0a c1 59 a1 94 53 2a 1f 26 0e db 16 b4 c9 77 9f af ce 79 98 06 78 e5 a1 b4 83 87 9b 1f 5f a7 7d b5 d2 d0 2a 0f 45 23 48 07 81 18 1d 6a 
# --------------======= lut.read Mem[b]=0
# --------------======= lut.read Mem[b]=0
#  uni.vpi:  11 read     0
#  forward:  0 vpi: 1291
#  ------------------ SEQUENCER           3 ------------------
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 8605: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           0                                                                                                                    0
# VPI: 3f VCI: 0d7a 
# Sending cell: 23 f0 d7 a9 4a e1 29 15 1c 46 05 f7 ed 1a b1 08 bc 96 35 f6 cc a5 61 1c 24 82 3c 56 f2 69 91 b6 02 ba ea eb ea a7 27 ab 3e 31 e9 fe ab 5f 32 0d 31 37 66 ad 26 
# --------------======= lut.read Mem[5a]=0
# --------------======= lut.read Mem[5a]=0
#  uni.vpi:  90 read     0
#  forward:  0 vpi: 3418
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 9145: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           1                                                                                                                    0
# VPI: 56 VCI: 4468 
# Sending cell: c5 64 46 83 7a 94 f2 a1 ef 80 14 1f 47 c3 f6 99 05 2a 73 f4 d4 bf 88 7c c5 86 c4 67 06 81 ab b7 02 f6 31 49 f2 cf db b8 f9 54 c1 0c 3e 4c 7f 9c e8 18 dd 11 d0 
# --------------======= lut.read Mem[3f]=0
# --------------======= lut.read Mem[3f]=0
#  uni.vpi:  63 read     0
#  forward:  0 vpi:  575
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 9725: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           2                                                                                                                    0
# VPI: dd VCI: f00d 
# Sending cell: 8d df 00 dd ef 01 08 ac b5 e1 78 b1 db 5d 68 57 91 fe 1d b2 7e 5c 5e bf a6 8d be 84 04 00 27 8a 90 4d 4b 65 9a cf a3 73 ba 9c 6e 30 28 df ac 91 34 c9 a0 03 14 
# --------------======= lut.read Mem[56]=0
# --------------======= lut.read Mem[56]=0
#  uni.vpi:  86 read     0
#  forward:  0 vpi: 3158
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 10305: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           3                                                                                                                    0
# VPI: d7 VCI: fe11 
# Sending cell: 3d 7f e1 10 04 1a 25 67 67 1f c8 ef 48 56 b5 e5 e7 65 cf f6 ce e3 57 67 ad e7 61 79 13 6d 7b 77 1d 3c f2 c1 d3 d5 21 55 16 27 2e c7 d9 76 7d 44 60 6d be 4b 5c 
# --------------======= lut.read Mem[dd]=0
# --------------======= lut.read Mem[dd]=0
#  uni.vpi: 221 read     0
#  forward:  0 vpi: 2269
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 10885: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           4                                                                                                                    0
# VPI: ba VCI: ae18 
# Sending cell: eb aa e1 82 a5 0e 93 b7 69 f6 11 30 7f d3 ab 70 60 45 a7 14 58 f4 ee 39 29 74 e3 67 49 f0 1d 6e ed f9 20 90 58 c5 c2 b6 75 77 ea c1 9b 4b a6 cc 1f 51 8e 92 11 
# --------------======= lut.read Mem[d7]=0
# --------------======= lut.read Mem[d7]=0
#  uni.vpi: 215 read     0
#  forward:  0 vpi:  983
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 11465: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   25
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     3
# [RNTST]     1
# [TEST_DONE]     1
# [UNI_SEQUENCE]    20
# ** Note: $finish    : /home/marcelo/mentor/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 11465 ns  Iteration: 62  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/marcelo/mentor/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
run
# --------------======= lut.read Mem[ba]=0
# --------------======= lut.read Mem[ba]=0
#  uni.vpi: 186 read     0
#  forward:  0 vpi: 3770
do scripts/1_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 22 2018
# vmap work work 
# Modifying /home/marcelo/vfsd-utopia/uvm.mpf
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:57:29 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_rx.sv 
# -- Compiling module utopia1_atm_rx
# 
# Top level modules:
# 	utopia1_atm_rx
# End time: 15:57:29 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:57:29 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_tx.sv 
# -- Compiling module utopia1_atm_tx
# 
# Top level modules:
# 	utopia1_atm_tx
# End time: 15:57:29 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:57:29 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb/LookupTable.sv 
# -- Compiling package LookupTable_sv_unit
# -- Compiling interface LookupTable
# 
# Top level modules:
# 	--none--
# End time: 15:57:30 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:57:30 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/squat.sv 
# -- Compiling package squat_sv_unit
# -- Compiling module squat
# 
# Top level modules:
# 	squat
# End time: 15:57:30 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:57:30 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/definitions.sv 
# 
# Top level modules:
# 	--none--
# End time: 15:57:30 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:57:30 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/uni_cell.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:57:30 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:57:30 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/repeat_sequence.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:57:30 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:57:30 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/driver.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/driver.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:57:31 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:57:31 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/monitor.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/monitor.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:57:31 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:57:31 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/agent.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/agent.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:57:31 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:57:31 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/scoreboard.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/scoreboard.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:57:32 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:57:32 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/environment.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/environment.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package environment_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 15:57:32 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:57:32 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/teste.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/teste.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package teste_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 15:57:32 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:57:32 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/top.sv 
# ** Note: (vlog-2286) ./src/dut/top.sv(4): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling module squat
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 15:57:33 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 15:57:34 on May 14,2019, Elapsed time: 0:02:54
# Errors: 0, Warnings: 2
# vsim work.top -coverage "+UVM_VERBOSITY=UVM_HIGH" "+UVM_TESTNAME=teste" 
# Start time: 15:57:34 on May 14,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.teste_sv_unit(fast)
# Loading work.utopia_sv_unit(fast)
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.LookupTable_sv_unit(fast)
# Loading work.squat(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.cpu_ifc(fast)
# Loading work.Utopia(fast)
# ** Warning: (vsim-3764) ./src/tb_uvm/environment.sv(41): Stand-alone call to function 'get' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /teste_sv_unit File: ./src/tb_uvm/teste.sv
# Loading /home/marcelo/mentor/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test teste...
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] End Of Elaboration
# 
# === resource pool ===
# mif [/^.*$/] : (virtual cpu_ifc) /top/mif
# -  
# recording_detail [] : (reg signed[4095:0]) 0
# -  
# recording_detail [] : (int) 0
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_3$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_2$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_1$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_0$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[0]
# -  
# === end of resource pool ===
#  ------------------ SEQUENCER           0 ------------------
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 0: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           0                                                                                                                    0
# VPI: 9a VCI: 711c 
# Sending cell: b9 a7 11 cb 08 02 ec 86 ff d8 27 3d 01 e3 af 95 a3 75 cc e5 a8 1a 71 19 f7 49 88 1f 6d 1f 99 7e 47 2c 44 77 a2 8a c7 a4 dd 1d 05 4b 18 39 77 ed c9 aa 12 21 80 
# --------------- configure_phase!
# ---------------- run!
# ---------------- initialized!
# Memory: Loading ... 
# CellFwd.FWD[0]=11
# calling hostwrite!
#                    0
##########################busmode 1
# 111
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 565: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           1                                                                                                                    0
# VPI: 1b VCI: cb65 
# Sending cell: 71 bc b6 50 e7 ce 32 58 f9 0a a5 fa 57 ab 90 92 d5 d5 04 06 59 74 2f 1d d1 75 72 db 25 8a 15 b0 d8 be 4b 45 bd 5a 40 57 ed 8d 04 90 bb 09 53 75 4a 5e 49 1f 7c 
# --------------======= lut.read Mem[9a]=0
# --------------======= lut.read Mem[9a]=0
#  uni.vpi: 154 read     0
#  forward:  0 vpi: 2970
do scripts/1_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 22 2018
# vmap work work 
# Modifying /home/marcelo/vfsd-utopia/uvm.mpf
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:58:30 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_rx.sv 
# -- Compiling module utopia1_atm_rx
# 
# Top level modules:
# 	utopia1_atm_rx
# End time: 15:58:30 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:58:30 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_tx.sv 
# -- Compiling module utopia1_atm_tx
# 
# Top level modules:
# 	utopia1_atm_tx
# End time: 15:58:30 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:58:30 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb/LookupTable.sv 
# -- Compiling package LookupTable_sv_unit
# -- Compiling interface LookupTable
# 
# Top level modules:
# 	--none--
# End time: 15:58:30 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:58:30 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/squat.sv 
# -- Compiling package squat_sv_unit
# -- Compiling module squat
# 
# Top level modules:
# 	squat
# End time: 15:58:30 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:58:30 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/definitions.sv 
# 
# Top level modules:
# 	--none--
# End time: 15:58:30 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:58:30 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/uni_cell.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:58:31 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:58:31 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/repeat_sequence.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:58:31 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:58:31 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/driver.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/driver.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:58:31 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:58:31 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/monitor.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/monitor.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:58:32 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:58:32 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/agent.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/agent.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:58:32 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:58:32 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/scoreboard.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/scoreboard.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:58:32 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:58:32 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/environment.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/environment.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package environment_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 15:58:33 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:58:33 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/teste.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/teste.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package teste_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 15:58:33 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:58:33 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/top.sv 
# ** Note: (vlog-2286) ./src/dut/top.sv(4): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling module squat
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 15:58:34 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 15:58:34 on May 14,2019, Elapsed time: 0:01:00
# Errors: 0, Warnings: 2
# vsim work.top -coverage "+UVM_VERBOSITY=UVM_HIGH" "+UVM_TESTNAME=teste" 
# Start time: 15:58:34 on May 14,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.teste_sv_unit(fast)
# Loading work.utopia_sv_unit(fast)
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.LookupTable_sv_unit(fast)
# Loading work.squat(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.cpu_ifc(fast)
# Loading work.Utopia(fast)
# ** Warning: (vsim-3764) ./src/tb_uvm/environment.sv(41): Stand-alone call to function 'get' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /teste_sv_unit File: ./src/tb_uvm/teste.sv
# Loading /home/marcelo/mentor/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test teste...
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] End Of Elaboration
# 
# === resource pool ===
# mif [/^.*$/] : (virtual cpu_ifc) /top/mif
# -  
# recording_detail [] : (reg signed[4095:0]) 0
# -  
# recording_detail [] : (int) 0
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_3$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_2$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_1$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_0$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[0]
# -  
# === end of resource pool ===
#  ------------------ SEQUENCER           0 ------------------
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 0: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           0                                                                                                                    0
# VPI: 9a VCI: 711c 
# Sending cell: b9 a7 11 cb 08 02 ec 86 ff d8 27 3d 01 e3 af 95 a3 75 cc e5 a8 1a 71 19 f7 49 88 1f 6d 1f 99 7e 47 2c 44 77 a2 8a c7 a4 dd 1d 05 4b 18 39 77 ed c9 aa 12 21 80 
# --------------- configure_phase!
# ---------------- run!
# ---------------- initialized!
# Memory: Loading ... 
# CellFwd.FWD[0]=11
# calling hostwrite!
# time:                    0
##########################busmode 1
# 111
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 565: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           1                                                                                                                    0
# VPI: 1b VCI: cb65 
# Sending cell: 71 bc b6 50 e7 ce 32 58 f9 0a a5 fa 57 ab 90 92 d5 d5 04 06 59 74 2f 1d d1 75 72 db 25 8a 15 b0 d8 be 4b 45 bd 5a 40 57 ed 8d 04 90 bb 09 53 75 4a 5e 49 1f 7c 
# --------------======= lut.read Mem[9a]=0
# --------------======= lut.read Mem[9a]=0
#  uni.vpi: 154 read     0
#  forward:  0 vpi: 2970
do scripts/1_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 22 2018
# vmap work work 
# Modifying /home/marcelo/vfsd-utopia/uvm.mpf
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:58:54 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_rx.sv 
# -- Compiling module utopia1_atm_rx
# 
# Top level modules:
# 	utopia1_atm_rx
# End time: 15:58:54 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:58:54 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_tx.sv 
# -- Compiling module utopia1_atm_tx
# 
# Top level modules:
# 	utopia1_atm_tx
# End time: 15:58:54 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:58:54 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb/LookupTable.sv 
# -- Compiling package LookupTable_sv_unit
# -- Compiling interface LookupTable
# 
# Top level modules:
# 	--none--
# End time: 15:58:54 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:58:54 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/squat.sv 
# -- Compiling package squat_sv_unit
# -- Compiling module squat
# 
# Top level modules:
# 	squat
# End time: 15:58:54 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:58:54 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/definitions.sv 
# 
# Top level modules:
# 	--none--
# End time: 15:58:54 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:58:54 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/uni_cell.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:58:55 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:58:55 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/repeat_sequence.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:58:55 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:58:55 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/driver.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/driver.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:58:55 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:58:55 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/monitor.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/monitor.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:58:56 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:58:56 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/agent.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/agent.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:58:56 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:58:56 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/scoreboard.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/scoreboard.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:58:56 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:58:56 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/environment.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/environment.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package environment_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 15:58:57 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:58:57 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/teste.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/teste.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package teste_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 15:58:57 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:58:57 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/top.sv 
# ** Note: (vlog-2286) ./src/dut/top.sv(4): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling module squat
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 15:58:58 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 15:58:59 on May 14,2019, Elapsed time: 0:00:25
# Errors: 0, Warnings: 2
# vsim work.top -coverage "+UVM_VERBOSITY=UVM_HIGH" "+UVM_TESTNAME=teste" 
# Start time: 15:58:59 on May 14,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.teste_sv_unit(fast)
# Loading work.utopia_sv_unit(fast)
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.LookupTable_sv_unit(fast)
# Loading work.squat(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.cpu_ifc(fast)
# Loading work.Utopia(fast)
# ** Warning: (vsim-3764) ./src/tb_uvm/environment.sv(41): Stand-alone call to function 'get' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /teste_sv_unit File: ./src/tb_uvm/teste.sv
# Loading /home/marcelo/mentor/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test teste...
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] End Of Elaboration
# 
# === resource pool ===
# mif [/^.*$/] : (virtual cpu_ifc) /top/mif
# -  
# recording_detail [] : (reg signed[4095:0]) 0
# -  
# recording_detail [] : (int) 0
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_3$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_2$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_1$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_0$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[0]
# -  
# === end of resource pool ===
#  ------------------ SEQUENCER           0 ------------------
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 0: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           0                                                                                                                    0
# VPI: 9a VCI: 711c 
# Sending cell: b9 a7 11 cb 08 02 ec 86 ff d8 27 3d 01 e3 af 95 a3 75 cc e5 a8 1a 71 19 f7 49 88 1f 6d 1f 99 7e 47 2c 44 77 a2 8a c7 a4 dd 1d 05 4b 18 39 77 ed c9 aa 12 21 80 
# --------------- configure_phase!
# ---------------- run!
# ---------------- initialized!
# Memory: Loading ... 
# CellFwd.FWD[0]=11
# calling hostwrite!
# time:                    0
##########################busmode 1
# 111
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 565: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           1                                                                                                                    0
# VPI: 1b VCI: cb65 
# Sending cell: 71 bc b6 50 e7 ce 32 58 f9 0a a5 fa 57 ab 90 92 d5 d5 04 06 59 74 2f 1d d1 75 72 db 25 8a 15 b0 d8 be 4b 45 bd 5a 40 57 ed 8d 04 90 bb 09 53 75 4a 5e 49 1f 7c 
# --------------======= lut.read Mem[9a]=0
# --------------======= lut.read Mem[9a]=0
#  uni.vpi: 154 read     0
#  forward:  0 vpi: 2970
run
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 1145: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           2                                                                                                                    0
# VPI: 18 VCI: 863f 
# Sending cell: 71 88 63 f0 3f d2 40 58 74 a5 2d a0 57 82 26 ed a5 0a 28 0a b9 99 29 22 f7 1b e9 a8 45 2b f9 f6 db 5c f9 08 9e 0a 6d 6d a6 e5 7a 92 2b 89 88 56 c1 a8 8a 90 47 
# --------------======= lut.read Mem[1b]=0
# --------------======= lut.read Mem[1b]=0
#  uni.vpi:  27 read     0
#  forward:  0 vpi: 1819
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 1725: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           3                                                                                                                    0
# VPI: 66 VCI: 0d7f 
# Sending cell: 36 60 d7 fb 73 74 06 03 cd 4b f5 f8 d8 bc 9a 06 06 85 01 25 a5 68 6e 44 69 a3 09 a1 30 94 b8 6a 04 b7 db 54 ff 80 b8 77 d8 be 41 da ed ee b2 af bb 8e e4 d5 31 
# --------------======= lut.read Mem[18]=0
# --------------======= lut.read Mem[18]=0
#  uni.vpi:  24 read     0
#  forward:  0 vpi: 1816
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 2305: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           4                                                                                                                    0
# VPI: c6 VCI: 59f2 
# Sending cell: 6c 65 9f 2f 02 02 b0 7b 62 82 3d 97 e7 23 f9 c8 bb fb e4 cd 51 27 26 54 0c 93 40 0e 53 45 ae bf 51 9c b4 d1 c2 fb 3a cf 24 9c f1 ba b7 75 7a f3 76 8b 98 69 57 
# --------------======= lut.read Mem[66]=0
# --------------======= lut.read Mem[66]=0
#  uni.vpi: 102 read     0
#  forward:  0 vpi:  870
#  ------------------ SEQUENCER           1 ------------------
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 2885: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           0                                                                                                                    0
# VPI: 2a VCI: 1c49 
# Sending cell: 42 a1 c4 9a b7 24 da d3 39 70 99 e5 a3 37 5d 8d dc 0c 66 26 f1 b1 9f b8 5e 93 29 ee 73 06 f4 f7 9e 29 2b 24 6d 21 a5 b8 ac 23 d8 97 26 85 37 f0 4b ec 06 1b 2f 
# --------------======= lut.read Mem[c6]=0
# --------------======= lut.read Mem[c6]=0
#  uni.vpi: 198 read     0
#  forward:  0 vpi: 1734
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 3425: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           1                                                                                                                    0
# VPI: 3a VCI: 3851 
# Sending cell: 33 a3 85 18 8c 1f b2 34 17 55 b5 55 f6 14 c4 a5 5b 9c c3 87 6f 31 67 4b f3 d5 43 ad 55 c8 98 af 18 03 62 d1 c4 8a 06 04 af b4 0b 57 38 db f7 1c 7a 81 77 a2 57 
# --------------======= lut.read Mem[2a]=0
# --------------======= lut.read Mem[2a]=0
#  uni.vpi:  42 read     0
#  forward:  0 vpi: 1066
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 4005: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           2                                                                                                                    0
# VPI: 25 VCI: 9f39 
# Sending cell: c2 59 f3 97 0a 00 64 07 41 9c 5b 68 71 1c 72 7f 22 28 cc c7 cd d9 55 c9 26 4e 8c e5 8e 3a 20 4b 54 21 98 35 3f 9f 90 c4 3d f1 30 fe 2d 52 91 d6 ac 14 a7 04 d5 
# --------------======= lut.read Mem[3a]=0
# --------------======= lut.read Mem[3a]=0
#  uni.vpi:  58 read     0
#  forward:  0 vpi:  826
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 4585: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           3                                                                                                                    0
# VPI: 29 VCI: bc57 
# Sending cell: a2 9b c5 70 38 4f 9d 64 51 c2 56 1b 00 a7 1a 44 23 5a 11 7b 2b 96 8d fd 98 34 25 b7 67 05 49 65 14 e1 86 2e 35 af 1c 05 66 11 b2 f1 77 6b 9a 40 25 ad 71 c7 f6 
# --------------======= lut.read Mem[25]=0
# --------------======= lut.read Mem[25]=0
#  uni.vpi:  37 read     0
#  forward:  0 vpi: 3109
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 5165: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           4                                                                                                                    0
# VPI: 6a VCI: eef7 
# Sending cell: 46 ae ef 74 15 ab d9 bc 68 40 72 91 7d f5 50 ac a6 b1 3e fe 08 4b 74 a7 ab 32 1b a2 6c 3e 08 e0 ab a3 a1 ee cf d5 42 1c 91 7a 9b d9 64 8a 63 8b 80 44 f1 d9 37 
# --------------======= lut.read Mem[29]=0
# --------------======= lut.read Mem[29]=0
#  uni.vpi:  41 read     0
#  forward:  0 vpi: 2601
#  ------------------ SEQUENCER           2 ------------------
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 5745: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           0                                                                                                                    0
# VPI: c0 VCI: 40e7 
# Sending cell: ec 04 0e 7c d7 0e c4 68 18 0b f7 90 83 83 99 13 39 22 79 2a e4 cb e6 5c 36 28 4e 66 cd 87 f0 90 56 2a 7f c4 84 b9 84 ff 73 56 ce 75 ed f3 2f 36 ae 48 0d 72 17 
# --------------======= lut.read Mem[6a]=0
# --------------======= lut.read Mem[6a]=0
#  uni.vpi: 106 read     0
#  forward:  0 vpi: 1130
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 6285: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           1                                                                                                                    0
# VPI: 64 VCI: 248a 
# Sending cell: 06 42 48 a8 d3 e6 6d 42 b9 56 1b bd 9f f3 00 ed a2 8c 6a e8 b3 13 c1 95 23 3b e3 3c 04 f1 93 3f f2 bd 31 c5 8c c2 f5 4a 0d 5f 81 e5 05 0c 3a 08 4b b3 fb 80 ef 
# --------------======= lut.read Mem[c0]=0
# --------------======= lut.read Mem[c0]=0
#  uni.vpi: 192 read     0
#  forward:  0 vpi: 3776
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 6865: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           2                                                                                                                    0
# VPI: aa VCI: f12d 
# Sending cell: ea af 12 d7 f4 83 f5 e7 45 49 f4 e2 9a 8a 46 06 b2 b5 eb 76 4b e5 74 2b ef ab 5a 91 39 93 e4 4c 9e 23 34 72 85 33 6a d4 5a 43 56 f3 0a 67 43 6c c6 74 c9 3c 17 
# --------------======= lut.read Mem[64]=0
# --------------======= lut.read Mem[64]=0
#  uni.vpi: 100 read     0
#  forward:  0 vpi:  100
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 7445: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           3                                                                                                                    0
# VPI: 0b VCI: b967 
# Sending cell: 50 bb 96 7b 56 88 9e b3 70 26 91 15 31 3d 12 63 b8 9b 95 13 91 5b 79 c5 09 a8 cf 10 0a 81 ae ac 74 c6 d9 98 a4 9e ce c0 e4 b7 b3 73 0f 28 04 78 81 da 8e 4b 3e 
# --------------======= lut.read Mem[aa]=0
# --------------======= lut.read Mem[aa]=0
#  uni.vpi: 170 read     0
#  forward:  0 vpi: 3754
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 8025: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           4                                                                                                                    0
# VPI: 5a VCI: 6219 
# Sending cell: d5 a6 21 9d 82 d8 8e cb 0a c1 59 a1 94 53 2a 1f 26 0e db 16 b4 c9 77 9f af ce 79 98 06 78 e5 a1 b4 83 87 9b 1f 5f a7 7d b5 d2 d0 2a 0f 45 23 48 07 81 18 1d 6a 
# --------------======= lut.read Mem[b]=0
# --------------======= lut.read Mem[b]=0
#  uni.vpi:  11 read     0
#  forward:  0 vpi: 1291
#  ------------------ SEQUENCER           3 ------------------
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 8605: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           0                                                                                                                    0
# VPI: 3f VCI: 0d7a 
# Sending cell: 23 f0 d7 a9 4a e1 29 15 1c 46 05 f7 ed 1a b1 08 bc 96 35 f6 cc a5 61 1c 24 82 3c 56 f2 69 91 b6 02 ba ea eb ea a7 27 ab 3e 31 e9 fe ab 5f 32 0d 31 37 66 ad 26 
# --------------======= lut.read Mem[5a]=0
# --------------======= lut.read Mem[5a]=0
#  uni.vpi:  90 read     0
#  forward:  0 vpi: 3418
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 9145: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           1                                                                                                                    0
# VPI: 56 VCI: 4468 
# Sending cell: c5 64 46 83 7a 94 f2 a1 ef 80 14 1f 47 c3 f6 99 05 2a 73 f4 d4 bf 88 7c c5 86 c4 67 06 81 ab b7 02 f6 31 49 f2 cf db b8 f9 54 c1 0c 3e 4c 7f 9c e8 18 dd 11 d0 
# --------------======= lut.read Mem[3f]=0
# --------------======= lut.read Mem[3f]=0
#  uni.vpi:  63 read     0
#  forward:  0 vpi:  575
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 9725: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           2                                                                                                                    0
# VPI: dd VCI: f00d 
# Sending cell: 8d df 00 dd ef 01 08 ac b5 e1 78 b1 db 5d 68 57 91 fe 1d b2 7e 5c 5e bf a6 8d be 84 04 00 27 8a 90 4d 4b 65 9a cf a3 73 ba 9c 6e 30 28 df ac 91 34 c9 a0 03 14 
# --------------======= lut.read Mem[56]=0
# --------------======= lut.read Mem[56]=0
#  uni.vpi:  86 read     0
#  forward:  0 vpi: 3158
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 10305: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           3                                                                                                                    0
# VPI: d7 VCI: fe11 
# Sending cell: 3d 7f e1 10 04 1a 25 67 67 1f c8 ef 48 56 b5 e5 e7 65 cf f6 ce e3 57 67 ad e7 61 79 13 6d 7b 77 1d 3c f2 c1 d3 d5 21 55 16 27 2e c7 d9 76 7d 44 60 6d be 4b 5c 
# --------------======= lut.read Mem[dd]=0
# --------------======= lut.read Mem[dd]=0
#  uni.vpi: 221 read     0
#  forward:  0 vpi: 2269
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 10885: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           4                                                                                                                    0
# VPI: ba VCI: ae18 
# Sending cell: eb aa e1 82 a5 0e 93 b7 69 f6 11 30 7f d3 ab 70 60 45 a7 14 58 f4 ee 39 29 74 e3 67 49 f0 1d 6e ed f9 20 90 58 c5 c2 b6 75 77 ea c1 9b 4b a6 cc 1f 51 8e 92 11 
# --------------======= lut.read Mem[d7]=0
# --------------======= lut.read Mem[d7]=0
#  uni.vpi: 215 read     0
#  forward:  0 vpi:  983
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 11465: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   25
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     3
# [RNTST]     1
# [TEST_DONE]     1
# [UNI_SEQUENCE]    20
# ** Note: $finish    : /home/marcelo/mentor/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 11465 ns  Iteration: 62  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/marcelo/mentor/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
do scripts/1_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 22 2018
# vmap work work 
# Modifying /home/marcelo/vfsd-utopia/uvm.mpf
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:59:44 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_rx.sv 
# -- Compiling module utopia1_atm_rx
# 
# Top level modules:
# 	utopia1_atm_rx
# End time: 15:59:44 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:59:44 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_tx.sv 
# -- Compiling module utopia1_atm_tx
# 
# Top level modules:
# 	utopia1_atm_tx
# End time: 15:59:44 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:59:44 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb/LookupTable.sv 
# -- Compiling package LookupTable_sv_unit
# -- Compiling interface LookupTable
# 
# Top level modules:
# 	--none--
# End time: 15:59:44 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:59:44 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/squat.sv 
# -- Compiling package squat_sv_unit
# -- Compiling module squat
# 
# Top level modules:
# 	squat
# End time: 15:59:44 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:59:44 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/definitions.sv 
# 
# Top level modules:
# 	--none--
# End time: 15:59:44 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:59:44 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/uni_cell.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:59:45 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:59:45 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/repeat_sequence.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:59:45 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:59:45 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/driver.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/driver.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:59:45 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:59:45 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/monitor.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/monitor.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:59:46 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:59:46 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/agent.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/agent.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:59:46 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:59:46 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/scoreboard.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/scoreboard.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:59:46 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:59:46 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/environment.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/environment.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package environment_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 15:59:47 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:59:47 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/teste.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/teste.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package teste_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 15:59:47 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 15:59:47 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/top.sv 
# ** Note: (vlog-2286) ./src/dut/top.sv(4): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling module squat
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 15:59:48 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 15:59:48 on May 14,2019, Elapsed time: 0:00:49
# Errors: 0, Warnings: 2
# vsim work.top -coverage "+UVM_VERBOSITY=UVM_HIGH" "+UVM_TESTNAME=teste" 
# Start time: 15:59:48 on May 14,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.teste_sv_unit(fast)
# Loading work.utopia_sv_unit(fast)
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.LookupTable_sv_unit(fast)
# Loading work.squat(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.cpu_ifc(fast)
# Loading work.Utopia(fast)
# ** Warning: (vsim-3764) ./src/tb_uvm/environment.sv(41): Stand-alone call to function 'get' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /teste_sv_unit File: ./src/tb_uvm/teste.sv
# Loading /home/marcelo/mentor/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test teste...
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] End Of Elaboration
# 
# === resource pool ===
# mif [/^.*$/] : (virtual cpu_ifc) /top/mif
# -  
# recording_detail [] : (reg signed[4095:0]) 0
# -  
# recording_detail [] : (int) 0
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_3$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_2$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_1$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_0$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[0]
# -  
# === end of resource pool ===
#  ------------------ SEQUENCER           0 ------------------
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 0: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           0                                                                                                                    0
# VPI: 9a VCI: 711c 
# Sending cell: b9 a7 11 cb 08 02 ec 86 ff d8 27 3d 01 e3 af 95 a3 75 cc e5 a8 1a 71 19 f7 49 88 1f 6d 1f 99 7e 47 2c 44 77 a2 8a c7 a4 dd 1d 05 4b 18 39 77 ed c9 aa 12 21 80 
# --------------- configure_phase!
# ---------------- run!
# ---------------- initialized!
# Memory: Loading ... 
# CellFwd.FWD[0]=11
# calling hostwrite!
# mytime:                    0
##########################busmode 1
# 111
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 565: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           1                                                                                                                    0
# VPI: 1b VCI: cb65 
# Sending cell: 71 bc b6 50 e7 ce 32 58 f9 0a a5 fa 57 ab 90 92 d5 d5 04 06 59 74 2f 1d d1 75 72 db 25 8a 15 b0 d8 be 4b 45 bd 5a 40 57 ed 8d 04 90 bb 09 53 75 4a 5e 49 1f 7c 
# --------------======= lut.read Mem[9a]=0
# --------------======= lut.read Mem[9a]=0
#  uni.vpi: 154 read     0
#  forward:  0 vpi: 2970
run
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 1145: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           2                                                                                                                    0
# VPI: 18 VCI: 863f 
# Sending cell: 71 88 63 f0 3f d2 40 58 74 a5 2d a0 57 82 26 ed a5 0a 28 0a b9 99 29 22 f7 1b e9 a8 45 2b f9 f6 db 5c f9 08 9e 0a 6d 6d a6 e5 7a 92 2b 89 88 56 c1 a8 8a 90 47 
# --------------======= lut.read Mem[1b]=0
# --------------======= lut.read Mem[1b]=0
#  uni.vpi:  27 read     0
#  forward:  0 vpi: 1819
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 1725: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           3                                                                                                                    0
# VPI: 66 VCI: 0d7f 
# Sending cell: 36 60 d7 fb 73 74 06 03 cd 4b f5 f8 d8 bc 9a 06 06 85 01 25 a5 68 6e 44 69 a3 09 a1 30 94 b8 6a 04 b7 db 54 ff 80 b8 77 d8 be 41 da ed ee b2 af bb 8e e4 d5 31 
# --------------======= lut.read Mem[18]=0
# --------------======= lut.read Mem[18]=0
#  uni.vpi:  24 read     0
#  forward:  0 vpi: 1816
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 2305: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           4                                                                                                                    0
# VPI: c6 VCI: 59f2 
# Sending cell: 6c 65 9f 2f 02 02 b0 7b 62 82 3d 97 e7 23 f9 c8 bb fb e4 cd 51 27 26 54 0c 93 40 0e 53 45 ae bf 51 9c b4 d1 c2 fb 3a cf 24 9c f1 ba b7 75 7a f3 76 8b 98 69 57 
# --------------======= lut.read Mem[66]=0
# --------------======= lut.read Mem[66]=0
#  uni.vpi: 102 read     0
#  forward:  0 vpi:  870
#  ------------------ SEQUENCER           1 ------------------
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 2885: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           0                                                                                                                    0
# VPI: 2a VCI: 1c49 
# Sending cell: 42 a1 c4 9a b7 24 da d3 39 70 99 e5 a3 37 5d 8d dc 0c 66 26 f1 b1 9f b8 5e 93 29 ee 73 06 f4 f7 9e 29 2b 24 6d 21 a5 b8 ac 23 d8 97 26 85 37 f0 4b ec 06 1b 2f 
# --------------======= lut.read Mem[c6]=0
# --------------======= lut.read Mem[c6]=0
#  uni.vpi: 198 read     0
#  forward:  0 vpi: 1734
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 3425: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           1                                                                                                                    0
# VPI: 3a VCI: 3851 
# Sending cell: 33 a3 85 18 8c 1f b2 34 17 55 b5 55 f6 14 c4 a5 5b 9c c3 87 6f 31 67 4b f3 d5 43 ad 55 c8 98 af 18 03 62 d1 c4 8a 06 04 af b4 0b 57 38 db f7 1c 7a 81 77 a2 57 
# --------------======= lut.read Mem[2a]=0
# --------------======= lut.read Mem[2a]=0
#  uni.vpi:  42 read     0
#  forward:  0 vpi: 1066
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 4005: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           2                                                                                                                    0
# VPI: 25 VCI: 9f39 
# Sending cell: c2 59 f3 97 0a 00 64 07 41 9c 5b 68 71 1c 72 7f 22 28 cc c7 cd d9 55 c9 26 4e 8c e5 8e 3a 20 4b 54 21 98 35 3f 9f 90 c4 3d f1 30 fe 2d 52 91 d6 ac 14 a7 04 d5 
# --------------======= lut.read Mem[3a]=0
# --------------======= lut.read Mem[3a]=0
#  uni.vpi:  58 read     0
#  forward:  0 vpi:  826
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 4585: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           3                                                                                                                    0
# VPI: 29 VCI: bc57 
# Sending cell: a2 9b c5 70 38 4f 9d 64 51 c2 56 1b 00 a7 1a 44 23 5a 11 7b 2b 96 8d fd 98 34 25 b7 67 05 49 65 14 e1 86 2e 35 af 1c 05 66 11 b2 f1 77 6b 9a 40 25 ad 71 c7 f6 
# --------------======= lut.read Mem[25]=0
# --------------======= lut.read Mem[25]=0
#  uni.vpi:  37 read     0
#  forward:  0 vpi: 3109
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 5165: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           4                                                                                                                    0
# VPI: 6a VCI: eef7 
# Sending cell: 46 ae ef 74 15 ab d9 bc 68 40 72 91 7d f5 50 ac a6 b1 3e fe 08 4b 74 a7 ab 32 1b a2 6c 3e 08 e0 ab a3 a1 ee cf d5 42 1c 91 7a 9b d9 64 8a 63 8b 80 44 f1 d9 37 
# --------------======= lut.read Mem[29]=0
# --------------======= lut.read Mem[29]=0
#  uni.vpi:  41 read     0
#  forward:  0 vpi: 2601
#  ------------------ SEQUENCER           2 ------------------
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 5745: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           0                                                                                                                    0
# VPI: c0 VCI: 40e7 
# Sending cell: ec 04 0e 7c d7 0e c4 68 18 0b f7 90 83 83 99 13 39 22 79 2a e4 cb e6 5c 36 28 4e 66 cd 87 f0 90 56 2a 7f c4 84 b9 84 ff 73 56 ce 75 ed f3 2f 36 ae 48 0d 72 17 
# --------------======= lut.read Mem[6a]=0
# --------------======= lut.read Mem[6a]=0
#  uni.vpi: 106 read     0
#  forward:  0 vpi: 1130
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 6285: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           1                                                                                                                    0
# VPI: 64 VCI: 248a 
# Sending cell: 06 42 48 a8 d3 e6 6d 42 b9 56 1b bd 9f f3 00 ed a2 8c 6a e8 b3 13 c1 95 23 3b e3 3c 04 f1 93 3f f2 bd 31 c5 8c c2 f5 4a 0d 5f 81 e5 05 0c 3a 08 4b b3 fb 80 ef 
# --------------======= lut.read Mem[c0]=0
# --------------======= lut.read Mem[c0]=0
#  uni.vpi: 192 read     0
#  forward:  0 vpi: 3776
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 6865: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           2                                                                                                                    0
# VPI: aa VCI: f12d 
# Sending cell: ea af 12 d7 f4 83 f5 e7 45 49 f4 e2 9a 8a 46 06 b2 b5 eb 76 4b e5 74 2b ef ab 5a 91 39 93 e4 4c 9e 23 34 72 85 33 6a d4 5a 43 56 f3 0a 67 43 6c c6 74 c9 3c 17 
# --------------======= lut.read Mem[64]=0
# --------------======= lut.read Mem[64]=0
#  uni.vpi: 100 read     0
#  forward:  0 vpi:  100
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 7445: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           3                                                                                                                    0
# VPI: 0b VCI: b967 
# Sending cell: 50 bb 96 7b 56 88 9e b3 70 26 91 15 31 3d 12 63 b8 9b 95 13 91 5b 79 c5 09 a8 cf 10 0a 81 ae ac 74 c6 d9 98 a4 9e ce c0 e4 b7 b3 73 0f 28 04 78 81 da 8e 4b 3e 
# --------------======= lut.read Mem[aa]=0
# --------------======= lut.read Mem[aa]=0
#  uni.vpi: 170 read     0
#  forward:  0 vpi: 3754
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 8025: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           4                                                                                                                    0
# VPI: 5a VCI: 6219 
# Sending cell: d5 a6 21 9d 82 d8 8e cb 0a c1 59 a1 94 53 2a 1f 26 0e db 16 b4 c9 77 9f af ce 79 98 06 78 e5 a1 b4 83 87 9b 1f 5f a7 7d b5 d2 d0 2a 0f 45 23 48 07 81 18 1d 6a 
# --------------======= lut.read Mem[b]=0
# --------------======= lut.read Mem[b]=0
#  uni.vpi:  11 read     0
#  forward:  0 vpi: 1291
#  ------------------ SEQUENCER           3 ------------------
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 8605: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           0                                                                                                                    0
# VPI: 3f VCI: 0d7a 
# Sending cell: 23 f0 d7 a9 4a e1 29 15 1c 46 05 f7 ed 1a b1 08 bc 96 35 f6 cc a5 61 1c 24 82 3c 56 f2 69 91 b6 02 ba ea eb ea a7 27 ab 3e 31 e9 fe ab 5f 32 0d 31 37 66 ad 26 
# --------------======= lut.read Mem[5a]=0
# --------------======= lut.read Mem[5a]=0
#  uni.vpi:  90 read     0
#  forward:  0 vpi: 3418
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 9145: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           1                                                                                                                    0
# VPI: 56 VCI: 4468 
# Sending cell: c5 64 46 83 7a 94 f2 a1 ef 80 14 1f 47 c3 f6 99 05 2a 73 f4 d4 bf 88 7c c5 86 c4 67 06 81 ab b7 02 f6 31 49 f2 cf db b8 f9 54 c1 0c 3e 4c 7f 9c e8 18 dd 11 d0 
# --------------======= lut.read Mem[3f]=0
# --------------======= lut.read Mem[3f]=0
#  uni.vpi:  63 read     0
#  forward:  0 vpi:  575
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 9725: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           2                                                                                                                    0
# VPI: dd VCI: f00d 
# Sending cell: 8d df 00 dd ef 01 08 ac b5 e1 78 b1 db 5d 68 57 91 fe 1d b2 7e 5c 5e bf a6 8d be 84 04 00 27 8a 90 4d 4b 65 9a cf a3 73 ba 9c 6e 30 28 df ac 91 34 c9 a0 03 14 
# --------------======= lut.read Mem[56]=0
# --------------======= lut.read Mem[56]=0
#  uni.vpi:  86 read     0
#  forward:  0 vpi: 3158
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 10305: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           3                                                                                                                    0
# VPI: d7 VCI: fe11 
# Sending cell: 3d 7f e1 10 04 1a 25 67 67 1f c8 ef 48 56 b5 e5 e7 65 cf f6 ce e3 57 67 ad e7 61 79 13 6d 7b 77 1d 3c f2 c1 d3 d5 21 55 16 27 2e c7 d9 76 7d 44 60 6d be 4b 5c 
# --------------======= lut.read Mem[dd]=0
# --------------======= lut.read Mem[dd]=0
#  uni.vpi: 221 read     0
#  forward:  0 vpi: 2269
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 10885: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           4                                                                                                                    0
# VPI: ba VCI: ae18 
# Sending cell: eb aa e1 82 a5 0e 93 b7 69 f6 11 30 7f d3 ab 70 60 45 a7 14 58 f4 ee 39 29 74 e3 67 49 f0 1d 6e ed f9 20 90 58 c5 c2 b6 75 77 ea c1 9b 4b a6 cc 1f 51 8e 92 11 
# --------------======= lut.read Mem[d7]=0
# --------------======= lut.read Mem[d7]=0
#  uni.vpi: 215 read     0
#  forward:  0 vpi:  983
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 11465: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   25
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     3
# [RNTST]     1
# [TEST_DONE]     1
# [UNI_SEQUENCE]    20
# ** Note: $finish    : /home/marcelo/mentor/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 11465 ns  Iteration: 62  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/marcelo/mentor/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
run
# --------------======= lut.read Mem[ba]=0
# --------------======= lut.read Mem[ba]=0
#  uni.vpi: 186 read     0
#  forward:  0 vpi: 3770
quit -sim
# End time: 16:00:46 on May 14,2019, Elapsed time: 0:00:58
# Errors: 0, Warnings: 2
do scripts/1_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 22 2018
# vmap work work 
# Modifying /home/marcelo/vfsd-utopia/uvm.mpf
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:12:45 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_rx.sv 
# -- Compiling module utopia1_atm_rx
# 
# Top level modules:
# 	utopia1_atm_rx
# End time: 16:12:45 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:12:45 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_tx.sv 
# -- Compiling module utopia1_atm_tx
# 
# Top level modules:
# 	utopia1_atm_tx
# End time: 16:12:45 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:12:45 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb/LookupTable.sv 
# -- Compiling package LookupTable_sv_unit
# -- Compiling interface LookupTable
# 
# Top level modules:
# 	--none--
# End time: 16:12:45 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:12:45 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/squat.sv 
# -- Compiling package squat_sv_unit
# -- Compiling module squat
# 
# Top level modules:
# 	squat
# End time: 16:12:45 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:12:45 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/definitions.sv 
# 
# Top level modules:
# 	--none--
# End time: 16:12:45 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:12:45 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/uni_cell.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:12:45 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:12:45 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/repeat_sequence.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:12:46 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:12:46 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/driver.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/driver.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:12:46 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:12:46 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/monitor.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/monitor.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:12:46 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:12:46 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/agent.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/agent.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:12:47 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:12:47 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/scoreboard.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/scoreboard.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:12:47 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:12:47 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/environment.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/environment.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package environment_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 16:12:47 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:12:47 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/teste.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/teste.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package teste_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 16:12:48 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:12:48 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/top.sv 
# ** Note: (vlog-2286) ./src/dut/top.sv(4): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling module squat
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 16:12:48 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.top -coverage "+UVM_VERBOSITY=UVM_HIGH" "+UVM_TESTNAME=teste" 
# Start time: 16:12:48 on May 14,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.teste_sv_unit(fast)
# Loading work.utopia_sv_unit(fast)
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.LookupTable_sv_unit(fast)
# Loading work.squat(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.cpu_ifc(fast)
# Loading work.Utopia(fast)
# ** Warning: (vsim-3764) ./src/tb_uvm/environment.sv(41): Stand-alone call to function 'get' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /teste_sv_unit File: ./src/tb_uvm/teste.sv
# Loading /home/marcelo/mentor/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test teste...
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] End Of Elaboration
# 
# === resource pool ===
# mif [/^.*$/] : (virtual cpu_ifc) /top/mif
# -  
# recording_detail [] : (reg signed[4095:0]) 0
# -  
# recording_detail [] : (int) 0
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_3$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_2$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_1$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_0$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[0]
# -  
# === end of resource pool ===
#  ------------------ SEQUENCER           0 ------------------
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 0: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           0                                                                                                                    0
# VPI: 9a VCI: 711c 
# Sending cell: b9 a7 11 cb 08 02 ec 86 ff d8 27 3d 01 e3 af 95 a3 75 cc e5 a8 1a 71 19 f7 49 88 1f 6d 1f 99 7e 47 2c 44 77 a2 8a c7 a4 dd 1d 05 4b 18 39 77 ed c9 aa 12 21 80 
# --------------- configure_phase!
# ---------------- run!
# ---------------- initialized!
# Memory: Loading ... 
# CellFwd.FWD[0]=11
# calling hostwrite!
##########################busmode 1
# 111
##########################busmode 1
# 011
# ======= lut.write Mem[0]=b000
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[1]=15
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[1]=f001
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[2]=4
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[2]=4002
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[3]=1
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[3]=1003
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[4]=3
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[4]=3004
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[5]=1
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[5]=1005
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[6]=0
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[6]=6
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[7]=9
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[7]=9007
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[8]=2
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[8]=2008
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[9]=10
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[9]=a009
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[10]=8
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[a]=800a
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[11]=6
# calling hostwrite!
##########################busmode 1
# 011
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 565: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           1                                                                                                                    0
# VPI: 1b VCI: cb65 
# Sending cell: 71 bc b6 50 e7 ce 32 58 f9 0a a5 fa 57 ab 90 92 d5 d5 04 06 59 74 2f 1d d1 75 72 db 25 8a 15 b0 d8 be 4b 45 bd 5a 40 57 ed 8d 04 90 bb 09 53 75 4a 5e 49 1f 7c 
# ======= lut.write Mem[b]=600b
##########################busmode 1
# 010
# --------------======= lut.read Mem[9a]=0
# --------------======= lut.read Mem[9a]=0
#  uni.vpi: 154 read     0
#  forward:  0 vpi: 2970
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[12]=2
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[c]=200c
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[13]=13
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[d]=d00d
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[14]=15
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[e]=f00e
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[15]=1
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[f]=100f
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[16]=9
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[10]=9010
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[17]=15
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[11]=f011
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[18]=11
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[12]=b012
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[19]=0
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[13]=13
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[20]=6
# calling hostwrite!
run
##########################busmode 1
# 011
# ======= lut.write Mem[14]=6014
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[21]=11
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[15]=b015
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[22]=5
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[16]=5016
##########################busmode 1
# 010
##########################busmode 1
# 111
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 1145: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           2                                                                                                                    0
# VPI: 18 VCI: 863f 
# Sending cell: 71 88 63 f0 3f d2 40 58 74 a5 2d a0 57 82 26 ed a5 0a 28 0a b9 99 29 22 f7 1b e9 a8 45 2b f9 f6 db 5c f9 08 9e 0a 6d 6d a6 e5 7a 92 2b 89 88 56 c1 a8 8a 90 47 
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[23]=5
# calling hostwrite!
# --------------======= lut.read Mem[1b]=0
# --------------======= lut.read Mem[1b]=0
#  uni.vpi:  27 read     0
#  forward:  0 vpi: 1819
##########################busmode 1
# 011
# ======= lut.write Mem[17]=5017
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[24]=12
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[18]=c018
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[25]=11
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[19]=b019
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[26]=0
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[1a]=1a
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[27]=2
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[1b]=201b
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[28]=13
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[1c]=d01c
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[29]=12
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[1d]=c01d
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[30]=7
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[1e]=701e
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[31]=12
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[1f]=c01f
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[32]=5
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[20]=5020
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[33]=9
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[21]=9021
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[34]=8
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[22]=8022
##########################busmode 1
# 010
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 1725: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           3                                                                                                                    0
# VPI: 66 VCI: 0d7f 
# Sending cell: 36 60 d7 fb 73 74 06 03 cd 4b f5 f8 d8 bc 9a 06 06 85 01 25 a5 68 6e 44 69 a3 09 a1 30 94 b8 6a 04 b7 db 54 ff 80 b8 77 d8 be 41 da ed ee b2 af bb 8e e4 d5 31 
# --------------======= lut.read Mem[18]=c018
# --------------======= lut.read Mem[18]=c018
#  uni.vpi:  24 read 49176
#  forward:  0 vpi: 1816
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[35]=5
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[23]=5023
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[36]=2
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[24]=2024
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[37]=9
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[25]=9025
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[38]=0
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[26]=26
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[39]=7
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[27]=7027
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[40]=14
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[28]=e028
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[41]=4
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[29]=4029
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[42]=8
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[2a]=802a
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[43]=9
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[2b]=902b
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[44]=1
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[2c]=102c
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[45]=7
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[2d]=702d
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[46]=10
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[2e]=a02e
##########################busmode 1
# 010
##########################busmode 1
# 111
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 2345: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           4                                                                                                                    0
# VPI: c6 VCI: 59f2 
# Sending cell: 6c 65 9f 2f 02 02 b0 7b 62 82 3d 97 e7 23 f9 c8 bb fb e4 cd 51 27 26 54 0c 93 40 0e 53 45 ae bf 51 9c b4 d1 c2 fb 3a cf 24 9c f1 ba b7 75 7a f3 76 8b 98 69 57 
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[47]=3
# calling hostwrite!
# --------------======= lut.read Mem[66]=0
# --------------======= lut.read Mem[66]=0
#  uni.vpi: 102 read     0
#  forward:  0 vpi:  870
##########################busmode 1
# 011
# ======= lut.write Mem[2f]=302f
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[48]=11
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[30]=b030
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[49]=8
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[31]=8031
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[50]=3
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[32]=3032
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[51]=4
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[33]=4033
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[52]=7
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[34]=7034
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[53]=13
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[35]=d035
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[54]=3
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[36]=3036
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[55]=8
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[37]=8037
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[56]=2
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[38]=2038
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[57]=2
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[39]=2039
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[58]=0
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[3a]=3a
##########################busmode 1
# 010
#  ------------------ SEQUENCER           1 ------------------
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 2925: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           0                                                                                                                    0
# VPI: 2a VCI: 1c49 
# Sending cell: 42 a1 c4 9a b7 24 da d3 39 70 99 e5 a3 37 5d 8d dc 0c 66 26 f1 b1 9f b8 5e 93 29 ee 73 06 f4 f7 9e 29 2b 24 6d 21 a5 b8 ac 23 d8 97 26 85 37 f0 4b ec 06 1b 2f 
# --------------======= lut.read Mem[c6]=0
# --------------======= lut.read Mem[c6]=0
#  uni.vpi: 198 read     0
#  forward:  0 vpi: 1734
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[59]=1
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[3b]=103b
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[60]=12
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[3c]=c03c
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[61]=11
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[3d]=b03d
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[62]=15
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[3e]=f03e
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[63]=5
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[3f]=503f
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[64]=6
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[40]=6040
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[65]=6
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[41]=6041
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[66]=3
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[42]=3042
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[67]=10
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[43]=a043
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[68]=11
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[44]=b044
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[69]=15
# calling hostwrite!
##########################busmode 1
# 011
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 3465: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           1                                                                                                                    0
# VPI: 3a VCI: 3851 
# Sending cell: 33 a3 85 18 8c 1f b2 34 17 55 b5 55 f6 14 c4 a5 5b 9c c3 87 6f 31 67 4b f3 d5 43 ad 55 c8 98 af 18 03 62 d1 c4 8a 06 04 af b4 0b 57 38 db f7 1c 7a 81 77 a2 57 
# ======= lut.write Mem[45]=f045
##########################busmode 1
# 010
# --------------======= lut.read Mem[2a]=802a
# --------------======= lut.read Mem[2a]=802a
#  uni.vpi:  42 read 32810
#  forward:  0 vpi: 1066
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[70]=11
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[46]=b046
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[71]=4
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[47]=4047
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[72]=10
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[48]=a048
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[73]=0
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[49]=49
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[74]=13
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[4a]=d04a
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[75]=11
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[4b]=b04b
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[76]=1
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[4c]=104c
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[77]=8
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[4d]=804d
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[78]=1
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[4e]=104e
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[79]=1
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[4f]=104f
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[80]=15
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[50]=f050
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[81]=5
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[51]=5051
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[82]=6
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[52]=6052
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[83]=5
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[53]=5053
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[84]=4
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[54]=4054
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[85]=0
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[55]=55
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[86]=4
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[56]=4056
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[87]=0
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[57]=57
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[88]=10
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[58]=a058
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[89]=2
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[59]=2059
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[90]=2
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[5a]=205a
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[91]=3
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[5b]=305b
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[92]=5
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[5c]=505c
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[93]=0
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[5d]=5d
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[94]=14
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[5e]=e05e
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[95]=9
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[5f]=905f
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[96]=5
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[60]=5060
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[97]=2
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[61]=2061
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[98]=13
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[62]=d062
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[99]=14
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[63]=e063
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[100]=6
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[64]=6064
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[101]=15
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[65]=f065
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[102]=14
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[66]=e066
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[103]=9
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[67]=9067
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[104]=2
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[68]=2068
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[105]=15
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[69]=f069
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[106]=6
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[6a]=606a
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[107]=0
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[6b]=6b
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[108]=0
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[6c]=6c
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[109]=14
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[6d]=e06d
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[110]=4
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[6e]=406e
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[111]=12
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[6f]=c06f
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[112]=9
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[70]=9070
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[113]=9
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[71]=9071
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[114]=9
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[72]=9072
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[115]=6
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[73]=6073
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[116]=0
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[74]=74
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[117]=13
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[75]=d075
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[118]=14
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[76]=e076
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[119]=3
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[77]=3077
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[120]=1
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[78]=1078
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[121]=1
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[79]=1079
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[122]=3
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[7a]=307a
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[123]=2
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[7b]=207b
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[124]=6
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[7c]=607c
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[125]=6
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[7d]=607d
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[126]=5
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[7e]=507e
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[127]=14
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[7f]=e07f
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[128]=15
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[80]=f080
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[129]=5
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[81]=5081
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[130]=5
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[82]=5082
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[131]=4
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[83]=4083
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[132]=4
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[84]=4084
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[133]=14
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[85]=e085
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[134]=11
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[86]=b086
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[135]=8
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[87]=8087
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[136]=3
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[88]=3088
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[137]=11
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[89]=b089
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[138]=4
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[8a]=408a
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[139]=6
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[8b]=608b
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[140]=9
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[8c]=908c
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[141]=8
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[8d]=808d
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[142]=0
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[8e]=8e
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[143]=5
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[8f]=508f
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[144]=12
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[90]=c090
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[145]=15
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[91]=f091
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[146]=0
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[92]=92
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[147]=14
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[93]=e093
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[148]=12
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[94]=c094
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[149]=9
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[95]=9095
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[150]=5
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[96]=5096
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[151]=6
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[97]=6097
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[152]=2
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[98]=2098
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[153]=10
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[99]=a099
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[154]=6
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[9a]=609a
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[155]=14
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[9b]=e09b
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[156]=13
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[9c]=d09c
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[157]=10
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[9d]=a09d
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[158]=0
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[9e]=9e
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[159]=5
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[9f]=509f
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[160]=13
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[a0]=d0a0
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[161]=8
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[a1]=80a1
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[162]=3
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[a2]=30a2
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[163]=5
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[a3]=50a3
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[164]=8
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[a4]=80a4
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[165]=9
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[a5]=90a5
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[166]=12
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[a6]=c0a6
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[167]=6
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[a7]=60a7
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[168]=0
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[a8]=a8
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[169]=15
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[a9]=f0a9
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[170]=9
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[aa]=90aa
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[171]=8
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[ab]=80ab
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[172]=2
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[ac]=20ac
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[173]=8
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[ad]=80ad
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[174]=3
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[ae]=30ae
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[175]=12
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[af]=c0af
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[176]=14
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[b0]=e0b0
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[177]=13
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[b1]=d0b1
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[178]=9
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[b2]=90b2
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[179]=9
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[b3]=90b3
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[180]=13
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[b4]=d0b4
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[181]=8
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[b5]=80b5
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[182]=11
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[b6]=b0b6
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[183]=13
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[b7]=d0b7
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[184]=6
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[b8]=60b8
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[185]=10
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[b9]=a0b9
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[186]=15
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[ba]=f0ba
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[187]=2
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[bb]=20bb
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[188]=8
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[bc]=80bc
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[189]=4
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[bd]=40bd
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[190]=1
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[be]=10be
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[191]=9
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[bf]=90bf
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[192]=4
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[c0]=40c0
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[193]=2
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[c1]=20c1
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[194]=8
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[c2]=80c2
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[195]=5
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[c3]=50c3
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[196]=0
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[c4]=c4
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[197]=13
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[c5]=d0c5
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[198]=2
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[c6]=20c6
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[199]=12
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[c7]=c0c7
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[200]=12
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[c8]=c0c8
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[201]=8
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[c9]=80c9
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[202]=9
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[ca]=90ca
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[203]=13
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[cb]=d0cb
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[204]=15
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[cc]=f0cc
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[205]=1
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[cd]=10cd
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[206]=5
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[ce]=50ce
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[207]=8
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[cf]=80cf
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[208]=8
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[d0]=80d0
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[209]=7
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[d1]=70d1
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[210]=0
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[d2]=d2
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[211]=2
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[d3]=20d3
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[212]=10
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[d4]=a0d4
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[213]=1
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[d5]=10d5
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[214]=14
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[d6]=e0d6
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[215]=7
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[d7]=70d7
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[216]=2
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[d8]=20d8
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[217]=7
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[d9]=70d9
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[218]=11
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[da]=b0da
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[219]=13
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[db]=d0db
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[220]=2
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[dc]=20dc
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[221]=10
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[dd]=a0dd
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[222]=7
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[de]=70de
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[223]=0
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[df]=df
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[224]=11
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[e0]=b0e0
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[225]=10
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[e1]=a0e1
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[226]=13
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[e2]=d0e2
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[227]=12
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[e3]=c0e3
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[228]=11
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[e4]=b0e4
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[229]=0
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[e5]=e5
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[230]=3
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[e6]=30e6
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[231]=0
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[e7]=e7
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[232]=5
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[e8]=50e8
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[233]=12
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[e9]=c0e9
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[234]=4
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[ea]=40ea
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[235]=13
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[eb]=d0eb
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[236]=9
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[ec]=90ec
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[237]=5
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[ed]=50ed
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[238]=1
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[ee]=10ee
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[239]=2
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[ef]=20ef
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[240]=1
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[f0]=10f0
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[241]=4
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[f1]=40f1
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[242]=2
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[f2]=20f2
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[243]=7
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[f3]=70f3
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[244]=14
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[f4]=e0f4
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[245]=3
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[f5]=30f5
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[246]=5
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[f6]=50f6
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[247]=12
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[f7]=c0f7
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[248]=12
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[f8]=c0f8
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[249]=6
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[f9]=60f9
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[250]=9
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[fa]=90fa
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[251]=4
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[fb]=40fb
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[252]=11
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[fc]=b0fc
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[253]=1
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[fd]=10fd
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[254]=9
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[fe]=90fe
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[255]=7
# calling hostwrite!
##########################busmode 1
# 011
# ======= lut.write Mem[ff]=70ff
##########################busmode 1
# 010
##########################busmode 1
# 111
# ----######----####---### HOSTWRITEDDD
# Verifying ...##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[0]=b000
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[1]=f001
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[2]=4002
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[3]=1003
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[4]=3004
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[5]=1005
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[6]=6
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[7]=9007
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[8]=2008
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[9]=a009
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[a]=800a
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[b]=600b
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[c]=200c
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[d]=d00d
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[e]=f00e
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[f]=100f
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[10]=9010
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[11]=f011
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[12]=b012
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[13]=13
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[14]=6014
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[15]=b015
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[16]=5016
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[17]=5017
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[18]=c018
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[19]=b019
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[1a]=1a
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[1b]=201b
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[1c]=d01c
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[1d]=c01d
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[1e]=701e
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[1f]=c01f
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[20]=5020
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[21]=9021
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[22]=8022
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[23]=5023
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[24]=2024
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[25]=9025
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[26]=26
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[27]=7027
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[28]=e028
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[29]=4029
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[2a]=802a
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[2b]=902b
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[2c]=102c
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[2d]=702d
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[2e]=a02e
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[2f]=302f
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[30]=b030
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[31]=8031
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[32]=3032
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[33]=4033
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[34]=7034
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[35]=d035
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[36]=3036
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[37]=8037
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[38]=2038
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[39]=2039
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[3a]=3a
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[3b]=103b
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[3c]=c03c
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[3d]=b03d
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[3e]=f03e
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[3f]=503f
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[40]=6040
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[41]=6041
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[42]=3042
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[43]=a043
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[44]=b044
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[45]=f045
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[46]=b046
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[47]=4047
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[48]=a048
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[49]=49
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[4a]=d04a
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[4b]=b04b
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[4c]=104c
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[4d]=804d
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[4e]=104e
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[4f]=104f
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[50]=f050
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[51]=5051
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[52]=6052
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[53]=5053
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[54]=4054
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[55]=55
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[56]=4056
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[57]=57
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[58]=a058
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[59]=2059
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[5a]=205a
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[5b]=305b
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[5c]=505c
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[5d]=5d
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[5e]=e05e
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[5f]=905f
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[60]=5060
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[61]=2061
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[62]=d062
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[63]=e063
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[64]=6064
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[65]=f065
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[66]=e066
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[67]=9067
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[68]=2068
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[69]=f069
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[6a]=606a
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[6b]=6b
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[6c]=6c
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[6d]=e06d
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[6e]=406e
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[6f]=c06f
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[70]=9070
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[71]=9071
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[72]=9072
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[73]=6073
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[74]=74
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[75]=d075
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[76]=e076
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[77]=3077
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[78]=1078
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[79]=1079
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[7a]=307a
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[7b]=207b
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[7c]=607c
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[7d]=607d
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[7e]=507e
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[7f]=e07f
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[80]=f080
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[81]=5081
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[82]=5082
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[83]=4083
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[84]=4084
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[85]=e085
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[86]=b086
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[87]=8087
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[88]=3088
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[89]=b089
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[8a]=408a
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[8b]=608b
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[8c]=908c
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[8d]=808d
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[8e]=8e
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[8f]=508f
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[90]=c090
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[91]=f091
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[92]=92
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[93]=e093
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[94]=c094
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[95]=9095
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[96]=5096
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[97]=6097
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[98]=2098
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[99]=a099
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[9a]=609a
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[9b]=e09b
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[9c]=d09c
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[9d]=a09d
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[9e]=9e
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[9f]=509f
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[a0]=d0a0
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[a1]=80a1
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[a2]=30a2
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[a3]=50a3
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[a4]=80a4
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[a5]=90a5
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[a6]=c0a6
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[a7]=60a7
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[a8]=a8
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[a9]=f0a9
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[aa]=90aa
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[ab]=80ab
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[ac]=20ac
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[ad]=80ad
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[ae]=30ae
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[af]=c0af
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[b0]=e0b0
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[b1]=d0b1
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[b2]=90b2
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[b3]=90b3
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[b4]=d0b4
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[b5]=80b5
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[b6]=b0b6
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[b7]=d0b7
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[b8]=60b8
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[b9]=a0b9
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[ba]=f0ba
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[bb]=20bb
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[bc]=80bc
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[bd]=40bd
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[be]=10be
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[bf]=90bf
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[c0]=40c0
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[c1]=20c1
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[c2]=80c2
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[c3]=50c3
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[c4]=c4
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[c5]=d0c5
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[c6]=20c6
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[c7]=c0c7
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[c8]=c0c8
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[c9]=80c9
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[ca]=90ca
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[cb]=d0cb
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[cc]=f0cc
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[cd]=10cd
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[ce]=50ce
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[cf]=80cf
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[d0]=80d0
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[d1]=70d1
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[d2]=d2
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[d3]=20d3
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[d4]=a0d4
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[d5]=10d5
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[d6]=e0d6
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[d7]=70d7
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[d8]=20d8
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[d9]=70d9
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[da]=b0da
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[db]=d0db
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[dc]=20dc
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[dd]=a0dd
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[de]=70de
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[df]=df
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[e0]=b0e0
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[e1]=a0e1
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[e2]=d0e2
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[e3]=c0e3
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[e4]=b0e4
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[e5]=e5
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[e6]=30e6
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[e7]=e7
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[e8]=50e8
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[e9]=c0e9
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[ea]=40ea
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[eb]=d0eb
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[ec]=90ec
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[ed]=50ed
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[ee]=10ee
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[ef]=20ef
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[f0]=10f0
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[f1]=40f1
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[f2]=20f2
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[f3]=70f3
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[f4]=e0f4
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[f5]=30f5
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[f6]=50f6
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[f7]=c0f7
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[f8]=c0f8
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[f9]=60f9
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[fa]=90fa
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[fb]=40fb
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[fc]=b0fc
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[fd]=10fd
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[fe]=90fe
##########################busmode 1
# 111
##########################busmode 1
# 011
##########################busmode 1
# 001
# --------------======= lut.read Mem[ff]=70ff
##########################busmode 1
# 111
# Verified
run




do scripts/1_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 22 2018
# vmap work work 
# Modifying /home/marcelo/vfsd-utopia/uvm.mpf
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:17:58 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_rx.sv 
# -- Compiling module utopia1_atm_rx
# 
# Top level modules:
# 	utopia1_atm_rx
# End time: 16:17:58 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:17:58 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_tx.sv 
# -- Compiling module utopia1_atm_tx
# 
# Top level modules:
# 	utopia1_atm_tx
# End time: 16:17:58 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:17:58 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb/LookupTable.sv 
# -- Compiling package LookupTable_sv_unit
# -- Compiling interface LookupTable
# 
# Top level modules:
# 	--none--
# End time: 16:17:58 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:17:58 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/squat.sv 
# -- Compiling package squat_sv_unit
# -- Compiling module squat
# 
# Top level modules:
# 	squat
# End time: 16:17:58 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:17:58 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/definitions.sv 
# 
# Top level modules:
# 	--none--
# End time: 16:17:58 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:17:58 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/uni_cell.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:17:58 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:17:58 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/repeat_sequence.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:17:59 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:17:59 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/driver.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/driver.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:17:59 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:17:59 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/monitor.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/monitor.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:17:59 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:17:59 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/agent.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/agent.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:18:00 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:18:00 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/scoreboard.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/scoreboard.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:18:00 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:18:00 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/environment.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/environment.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package environment_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 16:18:01 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:18:01 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/teste.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/teste.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package teste_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 16:18:01 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:18:01 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/top.sv 
# ** Note: (vlog-2286) ./src/dut/top.sv(4): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling module squat
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 16:18:01 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:18:03 on May 14,2019, Elapsed time: 0:05:15
# Errors: 0, Warnings: 2
# vsim work.top -coverage "+UVM_VERBOSITY=UVM_HIGH" "+UVM_TESTNAME=teste" 
# Start time: 16:18:03 on May 14,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.teste_sv_unit(fast)
# Loading work.utopia_sv_unit(fast)
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.LookupTable_sv_unit(fast)
# Loading work.squat(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.cpu_ifc(fast)
# Loading work.Utopia(fast)
# ** Warning: (vsim-3764) ./src/tb_uvm/environment.sv(41): Stand-alone call to function 'get' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /teste_sv_unit File: ./src/tb_uvm/teste.sv
# Loading /home/marcelo/mentor/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test teste...
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] End Of Elaboration
# 
# === resource pool ===
# mif [/^.*$/] : (virtual cpu_ifc) /top/mif
# -  
# recording_detail [] : (reg signed[4095:0]) 0
# -  
# recording_detail [] : (int) 0
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_3$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_2$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_1$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_0$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[0]
# -  
# === end of resource pool ===
#  ------------------ SEQUENCER           0 ------------------
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 0: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           0                                                                                                                    0
# VPI: 9a VCI: 711c 
# Sending cell: b9 a7 11 cb 08 02 ec 86 ff d8 27 3d 01 e3 af 95 a3 75 cc e5 a8 1a 71 19 f7 49 88 1f 6d 1f 99 7e 47 2c 44 77 a2 8a c7 a4 dd 1d 05 4b 18 39 77 ed c9 aa 12 21 80 
# --------------- configure_phase!
# ---------------- run!
# ---------------- initialized!
# Memory: Loading ... 
# CellFwd.FWD[0]=11
# calling hostwrite!
# ======= lut.write Mem[0]=b000
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[1]=15
# calling hostwrite!
# ======= lut.write Mem[1]=f001
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[2]=4
# calling hostwrite!
# ======= lut.write Mem[2]=4002
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[3]=1
# calling hostwrite!
# ======= lut.write Mem[3]=1003
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[4]=3
# calling hostwrite!
# ======= lut.write Mem[4]=3004
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[5]=1
# calling hostwrite!
# ======= lut.write Mem[5]=1005
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[6]=0
# calling hostwrite!
# ======= lut.write Mem[6]=6
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[7]=9
# calling hostwrite!
# ======= lut.write Mem[7]=9007
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[8]=2
# calling hostwrite!
# ======= lut.write Mem[8]=2008
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[9]=10
# calling hostwrite!
# ======= lut.write Mem[9]=a009
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[10]=8
# calling hostwrite!
# ======= lut.write Mem[a]=800a
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[11]=6
# calling hostwrite!
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 565: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           1                                                                                                                    0
# VPI: 1b VCI: cb65 
# Sending cell: 71 bc b6 50 e7 ce 32 58 f9 0a a5 fa 57 ab 90 92 d5 d5 04 06 59 74 2f 1d d1 75 72 db 25 8a 15 b0 d8 be 4b 45 bd 5a 40 57 ed 8d 04 90 bb 09 53 75 4a 5e 49 1f 7c 
# ======= lut.write Mem[b]=600b
# --------------======= lut.read Mem[9a]=0
# --------------======= lut.read Mem[9a]=0
#  uni.vpi: 154 read     0
#  forward:  0 vpi: 2970
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[12]=2
# calling hostwrite!
# ======= lut.write Mem[c]=200c
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[13]=13
# calling hostwrite!
# ======= lut.write Mem[d]=d00d
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[14]=15
# calling hostwrite!
# ======= lut.write Mem[e]=f00e
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[15]=1
# calling hostwrite!
# ======= lut.write Mem[f]=100f
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[16]=9
# calling hostwrite!
# ======= lut.write Mem[10]=9010
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[17]=15
# calling hostwrite!
# ======= lut.write Mem[11]=f011
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[18]=11
# calling hostwrite!
# ======= lut.write Mem[12]=b012
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[19]=0
# calling hostwrite!
# ======= lut.write Mem[13]=13
# ----######----####---### HOSTWRITEDDD
# CellFwd.FWD[20]=6
# calling hostwrite!
do scripts/1_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 22 2018
# vmap work work 
# Modifying /home/marcelo/vfsd-utopia/uvm.mpf
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:18:42 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_rx.sv 
# -- Compiling module utopia1_atm_rx
# 
# Top level modules:
# 	utopia1_atm_rx
# End time: 16:18:42 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:18:42 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_tx.sv 
# -- Compiling module utopia1_atm_tx
# 
# Top level modules:
# 	utopia1_atm_tx
# End time: 16:18:42 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:18:42 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb/LookupTable.sv 
# -- Compiling package LookupTable_sv_unit
# -- Compiling interface LookupTable
# 
# Top level modules:
# 	--none--
# End time: 16:18:42 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:18:42 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/squat.sv 
# -- Compiling package squat_sv_unit
# -- Compiling module squat
# 
# Top level modules:
# 	squat
# End time: 16:18:42 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:18:42 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/definitions.sv 
# 
# Top level modules:
# 	--none--
# End time: 16:18:42 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:18:42 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/uni_cell.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:18:42 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:18:42 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/repeat_sequence.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:18:43 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:18:43 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/driver.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/driver.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:18:43 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:18:43 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/monitor.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/monitor.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:18:43 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:18:43 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/agent.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/agent.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:18:43 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:18:43 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/scoreboard.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/scoreboard.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:18:44 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:18:44 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/environment.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/environment.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package environment_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 16:18:44 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:18:44 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/teste.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/teste.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package teste_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 16:18:45 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:18:45 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/top.sv 
# ** Note: (vlog-2286) ./src/dut/top.sv(4): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling module squat
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 16:18:45 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:18:46 on May 14,2019, Elapsed time: 0:00:43
# Errors: 0, Warnings: 2
# vsim work.top -coverage "+UVM_VERBOSITY=UVM_HIGH" "+UVM_TESTNAME=teste" 
# Start time: 16:18:46 on May 14,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.teste_sv_unit(fast)
# Loading work.utopia_sv_unit(fast)
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.LookupTable_sv_unit(fast)
# Loading work.squat(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.cpu_ifc(fast)
# Loading work.Utopia(fast)
# ** Warning: (vsim-3764) ./src/tb_uvm/environment.sv(41): Stand-alone call to function 'get' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /teste_sv_unit File: ./src/tb_uvm/teste.sv
# Loading /home/marcelo/mentor/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test teste...
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] End Of Elaboration
# 
# === resource pool ===
# mif [/^.*$/] : (virtual cpu_ifc) /top/mif
# -  
# recording_detail [] : (reg signed[4095:0]) 0
# -  
# recording_detail [] : (int) 0
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_3$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_2$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_1$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_0$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[0]
# -  
# === end of resource pool ===
#  ------------------ SEQUENCER           0 ------------------
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 0: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           0                                                                                                                    0
# VPI: 9a VCI: 711c 
# Sending cell: b9 a7 11 cb 08 02 ec 86 ff d8 27 3d 01 e3 af 95 a3 75 cc e5 a8 1a 71 19 f7 49 88 1f 6d 1f 99 7e 47 2c 44 77 a2 8a c7 a4 dd 1d 05 4b 18 39 77 ed c9 aa 12 21 80 
# --------------- configure_phase!
# Memory: Loading ... 
# CellFwd.FWD[0]=11
# ======= lut.write Mem[0]=b000
# CellFwd.FWD[1]=15
# ======= lut.write Mem[1]=f001
# CellFwd.FWD[2]=4
# ======= lut.write Mem[2]=4002
# CellFwd.FWD[3]=1
# ======= lut.write Mem[3]=1003
# CellFwd.FWD[4]=3
# ======= lut.write Mem[4]=3004
# CellFwd.FWD[5]=1
# ======= lut.write Mem[5]=1005
# CellFwd.FWD[6]=0
# ======= lut.write Mem[6]=6
# CellFwd.FWD[7]=9
# ======= lut.write Mem[7]=9007
# CellFwd.FWD[8]=2
# ======= lut.write Mem[8]=2008
# CellFwd.FWD[9]=10
# ======= lut.write Mem[9]=a009
# CellFwd.FWD[10]=8
# ======= lut.write Mem[a]=800a
# CellFwd.FWD[11]=6
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 565: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           1                                                                                                                    0
# VPI: 1b VCI: cb65 
# Sending cell: 71 bc b6 50 e7 ce 32 58 f9 0a a5 fa 57 ab 90 92 d5 d5 04 06 59 74 2f 1d d1 75 72 db 25 8a 15 b0 d8 be 4b 45 bd 5a 40 57 ed 8d 04 90 bb 09 53 75 4a 5e 49 1f 7c 
# ======= lut.write Mem[b]=600b
# --------------======= lut.read Mem[9a]=0
# --------------======= lut.read Mem[9a]=0
#  uni.vpi: 154 read     0
#  forward:  0 vpi: 2970
# CellFwd.FWD[12]=2
# ======= lut.write Mem[c]=200c
# CellFwd.FWD[13]=13
# ======= lut.write Mem[d]=d00d
# CellFwd.FWD[14]=15
# ======= lut.write Mem[e]=f00e
# CellFwd.FWD[15]=1
# ======= lut.write Mem[f]=100f
# CellFwd.FWD[16]=9
# ======= lut.write Mem[10]=9010
# CellFwd.FWD[17]=15
# ======= lut.write Mem[11]=f011
# CellFwd.FWD[18]=11
# ======= lut.write Mem[12]=b012
# CellFwd.FWD[19]=0
# ======= lut.write Mem[13]=13
# CellFwd.FWD[20]=6
do scripts/1_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 22 2018
# vmap work work 
# Modifying /home/marcelo/vfsd-utopia/uvm.mpf
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:19:21 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_rx.sv 
# -- Compiling module utopia1_atm_rx
# 
# Top level modules:
# 	utopia1_atm_rx
# End time: 16:19:21 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:19:21 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_tx.sv 
# -- Compiling module utopia1_atm_tx
# 
# Top level modules:
# 	utopia1_atm_tx
# End time: 16:19:21 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:19:21 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb/LookupTable.sv 
# -- Compiling package LookupTable_sv_unit
# -- Compiling interface LookupTable
# 
# Top level modules:
# 	--none--
# End time: 16:19:21 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:19:21 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/squat.sv 
# -- Compiling package squat_sv_unit
# -- Compiling module squat
# 
# Top level modules:
# 	squat
# End time: 16:19:22 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:19:22 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/definitions.sv 
# 
# Top level modules:
# 	--none--
# End time: 16:19:22 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:19:22 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/uni_cell.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:19:22 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:19:22 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/repeat_sequence.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:19:22 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:19:22 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/driver.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/driver.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:19:23 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:19:23 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/monitor.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/monitor.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:19:23 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:19:23 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/agent.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/agent.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:19:23 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:19:23 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/scoreboard.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/scoreboard.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:19:23 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:19:24 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/environment.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/environment.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package environment_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 16:19:24 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:19:24 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/teste.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/teste.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package teste_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 16:19:24 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:19:24 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/top.sv 
# ** Note: (vlog-2286) ./src/dut/top.sv(4): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling module squat
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 16:19:25 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 16:19:26 on May 14,2019, Elapsed time: 0:00:40
# Errors: 0, Warnings: 2
# vsim work.top -coverage "+UVM_VERBOSITY=UVM_HIGH" "+UVM_TESTNAME=teste" 
# Start time: 16:19:26 on May 14,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.teste_sv_unit(fast)
# Loading work.utopia_sv_unit(fast)
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.LookupTable_sv_unit(fast)
# Loading work.squat(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.cpu_ifc(fast)
# Loading work.Utopia(fast)
# ** Warning: (vsim-3764) ./src/tb_uvm/environment.sv(41): Stand-alone call to function 'get' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /teste_sv_unit File: ./src/tb_uvm/teste.sv
# Loading /home/marcelo/mentor/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test teste...
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] End Of Elaboration
# 
# === resource pool ===
# mif [/^.*$/] : (virtual cpu_ifc) /top/mif
# -  
# recording_detail [] : (reg signed[4095:0]) 0
# -  
# recording_detail [] : (int) 0
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_3$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_2$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_1$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_0$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[0]
# -  
# === end of resource pool ===
#  ------------------ SEQUENCER           0 ------------------
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 0: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           0                                                                                                                    0
# VPI: 9a VCI: 711c 
# Sending cell: b9 a7 11 cb 08 02 ec 86 ff d8 27 3d 01 e3 af 95 a3 75 cc e5 a8 1a 71 19 f7 49 88 1f 6d 1f 99 7e 47 2c 44 77 a2 8a c7 a4 dd 1d 05 4b 18 39 77 ed c9 aa 12 21 80 
# --------------- configure_phase!
# Memory: Loading ... 
# CellFwd.FWD[0]=11
# CellFwd.FWD[1]=15
# CellFwd.FWD[2]=4
# CellFwd.FWD[3]=1
# CellFwd.FWD[4]=3
# CellFwd.FWD[5]=1
# CellFwd.FWD[6]=0
# CellFwd.FWD[7]=9
# CellFwd.FWD[8]=2
# CellFwd.FWD[9]=10
# CellFwd.FWD[10]=8
# CellFwd.FWD[11]=6
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 565: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           1                                                                                                                    0
# VPI: 1b VCI: cb65 
# Sending cell: 71 bc b6 50 e7 ce 32 58 f9 0a a5 fa 57 ab 90 92 d5 d5 04 06 59 74 2f 1d d1 75 72 db 25 8a 15 b0 d8 be 4b 45 bd 5a 40 57 ed 8d 04 90 bb 09 53 75 4a 5e 49 1f 7c 
# --------------======= lut.read Mem[9a]=0
# --------------======= lut.read Mem[9a]=0
#  uni.vpi: 154 read     0
#  forward:  0 vpi: 2970
# CellFwd.FWD[12]=2
# CellFwd.FWD[13]=13
# CellFwd.FWD[14]=15
# CellFwd.FWD[15]=1
# CellFwd.FWD[16]=9
# CellFwd.FWD[17]=15
# CellFwd.FWD[18]=11
# CellFwd.FWD[19]=0
# CellFwd.FWD[20]=6
run
# CellFwd.FWD[21]=11
# CellFwd.FWD[22]=5
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 1145: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           2                                                                                                                    0
# VPI: 18 VCI: 863f 
# Sending cell: 71 88 63 f0 3f d2 40 58 74 a5 2d a0 57 82 26 ed a5 0a 28 0a b9 99 29 22 f7 1b e9 a8 45 2b f9 f6 db 5c f9 08 9e 0a 6d 6d a6 e5 7a 92 2b 89 88 56 c1 a8 8a 90 47 
# CellFwd.FWD[23]=5
# --------------======= lut.read Mem[1b]=0
# --------------======= lut.read Mem[1b]=0
#  uni.vpi:  27 read     0
#  forward:  0 vpi: 1819
# CellFwd.FWD[24]=12
# CellFwd.FWD[25]=11
# CellFwd.FWD[26]=0
# CellFwd.FWD[27]=2
# CellFwd.FWD[28]=13
# CellFwd.FWD[29]=12
# CellFwd.FWD[30]=7
# CellFwd.FWD[31]=12
# CellFwd.FWD[32]=5
# CellFwd.FWD[33]=9
# CellFwd.FWD[34]=8
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 1725: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           3                                                                                                                    0
# VPI: 66 VCI: 0d7f 
# Sending cell: 36 60 d7 fb 73 74 06 03 cd 4b f5 f8 d8 bc 9a 06 06 85 01 25 a5 68 6e 44 69 a3 09 a1 30 94 b8 6a 04 b7 db 54 ff 80 b8 77 d8 be 41 da ed ee b2 af bb 8e e4 d5 31 
# --------------======= lut.read Mem[18]=c018
# --------------======= lut.read Mem[18]=c018
#  uni.vpi:  24 read 49176
#  forward:  0 vpi: 1816
# CellFwd.FWD[35]=5
# CellFwd.FWD[36]=2
# CellFwd.FWD[37]=9
# CellFwd.FWD[38]=0
# CellFwd.FWD[39]=7
# CellFwd.FWD[40]=14
# CellFwd.FWD[41]=4
# CellFwd.FWD[42]=8
# CellFwd.FWD[43]=9
# CellFwd.FWD[44]=1
# CellFwd.FWD[45]=7
# CellFwd.FWD[46]=10
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 2345: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           4                                                                                                                    0
# VPI: c6 VCI: 59f2 
# Sending cell: 6c 65 9f 2f 02 02 b0 7b 62 82 3d 97 e7 23 f9 c8 bb fb e4 cd 51 27 26 54 0c 93 40 0e 53 45 ae bf 51 9c b4 d1 c2 fb 3a cf 24 9c f1 ba b7 75 7a f3 76 8b 98 69 57 
# CellFwd.FWD[47]=3
# --------------======= lut.read Mem[66]=0
# --------------======= lut.read Mem[66]=0
#  uni.vpi: 102 read     0
#  forward:  0 vpi:  870
# CellFwd.FWD[48]=11
# CellFwd.FWD[49]=8
# CellFwd.FWD[50]=3
# CellFwd.FWD[51]=4
# CellFwd.FWD[52]=7
# CellFwd.FWD[53]=13
# CellFwd.FWD[54]=3
# CellFwd.FWD[55]=8
# CellFwd.FWD[56]=2
# CellFwd.FWD[57]=2
# CellFwd.FWD[58]=0
#  ------------------ SEQUENCER           1 ------------------
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 2925: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           0                                                                                                                    0
# VPI: 2a VCI: 1c49 
# Sending cell: 42 a1 c4 9a b7 24 da d3 39 70 99 e5 a3 37 5d 8d dc 0c 66 26 f1 b1 9f b8 5e 93 29 ee 73 06 f4 f7 9e 29 2b 24 6d 21 a5 b8 ac 23 d8 97 26 85 37 f0 4b ec 06 1b 2f 
# --------------======= lut.read Mem[c6]=0
# --------------======= lut.read Mem[c6]=0
#  uni.vpi: 198 read     0
#  forward:  0 vpi: 1734
# CellFwd.FWD[59]=1
# CellFwd.FWD[60]=12
# CellFwd.FWD[61]=11
# CellFwd.FWD[62]=15
# CellFwd.FWD[63]=5
# CellFwd.FWD[64]=6
# CellFwd.FWD[65]=6
# CellFwd.FWD[66]=3
# CellFwd.FWD[67]=10
# CellFwd.FWD[68]=11
# CellFwd.FWD[69]=15
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 3465: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           1                                                                                                                    0
# VPI: 3a VCI: 3851 
# Sending cell: 33 a3 85 18 8c 1f b2 34 17 55 b5 55 f6 14 c4 a5 5b 9c c3 87 6f 31 67 4b f3 d5 43 ad 55 c8 98 af 18 03 62 d1 c4 8a 06 04 af b4 0b 57 38 db f7 1c 7a 81 77 a2 57 
# --------------======= lut.read Mem[2a]=802a
# --------------======= lut.read Mem[2a]=802a
#  uni.vpi:  42 read 32810
#  forward:  0 vpi: 1066
# CellFwd.FWD[70]=11
# CellFwd.FWD[71]=4
# CellFwd.FWD[72]=10
# CellFwd.FWD[73]=0
# CellFwd.FWD[74]=13
# CellFwd.FWD[75]=11
# CellFwd.FWD[76]=1
# CellFwd.FWD[77]=8
# CellFwd.FWD[78]=1
# CellFwd.FWD[79]=1
# CellFwd.FWD[80]=15
# CellFwd.FWD[81]=5
# CellFwd.FWD[82]=6
# CellFwd.FWD[83]=5
# CellFwd.FWD[84]=4
# CellFwd.FWD[85]=0
# CellFwd.FWD[86]=4
# CellFwd.FWD[87]=0
# CellFwd.FWD[88]=10
# CellFwd.FWD[89]=2
# CellFwd.FWD[90]=2
# CellFwd.FWD[91]=3
# CellFwd.FWD[92]=5
# CellFwd.FWD[93]=0
# CellFwd.FWD[94]=14
# CellFwd.FWD[95]=9
# CellFwd.FWD[96]=5
# CellFwd.FWD[97]=2
# CellFwd.FWD[98]=13
# CellFwd.FWD[99]=14
# CellFwd.FWD[100]=6
# CellFwd.FWD[101]=15
# CellFwd.FWD[102]=14
# CellFwd.FWD[103]=9
# CellFwd.FWD[104]=2
# CellFwd.FWD[105]=15
# CellFwd.FWD[106]=6
# CellFwd.FWD[107]=0
# CellFwd.FWD[108]=0
# CellFwd.FWD[109]=14
# CellFwd.FWD[110]=4
# CellFwd.FWD[111]=12
# CellFwd.FWD[112]=9
# CellFwd.FWD[113]=9
# CellFwd.FWD[114]=9
# CellFwd.FWD[115]=6
# CellFwd.FWD[116]=0
# CellFwd.FWD[117]=13
# CellFwd.FWD[118]=14
# CellFwd.FWD[119]=3
# CellFwd.FWD[120]=1
# CellFwd.FWD[121]=1
# CellFwd.FWD[122]=3
# CellFwd.FWD[123]=2
# CellFwd.FWD[124]=6
# CellFwd.FWD[125]=6
# CellFwd.FWD[126]=5
# CellFwd.FWD[127]=14
# CellFwd.FWD[128]=15
# CellFwd.FWD[129]=5
# CellFwd.FWD[130]=5
# CellFwd.FWD[131]=4
# CellFwd.FWD[132]=4
# CellFwd.FWD[133]=14
# CellFwd.FWD[134]=11
# CellFwd.FWD[135]=8
# CellFwd.FWD[136]=3
# CellFwd.FWD[137]=11
# CellFwd.FWD[138]=4
# CellFwd.FWD[139]=6
# CellFwd.FWD[140]=9
# CellFwd.FWD[141]=8
# CellFwd.FWD[142]=0
# CellFwd.FWD[143]=5
# CellFwd.FWD[144]=12
# CellFwd.FWD[145]=15
# CellFwd.FWD[146]=0
# CellFwd.FWD[147]=14
# CellFwd.FWD[148]=12
# CellFwd.FWD[149]=9
# CellFwd.FWD[150]=5
# CellFwd.FWD[151]=6
# CellFwd.FWD[152]=2
# CellFwd.FWD[153]=10
# CellFwd.FWD[154]=6
# CellFwd.FWD[155]=14
# CellFwd.FWD[156]=13
# CellFwd.FWD[157]=10
# CellFwd.FWD[158]=0
# CellFwd.FWD[159]=5
# CellFwd.FWD[160]=13
# CellFwd.FWD[161]=8
# CellFwd.FWD[162]=3
# CellFwd.FWD[163]=5
# CellFwd.FWD[164]=8
# CellFwd.FWD[165]=9
# CellFwd.FWD[166]=12
# CellFwd.FWD[167]=6
# CellFwd.FWD[168]=0
# CellFwd.FWD[169]=15
# CellFwd.FWD[170]=9
# CellFwd.FWD[171]=8
# CellFwd.FWD[172]=2
# CellFwd.FWD[173]=8
# CellFwd.FWD[174]=3
# CellFwd.FWD[175]=12
# CellFwd.FWD[176]=14
# CellFwd.FWD[177]=13
# CellFwd.FWD[178]=9
# CellFwd.FWD[179]=9
# CellFwd.FWD[180]=13
# CellFwd.FWD[181]=8
# CellFwd.FWD[182]=11
# CellFwd.FWD[183]=13
# CellFwd.FWD[184]=6
# CellFwd.FWD[185]=10
# CellFwd.FWD[186]=15
# CellFwd.FWD[187]=2
# CellFwd.FWD[188]=8
# CellFwd.FWD[189]=4
# CellFwd.FWD[190]=1
# CellFwd.FWD[191]=9
# CellFwd.FWD[192]=4
# CellFwd.FWD[193]=2
# CellFwd.FWD[194]=8
# CellFwd.FWD[195]=5
# CellFwd.FWD[196]=0
# CellFwd.FWD[197]=13
# CellFwd.FWD[198]=2
# CellFwd.FWD[199]=12
# CellFwd.FWD[200]=12
# CellFwd.FWD[201]=8
# CellFwd.FWD[202]=9
# CellFwd.FWD[203]=13
# CellFwd.FWD[204]=15
# CellFwd.FWD[205]=1
# CellFwd.FWD[206]=5
# CellFwd.FWD[207]=8
# CellFwd.FWD[208]=8
# CellFwd.FWD[209]=7
# CellFwd.FWD[210]=0
# CellFwd.FWD[211]=2
# CellFwd.FWD[212]=10
# CellFwd.FWD[213]=1
# CellFwd.FWD[214]=14
# CellFwd.FWD[215]=7
# CellFwd.FWD[216]=2
# CellFwd.FWD[217]=7
# CellFwd.FWD[218]=11
# CellFwd.FWD[219]=13
# CellFwd.FWD[220]=2
# CellFwd.FWD[221]=10
# CellFwd.FWD[222]=7
# CellFwd.FWD[223]=0
# CellFwd.FWD[224]=11
# CellFwd.FWD[225]=10
# CellFwd.FWD[226]=13
# CellFwd.FWD[227]=12
# CellFwd.FWD[228]=11
# CellFwd.FWD[229]=0
# CellFwd.FWD[230]=3
# CellFwd.FWD[231]=0
# CellFwd.FWD[232]=5
# CellFwd.FWD[233]=12
# CellFwd.FWD[234]=4
# CellFwd.FWD[235]=13
# CellFwd.FWD[236]=9
# CellFwd.FWD[237]=5
# CellFwd.FWD[238]=1
# CellFwd.FWD[239]=2
# CellFwd.FWD[240]=1
# CellFwd.FWD[241]=4
# CellFwd.FWD[242]=2
# CellFwd.FWD[243]=7
# CellFwd.FWD[244]=14
# CellFwd.FWD[245]=3
# CellFwd.FWD[246]=5
# CellFwd.FWD[247]=12
# CellFwd.FWD[248]=12
# CellFwd.FWD[249]=6
# CellFwd.FWD[250]=9
# CellFwd.FWD[251]=4
# CellFwd.FWD[252]=11
# CellFwd.FWD[253]=1
# CellFwd.FWD[254]=9
# CellFwd.FWD[255]=7
# Verifying ...--------------======= lut.read Mem[0]=b000
# --------------======= lut.read Mem[1]=f001
# --------------======= lut.read Mem[2]=4002
# --------------======= lut.read Mem[3]=1003
# --------------======= lut.read Mem[4]=3004
# --------------======= lut.read Mem[5]=1005
# --------------======= lut.read Mem[6]=6
# --------------======= lut.read Mem[7]=9007
# --------------======= lut.read Mem[8]=2008
# --------------======= lut.read Mem[9]=a009
# --------------======= lut.read Mem[a]=800a
# --------------======= lut.read Mem[b]=600b
# --------------======= lut.read Mem[c]=200c
# --------------======= lut.read Mem[d]=d00d
# --------------======= lut.read Mem[e]=f00e
# --------------======= lut.read Mem[f]=100f
# --------------======= lut.read Mem[10]=9010
# --------------======= lut.read Mem[11]=f011
# --------------======= lut.read Mem[12]=b012
# --------------======= lut.read Mem[13]=13
# --------------======= lut.read Mem[14]=6014
# --------------======= lut.read Mem[15]=b015
# --------------======= lut.read Mem[16]=5016
# --------------======= lut.read Mem[17]=5017
# --------------======= lut.read Mem[18]=c018
# --------------======= lut.read Mem[19]=b019
# --------------======= lut.read Mem[1a]=1a
# --------------======= lut.read Mem[1b]=201b
# --------------======= lut.read Mem[1c]=d01c
# --------------======= lut.read Mem[1d]=c01d
# --------------======= lut.read Mem[1e]=701e
# --------------======= lut.read Mem[1f]=c01f
# --------------======= lut.read Mem[20]=5020
# --------------======= lut.read Mem[21]=9021
# --------------======= lut.read Mem[22]=8022
# --------------======= lut.read Mem[23]=5023
# --------------======= lut.read Mem[24]=2024
# --------------======= lut.read Mem[25]=9025
# --------------======= lut.read Mem[26]=26
# --------------======= lut.read Mem[27]=7027
# --------------======= lut.read Mem[28]=e028
# --------------======= lut.read Mem[29]=4029
# --------------======= lut.read Mem[2a]=802a
# --------------======= lut.read Mem[2b]=902b
# --------------======= lut.read Mem[2c]=102c
# --------------======= lut.read Mem[2d]=702d
# --------------======= lut.read Mem[2e]=a02e
# --------------======= lut.read Mem[2f]=302f
# --------------======= lut.read Mem[30]=b030
# --------------======= lut.read Mem[31]=8031
# --------------======= lut.read Mem[32]=3032
# --------------======= lut.read Mem[33]=4033
# --------------======= lut.read Mem[34]=7034
# --------------======= lut.read Mem[35]=d035
# --------------======= lut.read Mem[36]=3036
# --------------======= lut.read Mem[37]=8037
# --------------======= lut.read Mem[38]=2038
# --------------======= lut.read Mem[39]=2039
# --------------======= lut.read Mem[3a]=3a
# --------------======= lut.read Mem[3b]=103b
# --------------======= lut.read Mem[3c]=c03c
# --------------======= lut.read Mem[3d]=b03d
# --------------======= lut.read Mem[3e]=f03e
# --------------======= lut.read Mem[3f]=503f
# --------------======= lut.read Mem[40]=6040
# --------------======= lut.read Mem[41]=6041
# --------------======= lut.read Mem[42]=3042
# --------------======= lut.read Mem[43]=a043
# --------------======= lut.read Mem[44]=b044
# --------------======= lut.read Mem[45]=f045
# --------------======= lut.read Mem[46]=b046
# --------------======= lut.read Mem[47]=4047
# --------------======= lut.read Mem[48]=a048
# --------------======= lut.read Mem[49]=49
# --------------======= lut.read Mem[4a]=d04a
# --------------======= lut.read Mem[4b]=b04b
# --------------======= lut.read Mem[4c]=104c
# --------------======= lut.read Mem[4d]=804d
# --------------======= lut.read Mem[4e]=104e
# --------------======= lut.read Mem[4f]=104f
# --------------======= lut.read Mem[50]=f050
# --------------======= lut.read Mem[51]=5051
# --------------======= lut.read Mem[52]=6052
# --------------======= lut.read Mem[53]=5053
# --------------======= lut.read Mem[54]=4054
# --------------======= lut.read Mem[55]=55
# --------------======= lut.read Mem[56]=4056
# --------------======= lut.read Mem[57]=57
# --------------======= lut.read Mem[58]=a058
# --------------======= lut.read Mem[59]=2059
# --------------======= lut.read Mem[5a]=205a
# --------------======= lut.read Mem[5b]=305b
# --------------======= lut.read Mem[5c]=505c
# --------------======= lut.read Mem[5d]=5d
# --------------======= lut.read Mem[5e]=e05e
# --------------======= lut.read Mem[5f]=905f
# --------------======= lut.read Mem[60]=5060
# --------------======= lut.read Mem[61]=2061
# --------------======= lut.read Mem[62]=d062
# --------------======= lut.read Mem[63]=e063
# --------------======= lut.read Mem[64]=6064
# --------------======= lut.read Mem[65]=f065
# --------------======= lut.read Mem[66]=e066
# --------------======= lut.read Mem[67]=9067
# --------------======= lut.read Mem[68]=2068
# --------------======= lut.read Mem[69]=f069
# --------------======= lut.read Mem[6a]=606a
# --------------======= lut.read Mem[6b]=6b
# --------------======= lut.read Mem[6c]=6c
# --------------======= lut.read Mem[6d]=e06d
# --------------======= lut.read Mem[6e]=406e
# --------------======= lut.read Mem[6f]=c06f
# --------------======= lut.read Mem[70]=9070
# --------------======= lut.read Mem[71]=9071
# --------------======= lut.read Mem[72]=9072
# --------------======= lut.read Mem[73]=6073
# --------------======= lut.read Mem[74]=74
# --------------======= lut.read Mem[75]=d075
# --------------======= lut.read Mem[76]=e076
# --------------======= lut.read Mem[77]=3077
# --------------======= lut.read Mem[78]=1078
# --------------======= lut.read Mem[79]=1079
# --------------======= lut.read Mem[7a]=307a
# --------------======= lut.read Mem[7b]=207b
# --------------======= lut.read Mem[7c]=607c
# --------------======= lut.read Mem[7d]=607d
# --------------======= lut.read Mem[7e]=507e
# --------------======= lut.read Mem[7f]=e07f
# --------------======= lut.read Mem[80]=f080
# --------------======= lut.read Mem[81]=5081
# --------------======= lut.read Mem[82]=5082
# --------------======= lut.read Mem[83]=4083
# --------------======= lut.read Mem[84]=4084
# --------------======= lut.read Mem[85]=e085
# --------------======= lut.read Mem[86]=b086
# --------------======= lut.read Mem[87]=8087
# --------------======= lut.read Mem[88]=3088
# --------------======= lut.read Mem[89]=b089
# --------------======= lut.read Mem[8a]=408a
# --------------======= lut.read Mem[8b]=608b
# --------------======= lut.read Mem[8c]=908c
# --------------======= lut.read Mem[8d]=808d
# --------------======= lut.read Mem[8e]=8e
# --------------======= lut.read Mem[8f]=508f
# --------------======= lut.read Mem[90]=c090
# --------------======= lut.read Mem[91]=f091
# --------------======= lut.read Mem[92]=92
# --------------======= lut.read Mem[93]=e093
# --------------======= lut.read Mem[94]=c094
# --------------======= lut.read Mem[95]=9095
# --------------======= lut.read Mem[96]=5096
# --------------======= lut.read Mem[97]=6097
# --------------======= lut.read Mem[98]=2098
# --------------======= lut.read Mem[99]=a099
# --------------======= lut.read Mem[9a]=609a
# --------------======= lut.read Mem[9b]=e09b
# --------------======= lut.read Mem[9c]=d09c
# --------------======= lut.read Mem[9d]=a09d
# --------------======= lut.read Mem[9e]=9e
# --------------======= lut.read Mem[9f]=509f
# --------------======= lut.read Mem[a0]=d0a0
# --------------======= lut.read Mem[a1]=80a1
# --------------======= lut.read Mem[a2]=30a2
# --------------======= lut.read Mem[a3]=50a3
# --------------======= lut.read Mem[a4]=80a4
# --------------======= lut.read Mem[a5]=90a5
# --------------======= lut.read Mem[a6]=c0a6
# --------------======= lut.read Mem[a7]=60a7
# --------------======= lut.read Mem[a8]=a8
# --------------======= lut.read Mem[a9]=f0a9
# --------------======= lut.read Mem[aa]=90aa
# --------------======= lut.read Mem[ab]=80ab
# --------------======= lut.read Mem[ac]=20ac
# --------------======= lut.read Mem[ad]=80ad
# --------------======= lut.read Mem[ae]=30ae
# --------------======= lut.read Mem[af]=c0af
# --------------======= lut.read Mem[b0]=e0b0
# --------------======= lut.read Mem[b1]=d0b1
# --------------======= lut.read Mem[b2]=90b2
# --------------======= lut.read Mem[b3]=90b3
# --------------======= lut.read Mem[b4]=d0b4
# --------------======= lut.read Mem[b5]=80b5
# --------------======= lut.read Mem[b6]=b0b6
# --------------======= lut.read Mem[b7]=d0b7
# --------------======= lut.read Mem[b8]=60b8
# --------------======= lut.read Mem[b9]=a0b9
# --------------======= lut.read Mem[ba]=f0ba
# --------------======= lut.read Mem[bb]=20bb
# --------------======= lut.read Mem[bc]=80bc
# --------------======= lut.read Mem[bd]=40bd
# --------------======= lut.read Mem[be]=10be
# --------------======= lut.read Mem[bf]=90bf
# --------------======= lut.read Mem[c0]=40c0
# --------------======= lut.read Mem[c1]=20c1
# --------------======= lut.read Mem[c2]=80c2
# --------------======= lut.read Mem[c3]=50c3
# --------------======= lut.read Mem[c4]=c4
# --------------======= lut.read Mem[c5]=d0c5
# --------------======= lut.read Mem[c6]=20c6
# --------------======= lut.read Mem[c7]=c0c7
# --------------======= lut.read Mem[c8]=c0c8
# --------------======= lut.read Mem[c9]=80c9
# --------------======= lut.read Mem[ca]=90ca
# --------------======= lut.read Mem[cb]=d0cb
# --------------======= lut.read Mem[cc]=f0cc
# --------------======= lut.read Mem[cd]=10cd
# --------------======= lut.read Mem[ce]=50ce
# --------------======= lut.read Mem[cf]=80cf
# --------------======= lut.read Mem[d0]=80d0
# --------------======= lut.read Mem[d1]=70d1
# --------------======= lut.read Mem[d2]=d2
# --------------======= lut.read Mem[d3]=20d3
# --------------======= lut.read Mem[d4]=a0d4
# --------------======= lut.read Mem[d5]=10d5
# --------------======= lut.read Mem[d6]=e0d6
# --------------======= lut.read Mem[d7]=70d7
# --------------======= lut.read Mem[d8]=20d8
# --------------======= lut.read Mem[d9]=70d9
# --------------======= lut.read Mem[da]=b0da
# --------------======= lut.read Mem[db]=d0db
# --------------======= lut.read Mem[dc]=20dc
# --------------======= lut.read Mem[dd]=a0dd
# --------------======= lut.read Mem[de]=70de
# --------------======= lut.read Mem[df]=df
# --------------======= lut.read Mem[e0]=b0e0
# --------------======= lut.read Mem[e1]=a0e1
# --------------======= lut.read Mem[e2]=d0e2
# --------------======= lut.read Mem[e3]=c0e3
# --------------======= lut.read Mem[e4]=b0e4
# --------------======= lut.read Mem[e5]=e5
# --------------======= lut.read Mem[e6]=30e6
# --------------======= lut.read Mem[e7]=e7
# --------------======= lut.read Mem[e8]=50e8
# --------------======= lut.read Mem[e9]=c0e9
# --------------======= lut.read Mem[ea]=40ea
# --------------======= lut.read Mem[eb]=d0eb
# --------------======= lut.read Mem[ec]=90ec
# --------------======= lut.read Mem[ed]=50ed
# --------------======= lut.read Mem[ee]=10ee
# --------------======= lut.read Mem[ef]=20ef
# --------------======= lut.read Mem[f0]=10f0
# --------------======= lut.read Mem[f1]=40f1
# --------------======= lut.read Mem[f2]=20f2
# --------------======= lut.read Mem[f3]=70f3
# --------------======= lut.read Mem[f4]=e0f4
# --------------======= lut.read Mem[f5]=30f5
# --------------======= lut.read Mem[f6]=50f6
# --------------======= lut.read Mem[f7]=c0f7
# --------------======= lut.read Mem[f8]=c0f8
# --------------======= lut.read Mem[f9]=60f9
# --------------======= lut.read Mem[fa]=90fa
# --------------======= lut.read Mem[fb]=40fb
# --------------======= lut.read Mem[fc]=b0fc
# --------------======= lut.read Mem[fd]=10fd
# --------------======= lut.read Mem[fe]=90fe
# --------------======= lut.read Mem[ff]=70ff
# Verified
do scripts/1_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 22 2018
# vmap work work 
# Modifying /home/marcelo/vfsd-utopia/uvm.mpf
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:20:42 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_rx.sv 
# -- Compiling module utopia1_atm_rx
# 
# Top level modules:
# 	utopia1_atm_rx
# End time: 16:20:42 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:20:42 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_tx.sv 
# -- Compiling module utopia1_atm_tx
# 
# Top level modules:
# 	utopia1_atm_tx
# End time: 16:20:42 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:20:42 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb/LookupTable.sv 
# -- Compiling package LookupTable_sv_unit
# -- Compiling interface LookupTable
# 
# Top level modules:
# 	--none--
# End time: 16:20:42 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:20:42 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/squat.sv 
# -- Compiling package squat_sv_unit
# -- Compiling module squat
# 
# Top level modules:
# 	squat
# End time: 16:20:42 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:20:42 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/definitions.sv 
# 
# Top level modules:
# 	--none--
# End time: 16:20:42 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:20:42 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/uni_cell.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:20:43 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:20:43 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/repeat_sequence.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:20:43 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:20:43 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/driver.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/driver.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:20:43 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:20:43 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/monitor.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/monitor.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:20:44 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:20:44 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/agent.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/agent.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:20:44 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:20:44 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/scoreboard.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/scoreboard.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:20:44 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:20:44 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/environment.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/environment.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package environment_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 16:20:45 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:20:45 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/teste.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/teste.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package teste_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 16:20:45 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:20:45 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/top.sv 
# ** Note: (vlog-2286) ./src/dut/top.sv(4): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling module squat
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 16:20:46 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 16:20:47 on May 14,2019, Elapsed time: 0:01:21
# Errors: 0, Warnings: 2
# vsim work.top -coverage "+UVM_VERBOSITY=UVM_HIGH" "+UVM_TESTNAME=teste" 
# Start time: 16:20:47 on May 14,2019
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.teste_sv_unit(fast)
# Loading work.utopia_sv_unit(fast)
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.LookupTable_sv_unit(fast)
# Loading work.squat(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.cpu_ifc(fast)
# Loading work.Utopia(fast)
# ** Warning: (vsim-3764) ./src/tb_uvm/environment.sv(41): Stand-alone call to function 'get' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /teste_sv_unit File: ./src/tb_uvm/teste.sv
# Loading /home/marcelo/mentor/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test teste...
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] End Of Elaboration
# 
# === resource pool ===
# mif [/^.*$/] : (virtual cpu_ifc) /top/mif
# -  
# recording_detail [] : (reg signed[4095:0]) 0
# -  
# recording_detail [] : (int) 0
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_3$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_2$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_1$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_0$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[0]
# -  
# === end of resource pool ===
#  ------------------ SEQUENCER           0 ------------------
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 0: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           0                                                                                                                    0
# VPI: 9a VCI: 711c 
# Sending cell: b9 a7 11 cb 08 02 ec 86 ff d8 27 3d 01 e3 af 95 a3 75 cc e5 a8 1a 71 19 f7 49 88 1f 6d 1f 99 7e 47 2c 44 77 a2 8a c7 a4 dd 1d 05 4b 18 39 77 ed c9 aa 12 21 80 
# --------------- configure_phase!
# Memory: Loading ... 
# CellFwd.FWD[0]=11
# CellFwd.FWD[1]=15
# CellFwd.FWD[2]=4
# CellFwd.FWD[3]=1
# CellFwd.FWD[4]=3
# CellFwd.FWD[5]=1
# CellFwd.FWD[6]=0
# CellFwd.FWD[7]=9
# CellFwd.FWD[8]=2
# CellFwd.FWD[9]=10
# CellFwd.FWD[10]=8
# CellFwd.FWD[11]=6
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 565: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           1                                                                                                                    0
# VPI: 1b VCI: cb65 
# Sending cell: 71 bc b6 50 e7 ce 32 58 f9 0a a5 fa 57 ab 90 92 d5 d5 04 06 59 74 2f 1d d1 75 72 db 25 8a 15 b0 d8 be 4b 45 bd 5a 40 57 ed 8d 04 90 bb 09 53 75 4a 5e 49 1f 7c 
# --------------======= lut.read Mem[9a]=0
# --------------======= lut.read Mem[9a]=0
#  uni.vpi: 154 read     0
#  forward:  0 vpi: 2970
# CellFwd.FWD[12]=2
# CellFwd.FWD[13]=13
# CellFwd.FWD[14]=15
# CellFwd.FWD[15]=1
# CellFwd.FWD[16]=9
# CellFwd.FWD[17]=15
# CellFwd.FWD[18]=11
# CellFwd.FWD[19]=0
# CellFwd.FWD[20]=6
# CellFwd.FWD[21]=11
# CellFwd.FWD[22]=5
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 1145: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           2                                                                                                                    0
# VPI: 18 VCI: 863f 
# Sending cell: 71 88 63 f0 3f d2 40 58 74 a5 2d a0 57 82 26 ed a5 0a 28 0a b9 99 29 22 f7 1b e9 a8 45 2b f9 f6 db 5c f9 08 9e 0a 6d 6d a6 e5 7a 92 2b 89 88 56 c1 a8 8a 90 47 
# CellFwd.FWD[23]=5
# --------------======= lut.read Mem[1b]=0
# --------------======= lut.read Mem[1b]=0
#  uni.vpi:  27 read     0
#  forward:  0 vpi: 1819
# CellFwd.FWD[24]=12
# CellFwd.FWD[25]=11
# CellFwd.FWD[26]=0
# CellFwd.FWD[27]=2
# CellFwd.FWD[28]=13
# CellFwd.FWD[29]=12
# CellFwd.FWD[30]=7
# CellFwd.FWD[31]=12
# CellFwd.FWD[32]=5
# CellFwd.FWD[33]=9
# CellFwd.FWD[34]=8
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 1725: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           3                                                                                                                    0
# VPI: 66 VCI: 0d7f 
# Sending cell: 36 60 d7 fb 73 74 06 03 cd 4b f5 f8 d8 bc 9a 06 06 85 01 25 a5 68 6e 44 69 a3 09 a1 30 94 b8 6a 04 b7 db 54 ff 80 b8 77 d8 be 41 da ed ee b2 af bb 8e e4 d5 31 
# --------------======= lut.read Mem[18]=c018
# --------------======= lut.read Mem[18]=c018
#  uni.vpi:  24 read 49176
#  forward:  0 vpi: 1816
# CellFwd.FWD[35]=5
# CellFwd.FWD[36]=2
# CellFwd.FWD[37]=9
# CellFwd.FWD[38]=0
# CellFwd.FWD[39]=7
# CellFwd.FWD[40]=14
# CellFwd.FWD[41]=4
# CellFwd.FWD[42]=8
# CellFwd.FWD[43]=9
# CellFwd.FWD[44]=1
# CellFwd.FWD[45]=7
# CellFwd.FWD[46]=10
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 2345: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           4                                                                                                                    0
# VPI: c6 VCI: 59f2 
# Sending cell: 6c 65 9f 2f 02 02 b0 7b 62 82 3d 97 e7 23 f9 c8 bb fb e4 cd 51 27 26 54 0c 93 40 0e 53 45 ae bf 51 9c b4 d1 c2 fb 3a cf 24 9c f1 ba b7 75 7a f3 76 8b 98 69 57 
# CellFwd.FWD[47]=3
# --------------======= lut.read Mem[66]=0
# --------------======= lut.read Mem[66]=0
#  uni.vpi: 102 read     0
#  forward:  0 vpi:  870
# CellFwd.FWD[48]=11
# CellFwd.FWD[49]=8
# CellFwd.FWD[50]=3
# CellFwd.FWD[51]=4
# CellFwd.FWD[52]=7
# CellFwd.FWD[53]=13
# CellFwd.FWD[54]=3
# CellFwd.FWD[55]=8
# CellFwd.FWD[56]=2
# CellFwd.FWD[57]=2
# CellFwd.FWD[58]=0
#  ------------------ SEQUENCER           1 ------------------
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 2925: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           0                                                                                                                    0
# VPI: 2a VCI: 1c49 
# Sending cell: 42 a1 c4 9a b7 24 da d3 39 70 99 e5 a3 37 5d 8d dc 0c 66 26 f1 b1 9f b8 5e 93 29 ee 73 06 f4 f7 9e 29 2b 24 6d 21 a5 b8 ac 23 d8 97 26 85 37 f0 4b ec 06 1b 2f 
# --------------======= lut.read Mem[c6]=0
# --------------======= lut.read Mem[c6]=0
#  uni.vpi: 198 read     0
#  forward:  0 vpi: 1734
# CellFwd.FWD[59]=1
# CellFwd.FWD[60]=12
# CellFwd.FWD[61]=11
# CellFwd.FWD[62]=15
# CellFwd.FWD[63]=5
# CellFwd.FWD[64]=6
# CellFwd.FWD[65]=6
# CellFwd.FWD[66]=3
# CellFwd.FWD[67]=10
# CellFwd.FWD[68]=11
# CellFwd.FWD[69]=15
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 3465: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           1                                                                                                                    0
# VPI: 3a VCI: 3851 
# Sending cell: 33 a3 85 18 8c 1f b2 34 17 55 b5 55 f6 14 c4 a5 5b 9c c3 87 6f 31 67 4b f3 d5 43 ad 55 c8 98 af 18 03 62 d1 c4 8a 06 04 af b4 0b 57 38 db f7 1c 7a 81 77 a2 57 
# --------------======= lut.read Mem[2a]=802a
# --------------======= lut.read Mem[2a]=802a
#  uni.vpi:  42 read 32810
#  forward:  0 vpi: 1066
# CellFwd.FWD[70]=11
# CellFwd.FWD[71]=4
# CellFwd.FWD[72]=10
# CellFwd.FWD[73]=0
# CellFwd.FWD[74]=13
# CellFwd.FWD[75]=11
# CellFwd.FWD[76]=1
# CellFwd.FWD[77]=8
# CellFwd.FWD[78]=1
# CellFwd.FWD[79]=1
# CellFwd.FWD[80]=15
# CellFwd.FWD[81]=5
# CellFwd.FWD[82]=6
# CellFwd.FWD[83]=5
# CellFwd.FWD[84]=4
# CellFwd.FWD[85]=0
# CellFwd.FWD[86]=4
# CellFwd.FWD[87]=0
# CellFwd.FWD[88]=10
# CellFwd.FWD[89]=2
# CellFwd.FWD[90]=2
# CellFwd.FWD[91]=3
# CellFwd.FWD[92]=5
# CellFwd.FWD[93]=0
# CellFwd.FWD[94]=14
# CellFwd.FWD[95]=9
# CellFwd.FWD[96]=5
# CellFwd.FWD[97]=2
# CellFwd.FWD[98]=13
# CellFwd.FWD[99]=14
# CellFwd.FWD[100]=6
# CellFwd.FWD[101]=15
# CellFwd.FWD[102]=14
# CellFwd.FWD[103]=9
# CellFwd.FWD[104]=2
# CellFwd.FWD[105]=15
# CellFwd.FWD[106]=6
# CellFwd.FWD[107]=0
# CellFwd.FWD[108]=0
# CellFwd.FWD[109]=14
# CellFwd.FWD[110]=4
# CellFwd.FWD[111]=12
# CellFwd.FWD[112]=9
# CellFwd.FWD[113]=9
# CellFwd.FWD[114]=9
# CellFwd.FWD[115]=6
# CellFwd.FWD[116]=0
# CellFwd.FWD[117]=13
# CellFwd.FWD[118]=14
# CellFwd.FWD[119]=3
# CellFwd.FWD[120]=1
# CellFwd.FWD[121]=1
# CellFwd.FWD[122]=3
# CellFwd.FWD[123]=2
# CellFwd.FWD[124]=6
# CellFwd.FWD[125]=6
# CellFwd.FWD[126]=5
# CellFwd.FWD[127]=14
# CellFwd.FWD[128]=15
# CellFwd.FWD[129]=5
# CellFwd.FWD[130]=5
# CellFwd.FWD[131]=4
# CellFwd.FWD[132]=4
# CellFwd.FWD[133]=14
# CellFwd.FWD[134]=11
# CellFwd.FWD[135]=8
# CellFwd.FWD[136]=3
# CellFwd.FWD[137]=11
# CellFwd.FWD[138]=4
# CellFwd.FWD[139]=6
# CellFwd.FWD[140]=9
# CellFwd.FWD[141]=8
# CellFwd.FWD[142]=0
# CellFwd.FWD[143]=5
# CellFwd.FWD[144]=12
# CellFwd.FWD[145]=15
# CellFwd.FWD[146]=0
# CellFwd.FWD[147]=14
# CellFwd.FWD[148]=12
# CellFwd.FWD[149]=9
# CellFwd.FWD[150]=5
# CellFwd.FWD[151]=6
# CellFwd.FWD[152]=2
# CellFwd.FWD[153]=10
# CellFwd.FWD[154]=6
# CellFwd.FWD[155]=14
# CellFwd.FWD[156]=13
# CellFwd.FWD[157]=10
# CellFwd.FWD[158]=0
# CellFwd.FWD[159]=5
# CellFwd.FWD[160]=13
# CellFwd.FWD[161]=8
# CellFwd.FWD[162]=3
# CellFwd.FWD[163]=5
# CellFwd.FWD[164]=8
# CellFwd.FWD[165]=9
# CellFwd.FWD[166]=12
# CellFwd.FWD[167]=6
# CellFwd.FWD[168]=0
# CellFwd.FWD[169]=15
# CellFwd.FWD[170]=9
# CellFwd.FWD[171]=8
# CellFwd.FWD[172]=2
# CellFwd.FWD[173]=8
# CellFwd.FWD[174]=3
# CellFwd.FWD[175]=12
# CellFwd.FWD[176]=14
# CellFwd.FWD[177]=13
# CellFwd.FWD[178]=9
# CellFwd.FWD[179]=9
# CellFwd.FWD[180]=13
# CellFwd.FWD[181]=8
# CellFwd.FWD[182]=11
# CellFwd.FWD[183]=13
# CellFwd.FWD[184]=6
# CellFwd.FWD[185]=10
# CellFwd.FWD[186]=15
# CellFwd.FWD[187]=2
# CellFwd.FWD[188]=8
# CellFwd.FWD[189]=4
# CellFwd.FWD[190]=1
# CellFwd.FWD[191]=9
# CellFwd.FWD[192]=4
# CellFwd.FWD[193]=2
# CellFwd.FWD[194]=8
# CellFwd.FWD[195]=5
# CellFwd.FWD[196]=0
# CellFwd.FWD[197]=13
# CellFwd.FWD[198]=2
# CellFwd.FWD[199]=12
# CellFwd.FWD[200]=12
# CellFwd.FWD[201]=8
# CellFwd.FWD[202]=9
# CellFwd.FWD[203]=13
# CellFwd.FWD[204]=15
# CellFwd.FWD[205]=1
# CellFwd.FWD[206]=5
# CellFwd.FWD[207]=8
# CellFwd.FWD[208]=8
# CellFwd.FWD[209]=7
# CellFwd.FWD[210]=0
# CellFwd.FWD[211]=2
# CellFwd.FWD[212]=10
# CellFwd.FWD[213]=1
# CellFwd.FWD[214]=14
# CellFwd.FWD[215]=7
# CellFwd.FWD[216]=2
# CellFwd.FWD[217]=7
# CellFwd.FWD[218]=11
# CellFwd.FWD[219]=13
# CellFwd.FWD[220]=2
# CellFwd.FWD[221]=10
# CellFwd.FWD[222]=7
# CellFwd.FWD[223]=0
# CellFwd.FWD[224]=11
# CellFwd.FWD[225]=10
# CellFwd.FWD[226]=13
# CellFwd.FWD[227]=12
# CellFwd.FWD[228]=11
# CellFwd.FWD[229]=0
# CellFwd.FWD[230]=3
# CellFwd.FWD[231]=0
# CellFwd.FWD[232]=5
# CellFwd.FWD[233]=12
# CellFwd.FWD[234]=4
# CellFwd.FWD[235]=13
# CellFwd.FWD[236]=9
# CellFwd.FWD[237]=5
# CellFwd.FWD[238]=1
# CellFwd.FWD[239]=2
# CellFwd.FWD[240]=1
# CellFwd.FWD[241]=4
# CellFwd.FWD[242]=2
# CellFwd.FWD[243]=7
# CellFwd.FWD[244]=14
# CellFwd.FWD[245]=3
# CellFwd.FWD[246]=5
# CellFwd.FWD[247]=12
# CellFwd.FWD[248]=12
# CellFwd.FWD[249]=6
# CellFwd.FWD[250]=9
# CellFwd.FWD[251]=4
# CellFwd.FWD[252]=11
# CellFwd.FWD[253]=1
# CellFwd.FWD[254]=9
# CellFwd.FWD[255]=7
# Verifying ...--------------======= lut.read Mem[0]=b000
# --------------======= lut.read Mem[1]=f001
# --------------======= lut.read Mem[2]=4002
# --------------======= lut.read Mem[3]=1003
# --------------======= lut.read Mem[4]=3004
# --------------======= lut.read Mem[5]=1005
# --------------======= lut.read Mem[6]=6
# --------------======= lut.read Mem[7]=9007
# --------------======= lut.read Mem[8]=2008
# --------------======= lut.read Mem[9]=a009
# --------------======= lut.read Mem[a]=800a
# --------------======= lut.read Mem[b]=600b
# --------------======= lut.read Mem[c]=200c
# --------------======= lut.read Mem[d]=d00d
# --------------======= lut.read Mem[e]=f00e
# --------------======= lut.read Mem[f]=100f
# --------------======= lut.read Mem[10]=9010
# --------------======= lut.read Mem[11]=f011
# --------------======= lut.read Mem[12]=b012
# --------------======= lut.read Mem[13]=13
# --------------======= lut.read Mem[14]=6014
# --------------======= lut.read Mem[15]=b015
# --------------======= lut.read Mem[16]=5016
# --------------======= lut.read Mem[17]=5017
# --------------======= lut.read Mem[18]=c018
# --------------======= lut.read Mem[19]=b019
# --------------======= lut.read Mem[1a]=1a
# --------------======= lut.read Mem[1b]=201b
# --------------======= lut.read Mem[1c]=d01c
# --------------======= lut.read Mem[1d]=c01d
# --------------======= lut.read Mem[1e]=701e
# --------------======= lut.read Mem[1f]=c01f
# --------------======= lut.read Mem[20]=5020
# --------------======= lut.read Mem[21]=9021
# --------------======= lut.read Mem[22]=8022
# --------------======= lut.read Mem[23]=5023
# --------------======= lut.read Mem[24]=2024
# --------------======= lut.read Mem[25]=9025
# --------------======= lut.read Mem[26]=26
# --------------======= lut.read Mem[27]=7027
# --------------======= lut.read Mem[28]=e028
# --------------======= lut.read Mem[29]=4029
# --------------======= lut.read Mem[2a]=802a
# --------------======= lut.read Mem[2b]=902b
# --------------======= lut.read Mem[2c]=102c
# --------------======= lut.read Mem[2d]=702d
# --------------======= lut.read Mem[2e]=a02e
# --------------======= lut.read Mem[2f]=302f
# --------------======= lut.read Mem[30]=b030
# --------------======= lut.read Mem[31]=8031
# --------------======= lut.read Mem[32]=3032
# --------------======= lut.read Mem[33]=4033
# --------------======= lut.read Mem[34]=7034
# --------------======= lut.read Mem[35]=d035
# --------------======= lut.read Mem[36]=3036
# --------------======= lut.read Mem[37]=8037
# --------------======= lut.read Mem[38]=2038
# --------------======= lut.read Mem[39]=2039
# --------------======= lut.read Mem[3a]=3a
# --------------======= lut.read Mem[3b]=103b
# --------------======= lut.read Mem[3c]=c03c
# --------------======= lut.read Mem[3d]=b03d
# --------------======= lut.read Mem[3e]=f03e
# --------------======= lut.read Mem[3f]=503f
# --------------======= lut.read Mem[40]=6040
# --------------======= lut.read Mem[41]=6041
# --------------======= lut.read Mem[42]=3042
# --------------======= lut.read Mem[43]=a043
# --------------======= lut.read Mem[44]=b044
# --------------======= lut.read Mem[45]=f045
# --------------======= lut.read Mem[46]=b046
# --------------======= lut.read Mem[47]=4047
# --------------======= lut.read Mem[48]=a048
# --------------======= lut.read Mem[49]=49
# --------------======= lut.read Mem[4a]=d04a
# --------------======= lut.read Mem[4b]=b04b
# --------------======= lut.read Mem[4c]=104c
# --------------======= lut.read Mem[4d]=804d
# --------------======= lut.read Mem[4e]=104e
# --------------======= lut.read Mem[4f]=104f
# --------------======= lut.read Mem[50]=f050
# --------------======= lut.read Mem[51]=5051
# --------------======= lut.read Mem[52]=6052
# --------------======= lut.read Mem[53]=5053
# --------------======= lut.read Mem[54]=4054
# --------------======= lut.read Mem[55]=55
# --------------======= lut.read Mem[56]=4056
# --------------======= lut.read Mem[57]=57
# --------------======= lut.read Mem[58]=a058
# --------------======= lut.read Mem[59]=2059
# --------------======= lut.read Mem[5a]=205a
# --------------======= lut.read Mem[5b]=305b
# --------------======= lut.read Mem[5c]=505c
# --------------======= lut.read Mem[5d]=5d
# --------------======= lut.read Mem[5e]=e05e
# --------------======= lut.read Mem[5f]=905f
# --------------======= lut.read Mem[60]=5060
# --------------======= lut.read Mem[61]=2061
# --------------======= lut.read Mem[62]=d062
# --------------======= lut.read Mem[63]=e063
# --------------======= lut.read Mem[64]=6064
# --------------======= lut.read Mem[65]=f065
# --------------======= lut.read Mem[66]=e066
# --------------======= lut.read Mem[67]=9067
# --------------======= lut.read Mem[68]=2068
# --------------======= lut.read Mem[69]=f069
# --------------======= lut.read Mem[6a]=606a
# --------------======= lut.read Mem[6b]=6b
# --------------======= lut.read Mem[6c]=6c
# --------------======= lut.read Mem[6d]=e06d
# --------------======= lut.read Mem[6e]=406e
# --------------======= lut.read Mem[6f]=c06f
# --------------======= lut.read Mem[70]=9070
# --------------======= lut.read Mem[71]=9071
# --------------======= lut.read Mem[72]=9072
# --------------======= lut.read Mem[73]=6073
# --------------======= lut.read Mem[74]=74
# --------------======= lut.read Mem[75]=d075
# --------------======= lut.read Mem[76]=e076
# --------------======= lut.read Mem[77]=3077
# --------------======= lut.read Mem[78]=1078
# --------------======= lut.read Mem[79]=1079
# --------------======= lut.read Mem[7a]=307a
# --------------======= lut.read Mem[7b]=207b
# --------------======= lut.read Mem[7c]=607c
# --------------======= lut.read Mem[7d]=607d
# --------------======= lut.read Mem[7e]=507e
# --------------======= lut.read Mem[7f]=e07f
# --------------======= lut.read Mem[80]=f080
# --------------======= lut.read Mem[81]=5081
# --------------======= lut.read Mem[82]=5082
# --------------======= lut.read Mem[83]=4083
# --------------======= lut.read Mem[84]=4084
# --------------======= lut.read Mem[85]=e085
# --------------======= lut.read Mem[86]=b086
# --------------======= lut.read Mem[87]=8087
# --------------======= lut.read Mem[88]=3088
# --------------======= lut.read Mem[89]=b089
# --------------======= lut.read Mem[8a]=408a
# --------------======= lut.read Mem[8b]=608b
# --------------======= lut.read Mem[8c]=908c
# --------------======= lut.read Mem[8d]=808d
# --------------======= lut.read Mem[8e]=8e
# --------------======= lut.read Mem[8f]=508f
# --------------======= lut.read Mem[90]=c090
# --------------======= lut.read Mem[91]=f091
# --------------======= lut.read Mem[92]=92
# --------------======= lut.read Mem[93]=e093
# --------------======= lut.read Mem[94]=c094
# --------------======= lut.read Mem[95]=9095
# --------------======= lut.read Mem[96]=5096
# --------------======= lut.read Mem[97]=6097
# --------------======= lut.read Mem[98]=2098
# --------------======= lut.read Mem[99]=a099
# --------------======= lut.read Mem[9a]=609a
# --------------======= lut.read Mem[9b]=e09b
# --------------======= lut.read Mem[9c]=d09c
# --------------======= lut.read Mem[9d]=a09d
# --------------======= lut.read Mem[9e]=9e
# --------------======= lut.read Mem[9f]=509f
# --------------======= lut.read Mem[a0]=d0a0
# --------------======= lut.read Mem[a1]=80a1
# --------------======= lut.read Mem[a2]=30a2
# --------------======= lut.read Mem[a3]=50a3
# --------------======= lut.read Mem[a4]=80a4
# --------------======= lut.read Mem[a5]=90a5
# --------------======= lut.read Mem[a6]=c0a6
# --------------======= lut.read Mem[a7]=60a7
# --------------======= lut.read Mem[a8]=a8
# --------------======= lut.read Mem[a9]=f0a9
# --------------======= lut.read Mem[aa]=90aa
# --------------======= lut.read Mem[ab]=80ab
# --------------======= lut.read Mem[ac]=20ac
# --------------======= lut.read Mem[ad]=80ad
# --------------======= lut.read Mem[ae]=30ae
# --------------======= lut.read Mem[af]=c0af
# --------------======= lut.read Mem[b0]=e0b0
# --------------======= lut.read Mem[b1]=d0b1
# --------------======= lut.read Mem[b2]=90b2
# --------------======= lut.read Mem[b3]=90b3
# --------------======= lut.read Mem[b4]=d0b4
# --------------======= lut.read Mem[b5]=80b5
# --------------======= lut.read Mem[b6]=b0b6
# --------------======= lut.read Mem[b7]=d0b7
# --------------======= lut.read Mem[b8]=60b8
# --------------======= lut.read Mem[b9]=a0b9
# --------------======= lut.read Mem[ba]=f0ba
# --------------======= lut.read Mem[bb]=20bb
# --------------======= lut.read Mem[bc]=80bc
# --------------======= lut.read Mem[bd]=40bd
# --------------======= lut.read Mem[be]=10be
# --------------======= lut.read Mem[bf]=90bf
# --------------======= lut.read Mem[c0]=40c0
# --------------======= lut.read Mem[c1]=20c1
# --------------======= lut.read Mem[c2]=80c2
# --------------======= lut.read Mem[c3]=50c3
# --------------======= lut.read Mem[c4]=c4
# --------------======= lut.read Mem[c5]=d0c5
# --------------======= lut.read Mem[c6]=20c6
# --------------======= lut.read Mem[c7]=c0c7
# --------------======= lut.read Mem[c8]=c0c8
# --------------======= lut.read Mem[c9]=80c9
# --------------======= lut.read Mem[ca]=90ca
# --------------======= lut.read Mem[cb]=d0cb
# --------------======= lut.read Mem[cc]=f0cc
# --------------======= lut.read Mem[cd]=10cd
# --------------======= lut.read Mem[ce]=50ce
# --------------======= lut.read Mem[cf]=80cf
# --------------======= lut.read Mem[d0]=80d0
# --------------======= lut.read Mem[d1]=70d1
# --------------======= lut.read Mem[d2]=d2
# --------------======= lut.read Mem[d3]=20d3
# --------------======= lut.read Mem[d4]=a0d4
# --------------======= lut.read Mem[d5]=10d5
# --------------======= lut.read Mem[d6]=e0d6
# --------------======= lut.read Mem[d7]=70d7
# --------------======= lut.read Mem[d8]=20d8
# --------------======= lut.read Mem[d9]=70d9
# --------------======= lut.read Mem[da]=b0da
# --------------======= lut.read Mem[db]=d0db
# --------------======= lut.read Mem[dc]=20dc
# --------------======= lut.read Mem[dd]=a0dd
# --------------======= lut.read Mem[de]=70de
# --------------======= lut.read Mem[df]=df
# --------------======= lut.read Mem[e0]=b0e0
# --------------======= lut.read Mem[e1]=a0e1
# --------------======= lut.read Mem[e2]=d0e2
# --------------======= lut.read Mem[e3]=c0e3
# --------------======= lut.read Mem[e4]=b0e4
# --------------======= lut.read Mem[e5]=e5
# --------------======= lut.read Mem[e6]=30e6
# --------------======= lut.read Mem[e7]=e7
# --------------======= lut.read Mem[e8]=50e8
# --------------======= lut.read Mem[e9]=c0e9
# --------------======= lut.read Mem[ea]=40ea
# --------------======= lut.read Mem[eb]=d0eb
# --------------======= lut.read Mem[ec]=90ec
# --------------======= lut.read Mem[ed]=50ed
# --------------======= lut.read Mem[ee]=10ee
# --------------======= lut.read Mem[ef]=20ef
# --------------======= lut.read Mem[f0]=10f0
# --------------======= lut.read Mem[f1]=40f1
# --------------======= lut.read Mem[f2]=20f2
# --------------======= lut.read Mem[f3]=70f3
# --------------======= lut.read Mem[f4]=e0f4
# --------------======= lut.read Mem[f5]=30f5
# --------------======= lut.read Mem[f6]=50f6
# --------------======= lut.read Mem[f7]=c0f7
# --------------======= lut.read Mem[f8]=c0f8
# --------------======= lut.read Mem[f9]=60f9
# --------------======= lut.read Mem[fa]=90fa
# --------------======= lut.read Mem[fb]=40fb
# --------------======= lut.read Mem[fc]=b0fc
# --------------======= lut.read Mem[fd]=10fd
# --------------======= lut.read Mem[fe]=90fe
# --------------======= lut.read Mem[ff]=70ff
# Verified
do scripts/1_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 22 2018
# vmap work work 
# Modifying /home/marcelo/vfsd-utopia/uvm.mpf
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:22:45 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_rx.sv 
# -- Compiling module utopia1_atm_rx
# 
# Top level modules:
# 	utopia1_atm_rx
# End time: 16:22:45 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:22:45 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_tx.sv 
# -- Compiling module utopia1_atm_tx
# 
# Top level modules:
# 	utopia1_atm_tx
# End time: 16:22:45 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:22:45 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb/LookupTable.sv 
# -- Compiling package LookupTable_sv_unit
# -- Compiling interface LookupTable
# 
# Top level modules:
# 	--none--
# End time: 16:22:45 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:22:45 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/squat.sv 
# -- Compiling package squat_sv_unit
# -- Compiling module squat
# 
# Top level modules:
# 	squat
# End time: 16:22:45 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:22:45 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/definitions.sv 
# 
# Top level modules:
# 	--none--
# End time: 16:22:45 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:22:46 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/uni_cell.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:22:46 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:22:46 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/repeat_sequence.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:22:46 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:22:46 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/driver.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/driver.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:22:46 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:22:46 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/monitor.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/monitor.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:22:47 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:22:47 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/agent.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/agent.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:22:47 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:22:47 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/scoreboard.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/scoreboard.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:22:47 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:22:47 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/environment.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/environment.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package environment_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 16:22:48 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:22:48 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/teste.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/teste.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package teste_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 16:22:48 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:22:48 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/top.sv 
# ** Note: (vlog-2286) ./src/dut/top.sv(4): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling module squat
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 16:22:49 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 16:22:50 on May 14,2019, Elapsed time: 0:02:03
# Errors: 0, Warnings: 2
# vsim work.top -coverage "+UVM_VERBOSITY=UVM_HIGH" "+UVM_TESTNAME=teste" 
# Start time: 16:22:50 on May 14,2019
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.teste_sv_unit(fast)
# Loading work.utopia_sv_unit(fast)
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.LookupTable_sv_unit(fast)
# Loading work.squat(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.cpu_ifc(fast)
# Loading work.Utopia(fast)
# ** Warning: (vsim-3764) ./src/tb_uvm/environment.sv(41): Stand-alone call to function 'get' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /teste_sv_unit File: ./src/tb_uvm/teste.sv
# Loading /home/marcelo/mentor/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test teste...
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] End Of Elaboration
# 
# === resource pool ===
# mif [/^.*$/] : (virtual cpu_ifc) /top/mif
# -  
# recording_detail [] : (reg signed[4095:0]) 0
# -  
# recording_detail [] : (int) 0
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_3$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_2$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_1$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_0$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[0]
# -  
# === end of resource pool ===
#  ------------------ SEQUENCER           0 ------------------
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 0: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           0                                                                                                                    0
# VPI: 9a VCI: 711c 
# Sending cell: b9 a7 11 cb 08 02 ec 86 ff d8 27 3d 01 e3 af 95 a3 75 cc e5 a8 1a 71 19 f7 49 88 1f 6d 1f 99 7e 47 2c 44 77 a2 8a c7 a4 dd 1d 05 4b 18 39 77 ed c9 aa 12 21 80 
# --------------- configure_phase!
# Memory: Loading ... 
# CellFwd.FWD[0]=11
# CellFwd.FWD[1]=15
# CellFwd.FWD[2]=4
# CellFwd.FWD[3]=1
# CellFwd.FWD[4]=3
# CellFwd.FWD[5]=1
# CellFwd.FWD[6]=0
# CellFwd.FWD[7]=9
# CellFwd.FWD[8]=2
# CellFwd.FWD[9]=10
# CellFwd.FWD[10]=8
# CellFwd.FWD[11]=6
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 565: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           1                                                                                                                    0
# VPI: 1b VCI: cb65 
# Sending cell: 71 bc b6 50 e7 ce 32 58 f9 0a a5 fa 57 ab 90 92 d5 d5 04 06 59 74 2f 1d d1 75 72 db 25 8a 15 b0 d8 be 4b 45 bd 5a 40 57 ed 8d 04 90 bb 09 53 75 4a 5e 49 1f 7c 
# --------------======= lut.read Mem[9a]=0
# --------------======= lut.read Mem[9a]=0
#  uni.vpi: 154 read     0
#  forward:  0 vpi: 2970
# CellFwd.FWD[12]=2
# CellFwd.FWD[13]=13
# CellFwd.FWD[14]=15
# CellFwd.FWD[15]=1
# CellFwd.FWD[16]=9
# CellFwd.FWD[17]=15
# CellFwd.FWD[18]=11
# CellFwd.FWD[19]=0
# CellFwd.FWD[20]=6
# CellFwd.FWD[21]=11
# CellFwd.FWD[22]=5
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 1145: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           2                                                                                                                    0
# VPI: 18 VCI: 863f 
# Sending cell: 71 88 63 f0 3f d2 40 58 74 a5 2d a0 57 82 26 ed a5 0a 28 0a b9 99 29 22 f7 1b e9 a8 45 2b f9 f6 db 5c f9 08 9e 0a 6d 6d a6 e5 7a 92 2b 89 88 56 c1 a8 8a 90 47 
# CellFwd.FWD[23]=5
# --------------======= lut.read Mem[1b]=0
# --------------======= lut.read Mem[1b]=0
#  uni.vpi:  27 read     0
#  forward:  0 vpi: 1819
# CellFwd.FWD[24]=12
# CellFwd.FWD[25]=11
# CellFwd.FWD[26]=0
# CellFwd.FWD[27]=2
# CellFwd.FWD[28]=13
# CellFwd.FWD[29]=12
# CellFwd.FWD[30]=7
# CellFwd.FWD[31]=12
# CellFwd.FWD[32]=5
# CellFwd.FWD[33]=9
# CellFwd.FWD[34]=8
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 1725: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           3                                                                                                                    0
# VPI: 66 VCI: 0d7f 
# Sending cell: 36 60 d7 fb 73 74 06 03 cd 4b f5 f8 d8 bc 9a 06 06 85 01 25 a5 68 6e 44 69 a3 09 a1 30 94 b8 6a 04 b7 db 54 ff 80 b8 77 d8 be 41 da ed ee b2 af bb 8e e4 d5 31 
# --------------======= lut.read Mem[18]=c018
# --------------======= lut.read Mem[18]=c018
#  uni.vpi:  24 read 49176
#  forward:  0 vpi: 1816
# CellFwd.FWD[35]=5
# CellFwd.FWD[36]=2
# CellFwd.FWD[37]=9
# CellFwd.FWD[38]=0
# CellFwd.FWD[39]=7
# CellFwd.FWD[40]=14
# CellFwd.FWD[41]=4
# CellFwd.FWD[42]=8
# CellFwd.FWD[43]=9
# CellFwd.FWD[44]=1
# CellFwd.FWD[45]=7
# CellFwd.FWD[46]=10
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 2345: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           4                                                                                                                    0
# VPI: c6 VCI: 59f2 
# Sending cell: 6c 65 9f 2f 02 02 b0 7b 62 82 3d 97 e7 23 f9 c8 bb fb e4 cd 51 27 26 54 0c 93 40 0e 53 45 ae bf 51 9c b4 d1 c2 fb 3a cf 24 9c f1 ba b7 75 7a f3 76 8b 98 69 57 
# CellFwd.FWD[47]=3
# --------------======= lut.read Mem[66]=0
# --------------======= lut.read Mem[66]=0
#  uni.vpi: 102 read     0
#  forward:  0 vpi:  870
# CellFwd.FWD[48]=11
# CellFwd.FWD[49]=8
# CellFwd.FWD[50]=3
# CellFwd.FWD[51]=4
# CellFwd.FWD[52]=7
# CellFwd.FWD[53]=13
# CellFwd.FWD[54]=3
# CellFwd.FWD[55]=8
# CellFwd.FWD[56]=2
# CellFwd.FWD[57]=2
# CellFwd.FWD[58]=0
#  ------------------ SEQUENCER           1 ------------------
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 2925: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           0                                                                                                                    0
# VPI: 2a VCI: 1c49 
# Sending cell: 42 a1 c4 9a b7 24 da d3 39 70 99 e5 a3 37 5d 8d dc 0c 66 26 f1 b1 9f b8 5e 93 29 ee 73 06 f4 f7 9e 29 2b 24 6d 21 a5 b8 ac 23 d8 97 26 85 37 f0 4b ec 06 1b 2f 
# --------------======= lut.read Mem[c6]=0
# --------------======= lut.read Mem[c6]=0
#  uni.vpi: 198 read     0
#  forward:  0 vpi: 1734
# CellFwd.FWD[59]=1
# CellFwd.FWD[60]=12
# CellFwd.FWD[61]=11
# CellFwd.FWD[62]=15
# CellFwd.FWD[63]=5
# CellFwd.FWD[64]=6
# CellFwd.FWD[65]=6
# CellFwd.FWD[66]=3
# CellFwd.FWD[67]=10
# CellFwd.FWD[68]=11
# CellFwd.FWD[69]=15
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 3465: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           1                                                                                                                    0
# VPI: 3a VCI: 3851 
# Sending cell: 33 a3 85 18 8c 1f b2 34 17 55 b5 55 f6 14 c4 a5 5b 9c c3 87 6f 31 67 4b f3 d5 43 ad 55 c8 98 af 18 03 62 d1 c4 8a 06 04 af b4 0b 57 38 db f7 1c 7a 81 77 a2 57 
# --------------======= lut.read Mem[2a]=802a
# --------------======= lut.read Mem[2a]=802a
#  uni.vpi:  42 read 32810
#  forward:  0 vpi: 1066
# CellFwd.FWD[70]=11
# CellFwd.FWD[71]=4
# CellFwd.FWD[72]=10
# CellFwd.FWD[73]=0
# CellFwd.FWD[74]=13
# CellFwd.FWD[75]=11
# CellFwd.FWD[76]=1
# CellFwd.FWD[77]=8
# CellFwd.FWD[78]=1
# CellFwd.FWD[79]=1
# CellFwd.FWD[80]=15
# CellFwd.FWD[81]=5
# CellFwd.FWD[82]=6
# CellFwd.FWD[83]=5
# CellFwd.FWD[84]=4
# CellFwd.FWD[85]=0
# CellFwd.FWD[86]=4
# CellFwd.FWD[87]=0
# CellFwd.FWD[88]=10
# CellFwd.FWD[89]=2
# CellFwd.FWD[90]=2
# CellFwd.FWD[91]=3
# CellFwd.FWD[92]=5
# CellFwd.FWD[93]=0
# CellFwd.FWD[94]=14
# CellFwd.FWD[95]=9
# CellFwd.FWD[96]=5
# CellFwd.FWD[97]=2
# CellFwd.FWD[98]=13
# CellFwd.FWD[99]=14
# CellFwd.FWD[100]=6
# CellFwd.FWD[101]=15
# CellFwd.FWD[102]=14
# CellFwd.FWD[103]=9
# CellFwd.FWD[104]=2
# CellFwd.FWD[105]=15
# CellFwd.FWD[106]=6
# CellFwd.FWD[107]=0
# CellFwd.FWD[108]=0
# CellFwd.FWD[109]=14
# CellFwd.FWD[110]=4
# CellFwd.FWD[111]=12
# CellFwd.FWD[112]=9
# CellFwd.FWD[113]=9
# CellFwd.FWD[114]=9
# CellFwd.FWD[115]=6
# CellFwd.FWD[116]=0
# CellFwd.FWD[117]=13
# CellFwd.FWD[118]=14
# CellFwd.FWD[119]=3
# CellFwd.FWD[120]=1
# CellFwd.FWD[121]=1
# CellFwd.FWD[122]=3
# CellFwd.FWD[123]=2
# CellFwd.FWD[124]=6
# CellFwd.FWD[125]=6
# CellFwd.FWD[126]=5
# CellFwd.FWD[127]=14
# CellFwd.FWD[128]=15
# CellFwd.FWD[129]=5
# CellFwd.FWD[130]=5
# CellFwd.FWD[131]=4
# CellFwd.FWD[132]=4
# CellFwd.FWD[133]=14
# CellFwd.FWD[134]=11
# CellFwd.FWD[135]=8
# CellFwd.FWD[136]=3
# CellFwd.FWD[137]=11
# CellFwd.FWD[138]=4
# CellFwd.FWD[139]=6
# CellFwd.FWD[140]=9
# CellFwd.FWD[141]=8
# CellFwd.FWD[142]=0
# CellFwd.FWD[143]=5
# CellFwd.FWD[144]=12
# CellFwd.FWD[145]=15
# CellFwd.FWD[146]=0
# CellFwd.FWD[147]=14
# CellFwd.FWD[148]=12
# CellFwd.FWD[149]=9
# CellFwd.FWD[150]=5
# CellFwd.FWD[151]=6
# CellFwd.FWD[152]=2
# CellFwd.FWD[153]=10
# CellFwd.FWD[154]=6
# CellFwd.FWD[155]=14
# CellFwd.FWD[156]=13
# CellFwd.FWD[157]=10
# CellFwd.FWD[158]=0
# CellFwd.FWD[159]=5
# CellFwd.FWD[160]=13
# CellFwd.FWD[161]=8
# CellFwd.FWD[162]=3
# CellFwd.FWD[163]=5
# CellFwd.FWD[164]=8
# CellFwd.FWD[165]=9
# CellFwd.FWD[166]=12
# CellFwd.FWD[167]=6
# CellFwd.FWD[168]=0
# CellFwd.FWD[169]=15
# CellFwd.FWD[170]=9
# CellFwd.FWD[171]=8
# CellFwd.FWD[172]=2
# CellFwd.FWD[173]=8
# CellFwd.FWD[174]=3
# CellFwd.FWD[175]=12
# CellFwd.FWD[176]=14
# CellFwd.FWD[177]=13
# CellFwd.FWD[178]=9
# CellFwd.FWD[179]=9
# CellFwd.FWD[180]=13
# CellFwd.FWD[181]=8
# CellFwd.FWD[182]=11
# CellFwd.FWD[183]=13
# CellFwd.FWD[184]=6
# CellFwd.FWD[185]=10
# CellFwd.FWD[186]=15
# CellFwd.FWD[187]=2
# CellFwd.FWD[188]=8
# CellFwd.FWD[189]=4
# CellFwd.FWD[190]=1
# CellFwd.FWD[191]=9
# CellFwd.FWD[192]=4
# CellFwd.FWD[193]=2
# CellFwd.FWD[194]=8
# CellFwd.FWD[195]=5
# CellFwd.FWD[196]=0
# CellFwd.FWD[197]=13
# CellFwd.FWD[198]=2
# CellFwd.FWD[199]=12
# CellFwd.FWD[200]=12
# CellFwd.FWD[201]=8
# CellFwd.FWD[202]=9
# CellFwd.FWD[203]=13
# CellFwd.FWD[204]=15
# CellFwd.FWD[205]=1
# CellFwd.FWD[206]=5
# CellFwd.FWD[207]=8
# CellFwd.FWD[208]=8
# CellFwd.FWD[209]=7
# CellFwd.FWD[210]=0
# CellFwd.FWD[211]=2
# CellFwd.FWD[212]=10
# CellFwd.FWD[213]=1
# CellFwd.FWD[214]=14
# CellFwd.FWD[215]=7
# CellFwd.FWD[216]=2
# CellFwd.FWD[217]=7
# CellFwd.FWD[218]=11
# CellFwd.FWD[219]=13
# CellFwd.FWD[220]=2
# CellFwd.FWD[221]=10
# CellFwd.FWD[222]=7
# CellFwd.FWD[223]=0
# CellFwd.FWD[224]=11
# CellFwd.FWD[225]=10
# CellFwd.FWD[226]=13
# CellFwd.FWD[227]=12
# CellFwd.FWD[228]=11
# CellFwd.FWD[229]=0
# CellFwd.FWD[230]=3
# CellFwd.FWD[231]=0
# CellFwd.FWD[232]=5
# CellFwd.FWD[233]=12
# CellFwd.FWD[234]=4
# CellFwd.FWD[235]=13
# CellFwd.FWD[236]=9
# CellFwd.FWD[237]=5
# CellFwd.FWD[238]=1
# CellFwd.FWD[239]=2
# CellFwd.FWD[240]=1
# CellFwd.FWD[241]=4
# CellFwd.FWD[242]=2
# CellFwd.FWD[243]=7
# CellFwd.FWD[244]=14
# CellFwd.FWD[245]=3
# CellFwd.FWD[246]=5
# CellFwd.FWD[247]=12
# CellFwd.FWD[248]=12
# CellFwd.FWD[249]=6
# CellFwd.FWD[250]=9
# CellFwd.FWD[251]=4
# CellFwd.FWD[252]=11
# CellFwd.FWD[253]=1
# CellFwd.FWD[254]=9
# CellFwd.FWD[255]=7
# Verifying ...--------------======= lut.read Mem[0]=b000
# --------------======= lut.read Mem[1]=f001
# --------------======= lut.read Mem[2]=4002
# --------------======= lut.read Mem[3]=1003
# --------------======= lut.read Mem[4]=3004
# --------------======= lut.read Mem[5]=1005
# --------------======= lut.read Mem[6]=6
# --------------======= lut.read Mem[7]=9007
# --------------======= lut.read Mem[8]=2008
# --------------======= lut.read Mem[9]=a009
# --------------======= lut.read Mem[a]=800a
# --------------======= lut.read Mem[b]=600b
# --------------======= lut.read Mem[c]=200c
# --------------======= lut.read Mem[d]=d00d
# --------------======= lut.read Mem[e]=f00e
# --------------======= lut.read Mem[f]=100f
# --------------======= lut.read Mem[10]=9010
# --------------======= lut.read Mem[11]=f011
# --------------======= lut.read Mem[12]=b012
# --------------======= lut.read Mem[13]=13
# --------------======= lut.read Mem[14]=6014
# --------------======= lut.read Mem[15]=b015
# --------------======= lut.read Mem[16]=5016
# --------------======= lut.read Mem[17]=5017
# --------------======= lut.read Mem[18]=c018
# --------------======= lut.read Mem[19]=b019
# --------------======= lut.read Mem[1a]=1a
# --------------======= lut.read Mem[1b]=201b
# --------------======= lut.read Mem[1c]=d01c
# --------------======= lut.read Mem[1d]=c01d
# --------------======= lut.read Mem[1e]=701e
# --------------======= lut.read Mem[1f]=c01f
# --------------======= lut.read Mem[20]=5020
# --------------======= lut.read Mem[21]=9021
# --------------======= lut.read Mem[22]=8022
# --------------======= lut.read Mem[23]=5023
# --------------======= lut.read Mem[24]=2024
# --------------======= lut.read Mem[25]=9025
# --------------======= lut.read Mem[26]=26
# --------------======= lut.read Mem[27]=7027
# --------------======= lut.read Mem[28]=e028
# --------------======= lut.read Mem[29]=4029
# --------------======= lut.read Mem[2a]=802a
# --------------======= lut.read Mem[2b]=902b
# --------------======= lut.read Mem[2c]=102c
# --------------======= lut.read Mem[2d]=702d
# --------------======= lut.read Mem[2e]=a02e
# --------------======= lut.read Mem[2f]=302f
# --------------======= lut.read Mem[30]=b030
# --------------======= lut.read Mem[31]=8031
# --------------======= lut.read Mem[32]=3032
# --------------======= lut.read Mem[33]=4033
# --------------======= lut.read Mem[34]=7034
# --------------======= lut.read Mem[35]=d035
# --------------======= lut.read Mem[36]=3036
# --------------======= lut.read Mem[37]=8037
# --------------======= lut.read Mem[38]=2038
# --------------======= lut.read Mem[39]=2039
# --------------======= lut.read Mem[3a]=3a
# --------------======= lut.read Mem[3b]=103b
# --------------======= lut.read Mem[3c]=c03c
# --------------======= lut.read Mem[3d]=b03d
# --------------======= lut.read Mem[3e]=f03e
# --------------======= lut.read Mem[3f]=503f
# --------------======= lut.read Mem[40]=6040
# --------------======= lut.read Mem[41]=6041
# --------------======= lut.read Mem[42]=3042
# --------------======= lut.read Mem[43]=a043
# --------------======= lut.read Mem[44]=b044
# --------------======= lut.read Mem[45]=f045
# --------------======= lut.read Mem[46]=b046
# --------------======= lut.read Mem[47]=4047
# --------------======= lut.read Mem[48]=a048
# --------------======= lut.read Mem[49]=49
# --------------======= lut.read Mem[4a]=d04a
# --------------======= lut.read Mem[4b]=b04b
# --------------======= lut.read Mem[4c]=104c
# --------------======= lut.read Mem[4d]=804d
# --------------======= lut.read Mem[4e]=104e
# --------------======= lut.read Mem[4f]=104f
# --------------======= lut.read Mem[50]=f050
# --------------======= lut.read Mem[51]=5051
# --------------======= lut.read Mem[52]=6052
# --------------======= lut.read Mem[53]=5053
# --------------======= lut.read Mem[54]=4054
# --------------======= lut.read Mem[55]=55
# --------------======= lut.read Mem[56]=4056
# --------------======= lut.read Mem[57]=57
# --------------======= lut.read Mem[58]=a058
# --------------======= lut.read Mem[59]=2059
# --------------======= lut.read Mem[5a]=205a
# --------------======= lut.read Mem[5b]=305b
# --------------======= lut.read Mem[5c]=505c
# --------------======= lut.read Mem[5d]=5d
# --------------======= lut.read Mem[5e]=e05e
# --------------======= lut.read Mem[5f]=905f
# --------------======= lut.read Mem[60]=5060
# --------------======= lut.read Mem[61]=2061
# --------------======= lut.read Mem[62]=d062
# --------------======= lut.read Mem[63]=e063
# --------------======= lut.read Mem[64]=6064
# --------------======= lut.read Mem[65]=f065
# --------------======= lut.read Mem[66]=e066
# --------------======= lut.read Mem[67]=9067
# --------------======= lut.read Mem[68]=2068
# --------------======= lut.read Mem[69]=f069
# --------------======= lut.read Mem[6a]=606a
# --------------======= lut.read Mem[6b]=6b
# --------------======= lut.read Mem[6c]=6c
# --------------======= lut.read Mem[6d]=e06d
# --------------======= lut.read Mem[6e]=406e
# --------------======= lut.read Mem[6f]=c06f
# --------------======= lut.read Mem[70]=9070
# --------------======= lut.read Mem[71]=9071
# --------------======= lut.read Mem[72]=9072
# --------------======= lut.read Mem[73]=6073
# --------------======= lut.read Mem[74]=74
# --------------======= lut.read Mem[75]=d075
# --------------======= lut.read Mem[76]=e076
# --------------======= lut.read Mem[77]=3077
# --------------======= lut.read Mem[78]=1078
# --------------======= lut.read Mem[79]=1079
# --------------======= lut.read Mem[7a]=307a
# --------------======= lut.read Mem[7b]=207b
# --------------======= lut.read Mem[7c]=607c
# --------------======= lut.read Mem[7d]=607d
# --------------======= lut.read Mem[7e]=507e
# --------------======= lut.read Mem[7f]=e07f
# --------------======= lut.read Mem[80]=f080
# --------------======= lut.read Mem[81]=5081
# --------------======= lut.read Mem[82]=5082
# --------------======= lut.read Mem[83]=4083
# --------------======= lut.read Mem[84]=4084
# --------------======= lut.read Mem[85]=e085
# --------------======= lut.read Mem[86]=b086
# --------------======= lut.read Mem[87]=8087
# --------------======= lut.read Mem[88]=3088
# --------------======= lut.read Mem[89]=b089
# --------------======= lut.read Mem[8a]=408a
# --------------======= lut.read Mem[8b]=608b
# --------------======= lut.read Mem[8c]=908c
# --------------======= lut.read Mem[8d]=808d
# --------------======= lut.read Mem[8e]=8e
# --------------======= lut.read Mem[8f]=508f
# --------------======= lut.read Mem[90]=c090
# --------------======= lut.read Mem[91]=f091
# --------------======= lut.read Mem[92]=92
# --------------======= lut.read Mem[93]=e093
# --------------======= lut.read Mem[94]=c094
# --------------======= lut.read Mem[95]=9095
# --------------======= lut.read Mem[96]=5096
# --------------======= lut.read Mem[97]=6097
# --------------======= lut.read Mem[98]=2098
# --------------======= lut.read Mem[99]=a099
# --------------======= lut.read Mem[9a]=609a
# --------------======= lut.read Mem[9b]=e09b
# --------------======= lut.read Mem[9c]=d09c
# --------------======= lut.read Mem[9d]=a09d
# --------------======= lut.read Mem[9e]=9e
# --------------======= lut.read Mem[9f]=509f
# --------------======= lut.read Mem[a0]=d0a0
# --------------======= lut.read Mem[a1]=80a1
# --------------======= lut.read Mem[a2]=30a2
# --------------======= lut.read Mem[a3]=50a3
# --------------======= lut.read Mem[a4]=80a4
# --------------======= lut.read Mem[a5]=90a5
# --------------======= lut.read Mem[a6]=c0a6
# --------------======= lut.read Mem[a7]=60a7
# --------------======= lut.read Mem[a8]=a8
# --------------======= lut.read Mem[a9]=f0a9
# --------------======= lut.read Mem[aa]=90aa
# --------------======= lut.read Mem[ab]=80ab
# --------------======= lut.read Mem[ac]=20ac
# --------------======= lut.read Mem[ad]=80ad
# --------------======= lut.read Mem[ae]=30ae
# --------------======= lut.read Mem[af]=c0af
# --------------======= lut.read Mem[b0]=e0b0
# --------------======= lut.read Mem[b1]=d0b1
# --------------======= lut.read Mem[b2]=90b2
# --------------======= lut.read Mem[b3]=90b3
# --------------======= lut.read Mem[b4]=d0b4
# --------------======= lut.read Mem[b5]=80b5
# --------------======= lut.read Mem[b6]=b0b6
# --------------======= lut.read Mem[b7]=d0b7
# --------------======= lut.read Mem[b8]=60b8
# --------------======= lut.read Mem[b9]=a0b9
# --------------======= lut.read Mem[ba]=f0ba
# --------------======= lut.read Mem[bb]=20bb
# --------------======= lut.read Mem[bc]=80bc
# --------------======= lut.read Mem[bd]=40bd
# --------------======= lut.read Mem[be]=10be
# --------------======= lut.read Mem[bf]=90bf
# --------------======= lut.read Mem[c0]=40c0
# --------------======= lut.read Mem[c1]=20c1
# --------------======= lut.read Mem[c2]=80c2
# --------------======= lut.read Mem[c3]=50c3
# --------------======= lut.read Mem[c4]=c4
# --------------======= lut.read Mem[c5]=d0c5
# --------------======= lut.read Mem[c6]=20c6
# --------------======= lut.read Mem[c7]=c0c7
# --------------======= lut.read Mem[c8]=c0c8
# --------------======= lut.read Mem[c9]=80c9
# --------------======= lut.read Mem[ca]=90ca
# --------------======= lut.read Mem[cb]=d0cb
# --------------======= lut.read Mem[cc]=f0cc
# --------------======= lut.read Mem[cd]=10cd
# --------------======= lut.read Mem[ce]=50ce
# --------------======= lut.read Mem[cf]=80cf
# --------------======= lut.read Mem[d0]=80d0
# --------------======= lut.read Mem[d1]=70d1
# --------------======= lut.read Mem[d2]=d2
# --------------======= lut.read Mem[d3]=20d3
# --------------======= lut.read Mem[d4]=a0d4
# --------------======= lut.read Mem[d5]=10d5
# --------------======= lut.read Mem[d6]=e0d6
# --------------======= lut.read Mem[d7]=70d7
# --------------======= lut.read Mem[d8]=20d8
# --------------======= lut.read Mem[d9]=70d9
# --------------======= lut.read Mem[da]=b0da
# --------------======= lut.read Mem[db]=d0db
# --------------======= lut.read Mem[dc]=20dc
# --------------======= lut.read Mem[dd]=a0dd
# --------------======= lut.read Mem[de]=70de
# --------------======= lut.read Mem[df]=df
# --------------======= lut.read Mem[e0]=b0e0
# --------------======= lut.read Mem[e1]=a0e1
# --------------======= lut.read Mem[e2]=d0e2
# --------------======= lut.read Mem[e3]=c0e3
# --------------======= lut.read Mem[e4]=b0e4
# --------------======= lut.read Mem[e5]=e5
# --------------======= lut.read Mem[e6]=30e6
# --------------======= lut.read Mem[e7]=e7
# --------------======= lut.read Mem[e8]=50e8
# --------------======= lut.read Mem[e9]=c0e9
# --------------======= lut.read Mem[ea]=40ea
# --------------======= lut.read Mem[eb]=d0eb
# --------------======= lut.read Mem[ec]=90ec
# --------------======= lut.read Mem[ed]=50ed
# --------------======= lut.read Mem[ee]=10ee
# --------------======= lut.read Mem[ef]=20ef
# --------------======= lut.read Mem[f0]=10f0
# --------------======= lut.read Mem[f1]=40f1
# --------------======= lut.read Mem[f2]=20f2
# --------------======= lut.read Mem[f3]=70f3
# --------------======= lut.read Mem[f4]=e0f4
# --------------======= lut.read Mem[f5]=30f5
# --------------======= lut.read Mem[f6]=50f6
# --------------======= lut.read Mem[f7]=c0f7
# --------------======= lut.read Mem[f8]=c0f8
# --------------======= lut.read Mem[f9]=60f9
# --------------======= lut.read Mem[fa]=90fa
# --------------======= lut.read Mem[fb]=40fb
# --------------======= lut.read Mem[fc]=b0fc
# --------------======= lut.read Mem[fd]=10fd
# --------------======= lut.read Mem[fe]=90fe
# --------------======= lut.read Mem[ff]=70ff
# Verified
do scripts/1_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 22 2018
# vmap work work 
# Modifying /home/marcelo/vfsd-utopia/uvm.mpf
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:23:43 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_rx.sv 
# -- Compiling module utopia1_atm_rx
# 
# Top level modules:
# 	utopia1_atm_rx
# End time: 16:23:43 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:23:43 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_tx.sv 
# -- Compiling module utopia1_atm_tx
# 
# Top level modules:
# 	utopia1_atm_tx
# End time: 16:23:43 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:23:43 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb/LookupTable.sv 
# -- Compiling package LookupTable_sv_unit
# -- Compiling interface LookupTable
# 
# Top level modules:
# 	--none--
# End time: 16:23:43 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:23:44 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/squat.sv 
# -- Compiling package squat_sv_unit
# -- Compiling module squat
# 
# Top level modules:
# 	squat
# End time: 16:23:44 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:23:44 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/definitions.sv 
# 
# Top level modules:
# 	--none--
# End time: 16:23:44 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:23:44 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/uni_cell.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:23:44 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:23:44 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/repeat_sequence.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:23:44 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:23:44 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/driver.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/driver.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:23:45 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:23:45 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/monitor.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/monitor.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:23:45 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:23:45 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/agent.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/agent.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:23:45 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:23:45 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/scoreboard.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/scoreboard.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:23:46 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:23:46 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/environment.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/environment.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package environment_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 16:23:46 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:23:46 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/teste.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/teste.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package teste_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 16:23:47 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:23:47 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/top.sv 
# ** Note: (vlog-2286) ./src/dut/top.sv(4): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling module squat
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 16:23:47 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:23:48 on May 14,2019, Elapsed time: 0:00:58
# Errors: 0, Warnings: 2
# vsim work.top -coverage "+UVM_VERBOSITY=UVM_HIGH" "+UVM_TESTNAME=teste" 
# Start time: 16:23:48 on May 14,2019
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.teste_sv_unit(fast)
# Loading work.utopia_sv_unit(fast)
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.LookupTable_sv_unit(fast)
# Loading work.squat(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.cpu_ifc(fast)
# Loading work.Utopia(fast)
# ** Warning: (vsim-3764) ./src/tb_uvm/environment.sv(41): Stand-alone call to function 'get' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /teste_sv_unit File: ./src/tb_uvm/teste.sv
# Loading /home/marcelo/mentor/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test teste...
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] End Of Elaboration
# 
# === resource pool ===
# mif [/^.*$/] : (virtual cpu_ifc) /top/mif
# -  
# recording_detail [] : (reg signed[4095:0]) 0
# -  
# recording_detail [] : (int) 0
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_3$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_2$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_1$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_0$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[0]
# -  
# === end of resource pool ===
#  ------------------ SEQUENCER           0 ------------------
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 0: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           0                                                                                                                    0
# VPI: 9a VCI: 711c 
# Sending cell: b9 a7 11 cb 08 02 ec 86 ff d8 27 3d 01 e3 af 95 a3 75 cc e5 a8 1a 71 19 f7 49 88 1f 6d 1f 99 7e 47 2c 44 77 a2 8a c7 a4 dd 1d 05 4b 18 39 77 ed c9 aa 12 21 80 
# --------------- configure_phase!
# Memory: Loading ... 
# CellFwd.FWD[0]=11
# CellFwd.FWD[1]=15
# CellFwd.FWD[2]=4
# CellFwd.FWD[3]=1
# CellFwd.FWD[4]=3
# CellFwd.FWD[5]=1
# CellFwd.FWD[6]=0
# CellFwd.FWD[7]=9
# CellFwd.FWD[8]=2
# CellFwd.FWD[9]=10
# CellFwd.FWD[10]=8
# CellFwd.FWD[11]=6
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 565: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           1                                                                                                                    0
# VPI: 1b VCI: cb65 
# Sending cell: 71 bc b6 50 e7 ce 32 58 f9 0a a5 fa 57 ab 90 92 d5 d5 04 06 59 74 2f 1d d1 75 72 db 25 8a 15 b0 d8 be 4b 45 bd 5a 40 57 ed 8d 04 90 bb 09 53 75 4a 5e 49 1f 7c 
# --------------======= lut.read Mem[9a]=0
# --------------======= lut.read Mem[9a]=0
#  uni.vpi: 154 read     0
#  forward:  0 vpi: 2970
# CellFwd.FWD[12]=2
# CellFwd.FWD[13]=13
# CellFwd.FWD[14]=15
# CellFwd.FWD[15]=1
# CellFwd.FWD[16]=9
# CellFwd.FWD[17]=15
# CellFwd.FWD[18]=11
# CellFwd.FWD[19]=0
# CellFwd.FWD[20]=6
# CellFwd.FWD[21]=11
# CellFwd.FWD[22]=5
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 1145: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           2                                                                                                                    0
# VPI: 18 VCI: 863f 
# Sending cell: 71 88 63 f0 3f d2 40 58 74 a5 2d a0 57 82 26 ed a5 0a 28 0a b9 99 29 22 f7 1b e9 a8 45 2b f9 f6 db 5c f9 08 9e 0a 6d 6d a6 e5 7a 92 2b 89 88 56 c1 a8 8a 90 47 
# CellFwd.FWD[23]=5
# --------------======= lut.read Mem[1b]=0
# --------------======= lut.read Mem[1b]=0
#  uni.vpi:  27 read     0
#  forward:  0 vpi: 1819
# CellFwd.FWD[24]=12
# CellFwd.FWD[25]=11
# CellFwd.FWD[26]=0
# CellFwd.FWD[27]=2
# CellFwd.FWD[28]=13
# CellFwd.FWD[29]=12
# CellFwd.FWD[30]=7
# CellFwd.FWD[31]=12
# CellFwd.FWD[32]=5
# CellFwd.FWD[33]=9
# CellFwd.FWD[34]=8
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 1725: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           3                                                                                                                    0
# VPI: 66 VCI: 0d7f 
# Sending cell: 36 60 d7 fb 73 74 06 03 cd 4b f5 f8 d8 bc 9a 06 06 85 01 25 a5 68 6e 44 69 a3 09 a1 30 94 b8 6a 04 b7 db 54 ff 80 b8 77 d8 be 41 da ed ee b2 af bb 8e e4 d5 31 
# --------------======= lut.read Mem[18]=c018
# --------------======= lut.read Mem[18]=c018
#  uni.vpi:  24 read 49176
#  forward:  0 vpi: 1816
# CellFwd.FWD[35]=5
# CellFwd.FWD[36]=2
# CellFwd.FWD[37]=9
# CellFwd.FWD[38]=0
# CellFwd.FWD[39]=7
# CellFwd.FWD[40]=14
# CellFwd.FWD[41]=4
# CellFwd.FWD[42]=8
# CellFwd.FWD[43]=9
# CellFwd.FWD[44]=1
# CellFwd.FWD[45]=7
# CellFwd.FWD[46]=10
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 2345: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           4                                                                                                                    0
# VPI: c6 VCI: 59f2 
# Sending cell: 6c 65 9f 2f 02 02 b0 7b 62 82 3d 97 e7 23 f9 c8 bb fb e4 cd 51 27 26 54 0c 93 40 0e 53 45 ae bf 51 9c b4 d1 c2 fb 3a cf 24 9c f1 ba b7 75 7a f3 76 8b 98 69 57 
# CellFwd.FWD[47]=3
# --------------======= lut.read Mem[66]=0
# --------------======= lut.read Mem[66]=0
#  uni.vpi: 102 read     0
#  forward:  0 vpi:  870
# CellFwd.FWD[48]=11
# CellFwd.FWD[49]=8
# CellFwd.FWD[50]=3
# CellFwd.FWD[51]=4
# CellFwd.FWD[52]=7
# CellFwd.FWD[53]=13
# CellFwd.FWD[54]=3
# CellFwd.FWD[55]=8
# CellFwd.FWD[56]=2
# CellFwd.FWD[57]=2
# CellFwd.FWD[58]=0
#  ------------------ SEQUENCER           1 ------------------
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 2925: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           0                                                                                                                    0
# VPI: 2a VCI: 1c49 
# Sending cell: 42 a1 c4 9a b7 24 da d3 39 70 99 e5 a3 37 5d 8d dc 0c 66 26 f1 b1 9f b8 5e 93 29 ee 73 06 f4 f7 9e 29 2b 24 6d 21 a5 b8 ac 23 d8 97 26 85 37 f0 4b ec 06 1b 2f 
# --------------======= lut.read Mem[c6]=0
# --------------======= lut.read Mem[c6]=0
#  uni.vpi: 198 read     0
#  forward:  0 vpi: 1734
# CellFwd.FWD[59]=1
# CellFwd.FWD[60]=12
# CellFwd.FWD[61]=11
# CellFwd.FWD[62]=15
# CellFwd.FWD[63]=5
# CellFwd.FWD[64]=6
# CellFwd.FWD[65]=6
# CellFwd.FWD[66]=3
# CellFwd.FWD[67]=10
# CellFwd.FWD[68]=11
# CellFwd.FWD[69]=15
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 3465: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           1                                                                                                                    0
# VPI: 3a VCI: 3851 
# Sending cell: 33 a3 85 18 8c 1f b2 34 17 55 b5 55 f6 14 c4 a5 5b 9c c3 87 6f 31 67 4b f3 d5 43 ad 55 c8 98 af 18 03 62 d1 c4 8a 06 04 af b4 0b 57 38 db f7 1c 7a 81 77 a2 57 
# --------------======= lut.read Mem[2a]=802a
# --------------======= lut.read Mem[2a]=802a
#  uni.vpi:  42 read 32810
#  forward:  0 vpi: 1066
# CellFwd.FWD[70]=11
# CellFwd.FWD[71]=4
# CellFwd.FWD[72]=10
# CellFwd.FWD[73]=0
# CellFwd.FWD[74]=13
# CellFwd.FWD[75]=11
# CellFwd.FWD[76]=1
# CellFwd.FWD[77]=8
# CellFwd.FWD[78]=1
# CellFwd.FWD[79]=1
# CellFwd.FWD[80]=15
# CellFwd.FWD[81]=5
# CellFwd.FWD[82]=6
# CellFwd.FWD[83]=5
# CellFwd.FWD[84]=4
# CellFwd.FWD[85]=0
# CellFwd.FWD[86]=4
# CellFwd.FWD[87]=0
# CellFwd.FWD[88]=10
# CellFwd.FWD[89]=2
# CellFwd.FWD[90]=2
# CellFwd.FWD[91]=3
# CellFwd.FWD[92]=5
# CellFwd.FWD[93]=0
# CellFwd.FWD[94]=14
# CellFwd.FWD[95]=9
# CellFwd.FWD[96]=5
# CellFwd.FWD[97]=2
# CellFwd.FWD[98]=13
# CellFwd.FWD[99]=14
# CellFwd.FWD[100]=6
# CellFwd.FWD[101]=15
# CellFwd.FWD[102]=14
# CellFwd.FWD[103]=9
# CellFwd.FWD[104]=2
# CellFwd.FWD[105]=15
# CellFwd.FWD[106]=6
# CellFwd.FWD[107]=0
# CellFwd.FWD[108]=0
# CellFwd.FWD[109]=14
# CellFwd.FWD[110]=4
# CellFwd.FWD[111]=12
# CellFwd.FWD[112]=9
# CellFwd.FWD[113]=9
# CellFwd.FWD[114]=9
# CellFwd.FWD[115]=6
# CellFwd.FWD[116]=0
# CellFwd.FWD[117]=13
# CellFwd.FWD[118]=14
# CellFwd.FWD[119]=3
# CellFwd.FWD[120]=1
# CellFwd.FWD[121]=1
# CellFwd.FWD[122]=3
# CellFwd.FWD[123]=2
# CellFwd.FWD[124]=6
# CellFwd.FWD[125]=6
# CellFwd.FWD[126]=5
# CellFwd.FWD[127]=14
# CellFwd.FWD[128]=15
# CellFwd.FWD[129]=5
# CellFwd.FWD[130]=5
# CellFwd.FWD[131]=4
# CellFwd.FWD[132]=4
# CellFwd.FWD[133]=14
# CellFwd.FWD[134]=11
# CellFwd.FWD[135]=8
# CellFwd.FWD[136]=3
# CellFwd.FWD[137]=11
# CellFwd.FWD[138]=4
# CellFwd.FWD[139]=6
# CellFwd.FWD[140]=9
# CellFwd.FWD[141]=8
# CellFwd.FWD[142]=0
# CellFwd.FWD[143]=5
# CellFwd.FWD[144]=12
# CellFwd.FWD[145]=15
# CellFwd.FWD[146]=0
# CellFwd.FWD[147]=14
# CellFwd.FWD[148]=12
# CellFwd.FWD[149]=9
# CellFwd.FWD[150]=5
# CellFwd.FWD[151]=6
# CellFwd.FWD[152]=2
# CellFwd.FWD[153]=10
# CellFwd.FWD[154]=6
# CellFwd.FWD[155]=14
# CellFwd.FWD[156]=13
# CellFwd.FWD[157]=10
# CellFwd.FWD[158]=0
# CellFwd.FWD[159]=5
# CellFwd.FWD[160]=13
# CellFwd.FWD[161]=8
# CellFwd.FWD[162]=3
# CellFwd.FWD[163]=5
# CellFwd.FWD[164]=8
# CellFwd.FWD[165]=9
# CellFwd.FWD[166]=12
# CellFwd.FWD[167]=6
# CellFwd.FWD[168]=0
# CellFwd.FWD[169]=15
# CellFwd.FWD[170]=9
# CellFwd.FWD[171]=8
# CellFwd.FWD[172]=2
# CellFwd.FWD[173]=8
# CellFwd.FWD[174]=3
# CellFwd.FWD[175]=12
# CellFwd.FWD[176]=14
# CellFwd.FWD[177]=13
# CellFwd.FWD[178]=9
# CellFwd.FWD[179]=9
# CellFwd.FWD[180]=13
# CellFwd.FWD[181]=8
# CellFwd.FWD[182]=11
# CellFwd.FWD[183]=13
# CellFwd.FWD[184]=6
# CellFwd.FWD[185]=10
# CellFwd.FWD[186]=15
# CellFwd.FWD[187]=2
# CellFwd.FWD[188]=8
# CellFwd.FWD[189]=4
# CellFwd.FWD[190]=1
# CellFwd.FWD[191]=9
# CellFwd.FWD[192]=4
# CellFwd.FWD[193]=2
# CellFwd.FWD[194]=8
# CellFwd.FWD[195]=5
# CellFwd.FWD[196]=0
# CellFwd.FWD[197]=13
# CellFwd.FWD[198]=2
# CellFwd.FWD[199]=12
# CellFwd.FWD[200]=12
# CellFwd.FWD[201]=8
# CellFwd.FWD[202]=9
# CellFwd.FWD[203]=13
# CellFwd.FWD[204]=15
# CellFwd.FWD[205]=1
# CellFwd.FWD[206]=5
# CellFwd.FWD[207]=8
# CellFwd.FWD[208]=8
# CellFwd.FWD[209]=7
# CellFwd.FWD[210]=0
# CellFwd.FWD[211]=2
# CellFwd.FWD[212]=10
# CellFwd.FWD[213]=1
# CellFwd.FWD[214]=14
# CellFwd.FWD[215]=7
# CellFwd.FWD[216]=2
# CellFwd.FWD[217]=7
# CellFwd.FWD[218]=11
# CellFwd.FWD[219]=13
# CellFwd.FWD[220]=2
# CellFwd.FWD[221]=10
# CellFwd.FWD[222]=7
# CellFwd.FWD[223]=0
# CellFwd.FWD[224]=11
# CellFwd.FWD[225]=10
# CellFwd.FWD[226]=13
# CellFwd.FWD[227]=12
# CellFwd.FWD[228]=11
# CellFwd.FWD[229]=0
# CellFwd.FWD[230]=3
# CellFwd.FWD[231]=0
# CellFwd.FWD[232]=5
# CellFwd.FWD[233]=12
# CellFwd.FWD[234]=4
# CellFwd.FWD[235]=13
# CellFwd.FWD[236]=9
# CellFwd.FWD[237]=5
# CellFwd.FWD[238]=1
# CellFwd.FWD[239]=2
# CellFwd.FWD[240]=1
# CellFwd.FWD[241]=4
# CellFwd.FWD[242]=2
# CellFwd.FWD[243]=7
# CellFwd.FWD[244]=14
# CellFwd.FWD[245]=3
# CellFwd.FWD[246]=5
# CellFwd.FWD[247]=12
# CellFwd.FWD[248]=12
# CellFwd.FWD[249]=6
# CellFwd.FWD[250]=9
# CellFwd.FWD[251]=4
# CellFwd.FWD[252]=11
# CellFwd.FWD[253]=1
# CellFwd.FWD[254]=9
# CellFwd.FWD[255]=7
# Verifying ...--------------======= lut.read Mem[0]=b000
# --------------======= lut.read Mem[1]=f001
# --------------======= lut.read Mem[2]=4002
# --------------======= lut.read Mem[3]=1003
# --------------======= lut.read Mem[4]=3004
# --------------======= lut.read Mem[5]=1005
# --------------======= lut.read Mem[6]=6
# --------------======= lut.read Mem[7]=9007
# --------------======= lut.read Mem[8]=2008
# --------------======= lut.read Mem[9]=a009
# --------------======= lut.read Mem[a]=800a
# --------------======= lut.read Mem[b]=600b
# --------------======= lut.read Mem[c]=200c
# --------------======= lut.read Mem[d]=d00d
# --------------======= lut.read Mem[e]=f00e
# --------------======= lut.read Mem[f]=100f
# --------------======= lut.read Mem[10]=9010
# --------------======= lut.read Mem[11]=f011
# --------------======= lut.read Mem[12]=b012
# --------------======= lut.read Mem[13]=13
# --------------======= lut.read Mem[14]=6014
# --------------======= lut.read Mem[15]=b015
# --------------======= lut.read Mem[16]=5016
# --------------======= lut.read Mem[17]=5017
# --------------======= lut.read Mem[18]=c018
# --------------======= lut.read Mem[19]=b019
# --------------======= lut.read Mem[1a]=1a
# --------------======= lut.read Mem[1b]=201b
# --------------======= lut.read Mem[1c]=d01c
# --------------======= lut.read Mem[1d]=c01d
# --------------======= lut.read Mem[1e]=701e
# --------------======= lut.read Mem[1f]=c01f
# --------------======= lut.read Mem[20]=5020
# --------------======= lut.read Mem[21]=9021
# --------------======= lut.read Mem[22]=8022
# --------------======= lut.read Mem[23]=5023
# --------------======= lut.read Mem[24]=2024
# --------------======= lut.read Mem[25]=9025
# --------------======= lut.read Mem[26]=26
# --------------======= lut.read Mem[27]=7027
# --------------======= lut.read Mem[28]=e028
# --------------======= lut.read Mem[29]=4029
# --------------======= lut.read Mem[2a]=802a
# --------------======= lut.read Mem[2b]=902b
# --------------======= lut.read Mem[2c]=102c
# --------------======= lut.read Mem[2d]=702d
# --------------======= lut.read Mem[2e]=a02e
# --------------======= lut.read Mem[2f]=302f
# --------------======= lut.read Mem[30]=b030
# --------------======= lut.read Mem[31]=8031
# --------------======= lut.read Mem[32]=3032
# --------------======= lut.read Mem[33]=4033
# --------------======= lut.read Mem[34]=7034
# --------------======= lut.read Mem[35]=d035
# --------------======= lut.read Mem[36]=3036
# --------------======= lut.read Mem[37]=8037
# --------------======= lut.read Mem[38]=2038
# --------------======= lut.read Mem[39]=2039
# --------------======= lut.read Mem[3a]=3a
# --------------======= lut.read Mem[3b]=103b
# --------------======= lut.read Mem[3c]=c03c
# --------------======= lut.read Mem[3d]=b03d
# --------------======= lut.read Mem[3e]=f03e
# --------------======= lut.read Mem[3f]=503f
# --------------======= lut.read Mem[40]=6040
# --------------======= lut.read Mem[41]=6041
# --------------======= lut.read Mem[42]=3042
# --------------======= lut.read Mem[43]=a043
# --------------======= lut.read Mem[44]=b044
# --------------======= lut.read Mem[45]=f045
# --------------======= lut.read Mem[46]=b046
# --------------======= lut.read Mem[47]=4047
# --------------======= lut.read Mem[48]=a048
# --------------======= lut.read Mem[49]=49
# --------------======= lut.read Mem[4a]=d04a
# --------------======= lut.read Mem[4b]=b04b
# --------------======= lut.read Mem[4c]=104c
# --------------======= lut.read Mem[4d]=804d
# --------------======= lut.read Mem[4e]=104e
# --------------======= lut.read Mem[4f]=104f
# --------------======= lut.read Mem[50]=f050
# --------------======= lut.read Mem[51]=5051
# --------------======= lut.read Mem[52]=6052
# --------------======= lut.read Mem[53]=5053
# --------------======= lut.read Mem[54]=4054
# --------------======= lut.read Mem[55]=55
# --------------======= lut.read Mem[56]=4056
# --------------======= lut.read Mem[57]=57
# --------------======= lut.read Mem[58]=a058
# --------------======= lut.read Mem[59]=2059
# --------------======= lut.read Mem[5a]=205a
# --------------======= lut.read Mem[5b]=305b
# --------------======= lut.read Mem[5c]=505c
# --------------======= lut.read Mem[5d]=5d
# --------------======= lut.read Mem[5e]=e05e
# --------------======= lut.read Mem[5f]=905f
# --------------======= lut.read Mem[60]=5060
# --------------======= lut.read Mem[61]=2061
# --------------======= lut.read Mem[62]=d062
# --------------======= lut.read Mem[63]=e063
# --------------======= lut.read Mem[64]=6064
# --------------======= lut.read Mem[65]=f065
# --------------======= lut.read Mem[66]=e066
# --------------======= lut.read Mem[67]=9067
# --------------======= lut.read Mem[68]=2068
# --------------======= lut.read Mem[69]=f069
# --------------======= lut.read Mem[6a]=606a
# --------------======= lut.read Mem[6b]=6b
# --------------======= lut.read Mem[6c]=6c
# --------------======= lut.read Mem[6d]=e06d
# --------------======= lut.read Mem[6e]=406e
# --------------======= lut.read Mem[6f]=c06f
# --------------======= lut.read Mem[70]=9070
# --------------======= lut.read Mem[71]=9071
# --------------======= lut.read Mem[72]=9072
# --------------======= lut.read Mem[73]=6073
# --------------======= lut.read Mem[74]=74
# --------------======= lut.read Mem[75]=d075
# --------------======= lut.read Mem[76]=e076
# --------------======= lut.read Mem[77]=3077
# --------------======= lut.read Mem[78]=1078
# --------------======= lut.read Mem[79]=1079
# --------------======= lut.read Mem[7a]=307a
# --------------======= lut.read Mem[7b]=207b
# --------------======= lut.read Mem[7c]=607c
# --------------======= lut.read Mem[7d]=607d
# --------------======= lut.read Mem[7e]=507e
# --------------======= lut.read Mem[7f]=e07f
# --------------======= lut.read Mem[80]=f080
# --------------======= lut.read Mem[81]=5081
# --------------======= lut.read Mem[82]=5082
# --------------======= lut.read Mem[83]=4083
# --------------======= lut.read Mem[84]=4084
# --------------======= lut.read Mem[85]=e085
# --------------======= lut.read Mem[86]=b086
# --------------======= lut.read Mem[87]=8087
# --------------======= lut.read Mem[88]=3088
# --------------======= lut.read Mem[89]=b089
# --------------======= lut.read Mem[8a]=408a
# --------------======= lut.read Mem[8b]=608b
# --------------======= lut.read Mem[8c]=908c
# --------------======= lut.read Mem[8d]=808d
# --------------======= lut.read Mem[8e]=8e
# --------------======= lut.read Mem[8f]=508f
# --------------======= lut.read Mem[90]=c090
# --------------======= lut.read Mem[91]=f091
# --------------======= lut.read Mem[92]=92
# --------------======= lut.read Mem[93]=e093
# --------------======= lut.read Mem[94]=c094
# --------------======= lut.read Mem[95]=9095
# --------------======= lut.read Mem[96]=5096
# --------------======= lut.read Mem[97]=6097
# --------------======= lut.read Mem[98]=2098
# --------------======= lut.read Mem[99]=a099
# --------------======= lut.read Mem[9a]=609a
# --------------======= lut.read Mem[9b]=e09b
# --------------======= lut.read Mem[9c]=d09c
# --------------======= lut.read Mem[9d]=a09d
# --------------======= lut.read Mem[9e]=9e
# --------------======= lut.read Mem[9f]=509f
# --------------======= lut.read Mem[a0]=d0a0
# --------------======= lut.read Mem[a1]=80a1
# --------------======= lut.read Mem[a2]=30a2
# --------------======= lut.read Mem[a3]=50a3
# --------------======= lut.read Mem[a4]=80a4
# --------------======= lut.read Mem[a5]=90a5
# --------------======= lut.read Mem[a6]=c0a6
# --------------======= lut.read Mem[a7]=60a7
# --------------======= lut.read Mem[a8]=a8
# --------------======= lut.read Mem[a9]=f0a9
# --------------======= lut.read Mem[aa]=90aa
# --------------======= lut.read Mem[ab]=80ab
# --------------======= lut.read Mem[ac]=20ac
# --------------======= lut.read Mem[ad]=80ad
# --------------======= lut.read Mem[ae]=30ae
# --------------======= lut.read Mem[af]=c0af
# --------------======= lut.read Mem[b0]=e0b0
# --------------======= lut.read Mem[b1]=d0b1
# --------------======= lut.read Mem[b2]=90b2
# --------------======= lut.read Mem[b3]=90b3
# --------------======= lut.read Mem[b4]=d0b4
# --------------======= lut.read Mem[b5]=80b5
# --------------======= lut.read Mem[b6]=b0b6
# --------------======= lut.read Mem[b7]=d0b7
# --------------======= lut.read Mem[b8]=60b8
# --------------======= lut.read Mem[b9]=a0b9
# --------------======= lut.read Mem[ba]=f0ba
# --------------======= lut.read Mem[bb]=20bb
# --------------======= lut.read Mem[bc]=80bc
# --------------======= lut.read Mem[bd]=40bd
# --------------======= lut.read Mem[be]=10be
# --------------======= lut.read Mem[bf]=90bf
# --------------======= lut.read Mem[c0]=40c0
# --------------======= lut.read Mem[c1]=20c1
# --------------======= lut.read Mem[c2]=80c2
# --------------======= lut.read Mem[c3]=50c3
# --------------======= lut.read Mem[c4]=c4
# --------------======= lut.read Mem[c5]=d0c5
# --------------======= lut.read Mem[c6]=20c6
# --------------======= lut.read Mem[c7]=c0c7
# --------------======= lut.read Mem[c8]=c0c8
# --------------======= lut.read Mem[c9]=80c9
# --------------======= lut.read Mem[ca]=90ca
# --------------======= lut.read Mem[cb]=d0cb
# --------------======= lut.read Mem[cc]=f0cc
# --------------======= lut.read Mem[cd]=10cd
# --------------======= lut.read Mem[ce]=50ce
# --------------======= lut.read Mem[cf]=80cf
# --------------======= lut.read Mem[d0]=80d0
# --------------======= lut.read Mem[d1]=70d1
# --------------======= lut.read Mem[d2]=d2
# --------------======= lut.read Mem[d3]=20d3
# --------------======= lut.read Mem[d4]=a0d4
# --------------======= lut.read Mem[d5]=10d5
# --------------======= lut.read Mem[d6]=e0d6
# --------------======= lut.read Mem[d7]=70d7
# --------------======= lut.read Mem[d8]=20d8
# --------------======= lut.read Mem[d9]=70d9
# --------------======= lut.read Mem[da]=b0da
# --------------======= lut.read Mem[db]=d0db
# --------------======= lut.read Mem[dc]=20dc
# --------------======= lut.read Mem[dd]=a0dd
# --------------======= lut.read Mem[de]=70de
# --------------======= lut.read Mem[df]=df
# --------------======= lut.read Mem[e0]=b0e0
# --------------======= lut.read Mem[e1]=a0e1
# --------------======= lut.read Mem[e2]=d0e2
# --------------======= lut.read Mem[e3]=c0e3
# --------------======= lut.read Mem[e4]=b0e4
# --------------======= lut.read Mem[e5]=e5
# --------------======= lut.read Mem[e6]=30e6
# --------------======= lut.read Mem[e7]=e7
# --------------======= lut.read Mem[e8]=50e8
# --------------======= lut.read Mem[e9]=c0e9
# --------------======= lut.read Mem[ea]=40ea
# --------------======= lut.read Mem[eb]=d0eb
# --------------======= lut.read Mem[ec]=90ec
# --------------======= lut.read Mem[ed]=50ed
# --------------======= lut.read Mem[ee]=10ee
# --------------======= lut.read Mem[ef]=20ef
# --------------======= lut.read Mem[f0]=10f0
# --------------======= lut.read Mem[f1]=40f1
# --------------======= lut.read Mem[f2]=20f2
# --------------======= lut.read Mem[f3]=70f3
# --------------======= lut.read Mem[f4]=e0f4
# --------------======= lut.read Mem[f5]=30f5
# --------------======= lut.read Mem[f6]=50f6
# --------------======= lut.read Mem[f7]=c0f7
# --------------======= lut.read Mem[f8]=c0f8
# --------------======= lut.read Mem[f9]=60f9
# --------------======= lut.read Mem[fa]=90fa
# --------------======= lut.read Mem[fb]=40fb
# --------------======= lut.read Mem[fc]=b0fc
# --------------======= lut.read Mem[fd]=10fd
# --------------======= lut.read Mem[fe]=90fe
# --------------======= lut.read Mem[ff]=70ff
# Verified
# Causality operation skipped due to absence of debug database file
run
do scripts/1_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 22 2018
# vmap work work 
# Modifying /home/marcelo/vfsd-utopia/uvm.mpf
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:27:18 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_rx.sv 
# -- Compiling module utopia1_atm_rx
# 
# Top level modules:
# 	utopia1_atm_rx
# End time: 16:27:18 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:27:18 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_tx.sv 
# -- Compiling module utopia1_atm_tx
# 
# Top level modules:
# 	utopia1_atm_tx
# End time: 16:27:18 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:27:18 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb/LookupTable.sv 
# -- Compiling package LookupTable_sv_unit
# -- Compiling interface LookupTable
# 
# Top level modules:
# 	--none--
# End time: 16:27:18 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:27:18 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/squat.sv 
# -- Compiling package squat_sv_unit
# -- Compiling module squat
# 
# Top level modules:
# 	squat
# End time: 16:27:18 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:27:18 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/definitions.sv 
# 
# Top level modules:
# 	--none--
# End time: 16:27:18 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:27:18 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/uni_cell.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:27:18 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:27:18 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/repeat_sequence.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:27:19 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:27:19 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/driver.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/driver.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:27:19 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:27:19 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/monitor.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/monitor.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:27:19 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:27:19 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/agent.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/agent.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:27:19 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:27:19 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/scoreboard.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/scoreboard.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:27:20 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:27:20 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/environment.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/environment.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package environment_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 16:27:20 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:27:20 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/teste.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/teste.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package teste_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 16:27:21 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:27:21 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/top.sv 
# ** Note: (vlog-2286) ./src/dut/top.sv(4): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling module squat
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 16:27:21 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:27:22 on May 14,2019, Elapsed time: 0:03:34
# Errors: 0, Warnings: 3
# vsim work.top -coverage "+UVM_VERBOSITY=UVM_HIGH" "+UVM_TESTNAME=teste" 
# Start time: 16:27:22 on May 14,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.teste_sv_unit(fast)
# Loading work.utopia_sv_unit(fast)
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.LookupTable_sv_unit(fast)
# Loading work.squat(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.cpu_ifc(fast)
# Loading work.Utopia(fast)
# ** Warning: (vsim-3764) ./src/tb_uvm/environment.sv(41): Stand-alone call to function 'get' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /teste_sv_unit File: ./src/tb_uvm/teste.sv
# Loading /home/marcelo/mentor/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test teste...
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] End Of Elaboration
# 
# === resource pool ===
# mif [/^.*$/] : (virtual cpu_ifc) /top/mif
# -  
# recording_detail [] : (reg signed[4095:0]) 0
# -  
# recording_detail [] : (int) 0
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_3$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_2$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_1$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_0$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[0]
# -  
# === end of resource pool ===
#  ------------------ SEQUENCER           0 ------------------
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 0: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           0                                                                                                                    0
# VPI: 9a VCI: 711c 
# Sending cell: b9 a7 11 cb 08 02 ec 86 ff d8 27 3d 01 e3 af 95 a3 75 cc e5 a8 1a 71 19 f7 49 88 1f 6d 1f 99 7e 47 2c 44 77 a2 8a c7 a4 dd 1d 05 4b 18 39 77 ed c9 aa 12 21 80 
# --------------- configure_phase!
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 565: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           1                                                                                                                    0
# VPI: 1b VCI: cb65 
# Sending cell: 71 bc b6 50 e7 ce 32 58 f9 0a a5 fa 57 ab 90 92 d5 d5 04 06 59 74 2f 1d d1 75 72 db 25 8a 15 b0 d8 be 4b 45 bd 5a 40 57 ed 8d 04 90 bb 09 53 75 4a 5e 49 1f 7c 
# --------------======= lut.read Mem[9a]=0
# --------------======= lut.read Mem[9a]=0
#  uni.vpi: 154 read     0
#  forward:  0 vpi: 2970
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 1145: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           2                                                                                                                    0
# VPI: 18 VCI: 863f 
# Sending cell: 71 88 63 f0 3f d2 40 58 74 a5 2d a0 57 82 26 ed a5 0a 28 0a b9 99 29 22 f7 1b e9 a8 45 2b f9 f6 db 5c f9 08 9e 0a 6d 6d a6 e5 7a 92 2b 89 88 56 c1 a8 8a 90 47 
# --------------======= lut.read Mem[1b]=0
# --------------======= lut.read Mem[1b]=0
#  uni.vpi:  27 read     0
#  forward:  0 vpi: 1819
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 1725: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           3                                                                                                                    0
# VPI: 66 VCI: 0d7f 
# Sending cell: 36 60 d7 fb 73 74 06 03 cd 4b f5 f8 d8 bc 9a 06 06 85 01 25 a5 68 6e 44 69 a3 09 a1 30 94 b8 6a 04 b7 db 54 ff 80 b8 77 d8 be 41 da ed ee b2 af bb 8e e4 d5 31 
# --------------======= lut.read Mem[18]=0
# --------------======= lut.read Mem[18]=0
#  uni.vpi:  24 read     0
#  forward:  0 vpi: 1816
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 2305: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           4                                                                                                                    0
# VPI: c6 VCI: 59f2 
# Sending cell: 6c 65 9f 2f 02 02 b0 7b 62 82 3d 97 e7 23 f9 c8 bb fb e4 cd 51 27 26 54 0c 93 40 0e 53 45 ae bf 51 9c b4 d1 c2 fb 3a cf 24 9c f1 ba b7 75 7a f3 76 8b 98 69 57 
# --------------======= lut.read Mem[66]=0
# --------------======= lut.read Mem[66]=0
#  uni.vpi: 102 read     0
#  forward:  0 vpi:  870
#  ------------------ SEQUENCER           1 ------------------
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 2885: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           0                                                                                                                    0
# VPI: 2a VCI: 1c49 
# Sending cell: 42 a1 c4 9a b7 24 da d3 39 70 99 e5 a3 37 5d 8d dc 0c 66 26 f1 b1 9f b8 5e 93 29 ee 73 06 f4 f7 9e 29 2b 24 6d 21 a5 b8 ac 23 d8 97 26 85 37 f0 4b ec 06 1b 2f 
# --------------======= lut.read Mem[c6]=0
# --------------======= lut.read Mem[c6]=0
#  uni.vpi: 198 read     0
#  forward:  0 vpi: 1734
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 3425: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           1                                                                                                                    0
# VPI: 3a VCI: 3851 
# Sending cell: 33 a3 85 18 8c 1f b2 34 17 55 b5 55 f6 14 c4 a5 5b 9c c3 87 6f 31 67 4b f3 d5 43 ad 55 c8 98 af 18 03 62 d1 c4 8a 06 04 af b4 0b 57 38 db f7 1c 7a 81 77 a2 57 
# --------------======= lut.read Mem[2a]=0
# --------------======= lut.read Mem[2a]=0
#  uni.vpi:  42 read     0
#  forward:  0 vpi: 1066
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 4005: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           2                                                                                                                    0
# VPI: 25 VCI: 9f39 
# Sending cell: c2 59 f3 97 0a 00 64 07 41 9c 5b 68 71 1c 72 7f 22 28 cc c7 cd d9 55 c9 26 4e 8c e5 8e 3a 20 4b 54 21 98 35 3f 9f 90 c4 3d f1 30 fe 2d 52 91 d6 ac 14 a7 04 d5 
# --------------======= lut.read Mem[3a]=0
# --------------======= lut.read Mem[3a]=0
#  uni.vpi:  58 read     0
#  forward:  0 vpi:  826
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 4585: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           3                                                                                                                    0
# VPI: 29 VCI: bc57 
# Sending cell: a2 9b c5 70 38 4f 9d 64 51 c2 56 1b 00 a7 1a 44 23 5a 11 7b 2b 96 8d fd 98 34 25 b7 67 05 49 65 14 e1 86 2e 35 af 1c 05 66 11 b2 f1 77 6b 9a 40 25 ad 71 c7 f6 
# --------------======= lut.read Mem[25]=0
# --------------======= lut.read Mem[25]=0
#  uni.vpi:  37 read     0
#  forward:  0 vpi: 3109
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 5165: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           4                                                                                                                    0
# VPI: 6a VCI: eef7 
# Sending cell: 46 ae ef 74 15 ab d9 bc 68 40 72 91 7d f5 50 ac a6 b1 3e fe 08 4b 74 a7 ab 32 1b a2 6c 3e 08 e0 ab a3 a1 ee cf d5 42 1c 91 7a 9b d9 64 8a 63 8b 80 44 f1 d9 37 
# --------------======= lut.read Mem[29]=0
# --------------======= lut.read Mem[29]=0
#  uni.vpi:  41 read     0
#  forward:  0 vpi: 2601
#  ------------------ SEQUENCER           2 ------------------
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 5745: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           0                                                                                                                    0
# VPI: c0 VCI: 40e7 
# Sending cell: ec 04 0e 7c d7 0e c4 68 18 0b f7 90 83 83 99 13 39 22 79 2a e4 cb e6 5c 36 28 4e 66 cd 87 f0 90 56 2a 7f c4 84 b9 84 ff 73 56 ce 75 ed f3 2f 36 ae 48 0d 72 17 
# --------------======= lut.read Mem[6a]=0
# --------------======= lut.read Mem[6a]=0
#  uni.vpi: 106 read     0
#  forward:  0 vpi: 1130
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 6285: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           1                                                                                                                    0
# VPI: 64 VCI: 248a 
# Sending cell: 06 42 48 a8 d3 e6 6d 42 b9 56 1b bd 9f f3 00 ed a2 8c 6a e8 b3 13 c1 95 23 3b e3 3c 04 f1 93 3f f2 bd 31 c5 8c c2 f5 4a 0d 5f 81 e5 05 0c 3a 08 4b b3 fb 80 ef 
# --------------======= lut.read Mem[c0]=0
# --------------======= lut.read Mem[c0]=0
#  uni.vpi: 192 read     0
#  forward:  0 vpi: 3776
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 6865: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           2                                                                                                                    0
# VPI: aa VCI: f12d 
# Sending cell: ea af 12 d7 f4 83 f5 e7 45 49 f4 e2 9a 8a 46 06 b2 b5 eb 76 4b e5 74 2b ef ab 5a 91 39 93 e4 4c 9e 23 34 72 85 33 6a d4 5a 43 56 f3 0a 67 43 6c c6 74 c9 3c 17 
# --------------======= lut.read Mem[64]=0
# --------------======= lut.read Mem[64]=0
#  uni.vpi: 100 read     0
#  forward:  0 vpi:  100
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 7445: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           3                                                                                                                    0
# VPI: 0b VCI: b967 
# Sending cell: 50 bb 96 7b 56 88 9e b3 70 26 91 15 31 3d 12 63 b8 9b 95 13 91 5b 79 c5 09 a8 cf 10 0a 81 ae ac 74 c6 d9 98 a4 9e ce c0 e4 b7 b3 73 0f 28 04 78 81 da 8e 4b 3e 
# --------------======= lut.read Mem[aa]=0
# --------------======= lut.read Mem[aa]=0
#  uni.vpi: 170 read     0
#  forward:  0 vpi: 3754
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 8025: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           4                                                                                                                    0
# VPI: 5a VCI: 6219 
# Sending cell: d5 a6 21 9d 82 d8 8e cb 0a c1 59 a1 94 53 2a 1f 26 0e db 16 b4 c9 77 9f af ce 79 98 06 78 e5 a1 b4 83 87 9b 1f 5f a7 7d b5 d2 d0 2a 0f 45 23 48 07 81 18 1d 6a 
# --------------======= lut.read Mem[b]=0
# --------------======= lut.read Mem[b]=0
#  uni.vpi:  11 read     0
#  forward:  0 vpi: 1291
#  ------------------ SEQUENCER           3 ------------------
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 8605: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           0                                                                                                                    0
# VPI: 3f VCI: 0d7a 
# Sending cell: 23 f0 d7 a9 4a e1 29 15 1c 46 05 f7 ed 1a b1 08 bc 96 35 f6 cc a5 61 1c 24 82 3c 56 f2 69 91 b6 02 ba ea eb ea a7 27 ab 3e 31 e9 fe ab 5f 32 0d 31 37 66 ad 26 
# --------------======= lut.read Mem[5a]=0
# --------------======= lut.read Mem[5a]=0
#  uni.vpi:  90 read     0
#  forward:  0 vpi: 3418
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 9145: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           1                                                                                                                    0
# VPI: 56 VCI: 4468 
# Sending cell: c5 64 46 83 7a 94 f2 a1 ef 80 14 1f 47 c3 f6 99 05 2a 73 f4 d4 bf 88 7c c5 86 c4 67 06 81 ab b7 02 f6 31 49 f2 cf db b8 f9 54 c1 0c 3e 4c 7f 9c e8 18 dd 11 d0 
# --------------======= lut.read Mem[3f]=0
# --------------======= lut.read Mem[3f]=0
#  uni.vpi:  63 read     0
#  forward:  0 vpi:  575
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 9725: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           2                                                                                                                    0
# VPI: dd VCI: f00d 
# Sending cell: 8d df 00 dd ef 01 08 ac b5 e1 78 b1 db 5d 68 57 91 fe 1d b2 7e 5c 5e bf a6 8d be 84 04 00 27 8a 90 4d 4b 65 9a cf a3 73 ba 9c 6e 30 28 df ac 91 34 c9 a0 03 14 
# --------------======= lut.read Mem[56]=0
# --------------======= lut.read Mem[56]=0
#  uni.vpi:  86 read     0
#  forward:  0 vpi: 3158
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 10305: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           3                                                                                                                    0
# VPI: d7 VCI: fe11 
# Sending cell: 3d 7f e1 10 04 1a 25 67 67 1f c8 ef 48 56 b5 e5 e7 65 cf f6 ce e3 57 67 ad e7 61 79 13 6d 7b 77 1d 3c f2 c1 d3 d5 21 55 16 27 2e c7 d9 76 7d 44 60 6d be 4b 5c 
# --------------======= lut.read Mem[dd]=0
# --------------======= lut.read Mem[dd]=0
#  uni.vpi: 221 read     0
#  forward:  0 vpi: 2269
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 10885: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           4                                                                                                                    0
# VPI: ba VCI: ae18 
# Sending cell: eb aa e1 82 a5 0e 93 b7 69 f6 11 30 7f d3 ab 70 60 45 a7 14 58 f4 ee 39 29 74 e3 67 49 f0 1d 6e ed f9 20 90 58 c5 c2 b6 75 77 ea c1 9b 4b a6 cc 1f 51 8e 92 11 
# --------------======= lut.read Mem[d7]=0
# --------------======= lut.read Mem[d7]=0
#  uni.vpi: 215 read     0
#  forward:  0 vpi:  983
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 11465: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   25
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     3
# [RNTST]     1
# [TEST_DONE]     1
# [UNI_SEQUENCE]    20
# ** Note: $finish    : /home/marcelo/mentor/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 11465 ns  Iteration: 62  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/marcelo/mentor/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
do scripts/1_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 22 2018
# vmap work work 
# Modifying /home/marcelo/vfsd-utopia/uvm.mpf
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:27:41 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_rx.sv 
# -- Compiling module utopia1_atm_rx
# 
# Top level modules:
# 	utopia1_atm_rx
# End time: 16:27:41 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:27:41 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_tx.sv 
# -- Compiling module utopia1_atm_tx
# 
# Top level modules:
# 	utopia1_atm_tx
# End time: 16:27:41 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:27:41 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb/LookupTable.sv 
# -- Compiling package LookupTable_sv_unit
# -- Compiling interface LookupTable
# 
# Top level modules:
# 	--none--
# End time: 16:27:41 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:27:41 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/squat.sv 
# -- Compiling package squat_sv_unit
# -- Compiling module squat
# 
# Top level modules:
# 	squat
# End time: 16:27:41 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:27:41 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/definitions.sv 
# 
# Top level modules:
# 	--none--
# End time: 16:27:41 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:27:42 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/uni_cell.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:27:42 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:27:42 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/repeat_sequence.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:27:42 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:27:42 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/driver.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/driver.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:27:42 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:27:42 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/monitor.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/monitor.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:27:43 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:27:43 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/agent.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/agent.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:27:43 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:27:43 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/scoreboard.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/scoreboard.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:27:43 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:27:43 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/environment.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/environment.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package environment_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 16:27:44 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:27:44 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/teste.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/teste.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package teste_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 16:27:44 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:27:44 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/top.sv 
# ** Note: (vlog-2286) ./src/dut/top.sv(4): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling module squat
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 16:27:45 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 16:27:46 on May 14,2019, Elapsed time: 0:00:24
# Errors: 0, Warnings: 2
# vsim work.top -coverage "+UVM_VERBOSITY=UVM_HIGH" "+UVM_TESTNAME=teste" 
# Start time: 16:27:46 on May 14,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.teste_sv_unit(fast)
# Loading work.utopia_sv_unit(fast)
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.LookupTable_sv_unit(fast)
# Loading work.squat(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.cpu_ifc(fast)
# Loading work.Utopia(fast)
# ** Warning: (vsim-3764) ./src/tb_uvm/environment.sv(41): Stand-alone call to function 'get' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /teste_sv_unit File: ./src/tb_uvm/teste.sv
# Loading /home/marcelo/mentor/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test teste...
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] End Of Elaboration
# 
# === resource pool ===
# mif [/^.*$/] : (virtual cpu_ifc) /top/mif
# -  
# recording_detail [] : (reg signed[4095:0]) 0
# -  
# recording_detail [] : (int) 0
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_3$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_2$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_1$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_0$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[0]
# -  
# === end of resource pool ===
#  ------------------ SEQUENCER           0 ------------------
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 0: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           0                                                                                                                    0
# VPI: 9a VCI: 711c 
# Sending cell: b9 a7 11 cb 08 02 ec 86 ff d8 27 3d 01 e3 af 95 a3 75 cc e5 a8 1a 71 19 f7 49 88 1f 6d 1f 99 7e 47 2c 44 77 a2 8a c7 a4 dd 1d 05 4b 18 39 77 ed c9 aa 12 21 80 
# --------------- configure_phase!
# Memory: Loading ... 
# CellFwd.FWD[0]=11
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 565: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           1                                                                                                                    0
# VPI: 1b VCI: cb65 
# Sending cell: 71 bc b6 50 e7 ce 32 58 f9 0a a5 fa 57 ab 90 92 d5 d5 04 06 59 74 2f 1d d1 75 72 db 25 8a 15 b0 d8 be 4b 45 bd 5a 40 57 ed 8d 04 90 bb 09 53 75 4a 5e 49 1f 7c 
# --------------======= lut.read Mem[9a]=0
# --------------======= lut.read Mem[9a]=0
#  uni.vpi: 154 read     0
#  forward:  0 vpi: 2970
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 1145: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           2                                                                                                                    0
# VPI: 18 VCI: 863f 
# Sending cell: 71 88 63 f0 3f d2 40 58 74 a5 2d a0 57 82 26 ed a5 0a 28 0a b9 99 29 22 f7 1b e9 a8 45 2b f9 f6 db 5c f9 08 9e 0a 6d 6d a6 e5 7a 92 2b 89 88 56 c1 a8 8a 90 47 
# --------------======= lut.read Mem[1b]=0
# --------------======= lut.read Mem[1b]=0
#  uni.vpi:  27 read     0
#  forward:  0 vpi: 1819
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 1725: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           3                                                                                                                    0
# VPI: 66 VCI: 0d7f 
# Sending cell: 36 60 d7 fb 73 74 06 03 cd 4b f5 f8 d8 bc 9a 06 06 85 01 25 a5 68 6e 44 69 a3 09 a1 30 94 b8 6a 04 b7 db 54 ff 80 b8 77 d8 be 41 da ed ee b2 af bb 8e e4 d5 31 
# --------------======= lut.read Mem[18]=0
# --------------======= lut.read Mem[18]=0
#  uni.vpi:  24 read     0
#  forward:  0 vpi: 1816
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 2305: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           4                                                                                                                    0
# VPI: c6 VCI: 59f2 
# Sending cell: 6c 65 9f 2f 02 02 b0 7b 62 82 3d 97 e7 23 f9 c8 bb fb e4 cd 51 27 26 54 0c 93 40 0e 53 45 ae bf 51 9c b4 d1 c2 fb 3a cf 24 9c f1 ba b7 75 7a f3 76 8b 98 69 57 
# --------------======= lut.read Mem[66]=0
# --------------======= lut.read Mem[66]=0
#  uni.vpi: 102 read     0
#  forward:  0 vpi:  870
#  ------------------ SEQUENCER           1 ------------------
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 2885: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           0                                                                                                                    0
# VPI: 2a VCI: 1c49 
# Sending cell: 42 a1 c4 9a b7 24 da d3 39 70 99 e5 a3 37 5d 8d dc 0c 66 26 f1 b1 9f b8 5e 93 29 ee 73 06 f4 f7 9e 29 2b 24 6d 21 a5 b8 ac 23 d8 97 26 85 37 f0 4b ec 06 1b 2f 
# --------------======= lut.read Mem[c6]=0
# --------------======= lut.read Mem[c6]=0
#  uni.vpi: 198 read     0
#  forward:  0 vpi: 1734
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 3425: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           1                                                                                                                    0
# VPI: 3a VCI: 3851 
# Sending cell: 33 a3 85 18 8c 1f b2 34 17 55 b5 55 f6 14 c4 a5 5b 9c c3 87 6f 31 67 4b f3 d5 43 ad 55 c8 98 af 18 03 62 d1 c4 8a 06 04 af b4 0b 57 38 db f7 1c 7a 81 77 a2 57 
# --------------======= lut.read Mem[2a]=0
# --------------======= lut.read Mem[2a]=0
#  uni.vpi:  42 read     0
#  forward:  0 vpi: 1066
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 4005: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           2                                                                                                                    0
# VPI: 25 VCI: 9f39 
# Sending cell: c2 59 f3 97 0a 00 64 07 41 9c 5b 68 71 1c 72 7f 22 28 cc c7 cd d9 55 c9 26 4e 8c e5 8e 3a 20 4b 54 21 98 35 3f 9f 90 c4 3d f1 30 fe 2d 52 91 d6 ac 14 a7 04 d5 
# --------------======= lut.read Mem[3a]=0
# --------------======= lut.read Mem[3a]=0
#  uni.vpi:  58 read     0
#  forward:  0 vpi:  826
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 4585: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           3                                                                                                                    0
# VPI: 29 VCI: bc57 
# Sending cell: a2 9b c5 70 38 4f 9d 64 51 c2 56 1b 00 a7 1a 44 23 5a 11 7b 2b 96 8d fd 98 34 25 b7 67 05 49 65 14 e1 86 2e 35 af 1c 05 66 11 b2 f1 77 6b 9a 40 25 ad 71 c7 f6 
# --------------======= lut.read Mem[25]=0
# --------------======= lut.read Mem[25]=0
#  uni.vpi:  37 read     0
#  forward:  0 vpi: 3109
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 5165: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           4                                                                                                                    0
# VPI: 6a VCI: eef7 
# Sending cell: 46 ae ef 74 15 ab d9 bc 68 40 72 91 7d f5 50 ac a6 b1 3e fe 08 4b 74 a7 ab 32 1b a2 6c 3e 08 e0 ab a3 a1 ee cf d5 42 1c 91 7a 9b d9 64 8a 63 8b 80 44 f1 d9 37 
# --------------======= lut.read Mem[29]=0
# --------------======= lut.read Mem[29]=0
#  uni.vpi:  41 read     0
#  forward:  0 vpi: 2601
#  ------------------ SEQUENCER           2 ------------------
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 5745: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           0                                                                                                                    0
# VPI: c0 VCI: 40e7 
# Sending cell: ec 04 0e 7c d7 0e c4 68 18 0b f7 90 83 83 99 13 39 22 79 2a e4 cb e6 5c 36 28 4e 66 cd 87 f0 90 56 2a 7f c4 84 b9 84 ff 73 56 ce 75 ed f3 2f 36 ae 48 0d 72 17 
# --------------======= lut.read Mem[6a]=0
# --------------======= lut.read Mem[6a]=0
#  uni.vpi: 106 read     0
#  forward:  0 vpi: 1130
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 6285: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           1                                                                                                                    0
# VPI: 64 VCI: 248a 
# Sending cell: 06 42 48 a8 d3 e6 6d 42 b9 56 1b bd 9f f3 00 ed a2 8c 6a e8 b3 13 c1 95 23 3b e3 3c 04 f1 93 3f f2 bd 31 c5 8c c2 f5 4a 0d 5f 81 e5 05 0c 3a 08 4b b3 fb 80 ef 
# --------------======= lut.read Mem[c0]=0
# --------------======= lut.read Mem[c0]=0
#  uni.vpi: 192 read     0
#  forward:  0 vpi: 3776
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 6865: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           2                                                                                                                    0
# VPI: aa VCI: f12d 
# Sending cell: ea af 12 d7 f4 83 f5 e7 45 49 f4 e2 9a 8a 46 06 b2 b5 eb 76 4b e5 74 2b ef ab 5a 91 39 93 e4 4c 9e 23 34 72 85 33 6a d4 5a 43 56 f3 0a 67 43 6c c6 74 c9 3c 17 
# --------------======= lut.read Mem[64]=0
# --------------======= lut.read Mem[64]=0
#  uni.vpi: 100 read     0
#  forward:  0 vpi:  100
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 7445: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           3                                                                                                                    0
# VPI: 0b VCI: b967 
# Sending cell: 50 bb 96 7b 56 88 9e b3 70 26 91 15 31 3d 12 63 b8 9b 95 13 91 5b 79 c5 09 a8 cf 10 0a 81 ae ac 74 c6 d9 98 a4 9e ce c0 e4 b7 b3 73 0f 28 04 78 81 da 8e 4b 3e 
# --------------======= lut.read Mem[aa]=0
# --------------======= lut.read Mem[aa]=0
#  uni.vpi: 170 read     0
#  forward:  0 vpi: 3754
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 8025: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           4                                                                                                                    0
# VPI: 5a VCI: 6219 
# Sending cell: d5 a6 21 9d 82 d8 8e cb 0a c1 59 a1 94 53 2a 1f 26 0e db 16 b4 c9 77 9f af ce 79 98 06 78 e5 a1 b4 83 87 9b 1f 5f a7 7d b5 d2 d0 2a 0f 45 23 48 07 81 18 1d 6a 
# --------------======= lut.read Mem[b]=0
# --------------======= lut.read Mem[b]=0
#  uni.vpi:  11 read     0
#  forward:  0 vpi: 1291
#  ------------------ SEQUENCER           3 ------------------
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 8605: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           0                                                                                                                    0
# VPI: 3f VCI: 0d7a 
# Sending cell: 23 f0 d7 a9 4a e1 29 15 1c 46 05 f7 ed 1a b1 08 bc 96 35 f6 cc a5 61 1c 24 82 3c 56 f2 69 91 b6 02 ba ea eb ea a7 27 ab 3e 31 e9 fe ab 5f 32 0d 31 37 66 ad 26 
# --------------======= lut.read Mem[5a]=0
# --------------======= lut.read Mem[5a]=0
#  uni.vpi:  90 read     0
#  forward:  0 vpi: 3418
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 9145: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           1                                                                                                                    0
# VPI: 56 VCI: 4468 
# Sending cell: c5 64 46 83 7a 94 f2 a1 ef 80 14 1f 47 c3 f6 99 05 2a 73 f4 d4 bf 88 7c c5 86 c4 67 06 81 ab b7 02 f6 31 49 f2 cf db b8 f9 54 c1 0c 3e 4c 7f 9c e8 18 dd 11 d0 
# --------------======= lut.read Mem[3f]=0
# --------------======= lut.read Mem[3f]=0
#  uni.vpi:  63 read     0
#  forward:  0 vpi:  575
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 9725: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           2                                                                                                                    0
# VPI: dd VCI: f00d 
# Sending cell: 8d df 00 dd ef 01 08 ac b5 e1 78 b1 db 5d 68 57 91 fe 1d b2 7e 5c 5e bf a6 8d be 84 04 00 27 8a 90 4d 4b 65 9a cf a3 73 ba 9c 6e 30 28 df ac 91 34 c9 a0 03 14 
# --------------======= lut.read Mem[56]=0
# --------------======= lut.read Mem[56]=0
#  uni.vpi:  86 read     0
#  forward:  0 vpi: 3158
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 10305: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           3                                                                                                                    0
# VPI: d7 VCI: fe11 
# Sending cell: 3d 7f e1 10 04 1a 25 67 67 1f c8 ef 48 56 b5 e5 e7 65 cf f6 ce e3 57 67 ad e7 61 79 13 6d 7b 77 1d 3c f2 c1 d3 d5 21 55 16 27 2e c7 d9 76 7d 44 60 6d be 4b 5c 
# --------------======= lut.read Mem[dd]=0
# --------------======= lut.read Mem[dd]=0
#  uni.vpi: 221 read     0
#  forward:  0 vpi: 2269
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 10885: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           4                                                                                                                    0
# VPI: ba VCI: ae18 
# Sending cell: eb aa e1 82 a5 0e 93 b7 69 f6 11 30 7f d3 ab 70 60 45 a7 14 58 f4 ee 39 29 74 e3 67 49 f0 1d 6e ed f9 20 90 58 c5 c2 b6 75 77 ea c1 9b 4b a6 cc 1f 51 8e 92 11 
# --------------======= lut.read Mem[d7]=0
# --------------======= lut.read Mem[d7]=0
#  uni.vpi: 215 read     0
#  forward:  0 vpi:  983
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 11465: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   25
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     3
# [RNTST]     1
# [TEST_DONE]     1
# [UNI_SEQUENCE]    20
# ** Note: $finish    : /home/marcelo/mentor/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 11465 ns  Iteration: 62  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/marcelo/mentor/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
do scripts/1_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 22 2018
# vmap work work 
# Modifying /home/marcelo/vfsd-utopia/uvm.mpf
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:28:20 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_rx.sv 
# -- Compiling module utopia1_atm_rx
# 
# Top level modules:
# 	utopia1_atm_rx
# End time: 16:28:20 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:28:20 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_tx.sv 
# -- Compiling module utopia1_atm_tx
# 
# Top level modules:
# 	utopia1_atm_tx
# End time: 16:28:20 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:28:20 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb/LookupTable.sv 
# -- Compiling package LookupTable_sv_unit
# -- Compiling interface LookupTable
# 
# Top level modules:
# 	--none--
# End time: 16:28:20 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:28:20 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/squat.sv 
# -- Compiling package squat_sv_unit
# -- Compiling module squat
# 
# Top level modules:
# 	squat
# End time: 16:28:20 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:28:20 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/definitions.sv 
# 
# Top level modules:
# 	--none--
# End time: 16:28:20 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:28:20 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/uni_cell.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:28:20 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:28:20 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/repeat_sequence.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:28:21 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:28:21 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/driver.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/driver.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:28:21 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:28:21 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/monitor.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/monitor.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:28:21 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:28:21 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/agent.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/agent.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:28:22 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:28:22 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/scoreboard.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/scoreboard.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:28:22 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:28:22 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/environment.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/environment.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package environment_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 16:28:22 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:28:22 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/teste.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/teste.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package teste_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 16:28:23 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:28:23 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/top.sv 
# ** Note: (vlog-2286) ./src/dut/top.sv(4): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling module squat
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 16:28:23 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:28:24 on May 14,2019, Elapsed time: 0:00:38
# Errors: 0, Warnings: 2
# vsim work.top -coverage "+UVM_VERBOSITY=UVM_HIGH" "+UVM_TESTNAME=teste" 
# Start time: 16:28:24 on May 14,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.teste_sv_unit(fast)
# Loading work.utopia_sv_unit(fast)
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.LookupTable_sv_unit(fast)
# Loading work.squat(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.cpu_ifc(fast)
# Loading work.Utopia(fast)
# ** Warning: (vsim-3764) ./src/tb_uvm/environment.sv(41): Stand-alone call to function 'get' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /teste_sv_unit File: ./src/tb_uvm/teste.sv
# Loading /home/marcelo/mentor/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test teste...
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] End Of Elaboration
# 
# === resource pool ===
# mif [/^.*$/] : (virtual cpu_ifc) /top/mif
# -  
# recording_detail [] : (reg signed[4095:0]) 0
# -  
# recording_detail [] : (int) 0
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_3$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_2$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_1$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_0$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[0]
# -  
# === end of resource pool ===
#  ------------------ SEQUENCER           0 ------------------
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 0: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           0                                                                                                                    0
# VPI: 9a VCI: 711c 
# Sending cell: b9 a7 11 cb 08 02 ec 86 ff d8 27 3d 01 e3 af 95 a3 75 cc e5 a8 1a 71 19 f7 49 88 1f 6d 1f 99 7e 47 2c 44 77 a2 8a c7 a4 dd 1d 05 4b 18 39 77 ed c9 aa 12 21 80 
# --------------- configure_phase!
# Memory: Loading ... 
# CellFwd.FWD[0]=11
# CellFwd.FWD[1]=15
# CellFwd.FWD[2]=4
# CellFwd.FWD[3]=1
# CellFwd.FWD[4]=3
# CellFwd.FWD[5]=1
# CellFwd.FWD[6]=0
# CellFwd.FWD[7]=9
# CellFwd.FWD[8]=2
# CellFwd.FWD[9]=10
# CellFwd.FWD[10]=8
# CellFwd.FWD[11]=6
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 565: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           1                                                                                                                    0
# VPI: 1b VCI: cb65 
# Sending cell: 71 bc b6 50 e7 ce 32 58 f9 0a a5 fa 57 ab 90 92 d5 d5 04 06 59 74 2f 1d d1 75 72 db 25 8a 15 b0 d8 be 4b 45 bd 5a 40 57 ed 8d 04 90 bb 09 53 75 4a 5e 49 1f 7c 
# --------------======= lut.read Mem[9a]=0
# --------------======= lut.read Mem[9a]=0
#  uni.vpi: 154 read     0
#  forward:  0 vpi: 2970
# CellFwd.FWD[12]=2
# CellFwd.FWD[13]=13
# CellFwd.FWD[14]=15
# CellFwd.FWD[15]=1
# CellFwd.FWD[16]=9
# CellFwd.FWD[17]=15
# CellFwd.FWD[18]=11
# CellFwd.FWD[19]=0
# CellFwd.FWD[20]=6
# CellFwd.FWD[21]=11
# CellFwd.FWD[22]=5
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 1145: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           2                                                                                                                    0
# VPI: 18 VCI: 863f 
# Sending cell: 71 88 63 f0 3f d2 40 58 74 a5 2d a0 57 82 26 ed a5 0a 28 0a b9 99 29 22 f7 1b e9 a8 45 2b f9 f6 db 5c f9 08 9e 0a 6d 6d a6 e5 7a 92 2b 89 88 56 c1 a8 8a 90 47 
# CellFwd.FWD[23]=5
# --------------======= lut.read Mem[1b]=0
# --------------======= lut.read Mem[1b]=0
#  uni.vpi:  27 read     0
#  forward:  0 vpi: 1819
# CellFwd.FWD[24]=12
# CellFwd.FWD[25]=11
# CellFwd.FWD[26]=0
# CellFwd.FWD[27]=2
# CellFwd.FWD[28]=13
# CellFwd.FWD[29]=12
# CellFwd.FWD[30]=7
# CellFwd.FWD[31]=12
# CellFwd.FWD[32]=5
# CellFwd.FWD[33]=9
# CellFwd.FWD[34]=8
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 1725: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           3                                                                                                                    0
# VPI: 66 VCI: 0d7f 
# Sending cell: 36 60 d7 fb 73 74 06 03 cd 4b f5 f8 d8 bc 9a 06 06 85 01 25 a5 68 6e 44 69 a3 09 a1 30 94 b8 6a 04 b7 db 54 ff 80 b8 77 d8 be 41 da ed ee b2 af bb 8e e4 d5 31 
# --------------======= lut.read Mem[18]=c018
# --------------======= lut.read Mem[18]=c018
#  uni.vpi:  24 read 49176
#  forward:  0 vpi: 1816
# CellFwd.FWD[35]=5
# CellFwd.FWD[36]=2
# CellFwd.FWD[37]=9
# CellFwd.FWD[38]=0
# CellFwd.FWD[39]=7
# CellFwd.FWD[40]=14
# CellFwd.FWD[41]=4
# CellFwd.FWD[42]=8
# CellFwd.FWD[43]=9
# CellFwd.FWD[44]=1
# CellFwd.FWD[45]=7
# CellFwd.FWD[46]=10
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 2345: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           4                                                                                                                    0
# VPI: c6 VCI: 59f2 
# Sending cell: 6c 65 9f 2f 02 02 b0 7b 62 82 3d 97 e7 23 f9 c8 bb fb e4 cd 51 27 26 54 0c 93 40 0e 53 45 ae bf 51 9c b4 d1 c2 fb 3a cf 24 9c f1 ba b7 75 7a f3 76 8b 98 69 57 
# CellFwd.FWD[47]=3
# --------------======= lut.read Mem[66]=0
# --------------======= lut.read Mem[66]=0
#  uni.vpi: 102 read     0
#  forward:  0 vpi:  870
# CellFwd.FWD[48]=11
# CellFwd.FWD[49]=8
# CellFwd.FWD[50]=3
# CellFwd.FWD[51]=4
# CellFwd.FWD[52]=7
# CellFwd.FWD[53]=13
# CellFwd.FWD[54]=3
# CellFwd.FWD[55]=8
# CellFwd.FWD[56]=2
# CellFwd.FWD[57]=2
# CellFwd.FWD[58]=0
#  ------------------ SEQUENCER           1 ------------------
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 2925: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           0                                                                                                                    0
# VPI: 2a VCI: 1c49 
# Sending cell: 42 a1 c4 9a b7 24 da d3 39 70 99 e5 a3 37 5d 8d dc 0c 66 26 f1 b1 9f b8 5e 93 29 ee 73 06 f4 f7 9e 29 2b 24 6d 21 a5 b8 ac 23 d8 97 26 85 37 f0 4b ec 06 1b 2f 
# --------------======= lut.read Mem[c6]=0
# --------------======= lut.read Mem[c6]=0
#  uni.vpi: 198 read     0
#  forward:  0 vpi: 1734
# CellFwd.FWD[59]=1
# CellFwd.FWD[60]=12
# CellFwd.FWD[61]=11
# CellFwd.FWD[62]=15
# CellFwd.FWD[63]=5
# CellFwd.FWD[64]=6
# CellFwd.FWD[65]=6
# CellFwd.FWD[66]=3
# CellFwd.FWD[67]=10
# CellFwd.FWD[68]=11
# CellFwd.FWD[69]=15
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 3465: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           1                                                                                                                    0
# VPI: 3a VCI: 3851 
# Sending cell: 33 a3 85 18 8c 1f b2 34 17 55 b5 55 f6 14 c4 a5 5b 9c c3 87 6f 31 67 4b f3 d5 43 ad 55 c8 98 af 18 03 62 d1 c4 8a 06 04 af b4 0b 57 38 db f7 1c 7a 81 77 a2 57 
# --------------======= lut.read Mem[2a]=802a
# --------------======= lut.read Mem[2a]=802a
#  uni.vpi:  42 read 32810
#  forward:  0 vpi: 1066
# CellFwd.FWD[70]=11
# CellFwd.FWD[71]=4
# CellFwd.FWD[72]=10
# CellFwd.FWD[73]=0
# CellFwd.FWD[74]=13
# CellFwd.FWD[75]=11
# CellFwd.FWD[76]=1
# CellFwd.FWD[77]=8
# CellFwd.FWD[78]=1
# CellFwd.FWD[79]=1
# CellFwd.FWD[80]=15
# CellFwd.FWD[81]=5
# CellFwd.FWD[82]=6
# CellFwd.FWD[83]=5
# CellFwd.FWD[84]=4
# CellFwd.FWD[85]=0
# CellFwd.FWD[86]=4
# CellFwd.FWD[87]=0
# CellFwd.FWD[88]=10
# CellFwd.FWD[89]=2
# CellFwd.FWD[90]=2
# CellFwd.FWD[91]=3
# CellFwd.FWD[92]=5
# CellFwd.FWD[93]=0
# CellFwd.FWD[94]=14
# CellFwd.FWD[95]=9
# CellFwd.FWD[96]=5
# CellFwd.FWD[97]=2
# CellFwd.FWD[98]=13
# CellFwd.FWD[99]=14
# CellFwd.FWD[100]=6
# CellFwd.FWD[101]=15
# CellFwd.FWD[102]=14
# CellFwd.FWD[103]=9
# CellFwd.FWD[104]=2
# CellFwd.FWD[105]=15
# CellFwd.FWD[106]=6
# CellFwd.FWD[107]=0
# CellFwd.FWD[108]=0
# CellFwd.FWD[109]=14
# CellFwd.FWD[110]=4
# CellFwd.FWD[111]=12
# CellFwd.FWD[112]=9
# CellFwd.FWD[113]=9
# CellFwd.FWD[114]=9
# CellFwd.FWD[115]=6
# CellFwd.FWD[116]=0
# CellFwd.FWD[117]=13
# CellFwd.FWD[118]=14
# CellFwd.FWD[119]=3
# CellFwd.FWD[120]=1
# CellFwd.FWD[121]=1
# CellFwd.FWD[122]=3
# CellFwd.FWD[123]=2
# CellFwd.FWD[124]=6
# CellFwd.FWD[125]=6
# CellFwd.FWD[126]=5
# CellFwd.FWD[127]=14
# CellFwd.FWD[128]=15
# CellFwd.FWD[129]=5
# CellFwd.FWD[130]=5
# CellFwd.FWD[131]=4
# CellFwd.FWD[132]=4
# CellFwd.FWD[133]=14
# CellFwd.FWD[134]=11
# CellFwd.FWD[135]=8
# CellFwd.FWD[136]=3
# CellFwd.FWD[137]=11
# CellFwd.FWD[138]=4
# CellFwd.FWD[139]=6
# CellFwd.FWD[140]=9
# CellFwd.FWD[141]=8
# CellFwd.FWD[142]=0
# CellFwd.FWD[143]=5
# CellFwd.FWD[144]=12
# CellFwd.FWD[145]=15
# CellFwd.FWD[146]=0
# CellFwd.FWD[147]=14
# CellFwd.FWD[148]=12
# CellFwd.FWD[149]=9
# CellFwd.FWD[150]=5
# CellFwd.FWD[151]=6
# CellFwd.FWD[152]=2
# CellFwd.FWD[153]=10
# CellFwd.FWD[154]=6
# CellFwd.FWD[155]=14
# CellFwd.FWD[156]=13
# CellFwd.FWD[157]=10
# CellFwd.FWD[158]=0
# CellFwd.FWD[159]=5
# CellFwd.FWD[160]=13
# CellFwd.FWD[161]=8
# CellFwd.FWD[162]=3
# CellFwd.FWD[163]=5
# CellFwd.FWD[164]=8
# CellFwd.FWD[165]=9
# CellFwd.FWD[166]=12
# CellFwd.FWD[167]=6
# CellFwd.FWD[168]=0
# CellFwd.FWD[169]=15
# CellFwd.FWD[170]=9
# CellFwd.FWD[171]=8
# CellFwd.FWD[172]=2
# CellFwd.FWD[173]=8
# CellFwd.FWD[174]=3
# CellFwd.FWD[175]=12
# CellFwd.FWD[176]=14
# CellFwd.FWD[177]=13
# CellFwd.FWD[178]=9
# CellFwd.FWD[179]=9
# CellFwd.FWD[180]=13
# CellFwd.FWD[181]=8
# CellFwd.FWD[182]=11
# CellFwd.FWD[183]=13
# CellFwd.FWD[184]=6
# CellFwd.FWD[185]=10
# CellFwd.FWD[186]=15
# CellFwd.FWD[187]=2
# CellFwd.FWD[188]=8
# CellFwd.FWD[189]=4
# CellFwd.FWD[190]=1
# CellFwd.FWD[191]=9
# CellFwd.FWD[192]=4
# CellFwd.FWD[193]=2
# CellFwd.FWD[194]=8
# CellFwd.FWD[195]=5
# CellFwd.FWD[196]=0
# CellFwd.FWD[197]=13
# CellFwd.FWD[198]=2
# CellFwd.FWD[199]=12
# CellFwd.FWD[200]=12
# CellFwd.FWD[201]=8
# CellFwd.FWD[202]=9
# CellFwd.FWD[203]=13
# CellFwd.FWD[204]=15
# CellFwd.FWD[205]=1
# CellFwd.FWD[206]=5
# CellFwd.FWD[207]=8
# CellFwd.FWD[208]=8
# CellFwd.FWD[209]=7
# CellFwd.FWD[210]=0
# CellFwd.FWD[211]=2
# CellFwd.FWD[212]=10
# CellFwd.FWD[213]=1
# CellFwd.FWD[214]=14
# CellFwd.FWD[215]=7
# CellFwd.FWD[216]=2
# CellFwd.FWD[217]=7
# CellFwd.FWD[218]=11
# CellFwd.FWD[219]=13
# CellFwd.FWD[220]=2
# CellFwd.FWD[221]=10
# CellFwd.FWD[222]=7
# CellFwd.FWD[223]=0
# CellFwd.FWD[224]=11
# CellFwd.FWD[225]=10
# CellFwd.FWD[226]=13
# CellFwd.FWD[227]=12
# CellFwd.FWD[228]=11
# CellFwd.FWD[229]=0
# CellFwd.FWD[230]=3
# CellFwd.FWD[231]=0
# CellFwd.FWD[232]=5
# CellFwd.FWD[233]=12
# CellFwd.FWD[234]=4
# CellFwd.FWD[235]=13
# CellFwd.FWD[236]=9
# CellFwd.FWD[237]=5
# CellFwd.FWD[238]=1
# CellFwd.FWD[239]=2
# CellFwd.FWD[240]=1
# CellFwd.FWD[241]=4
# CellFwd.FWD[242]=2
# CellFwd.FWD[243]=7
# CellFwd.FWD[244]=14
# CellFwd.FWD[245]=3
# CellFwd.FWD[246]=5
# CellFwd.FWD[247]=12
# CellFwd.FWD[248]=12
# CellFwd.FWD[249]=6
# CellFwd.FWD[250]=9
# CellFwd.FWD[251]=4
# CellFwd.FWD[252]=11
# CellFwd.FWD[253]=1
# CellFwd.FWD[254]=9
# CellFwd.FWD[255]=7
# Verifying ...--------------======= lut.read Mem[0]=b000
# --------------======= lut.read Mem[1]=f001
# --------------======= lut.read Mem[2]=4002
# --------------======= lut.read Mem[3]=1003
# --------------======= lut.read Mem[4]=3004
# --------------======= lut.read Mem[5]=1005
# --------------======= lut.read Mem[6]=6
# --------------======= lut.read Mem[7]=9007
# --------------======= lut.read Mem[8]=2008
# --------------======= lut.read Mem[9]=a009
# --------------======= lut.read Mem[a]=800a
# --------------======= lut.read Mem[b]=600b
# --------------======= lut.read Mem[c]=200c
# --------------======= lut.read Mem[d]=d00d
# --------------======= lut.read Mem[e]=f00e
# --------------======= lut.read Mem[f]=100f
# --------------======= lut.read Mem[10]=9010
# --------------======= lut.read Mem[11]=f011
# --------------======= lut.read Mem[12]=b012
# --------------======= lut.read Mem[13]=13
# --------------======= lut.read Mem[14]=6014
# --------------======= lut.read Mem[15]=b015
# --------------======= lut.read Mem[16]=5016
# --------------======= lut.read Mem[17]=5017
# --------------======= lut.read Mem[18]=c018
# --------------======= lut.read Mem[19]=b019
# --------------======= lut.read Mem[1a]=1a
# --------------======= lut.read Mem[1b]=201b
# --------------======= lut.read Mem[1c]=d01c
# --------------======= lut.read Mem[1d]=c01d
# --------------======= lut.read Mem[1e]=701e
# --------------======= lut.read Mem[1f]=c01f
# --------------======= lut.read Mem[20]=5020
# --------------======= lut.read Mem[21]=9021
# --------------======= lut.read Mem[22]=8022
# --------------======= lut.read Mem[23]=5023
# --------------======= lut.read Mem[24]=2024
# --------------======= lut.read Mem[25]=9025
# --------------======= lut.read Mem[26]=26
# --------------======= lut.read Mem[27]=7027
# --------------======= lut.read Mem[28]=e028
# --------------======= lut.read Mem[29]=4029
# --------------======= lut.read Mem[2a]=802a
# --------------======= lut.read Mem[2b]=902b
# --------------======= lut.read Mem[2c]=102c
# --------------======= lut.read Mem[2d]=702d
# --------------======= lut.read Mem[2e]=a02e
# --------------======= lut.read Mem[2f]=302f
# --------------======= lut.read Mem[30]=b030
# --------------======= lut.read Mem[31]=8031
# --------------======= lut.read Mem[32]=3032
# --------------======= lut.read Mem[33]=4033
# --------------======= lut.read Mem[34]=7034
# --------------======= lut.read Mem[35]=d035
# --------------======= lut.read Mem[36]=3036
# --------------======= lut.read Mem[37]=8037
# --------------======= lut.read Mem[38]=2038
# --------------======= lut.read Mem[39]=2039
# --------------======= lut.read Mem[3a]=3a
# --------------======= lut.read Mem[3b]=103b
# --------------======= lut.read Mem[3c]=c03c
# --------------======= lut.read Mem[3d]=b03d
# --------------======= lut.read Mem[3e]=f03e
# --------------======= lut.read Mem[3f]=503f
# --------------======= lut.read Mem[40]=6040
# --------------======= lut.read Mem[41]=6041
# --------------======= lut.read Mem[42]=3042
# --------------======= lut.read Mem[43]=a043
# --------------======= lut.read Mem[44]=b044
# --------------======= lut.read Mem[45]=f045
# --------------======= lut.read Mem[46]=b046
# --------------======= lut.read Mem[47]=4047
# --------------======= lut.read Mem[48]=a048
# --------------======= lut.read Mem[49]=49
# --------------======= lut.read Mem[4a]=d04a
# --------------======= lut.read Mem[4b]=b04b
# --------------======= lut.read Mem[4c]=104c
# --------------======= lut.read Mem[4d]=804d
# --------------======= lut.read Mem[4e]=104e
# --------------======= lut.read Mem[4f]=104f
# --------------======= lut.read Mem[50]=f050
# --------------======= lut.read Mem[51]=5051
# --------------======= lut.read Mem[52]=6052
# --------------======= lut.read Mem[53]=5053
# --------------======= lut.read Mem[54]=4054
# --------------======= lut.read Mem[55]=55
# --------------======= lut.read Mem[56]=4056
# --------------======= lut.read Mem[57]=57
# --------------======= lut.read Mem[58]=a058
# --------------======= lut.read Mem[59]=2059
# --------------======= lut.read Mem[5a]=205a
# --------------======= lut.read Mem[5b]=305b
# --------------======= lut.read Mem[5c]=505c
# --------------======= lut.read Mem[5d]=5d
# --------------======= lut.read Mem[5e]=e05e
# --------------======= lut.read Mem[5f]=905f
# --------------======= lut.read Mem[60]=5060
# --------------======= lut.read Mem[61]=2061
# --------------======= lut.read Mem[62]=d062
# --------------======= lut.read Mem[63]=e063
# --------------======= lut.read Mem[64]=6064
# --------------======= lut.read Mem[65]=f065
# --------------======= lut.read Mem[66]=e066
# --------------======= lut.read Mem[67]=9067
# --------------======= lut.read Mem[68]=2068
# --------------======= lut.read Mem[69]=f069
# --------------======= lut.read Mem[6a]=606a
# --------------======= lut.read Mem[6b]=6b
# --------------======= lut.read Mem[6c]=6c
# --------------======= lut.read Mem[6d]=e06d
# --------------======= lut.read Mem[6e]=406e
# --------------======= lut.read Mem[6f]=c06f
# --------------======= lut.read Mem[70]=9070
# --------------======= lut.read Mem[71]=9071
# --------------======= lut.read Mem[72]=9072
# --------------======= lut.read Mem[73]=6073
# --------------======= lut.read Mem[74]=74
# --------------======= lut.read Mem[75]=d075
# --------------======= lut.read Mem[76]=e076
# --------------======= lut.read Mem[77]=3077
# --------------======= lut.read Mem[78]=1078
# --------------======= lut.read Mem[79]=1079
# --------------======= lut.read Mem[7a]=307a
# --------------======= lut.read Mem[7b]=207b
# --------------======= lut.read Mem[7c]=607c
# --------------======= lut.read Mem[7d]=607d
# --------------======= lut.read Mem[7e]=507e
# --------------======= lut.read Mem[7f]=e07f
# --------------======= lut.read Mem[80]=f080
# --------------======= lut.read Mem[81]=5081
# --------------======= lut.read Mem[82]=5082
# --------------======= lut.read Mem[83]=4083
# --------------======= lut.read Mem[84]=4084
# --------------======= lut.read Mem[85]=e085
# --------------======= lut.read Mem[86]=b086
# --------------======= lut.read Mem[87]=8087
# --------------======= lut.read Mem[88]=3088
# --------------======= lut.read Mem[89]=b089
# --------------======= lut.read Mem[8a]=408a
# --------------======= lut.read Mem[8b]=608b
# --------------======= lut.read Mem[8c]=908c
# --------------======= lut.read Mem[8d]=808d
# --------------======= lut.read Mem[8e]=8e
# --------------======= lut.read Mem[8f]=508f
# --------------======= lut.read Mem[90]=c090
# --------------======= lut.read Mem[91]=f091
# --------------======= lut.read Mem[92]=92
# --------------======= lut.read Mem[93]=e093
# --------------======= lut.read Mem[94]=c094
# --------------======= lut.read Mem[95]=9095
# --------------======= lut.read Mem[96]=5096
# --------------======= lut.read Mem[97]=6097
# --------------======= lut.read Mem[98]=2098
# --------------======= lut.read Mem[99]=a099
# --------------======= lut.read Mem[9a]=609a
# --------------======= lut.read Mem[9b]=e09b
# --------------======= lut.read Mem[9c]=d09c
# --------------======= lut.read Mem[9d]=a09d
# --------------======= lut.read Mem[9e]=9e
# --------------======= lut.read Mem[9f]=509f
# --------------======= lut.read Mem[a0]=d0a0
# --------------======= lut.read Mem[a1]=80a1
# --------------======= lut.read Mem[a2]=30a2
# --------------======= lut.read Mem[a3]=50a3
# --------------======= lut.read Mem[a4]=80a4
# --------------======= lut.read Mem[a5]=90a5
# --------------======= lut.read Mem[a6]=c0a6
# --------------======= lut.read Mem[a7]=60a7
# --------------======= lut.read Mem[a8]=a8
# --------------======= lut.read Mem[a9]=f0a9
# --------------======= lut.read Mem[aa]=90aa
# --------------======= lut.read Mem[ab]=80ab
# --------------======= lut.read Mem[ac]=20ac
# --------------======= lut.read Mem[ad]=80ad
# --------------======= lut.read Mem[ae]=30ae
# --------------======= lut.read Mem[af]=c0af
# --------------======= lut.read Mem[b0]=e0b0
# --------------======= lut.read Mem[b1]=d0b1
# --------------======= lut.read Mem[b2]=90b2
# --------------======= lut.read Mem[b3]=90b3
# --------------======= lut.read Mem[b4]=d0b4
# --------------======= lut.read Mem[b5]=80b5
# --------------======= lut.read Mem[b6]=b0b6
# --------------======= lut.read Mem[b7]=d0b7
# --------------======= lut.read Mem[b8]=60b8
# --------------======= lut.read Mem[b9]=a0b9
# --------------======= lut.read Mem[ba]=f0ba
# --------------======= lut.read Mem[bb]=20bb
# --------------======= lut.read Mem[bc]=80bc
# --------------======= lut.read Mem[bd]=40bd
# --------------======= lut.read Mem[be]=10be
# --------------======= lut.read Mem[bf]=90bf
# --------------======= lut.read Mem[c0]=40c0
# --------------======= lut.read Mem[c1]=20c1
# --------------======= lut.read Mem[c2]=80c2
# --------------======= lut.read Mem[c3]=50c3
# --------------======= lut.read Mem[c4]=c4
# --------------======= lut.read Mem[c5]=d0c5
# --------------======= lut.read Mem[c6]=20c6
# --------------======= lut.read Mem[c7]=c0c7
# --------------======= lut.read Mem[c8]=c0c8
# --------------======= lut.read Mem[c9]=80c9
# --------------======= lut.read Mem[ca]=90ca
# --------------======= lut.read Mem[cb]=d0cb
# --------------======= lut.read Mem[cc]=f0cc
# --------------======= lut.read Mem[cd]=10cd
# --------------======= lut.read Mem[ce]=50ce
# --------------======= lut.read Mem[cf]=80cf
# --------------======= lut.read Mem[d0]=80d0
# --------------======= lut.read Mem[d1]=70d1
# --------------======= lut.read Mem[d2]=d2
# --------------======= lut.read Mem[d3]=20d3
# --------------======= lut.read Mem[d4]=a0d4
# --------------======= lut.read Mem[d5]=10d5
# --------------======= lut.read Mem[d6]=e0d6
# --------------======= lut.read Mem[d7]=70d7
# --------------======= lut.read Mem[d8]=20d8
# --------------======= lut.read Mem[d9]=70d9
# --------------======= lut.read Mem[da]=b0da
# --------------======= lut.read Mem[db]=d0db
# --------------======= lut.read Mem[dc]=20dc
# --------------======= lut.read Mem[dd]=a0dd
# --------------======= lut.read Mem[de]=70de
# --------------======= lut.read Mem[df]=df
# --------------======= lut.read Mem[e0]=b0e0
# --------------======= lut.read Mem[e1]=a0e1
# --------------======= lut.read Mem[e2]=d0e2
# --------------======= lut.read Mem[e3]=c0e3
# --------------======= lut.read Mem[e4]=b0e4
# --------------======= lut.read Mem[e5]=e5
# --------------======= lut.read Mem[e6]=30e6
# --------------======= lut.read Mem[e7]=e7
# --------------======= lut.read Mem[e8]=50e8
# --------------======= lut.read Mem[e9]=c0e9
# --------------======= lut.read Mem[ea]=40ea
# --------------======= lut.read Mem[eb]=d0eb
# --------------======= lut.read Mem[ec]=90ec
# --------------======= lut.read Mem[ed]=50ed
# --------------======= lut.read Mem[ee]=10ee
# --------------======= lut.read Mem[ef]=20ef
# --------------======= lut.read Mem[f0]=10f0
# --------------======= lut.read Mem[f1]=40f1
# --------------======= lut.read Mem[f2]=20f2
# --------------======= lut.read Mem[f3]=70f3
# --------------======= lut.read Mem[f4]=e0f4
# --------------======= lut.read Mem[f5]=30f5
# --------------======= lut.read Mem[f6]=50f6
# --------------======= lut.read Mem[f7]=c0f7
# --------------======= lut.read Mem[f8]=c0f8
# --------------======= lut.read Mem[f9]=60f9
# --------------======= lut.read Mem[fa]=90fa
# --------------======= lut.read Mem[fb]=40fb
# --------------======= lut.read Mem[fc]=b0fc
# --------------======= lut.read Mem[fd]=10fd
# --------------======= lut.read Mem[fe]=90fe
# --------------======= lut.read Mem[ff]=70ff
# Verified
do scripts/1_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 22 2018
# vmap work work 
# Modifying /home/marcelo/vfsd-utopia/uvm.mpf
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:28:51 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_rx.sv 
# -- Compiling module utopia1_atm_rx
# 
# Top level modules:
# 	utopia1_atm_rx
# End time: 16:28:51 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:28:51 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_tx.sv 
# -- Compiling module utopia1_atm_tx
# 
# Top level modules:
# 	utopia1_atm_tx
# End time: 16:28:51 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:28:51 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb/LookupTable.sv 
# -- Compiling package LookupTable_sv_unit
# -- Compiling interface LookupTable
# 
# Top level modules:
# 	--none--
# End time: 16:28:52 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:28:52 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/squat.sv 
# -- Compiling package squat_sv_unit
# -- Compiling module squat
# 
# Top level modules:
# 	squat
# End time: 16:28:52 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:28:52 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/definitions.sv 
# 
# Top level modules:
# 	--none--
# End time: 16:28:52 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:28:52 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/uni_cell.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:28:52 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:28:52 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/repeat_sequence.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:28:52 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:28:52 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/driver.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/driver.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:28:53 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:28:53 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/monitor.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/monitor.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:28:53 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:28:53 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/agent.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/agent.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:28:53 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:28:53 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/scoreboard.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/scoreboard.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:28:53 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:28:53 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/environment.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/environment.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package environment_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 16:28:54 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:28:54 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/teste.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/teste.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package teste_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 16:28:54 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:28:54 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/top.sv 
# ** Note: (vlog-2286) ./src/dut/top.sv(4): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling module squat
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 16:28:55 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 16:28:56 on May 14,2019, Elapsed time: 0:00:32
# Errors: 0, Warnings: 2
# vsim work.top -coverage "+UVM_VERBOSITY=UVM_HIGH" "+UVM_TESTNAME=teste" 
# Start time: 16:28:56 on May 14,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.teste_sv_unit(fast)
# Loading work.utopia_sv_unit(fast)
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.LookupTable_sv_unit(fast)
# Loading work.squat(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.cpu_ifc(fast)
# Loading work.Utopia(fast)
# ** Warning: (vsim-3764) ./src/tb_uvm/environment.sv(41): Stand-alone call to function 'get' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /teste_sv_unit File: ./src/tb_uvm/teste.sv
# Loading /home/marcelo/mentor/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test teste...
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] End Of Elaboration
# 
# === resource pool ===
# mif [/^.*$/] : (virtual cpu_ifc) /top/mif
# -  
# recording_detail [] : (reg signed[4095:0]) 0
# -  
# recording_detail [] : (int) 0
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_3$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_2$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_1$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_0$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[0]
# -  
# === end of resource pool ===
#  ------------------ SEQUENCER           0 ------------------
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 0: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           0                                                                                                                    0
# VPI: 9a VCI: 711c 
# Sending cell: b9 a7 11 cb 08 02 ec 86 ff d8 27 3d 01 e3 af 95 a3 75 cc e5 a8 1a 71 19 f7 49 88 1f 6d 1f 99 7e 47 2c 44 77 a2 8a c7 a4 dd 1d 05 4b 18 39 77 ed c9 aa 12 21 80 
# --------------- configure_phase!
# Memory: Loading ... 
# CellFwd.FWD[0]=11
# CellFwd.FWD[1]=15
# CellFwd.FWD[2]=4
# CellFwd.FWD[3]=1
# CellFwd.FWD[4]=3
# CellFwd.FWD[5]=1
# CellFwd.FWD[6]=0
# CellFwd.FWD[7]=9
# CellFwd.FWD[8]=2
# CellFwd.FWD[9]=10
# CellFwd.FWD[10]=8
# CellFwd.FWD[11]=6
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 565: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           1                                                                                                                    0
# VPI: 1b VCI: cb65 
# Sending cell: 71 bc b6 50 e7 ce 32 58 f9 0a a5 fa 57 ab 90 92 d5 d5 04 06 59 74 2f 1d d1 75 72 db 25 8a 15 b0 d8 be 4b 45 bd 5a 40 57 ed 8d 04 90 bb 09 53 75 4a 5e 49 1f 7c 
# --------------======= lut.read Mem[9a]=0
# --------------======= lut.read Mem[9a]=0
#  uni.vpi: 154 read     0
#  forward:  0 vpi: 2970
# CellFwd.FWD[12]=2
# CellFwd.FWD[13]=13
# CellFwd.FWD[14]=15
# CellFwd.FWD[15]=1
# CellFwd.FWD[16]=9
# CellFwd.FWD[17]=15
# CellFwd.FWD[18]=11
# CellFwd.FWD[19]=0
# CellFwd.FWD[20]=6
# CellFwd.FWD[21]=11
# CellFwd.FWD[22]=5
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 1145: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           2                                                                                                                    0
# VPI: 18 VCI: 863f 
# Sending cell: 71 88 63 f0 3f d2 40 58 74 a5 2d a0 57 82 26 ed a5 0a 28 0a b9 99 29 22 f7 1b e9 a8 45 2b f9 f6 db 5c f9 08 9e 0a 6d 6d a6 e5 7a 92 2b 89 88 56 c1 a8 8a 90 47 
# CellFwd.FWD[23]=5
# --------------======= lut.read Mem[1b]=0
# --------------======= lut.read Mem[1b]=0
#  uni.vpi:  27 read     0
#  forward:  0 vpi: 1819
# CellFwd.FWD[24]=12
# CellFwd.FWD[25]=11
# CellFwd.FWD[26]=0
# CellFwd.FWD[27]=2
# CellFwd.FWD[28]=13
# CellFwd.FWD[29]=12
# CellFwd.FWD[30]=7
# CellFwd.FWD[31]=12
# CellFwd.FWD[32]=5
# CellFwd.FWD[33]=9
# CellFwd.FWD[34]=8
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 1725: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           3                                                                                                                    0
# VPI: 66 VCI: 0d7f 
# Sending cell: 36 60 d7 fb 73 74 06 03 cd 4b f5 f8 d8 bc 9a 06 06 85 01 25 a5 68 6e 44 69 a3 09 a1 30 94 b8 6a 04 b7 db 54 ff 80 b8 77 d8 be 41 da ed ee b2 af bb 8e e4 d5 31 
# --------------======= lut.read Mem[18]=c018
# --------------======= lut.read Mem[18]=c018
#  uni.vpi:  24 read 49176
#  forward:  0 vpi: 1816
# CellFwd.FWD[35]=5
# CellFwd.FWD[36]=2
# CellFwd.FWD[37]=9
# CellFwd.FWD[38]=0
# CellFwd.FWD[39]=7
# CellFwd.FWD[40]=14
# CellFwd.FWD[41]=4
# CellFwd.FWD[42]=8
# CellFwd.FWD[43]=9
# CellFwd.FWD[44]=1
# CellFwd.FWD[45]=7
# CellFwd.FWD[46]=10
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 2345: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           4                                                                                                                    0
# VPI: c6 VCI: 59f2 
# Sending cell: 6c 65 9f 2f 02 02 b0 7b 62 82 3d 97 e7 23 f9 c8 bb fb e4 cd 51 27 26 54 0c 93 40 0e 53 45 ae bf 51 9c b4 d1 c2 fb 3a cf 24 9c f1 ba b7 75 7a f3 76 8b 98 69 57 
# CellFwd.FWD[47]=3
# --------------======= lut.read Mem[66]=0
# --------------======= lut.read Mem[66]=0
#  uni.vpi: 102 read     0
#  forward:  0 vpi:  870
# CellFwd.FWD[48]=11
# CellFwd.FWD[49]=8
# CellFwd.FWD[50]=3
# CellFwd.FWD[51]=4
# CellFwd.FWD[52]=7
# CellFwd.FWD[53]=13
# CellFwd.FWD[54]=3
# CellFwd.FWD[55]=8
# CellFwd.FWD[56]=2
# CellFwd.FWD[57]=2
# CellFwd.FWD[58]=0
#  ------------------ SEQUENCER           1 ------------------
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 2925: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           0                                                                                                                    0
# VPI: 2a VCI: 1c49 
# Sending cell: 42 a1 c4 9a b7 24 da d3 39 70 99 e5 a3 37 5d 8d dc 0c 66 26 f1 b1 9f b8 5e 93 29 ee 73 06 f4 f7 9e 29 2b 24 6d 21 a5 b8 ac 23 d8 97 26 85 37 f0 4b ec 06 1b 2f 
# --------------======= lut.read Mem[c6]=0
# --------------======= lut.read Mem[c6]=0
#  uni.vpi: 198 read     0
#  forward:  0 vpi: 1734
# CellFwd.FWD[59]=1
# CellFwd.FWD[60]=12
# CellFwd.FWD[61]=11
# CellFwd.FWD[62]=15
# CellFwd.FWD[63]=5
# CellFwd.FWD[64]=6
# CellFwd.FWD[65]=6
# CellFwd.FWD[66]=3
# CellFwd.FWD[67]=10
# CellFwd.FWD[68]=11
# CellFwd.FWD[69]=15
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 3465: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           1                                                                                                                    0
# VPI: 3a VCI: 3851 
# Sending cell: 33 a3 85 18 8c 1f b2 34 17 55 b5 55 f6 14 c4 a5 5b 9c c3 87 6f 31 67 4b f3 d5 43 ad 55 c8 98 af 18 03 62 d1 c4 8a 06 04 af b4 0b 57 38 db f7 1c 7a 81 77 a2 57 
# --------------======= lut.read Mem[2a]=802a
# --------------======= lut.read Mem[2a]=802a
#  uni.vpi:  42 read 32810
#  forward:  0 vpi: 1066
# CellFwd.FWD[70]=11
# CellFwd.FWD[71]=4
# CellFwd.FWD[72]=10
# CellFwd.FWD[73]=0
# CellFwd.FWD[74]=13
# CellFwd.FWD[75]=11
# CellFwd.FWD[76]=1
# CellFwd.FWD[77]=8
# CellFwd.FWD[78]=1
# CellFwd.FWD[79]=1
# CellFwd.FWD[80]=15
# CellFwd.FWD[81]=5
# CellFwd.FWD[82]=6
# CellFwd.FWD[83]=5
# CellFwd.FWD[84]=4
# CellFwd.FWD[85]=0
# CellFwd.FWD[86]=4
# CellFwd.FWD[87]=0
# CellFwd.FWD[88]=10
# CellFwd.FWD[89]=2
# CellFwd.FWD[90]=2
# CellFwd.FWD[91]=3
# CellFwd.FWD[92]=5
# CellFwd.FWD[93]=0
# CellFwd.FWD[94]=14
# CellFwd.FWD[95]=9
# CellFwd.FWD[96]=5
# CellFwd.FWD[97]=2
# CellFwd.FWD[98]=13
# CellFwd.FWD[99]=14
# CellFwd.FWD[100]=6
# CellFwd.FWD[101]=15
# CellFwd.FWD[102]=14
# CellFwd.FWD[103]=9
# CellFwd.FWD[104]=2
# CellFwd.FWD[105]=15
# CellFwd.FWD[106]=6
# CellFwd.FWD[107]=0
# CellFwd.FWD[108]=0
# CellFwd.FWD[109]=14
# CellFwd.FWD[110]=4
# CellFwd.FWD[111]=12
# CellFwd.FWD[112]=9
# CellFwd.FWD[113]=9
# CellFwd.FWD[114]=9
# CellFwd.FWD[115]=6
# CellFwd.FWD[116]=0
# CellFwd.FWD[117]=13
# CellFwd.FWD[118]=14
# CellFwd.FWD[119]=3
# CellFwd.FWD[120]=1
# CellFwd.FWD[121]=1
# CellFwd.FWD[122]=3
# CellFwd.FWD[123]=2
# CellFwd.FWD[124]=6
# CellFwd.FWD[125]=6
# CellFwd.FWD[126]=5
# CellFwd.FWD[127]=14
# CellFwd.FWD[128]=15
# CellFwd.FWD[129]=5
# CellFwd.FWD[130]=5
# CellFwd.FWD[131]=4
# CellFwd.FWD[132]=4
# CellFwd.FWD[133]=14
# CellFwd.FWD[134]=11
# CellFwd.FWD[135]=8
# CellFwd.FWD[136]=3
# CellFwd.FWD[137]=11
# CellFwd.FWD[138]=4
# CellFwd.FWD[139]=6
# CellFwd.FWD[140]=9
# CellFwd.FWD[141]=8
# CellFwd.FWD[142]=0
# CellFwd.FWD[143]=5
# CellFwd.FWD[144]=12
# CellFwd.FWD[145]=15
# CellFwd.FWD[146]=0
# CellFwd.FWD[147]=14
# CellFwd.FWD[148]=12
# CellFwd.FWD[149]=9
# CellFwd.FWD[150]=5
# CellFwd.FWD[151]=6
# CellFwd.FWD[152]=2
# CellFwd.FWD[153]=10
# CellFwd.FWD[154]=6
# CellFwd.FWD[155]=14
# CellFwd.FWD[156]=13
# CellFwd.FWD[157]=10
# CellFwd.FWD[158]=0
# CellFwd.FWD[159]=5
# CellFwd.FWD[160]=13
# CellFwd.FWD[161]=8
# CellFwd.FWD[162]=3
# CellFwd.FWD[163]=5
# CellFwd.FWD[164]=8
# CellFwd.FWD[165]=9
# CellFwd.FWD[166]=12
# CellFwd.FWD[167]=6
# CellFwd.FWD[168]=0
# CellFwd.FWD[169]=15
# CellFwd.FWD[170]=9
# CellFwd.FWD[171]=8
# CellFwd.FWD[172]=2
# CellFwd.FWD[173]=8
# CellFwd.FWD[174]=3
# CellFwd.FWD[175]=12
# CellFwd.FWD[176]=14
# CellFwd.FWD[177]=13
# CellFwd.FWD[178]=9
# CellFwd.FWD[179]=9
# CellFwd.FWD[180]=13
# CellFwd.FWD[181]=8
# CellFwd.FWD[182]=11
# CellFwd.FWD[183]=13
# CellFwd.FWD[184]=6
# CellFwd.FWD[185]=10
# CellFwd.FWD[186]=15
# CellFwd.FWD[187]=2
# CellFwd.FWD[188]=8
# CellFwd.FWD[189]=4
# CellFwd.FWD[190]=1
# CellFwd.FWD[191]=9
# CellFwd.FWD[192]=4
# CellFwd.FWD[193]=2
# CellFwd.FWD[194]=8
# CellFwd.FWD[195]=5
# CellFwd.FWD[196]=0
# CellFwd.FWD[197]=13
# CellFwd.FWD[198]=2
# CellFwd.FWD[199]=12
# CellFwd.FWD[200]=12
# CellFwd.FWD[201]=8
# CellFwd.FWD[202]=9
# CellFwd.FWD[203]=13
# CellFwd.FWD[204]=15
# CellFwd.FWD[205]=1
# CellFwd.FWD[206]=5
# CellFwd.FWD[207]=8
# CellFwd.FWD[208]=8
# CellFwd.FWD[209]=7
# CellFwd.FWD[210]=0
# CellFwd.FWD[211]=2
# CellFwd.FWD[212]=10
# CellFwd.FWD[213]=1
# CellFwd.FWD[214]=14
# CellFwd.FWD[215]=7
# CellFwd.FWD[216]=2
# CellFwd.FWD[217]=7
# CellFwd.FWD[218]=11
# CellFwd.FWD[219]=13
# CellFwd.FWD[220]=2
# CellFwd.FWD[221]=10
# CellFwd.FWD[222]=7
# CellFwd.FWD[223]=0
# CellFwd.FWD[224]=11
# CellFwd.FWD[225]=10
# CellFwd.FWD[226]=13
# CellFwd.FWD[227]=12
# CellFwd.FWD[228]=11
# CellFwd.FWD[229]=0
# CellFwd.FWD[230]=3
# CellFwd.FWD[231]=0
# CellFwd.FWD[232]=5
# CellFwd.FWD[233]=12
# CellFwd.FWD[234]=4
# CellFwd.FWD[235]=13
# CellFwd.FWD[236]=9
# CellFwd.FWD[237]=5
# CellFwd.FWD[238]=1
# CellFwd.FWD[239]=2
# CellFwd.FWD[240]=1
# CellFwd.FWD[241]=4
# CellFwd.FWD[242]=2
# CellFwd.FWD[243]=7
# CellFwd.FWD[244]=14
# CellFwd.FWD[245]=3
# CellFwd.FWD[246]=5
# CellFwd.FWD[247]=12
# CellFwd.FWD[248]=12
# CellFwd.FWD[249]=6
# CellFwd.FWD[250]=9
# CellFwd.FWD[251]=4
# CellFwd.FWD[252]=11
# CellFwd.FWD[253]=1
# CellFwd.FWD[254]=9
# CellFwd.FWD[255]=7
# Verifying ...--------------======= lut.read Mem[0]=b000
# --------------======= lut.read Mem[1]=f001
# --------------======= lut.read Mem[2]=4002
# --------------======= lut.read Mem[3]=1003
# --------------======= lut.read Mem[4]=3004
# --------------======= lut.read Mem[5]=1005
# --------------======= lut.read Mem[6]=6
# --------------======= lut.read Mem[7]=9007
# --------------======= lut.read Mem[8]=2008
# --------------======= lut.read Mem[9]=a009
# --------------======= lut.read Mem[a]=800a
# --------------======= lut.read Mem[b]=600b
# --------------======= lut.read Mem[c]=200c
# --------------======= lut.read Mem[d]=d00d
# --------------======= lut.read Mem[e]=f00e
# --------------======= lut.read Mem[f]=100f
# --------------======= lut.read Mem[10]=9010
# --------------======= lut.read Mem[11]=f011
# --------------======= lut.read Mem[12]=b012
# --------------======= lut.read Mem[13]=13
# --------------======= lut.read Mem[14]=6014
# --------------======= lut.read Mem[15]=b015
# --------------======= lut.read Mem[16]=5016
# --------------======= lut.read Mem[17]=5017
# --------------======= lut.read Mem[18]=c018
# --------------======= lut.read Mem[19]=b019
# --------------======= lut.read Mem[1a]=1a
# --------------======= lut.read Mem[1b]=201b
# --------------======= lut.read Mem[1c]=d01c
# --------------======= lut.read Mem[1d]=c01d
# --------------======= lut.read Mem[1e]=701e
# --------------======= lut.read Mem[1f]=c01f
# --------------======= lut.read Mem[20]=5020
# --------------======= lut.read Mem[21]=9021
# --------------======= lut.read Mem[22]=8022
# --------------======= lut.read Mem[23]=5023
# --------------======= lut.read Mem[24]=2024
# --------------======= lut.read Mem[25]=9025
# --------------======= lut.read Mem[26]=26
# --------------======= lut.read Mem[27]=7027
# --------------======= lut.read Mem[28]=e028
# --------------======= lut.read Mem[29]=4029
# --------------======= lut.read Mem[2a]=802a
# --------------======= lut.read Mem[2b]=902b
# --------------======= lut.read Mem[2c]=102c
# --------------======= lut.read Mem[2d]=702d
# --------------======= lut.read Mem[2e]=a02e
# --------------======= lut.read Mem[2f]=302f
# --------------======= lut.read Mem[30]=b030
# --------------======= lut.read Mem[31]=8031
# --------------======= lut.read Mem[32]=3032
# --------------======= lut.read Mem[33]=4033
# --------------======= lut.read Mem[34]=7034
# --------------======= lut.read Mem[35]=d035
# --------------======= lut.read Mem[36]=3036
# --------------======= lut.read Mem[37]=8037
# --------------======= lut.read Mem[38]=2038
# --------------======= lut.read Mem[39]=2039
# --------------======= lut.read Mem[3a]=3a
# --------------======= lut.read Mem[3b]=103b
# --------------======= lut.read Mem[3c]=c03c
# --------------======= lut.read Mem[3d]=b03d
# --------------======= lut.read Mem[3e]=f03e
# --------------======= lut.read Mem[3f]=503f
# --------------======= lut.read Mem[40]=6040
# --------------======= lut.read Mem[41]=6041
# --------------======= lut.read Mem[42]=3042
# --------------======= lut.read Mem[43]=a043
# --------------======= lut.read Mem[44]=b044
# --------------======= lut.read Mem[45]=f045
# --------------======= lut.read Mem[46]=b046
# --------------======= lut.read Mem[47]=4047
# --------------======= lut.read Mem[48]=a048
# --------------======= lut.read Mem[49]=49
# --------------======= lut.read Mem[4a]=d04a
# --------------======= lut.read Mem[4b]=b04b
# --------------======= lut.read Mem[4c]=104c
# --------------======= lut.read Mem[4d]=804d
# --------------======= lut.read Mem[4e]=104e
# --------------======= lut.read Mem[4f]=104f
# --------------======= lut.read Mem[50]=f050
# --------------======= lut.read Mem[51]=5051
# --------------======= lut.read Mem[52]=6052
# --------------======= lut.read Mem[53]=5053
# --------------======= lut.read Mem[54]=4054
# --------------======= lut.read Mem[55]=55
# --------------======= lut.read Mem[56]=4056
# --------------======= lut.read Mem[57]=57
# --------------======= lut.read Mem[58]=a058
# --------------======= lut.read Mem[59]=2059
# --------------======= lut.read Mem[5a]=205a
# --------------======= lut.read Mem[5b]=305b
# --------------======= lut.read Mem[5c]=505c
# --------------======= lut.read Mem[5d]=5d
# --------------======= lut.read Mem[5e]=e05e
# --------------======= lut.read Mem[5f]=905f
# --------------======= lut.read Mem[60]=5060
# --------------======= lut.read Mem[61]=2061
# --------------======= lut.read Mem[62]=d062
# --------------======= lut.read Mem[63]=e063
# --------------======= lut.read Mem[64]=6064
# --------------======= lut.read Mem[65]=f065
# --------------======= lut.read Mem[66]=e066
# --------------======= lut.read Mem[67]=9067
# --------------======= lut.read Mem[68]=2068
# --------------======= lut.read Mem[69]=f069
# --------------======= lut.read Mem[6a]=606a
# --------------======= lut.read Mem[6b]=6b
# --------------======= lut.read Mem[6c]=6c
# --------------======= lut.read Mem[6d]=e06d
# --------------======= lut.read Mem[6e]=406e
# --------------======= lut.read Mem[6f]=c06f
# --------------======= lut.read Mem[70]=9070
# --------------======= lut.read Mem[71]=9071
# --------------======= lut.read Mem[72]=9072
# --------------======= lut.read Mem[73]=6073
# --------------======= lut.read Mem[74]=74
# --------------======= lut.read Mem[75]=d075
# --------------======= lut.read Mem[76]=e076
# --------------======= lut.read Mem[77]=3077
# --------------======= lut.read Mem[78]=1078
# --------------======= lut.read Mem[79]=1079
# --------------======= lut.read Mem[7a]=307a
# --------------======= lut.read Mem[7b]=207b
# --------------======= lut.read Mem[7c]=607c
# --------------======= lut.read Mem[7d]=607d
# --------------======= lut.read Mem[7e]=507e
# --------------======= lut.read Mem[7f]=e07f
# --------------======= lut.read Mem[80]=f080
# --------------======= lut.read Mem[81]=5081
# --------------======= lut.read Mem[82]=5082
# --------------======= lut.read Mem[83]=4083
# --------------======= lut.read Mem[84]=4084
# --------------======= lut.read Mem[85]=e085
# --------------======= lut.read Mem[86]=b086
# --------------======= lut.read Mem[87]=8087
# --------------======= lut.read Mem[88]=3088
# --------------======= lut.read Mem[89]=b089
# --------------======= lut.read Mem[8a]=408a
# --------------======= lut.read Mem[8b]=608b
# --------------======= lut.read Mem[8c]=908c
# --------------======= lut.read Mem[8d]=808d
# --------------======= lut.read Mem[8e]=8e
# --------------======= lut.read Mem[8f]=508f
# --------------======= lut.read Mem[90]=c090
# --------------======= lut.read Mem[91]=f091
# --------------======= lut.read Mem[92]=92
# --------------======= lut.read Mem[93]=e093
# --------------======= lut.read Mem[94]=c094
# --------------======= lut.read Mem[95]=9095
# --------------======= lut.read Mem[96]=5096
# --------------======= lut.read Mem[97]=6097
# --------------======= lut.read Mem[98]=2098
# --------------======= lut.read Mem[99]=a099
# --------------======= lut.read Mem[9a]=609a
# --------------======= lut.read Mem[9b]=e09b
# --------------======= lut.read Mem[9c]=d09c
# --------------======= lut.read Mem[9d]=a09d
# --------------======= lut.read Mem[9e]=9e
# --------------======= lut.read Mem[9f]=509f
# --------------======= lut.read Mem[a0]=d0a0
# --------------======= lut.read Mem[a1]=80a1
# --------------======= lut.read Mem[a2]=30a2
# --------------======= lut.read Mem[a3]=50a3
# --------------======= lut.read Mem[a4]=80a4
# --------------======= lut.read Mem[a5]=90a5
# --------------======= lut.read Mem[a6]=c0a6
# --------------======= lut.read Mem[a7]=60a7
# --------------======= lut.read Mem[a8]=a8
# --------------======= lut.read Mem[a9]=f0a9
# --------------======= lut.read Mem[aa]=90aa
# --------------======= lut.read Mem[ab]=80ab
# --------------======= lut.read Mem[ac]=20ac
# --------------======= lut.read Mem[ad]=80ad
# --------------======= lut.read Mem[ae]=30ae
# --------------======= lut.read Mem[af]=c0af
# --------------======= lut.read Mem[b0]=e0b0
# --------------======= lut.read Mem[b1]=d0b1
# --------------======= lut.read Mem[b2]=90b2
# --------------======= lut.read Mem[b3]=90b3
# --------------======= lut.read Mem[b4]=d0b4
# --------------======= lut.read Mem[b5]=80b5
# --------------======= lut.read Mem[b6]=b0b6
# --------------======= lut.read Mem[b7]=d0b7
# --------------======= lut.read Mem[b8]=60b8
# --------------======= lut.read Mem[b9]=a0b9
# --------------======= lut.read Mem[ba]=f0ba
# --------------======= lut.read Mem[bb]=20bb
# --------------======= lut.read Mem[bc]=80bc
# --------------======= lut.read Mem[bd]=40bd
# --------------======= lut.read Mem[be]=10be
# --------------======= lut.read Mem[bf]=90bf
# --------------======= lut.read Mem[c0]=40c0
# --------------======= lut.read Mem[c1]=20c1
# --------------======= lut.read Mem[c2]=80c2
# --------------======= lut.read Mem[c3]=50c3
# --------------======= lut.read Mem[c4]=c4
# --------------======= lut.read Mem[c5]=d0c5
# --------------======= lut.read Mem[c6]=20c6
# --------------======= lut.read Mem[c7]=c0c7
# --------------======= lut.read Mem[c8]=c0c8
# --------------======= lut.read Mem[c9]=80c9
# --------------======= lut.read Mem[ca]=90ca
# --------------======= lut.read Mem[cb]=d0cb
# --------------======= lut.read Mem[cc]=f0cc
# --------------======= lut.read Mem[cd]=10cd
# --------------======= lut.read Mem[ce]=50ce
# --------------======= lut.read Mem[cf]=80cf
# --------------======= lut.read Mem[d0]=80d0
# --------------======= lut.read Mem[d1]=70d1
# --------------======= lut.read Mem[d2]=d2
# --------------======= lut.read Mem[d3]=20d3
# --------------======= lut.read Mem[d4]=a0d4
# --------------======= lut.read Mem[d5]=10d5
# --------------======= lut.read Mem[d6]=e0d6
# --------------======= lut.read Mem[d7]=70d7
# --------------======= lut.read Mem[d8]=20d8
# --------------======= lut.read Mem[d9]=70d9
# --------------======= lut.read Mem[da]=b0da
# --------------======= lut.read Mem[db]=d0db
# --------------======= lut.read Mem[dc]=20dc
# --------------======= lut.read Mem[dd]=a0dd
# --------------======= lut.read Mem[de]=70de
# --------------======= lut.read Mem[df]=df
# --------------======= lut.read Mem[e0]=b0e0
# --------------======= lut.read Mem[e1]=a0e1
# --------------======= lut.read Mem[e2]=d0e2
# --------------======= lut.read Mem[e3]=c0e3
# --------------======= lut.read Mem[e4]=b0e4
# --------------======= lut.read Mem[e5]=e5
# --------------======= lut.read Mem[e6]=30e6
# --------------======= lut.read Mem[e7]=e7
# --------------======= lut.read Mem[e8]=50e8
# --------------======= lut.read Mem[e9]=c0e9
# --------------======= lut.read Mem[ea]=40ea
# --------------======= lut.read Mem[eb]=d0eb
# --------------======= lut.read Mem[ec]=90ec
# --------------======= lut.read Mem[ed]=50ed
# --------------======= lut.read Mem[ee]=10ee
# --------------======= lut.read Mem[ef]=20ef
# --------------======= lut.read Mem[f0]=10f0
# --------------======= lut.read Mem[f1]=40f1
# --------------======= lut.read Mem[f2]=20f2
# --------------======= lut.read Mem[f3]=70f3
# --------------======= lut.read Mem[f4]=e0f4
# --------------======= lut.read Mem[f5]=30f5
# --------------======= lut.read Mem[f6]=50f6
# --------------======= lut.read Mem[f7]=c0f7
# --------------======= lut.read Mem[f8]=c0f8
# --------------======= lut.read Mem[f9]=60f9
# --------------======= lut.read Mem[fa]=90fa
# --------------======= lut.read Mem[fb]=40fb
# --------------======= lut.read Mem[fc]=b0fc
# --------------======= lut.read Mem[fd]=10fd
# --------------======= lut.read Mem[fe]=90fe
# --------------======= lut.read Mem[ff]=70ff
# Verified
quit -sim
# End time: 16:55:00 on May 14,2019, Elapsed time: 0:26:04
# Errors: 0, Warnings: 2
do scripts/1_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 22 2018
# vmap work work 
# Modifying /home/marcelo/vfsd-utopia/uvm.mpf
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:57:06 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_rx.sv 
# -- Compiling module utopia1_atm_rx
# 
# Top level modules:
# 	utopia1_atm_rx
# End time: 16:57:06 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:57:06 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_tx.sv 
# -- Compiling module utopia1_atm_tx
# 
# Top level modules:
# 	utopia1_atm_tx
# End time: 16:57:06 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:57:06 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb/LookupTable.sv 
# -- Compiling package LookupTable_sv_unit
# -- Compiling interface LookupTable
# 
# Top level modules:
# 	--none--
# End time: 16:57:06 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:57:06 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/squat.sv 
# -- Compiling package squat_sv_unit
# -- Compiling module squat
# 
# Top level modules:
# 	squat
# End time: 16:57:06 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:57:06 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/definitions.sv 
# 
# Top level modules:
# 	--none--
# End time: 16:57:06 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:57:06 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/uni_cell.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:57:06 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:57:06 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/repeat_sequence.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:57:06 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:57:06 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/driver.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/driver.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:57:07 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:57:07 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/monitor.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/monitor.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:57:07 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:57:07 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/agent.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/agent.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:57:07 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:57:07 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/scoreboard.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/scoreboard.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:57:08 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:57:08 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/environment.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/environment.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package environment_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 16:57:08 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:57:08 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/teste.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/teste.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package teste_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 16:57:09 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:57:09 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/top.sv 
# ** Note: (vlog-2286) ./src/dut/top.sv(4): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling module squat
# -- Compiling module top
# ** Error: ./src/dut/top.sv(37): 'CPU_driver' is an unknown type.
# Or did you omit the '()' for an instantiation?
# ** Error: ./src/dut/top.sv(59): (vlog-2110) Illegal reference to net "cfg".
# ** Error: ./src/dut/top.sv(59): 'new' must be used to assign to a class or covergroup handle.
# ** Error: ./src/dut/top.sv(60): 'cpu' is not a variable
# ** Error: ./src/dut/top.sv(60): Illegal LHS of assignment.
# ** Error: ./src/dut/top.sv(60): 'new' must be used to assign to a class or covergroup handle.
# End time: 16:57:09 on May 14,2019, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: /home/marcelo/mentor/questasim/linux_x86_64/vlog failed.
# Error in macro ./scripts/1_compile.do line 24
# /home/marcelo/mentor/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -work work -novopt -sv +incdir+./src/tb +incdir+./src/dut +incdir+./src/tb_uvm  ./src/dut/top.sv "
do scripts/1_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 22 2018
# vmap work work 
# Modifying /home/marcelo/vfsd-utopia/uvm.mpf
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:57:31 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_rx.sv 
# -- Compiling module utopia1_atm_rx
# 
# Top level modules:
# 	utopia1_atm_rx
# End time: 16:57:31 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:57:31 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_tx.sv 
# -- Compiling module utopia1_atm_tx
# 
# Top level modules:
# 	utopia1_atm_tx
# End time: 16:57:31 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:57:31 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb/LookupTable.sv 
# -- Compiling package LookupTable_sv_unit
# -- Compiling interface LookupTable
# 
# Top level modules:
# 	--none--
# End time: 16:57:31 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:57:31 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/squat.sv 
# -- Compiling package squat_sv_unit
# -- Compiling module squat
# 
# Top level modules:
# 	squat
# End time: 16:57:31 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:57:31 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/definitions.sv 
# 
# Top level modules:
# 	--none--
# End time: 16:57:31 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:57:31 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/uni_cell.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:57:32 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:57:32 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/repeat_sequence.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:57:32 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:57:32 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/driver.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/driver.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:57:32 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:57:32 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/monitor.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/monitor.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:57:33 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:57:33 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/agent.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/agent.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:57:33 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:57:33 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/scoreboard.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/scoreboard.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:57:33 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:57:33 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/environment.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/environment.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: ./src/tb_uvm/environment.sv(7): (vlog-13233) Design unit "environment_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
# -- Compiling package environment_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 16:57:34 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:57:34 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/teste.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/teste.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: ./src/tb_uvm/teste.sv(6): (vlog-13233) Design unit "teste_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
# -- Compiling package teste_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 16:57:34 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:57:34 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/top.sv 
# ** Note: (vlog-2286) ./src/dut/top.sv(4): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Error: ./src/dut/top.sv(60): (vlog-2730) Undefined variable: 'cfg'.
# End time: 16:57:34 on May 14,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/marcelo/mentor/questasim/linux_x86_64/vlog failed.
# Error in macro ./scripts/1_compile.do line 24
# /home/marcelo/mentor/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -work work -novopt -sv +incdir+./src/tb +incdir+./src/dut +incdir+./src/tb_uvm  ./src/dut/top.sv "
do scripts/1_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 22 2018
# vmap work work 
# Modifying /home/marcelo/vfsd-utopia/uvm.mpf
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:57:47 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_rx.sv 
# -- Compiling module utopia1_atm_rx
# 
# Top level modules:
# 	utopia1_atm_rx
# End time: 16:57:47 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:57:47 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_tx.sv 
# -- Compiling module utopia1_atm_tx
# 
# Top level modules:
# 	utopia1_atm_tx
# End time: 16:57:47 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:57:47 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb/LookupTable.sv 
# -- Compiling package LookupTable_sv_unit
# -- Compiling interface LookupTable
# 
# Top level modules:
# 	--none--
# End time: 16:57:47 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:57:47 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/squat.sv 
# -- Compiling package squat_sv_unit
# -- Compiling module squat
# 
# Top level modules:
# 	squat
# End time: 16:57:47 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:57:47 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/definitions.sv 
# 
# Top level modules:
# 	--none--
# End time: 16:57:47 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:57:47 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/uni_cell.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:57:47 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:57:47 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/repeat_sequence.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:57:47 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:57:47 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/driver.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/driver.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:57:48 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:57:48 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/monitor.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/monitor.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:57:48 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:57:48 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/agent.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/agent.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:57:48 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:57:48 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/scoreboard.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/scoreboard.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:57:49 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:57:49 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/environment.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/environment.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: ./src/tb_uvm/environment.sv(7): (vlog-13233) Design unit "environment_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
# -- Compiling package environment_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 16:57:49 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:57:49 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/teste.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/teste.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: ./src/tb_uvm/teste.sv(6): (vlog-13233) Design unit "teste_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
# -- Compiling package teste_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 16:57:50 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:57:50 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/top.sv 
# ** Note: (vlog-2286) ./src/dut/top.sv(4): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Error: ./src/dut/top.sv(62): (vlog-2730) Undefined variable: 'cfg'.
# End time: 16:57:50 on May 14,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/marcelo/mentor/questasim/linux_x86_64/vlog failed.
# Error in macro ./scripts/1_compile.do line 24
# /home/marcelo/mentor/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -work work -novopt -sv +incdir+./src/tb +incdir+./src/dut +incdir+./src/tb_uvm  ./src/dut/top.sv "
do scripts/1_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 22 2018
# vmap work work 
# Modifying /home/marcelo/vfsd-utopia/uvm.mpf
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:58:21 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_rx.sv 
# -- Compiling module utopia1_atm_rx
# 
# Top level modules:
# 	utopia1_atm_rx
# End time: 16:58:21 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:58:21 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_tx.sv 
# -- Compiling module utopia1_atm_tx
# 
# Top level modules:
# 	utopia1_atm_tx
# End time: 16:58:21 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:58:21 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb/LookupTable.sv 
# -- Compiling package LookupTable_sv_unit
# -- Compiling interface LookupTable
# 
# Top level modules:
# 	--none--
# End time: 16:58:21 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:58:21 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/squat.sv 
# -- Compiling package squat_sv_unit
# -- Compiling module squat
# 
# Top level modules:
# 	squat
# End time: 16:58:21 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:58:21 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/definitions.sv 
# 
# Top level modules:
# 	--none--
# End time: 16:58:21 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:58:21 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/uni_cell.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:58:21 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:58:21 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/repeat_sequence.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:58:22 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:58:22 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/driver.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/driver.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:58:22 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:58:22 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/monitor.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/monitor.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:58:22 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:58:22 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/agent.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/agent.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:58:23 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:58:23 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/scoreboard.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/scoreboard.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:58:23 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:58:23 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/environment.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/environment.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package environment_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 16:58:23 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:58:23 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/teste.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/teste.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package teste_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 16:58:24 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 16:58:24 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/top.sv 
# ** Note: (vlog-2286) ./src/dut/top.sv(4): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling module squat
# -- Compiling interface cpu_ifc
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 16:58:24 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.top -coverage "+UVM_VERBOSITY=UVM_HIGH" "+UVM_TESTNAME=teste" 
# Start time: 16:58:24 on May 14,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.utopia_sv_unit(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.LookupTable_sv_unit(fast)
# Loading work.squat(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.Utopia(fast)
# Loading work.cpu_ifc(fast)
# Loading /home/marcelo/mentor/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# Memory: Loading ... 
# CellFwd.FWD[0]=2
# CellFwd.FWD[1]=0
# CellFwd.FWD[2]=0
# CellFwd.FWD[3]=5
# CellFwd.FWD[4]=6
# CellFwd.FWD[5]=4
# CellFwd.FWD[6]=15
# CellFwd.FWD[7]=11
# CellFwd.FWD[8]=11
# CellFwd.FWD[9]=1
# CellFwd.FWD[10]=0
# CellFwd.FWD[11]=10
# CellFwd.FWD[12]=3
# CellFwd.FWD[13]=12
# CellFwd.FWD[14]=13
# CellFwd.FWD[15]=13
# CellFwd.FWD[16]=10
# CellFwd.FWD[17]=6
# CellFwd.FWD[18]=15
# CellFwd.FWD[19]=3
# CellFwd.FWD[20]=8
# CellFwd.FWD[21]=0
# CellFwd.FWD[22]=5
# CellFwd.FWD[23]=2
# CellFwd.FWD[24]=11
# CellFwd.FWD[25]=2
# CellFwd.FWD[26]=1
# CellFwd.FWD[27]=13
# CellFwd.FWD[28]=4
# CellFwd.FWD[29]=11
# CellFwd.FWD[30]=10
# CellFwd.FWD[31]=1
# CellFwd.FWD[32]=6
# CellFwd.FWD[33]=6
# CellFwd.FWD[34]=5
# CellFwd.FWD[35]=6
# CellFwd.FWD[36]=8
# CellFwd.FWD[37]=4
# CellFwd.FWD[38]=1
# CellFwd.FWD[39]=7
# CellFwd.FWD[40]=13
# CellFwd.FWD[41]=2
# CellFwd.FWD[42]=9
# CellFwd.FWD[43]=4
# CellFwd.FWD[44]=13
# CellFwd.FWD[45]=12
# CellFwd.FWD[46]=11
# CellFwd.FWD[47]=12
# CellFwd.FWD[48]=0
# CellFwd.FWD[49]=0
# CellFwd.FWD[50]=12
# CellFwd.FWD[51]=1
# CellFwd.FWD[52]=13
# CellFwd.FWD[53]=13
# CellFwd.FWD[54]=6
# CellFwd.FWD[55]=9
# CellFwd.FWD[56]=2
# CellFwd.FWD[57]=3
# CellFwd.FWD[58]=5
# CellFwd.FWD[59]=14
# CellFwd.FWD[60]=5
# CellFwd.FWD[61]=6
# CellFwd.FWD[62]=8
# CellFwd.FWD[63]=7
# CellFwd.FWD[64]=7
# CellFwd.FWD[65]=3
# CellFwd.FWD[66]=5
# CellFwd.FWD[67]=8
# CellFwd.FWD[68]=1
# CellFwd.FWD[69]=15
# CellFwd.FWD[70]=8
# CellFwd.FWD[71]=12
# CellFwd.FWD[72]=12
# CellFwd.FWD[73]=12
# CellFwd.FWD[74]=12
# CellFwd.FWD[75]=9
# CellFwd.FWD[76]=3
# CellFwd.FWD[77]=10
# CellFwd.FWD[78]=12
# CellFwd.FWD[79]=3
# CellFwd.FWD[80]=7
# CellFwd.FWD[81]=10
# CellFwd.FWD[82]=5
# CellFwd.FWD[83]=4
# CellFwd.FWD[84]=0
# CellFwd.FWD[85]=9
# CellFwd.FWD[86]=14
# CellFwd.FWD[87]=10
# CellFwd.FWD[88]=9
# CellFwd.FWD[89]=11
# CellFwd.FWD[90]=14
# CellFwd.FWD[91]=5
# CellFwd.FWD[92]=4
# CellFwd.FWD[93]=15
# CellFwd.FWD[94]=4
# CellFwd.FWD[95]=6
# CellFwd.FWD[96]=14
# CellFwd.FWD[97]=7
# CellFwd.FWD[98]=5
# CellFwd.FWD[99]=0
# CellFwd.FWD[100]=13
# CellFwd.FWD[101]=2
# CellFwd.FWD[102]=7
# CellFwd.FWD[103]=8
# CellFwd.FWD[104]=1
# CellFwd.FWD[105]=10
# CellFwd.FWD[106]=1
# CellFwd.FWD[107]=2
# CellFwd.FWD[108]=7
# CellFwd.FWD[109]=0
# CellFwd.FWD[110]=14
# CellFwd.FWD[111]=8
# CellFwd.FWD[112]=13
# CellFwd.FWD[113]=5
# CellFwd.FWD[114]=14
# CellFwd.FWD[115]=14
# CellFwd.FWD[116]=4
# CellFwd.FWD[117]=10
# CellFwd.FWD[118]=3
# CellFwd.FWD[119]=8
# CellFwd.FWD[120]=1
# CellFwd.FWD[121]=14
# CellFwd.FWD[122]=2
# CellFwd.FWD[123]=2
# CellFwd.FWD[124]=0
# CellFwd.FWD[125]=9
# CellFwd.FWD[126]=7
# CellFwd.FWD[127]=13
# CellFwd.FWD[128]=15
# CellFwd.FWD[129]=1
# CellFwd.FWD[130]=8
# CellFwd.FWD[131]=7
# CellFwd.FWD[132]=9
# CellFwd.FWD[133]=14
# CellFwd.FWD[134]=2
# CellFwd.FWD[135]=12
# CellFwd.FWD[136]=2
# CellFwd.FWD[137]=12
# CellFwd.FWD[138]=1
# CellFwd.FWD[139]=6
# CellFwd.FWD[140]=12
# CellFwd.FWD[141]=12
# CellFwd.FWD[142]=10
# CellFwd.FWD[143]=6
# CellFwd.FWD[144]=4
# CellFwd.FWD[145]=5
# CellFwd.FWD[146]=3
# CellFwd.FWD[147]=6
# CellFwd.FWD[148]=4
# CellFwd.FWD[149]=14
# CellFwd.FWD[150]=9
# CellFwd.FWD[151]=15
# CellFwd.FWD[152]=9
# CellFwd.FWD[153]=10
# CellFwd.FWD[154]=7
# CellFwd.FWD[155]=15
# CellFwd.FWD[156]=7
# CellFwd.FWD[157]=0
# CellFwd.FWD[158]=14
# CellFwd.FWD[159]=10
# CellFwd.FWD[160]=4
# CellFwd.FWD[161]=3
# CellFwd.FWD[162]=1
# CellFwd.FWD[163]=5
# CellFwd.FWD[164]=9
# CellFwd.FWD[165]=13
# CellFwd.FWD[166]=7
# CellFwd.FWD[167]=1
# CellFwd.FWD[168]=8
# CellFwd.FWD[169]=7
# CellFwd.FWD[170]=10
# CellFwd.FWD[171]=15
# CellFwd.FWD[172]=13
# CellFwd.FWD[173]=8
# CellFwd.FWD[174]=6
# CellFwd.FWD[175]=7
# CellFwd.FWD[176]=14
# CellFwd.FWD[177]=14
# CellFwd.FWD[178]=9
# CellFwd.FWD[179]=5
# CellFwd.FWD[180]=10
# CellFwd.FWD[181]=7
# CellFwd.FWD[182]=9
# CellFwd.FWD[183]=8
# CellFwd.FWD[184]=11
# CellFwd.FWD[185]=12
# CellFwd.FWD[186]=14
# CellFwd.FWD[187]=11
# CellFwd.FWD[188]=7
# CellFwd.FWD[189]=2
# CellFwd.FWD[190]=5
# CellFwd.FWD[191]=15
# CellFwd.FWD[192]=2
# CellFwd.FWD[193]=5
# CellFwd.FWD[194]=8
# CellFwd.FWD[195]=12
# CellFwd.FWD[196]=2
# CellFwd.FWD[197]=8
# CellFwd.FWD[198]=10
# CellFwd.FWD[199]=3
# CellFwd.FWD[200]=9
# CellFwd.FWD[201]=11
# CellFwd.FWD[202]=1
# CellFwd.FWD[203]=3
# CellFwd.FWD[204]=12
# CellFwd.FWD[205]=5
# CellFwd.FWD[206]=0
# CellFwd.FWD[207]=0
# CellFwd.FWD[208]=3
# CellFwd.FWD[209]=6
# CellFwd.FWD[210]=8
# CellFwd.FWD[211]=7
# CellFwd.FWD[212]=11
# CellFwd.FWD[213]=15
# CellFwd.FWD[214]=4
# CellFwd.FWD[215]=12
# CellFwd.FWD[216]=10
# CellFwd.FWD[217]=8
# CellFwd.FWD[218]=8
# CellFwd.FWD[219]=13
# CellFwd.FWD[220]=15
# CellFwd.FWD[221]=12
# CellFwd.FWD[222]=9
# CellFwd.FWD[223]=1
# CellFwd.FWD[224]=4
# CellFwd.FWD[225]=11
# CellFwd.FWD[226]=7
# CellFwd.FWD[227]=3
# CellFwd.FWD[228]=0
# CellFwd.FWD[229]=7
# CellFwd.FWD[230]=13
# CellFwd.FWD[231]=4
# CellFwd.FWD[232]=15
# CellFwd.FWD[233]=13
# CellFwd.FWD[234]=14
# CellFwd.FWD[235]=14
# CellFwd.FWD[236]=7
# CellFwd.FWD[237]=5
# CellFwd.FWD[238]=5
# CellFwd.FWD[239]=10
# CellFwd.FWD[240]=8
# CellFwd.FWD[241]=9
# CellFwd.FWD[242]=3
# CellFwd.FWD[243]=12
# CellFwd.FWD[244]=15
# CellFwd.FWD[245]=0
# CellFwd.FWD[246]=5
# CellFwd.FWD[247]=9
# CellFwd.FWD[248]=0
# CellFwd.FWD[249]=12
# CellFwd.FWD[250]=14
# CellFwd.FWD[251]=11
# CellFwd.FWD[252]=11
# CellFwd.FWD[253]=3
# CellFwd.FWD[254]=6
# CellFwd.FWD[255]=1
# Verifying ...--------------======= lut.read Mem[0]=2000
# --------------======= lut.read Mem[1]=1
# --------------======= lut.read Mem[2]=2
# --------------======= lut.read Mem[3]=5003
# --------------======= lut.read Mem[4]=6004
# --------------======= lut.read Mem[5]=4005
# --------------======= lut.read Mem[6]=f006
# --------------======= lut.read Mem[7]=b007
# --------------======= lut.read Mem[8]=b008
# --------------======= lut.read Mem[9]=1009
# --------------======= lut.read Mem[a]=a
# --------------======= lut.read Mem[b]=a00b
# --------------======= lut.read Mem[c]=300c
# --------------======= lut.read Mem[d]=c00d
# --------------======= lut.read Mem[e]=d00e
# --------------======= lut.read Mem[f]=d00f
# --------------======= lut.read Mem[10]=a010
# --------------======= lut.read Mem[11]=6011
# --------------======= lut.read Mem[12]=f012
# --------------======= lut.read Mem[13]=3013
# --------------======= lut.read Mem[14]=8014
# --------------======= lut.read Mem[15]=15
# --------------======= lut.read Mem[16]=5016
# --------------======= lut.read Mem[17]=2017
# --------------======= lut.read Mem[18]=b018
# --------------======= lut.read Mem[19]=2019
# --------------======= lut.read Mem[1a]=101a
# --------------======= lut.read Mem[1b]=d01b
# --------------======= lut.read Mem[1c]=401c
# --------------======= lut.read Mem[1d]=b01d
# --------------======= lut.read Mem[1e]=a01e
# --------------======= lut.read Mem[1f]=101f
# --------------======= lut.read Mem[20]=6020
# --------------======= lut.read Mem[21]=6021
# --------------======= lut.read Mem[22]=5022
# --------------======= lut.read Mem[23]=6023
# --------------======= lut.read Mem[24]=8024
# --------------======= lut.read Mem[25]=4025
# --------------======= lut.read Mem[26]=1026
# --------------======= lut.read Mem[27]=7027
# --------------======= lut.read Mem[28]=d028
# --------------======= lut.read Mem[29]=2029
# --------------======= lut.read Mem[2a]=902a
# --------------======= lut.read Mem[2b]=402b
# --------------======= lut.read Mem[2c]=d02c
# --------------======= lut.read Mem[2d]=c02d
# --------------======= lut.read Mem[2e]=b02e
# --------------======= lut.read Mem[2f]=c02f
# --------------======= lut.read Mem[30]=30
# --------------======= lut.read Mem[31]=31
# --------------======= lut.read Mem[32]=c032
# --------------======= lut.read Mem[33]=1033
# --------------======= lut.read Mem[34]=d034
# --------------======= lut.read Mem[35]=d035
# --------------======= lut.read Mem[36]=6036
# --------------======= lut.read Mem[37]=9037
# --------------======= lut.read Mem[38]=2038
# --------------======= lut.read Mem[39]=3039
# --------------======= lut.read Mem[3a]=503a
# --------------======= lut.read Mem[3b]=e03b
# --------------======= lut.read Mem[3c]=503c
# --------------======= lut.read Mem[3d]=603d
# --------------======= lut.read Mem[3e]=803e
# --------------======= lut.read Mem[3f]=703f
# --------------======= lut.read Mem[40]=7040
# --------------======= lut.read Mem[41]=3041
# --------------======= lut.read Mem[42]=5042
# --------------======= lut.read Mem[43]=8043
# --------------======= lut.read Mem[44]=1044
# --------------======= lut.read Mem[45]=f045
# --------------======= lut.read Mem[46]=8046
# --------------======= lut.read Mem[47]=c047
# --------------======= lut.read Mem[48]=c048
# --------------======= lut.read Mem[49]=c049
# --------------======= lut.read Mem[4a]=c04a
# --------------======= lut.read Mem[4b]=904b
# --------------======= lut.read Mem[4c]=304c
# --------------======= lut.read Mem[4d]=a04d
# --------------======= lut.read Mem[4e]=c04e
# --------------======= lut.read Mem[4f]=304f
# --------------======= lut.read Mem[50]=7050
# --------------======= lut.read Mem[51]=a051
# --------------======= lut.read Mem[52]=5052
# --------------======= lut.read Mem[53]=4053
# --------------======= lut.read Mem[54]=54
# --------------======= lut.read Mem[55]=9055
# --------------======= lut.read Mem[56]=e056
# --------------======= lut.read Mem[57]=a057
# --------------======= lut.read Mem[58]=9058
# --------------======= lut.read Mem[59]=b059
# --------------======= lut.read Mem[5a]=e05a
# --------------======= lut.read Mem[5b]=505b
# --------------======= lut.read Mem[5c]=405c
# --------------======= lut.read Mem[5d]=f05d
# --------------======= lut.read Mem[5e]=405e
# --------------======= lut.read Mem[5f]=605f
# --------------======= lut.read Mem[60]=e060
# --------------======= lut.read Mem[61]=7061
# --------------======= lut.read Mem[62]=5062
# --------------======= lut.read Mem[63]=63
# --------------======= lut.read Mem[64]=d064
# --------------======= lut.read Mem[65]=2065
# --------------======= lut.read Mem[66]=7066
# --------------======= lut.read Mem[67]=8067
# --------------======= lut.read Mem[68]=1068
# --------------======= lut.read Mem[69]=a069
# --------------======= lut.read Mem[6a]=106a
# --------------======= lut.read Mem[6b]=206b
# --------------======= lut.read Mem[6c]=706c
# --------------======= lut.read Mem[6d]=6d
# --------------======= lut.read Mem[6e]=e06e
# --------------======= lut.read Mem[6f]=806f
# --------------======= lut.read Mem[70]=d070
# --------------======= lut.read Mem[71]=5071
# --------------======= lut.read Mem[72]=e072
# --------------======= lut.read Mem[73]=e073
# --------------======= lut.read Mem[74]=4074
# --------------======= lut.read Mem[75]=a075
# --------------======= lut.read Mem[76]=3076
# --------------======= lut.read Mem[77]=8077
# --------------======= lut.read Mem[78]=1078
# --------------======= lut.read Mem[79]=e079
# --------------======= lut.read Mem[7a]=207a
# --------------======= lut.read Mem[7b]=207b
# --------------======= lut.read Mem[7c]=7c
# --------------======= lut.read Mem[7d]=907d
# --------------======= lut.read Mem[7e]=707e
# --------------======= lut.read Mem[7f]=d07f
# --------------======= lut.read Mem[80]=f080
# --------------======= lut.read Mem[81]=1081
# --------------======= lut.read Mem[82]=8082
# --------------======= lut.read Mem[83]=7083
# --------------======= lut.read Mem[84]=9084
# --------------======= lut.read Mem[85]=e085
# --------------======= lut.read Mem[86]=2086
# --------------======= lut.read Mem[87]=c087
# --------------======= lut.read Mem[88]=2088
# --------------======= lut.read Mem[89]=c089
# --------------======= lut.read Mem[8a]=108a
# --------------======= lut.read Mem[8b]=608b
# --------------======= lut.read Mem[8c]=c08c
# --------------======= lut.read Mem[8d]=c08d
# --------------======= lut.read Mem[8e]=a08e
# --------------======= lut.read Mem[8f]=608f
# --------------======= lut.read Mem[90]=4090
# --------------======= lut.read Mem[91]=5091
# --------------======= lut.read Mem[92]=3092
# --------------======= lut.read Mem[93]=6093
# --------------======= lut.read Mem[94]=4094
# --------------======= lut.read Mem[95]=e095
# --------------======= lut.read Mem[96]=9096
# --------------======= lut.read Mem[97]=f097
# --------------======= lut.read Mem[98]=9098
# --------------======= lut.read Mem[99]=a099
# --------------======= lut.read Mem[9a]=709a
# --------------======= lut.read Mem[9b]=f09b
# --------------======= lut.read Mem[9c]=709c
# --------------======= lut.read Mem[9d]=9d
# --------------======= lut.read Mem[9e]=e09e
# --------------======= lut.read Mem[9f]=a09f
# --------------======= lut.read Mem[a0]=40a0
# --------------======= lut.read Mem[a1]=30a1
# --------------======= lut.read Mem[a2]=10a2
# --------------======= lut.read Mem[a3]=50a3
# --------------======= lut.read Mem[a4]=90a4
# --------------======= lut.read Mem[a5]=d0a5
# --------------======= lut.read Mem[a6]=70a6
# --------------======= lut.read Mem[a7]=10a7
# --------------======= lut.read Mem[a8]=80a8
# --------------======= lut.read Mem[a9]=70a9
# --------------======= lut.read Mem[aa]=a0aa
# --------------======= lut.read Mem[ab]=f0ab
# --------------======= lut.read Mem[ac]=d0ac
# --------------======= lut.read Mem[ad]=80ad
# --------------======= lut.read Mem[ae]=60ae
# --------------======= lut.read Mem[af]=70af
# --------------======= lut.read Mem[b0]=e0b0
# --------------======= lut.read Mem[b1]=e0b1
# --------------======= lut.read Mem[b2]=90b2
# --------------======= lut.read Mem[b3]=50b3
# --------------======= lut.read Mem[b4]=a0b4
# --------------======= lut.read Mem[b5]=70b5
# --------------======= lut.read Mem[b6]=90b6
# --------------======= lut.read Mem[b7]=80b7
# --------------======= lut.read Mem[b8]=b0b8
# --------------======= lut.read Mem[b9]=c0b9
# --------------======= lut.read Mem[ba]=e0ba
# --------------======= lut.read Mem[bb]=b0bb
# --------------======= lut.read Mem[bc]=70bc
# --------------======= lut.read Mem[bd]=20bd
# --------------======= lut.read Mem[be]=50be
# --------------======= lut.read Mem[bf]=f0bf
# --------------======= lut.read Mem[c0]=20c0
# --------------======= lut.read Mem[c1]=50c1
# --------------======= lut.read Mem[c2]=80c2
# --------------======= lut.read Mem[c3]=c0c3
# --------------======= lut.read Mem[c4]=20c4
# --------------======= lut.read Mem[c5]=80c5
# --------------======= lut.read Mem[c6]=a0c6
# --------------======= lut.read Mem[c7]=30c7
# --------------======= lut.read Mem[c8]=90c8
# --------------======= lut.read Mem[c9]=b0c9
# --------------======= lut.read Mem[ca]=10ca
# --------------======= lut.read Mem[cb]=30cb
# --------------======= lut.read Mem[cc]=c0cc
# --------------======= lut.read Mem[cd]=50cd
# --------------======= lut.read Mem[ce]=ce
# --------------======= lut.read Mem[cf]=cf
# --------------======= lut.read Mem[d0]=30d0
# --------------======= lut.read Mem[d1]=60d1
# --------------======= lut.read Mem[d2]=80d2
# --------------======= lut.read Mem[d3]=70d3
# --------------======= lut.read Mem[d4]=b0d4
# --------------======= lut.read Mem[d5]=f0d5
# --------------======= lut.read Mem[d6]=40d6
# --------------======= lut.read Mem[d7]=c0d7
# --------------======= lut.read Mem[d8]=a0d8
# --------------======= lut.read Mem[d9]=80d9
# --------------======= lut.read Mem[da]=80da
# --------------======= lut.read Mem[db]=d0db
# --------------======= lut.read Mem[dc]=f0dc
# --------------======= lut.read Mem[dd]=c0dd
# --------------======= lut.read Mem[de]=90de
# --------------======= lut.read Mem[df]=10df
# --------------======= lut.read Mem[e0]=40e0
# --------------======= lut.read Mem[e1]=b0e1
# --------------======= lut.read Mem[e2]=70e2
# --------------======= lut.read Mem[e3]=30e3
# --------------======= lut.read Mem[e4]=e4
# --------------======= lut.read Mem[e5]=70e5
# --------------======= lut.read Mem[e6]=d0e6
# --------------======= lut.read Mem[e7]=40e7
# --------------======= lut.read Mem[e8]=f0e8
# --------------======= lut.read Mem[e9]=d0e9
# --------------======= lut.read Mem[ea]=e0ea
# --------------======= lut.read Mem[eb]=e0eb
# --------------======= lut.read Mem[ec]=70ec
# --------------======= lut.read Mem[ed]=50ed
# --------------======= lut.read Mem[ee]=50ee
# --------------======= lut.read Mem[ef]=a0ef
# --------------======= lut.read Mem[f0]=80f0
# --------------======= lut.read Mem[f1]=90f1
# --------------======= lut.read Mem[f2]=30f2
# --------------======= lut.read Mem[f3]=c0f3
# --------------======= lut.read Mem[f4]=f0f4
# --------------======= lut.read Mem[f5]=f5
# --------------======= lut.read Mem[f6]=50f6
# --------------======= lut.read Mem[f7]=90f7
# --------------======= lut.read Mem[f8]=f8
# --------------======= lut.read Mem[f9]=c0f9
# --------------======= lut.read Mem[fa]=e0fa
# --------------======= lut.read Mem[fb]=b0fb
# --------------======= lut.read Mem[fc]=b0fc
# --------------======= lut.read Mem[fd]=30fd
# --------------======= lut.read Mem[fe]=60fe
# --------------======= lut.read Mem[ff]=10ff
# Verified
# UVM_WARNING @ 25600: reporter [BDTYP] Cannot create a component of type 'teste' because it is not registered with the factory.
# UVM_FATAL @ 25600: reporter [INVTST] Requested test from command line +UVM_TESTNAME=teste not found.
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    2
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    1
# ** Report counts by id
# [BDTYP]     1
# [INVTST]     1
# [Questa UVM]     2
# ** Note: $finish    : /home/marcelo/mentor/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_report_object.svh(292)
#    Time: 25600 ns  Iteration: 0  Instance: /top
# 1
# Break in Function uvm_pkg/uvm_report_object::die at /home/marcelo/mentor/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_report_object.svh line 292
quit -sim
# End time: 17:01:04 on May 14,2019, Elapsed time: 0:02:40
# Errors: 0, Warnings: 1
quit -sim
do scripts/1_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 22 2018
# vmap work work 
# Modifying /home/marcelo/vfsd-utopia/uvm.mpf
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:04:02 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_rx.sv 
# -- Compiling module utopia1_atm_rx
# 
# Top level modules:
# 	utopia1_atm_rx
# End time: 17:04:02 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:04:02 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_tx.sv 
# -- Compiling module utopia1_atm_tx
# 
# Top level modules:
# 	utopia1_atm_tx
# End time: 17:04:02 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:04:02 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb/LookupTable.sv 
# -- Compiling package LookupTable_sv_unit
# -- Compiling interface LookupTable
# 
# Top level modules:
# 	--none--
# End time: 17:04:02 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:04:02 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/squat.sv 
# -- Compiling package squat_sv_unit
# -- Compiling module squat
# 
# Top level modules:
# 	squat
# End time: 17:04:02 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:04:02 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/definitions.sv 
# 
# Top level modules:
# 	--none--
# End time: 17:04:02 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:04:02 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/uni_cell.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:04:03 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:04:03 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/repeat_sequence.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:04:03 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:04:03 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/driver.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/driver.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:04:03 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:04:03 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/monitor.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/monitor.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:04:04 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:04:04 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/agent.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/agent.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:04:04 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:04:04 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/scoreboard.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/scoreboard.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:04:04 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:04:04 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/environment.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/environment.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package environment_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 17:04:05 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:04:05 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/teste.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/teste.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package teste_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 17:04:05 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:04:05 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/top.sv 
# ** Note: (vlog-2286) ./src/dut/top.sv(4): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling module squat
# -- Compiling interface cpu_ifc
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 17:04:06 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim work.top -coverage "+UVM_VERBOSITY=UVM_HIGH" "+UVM_TESTNAME=teste" 
# Start time: 17:04:06 on May 14,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.utopia_sv_unit(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.LookupTable_sv_unit(fast)
# Loading work.squat(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.Utopia(fast)
# Loading work.cpu_ifc(fast)
# Loading /home/marcelo/mentor/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# Memory: Loading ... 
# CellFwd.FWD[0]=2
# CellFwd.FWD[1]=0
# CellFwd.FWD[2]=0
# CellFwd.FWD[3]=5
# CellFwd.FWD[4]=6
# CellFwd.FWD[5]=4
# CellFwd.FWD[6]=15
# CellFwd.FWD[7]=11
# CellFwd.FWD[8]=11
# CellFwd.FWD[9]=1
# CellFwd.FWD[10]=0
# CellFwd.FWD[11]=10
# CellFwd.FWD[12]=3
# CellFwd.FWD[13]=12
# CellFwd.FWD[14]=13
# CellFwd.FWD[15]=13
# CellFwd.FWD[16]=10
# CellFwd.FWD[17]=6
# CellFwd.FWD[18]=15
# CellFwd.FWD[19]=3
# CellFwd.FWD[20]=8
# CellFwd.FWD[21]=0
# CellFwd.FWD[22]=5
# CellFwd.FWD[23]=2
# CellFwd.FWD[24]=11
# CellFwd.FWD[25]=2
# CellFwd.FWD[26]=1
# CellFwd.FWD[27]=13
# CellFwd.FWD[28]=4
# CellFwd.FWD[29]=11
# CellFwd.FWD[30]=10
# CellFwd.FWD[31]=1
# CellFwd.FWD[32]=6
# CellFwd.FWD[33]=6
# CellFwd.FWD[34]=5
# CellFwd.FWD[35]=6
# CellFwd.FWD[36]=8
# CellFwd.FWD[37]=4
# CellFwd.FWD[38]=1
# CellFwd.FWD[39]=7
# CellFwd.FWD[40]=13
# CellFwd.FWD[41]=2
# CellFwd.FWD[42]=9
# CellFwd.FWD[43]=4
# CellFwd.FWD[44]=13
# CellFwd.FWD[45]=12
# CellFwd.FWD[46]=11
# CellFwd.FWD[47]=12
# CellFwd.FWD[48]=0
# CellFwd.FWD[49]=0
# CellFwd.FWD[50]=12
# CellFwd.FWD[51]=1
# CellFwd.FWD[52]=13
# CellFwd.FWD[53]=13
# CellFwd.FWD[54]=6
# CellFwd.FWD[55]=9
# CellFwd.FWD[56]=2
# CellFwd.FWD[57]=3
# CellFwd.FWD[58]=5
# CellFwd.FWD[59]=14
# CellFwd.FWD[60]=5
# CellFwd.FWD[61]=6
# CellFwd.FWD[62]=8
# CellFwd.FWD[63]=7
# CellFwd.FWD[64]=7
# CellFwd.FWD[65]=3
# CellFwd.FWD[66]=5
# CellFwd.FWD[67]=8
# CellFwd.FWD[68]=1
# CellFwd.FWD[69]=15
# CellFwd.FWD[70]=8
# CellFwd.FWD[71]=12
# CellFwd.FWD[72]=12
# CellFwd.FWD[73]=12
# CellFwd.FWD[74]=12
# CellFwd.FWD[75]=9
# CellFwd.FWD[76]=3
# CellFwd.FWD[77]=10
# CellFwd.FWD[78]=12
# CellFwd.FWD[79]=3
# CellFwd.FWD[80]=7
# CellFwd.FWD[81]=10
# CellFwd.FWD[82]=5
# CellFwd.FWD[83]=4
# CellFwd.FWD[84]=0
# CellFwd.FWD[85]=9
# CellFwd.FWD[86]=14
# CellFwd.FWD[87]=10
# CellFwd.FWD[88]=9
# CellFwd.FWD[89]=11
# CellFwd.FWD[90]=14
# CellFwd.FWD[91]=5
# CellFwd.FWD[92]=4
# CellFwd.FWD[93]=15
# CellFwd.FWD[94]=4
# CellFwd.FWD[95]=6
# CellFwd.FWD[96]=14
# CellFwd.FWD[97]=7
# CellFwd.FWD[98]=5
# CellFwd.FWD[99]=0
# CellFwd.FWD[100]=13
# CellFwd.FWD[101]=2
# CellFwd.FWD[102]=7
# CellFwd.FWD[103]=8
# CellFwd.FWD[104]=1
# CellFwd.FWD[105]=10
# CellFwd.FWD[106]=1
# CellFwd.FWD[107]=2
# CellFwd.FWD[108]=7
# CellFwd.FWD[109]=0
# CellFwd.FWD[110]=14
# CellFwd.FWD[111]=8
# CellFwd.FWD[112]=13
# CellFwd.FWD[113]=5
# CellFwd.FWD[114]=14
# CellFwd.FWD[115]=14
# CellFwd.FWD[116]=4
# CellFwd.FWD[117]=10
# CellFwd.FWD[118]=3
# CellFwd.FWD[119]=8
# CellFwd.FWD[120]=1
# CellFwd.FWD[121]=14
# CellFwd.FWD[122]=2
# CellFwd.FWD[123]=2
# CellFwd.FWD[124]=0
# CellFwd.FWD[125]=9
# CellFwd.FWD[126]=7
# CellFwd.FWD[127]=13
# CellFwd.FWD[128]=15
# CellFwd.FWD[129]=1
# CellFwd.FWD[130]=8
# CellFwd.FWD[131]=7
# CellFwd.FWD[132]=9
# CellFwd.FWD[133]=14
# CellFwd.FWD[134]=2
# CellFwd.FWD[135]=12
# CellFwd.FWD[136]=2
# CellFwd.FWD[137]=12
# CellFwd.FWD[138]=1
# CellFwd.FWD[139]=6
# CellFwd.FWD[140]=12
# CellFwd.FWD[141]=12
# CellFwd.FWD[142]=10
# CellFwd.FWD[143]=6
# CellFwd.FWD[144]=4
# CellFwd.FWD[145]=5
# CellFwd.FWD[146]=3
# CellFwd.FWD[147]=6
# CellFwd.FWD[148]=4
# CellFwd.FWD[149]=14
# CellFwd.FWD[150]=9
# CellFwd.FWD[151]=15
# CellFwd.FWD[152]=9
# CellFwd.FWD[153]=10
# CellFwd.FWD[154]=7
# CellFwd.FWD[155]=15
# CellFwd.FWD[156]=7
# CellFwd.FWD[157]=0
# CellFwd.FWD[158]=14
# CellFwd.FWD[159]=10
# CellFwd.FWD[160]=4
# CellFwd.FWD[161]=3
# CellFwd.FWD[162]=1
# CellFwd.FWD[163]=5
# CellFwd.FWD[164]=9
# CellFwd.FWD[165]=13
# CellFwd.FWD[166]=7
# CellFwd.FWD[167]=1
# CellFwd.FWD[168]=8
# CellFwd.FWD[169]=7
# CellFwd.FWD[170]=10
# CellFwd.FWD[171]=15
# CellFwd.FWD[172]=13
# CellFwd.FWD[173]=8
# CellFwd.FWD[174]=6
# CellFwd.FWD[175]=7
# CellFwd.FWD[176]=14
# CellFwd.FWD[177]=14
# CellFwd.FWD[178]=9
# CellFwd.FWD[179]=5
# CellFwd.FWD[180]=10
# CellFwd.FWD[181]=7
# CellFwd.FWD[182]=9
# CellFwd.FWD[183]=8
# CellFwd.FWD[184]=11
# CellFwd.FWD[185]=12
# CellFwd.FWD[186]=14
# CellFwd.FWD[187]=11
# CellFwd.FWD[188]=7
# CellFwd.FWD[189]=2
# CellFwd.FWD[190]=5
# CellFwd.FWD[191]=15
# CellFwd.FWD[192]=2
# CellFwd.FWD[193]=5
# CellFwd.FWD[194]=8
# CellFwd.FWD[195]=12
# CellFwd.FWD[196]=2
# CellFwd.FWD[197]=8
# CellFwd.FWD[198]=10
# CellFwd.FWD[199]=3
# CellFwd.FWD[200]=9
# CellFwd.FWD[201]=11
# CellFwd.FWD[202]=1
# CellFwd.FWD[203]=3
# CellFwd.FWD[204]=12
# CellFwd.FWD[205]=5
# CellFwd.FWD[206]=0
# CellFwd.FWD[207]=0
# CellFwd.FWD[208]=3
# CellFwd.FWD[209]=6
# CellFwd.FWD[210]=8
# CellFwd.FWD[211]=7
# CellFwd.FWD[212]=11
# CellFwd.FWD[213]=15
# CellFwd.FWD[214]=4
# CellFwd.FWD[215]=12
# CellFwd.FWD[216]=10
# CellFwd.FWD[217]=8
# CellFwd.FWD[218]=8
# CellFwd.FWD[219]=13
# CellFwd.FWD[220]=15
# CellFwd.FWD[221]=12
# CellFwd.FWD[222]=9
# CellFwd.FWD[223]=1
# CellFwd.FWD[224]=4
# CellFwd.FWD[225]=11
# CellFwd.FWD[226]=7
# CellFwd.FWD[227]=3
# CellFwd.FWD[228]=0
# CellFwd.FWD[229]=7
# CellFwd.FWD[230]=13
# CellFwd.FWD[231]=4
# CellFwd.FWD[232]=15
# CellFwd.FWD[233]=13
# CellFwd.FWD[234]=14
# CellFwd.FWD[235]=14
# CellFwd.FWD[236]=7
# CellFwd.FWD[237]=5
# CellFwd.FWD[238]=5
# CellFwd.FWD[239]=10
# CellFwd.FWD[240]=8
# CellFwd.FWD[241]=9
# CellFwd.FWD[242]=3
# CellFwd.FWD[243]=12
# CellFwd.FWD[244]=15
# CellFwd.FWD[245]=0
# CellFwd.FWD[246]=5
# CellFwd.FWD[247]=9
# CellFwd.FWD[248]=0
# CellFwd.FWD[249]=12
# CellFwd.FWD[250]=14
# CellFwd.FWD[251]=11
# CellFwd.FWD[252]=11
# CellFwd.FWD[253]=3
# CellFwd.FWD[254]=6
# CellFwd.FWD[255]=1
# Verifying ...--------------======= lut.read Mem[0]=2000
# --------------======= lut.read Mem[1]=1
# --------------======= lut.read Mem[2]=2
# --------------======= lut.read Mem[3]=5003
# --------------======= lut.read Mem[4]=6004
# --------------======= lut.read Mem[5]=4005
# --------------======= lut.read Mem[6]=f006
# --------------======= lut.read Mem[7]=b007
# --------------======= lut.read Mem[8]=b008
# --------------======= lut.read Mem[9]=1009
# --------------======= lut.read Mem[a]=a
# --------------======= lut.read Mem[b]=a00b
# --------------======= lut.read Mem[c]=300c
# --------------======= lut.read Mem[d]=c00d
# --------------======= lut.read Mem[e]=d00e
# --------------======= lut.read Mem[f]=d00f
# --------------======= lut.read Mem[10]=a010
# --------------======= lut.read Mem[11]=6011
# --------------======= lut.read Mem[12]=f012
# --------------======= lut.read Mem[13]=3013
# --------------======= lut.read Mem[14]=8014
# --------------======= lut.read Mem[15]=15
# --------------======= lut.read Mem[16]=5016
# --------------======= lut.read Mem[17]=2017
# --------------======= lut.read Mem[18]=b018
# --------------======= lut.read Mem[19]=2019
# --------------======= lut.read Mem[1a]=101a
# --------------======= lut.read Mem[1b]=d01b
# --------------======= lut.read Mem[1c]=401c
# --------------======= lut.read Mem[1d]=b01d
# --------------======= lut.read Mem[1e]=a01e
# --------------======= lut.read Mem[1f]=101f
# --------------======= lut.read Mem[20]=6020
# --------------======= lut.read Mem[21]=6021
# --------------======= lut.read Mem[22]=5022
# --------------======= lut.read Mem[23]=6023
# --------------======= lut.read Mem[24]=8024
# --------------======= lut.read Mem[25]=4025
# --------------======= lut.read Mem[26]=1026
# --------------======= lut.read Mem[27]=7027
# --------------======= lut.read Mem[28]=d028
# --------------======= lut.read Mem[29]=2029
# --------------======= lut.read Mem[2a]=902a
# --------------======= lut.read Mem[2b]=402b
# --------------======= lut.read Mem[2c]=d02c
# --------------======= lut.read Mem[2d]=c02d
# --------------======= lut.read Mem[2e]=b02e
# --------------======= lut.read Mem[2f]=c02f
# --------------======= lut.read Mem[30]=30
# --------------======= lut.read Mem[31]=31
# --------------======= lut.read Mem[32]=c032
# --------------======= lut.read Mem[33]=1033
# --------------======= lut.read Mem[34]=d034
# --------------======= lut.read Mem[35]=d035
# --------------======= lut.read Mem[36]=6036
# --------------======= lut.read Mem[37]=9037
# --------------======= lut.read Mem[38]=2038
# --------------======= lut.read Mem[39]=3039
# --------------======= lut.read Mem[3a]=503a
# --------------======= lut.read Mem[3b]=e03b
# --------------======= lut.read Mem[3c]=503c
# --------------======= lut.read Mem[3d]=603d
# --------------======= lut.read Mem[3e]=803e
# --------------======= lut.read Mem[3f]=703f
# --------------======= lut.read Mem[40]=7040
# --------------======= lut.read Mem[41]=3041
# --------------======= lut.read Mem[42]=5042
# --------------======= lut.read Mem[43]=8043
# --------------======= lut.read Mem[44]=1044
# --------------======= lut.read Mem[45]=f045
# --------------======= lut.read Mem[46]=8046
# --------------======= lut.read Mem[47]=c047
# --------------======= lut.read Mem[48]=c048
# --------------======= lut.read Mem[49]=c049
# --------------======= lut.read Mem[4a]=c04a
# --------------======= lut.read Mem[4b]=904b
# --------------======= lut.read Mem[4c]=304c
# --------------======= lut.read Mem[4d]=a04d
# --------------======= lut.read Mem[4e]=c04e
# --------------======= lut.read Mem[4f]=304f
# --------------======= lut.read Mem[50]=7050
# --------------======= lut.read Mem[51]=a051
# --------------======= lut.read Mem[52]=5052
# --------------======= lut.read Mem[53]=4053
# --------------======= lut.read Mem[54]=54
# --------------======= lut.read Mem[55]=9055
# --------------======= lut.read Mem[56]=e056
# --------------======= lut.read Mem[57]=a057
# --------------======= lut.read Mem[58]=9058
# --------------======= lut.read Mem[59]=b059
# --------------======= lut.read Mem[5a]=e05a
# --------------======= lut.read Mem[5b]=505b
# --------------======= lut.read Mem[5c]=405c
# --------------======= lut.read Mem[5d]=f05d
# --------------======= lut.read Mem[5e]=405e
# --------------======= lut.read Mem[5f]=605f
# --------------======= lut.read Mem[60]=e060
# --------------======= lut.read Mem[61]=7061
# --------------======= lut.read Mem[62]=5062
# --------------======= lut.read Mem[63]=63
# --------------======= lut.read Mem[64]=d064
# --------------======= lut.read Mem[65]=2065
# --------------======= lut.read Mem[66]=7066
# --------------======= lut.read Mem[67]=8067
# --------------======= lut.read Mem[68]=1068
# --------------======= lut.read Mem[69]=a069
# --------------======= lut.read Mem[6a]=106a
# --------------======= lut.read Mem[6b]=206b
# --------------======= lut.read Mem[6c]=706c
# --------------======= lut.read Mem[6d]=6d
# --------------======= lut.read Mem[6e]=e06e
# --------------======= lut.read Mem[6f]=806f
# --------------======= lut.read Mem[70]=d070
# --------------======= lut.read Mem[71]=5071
# --------------======= lut.read Mem[72]=e072
# --------------======= lut.read Mem[73]=e073
# --------------======= lut.read Mem[74]=4074
# --------------======= lut.read Mem[75]=a075
# --------------======= lut.read Mem[76]=3076
# --------------======= lut.read Mem[77]=8077
# --------------======= lut.read Mem[78]=1078
# --------------======= lut.read Mem[79]=e079
# --------------======= lut.read Mem[7a]=207a
# --------------======= lut.read Mem[7b]=207b
# --------------======= lut.read Mem[7c]=7c
# --------------======= lut.read Mem[7d]=907d
# --------------======= lut.read Mem[7e]=707e
# --------------======= lut.read Mem[7f]=d07f
# --------------======= lut.read Mem[80]=f080
# --------------======= lut.read Mem[81]=1081
# --------------======= lut.read Mem[82]=8082
# --------------======= lut.read Mem[83]=7083
# --------------======= lut.read Mem[84]=9084
# --------------======= lut.read Mem[85]=e085
# --------------======= lut.read Mem[86]=2086
# --------------======= lut.read Mem[87]=c087
# --------------======= lut.read Mem[88]=2088
# --------------======= lut.read Mem[89]=c089
# --------------======= lut.read Mem[8a]=108a
# --------------======= lut.read Mem[8b]=608b
# --------------======= lut.read Mem[8c]=c08c
# --------------======= lut.read Mem[8d]=c08d
# --------------======= lut.read Mem[8e]=a08e
# --------------======= lut.read Mem[8f]=608f
# --------------======= lut.read Mem[90]=4090
# --------------======= lut.read Mem[91]=5091
# --------------======= lut.read Mem[92]=3092
# --------------======= lut.read Mem[93]=6093
# --------------======= lut.read Mem[94]=4094
# --------------======= lut.read Mem[95]=e095
# --------------======= lut.read Mem[96]=9096
# --------------======= lut.read Mem[97]=f097
# --------------======= lut.read Mem[98]=9098
# --------------======= lut.read Mem[99]=a099
# --------------======= lut.read Mem[9a]=709a
# --------------======= lut.read Mem[9b]=f09b
# --------------======= lut.read Mem[9c]=709c
# --------------======= lut.read Mem[9d]=9d
# --------------======= lut.read Mem[9e]=e09e
# --------------======= lut.read Mem[9f]=a09f
# --------------======= lut.read Mem[a0]=40a0
# --------------======= lut.read Mem[a1]=30a1
# --------------======= lut.read Mem[a2]=10a2
# --------------======= lut.read Mem[a3]=50a3
# --------------======= lut.read Mem[a4]=90a4
# --------------======= lut.read Mem[a5]=d0a5
# --------------======= lut.read Mem[a6]=70a6
# --------------======= lut.read Mem[a7]=10a7
# --------------======= lut.read Mem[a8]=80a8
# --------------======= lut.read Mem[a9]=70a9
# --------------======= lut.read Mem[aa]=a0aa
# --------------======= lut.read Mem[ab]=f0ab
# --------------======= lut.read Mem[ac]=d0ac
# --------------======= lut.read Mem[ad]=80ad
# --------------======= lut.read Mem[ae]=60ae
# --------------======= lut.read Mem[af]=70af
# --------------======= lut.read Mem[b0]=e0b0
# --------------======= lut.read Mem[b1]=e0b1
# --------------======= lut.read Mem[b2]=90b2
# --------------======= lut.read Mem[b3]=50b3
# --------------======= lut.read Mem[b4]=a0b4
# --------------======= lut.read Mem[b5]=70b5
# --------------======= lut.read Mem[b6]=90b6
# --------------======= lut.read Mem[b7]=80b7
# --------------======= lut.read Mem[b8]=b0b8
# --------------======= lut.read Mem[b9]=c0b9
# --------------======= lut.read Mem[ba]=e0ba
# --------------======= lut.read Mem[bb]=b0bb
# --------------======= lut.read Mem[bc]=70bc
# --------------======= lut.read Mem[bd]=20bd
# --------------======= lut.read Mem[be]=50be
# --------------======= lut.read Mem[bf]=f0bf
# --------------======= lut.read Mem[c0]=20c0
# --------------======= lut.read Mem[c1]=50c1
# --------------======= lut.read Mem[c2]=80c2
# --------------======= lut.read Mem[c3]=c0c3
# --------------======= lut.read Mem[c4]=20c4
# --------------======= lut.read Mem[c5]=80c5
# --------------======= lut.read Mem[c6]=a0c6
# --------------======= lut.read Mem[c7]=30c7
# --------------======= lut.read Mem[c8]=90c8
# --------------======= lut.read Mem[c9]=b0c9
# --------------======= lut.read Mem[ca]=10ca
# --------------======= lut.read Mem[cb]=30cb
# --------------======= lut.read Mem[cc]=c0cc
# --------------======= lut.read Mem[cd]=50cd
# --------------======= lut.read Mem[ce]=ce
# --------------======= lut.read Mem[cf]=cf
# --------------======= lut.read Mem[d0]=30d0
# --------------======= lut.read Mem[d1]=60d1
# --------------======= lut.read Mem[d2]=80d2
# --------------======= lut.read Mem[d3]=70d3
# --------------======= lut.read Mem[d4]=b0d4
# --------------======= lut.read Mem[d5]=f0d5
# --------------======= lut.read Mem[d6]=40d6
# --------------======= lut.read Mem[d7]=c0d7
# --------------======= lut.read Mem[d8]=a0d8
# --------------======= lut.read Mem[d9]=80d9
# --------------======= lut.read Mem[da]=80da
# --------------======= lut.read Mem[db]=d0db
# --------------======= lut.read Mem[dc]=f0dc
# --------------======= lut.read Mem[dd]=c0dd
# --------------======= lut.read Mem[de]=90de
# --------------======= lut.read Mem[df]=10df
# --------------======= lut.read Mem[e0]=40e0
# --------------======= lut.read Mem[e1]=b0e1
# --------------======= lut.read Mem[e2]=70e2
# --------------======= lut.read Mem[e3]=30e3
# --------------======= lut.read Mem[e4]=e4
# --------------======= lut.read Mem[e5]=70e5
# --------------======= lut.read Mem[e6]=d0e6
# --------------======= lut.read Mem[e7]=40e7
# --------------======= lut.read Mem[e8]=f0e8
# --------------======= lut.read Mem[e9]=d0e9
# --------------======= lut.read Mem[ea]=e0ea
# --------------======= lut.read Mem[eb]=e0eb
# --------------======= lut.read Mem[ec]=70ec
# --------------======= lut.read Mem[ed]=50ed
# --------------======= lut.read Mem[ee]=50ee
# --------------======= lut.read Mem[ef]=a0ef
# --------------======= lut.read Mem[f0]=80f0
# --------------======= lut.read Mem[f1]=90f1
# --------------======= lut.read Mem[f2]=30f2
# --------------======= lut.read Mem[f3]=c0f3
# --------------======= lut.read Mem[f4]=f0f4
# --------------======= lut.read Mem[f5]=f5
# --------------======= lut.read Mem[f6]=50f6
# --------------======= lut.read Mem[f7]=90f7
# --------------======= lut.read Mem[f8]=f8
# --------------======= lut.read Mem[f9]=c0f9
# --------------======= lut.read Mem[fa]=e0fa
# --------------======= lut.read Mem[fb]=b0fb
# --------------======= lut.read Mem[fc]=b0fc
# --------------======= lut.read Mem[fd]=30fd
# --------------======= lut.read Mem[fe]=60fe
# --------------======= lut.read Mem[ff]=10ff
# Verified
# UVM_INFO @ 25600: reporter [RNTST] Running test teste...
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 25600: reporter [Questa UVM] End Of Elaboration
# UVM_FATAL verilog_src/uvm-1.1d/src/base/uvm_root.svh(922) @ 25600: reporter [RUNPHSTIME] The run phase must start at time 0, current time is 25600. No non-zero delays are allowed before run_test(), and pre-run user defined phases may not consume simulation time before the start of the run phase.
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    4
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    1
# ** Report counts by id
# [Questa UVM]     3
# [RNTST]     1
# [RUNPHSTIME]     1
# ** Note: $finish    : /home/marcelo/mentor/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_report_object.svh(292)
#    Time: 25600 ns  Iteration: 48  Region: /uvm_pkg::uvm_task_phase::execute
# 1
# Break in Function uvm_pkg/uvm_report_object::die at /home/marcelo/mentor/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_report_object.svh line 292
do scripts/1_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 22 2018
# vmap work work 
# Modifying /home/marcelo/vfsd-utopia/uvm.mpf
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:18:14 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_rx.sv 
# -- Compiling module utopia1_atm_rx
# 
# Top level modules:
# 	utopia1_atm_rx
# End time: 17:18:14 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:18:14 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_tx.sv 
# -- Compiling module utopia1_atm_tx
# 
# Top level modules:
# 	utopia1_atm_tx
# End time: 17:18:14 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:18:14 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb/LookupTable.sv 
# -- Compiling package LookupTable_sv_unit
# -- Compiling interface LookupTable
# 
# Top level modules:
# 	--none--
# End time: 17:18:14 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:18:14 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/squat.sv 
# -- Compiling package squat_sv_unit
# -- Compiling module squat
# 
# Top level modules:
# 	squat
# End time: 17:18:14 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:18:14 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/definitions.sv 
# 
# Top level modules:
# 	--none--
# End time: 17:18:14 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:18:14 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/uni_cell.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:18:14 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:18:14 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/repeat_sequence.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:18:15 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:18:15 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/driver.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/driver.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:18:15 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:18:15 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/monitor.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/monitor.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:18:15 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:18:15 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/agent.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/agent.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:18:16 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:18:16 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/scoreboard.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/scoreboard.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:18:16 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:18:16 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/environment.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/environment.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package environment_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 17:18:17 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:18:17 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/teste.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/teste.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Error: ./src/tb_uvm/teste.sv(18): Invalid type 'CPU_driver'. Please check the type of the variable '_cpu'.
# ** Error: ./src/tb_uvm/teste.sv(19): Invalid type 'Config'. Please check the type of the variable '_cfg'.
# ** Error: ./src/tb_uvm/teste.sv(20): Invalid type 'cpu_ifc'. Please check the type of the variable '_mif'.
# ** Error: ./src/tb_uvm/teste.sv(39): (vlog-2730) Undefined variable: '_cfg'.
# ** Error: ./src/tb_uvm/teste.sv(41): (vlog-2730) Undefined variable: '_cpu'.
# End time: 17:18:17 on May 14,2019, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: /home/marcelo/mentor/questasim/linux_x86_64/vlog failed.
# Error in macro ./scripts/1_compile.do line 18
# /home/marcelo/mentor/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -work work -novopt -sv +incdir+./src/tb +incdir+./src/dut +incdir+./src/tb_uvm  ./src/tb_uvm/teste.sv"
do scripts/1_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 22 2018
# vmap work work 
# Modifying /home/marcelo/vfsd-utopia/uvm.mpf
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:18:55 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_rx.sv 
# -- Compiling module utopia1_atm_rx
# 
# Top level modules:
# 	utopia1_atm_rx
# End time: 17:18:55 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:18:55 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_tx.sv 
# -- Compiling module utopia1_atm_tx
# 
# Top level modules:
# 	utopia1_atm_tx
# End time: 17:18:55 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:18:55 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb/LookupTable.sv 
# -- Compiling package LookupTable_sv_unit
# -- Compiling interface LookupTable
# 
# Top level modules:
# 	--none--
# End time: 17:18:55 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:18:55 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/squat.sv 
# -- Compiling package squat_sv_unit
# -- Compiling module squat
# 
# Top level modules:
# 	squat
# End time: 17:18:55 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:18:55 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/definitions.sv 
# 
# Top level modules:
# 	--none--
# End time: 17:18:55 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:18:55 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/uni_cell.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:18:55 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:18:55 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/repeat_sequence.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:18:55 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:18:56 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/driver.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/driver.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:18:56 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:18:56 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/monitor.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/monitor.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:18:56 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:18:56 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/agent.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/agent.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:18:56 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:18:56 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/scoreboard.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/scoreboard.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:18:57 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:18:57 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/environment.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/environment.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package environment_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 17:18:57 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:18:57 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/teste.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/teste.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Error: ./src/tb_uvm/teste.sv(23): Invalid type 'cpu_ifc'. Please check the type of the variable '_mif'.
# End time: 17:18:57 on May 14,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/marcelo/mentor/questasim/linux_x86_64/vlog failed.
# Error in macro ./scripts/1_compile.do line 18
# /home/marcelo/mentor/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -work work -novopt -sv +incdir+./src/tb +incdir+./src/dut +incdir+./src/tb_uvm  ./src/tb_uvm/teste.sv"
do scripts/1_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 22 2018
# vmap work work 
# Modifying /home/marcelo/vfsd-utopia/uvm.mpf
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:23:17 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_rx.sv 
# -- Compiling module utopia1_atm_rx
# 
# Top level modules:
# 	utopia1_atm_rx
# End time: 17:23:17 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:23:17 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_tx.sv 
# -- Compiling module utopia1_atm_tx
# 
# Top level modules:
# 	utopia1_atm_tx
# End time: 17:23:17 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:23:17 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb/LookupTable.sv 
# -- Compiling package LookupTable_sv_unit
# -- Compiling interface LookupTable
# 
# Top level modules:
# 	--none--
# End time: 17:23:17 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:23:17 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/squat.sv 
# -- Compiling package squat_sv_unit
# -- Compiling module squat
# 
# Top level modules:
# 	squat
# End time: 17:23:17 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:23:17 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/definitions.sv 
# 
# Top level modules:
# 	--none--
# End time: 17:23:17 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:23:17 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/uni_cell.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:23:17 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:23:18 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/repeat_sequence.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:23:18 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:23:18 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/driver.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/driver.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:23:18 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:23:18 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/monitor.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/monitor.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:23:18 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:23:18 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/agent.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/agent.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:23:19 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:23:19 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/scoreboard.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/scoreboard.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:23:19 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:23:19 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/environment.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/environment.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package environment_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 17:23:20 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:23:20 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/teste.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/teste.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package teste_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 17:23:20 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:23:20 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/top.sv 
# ** Note: (vlog-2286) ./src/dut/top.sv(4): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: ./src/dut/top.sv(3): (vlog-13233) Design unit "top_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling module squat
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 17:23:21 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# End time: 17:23:22 on May 14,2019, Elapsed time: 0:19:16
# Errors: 12, Warnings: 2
# vsim work.top -coverage "+UVM_VERBOSITY=UVM_HIGH" "+UVM_TESTNAME=teste" 
# Start time: 17:23:22 on May 14,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.teste_sv_unit(fast)
# Loading work.utopia_sv_unit(fast)
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.LookupTable_sv_unit(fast)
# Loading work.squat(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.cpu_ifc(fast)
# Loading work.Utopia(fast)
# Loading /home/marcelo/mentor/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test teste...
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] End Of Elaboration
# 
# === resource pool ===
# mif [/^.*$/] : (virtual cpu_ifc) null
# -  
# recording_detail [] : (reg signed[4095:0]) 0
# -  
# recording_detail [] : (int) 0
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_3$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_2$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_1$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_0$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[0]
# -  
# === end of resource pool ===
#  ------------------ SEQUENCER           0 ------------------
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 0: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           0                                                                                                                    0
# VPI: 9a VCI: 711c 
# Sending cell: b9 a7 11 cb 08 02 ec 86 ff d8 27 3d 01 e3 af 95 a3 75 cc e5 a8 1a 71 19 f7 49 88 1f 6d 1f 99 7e 47 2c 44 77 a2 8a c7 a4 dd 1d 05 4b 18 39 77 ed c9 aa 12 21 80 
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 565: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           1                                                                                                                    0
# VPI: 1b VCI: cb65 
# Sending cell: 71 bc b6 50 e7 ce 32 58 f9 0a a5 fa 57 ab 90 92 d5 d5 04 06 59 74 2f 1d d1 75 72 db 25 8a 15 b0 d8 be 4b 45 bd 5a 40 57 ed 8d 04 90 bb 09 53 75 4a 5e 49 1f 7c 
# --------------======= lut.read Mem[9a]=0
# --------------======= lut.read Mem[9a]=0
#  uni.vpi: 154 read     0
#  forward:  0 vpi: 2970
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 1145: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           2                                                                                                                    0
# VPI: 18 VCI: 863f 
# Sending cell: 71 88 63 f0 3f d2 40 58 74 a5 2d a0 57 82 26 ed a5 0a 28 0a b9 99 29 22 f7 1b e9 a8 45 2b f9 f6 db 5c f9 08 9e 0a 6d 6d a6 e5 7a 92 2b 89 88 56 c1 a8 8a 90 47 
# --------------======= lut.read Mem[1b]=0
# --------------======= lut.read Mem[1b]=0
#  uni.vpi:  27 read     0
#  forward:  0 vpi: 1819
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 1725: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           3                                                                                                                    0
# VPI: 66 VCI: 0d7f 
# Sending cell: 36 60 d7 fb 73 74 06 03 cd 4b f5 f8 d8 bc 9a 06 06 85 01 25 a5 68 6e 44 69 a3 09 a1 30 94 b8 6a 04 b7 db 54 ff 80 b8 77 d8 be 41 da ed ee b2 af bb 8e e4 d5 31 
# --------------======= lut.read Mem[18]=0
# --------------======= lut.read Mem[18]=0
#  uni.vpi:  24 read     0
#  forward:  0 vpi: 1816
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 2305: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           4                                                                                                                    0
# VPI: c6 VCI: 59f2 
# Sending cell: 6c 65 9f 2f 02 02 b0 7b 62 82 3d 97 e7 23 f9 c8 bb fb e4 cd 51 27 26 54 0c 93 40 0e 53 45 ae bf 51 9c b4 d1 c2 fb 3a cf 24 9c f1 ba b7 75 7a f3 76 8b 98 69 57 
# --------------======= lut.read Mem[66]=0
# --------------======= lut.read Mem[66]=0
#  uni.vpi: 102 read     0
#  forward:  0 vpi:  870
#  ------------------ SEQUENCER           1 ------------------
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 2885: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           0                                                                                                                    0
# VPI: 2a VCI: 1c49 
# Sending cell: 42 a1 c4 9a b7 24 da d3 39 70 99 e5 a3 37 5d 8d dc 0c 66 26 f1 b1 9f b8 5e 93 29 ee 73 06 f4 f7 9e 29 2b 24 6d 21 a5 b8 ac 23 d8 97 26 85 37 f0 4b ec 06 1b 2f 
# --------------======= lut.read Mem[c6]=0
# --------------======= lut.read Mem[c6]=0
#  uni.vpi: 198 read     0
#  forward:  0 vpi: 1734
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 3425: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           1                                                                                                                    0
# VPI: 3a VCI: 3851 
# Sending cell: 33 a3 85 18 8c 1f b2 34 17 55 b5 55 f6 14 c4 a5 5b 9c c3 87 6f 31 67 4b f3 d5 43 ad 55 c8 98 af 18 03 62 d1 c4 8a 06 04 af b4 0b 57 38 db f7 1c 7a 81 77 a2 57 
# --------------======= lut.read Mem[2a]=0
# --------------======= lut.read Mem[2a]=0
#  uni.vpi:  42 read     0
#  forward:  0 vpi: 1066
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 4005: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           2                                                                                                                    0
# VPI: 25 VCI: 9f39 
# Sending cell: c2 59 f3 97 0a 00 64 07 41 9c 5b 68 71 1c 72 7f 22 28 cc c7 cd d9 55 c9 26 4e 8c e5 8e 3a 20 4b 54 21 98 35 3f 9f 90 c4 3d f1 30 fe 2d 52 91 d6 ac 14 a7 04 d5 
# --------------======= lut.read Mem[3a]=0
# --------------======= lut.read Mem[3a]=0
#  uni.vpi:  58 read     0
#  forward:  0 vpi:  826
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 4585: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           3                                                                                                                    0
# VPI: 29 VCI: bc57 
# Sending cell: a2 9b c5 70 38 4f 9d 64 51 c2 56 1b 00 a7 1a 44 23 5a 11 7b 2b 96 8d fd 98 34 25 b7 67 05 49 65 14 e1 86 2e 35 af 1c 05 66 11 b2 f1 77 6b 9a 40 25 ad 71 c7 f6 
# --------------======= lut.read Mem[25]=0
# --------------======= lut.read Mem[25]=0
#  uni.vpi:  37 read     0
#  forward:  0 vpi: 3109
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 5165: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           4                                                                                                                    0
# VPI: 6a VCI: eef7 
# Sending cell: 46 ae ef 74 15 ab d9 bc 68 40 72 91 7d f5 50 ac a6 b1 3e fe 08 4b 74 a7 ab 32 1b a2 6c 3e 08 e0 ab a3 a1 ee cf d5 42 1c 91 7a 9b d9 64 8a 63 8b 80 44 f1 d9 37 
# --------------======= lut.read Mem[29]=0
# --------------======= lut.read Mem[29]=0
#  uni.vpi:  41 read     0
#  forward:  0 vpi: 2601
#  ------------------ SEQUENCER           2 ------------------
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 5745: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           0                                                                                                                    0
# VPI: c0 VCI: 40e7 
# Sending cell: ec 04 0e 7c d7 0e c4 68 18 0b f7 90 83 83 99 13 39 22 79 2a e4 cb e6 5c 36 28 4e 66 cd 87 f0 90 56 2a 7f c4 84 b9 84 ff 73 56 ce 75 ed f3 2f 36 ae 48 0d 72 17 
# --------------======= lut.read Mem[6a]=0
# --------------======= lut.read Mem[6a]=0
#  uni.vpi: 106 read     0
#  forward:  0 vpi: 1130
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 6285: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           1                                                                                                                    0
# VPI: 64 VCI: 248a 
# Sending cell: 06 42 48 a8 d3 e6 6d 42 b9 56 1b bd 9f f3 00 ed a2 8c 6a e8 b3 13 c1 95 23 3b e3 3c 04 f1 93 3f f2 bd 31 c5 8c c2 f5 4a 0d 5f 81 e5 05 0c 3a 08 4b b3 fb 80 ef 
# --------------======= lut.read Mem[c0]=0
# --------------======= lut.read Mem[c0]=0
#  uni.vpi: 192 read     0
#  forward:  0 vpi: 3776
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 6865: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           2                                                                                                                    0
# VPI: aa VCI: f12d 
# Sending cell: ea af 12 d7 f4 83 f5 e7 45 49 f4 e2 9a 8a 46 06 b2 b5 eb 76 4b e5 74 2b ef ab 5a 91 39 93 e4 4c 9e 23 34 72 85 33 6a d4 5a 43 56 f3 0a 67 43 6c c6 74 c9 3c 17 
# --------------======= lut.read Mem[64]=0
# --------------======= lut.read Mem[64]=0
#  uni.vpi: 100 read     0
#  forward:  0 vpi:  100
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 7445: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           3                                                                                                                    0
# VPI: 0b VCI: b967 
# Sending cell: 50 bb 96 7b 56 88 9e b3 70 26 91 15 31 3d 12 63 b8 9b 95 13 91 5b 79 c5 09 a8 cf 10 0a 81 ae ac 74 c6 d9 98 a4 9e ce c0 e4 b7 b3 73 0f 28 04 78 81 da 8e 4b 3e 
# --------------======= lut.read Mem[aa]=0
# --------------======= lut.read Mem[aa]=0
#  uni.vpi: 170 read     0
#  forward:  0 vpi: 3754
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 8025: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           4                                                                                                                    0
# VPI: 5a VCI: 6219 
# Sending cell: d5 a6 21 9d 82 d8 8e cb 0a c1 59 a1 94 53 2a 1f 26 0e db 16 b4 c9 77 9f af ce 79 98 06 78 e5 a1 b4 83 87 9b 1f 5f a7 7d b5 d2 d0 2a 0f 45 23 48 07 81 18 1d 6a 
# --------------======= lut.read Mem[b]=0
# --------------======= lut.read Mem[b]=0
#  uni.vpi:  11 read     0
#  forward:  0 vpi: 1291
#  ------------------ SEQUENCER           3 ------------------
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 8605: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           0                                                                                                                    0
# VPI: 3f VCI: 0d7a 
# Sending cell: 23 f0 d7 a9 4a e1 29 15 1c 46 05 f7 ed 1a b1 08 bc 96 35 f6 cc a5 61 1c 24 82 3c 56 f2 69 91 b6 02 ba ea eb ea a7 27 ab 3e 31 e9 fe ab 5f 32 0d 31 37 66 ad 26 
# --------------======= lut.read Mem[5a]=0
# --------------======= lut.read Mem[5a]=0
#  uni.vpi:  90 read     0
#  forward:  0 vpi: 3418
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 9145: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           1                                                                                                                    0
# VPI: 56 VCI: 4468 
# Sending cell: c5 64 46 83 7a 94 f2 a1 ef 80 14 1f 47 c3 f6 99 05 2a 73 f4 d4 bf 88 7c c5 86 c4 67 06 81 ab b7 02 f6 31 49 f2 cf db b8 f9 54 c1 0c 3e 4c 7f 9c e8 18 dd 11 d0 
# --------------======= lut.read Mem[3f]=0
# --------------======= lut.read Mem[3f]=0
#  uni.vpi:  63 read     0
#  forward:  0 vpi:  575
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 9725: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           2                                                                                                                    0
# VPI: dd VCI: f00d 
# Sending cell: 8d df 00 dd ef 01 08 ac b5 e1 78 b1 db 5d 68 57 91 fe 1d b2 7e 5c 5e bf a6 8d be 84 04 00 27 8a 90 4d 4b 65 9a cf a3 73 ba 9c 6e 30 28 df ac 91 34 c9 a0 03 14 
# --------------======= lut.read Mem[56]=0
# --------------======= lut.read Mem[56]=0
#  uni.vpi:  86 read     0
#  forward:  0 vpi: 3158
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 10305: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           3                                                                                                                    0
# VPI: d7 VCI: fe11 
# Sending cell: 3d 7f e1 10 04 1a 25 67 67 1f c8 ef 48 56 b5 e5 e7 65 cf f6 ce e3 57 67 ad e7 61 79 13 6d 7b 77 1d 3c f2 c1 d3 d5 21 55 16 27 2e c7 d9 76 7d 44 60 6d be 4b 5c 
# --------------======= lut.read Mem[dd]=0
# --------------======= lut.read Mem[dd]=0
#  uni.vpi: 221 read     0
#  forward:  0 vpi: 2269
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 10885: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           4                                                                                                                    0
# VPI: ba VCI: ae18 
# Sending cell: eb aa e1 82 a5 0e 93 b7 69 f6 11 30 7f d3 ab 70 60 45 a7 14 58 f4 ee 39 29 74 e3 67 49 f0 1d 6e ed f9 20 90 58 c5 c2 b6 75 77 ea c1 9b 4b a6 cc 1f 51 8e 92 11 
# --------------======= lut.read Mem[d7]=0
# --------------======= lut.read Mem[d7]=0
#  uni.vpi: 215 read     0
#  forward:  0 vpi:  983
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 11465: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   25
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     3
# [RNTST]     1
# [TEST_DONE]     1
# [UNI_SEQUENCE]    20
# ** Note: $finish    : /home/marcelo/mentor/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 11465 ns  Iteration: 62  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/marcelo/mentor/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430



quit -sim
# End time: 17:24:55 on May 14,2019, Elapsed time: 0:01:33
# Errors: 0, Warnings: 1
do scripts/1_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 22 2018
# vmap work work 
# Modifying /home/marcelo/vfsd-utopia/uvm.mpf
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:24:57 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_rx.sv 
# -- Compiling module utopia1_atm_rx
# 
# Top level modules:
# 	utopia1_atm_rx
# End time: 17:24:57 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:24:57 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_tx.sv 
# -- Compiling module utopia1_atm_tx
# 
# Top level modules:
# 	utopia1_atm_tx
# End time: 17:24:57 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:24:57 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb/LookupTable.sv 
# -- Compiling package LookupTable_sv_unit
# -- Compiling interface LookupTable
# 
# Top level modules:
# 	--none--
# End time: 17:24:57 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:24:57 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/squat.sv 
# -- Compiling package squat_sv_unit
# -- Compiling module squat
# 
# Top level modules:
# 	squat
# End time: 17:24:57 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:24:57 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/definitions.sv 
# 
# Top level modules:
# 	--none--
# End time: 17:24:57 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:24:57 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/uni_cell.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:24:57 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:24:57 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/repeat_sequence.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:24:58 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:24:58 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/driver.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/driver.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:24:58 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:24:58 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/monitor.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/monitor.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:24:58 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:24:58 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/agent.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/agent.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:24:59 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:24:59 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/scoreboard.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/scoreboard.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:24:59 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:24:59 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/environment.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/environment.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package environment_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 17:24:59 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:25:00 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/teste.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/teste.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Error: ./src/tb_uvm/teste.sv(28): Extern task configure_phase declared in teste but out-of-body declaration must be in the same scope as the class ('teste_sv_unit').
# ** Error: ./src/tb_uvm/teste.sv(28): Verilog Compiler exiting
# End time: 17:25:00 on May 14,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/marcelo/mentor/questasim/linux_x86_64/vlog failed.
# Error in macro ./scripts/1_compile.do line 18
# /home/marcelo/mentor/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -work work -novopt -sv +incdir+./src/tb +incdir+./src/dut +incdir+./src/tb_uvm  ./src/tb_uvm/teste.sv"
do scripts/1_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 22 2018
# vmap work work 
# Modifying /home/marcelo/vfsd-utopia/uvm.mpf
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:25:42 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_rx.sv 
# -- Compiling module utopia1_atm_rx
# 
# Top level modules:
# 	utopia1_atm_rx
# End time: 17:25:42 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:25:42 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_tx.sv 
# -- Compiling module utopia1_atm_tx
# 
# Top level modules:
# 	utopia1_atm_tx
# End time: 17:25:42 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:25:42 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb/LookupTable.sv 
# -- Compiling package LookupTable_sv_unit
# -- Compiling interface LookupTable
# 
# Top level modules:
# 	--none--
# End time: 17:25:42 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:25:42 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/squat.sv 
# -- Compiling package squat_sv_unit
# -- Compiling module squat
# 
# Top level modules:
# 	squat
# End time: 17:25:42 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:25:42 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/definitions.sv 
# 
# Top level modules:
# 	--none--
# End time: 17:25:42 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:25:42 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/uni_cell.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:25:42 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:25:42 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/repeat_sequence.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:25:43 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:25:43 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/driver.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/driver.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:25:43 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:25:43 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/monitor.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/monitor.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:25:43 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:25:43 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/agent.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/agent.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:25:44 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:25:44 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/scoreboard.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/scoreboard.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:25:44 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:25:44 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/environment.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/environment.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package environment_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 17:25:44 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:25:44 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/teste.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/teste.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package teste_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 17:25:45 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:25:45 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/top.sv 
# ** Note: (vlog-2286) ./src/dut/top.sv(4): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling module squat
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 17:25:45 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.top -coverage "+UVM_VERBOSITY=UVM_HIGH" "+UVM_TESTNAME=teste" 
# Start time: 17:25:45 on May 14,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.teste_sv_unit(fast)
# Loading work.utopia_sv_unit(fast)
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.LookupTable_sv_unit(fast)
# Loading work.squat(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.cpu_ifc(fast)
# Loading work.Utopia(fast)
# Loading /home/marcelo/mentor/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test teste...
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] End Of Elaboration
# 
# === resource pool ===
# mif [/^.*$/] : (virtual cpu_ifc) null
# -  
# recording_detail [] : (reg signed[4095:0]) 0
# -  
# recording_detail [] : (int) 0
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_3$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_2$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_1$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_0$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[0]
# -  
# === end of resource pool ===
#  ------------------ SEQUENCER           0 ------------------
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 0: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           0                                                                                                                    0
# VPI: 9a VCI: 711c 
# Sending cell: b9 a7 11 cb 08 02 ec 86 ff d8 27 3d 01 e3 af 95 a3 75 cc e5 a8 1a 71 19 f7 49 88 1f 6d 1f 99 7e 47 2c 44 77 a2 8a c7 a4 dd 1d 05 4b 18 39 77 ed c9 aa 12 21 80 
# ** Fatal: (SIGSEGV) Bad handle or reference.
#    Time: 0 ns  Iteration: 95  Process: /uvm_pkg::uvm_task_phase::execute/#FORK#137(#ublk#215181159#137)_7feff1be9bf File: ./src/tb_uvm/cpu_driver.sv
# Fatal error in Task teste_sv_unit/CPU_driver::Initialize_Host at ./src/tb_uvm/cpu_driver.sv line 49
# 
# HDL call sequence:
# Stopped at ./src/tb_uvm/cpu_driver.sv 49 Task teste_sv_unit/CPU_driver::Initialize_Host
# called from  ./src/tb_uvm/cpu_driver.sv 79 Task teste_sv_unit/CPU_driver::run
# called from  ./src/tb_uvm/teste.sv 40 Task teste_sv_unit/teste::configure_phase
# called from  /home/marcelo/mentor/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_runtime_phases.svh 228 Task uvm_pkg/uvm_configure_phase::exec_task
# called from  /home/marcelo/mentor/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_task_phase.svh 150 Function uvm_pkg/uvm_task_phase::execute
# 
quit -sim
# End time: 17:26:30 on May 14,2019, Elapsed time: 0:00:45
# Errors: 2, Warnings: 1
quit -sim
do scripts/1_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 22 2018
# vmap work work 
# Modifying /home/marcelo/vfsd-utopia/uvm.mpf
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:26:55 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_rx.sv 
# -- Compiling module utopia1_atm_rx
# 
# Top level modules:
# 	utopia1_atm_rx
# End time: 17:26:55 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:26:55 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_tx.sv 
# -- Compiling module utopia1_atm_tx
# 
# Top level modules:
# 	utopia1_atm_tx
# End time: 17:26:55 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:26:55 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb/LookupTable.sv 
# -- Compiling package LookupTable_sv_unit
# -- Compiling interface LookupTable
# 
# Top level modules:
# 	--none--
# End time: 17:26:55 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:26:55 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/squat.sv 
# -- Compiling package squat_sv_unit
# -- Compiling module squat
# 
# Top level modules:
# 	squat
# End time: 17:26:55 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:26:55 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/definitions.sv 
# 
# Top level modules:
# 	--none--
# End time: 17:26:55 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:26:55 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/uni_cell.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:26:56 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:26:56 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/repeat_sequence.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:26:56 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:26:56 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/driver.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/driver.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:26:56 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:26:56 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/monitor.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/monitor.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:26:57 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:26:57 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/agent.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/agent.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:26:57 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:26:57 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/scoreboard.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/scoreboard.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:26:57 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:26:57 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/environment.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/environment.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package environment_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 17:26:58 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:26:58 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/teste.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/teste.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package teste_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 17:26:58 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:26:58 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/top.sv 
# ** Note: (vlog-2286) ./src/dut/top.sv(4): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling module squat
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 17:26:59 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim work.top -coverage "+UVM_VERBOSITY=UVM_HIGH" "+UVM_TESTNAME=teste" 
# Start time: 17:26:59 on May 14,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.teste_sv_unit(fast)
# Loading work.utopia_sv_unit(fast)
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.LookupTable_sv_unit(fast)
# Loading work.squat(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.cpu_ifc(fast)
# Loading work.Utopia(fast)
# ** Warning: (vsim-3764) ./src/tb_uvm/teste.sv(49): Stand-alone call to function 'get' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /teste_sv_unit File: ./src/tb_uvm/teste.sv
# Loading /home/marcelo/mentor/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test teste...
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] End Of Elaboration
# 
# === resource pool ===
# mif [/^.*$/] : (virtual cpu_ifc) /top/mif
# -  
# recording_detail [] : (reg signed[4095:0]) 0
# -  
# recording_detail [] : (int) 0
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_3$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_2$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_1$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_0$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[0]
# -  
# === end of resource pool ===
#  ------------------ SEQUENCER           0 ------------------
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 0: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           0                                                                                                                    0
# VPI: 9a VCI: 711c 
# Sending cell: b9 a7 11 cb 08 02 ec 86 ff d8 27 3d 01 e3 af 95 a3 75 cc e5 a8 1a 71 19 f7 49 88 1f 6d 1f 99 7e 47 2c 44 77 a2 8a c7 a4 dd 1d 05 4b 18 39 77 ed c9 aa 12 21 80 
# Memory: Loading ... 
# CellFwd.FWD[0]=1
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 565: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           1                                                                                                                    0
# VPI: 1b VCI: cb65 
# Sending cell: 71 bc b6 50 e7 ce 32 58 f9 0a a5 fa 57 ab 90 92 d5 d5 04 06 59 74 2f 1d d1 75 72 db 25 8a 15 b0 d8 be 4b 45 bd 5a 40 57 ed 8d 04 90 bb 09 53 75 4a 5e 49 1f 7c 
# --------------======= lut.read Mem[9a]=0
# --------------======= lut.read Mem[9a]=0
#  uni.vpi: 154 read     0
#  forward:  0 vpi: 2970
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 1145: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           2                                                                                                                    0
# VPI: 18 VCI: 863f 
# Sending cell: 71 88 63 f0 3f d2 40 58 74 a5 2d a0 57 82 26 ed a5 0a 28 0a b9 99 29 22 f7 1b e9 a8 45 2b f9 f6 db 5c f9 08 9e 0a 6d 6d a6 e5 7a 92 2b 89 88 56 c1 a8 8a 90 47 
# --------------======= lut.read Mem[1b]=0
# --------------======= lut.read Mem[1b]=0
#  uni.vpi:  27 read     0
#  forward:  0 vpi: 1819
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 1725: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           3                                                                                                                    0
# VPI: 66 VCI: 0d7f 
# Sending cell: 36 60 d7 fb 73 74 06 03 cd 4b f5 f8 d8 bc 9a 06 06 85 01 25 a5 68 6e 44 69 a3 09 a1 30 94 b8 6a 04 b7 db 54 ff 80 b8 77 d8 be 41 da ed ee b2 af bb 8e e4 d5 31 
# --------------======= lut.read Mem[18]=0
# --------------======= lut.read Mem[18]=0
#  uni.vpi:  24 read     0
#  forward:  0 vpi: 1816
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 2305: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           4                                                                                                                    0
# VPI: c6 VCI: 59f2 
# Sending cell: 6c 65 9f 2f 02 02 b0 7b 62 82 3d 97 e7 23 f9 c8 bb fb e4 cd 51 27 26 54 0c 93 40 0e 53 45 ae bf 51 9c b4 d1 c2 fb 3a cf 24 9c f1 ba b7 75 7a f3 76 8b 98 69 57 
# --------------======= lut.read Mem[66]=0
# --------------======= lut.read Mem[66]=0
#  uni.vpi: 102 read     0
#  forward:  0 vpi:  870
#  ------------------ SEQUENCER           1 ------------------
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 2885: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           0                                                                                                                    0
# VPI: 2a VCI: 1c49 
# Sending cell: 42 a1 c4 9a b7 24 da d3 39 70 99 e5 a3 37 5d 8d dc 0c 66 26 f1 b1 9f b8 5e 93 29 ee 73 06 f4 f7 9e 29 2b 24 6d 21 a5 b8 ac 23 d8 97 26 85 37 f0 4b ec 06 1b 2f 
# --------------======= lut.read Mem[c6]=0
# --------------======= lut.read Mem[c6]=0
#  uni.vpi: 198 read     0
#  forward:  0 vpi: 1734
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 3425: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           1                                                                                                                    0
# VPI: 3a VCI: 3851 
# Sending cell: 33 a3 85 18 8c 1f b2 34 17 55 b5 55 f6 14 c4 a5 5b 9c c3 87 6f 31 67 4b f3 d5 43 ad 55 c8 98 af 18 03 62 d1 c4 8a 06 04 af b4 0b 57 38 db f7 1c 7a 81 77 a2 57 
# --------------======= lut.read Mem[2a]=0
# --------------======= lut.read Mem[2a]=0
#  uni.vpi:  42 read     0
#  forward:  0 vpi: 1066
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 4005: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           2                                                                                                                    0
# VPI: 25 VCI: 9f39 
# Sending cell: c2 59 f3 97 0a 00 64 07 41 9c 5b 68 71 1c 72 7f 22 28 cc c7 cd d9 55 c9 26 4e 8c e5 8e 3a 20 4b 54 21 98 35 3f 9f 90 c4 3d f1 30 fe 2d 52 91 d6 ac 14 a7 04 d5 
# --------------======= lut.read Mem[3a]=0
# --------------======= lut.read Mem[3a]=0
#  uni.vpi:  58 read     0
#  forward:  0 vpi:  826
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 4585: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           3                                                                                                                    0
# VPI: 29 VCI: bc57 
# Sending cell: a2 9b c5 70 38 4f 9d 64 51 c2 56 1b 00 a7 1a 44 23 5a 11 7b 2b 96 8d fd 98 34 25 b7 67 05 49 65 14 e1 86 2e 35 af 1c 05 66 11 b2 f1 77 6b 9a 40 25 ad 71 c7 f6 
# --------------======= lut.read Mem[25]=0
# --------------======= lut.read Mem[25]=0
#  uni.vpi:  37 read     0
#  forward:  0 vpi: 3109
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 5165: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           4                                                                                                                    0
# VPI: 6a VCI: eef7 
# Sending cell: 46 ae ef 74 15 ab d9 bc 68 40 72 91 7d f5 50 ac a6 b1 3e fe 08 4b 74 a7 ab 32 1b a2 6c 3e 08 e0 ab a3 a1 ee cf d5 42 1c 91 7a 9b d9 64 8a 63 8b 80 44 f1 d9 37 
# --------------======= lut.read Mem[29]=0
# --------------======= lut.read Mem[29]=0
#  uni.vpi:  41 read     0
#  forward:  0 vpi: 2601
#  ------------------ SEQUENCER           2 ------------------
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 5745: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           0                                                                                                                    0
# VPI: c0 VCI: 40e7 
# Sending cell: ec 04 0e 7c d7 0e c4 68 18 0b f7 90 83 83 99 13 39 22 79 2a e4 cb e6 5c 36 28 4e 66 cd 87 f0 90 56 2a 7f c4 84 b9 84 ff 73 56 ce 75 ed f3 2f 36 ae 48 0d 72 17 
# --------------======= lut.read Mem[6a]=0
# --------------======= lut.read Mem[6a]=0
#  uni.vpi: 106 read     0
#  forward:  0 vpi: 1130
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 6285: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           1                                                                                                                    0
# VPI: 64 VCI: 248a 
# Sending cell: 06 42 48 a8 d3 e6 6d 42 b9 56 1b bd 9f f3 00 ed a2 8c 6a e8 b3 13 c1 95 23 3b e3 3c 04 f1 93 3f f2 bd 31 c5 8c c2 f5 4a 0d 5f 81 e5 05 0c 3a 08 4b b3 fb 80 ef 
# --------------======= lut.read Mem[c0]=0
# --------------======= lut.read Mem[c0]=0
#  uni.vpi: 192 read     0
#  forward:  0 vpi: 3776
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 6865: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           2                                                                                                                    0
# VPI: aa VCI: f12d 
# Sending cell: ea af 12 d7 f4 83 f5 e7 45 49 f4 e2 9a 8a 46 06 b2 b5 eb 76 4b e5 74 2b ef ab 5a 91 39 93 e4 4c 9e 23 34 72 85 33 6a d4 5a 43 56 f3 0a 67 43 6c c6 74 c9 3c 17 
# --------------======= lut.read Mem[64]=0
# --------------======= lut.read Mem[64]=0
#  uni.vpi: 100 read     0
#  forward:  0 vpi:  100
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 7445: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           3                                                                                                                    0
# VPI: 0b VCI: b967 
# Sending cell: 50 bb 96 7b 56 88 9e b3 70 26 91 15 31 3d 12 63 b8 9b 95 13 91 5b 79 c5 09 a8 cf 10 0a 81 ae ac 74 c6 d9 98 a4 9e ce c0 e4 b7 b3 73 0f 28 04 78 81 da 8e 4b 3e 
# --------------======= lut.read Mem[aa]=0
# --------------======= lut.read Mem[aa]=0
#  uni.vpi: 170 read     0
#  forward:  0 vpi: 3754
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 8025: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           4                                                                                                                    0
# VPI: 5a VCI: 6219 
# Sending cell: d5 a6 21 9d 82 d8 8e cb 0a c1 59 a1 94 53 2a 1f 26 0e db 16 b4 c9 77 9f af ce 79 98 06 78 e5 a1 b4 83 87 9b 1f 5f a7 7d b5 d2 d0 2a 0f 45 23 48 07 81 18 1d 6a 
# --------------======= lut.read Mem[b]=0
# --------------======= lut.read Mem[b]=0
#  uni.vpi:  11 read     0
#  forward:  0 vpi: 1291
#  ------------------ SEQUENCER           3 ------------------
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 8605: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           0                                                                                                                    0
# VPI: 3f VCI: 0d7a 
# Sending cell: 23 f0 d7 a9 4a e1 29 15 1c 46 05 f7 ed 1a b1 08 bc 96 35 f6 cc a5 61 1c 24 82 3c 56 f2 69 91 b6 02 ba ea eb ea a7 27 ab 3e 31 e9 fe ab 5f 32 0d 31 37 66 ad 26 
# --------------======= lut.read Mem[5a]=0
# --------------======= lut.read Mem[5a]=0
#  uni.vpi:  90 read     0
#  forward:  0 vpi: 3418
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 9145: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           1                                                                                                                    0
# VPI: 56 VCI: 4468 
# Sending cell: c5 64 46 83 7a 94 f2 a1 ef 80 14 1f 47 c3 f6 99 05 2a 73 f4 d4 bf 88 7c c5 86 c4 67 06 81 ab b7 02 f6 31 49 f2 cf db b8 f9 54 c1 0c 3e 4c 7f 9c e8 18 dd 11 d0 
# --------------======= lut.read Mem[3f]=0
# --------------======= lut.read Mem[3f]=0
#  uni.vpi:  63 read     0
#  forward:  0 vpi:  575
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 9725: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           2                                                                                                                    0
# VPI: dd VCI: f00d 
# Sending cell: 8d df 00 dd ef 01 08 ac b5 e1 78 b1 db 5d 68 57 91 fe 1d b2 7e 5c 5e bf a6 8d be 84 04 00 27 8a 90 4d 4b 65 9a cf a3 73 ba 9c 6e 30 28 df ac 91 34 c9 a0 03 14 
# --------------======= lut.read Mem[56]=0
# --------------======= lut.read Mem[56]=0
#  uni.vpi:  86 read     0
#  forward:  0 vpi: 3158
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 10305: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           3                                                                                                                    0
# VPI: d7 VCI: fe11 
# Sending cell: 3d 7f e1 10 04 1a 25 67 67 1f c8 ef 48 56 b5 e5 e7 65 cf f6 ce e3 57 67 ad e7 61 79 13 6d 7b 77 1d 3c f2 c1 d3 d5 21 55 16 27 2e c7 d9 76 7d 44 60 6d be 4b 5c 
# --------------======= lut.read Mem[dd]=0
# --------------======= lut.read Mem[dd]=0
#  uni.vpi: 221 read     0
#  forward:  0 vpi: 2269
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 10885: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           4                                                                                                                    0
# VPI: ba VCI: ae18 
# Sending cell: eb aa e1 82 a5 0e 93 b7 69 f6 11 30 7f d3 ab 70 60 45 a7 14 58 f4 ee 39 29 74 e3 67 49 f0 1d 6e ed f9 20 90 58 c5 c2 b6 75 77 ea c1 9b 4b a6 cc 1f 51 8e 92 11 
# --------------======= lut.read Mem[d7]=0
# --------------======= lut.read Mem[d7]=0
#  uni.vpi: 215 read     0
#  forward:  0 vpi:  983
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 11465: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   25
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     3
# [RNTST]     1
# [TEST_DONE]     1
# [UNI_SEQUENCE]    20
# ** Note: $finish    : /home/marcelo/mentor/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 11465 ns  Iteration: 62  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/marcelo/mentor/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
do scripts/1_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.6e Lib Mapping Utility 2018.06 Jun 22 2018
# vmap work work 
# Modifying /home/marcelo/vfsd-utopia/uvm.mpf
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:28:29 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_rx.sv 
# -- Compiling module utopia1_atm_rx
# 
# Top level modules:
# 	utopia1_atm_rx
# End time: 17:28:29 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:28:29 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/utopia1_atm_tx.sv 
# -- Compiling module utopia1_atm_tx
# 
# Top level modules:
# 	utopia1_atm_tx
# End time: 17:28:29 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:28:29 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb/LookupTable.sv 
# -- Compiling package LookupTable_sv_unit
# -- Compiling interface LookupTable
# 
# Top level modules:
# 	--none--
# End time: 17:28:29 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:28:29 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/squat.sv 
# -- Compiling package squat_sv_unit
# -- Compiling module squat
# 
# Top level modules:
# 	squat
# End time: 17:28:29 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:28:30 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/definitions.sv 
# 
# Top level modules:
# 	--none--
# End time: 17:28:30 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:28:30 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/uni_cell.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:28:30 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:28:30 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/repeat_sequence.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/uni_cell.sv(6): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:28:30 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:28:30 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/driver.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/driver.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:28:31 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:28:31 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/monitor.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/monitor.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:28:31 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:28:31 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/agent.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/agent.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:28:31 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:28:31 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/scoreboard.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/scoreboard.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:28:31 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:28:31 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/environment.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/environment.sv(8): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package environment_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 17:28:32 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:28:32 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/tb_uvm/teste.sv 
# ** Note: (vlog-2286) ./src/tb_uvm/teste.sv(7): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package teste_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface cpu_ifc
# 
# Top level modules:
# 	--none--
# End time: 17:28:32 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6e Compiler 2018.06 Jun 22 2018
# Start time: 17:28:32 on May 14,2019
# vlog -reportprogress 300 -work work -novopt -sv "+incdir+./src/tb" "+incdir+./src/dut" "+incdir+./src/tb_uvm" ./src/dut/top.sv 
# ** Note: (vlog-2286) ./src/dut/top.sv(4): Using implicit +incdir+/home/marcelo/mentor/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling module squat
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 17:28:33 on May 14,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 17:28:34 on May 14,2019, Elapsed time: 0:01:35
# Errors: 0, Warnings: 2
# vsim work.top -coverage "+UVM_VERBOSITY=UVM_HIGH" "+UVM_TESTNAME=teste" 
# Start time: 17:28:34 on May 14,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.teste_sv_unit(fast)
# Loading work.utopia_sv_unit(fast)
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.LookupTable_sv_unit(fast)
# Loading work.squat(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.cpu_ifc(fast)
# Loading work.Utopia(fast)
# ** Warning: (vsim-3764) ./src/tb_uvm/teste.sv(49): Stand-alone call to function 'get' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /teste_sv_unit File: ./src/tb_uvm/teste.sv
# Loading /home/marcelo/mentor/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test teste...
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] End Of Elaboration
# Memory: Loading ... 
# CellFwd.FWD[0]=11
# CellFwd.FWD[1]=4
# CellFwd.FWD[2]=12
# CellFwd.FWD[3]=7
# CellFwd.FWD[4]=9
# CellFwd.FWD[5]=3
# CellFwd.FWD[6]=3
# CellFwd.FWD[7]=14
# CellFwd.FWD[8]=0
# CellFwd.FWD[9]=1
# CellFwd.FWD[10]=7
# CellFwd.FWD[11]=3
# CellFwd.FWD[12]=1
# CellFwd.FWD[13]=3
# CellFwd.FWD[14]=4
# CellFwd.FWD[15]=4
# CellFwd.FWD[16]=14
# CellFwd.FWD[17]=4
# CellFwd.FWD[18]=10
# CellFwd.FWD[19]=8
# CellFwd.FWD[20]=12
# CellFwd.FWD[21]=1
# CellFwd.FWD[22]=1
# CellFwd.FWD[23]=8
# CellFwd.FWD[24]=0
# CellFwd.FWD[25]=13
# CellFwd.FWD[26]=13
# CellFwd.FWD[27]=10
# CellFwd.FWD[28]=6
# CellFwd.FWD[29]=6
# CellFwd.FWD[30]=10
# CellFwd.FWD[31]=8
# CellFwd.FWD[32]=9
# CellFwd.FWD[33]=4
# CellFwd.FWD[34]=12
# CellFwd.FWD[35]=12
# CellFwd.FWD[36]=11
# CellFwd.FWD[37]=12
# CellFwd.FWD[38]=15
# CellFwd.FWD[39]=0
# CellFwd.FWD[40]=1
# CellFwd.FWD[41]=13
# CellFwd.FWD[42]=11
# CellFwd.FWD[43]=10
# CellFwd.FWD[44]=8
# CellFwd.FWD[45]=8
# CellFwd.FWD[46]=3
# CellFwd.FWD[47]=11
# CellFwd.FWD[48]=0
# CellFwd.FWD[49]=0
# CellFwd.FWD[50]=13
# CellFwd.FWD[51]=6
# CellFwd.FWD[52]=4
# CellFwd.FWD[53]=11
# CellFwd.FWD[54]=2
# CellFwd.FWD[55]=7
# CellFwd.FWD[56]=6
# CellFwd.FWD[57]=15
# CellFwd.FWD[58]=8
# CellFwd.FWD[59]=15
# CellFwd.FWD[60]=15
# CellFwd.FWD[61]=0
# CellFwd.FWD[62]=1
# CellFwd.FWD[63]=8
# CellFwd.FWD[64]=13
# CellFwd.FWD[65]=7
# CellFwd.FWD[66]=8
# CellFwd.FWD[67]=4
# CellFwd.FWD[68]=7
# CellFwd.FWD[69]=5
# CellFwd.FWD[70]=0
# CellFwd.FWD[71]=5
# CellFwd.FWD[72]=11
# CellFwd.FWD[73]=13
# CellFwd.FWD[74]=14
# CellFwd.FWD[75]=8
# CellFwd.FWD[76]=11
# CellFwd.FWD[77]=14
# CellFwd.FWD[78]=13
# CellFwd.FWD[79]=15
# CellFwd.FWD[80]=4
# CellFwd.FWD[81]=7
# CellFwd.FWD[82]=13
# CellFwd.FWD[83]=10
# CellFwd.FWD[84]=4
# CellFwd.FWD[85]=10
# CellFwd.FWD[86]=4
# CellFwd.FWD[87]=10
# CellFwd.FWD[88]=14
# CellFwd.FWD[89]=9
# CellFwd.FWD[90]=10
# CellFwd.FWD[91]=0
# CellFwd.FWD[92]=1
# CellFwd.FWD[93]=15
# CellFwd.FWD[94]=6
# CellFwd.FWD[95]=5
# CellFwd.FWD[96]=11
# CellFwd.FWD[97]=3
# CellFwd.FWD[98]=7
# CellFwd.FWD[99]=8
# CellFwd.FWD[100]=12
# CellFwd.FWD[101]=9
# CellFwd.FWD[102]=11
# CellFwd.FWD[103]=9
# CellFwd.FWD[104]=13
# CellFwd.FWD[105]=15
# CellFwd.FWD[106]=6
# CellFwd.FWD[107]=11
# CellFwd.FWD[108]=8
# CellFwd.FWD[109]=10
# CellFwd.FWD[110]=14
# CellFwd.FWD[111]=15
# CellFwd.FWD[112]=10
# CellFwd.FWD[113]=1
# CellFwd.FWD[114]=6
# CellFwd.FWD[115]=11
# CellFwd.FWD[116]=8
# CellFwd.FWD[117]=12
# CellFwd.FWD[118]=0
# CellFwd.FWD[119]=7
# CellFwd.FWD[120]=6
# CellFwd.FWD[121]=0
# CellFwd.FWD[122]=13
# CellFwd.FWD[123]=11
# CellFwd.FWD[124]=1
# CellFwd.FWD[125]=8
# CellFwd.FWD[126]=8
# CellFwd.FWD[127]=12
# CellFwd.FWD[128]=0
# CellFwd.FWD[129]=3
# CellFwd.FWD[130]=8
# CellFwd.FWD[131]=9
# CellFwd.FWD[132]=13
# CellFwd.FWD[133]=8
# CellFwd.FWD[134]=7
# CellFwd.FWD[135]=12
# CellFwd.FWD[136]=3
# CellFwd.FWD[137]=4
# CellFwd.FWD[138]=7
# CellFwd.FWD[139]=3
# CellFwd.FWD[140]=2
# CellFwd.FWD[141]=9
# CellFwd.FWD[142]=7
# CellFwd.FWD[143]=3
# CellFwd.FWD[144]=8
# CellFwd.FWD[145]=11
# CellFwd.FWD[146]=3
# CellFwd.FWD[147]=1
# CellFwd.FWD[148]=6
# CellFwd.FWD[149]=5
# CellFwd.FWD[150]=12
# CellFwd.FWD[151]=2
# CellFwd.FWD[152]=4
# CellFwd.FWD[153]=11
# CellFwd.FWD[154]=12
# CellFwd.FWD[155]=9
# CellFwd.FWD[156]=6
# CellFwd.FWD[157]=15
# CellFwd.FWD[158]=5
# CellFwd.FWD[159]=13
# CellFwd.FWD[160]=4
# CellFwd.FWD[161]=13
# CellFwd.FWD[162]=13
# CellFwd.FWD[163]=14
# CellFwd.FWD[164]=9
# CellFwd.FWD[165]=8
# CellFwd.FWD[166]=1
# CellFwd.FWD[167]=13
# CellFwd.FWD[168]=8
# CellFwd.FWD[169]=9
# CellFwd.FWD[170]=13
# CellFwd.FWD[171]=4
# CellFwd.FWD[172]=14
# CellFwd.FWD[173]=13
# CellFwd.FWD[174]=10
# CellFwd.FWD[175]=7
# CellFwd.FWD[176]=11
# CellFwd.FWD[177]=6
# CellFwd.FWD[178]=5
# CellFwd.FWD[179]=5
# CellFwd.FWD[180]=1
# CellFwd.FWD[181]=13
# CellFwd.FWD[182]=1
# CellFwd.FWD[183]=8
# CellFwd.FWD[184]=0
# CellFwd.FWD[185]=2
# CellFwd.FWD[186]=9
# CellFwd.FWD[187]=14
# CellFwd.FWD[188]=5
# CellFwd.FWD[189]=15
# CellFwd.FWD[190]=4
# CellFwd.FWD[191]=9
# CellFwd.FWD[192]=0
# CellFwd.FWD[193]=10
# CellFwd.FWD[194]=10
# CellFwd.FWD[195]=4
# CellFwd.FWD[196]=6
# CellFwd.FWD[197]=0
# CellFwd.FWD[198]=12
# CellFwd.FWD[199]=6
# CellFwd.FWD[200]=11
# CellFwd.FWD[201]=4
# CellFwd.FWD[202]=4
# CellFwd.FWD[203]=10
# CellFwd.FWD[204]=0
# CellFwd.FWD[205]=2
# CellFwd.FWD[206]=6
# CellFwd.FWD[207]=2
# CellFwd.FWD[208]=5
# CellFwd.FWD[209]=3
# CellFwd.FWD[210]=15
# CellFwd.FWD[211]=13
# CellFwd.FWD[212]=8
# CellFwd.FWD[213]=1
# CellFwd.FWD[214]=7
# CellFwd.FWD[215]=13
# CellFwd.FWD[216]=3
# CellFwd.FWD[217]=3
# CellFwd.FWD[218]=12
# CellFwd.FWD[219]=15
# CellFwd.FWD[220]=9
# CellFwd.FWD[221]=2
# CellFwd.FWD[222]=2
# CellFwd.FWD[223]=11
# CellFwd.FWD[224]=2
# CellFwd.FWD[225]=2
# CellFwd.FWD[226]=14
# CellFwd.FWD[227]=8
# CellFwd.FWD[228]=2
# CellFwd.FWD[229]=10
# CellFwd.FWD[230]=1
# CellFwd.FWD[231]=2
# CellFwd.FWD[232]=11
# CellFwd.FWD[233]=12
# CellFwd.FWD[234]=6
# CellFwd.FWD[235]=10
# CellFwd.FWD[236]=9
# CellFwd.FWD[237]=8
# CellFwd.FWD[238]=0
# CellFwd.FWD[239]=5
# CellFwd.FWD[240]=3
# CellFwd.FWD[241]=4
# CellFwd.FWD[242]=9
# CellFwd.FWD[243]=1
# CellFwd.FWD[244]=4
# CellFwd.FWD[245]=2
# CellFwd.FWD[246]=2
# CellFwd.FWD[247]=14
# CellFwd.FWD[248]=5
# CellFwd.FWD[249]=7
# CellFwd.FWD[250]=6
# CellFwd.FWD[251]=7
# CellFwd.FWD[252]=14
# CellFwd.FWD[253]=14
# CellFwd.FWD[254]=8
# CellFwd.FWD[255]=0
# Verifying ...--------------======= lut.read Mem[0]=b000
# --------------======= lut.read Mem[1]=4001
# --------------======= lut.read Mem[2]=c002
# --------------======= lut.read Mem[3]=7003
# --------------======= lut.read Mem[4]=9004
# --------------======= lut.read Mem[5]=3005
# --------------======= lut.read Mem[6]=3006
# --------------======= lut.read Mem[7]=e007
# --------------======= lut.read Mem[8]=8
# --------------======= lut.read Mem[9]=1009
# --------------======= lut.read Mem[a]=700a
# --------------======= lut.read Mem[b]=300b
# --------------======= lut.read Mem[c]=100c
# --------------======= lut.read Mem[d]=300d
# --------------======= lut.read Mem[e]=400e
# --------------======= lut.read Mem[f]=400f
# --------------======= lut.read Mem[10]=e010
# --------------======= lut.read Mem[11]=4011
# --------------======= lut.read Mem[12]=a012
# --------------======= lut.read Mem[13]=8013
# --------------======= lut.read Mem[14]=c014
# --------------======= lut.read Mem[15]=1015
# --------------======= lut.read Mem[16]=1016
# --------------======= lut.read Mem[17]=8017
# --------------======= lut.read Mem[18]=18
# --------------======= lut.read Mem[19]=d019
# --------------======= lut.read Mem[1a]=d01a
# --------------======= lut.read Mem[1b]=a01b
# --------------======= lut.read Mem[1c]=601c
# --------------======= lut.read Mem[1d]=601d
# --------------======= lut.read Mem[1e]=a01e
# --------------======= lut.read Mem[1f]=801f
# --------------======= lut.read Mem[20]=9020
# --------------======= lut.read Mem[21]=4021
# --------------======= lut.read Mem[22]=c022
# --------------======= lut.read Mem[23]=c023
# --------------======= lut.read Mem[24]=b024
# --------------======= lut.read Mem[25]=c025
# --------------======= lut.read Mem[26]=f026
# --------------======= lut.read Mem[27]=27
# --------------======= lut.read Mem[28]=1028
# --------------======= lut.read Mem[29]=d029
# --------------======= lut.read Mem[2a]=b02a
# --------------======= lut.read Mem[2b]=a02b
# --------------======= lut.read Mem[2c]=802c
# --------------======= lut.read Mem[2d]=802d
# --------------======= lut.read Mem[2e]=302e
# --------------======= lut.read Mem[2f]=b02f
# --------------======= lut.read Mem[30]=30
# --------------======= lut.read Mem[31]=31
# --------------======= lut.read Mem[32]=d032
# --------------======= lut.read Mem[33]=6033
# --------------======= lut.read Mem[34]=4034
# --------------======= lut.read Mem[35]=b035
# --------------======= lut.read Mem[36]=2036
# --------------======= lut.read Mem[37]=7037
# --------------======= lut.read Mem[38]=6038
# --------------======= lut.read Mem[39]=f039
# --------------======= lut.read Mem[3a]=803a
# --------------======= lut.read Mem[3b]=f03b
# --------------======= lut.read Mem[3c]=f03c
# --------------======= lut.read Mem[3d]=3d
# --------------======= lut.read Mem[3e]=103e
# --------------======= lut.read Mem[3f]=803f
# --------------======= lut.read Mem[40]=d040
# --------------======= lut.read Mem[41]=7041
# --------------======= lut.read Mem[42]=8042
# --------------======= lut.read Mem[43]=4043
# --------------======= lut.read Mem[44]=7044
# --------------======= lut.read Mem[45]=5045
# --------------======= lut.read Mem[46]=46
# --------------======= lut.read Mem[47]=5047
# --------------======= lut.read Mem[48]=b048
# --------------======= lut.read Mem[49]=d049
# --------------======= lut.read Mem[4a]=e04a
# --------------======= lut.read Mem[4b]=804b
# --------------======= lut.read Mem[4c]=b04c
# --------------======= lut.read Mem[4d]=e04d
# --------------======= lut.read Mem[4e]=d04e
# --------------======= lut.read Mem[4f]=f04f
# --------------======= lut.read Mem[50]=4050
# --------------======= lut.read Mem[51]=7051
# --------------======= lut.read Mem[52]=d052
# --------------======= lut.read Mem[53]=a053
# --------------======= lut.read Mem[54]=4054
# --------------======= lut.read Mem[55]=a055
# --------------======= lut.read Mem[56]=4056
# --------------======= lut.read Mem[57]=a057
# --------------======= lut.read Mem[58]=e058
# --------------======= lut.read Mem[59]=9059
# --------------======= lut.read Mem[5a]=a05a
# --------------======= lut.read Mem[5b]=5b
# --------------======= lut.read Mem[5c]=105c
# --------------======= lut.read Mem[5d]=f05d
# --------------======= lut.read Mem[5e]=605e
# --------------======= lut.read Mem[5f]=505f
# --------------======= lut.read Mem[60]=b060
# --------------======= lut.read Mem[61]=3061
# --------------======= lut.read Mem[62]=7062
# --------------======= lut.read Mem[63]=8063
# --------------======= lut.read Mem[64]=c064
# --------------======= lut.read Mem[65]=9065
# --------------======= lut.read Mem[66]=b066
# --------------======= lut.read Mem[67]=9067
# --------------======= lut.read Mem[68]=d068
# --------------======= lut.read Mem[69]=f069
# --------------======= lut.read Mem[6a]=606a
# --------------======= lut.read Mem[6b]=b06b
# --------------======= lut.read Mem[6c]=806c
# --------------======= lut.read Mem[6d]=a06d
# --------------======= lut.read Mem[6e]=e06e
# --------------======= lut.read Mem[6f]=f06f
# --------------======= lut.read Mem[70]=a070
# --------------======= lut.read Mem[71]=1071
# --------------======= lut.read Mem[72]=6072
# --------------======= lut.read Mem[73]=b073
# --------------======= lut.read Mem[74]=8074
# --------------======= lut.read Mem[75]=c075
# --------------======= lut.read Mem[76]=76
# --------------======= lut.read Mem[77]=7077
# --------------======= lut.read Mem[78]=6078
# --------------======= lut.read Mem[79]=79
# --------------======= lut.read Mem[7a]=d07a
# --------------======= lut.read Mem[7b]=b07b
# --------------======= lut.read Mem[7c]=107c
# --------------======= lut.read Mem[7d]=807d
# --------------======= lut.read Mem[7e]=807e
# --------------======= lut.read Mem[7f]=c07f
# --------------======= lut.read Mem[80]=80
# --------------======= lut.read Mem[81]=3081
# --------------======= lut.read Mem[82]=8082
# --------------======= lut.read Mem[83]=9083
# --------------======= lut.read Mem[84]=d084
# --------------======= lut.read Mem[85]=8085
# --------------======= lut.read Mem[86]=7086
# --------------======= lut.read Mem[87]=c087
# --------------======= lut.read Mem[88]=3088
# --------------======= lut.read Mem[89]=4089
# --------------======= lut.read Mem[8a]=708a
# --------------======= lut.read Mem[8b]=308b
# --------------======= lut.read Mem[8c]=208c
# --------------======= lut.read Mem[8d]=908d
# --------------======= lut.read Mem[8e]=708e
# --------------======= lut.read Mem[8f]=308f
# --------------======= lut.read Mem[90]=8090
# --------------======= lut.read Mem[91]=b091
# --------------======= lut.read Mem[92]=3092
# --------------======= lut.read Mem[93]=1093
# --------------======= lut.read Mem[94]=6094
# --------------======= lut.read Mem[95]=5095
# --------------======= lut.read Mem[96]=c096
# --------------======= lut.read Mem[97]=2097
# --------------======= lut.read Mem[98]=4098
# --------------======= lut.read Mem[99]=b099
# --------------======= lut.read Mem[9a]=c09a
# --------------======= lut.read Mem[9b]=909b
# --------------======= lut.read Mem[9c]=609c
# --------------======= lut.read Mem[9d]=f09d
# --------------======= lut.read Mem[9e]=509e
# --------------======= lut.read Mem[9f]=d09f
# --------------======= lut.read Mem[a0]=40a0
# --------------======= lut.read Mem[a1]=d0a1
# --------------======= lut.read Mem[a2]=d0a2
# --------------======= lut.read Mem[a3]=e0a3
# --------------======= lut.read Mem[a4]=90a4
# --------------======= lut.read Mem[a5]=80a5
# --------------======= lut.read Mem[a6]=10a6
# --------------======= lut.read Mem[a7]=d0a7
# --------------======= lut.read Mem[a8]=80a8
# --------------======= lut.read Mem[a9]=90a9
# --------------======= lut.read Mem[aa]=d0aa
# --------------======= lut.read Mem[ab]=40ab
# --------------======= lut.read Mem[ac]=e0ac
# --------------======= lut.read Mem[ad]=d0ad
# --------------======= lut.read Mem[ae]=a0ae
# --------------======= lut.read Mem[af]=70af
# --------------======= lut.read Mem[b0]=b0b0
# --------------======= lut.read Mem[b1]=60b1
# --------------======= lut.read Mem[b2]=50b2
# --------------======= lut.read Mem[b3]=50b3
# --------------======= lut.read Mem[b4]=10b4
# --------------======= lut.read Mem[b5]=d0b5
# --------------======= lut.read Mem[b6]=10b6
# --------------======= lut.read Mem[b7]=80b7
# --------------======= lut.read Mem[b8]=b8
# --------------======= lut.read Mem[b9]=20b9
# --------------======= lut.read Mem[ba]=90ba
# --------------======= lut.read Mem[bb]=e0bb
# --------------======= lut.read Mem[bc]=50bc
# --------------======= lut.read Mem[bd]=f0bd
# --------------======= lut.read Mem[be]=40be
# --------------======= lut.read Mem[bf]=90bf
# --------------======= lut.read Mem[c0]=c0
# --------------======= lut.read Mem[c1]=a0c1
# --------------======= lut.read Mem[c2]=a0c2
# --------------======= lut.read Mem[c3]=40c3
# --------------======= lut.read Mem[c4]=60c4
# --------------======= lut.read Mem[c5]=c5
# --------------======= lut.read Mem[c6]=c0c6
# --------------======= lut.read Mem[c7]=60c7
# --------------======= lut.read Mem[c8]=b0c8
# --------------======= lut.read Mem[c9]=40c9
# --------------======= lut.read Mem[ca]=40ca
# --------------======= lut.read Mem[cb]=a0cb
# --------------======= lut.read Mem[cc]=cc
# --------------======= lut.read Mem[cd]=20cd
# --------------======= lut.read Mem[ce]=60ce
# --------------======= lut.read Mem[cf]=20cf
# --------------======= lut.read Mem[d0]=50d0
# --------------======= lut.read Mem[d1]=30d1
# --------------======= lut.read Mem[d2]=f0d2
# --------------======= lut.read Mem[d3]=d0d3
# --------------======= lut.read Mem[d4]=80d4
# --------------======= lut.read Mem[d5]=10d5
# --------------======= lut.read Mem[d6]=70d6
# --------------======= lut.read Mem[d7]=d0d7
# --------------======= lut.read Mem[d8]=30d8
# --------------======= lut.read Mem[d9]=30d9
# --------------======= lut.read Mem[da]=c0da
# --------------======= lut.read Mem[db]=f0db
# --------------======= lut.read Mem[dc]=90dc
# --------------======= lut.read Mem[dd]=20dd
# --------------======= lut.read Mem[de]=20de
# --------------======= lut.read Mem[df]=b0df
# --------------======= lut.read Mem[e0]=20e0
# --------------======= lut.read Mem[e1]=20e1
# --------------======= lut.read Mem[e2]=e0e2
# --------------======= lut.read Mem[e3]=80e3
# --------------======= lut.read Mem[e4]=20e4
# --------------======= lut.read Mem[e5]=a0e5
# --------------======= lut.read Mem[e6]=10e6
# --------------======= lut.read Mem[e7]=20e7
# --------------======= lut.read Mem[e8]=b0e8
# --------------======= lut.read Mem[e9]=c0e9
# --------------======= lut.read Mem[ea]=60ea
# --------------======= lut.read Mem[eb]=a0eb
# --------------======= lut.read Mem[ec]=90ec
# --------------======= lut.read Mem[ed]=80ed
# --------------======= lut.read Mem[ee]=ee
# --------------======= lut.read Mem[ef]=50ef
# --------------======= lut.read Mem[f0]=30f0
# --------------======= lut.read Mem[f1]=40f1
# --------------======= lut.read Mem[f2]=90f2
# --------------======= lut.read Mem[f3]=10f3
# --------------======= lut.read Mem[f4]=40f4
# --------------======= lut.read Mem[f5]=20f5
# --------------======= lut.read Mem[f6]=20f6
# --------------======= lut.read Mem[f7]=e0f7
# --------------======= lut.read Mem[f8]=50f8
# --------------======= lut.read Mem[f9]=70f9
# --------------======= lut.read Mem[fa]=60fa
# --------------======= lut.read Mem[fb]=70fb
# --------------======= lut.read Mem[fc]=e0fc
# --------------======= lut.read Mem[fd]=e0fd
# --------------======= lut.read Mem[fe]=80fe
# --------------======= lut.read Mem[ff]=ff
# Verified
# 
# === resource pool ===
# mif [/^.*$/] : (virtual cpu_ifc) /top/mif
# -  
# recording_detail [] : (reg signed[4095:0]) 0
# -  
# recording_detail [] : (int) 0
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0\.monitor$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0\.driver$/] : (virtual Utopia.TB_Rx #(.IfWidth(8))) /top/Rx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_3$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_2$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_1$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_passive_0$/] : (virtual Utopia #(.IfWidth(8))) /top/Tx[0]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_3$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[3]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_2$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[2]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_1$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[1]
# -  
# utopia_if [/^uvm_test_top\.env\.agent_active_0$/] : (virtual Utopia #(.IfWidth(8))) /top/Rx[0]
# -  
# === end of resource pool ===
#  ------------------ SEQUENCER           0 ------------------
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 25600: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           0                                                                                                                    0
# VPI: 9a VCI: 711c 
# Sending cell: b9 a7 11 cb 08 02 ec 86 ff d8 27 3d 01 e3 af 95 a3 75 cc e5 a8 1a 71 19 f7 49 88 1f 6d 1f 99 7e 47 2c 44 77 a2 8a c7 a4 dd 1d 05 4b 18 39 77 ed c9 aa 12 21 80 
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 26135: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           1                                                                                                                    0
# VPI: 1b VCI: cb65 
# Sending cell: 71 bc b6 50 e7 ce 32 58 f9 0a a5 fa 57 ab 90 92 d5 d5 04 06 59 74 2f 1d d1 75 72 db 25 8a 15 b0 d8 be 4b 45 bd 5a 40 57 ed 8d 04 90 bb 09 53 75 4a 5e 49 1f 7c 
# --------------======= lut.read Mem[9a]=c09a
# --------------======= lut.read Mem[9a]=c09a
#  uni.vpi: 154 read 49306
#  forward:  0 vpi: 2970
# UVM_INFO ./src/tb_uvm/repeat_sequence.sv(27) @ 26755: uvm_test_top.env.agent_active_0.sequencer@@_sequence [UNI_SEQUENCE] executing body
# Creating UNI_cell           2                                                                                                                    0
# VPI: 18 VCI: 863f 
# Sending cell: 71 88 63 f0 3f d2 40 58 74 a5 2d a0 57 82 26 ed a5 0a 28 0a b9 99 29 22 f7 1b e9 a8 45 2b f9 f6 db 5c f9 08 9e 0a 6d 6d a6 e5 7a 92 2b 89 88 56 c1 a8 8a 90 47 
# --------------======= lut.read Mem[1b]=a01b
# --------------======= lut.read Mem[1b]=a01b
#  uni.vpi:  27 read 40987
#  forward:  0 vpi: 1819
# End time: 17:29:39 on May 14,2019, Elapsed time: 0:01:05
# Errors: 0, Warnings: 2
