{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700799080289 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700799080293 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 24 00:11:20 2023 " "Processing started: Fri Nov 24 00:11:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700799080293 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700799080293 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor_16bits -c processor_16bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor_16bits -c processor_16bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700799080293 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700799080595 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700799080595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add1-main " "Found design unit 1: add1-main" {  } { { "add1.vhd" "" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/add1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700799087397 ""} { "Info" "ISGN_ENTITY_NAME" "1 add1 " "Found entity 1: add1" {  } { { "add1.vhd" "" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/add1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700799087397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700799087397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-main " "Found design unit 1: bancoRegistradores-main" {  } { { "bancoRegistradores.vhd" "" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/bancoRegistradores.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700799087399 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/bancoRegistradores.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700799087399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700799087399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitextensor2_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bitextensor2_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitExtensor2_8-Behavior " "Found design unit 1: bitExtensor2_8-Behavior" {  } { { "bitExtensor2_8.vhd" "" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/bitExtensor2_8.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700799087401 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitExtensor2_8 " "Found entity 1: bitExtensor2_8" {  } { { "bitExtensor2_8.vhd" "" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/bitExtensor2_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700799087401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700799087401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisao_instrucao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisao_instrucao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisao_instrucao-behavior " "Found design unit 1: divisao_instrucao-behavior" {  } { { "divisao_instrucao.vhd" "" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/divisao_instrucao.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700799087403 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisao_instrucao " "Found entity 1: divisao_instrucao" {  } { { "divisao_instrucao.vhd" "" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/divisao_instrucao.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700799087403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700799087403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexador-Behavioral " "Found design unit 1: multiplexador-Behavioral" {  } { { "multiplexador.vhd" "" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/multiplexador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700799087404 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexador " "Found entity 1: multiplexador" {  } { { "multiplexador.vhd" "" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/multiplexador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700799087404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700799087404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-Behavioral " "Found design unit 1: PC-Behavioral" {  } { { "PC.vhd" "" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/PC.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700799087406 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/PC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700799087406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700799087406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_memory-Behavioral " "Found design unit 1: ram_memory-Behavioral" {  } { { "ram_memory.vhd" "" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/ram_memory.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700799087407 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_memory " "Found entity 1: ram_memory" {  } { { "ram_memory.vhd" "" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/ram_memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700799087407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700799087407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_memory-main " "Found design unit 1: rom_memory-main" {  } { { "rom_memory.vhd" "" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/rom_memory.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700799087408 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_memory " "Found entity 1: rom_memory" {  } { { "rom_memory.vhd" "" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/rom_memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700799087408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700799087408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador8bit-Behavioral " "Found design unit 1: somador8bit-Behavioral" {  } { { "somador8bit.vhd" "" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/somador8bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700799087410 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador8bit " "Found entity 1: somador8bit" {  } { { "somador8bit.vhd" "" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/somador8bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700799087410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700799087410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador1bit-Behavioral " "Found design unit 1: somador1bit-Behavioral" {  } { { "somador1bit.vhd" "" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/somador1bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700799087411 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador1bit " "Found entity 1: somador1bit" {  } { { "somador1bit.vhd" "" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/somador1bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700799087411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700799087411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtrator-Behavior " "Found design unit 1: subtrator-Behavior" {  } { { "subtrator.vhd" "" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/subtrator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700799087413 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtrator " "Found entity 1: subtrator" {  } { { "subtrator.vhd" "" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/subtrator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700799087413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700799087413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-Behavior " "Found design unit 1: ula-Behavior" {  } { { "ula.vhd" "" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/ula.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700799087414 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/ula.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700799087414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700799087414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero-main " "Found design unit 1: zero-main" {  } { { "zero.vhd" "" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/zero.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700799087416 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero " "Found entity 1: zero" {  } { { "zero.vhd" "" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/zero.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700799087416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700799087416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidade_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidade_controle-Behavioral " "Found design unit 1: unidade_controle-Behavioral" {  } { { "unidade_controle.vhd" "" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/unidade_controle.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700799087418 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidade_controle " "Found entity 1: unidade_controle" {  } { { "unidade_controle.vhd" "" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/unidade_controle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700799087418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700799087418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qualcom_li.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qualcom_li.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Qualcom_LI-Behavioral " "Found design unit 1: Qualcom_LI-Behavioral" {  } { { "Qualcom_LI.vhd" "" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/Qualcom_LI.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700799087419 ""} { "Info" "ISGN_ENTITY_NAME" "1 Qualcom_LI " "Found entity 1: Qualcom_LI" {  } { { "Qualcom_LI.vhd" "" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/Qualcom_LI.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700799087419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700799087419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitextensor4_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bitextensor4_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitExtensor4_8-Behavior " "Found design unit 1: bitExtensor4_8-Behavior" {  } { { "bitExtensor4_8.vhd" "" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/bitExtensor4_8.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700799087421 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitExtensor4_8 " "Found entity 1: bitExtensor4_8" {  } { { "bitExtensor4_8.vhd" "" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/bitExtensor4_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700799087421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700799087421 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Qualcom_LI " "Elaborating entity \"Qualcom_LI\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700799087451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add1 add1:port_map_addr " "Elaborating entity \"add1\" for hierarchy \"add1:port_map_addr\"" {  } { { "Qualcom_LI.vhd" "port_map_addr" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/Qualcom_LI.vhd" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700799087759 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inPort add1.vhd(16) " "VHDL Process Statement warning at add1.vhd(16): signal \"inPort\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "add1.vhd" "" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/add1.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700799087801 "|add1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:port_map_pc " "Elaborating entity \"PC\" for hierarchy \"PC:port_map_pc\"" {  } { { "Qualcom_LI.vhd" "port_map_pc" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/Qualcom_LI.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700799087804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_memory rom_memory:port_map_rom " "Elaborating entity \"rom_memory\" for hierarchy \"rom_memory:port_map_rom\"" {  } { { "Qualcom_LI.vhd" "port_map_rom" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/Qualcom_LI.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700799087834 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rom_memory rom_memory.vhd(65) " "VHDL Process Statement warning at rom_memory.vhd(65): signal \"rom_memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rom_memory.vhd" "" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/rom_memory.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700799087852 "|rom_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_data rom_memory.vhd(65) " "VHDL Process Statement warning at rom_memory.vhd(65): signal \"in_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rom_memory.vhd" "" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/rom_memory.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700799087852 "|rom_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisao_instrucao divisao_instrucao:port_map_divisao_intrucao " "Elaborating entity \"divisao_instrucao\" for hierarchy \"divisao_instrucao:port_map_divisao_intrucao\"" {  } { { "Qualcom_LI.vhd" "port_map_divisao_intrucao" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/Qualcom_LI.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700799087852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_controle unidade_controle:port_map_unidade_de_controle " "Elaborating entity \"unidade_controle\" for hierarchy \"unidade_controle:port_map_unidade_de_controle\"" {  } { { "Qualcom_LI.vhd" "port_map_unidade_de_controle" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/Qualcom_LI.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700799087877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores bancoRegistradores:port_map_banco_de_registradores " "Elaborating entity \"bancoRegistradores\" for hierarchy \"bancoRegistradores:port_map_banco_de_registradores\"" {  } { { "Qualcom_LI.vhd" "port_map_banco_de_registradores" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/Qualcom_LI.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700799087896 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registradores bancoRegistradores.vhd(30) " "VHDL Process Statement warning at bancoRegistradores.vhd(30): signal \"registradores\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bancoRegistradores.vhd" "" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/bancoRegistradores.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700799087917 "|bancoRegistradores"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addressReg1 bancoRegistradores.vhd(30) " "VHDL Process Statement warning at bancoRegistradores.vhd(30): signal \"addressReg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bancoRegistradores.vhd" "" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/bancoRegistradores.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700799087918 "|bancoRegistradores"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registradores bancoRegistradores.vhd(31) " "VHDL Process Statement warning at bancoRegistradores.vhd(31): signal \"registradores\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bancoRegistradores.vhd" "" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/bancoRegistradores.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700799087918 "|bancoRegistradores"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addressReg2 bancoRegistradores.vhd(31) " "VHDL Process Statement warning at bancoRegistradores.vhd(31): signal \"addressReg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bancoRegistradores.vhd" "" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/bancoRegistradores.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700799087918 "|bancoRegistradores"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitExtensor2_8 bitExtensor2_8:port_map_extensor_sinal_2_8 " "Elaborating entity \"bitExtensor2_8\" for hierarchy \"bitExtensor2_8:port_map_extensor_sinal_2_8\"" {  } { { "Qualcom_LI.vhd" "port_map_extensor_sinal_2_8" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/Qualcom_LI.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700799087918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador multiplexador:port_map_mult1_2x1_br_ula " "Elaborating entity \"multiplexador\" for hierarchy \"multiplexador:port_map_mult1_2x1_br_ula\"" {  } { { "Qualcom_LI.vhd" "port_map_mult1_2x1_br_ula" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/Qualcom_LI.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700799087970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:port_map_ula " "Elaborating entity \"ula\" for hierarchy \"ula:port_map_ula\"" {  } { { "Qualcom_LI.vhd" "port_map_ula" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/Qualcom_LI.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700799087978 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "somadorOut ula.vhd(50) " "VHDL Process Statement warning at ula.vhd(50): signal \"somadorOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/ula.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700799088019 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "overflowSoma ula.vhd(51) " "VHDL Process Statement warning at ula.vhd(51): signal \"overflowSoma\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/ula.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700799088019 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "overflow ula.vhd(46) " "VHDL Process Statement warning at ula.vhd(46): inferring latch(es) for signal or variable \"overflow\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/ula.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1700799088019 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_zero ula.vhd(46) " "VHDL Process Statement warning at ula.vhd(46): inferring latch(es) for signal or variable \"s_zero\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/ula.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1700799088019 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "in_temp_zero ula.vhd(46) " "VHDL Process Statement warning at ula.vhd(46): inferring latch(es) for signal or variable \"in_temp_zero\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/ula.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1700799088019 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_temp_zero ula.vhd(46) " "Inferred latch for \"in_temp_zero\" at ula.vhd(46)" {  } { { "ula.vhd" "" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/ula.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700799088019 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_zero ula.vhd(46) " "Inferred latch for \"s_zero\" at ula.vhd(46)" {  } { { "ula.vhd" "" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/ula.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700799088019 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow ula.vhd(46) " "Inferred latch for \"overflow\" at ula.vhd(46)" {  } { { "ula.vhd" "" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/ula.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700799088019 "|ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero ula:port_map_ula\|zero:port_map_temp_zero " "Elaborating entity \"zero\" for hierarchy \"ula:port_map_ula\|zero:port_map_temp_zero\"" {  } { { "ula.vhd" "port_map_temp_zero" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/ula.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700799088020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador8bit ula:port_map_ula\|somador8bit:soma " "Elaborating entity \"somador8bit\" for hierarchy \"ula:port_map_ula\|somador8bit:soma\"" {  } { { "ula.vhd" "soma" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/ula.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700799088029 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "busS\[15..8\] somador8bit.vhd(10) " "Using initial value X (don't care) for net \"busS\[15..8\]\" at somador8bit.vhd(10)" {  } { { "somador8bit.vhd" "" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/somador8bit.vhd" 10 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700799088049 "|somador8bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador1bit ula:port_map_ula\|somador8bit:soma\|somador1bit:b0 " "Elaborating entity \"somador1bit\" for hierarchy \"ula:port_map_ula\|somador8bit:soma\|somador1bit:b0\"" {  } { { "somador8bit.vhd" "b0" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/somador8bit.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700799088049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_memory ram_memory:port_map_ram " "Elaborating entity \"ram_memory\" for hierarchy \"ram_memory:port_map_ram\"" {  } { { "Qualcom_LI.vhd" "port_map_ram" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/Qualcom_LI.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700799088062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitExtensor4_8 bitExtensor4_8:port_map_extensor_sinal_4_8 " "Elaborating entity \"bitExtensor4_8\" for hierarchy \"bitExtensor4_8:port_map_extensor_sinal_4_8\"" {  } { { "Qualcom_LI.vhd" "port_map_extensor_sinal_4_8" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/Qualcom_LI.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700799088071 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "port_map_porta_and and_gate " "Node instance \"port_map_porta_and\" instantiates undefined entity \"and_gate\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Qualcom_LI.vhd" "port_map_porta_and" { Text "E:/IntelFPGA_lite/18.1/1trabalho_aoc/Qualcom_LI.vhd" 218 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1700799088095 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 14 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700799088172 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 24 00:11:28 2023 " "Processing ended: Fri Nov 24 00:11:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700799088172 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700799088172 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700799088172 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700799088172 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 14 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 14 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700799088765 ""}
