
///////////////////////////////////
// Efinity Synthesis Started 
// Aug 31, 2024 14:31:03
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] non-net output port 'o_Tx_Serial' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:12)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:118)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:136)
[EFX-0012 VERI-INFO] compiling module 'output_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\odh.sv:25)
[EFX-0012 VERI-INFO] compiling module 'sha_256_fsm_3cyc' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'scheuleing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'compressing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:13)
[EFX-0011 VERI-WARNING] using initial value of 'done' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:14)
[EFX-0011 VERI-WARNING] using initial value of 'ideal' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:15)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'w' (VERI-2571) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:19)
[EFX-0011 VERI-WARNING] using initial value of 'k' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:30)
[EFX-0011 VERI-WARNING] using initial value of 'H0' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:48)
[EFX-0011 VERI-WARNING] using initial value of 'H1' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:49)
[EFX-0011 VERI-WARNING] using initial value of 'H2' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:50)
[EFX-0011 VERI-WARNING] using initial value of 'H3' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:51)
[EFX-0011 VERI-WARNING] using initial value of 'H4' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:52)
[EFX-0011 VERI-WARNING] using initial value of 'H5' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:53)
[EFX-0011 VERI-WARNING] using initial value of 'H6' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:54)
[EFX-0011 VERI-WARNING] using initial value of 'H7' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:55)
[EFX-0012 VERI-INFO] compiling module 'uart_tx' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:26)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:81)
[EFX-0012 VERI-INFO] compiling module 'uart_rx' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:23)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:85)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:118)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:21)
[EFX-0012 VERI-INFO] compiling module 'sha_uart_top' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_uart_top.sv:4)
[EFX-0012 VERI-INFO] compiling module 'input_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\idh.sv:2)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\idh.sv:58)
[EFX-0008 WARNING] Top module not specified. 'sha_uart_top' is used as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : next[3]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[2]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[1]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[0]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'w'. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:19)
[EFX-0031 INFO] 'select_14' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_3cyc_v0\odh.sv:91)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "sha_uart_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_3cyc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_3cyc" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" end (Real time : 3s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" begin
[EFX-0657 WARNING] Mapping into logic memory block 'uutodh/useone/w' (2048 bits) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:19) because it has all constant reader/writer.
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1138 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3447 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 754 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 22s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 18428, ed: 54383, lv: 5, pw: 64897.63
[EFX-0000 INFO] ... LUT mapping end (Real time : 46s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3420 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	16896
[EFX-0000 INFO] EFX_LUT4        : 	18439
[EFX-0000 INFO] EFX_FF          : 	3429
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 31, 2024 14:50:40
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] non-net output port 'o_Tx_Serial' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:12)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:118)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:136)
[EFX-0012 VERI-INFO] compiling module 'output_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\odh.sv:25)
[EFX-0012 VERI-INFO] compiling module 'sha_256_fsm_3cyc' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'scheuleing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'compressing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:13)
[EFX-0011 VERI-WARNING] using initial value of 'done' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:14)
[EFX-0011 VERI-WARNING] using initial value of 'ideal' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:15)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'w' (VERI-2571) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:19)
[EFX-0011 VERI-WARNING] using initial value of 'k' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:30)
[EFX-0011 VERI-WARNING] using initial value of 'H0' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:48)
[EFX-0011 VERI-WARNING] using initial value of 'H1' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:49)
[EFX-0011 VERI-WARNING] using initial value of 'H2' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:50)
[EFX-0011 VERI-WARNING] using initial value of 'H3' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:51)
[EFX-0011 VERI-WARNING] using initial value of 'H4' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:52)
[EFX-0011 VERI-WARNING] using initial value of 'H5' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:53)
[EFX-0011 VERI-WARNING] using initial value of 'H6' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:54)
[EFX-0011 VERI-WARNING] using initial value of 'H7' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:55)
[EFX-0012 VERI-INFO] compiling module 'uart_tx' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:26)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:81)
[EFX-0012 VERI-INFO] compiling module 'uart_rx' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:23)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:85)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:118)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:21)
[EFX-0012 VERI-INFO] compiling module 'sha_uart_top' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_uart_top.sv:4)
[EFX-0012 VERI-INFO] compiling module 'input_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\idh.sv:2)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\idh.sv:58)
[EFX-0008 WARNING] Top module not specified. 'sha_uart_top' is used as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : next[3]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[2]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[1]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[0]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'w'. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:19)
[EFX-0031 INFO] 'select_14' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_3cyc_v0\odh.sv:91)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "sha_uart_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_3cyc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_3cyc" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" end (Real time : 3s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" begin
[EFX-0657 WARNING] Mapping into logic memory block 'uutodh/useone/w' (2048 bits) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:19) because it has all constant reader/writer.
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1138 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 1s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3447 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 754 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 22s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 18428, ed: 54383, lv: 5, pw: 64897.63
[EFX-0000 INFO] ... LUT mapping end (Real time : 48s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3420 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 2s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	16896
[EFX-0000 INFO] EFX_LUT4        : 	18439
[EFX-0000 INFO] EFX_FF          : 	3429
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 31, 2024 15:09:35
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] non-net output port 'o_Tx_Serial' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:12)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:118)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:136)
[EFX-0012 VERI-INFO] compiling module 'output_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\odh.sv:25)
[EFX-0012 VERI-INFO] compiling module 'sha_256_fsm_3cyc' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'scheuleing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'compressing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:13)
[EFX-0011 VERI-WARNING] using initial value of 'done' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:14)
[EFX-0011 VERI-WARNING] using initial value of 'ideal' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:15)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'w' (VERI-2571) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:19)
[EFX-0011 VERI-WARNING] using initial value of 'k' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:30)
[EFX-0011 VERI-WARNING] using initial value of 'H0' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:48)
[EFX-0011 VERI-WARNING] using initial value of 'H1' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:49)
[EFX-0011 VERI-WARNING] using initial value of 'H2' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:50)
[EFX-0011 VERI-WARNING] using initial value of 'H3' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:51)
[EFX-0011 VERI-WARNING] using initial value of 'H4' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:52)
[EFX-0011 VERI-WARNING] using initial value of 'H5' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:53)
[EFX-0011 VERI-WARNING] using initial value of 'H6' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:54)
[EFX-0011 VERI-WARNING] using initial value of 'H7' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:55)
[EFX-0012 VERI-INFO] compiling module 'uart_tx' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:26)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:81)
[EFX-0012 VERI-INFO] compiling module 'uart_rx' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:23)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:85)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:118)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:21)
[EFX-0012 VERI-INFO] compiling module 'sha_uart_top' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_uart_top.sv:4)
[EFX-0012 VERI-INFO] compiling module 'input_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\idh.sv:2)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\idh.sv:58)
[EFX-0008 WARNING] Top module not specified. 'sha_uart_top' is used as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : next[3]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[2]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[1]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[0]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'w'. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:19)
[EFX-0031 INFO] 'select_14' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_3cyc_v0\odh.sv:91)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "sha_uart_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_3cyc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_3cyc" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" end (Real time : 2s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" begin
[EFX-0657 WARNING] Mapping into logic memory block 'uutodh/useone/w' (2048 bits) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:19) because it has all constant reader/writer.
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1138 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3447 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 754 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 22s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 18428, ed: 54383, lv: 5, pw: 64897.63
[EFX-0000 INFO] ... LUT mapping end (Real time : 47s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3420 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 14s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	16896
[EFX-0000 INFO] EFX_LUT4        : 	18439
[EFX-0000 INFO] EFX_FF          : 	3429
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 31, 2024 15:22:31
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] non-net output port 'o_Tx_Serial' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:12)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:118)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:136)
[EFX-0012 VERI-INFO] compiling module 'output_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\odh.sv:25)
[EFX-0012 VERI-INFO] compiling module 'sha_256_fsm_3cyc' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'scheuleing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'compressing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:13)
[EFX-0011 VERI-WARNING] using initial value of 'done' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:14)
[EFX-0011 VERI-WARNING] using initial value of 'ideal' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:15)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'w' (VERI-2571) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:19)
[EFX-0011 VERI-WARNING] using initial value of 'k' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:30)
[EFX-0011 VERI-WARNING] using initial value of 'H0' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:48)
[EFX-0011 VERI-WARNING] using initial value of 'H1' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:49)
[EFX-0011 VERI-WARNING] using initial value of 'H2' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:50)
[EFX-0011 VERI-WARNING] using initial value of 'H3' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:51)
[EFX-0011 VERI-WARNING] using initial value of 'H4' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:52)
[EFX-0011 VERI-WARNING] using initial value of 'H5' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:53)
[EFX-0011 VERI-WARNING] using initial value of 'H6' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:54)
[EFX-0011 VERI-WARNING] using initial value of 'H7' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:55)
[EFX-0012 VERI-INFO] compiling module 'uart_tx' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:26)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:81)
[EFX-0012 VERI-INFO] compiling module 'uart_rx' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:23)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:85)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:118)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:21)
[EFX-0012 VERI-INFO] compiling module 'sha_uart_top' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_uart_top.sv:4)
[EFX-0012 VERI-INFO] compiling module 'input_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\idh.sv:2)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\idh.sv:58)
[EFX-0008 WARNING] Top module not specified. 'sha_uart_top' is used as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : next[3]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[2]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[1]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[0]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'w'. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:19)
[EFX-0031 INFO] 'select_14' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_3cyc_v0\odh.sv:91)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "sha_uart_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_3cyc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_3cyc" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" end (Real time : 2s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" begin
[EFX-0657 WARNING] Mapping into logic memory block 'uutodh/useone/w' (2048 bits) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:19) because it has all constant reader/writer.
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1138 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3447 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 767 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 23s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 18417, ed: 54343, lv: 5, pw: 64884.52
[EFX-0000 INFO] ... LUT mapping end (Real time : 47s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3417 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	16896
[EFX-0000 INFO] EFX_LUT4        : 	18428
[EFX-0000 INFO] EFX_FF          : 	3426
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 31, 2024 16:34:00
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] non-net output port 'o_Tx_Serial' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:12)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:118)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:136)
[EFX-0012 VERI-INFO] compiling module 'output_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\odh.sv:25)
[EFX-0012 VERI-INFO] compiling module 'sha_256_fsm_3cyc' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'scheuleing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'compressing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:13)
[EFX-0011 VERI-WARNING] using initial value of 'done' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:14)
[EFX-0011 VERI-WARNING] using initial value of 'ideal' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:15)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'w' (VERI-2571) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:19)
[EFX-0011 VERI-WARNING] using initial value of 'k' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:30)
[EFX-0011 VERI-WARNING] using initial value of 'H0' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:48)
[EFX-0011 VERI-WARNING] using initial value of 'H1' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:49)
[EFX-0011 VERI-WARNING] using initial value of 'H2' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:50)
[EFX-0011 VERI-WARNING] using initial value of 'H3' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:51)
[EFX-0011 VERI-WARNING] using initial value of 'H4' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:52)
[EFX-0011 VERI-WARNING] using initial value of 'H5' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:53)
[EFX-0011 VERI-WARNING] using initial value of 'H6' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:54)
[EFX-0011 VERI-WARNING] using initial value of 'H7' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:55)
[EFX-0012 VERI-INFO] compiling module 'uart_tx' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:26)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:81)
[EFX-0012 VERI-INFO] compiling module 'uart_rx' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:23)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:85)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:118)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:21)
[EFX-0012 VERI-INFO] compiling module 'sha_uart_top' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_uart_top.sv:4)
[EFX-0012 VERI-INFO] compiling module 'input_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\idh.sv:2)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\idh.sv:58)
[EFX-0008 WARNING] Top module not specified. 'sha_uart_top' is used as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : next[3]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[2]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[1]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[0]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'w'. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:19)
[EFX-0031 INFO] 'select_14' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_3cyc_v0\odh.sv:91)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "sha_uart_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_3cyc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_3cyc" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" end (Real time : 2s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" begin
[EFX-0657 WARNING] Mapping into logic memory block 'uutodh/useone/w' (2048 bits) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:19) because it has all constant reader/writer.
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1138 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3447 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 840 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 25s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 18356, ed: 54290, lv: 5, pw: 64976.79
[EFX-0000 INFO] ... LUT mapping end (Real time : 46s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3417 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	16896
[EFX-0000 INFO] EFX_LUT4        : 	18363
[EFX-0000 INFO] EFX_FF          : 	3417
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 31, 2024 16:59:17
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] non-net output port 'o_Tx_Serial' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:12)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:118)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:136)
[EFX-0012 VERI-INFO] compiling module 'output_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\odh.sv:25)
[EFX-0012 VERI-INFO] compiling module 'sha_256_fsm_3cyc' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'scheuleing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'compressing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:13)
[EFX-0011 VERI-WARNING] using initial value of 'done' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:14)
[EFX-0011 VERI-WARNING] using initial value of 'ideal' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:15)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'w' (VERI-2571) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:19)
[EFX-0011 VERI-WARNING] using initial value of 'k' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:30)
[EFX-0011 VERI-WARNING] using initial value of 'H0' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:48)
[EFX-0011 VERI-WARNING] using initial value of 'H1' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:49)
[EFX-0011 VERI-WARNING] using initial value of 'H2' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:50)
[EFX-0011 VERI-WARNING] using initial value of 'H3' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:51)
[EFX-0011 VERI-WARNING] using initial value of 'H4' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:52)
[EFX-0011 VERI-WARNING] using initial value of 'H5' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:53)
[EFX-0011 VERI-WARNING] using initial value of 'H6' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:54)
[EFX-0011 VERI-WARNING] using initial value of 'H7' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:55)
[EFX-0012 VERI-INFO] compiling module 'uart_tx' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:26)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:81)
[EFX-0012 VERI-INFO] compiling module 'uart_rx' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:23)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:85)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:118)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:21)
[EFX-0012 VERI-INFO] compiling module 'sha_uart_top' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_uart_top.sv:4)
[EFX-0012 VERI-INFO] compiling module 'input_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\idh.sv:2)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\idh.sv:58)
[EFX-0008 WARNING] Top module not specified. 'sha_uart_top' is used as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : next[3]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[2]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[1]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[0]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:17)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'w'. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:19)
[EFX-0031 INFO] 'select_14' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_3cyc_v0\odh.sv:91)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "sha_uart_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_3cyc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_3cyc" end (Real time : 2s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" end (Real time : 3s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" begin
[EFX-0657 WARNING] Mapping into logic memory block 'uutodh/useone/w' (2048 bits) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:19) because it has all constant reader/writer.
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1138 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3447 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 840 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 28s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 18356, ed: 54290, lv: 5, pw: 64976.79
[EFX-0000 INFO] ... LUT mapping end (Real time : 58s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3417 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 14s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 2s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	16896
[EFX-0000 INFO] EFX_LUT4        : 	18363
[EFX-0000 INFO] EFX_FF          : 	3417
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 31, 2024 17:16:22
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] non-net output port 'o_Tx_Serial' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:12)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:118)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:136)
[EFX-0012 VERI-INFO] compiling module 'output_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\odh.sv:25)
[EFX-0012 VERI-INFO] compiling module 'sha_256_fsm_3cyc' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'scheuleing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'compressing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:13)
[EFX-0011 VERI-WARNING] using initial value of 'done' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:14)
[EFX-0011 VERI-WARNING] using initial value of 'ideal' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:15)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'w' (VERI-2571) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:19)
[EFX-0011 VERI-WARNING] using initial value of 'k' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:30)
[EFX-0011 VERI-WARNING] using initial value of 'H0' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:48)
[EFX-0011 VERI-WARNING] using initial value of 'H1' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:49)
[EFX-0011 VERI-WARNING] using initial value of 'H2' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:50)
[EFX-0011 VERI-WARNING] using initial value of 'H3' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:51)
[EFX-0011 VERI-WARNING] using initial value of 'H4' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:52)
[EFX-0011 VERI-WARNING] using initial value of 'H5' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:53)
[EFX-0011 VERI-WARNING] using initial value of 'H6' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:54)
[EFX-0011 VERI-WARNING] using initial value of 'H7' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:55)
[EFX-0012 VERI-INFO] compiling module 'uart_tx' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:26)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:81)
[EFX-0012 VERI-INFO] compiling module 'uart_rx' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:23)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:85)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:118)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:21)
[EFX-0012 VERI-INFO] compiling module 'sha_uart_top' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_uart_top.sv:4)
[EFX-0012 VERI-INFO] compiling module 'input_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\idh.sv:2)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\idh.sv:58)
[EFX-0008 WARNING] Top module not specified. 'sha_uart_top' is used as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : next[3]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[2]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[1]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[0]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'w'. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:19)
[EFX-0031 INFO] 'select_14' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_3cyc_v0\odh.sv:91)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "sha_uart_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_3cyc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_3cyc" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" end (Real time : 3s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" begin
[EFX-0657 WARNING] Mapping into logic memory block 'uutodh/useone/w' (2048 bits) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:19) because it has all constant reader/writer.
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1138 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3459 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 843 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 24s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 18340, ed: 54218, lv: 5, pw: 64635.41
[EFX-0000 INFO] ... LUT mapping end (Real time : 46s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3429 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	16896
[EFX-0000 INFO] EFX_LUT4        : 	18351
[EFX-0000 INFO] EFX_FF          : 	3446
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 31, 2024 17:32:54
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] non-net output port 'o_Tx_Serial' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:12)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:118)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:136)
[EFX-0012 VERI-INFO] compiling module 'output_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\odh.sv:25)
[EFX-0012 VERI-INFO] compiling module 'sha_256_fsm_3cyc' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'scheuleing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'compressing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:13)
[EFX-0011 VERI-WARNING] using initial value of 'done' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:14)
[EFX-0011 VERI-WARNING] using initial value of 'ideal' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:15)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'w' (VERI-2571) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:19)
[EFX-0011 VERI-WARNING] using initial value of 'k' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:30)
[EFX-0011 VERI-WARNING] using initial value of 'H0' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:48)
[EFX-0011 VERI-WARNING] using initial value of 'H1' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:49)
[EFX-0011 VERI-WARNING] using initial value of 'H2' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:50)
[EFX-0011 VERI-WARNING] using initial value of 'H3' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:51)
[EFX-0011 VERI-WARNING] using initial value of 'H4' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:52)
[EFX-0011 VERI-WARNING] using initial value of 'H5' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:53)
[EFX-0011 VERI-WARNING] using initial value of 'H6' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:54)
[EFX-0011 VERI-WARNING] using initial value of 'H7' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:55)
[EFX-0012 VERI-INFO] compiling module 'uart_tx' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:26)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:81)
[EFX-0012 VERI-INFO] compiling module 'uart_rx' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:23)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:85)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:118)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:21)
[EFX-0012 VERI-INFO] compiling module 'sha_uart_top' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_uart_top.sv:4)
[EFX-0012 VERI-INFO] compiling module 'input_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\idh.sv:2)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\idh.sv:58)
[EFX-0008 WARNING] Top module not specified. 'sha_uart_top' is used as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : next[3]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[2]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[1]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[0]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'w'. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:19)
[EFX-0031 INFO] 'select_14' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_3cyc_v0\odh.sv:91)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "sha_uart_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_3cyc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_3cyc" end (Real time : 2s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" end (Real time : 3s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" begin
[EFX-0657 WARNING] Mapping into logic memory block 'uutodh/useone/w' (2048 bits) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:19) because it has all constant reader/writer.
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1138 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3459 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 843 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 25s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 2s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 18340, ed: 54218, lv: 5, pw: 64635.41
[EFX-0000 INFO] ... LUT mapping end (Real time : 72s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3429 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 14s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	16896
[EFX-0000 INFO] EFX_LUT4        : 	18351
[EFX-0000 INFO] EFX_FF          : 	3446
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 31, 2024 17:44:42
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] non-net output port 'o_Tx_Serial' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:12)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:118)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:136)
[EFX-0012 VERI-INFO] compiling module 'output_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\odh.sv:25)
[EFX-0012 VERI-INFO] compiling module 'sha_256_fsm_3cyc' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'scheuleing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'compressing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:13)
[EFX-0011 VERI-WARNING] using initial value of 'done' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:14)
[EFX-0011 VERI-WARNING] using initial value of 'ideal' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:15)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'w' (VERI-2571) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:19)
[EFX-0011 VERI-WARNING] using initial value of 'k' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:30)
[EFX-0011 VERI-WARNING] using initial value of 'H0' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:48)
[EFX-0011 VERI-WARNING] using initial value of 'H1' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:49)
[EFX-0011 VERI-WARNING] using initial value of 'H2' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:50)
[EFX-0011 VERI-WARNING] using initial value of 'H3' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:51)
[EFX-0011 VERI-WARNING] using initial value of 'H4' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:52)
[EFX-0011 VERI-WARNING] using initial value of 'H5' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:53)
[EFX-0011 VERI-WARNING] using initial value of 'H6' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:54)
[EFX-0011 VERI-WARNING] using initial value of 'H7' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:55)
[EFX-0012 VERI-INFO] compiling module 'uart_tx' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:26)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:81)
[EFX-0012 VERI-INFO] compiling module 'uart_rx' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:23)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:85)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:118)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:21)
[EFX-0012 VERI-INFO] compiling module 'sha_uart_top' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_uart_top.sv:4)
[EFX-0012 VERI-INFO] compiling module 'input_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\idh.sv:2)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\idh.sv:58)
[EFX-0008 WARNING] Top module not specified. 'sha_uart_top' is used as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : next[3]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[2]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[1]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[0]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'w'. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:19)
[EFX-0031 INFO] 'select_14' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_3cyc_v0\odh.sv:91)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "sha_uart_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_3cyc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_3cyc" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" end (Real time : 3s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" begin
[EFX-0657 WARNING] Mapping into logic memory block 'uutodh/useone/w' (2048 bits) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:19) because it has all constant reader/writer.
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1138 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3459 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 823 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 25s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 18354, ed: 54292, lv: 5, pw: 64799.14
[EFX-0000 INFO] ... LUT mapping end (Real time : 50s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3432 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 14s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	16896
[EFX-0000 INFO] EFX_LUT4        : 	18361
[EFX-0000 INFO] EFX_FF          : 	3444
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 03, 2024 21:42:56
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] non-net output port 'o_Tx_Serial' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:12)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:118)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:136)
[EFX-0012 VERI-INFO] compiling module 'output_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\odh.sv:25)
[EFX-0012 VERI-INFO] compiling module 'sha_256_fsm_3cyc' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'scheuleing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'compressing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:13)
[EFX-0011 VERI-WARNING] using initial value of 'done' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:14)
[EFX-0011 VERI-WARNING] using initial value of 'ideal' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:15)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'w' (VERI-2571) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:19)
[EFX-0011 VERI-WARNING] using initial value of 'k' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:30)
[EFX-0011 VERI-WARNING] using initial value of 'H0' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:48)
[EFX-0011 VERI-WARNING] using initial value of 'H1' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:49)
[EFX-0011 VERI-WARNING] using initial value of 'H2' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:50)
[EFX-0011 VERI-WARNING] using initial value of 'H3' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:51)
[EFX-0011 VERI-WARNING] using initial value of 'H4' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:52)
[EFX-0011 VERI-WARNING] using initial value of 'H5' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:53)
[EFX-0011 VERI-WARNING] using initial value of 'H6' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:54)
[EFX-0011 VERI-WARNING] using initial value of 'H7' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:55)
[EFX-0012 VERI-INFO] compiling module 'uart_tx' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:26)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:81)
[EFX-0012 VERI-INFO] compiling module 'uart_rx' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:23)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:85)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:118)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:21)
[EFX-0012 VERI-INFO] compiling module 'sha_uart_top' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_uart_top.sv:4)
[EFX-0012 VERI-INFO] compiling module 'input_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\idh.sv:2)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\idh.sv:58)
[EFX-0008 WARNING] Top module not specified. 'sha_uart_top' is used as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : next[3]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[2]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[1]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[0]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'w'. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:19)
[EFX-0031 INFO] 'select_14' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_3cyc_v0\odh.sv:91)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "sha_uart_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_3cyc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_3cyc" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" end (Real time : 3s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" begin
[EFX-0657 WARNING] Mapping into logic memory block 'uutodh/useone/w' (2048 bits) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:19) because it has all constant reader/writer.
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1138 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3459 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 823 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 24s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 18354, ed: 54292, lv: 5, pw: 64799.14
[EFX-0000 INFO] ... LUT mapping end (Real time : 46s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3432 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	16896
[EFX-0000 INFO] EFX_LUT4        : 	18361
[EFX-0000 INFO] EFX_FF          : 	3444
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 04, 2024 09:59:54
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] non-net output port 'o_Tx_Serial' cannot be initialized at declaration in SystemVerilog mode (VERI-2522) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:12)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:118)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_peri_lib.v:136)
[EFX-0012 VERI-INFO] compiling module 'output_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\odh.sv:25)
[EFX-0012 VERI-INFO] compiling module 'sha_256_fsm_3cyc' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'scheuleing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'compressing' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:13)
[EFX-0011 VERI-WARNING] using initial value of 'done' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:14)
[EFX-0011 VERI-WARNING] using initial value of 'ideal' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:15)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'w' (VERI-2571) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:19)
[EFX-0011 VERI-WARNING] using initial value of 'k' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:30)
[EFX-0011 VERI-WARNING] using initial value of 'H0' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:48)
[EFX-0011 VERI-WARNING] using initial value of 'H1' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:49)
[EFX-0011 VERI-WARNING] using initial value of 'H2' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:50)
[EFX-0011 VERI-WARNING] using initial value of 'H3' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:51)
[EFX-0011 VERI-WARNING] using initial value of 'H4' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:52)
[EFX-0011 VERI-WARNING] using initial value of 'H5' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:53)
[EFX-0011 VERI-WARNING] using initial value of 'H6' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:54)
[EFX-0011 VERI-WARNING] using initial value of 'H7' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:55)
[EFX-0012 VERI-INFO] compiling module 'uart_tx' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:26)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_tx.sv:81)
[EFX-0012 VERI-INFO] compiling module 'uart_rx' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:1)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:23)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:85)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:118)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (E:\vicharak\effinity_projects\sha_3cyc_v0\uart_rx.sv:21)
[EFX-0012 VERI-INFO] compiling module 'sha_uart_top' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_uart_top.sv:4)
[EFX-0012 VERI-INFO] compiling module 'input_data_handler' (VERI-1018) (E:\vicharak\effinity_projects\sha_3cyc_v0\idh.sv:2)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (E:\vicharak\effinity_projects\sha_3cyc_v0\idh.sv:58)
[EFX-0008 WARNING] Top module not specified. 'sha_uart_top' is used as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : next[3]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[2]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[1]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0200 WARNING] Removing redundant signal : next[0]. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:10)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'w'. (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:19)
[EFX-0031 INFO] 'select_14' instance is encountered with don't-care(1'bx) input, rewiring to GND. (E:\vicharak\effinity_projects\sha_3cyc_v0\odh.sv:91)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "sha_uart_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "input_data_handler" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_3cyc" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_256_fsm_3cyc" end (Real time : 2s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "output_data_handler" end (Real time : 2s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" begin
[EFX-0657 WARNING] Mapping into logic memory block 'uutodh/useone/w' (2048 bits) (E:\vicharak\effinity_projects\sha_3cyc_v0\sha_256_3cyc.sv:19) because it has all constant reader/writer.
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1138 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "sha_uart_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3459 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 823 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 24s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 18354, ed: 54292, lv: 5, pw: 64799.14
[EFX-0000 INFO] ... LUT mapping end (Real time : 53s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3432 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	16896
[EFX-0000 INFO] EFX_LUT4        : 	18361
[EFX-0000 INFO] EFX_FF          : 	3444
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
