
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns max -22.17

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns max -0.22

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack max -0.22

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock CLK
   0.34 source latency be_mmu.dcache/lce/lce_tr_resp_in_fifo.mem_1r1w.synth.mem[821]$_DFFE_PP_/CK ^
  -0.45 target latency be_mmu.dcache/data_mem_4__data_mem.macro_mem/mem/clk ^
   0.00 CRPR
--------------
  -0.11 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: be_calculator/calc_stage_reg.data_o[645]$_DFF_P_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: be_calculator/calc_stage_reg.data_o[1023]$_DFF_P_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock source latency
     2   70.16    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.03    0.03    0.03 ^ clkbuf_regs_0_CLK/A (CLKBUF_X3)
     1    1.55    0.01    0.04    0.06 ^ clkbuf_regs_0_CLK/Z (CLKBUF_X3)
                                         clk_i_regs (net)
                  0.01    0.00    0.06 ^ clkbuf_0_clk_i_regs/A (CLKBUF_X3)
     2   49.80    0.04    0.06    0.12 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_i_regs (net)
                  0.04    0.01    0.13 ^ clkbuf_1_0_0_clk_i_regs/A (CLKBUF_X3)
     4   45.41    0.04    0.07    0.20 ^ clkbuf_1_0_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_1_0_0_clk_i_regs (net)
                  0.04    0.00    0.21 ^ clkbuf_3_2_0_clk_i_regs/A (CLKBUF_X3)
     4   30.88    0.02    0.06    0.26 ^ clkbuf_3_2_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_3_2_0_clk_i_regs (net)
                  0.03    0.01    0.27 ^ clkbuf_5_8_0_clk_i_regs/A (CLKBUF_X3)
    15   50.04    0.04    0.07    0.35 ^ clkbuf_5_8_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_5_8_0_clk_i_regs (net)
                  0.04    0.00    0.35 ^ clkbuf_leaf_98_clk_i_regs/A (CLKBUF_X3)
    30   40.63    0.03    0.07    0.42 ^ clkbuf_leaf_98_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_leaf_98_clk_i_regs (net)
                  0.03    0.00    0.42 ^ be_calculator/calc_stage_reg.data_o[645]$_DFF_P_/CK (DFF_X1)
     1    1.21    0.01    0.10    0.52 ^ be_calculator/calc_stage_reg.data_o[645]$_DFF_P_/Q (DFF_X1)
                                         be_calculator/calc_stage_r_1__instr_metadata__branch_metadata_fwd__0_ (net)
                  0.01    0.00    0.52 ^ be_calculator/calc_stage_reg.data_o[1023]$_DFF_P_/D (DFF_X1)
                                  0.52   data arrival time

                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock source latency
     2   70.16    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.03    0.03    0.03 ^ clkbuf_regs_0_CLK/A (CLKBUF_X3)
     1    1.55    0.01    0.04    0.06 ^ clkbuf_regs_0_CLK/Z (CLKBUF_X3)
                                         clk_i_regs (net)
                  0.01    0.00    0.06 ^ clkbuf_0_clk_i_regs/A (CLKBUF_X3)
     2   49.80    0.04    0.06    0.12 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_i_regs (net)
                  0.04    0.01    0.13 ^ clkbuf_1_0_0_clk_i_regs/A (CLKBUF_X3)
     4   45.41    0.04    0.07    0.20 ^ clkbuf_1_0_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_1_0_0_clk_i_regs (net)
                  0.04    0.01    0.21 ^ clkbuf_3_0_0_clk_i_regs/A (CLKBUF_X3)
     4   36.75    0.03    0.06    0.27 ^ clkbuf_3_0_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_3_0_0_clk_i_regs (net)
                  0.03    0.01    0.28 ^ clkbuf_5_2_0_clk_i_regs/A (CLKBUF_X3)
    17   71.34    0.05    0.09    0.37 ^ clkbuf_5_2_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_5_2_0_clk_i_regs (net)
                  0.06    0.01    0.38 ^ clkbuf_leaf_95_clk_i_regs/A (CLKBUF_X3)
    30   43.03    0.03    0.08    0.46 ^ clkbuf_leaf_95_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_leaf_95_clk_i_regs (net)
                  0.03    0.00    0.46 ^ be_calculator/calc_stage_reg.data_o[1023]$_DFF_P_/CK (DFF_X1)
                          0.00    0.46   clock reconvergence pessimism
                          0.02    0.47   library hold time
                                  0.47   data required time
-----------------------------------------------------------------------------
                                  0.47   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: be_calculator/calc_stage_reg.data_o[2]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: fe_cmd_o[6] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock source latency
     2   70.16    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.03    0.03    0.03 ^ clkbuf_regs_0_CLK/A (CLKBUF_X3)
     1    1.55    0.01    0.04    0.06 ^ clkbuf_regs_0_CLK/Z (CLKBUF_X3)
                                         clk_i_regs (net)
                  0.01    0.00    0.06 ^ clkbuf_0_clk_i_regs/A (CLKBUF_X3)
     2   49.80    0.04    0.06    0.12 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_i_regs (net)
                  0.04    0.01    0.13 ^ clkbuf_1_0_0_clk_i_regs/A (CLKBUF_X3)
     4   45.41    0.04    0.07    0.20 ^ clkbuf_1_0_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_1_0_0_clk_i_regs (net)
                  0.04    0.00    0.21 ^ clkbuf_3_2_0_clk_i_regs/A (CLKBUF_X3)
     4   30.88    0.02    0.06    0.26 ^ clkbuf_3_2_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_3_2_0_clk_i_regs (net)
                  0.03    0.01    0.27 ^ clkbuf_5_9_0_clk_i_regs/A (CLKBUF_X3)
    14   50.27    0.04    0.07    0.35 ^ clkbuf_5_9_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_5_9_0_clk_i_regs (net)
                  0.04    0.00    0.35 ^ clkbuf_leaf_83_clk_i_regs/A (CLKBUF_X3)
    30   43.10    0.03    0.07    0.42 ^ clkbuf_leaf_83_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_leaf_83_clk_i_regs (net)
                  0.03    0.00    0.42 ^ be_calculator/calc_stage_reg.data_o[2]$_SDFF_PP0_/CK (DFF_X2)
     3   18.62    0.02    0.14    0.56 ^ be_calculator/calc_stage_reg.data_o[2]$_SDFF_PP0_/Q (DFF_X2)
                                         be_calculator/calc_stage_r_0__decode__src2_sel_ (net)
                  0.02    0.00    0.56 ^ place23197/A (BUF_X16)
     8   81.31    0.01    0.03    0.59 ^ place23197/Z (BUF_X16)
                                         net23197 (net)
                  0.03    0.02    0.61 ^ place23202/A (BUF_X16)
    14   48.81    0.01    0.03    0.64 ^ place23202/Z (BUF_X16)
                                         net23202 (net)
                  0.01    0.01    0.65 ^ be_calculator/_8732_/S (MUX2_X2)
     2    5.29    0.01    0.08    0.72 v be_calculator/_8732_/Z (MUX2_X2)
                                         be_calculator/pipe_int.src2[53] (net)
                  0.01    0.00    0.72 v be_calculator/pipe_int.alu/_4232_/A (INV_X1)
     2    5.41    0.01    0.02    0.75 ^ be_calculator/pipe_int.alu/_4232_/ZN (INV_X1)
                                         be_calculator/pipe_int.alu/_3997_[0] (net)
                  0.01    0.00    0.75 ^ be_calculator/pipe_int.alu/_8004_/A (HA_X1)
     3    9.15    0.06    0.09    0.83 ^ be_calculator/pipe_int.alu/_8004_/S (HA_X1)
                                         be_calculator/pipe_int.alu/_3999_[0] (net)
                  0.06    0.00    0.83 ^ be_calculator/pipe_int.alu/_4687_/A (INV_X2)
     6   15.48    0.02    0.03    0.86 v be_calculator/pipe_int.alu/_4687_/ZN (INV_X2)
                                         be_calculator/pipe_int.alu/_0191_ (net)
                  0.02    0.00    0.86 v be_calculator/pipe_int.alu/_4688_/B2 (AOI21_X1)
     1    2.47    0.03    0.04    0.90 ^ be_calculator/pipe_int.alu/_4688_/ZN (AOI21_X1)
                                         be_calculator/pipe_int.alu/_0192_ (net)
                  0.03    0.00    0.90 ^ be_calculator/pipe_int.alu/_4689_/A3 (OR3_X2)
     2    4.21    0.01    0.03    0.93 ^ be_calculator/pipe_int.alu/_4689_/ZN (OR3_X2)
                                         be_calculator/pipe_int.alu/_0193_ (net)
                  0.01    0.00    0.93 ^ be_calculator/pipe_int.alu/_4690_/A2 (NAND2_X1)
     2    6.81    0.02    0.02    0.96 v be_calculator/pipe_int.alu/_4690_/ZN (NAND2_X1)
                                         be_calculator/pipe_int.alu/_0194_ (net)
                  0.02    0.00    0.96 v be_calculator/pipe_int.alu/_4699_/B (AOI211_X2)
     1    2.27    0.03    0.06    1.02 ^ be_calculator/pipe_int.alu/_4699_/ZN (AOI211_X2)
                                         be_calculator/pipe_int.alu/_0203_ (net)
                  0.03    0.00    1.02 ^ be_calculator/pipe_int.alu/_4703_/B1 (OAI21_X1)
     1    3.29    0.01    0.02    1.04 v be_calculator/pipe_int.alu/_4703_/ZN (OAI21_X1)
                                         be_calculator/pipe_int.alu/_0207_ (net)
                  0.01    0.00    1.04 v be_calculator/pipe_int.alu/_4704_/B1 (AOI21_X2)
     1   11.42    0.04    0.05    1.09 ^ be_calculator/pipe_int.alu/_4704_/ZN (AOI21_X2)
                                         be_calculator/pipe_int.alu/_0208_ (net)
                  0.04    0.00    1.09 ^ be_calculator/pipe_int.alu/_4705_/C2 (OAI221_X2)
     3   12.55    0.03    0.05    1.14 v be_calculator/pipe_int.alu/_4705_/ZN (OAI221_X2)
                                         be_calculator/pipe_int.alu/_0209_ (net)
                  0.03    0.00    1.15 v be_calculator/pipe_int.alu/_4742_/S (MUX2_X1)
     1    4.21    0.01    0.07    1.21 ^ be_calculator/pipe_int.alu/_4742_/Z (MUX2_X1)
                                         be_calculator/pipe_int.alu/_0246_ (net)
                  0.01    0.00    1.21 ^ be_calculator/pipe_int.alu/_4743_/A3 (AND3_X4)
     1    6.92    0.01    0.04    1.25 ^ be_calculator/pipe_int.alu/_4743_/ZN (AND3_X4)
                                         be_calculator/pipe_int.alu/_0247_ (net)
                  0.01    0.00    1.25 ^ be_calculator/pipe_int.alu/_4744_/B1 (OAI21_X4)
     1   11.97    0.01    0.02    1.27 v be_calculator/pipe_int.alu/_4744_/ZN (OAI21_X4)
                                         be_calculator/pipe_int.alu_result[0] (net)
                  0.01    0.00    1.27 v be_calculator/_5723_/A (MUX2_X1)
     1    4.59    0.01    0.07    1.34 v be_calculator/_5723_/Z (MUX2_X1)
                                         be_calculator/_0458_ (net)
                  0.01    0.00    1.34 v be_calculator/_5724_/B (MUX2_X2)
     2   12.75    0.01    0.07    1.41 v be_calculator/_5724_/Z (MUX2_X2)
                                         be_calculator/comp_stage_mux.data_o[192] (net)
                  0.01    0.00    1.41 v be_calculator/_6848_/B1 (AOI21_X4)
     1    7.02    0.02    0.03    1.44 ^ be_calculator/_6848_/ZN (AOI21_X4)
                                         be_calculator/_1080_ (net)
                  0.02    0.00    1.44 ^ be_calculator/_6849_/A (INV_X4)
     5   20.00    0.01    0.02    1.45 v be_calculator/_6849_/ZN (INV_X4)
                                         be_checker.calc_status_i[120] (net)
                  0.01    0.00    1.45 v _2418_/A1 (AND2_X4)
     5   55.51    0.02    0.04    1.50 v _2418_/ZN (AND2_X4)
                                         _0231_ (net)
                  0.02    0.00    1.50 v rebuffer93/A (BUF_X2)
     2   19.49    0.01    0.04    1.54 v rebuffer93/Z (BUF_X2)
                                         net3312 (net)
                  0.01    0.00    1.54 v rebuffer89/A (BUF_X2)
     1   20.12    0.01    0.04    1.58 v rebuffer89/Z (BUF_X2)
                                         net3308 (net)
                  0.01    0.00    1.58 v clone88/A (BUF_X16)
    23   65.21    0.01    0.03    1.61 v clone88/Z (BUF_X16)
                                         net3307 (net)
                  0.01    0.00    1.61 v _3311_/A2 (NAND2_X1)
     1    1.87    0.01    0.02    1.63 ^ _3311_/ZN (NAND2_X1)
                                         _1124_ (net)
                  0.01    0.00    1.63 ^ _3312_/B1 (AOI21_X1)
     2    3.36    0.01    0.02    1.65 v _3312_/ZN (AOI21_X1)
                                         _1125_ (net)
                  0.01    0.00    1.65 v _3318_/B1 (OAI22_X1)
     2    5.01    0.05    0.06    1.70 ^ _3318_/ZN (OAI22_X1)
                                         _1131_ (net)
                  0.05    0.00    1.70 ^ _3319_/B (XOR2_X1)
     2    7.68    0.05    0.08    1.79 ^ _3319_/Z (XOR2_X1)
                                         _1132_ (net)
                  0.05    0.00    1.79 ^ _3355_/A2 (NAND4_X1)
     1    7.24    0.03    0.06    1.85 v _3355_/ZN (NAND4_X1)
                                         _1168_ (net)
                  0.03    0.00    1.85 v _3412_/A3 (NOR4_X4)
     1    4.74    0.04    0.08    1.93 ^ _3412_/ZN (NOR4_X4)
                                         _1225_ (net)
                  0.04    0.00    1.93 ^ _3544_/A3 (AND4_X4)
     4    8.32    0.01    0.06    1.99 ^ _3544_/ZN (AND4_X4)
                                         _1357_ (net)
                  0.01    0.00    1.99 ^ _3545_/A2 (AND2_X4)
     6   39.29    0.02    0.05    2.04 ^ _3545_/ZN (AND2_X4)
                                         _1358_ (net)
                  0.02    0.00    2.04 ^ place20460/A (BUF_X16)
     7   54.58    0.01    0.03    2.07 ^ place20460/Z (BUF_X16)
                                         net20460 (net)
                  0.01    0.00    2.08 ^ place20462/A (BUF_X32)
     6   59.18    0.01    0.02    2.10 ^ place20462/Z (BUF_X32)
                                         net20462 (net)
                  0.01    0.01    2.10 ^ place20463/A (BUF_X32)
     9   24.60    0.01    0.02    2.12 ^ place20463/Z (BUF_X32)
                                         net20463 (net)
                  0.01    0.00    2.13 ^ _4554_/S (MUX2_X1)
     1    3.67    0.01    0.06    2.19 v _4554_/Z (MUX2_X1)
                                         net1800 (net)
                  0.01    0.00    2.19 v output1800/A (BUF_X4)
     1   21.11    0.01    0.03    2.22 v output1800/Z (BUF_X4)
                                         fe_cmd_o[6] (net)
                  0.01    0.00    2.22 v fe_cmd_o[6] (out)
                                  2.22   data arrival time

                          2.60    2.60   clock CLK (rise edge)
                          0.00    2.60   clock network delay (propagated)
                          0.00    2.60   clock reconvergence pessimism
                         -0.60    2.00   output external delay
                                  2.00   data required time
-----------------------------------------------------------------------------
                                  2.00   data required time
                                 -2.22   data arrival time
-----------------------------------------------------------------------------
                                 -0.22   slack (VIOLATED)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: be_calculator/calc_stage_reg.data_o[2]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: fe_cmd_o[6] (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock source latency
     2   70.16    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.03    0.03    0.03 ^ clkbuf_regs_0_CLK/A (CLKBUF_X3)
     1    1.55    0.01    0.04    0.06 ^ clkbuf_regs_0_CLK/Z (CLKBUF_X3)
                                         clk_i_regs (net)
                  0.01    0.00    0.06 ^ clkbuf_0_clk_i_regs/A (CLKBUF_X3)
     2   49.80    0.04    0.06    0.12 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_i_regs (net)
                  0.04    0.01    0.13 ^ clkbuf_1_0_0_clk_i_regs/A (CLKBUF_X3)
     4   45.41    0.04    0.07    0.20 ^ clkbuf_1_0_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_1_0_0_clk_i_regs (net)
                  0.04    0.00    0.21 ^ clkbuf_3_2_0_clk_i_regs/A (CLKBUF_X3)
     4   30.88    0.02    0.06    0.26 ^ clkbuf_3_2_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_3_2_0_clk_i_regs (net)
                  0.03    0.01    0.27 ^ clkbuf_5_9_0_clk_i_regs/A (CLKBUF_X3)
    14   50.27    0.04    0.07    0.35 ^ clkbuf_5_9_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_5_9_0_clk_i_regs (net)
                  0.04    0.00    0.35 ^ clkbuf_leaf_83_clk_i_regs/A (CLKBUF_X3)
    30   43.10    0.03    0.07    0.42 ^ clkbuf_leaf_83_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_leaf_83_clk_i_regs (net)
                  0.03    0.00    0.42 ^ be_calculator/calc_stage_reg.data_o[2]$_SDFF_PP0_/CK (DFF_X2)
     3   18.62    0.02    0.14    0.56 ^ be_calculator/calc_stage_reg.data_o[2]$_SDFF_PP0_/Q (DFF_X2)
                                         be_calculator/calc_stage_r_0__decode__src2_sel_ (net)
                  0.02    0.00    0.56 ^ place23197/A (BUF_X16)
     8   81.31    0.01    0.03    0.59 ^ place23197/Z (BUF_X16)
                                         net23197 (net)
                  0.03    0.02    0.61 ^ place23202/A (BUF_X16)
    14   48.81    0.01    0.03    0.64 ^ place23202/Z (BUF_X16)
                                         net23202 (net)
                  0.01    0.01    0.65 ^ be_calculator/_8732_/S (MUX2_X2)
     2    5.29    0.01    0.08    0.72 v be_calculator/_8732_/Z (MUX2_X2)
                                         be_calculator/pipe_int.src2[53] (net)
                  0.01    0.00    0.72 v be_calculator/pipe_int.alu/_4232_/A (INV_X1)
     2    5.41    0.01    0.02    0.75 ^ be_calculator/pipe_int.alu/_4232_/ZN (INV_X1)
                                         be_calculator/pipe_int.alu/_3997_[0] (net)
                  0.01    0.00    0.75 ^ be_calculator/pipe_int.alu/_8004_/A (HA_X1)
     3    9.15    0.06    0.09    0.83 ^ be_calculator/pipe_int.alu/_8004_/S (HA_X1)
                                         be_calculator/pipe_int.alu/_3999_[0] (net)
                  0.06    0.00    0.83 ^ be_calculator/pipe_int.alu/_4687_/A (INV_X2)
     6   15.48    0.02    0.03    0.86 v be_calculator/pipe_int.alu/_4687_/ZN (INV_X2)
                                         be_calculator/pipe_int.alu/_0191_ (net)
                  0.02    0.00    0.86 v be_calculator/pipe_int.alu/_4688_/B2 (AOI21_X1)
     1    2.47    0.03    0.04    0.90 ^ be_calculator/pipe_int.alu/_4688_/ZN (AOI21_X1)
                                         be_calculator/pipe_int.alu/_0192_ (net)
                  0.03    0.00    0.90 ^ be_calculator/pipe_int.alu/_4689_/A3 (OR3_X2)
     2    4.21    0.01    0.03    0.93 ^ be_calculator/pipe_int.alu/_4689_/ZN (OR3_X2)
                                         be_calculator/pipe_int.alu/_0193_ (net)
                  0.01    0.00    0.93 ^ be_calculator/pipe_int.alu/_4690_/A2 (NAND2_X1)
     2    6.81    0.02    0.02    0.96 v be_calculator/pipe_int.alu/_4690_/ZN (NAND2_X1)
                                         be_calculator/pipe_int.alu/_0194_ (net)
                  0.02    0.00    0.96 v be_calculator/pipe_int.alu/_4699_/B (AOI211_X2)
     1    2.27    0.03    0.06    1.02 ^ be_calculator/pipe_int.alu/_4699_/ZN (AOI211_X2)
                                         be_calculator/pipe_int.alu/_0203_ (net)
                  0.03    0.00    1.02 ^ be_calculator/pipe_int.alu/_4703_/B1 (OAI21_X1)
     1    3.29    0.01    0.02    1.04 v be_calculator/pipe_int.alu/_4703_/ZN (OAI21_X1)
                                         be_calculator/pipe_int.alu/_0207_ (net)
                  0.01    0.00    1.04 v be_calculator/pipe_int.alu/_4704_/B1 (AOI21_X2)
     1   11.42    0.04    0.05    1.09 ^ be_calculator/pipe_int.alu/_4704_/ZN (AOI21_X2)
                                         be_calculator/pipe_int.alu/_0208_ (net)
                  0.04    0.00    1.09 ^ be_calculator/pipe_int.alu/_4705_/C2 (OAI221_X2)
     3   12.55    0.03    0.05    1.14 v be_calculator/pipe_int.alu/_4705_/ZN (OAI221_X2)
                                         be_calculator/pipe_int.alu/_0209_ (net)
                  0.03    0.00    1.15 v be_calculator/pipe_int.alu/_4742_/S (MUX2_X1)
     1    4.21    0.01    0.07    1.21 ^ be_calculator/pipe_int.alu/_4742_/Z (MUX2_X1)
                                         be_calculator/pipe_int.alu/_0246_ (net)
                  0.01    0.00    1.21 ^ be_calculator/pipe_int.alu/_4743_/A3 (AND3_X4)
     1    6.92    0.01    0.04    1.25 ^ be_calculator/pipe_int.alu/_4743_/ZN (AND3_X4)
                                         be_calculator/pipe_int.alu/_0247_ (net)
                  0.01    0.00    1.25 ^ be_calculator/pipe_int.alu/_4744_/B1 (OAI21_X4)
     1   11.97    0.01    0.02    1.27 v be_calculator/pipe_int.alu/_4744_/ZN (OAI21_X4)
                                         be_calculator/pipe_int.alu_result[0] (net)
                  0.01    0.00    1.27 v be_calculator/_5723_/A (MUX2_X1)
     1    4.59    0.01    0.07    1.34 v be_calculator/_5723_/Z (MUX2_X1)
                                         be_calculator/_0458_ (net)
                  0.01    0.00    1.34 v be_calculator/_5724_/B (MUX2_X2)
     2   12.75    0.01    0.07    1.41 v be_calculator/_5724_/Z (MUX2_X2)
                                         be_calculator/comp_stage_mux.data_o[192] (net)
                  0.01    0.00    1.41 v be_calculator/_6848_/B1 (AOI21_X4)
     1    7.02    0.02    0.03    1.44 ^ be_calculator/_6848_/ZN (AOI21_X4)
                                         be_calculator/_1080_ (net)
                  0.02    0.00    1.44 ^ be_calculator/_6849_/A (INV_X4)
     5   20.00    0.01    0.02    1.45 v be_calculator/_6849_/ZN (INV_X4)
                                         be_checker.calc_status_i[120] (net)
                  0.01    0.00    1.45 v _2418_/A1 (AND2_X4)
     5   55.51    0.02    0.04    1.50 v _2418_/ZN (AND2_X4)
                                         _0231_ (net)
                  0.02    0.00    1.50 v rebuffer93/A (BUF_X2)
     2   19.49    0.01    0.04    1.54 v rebuffer93/Z (BUF_X2)
                                         net3312 (net)
                  0.01    0.00    1.54 v rebuffer89/A (BUF_X2)
     1   20.12    0.01    0.04    1.58 v rebuffer89/Z (BUF_X2)
                                         net3308 (net)
                  0.01    0.00    1.58 v clone88/A (BUF_X16)
    23   65.21    0.01    0.03    1.61 v clone88/Z (BUF_X16)
                                         net3307 (net)
                  0.01    0.00    1.61 v _3311_/A2 (NAND2_X1)
     1    1.87    0.01    0.02    1.63 ^ _3311_/ZN (NAND2_X1)
                                         _1124_ (net)
                  0.01    0.00    1.63 ^ _3312_/B1 (AOI21_X1)
     2    3.36    0.01    0.02    1.65 v _3312_/ZN (AOI21_X1)
                                         _1125_ (net)
                  0.01    0.00    1.65 v _3318_/B1 (OAI22_X1)
     2    5.01    0.05    0.06    1.70 ^ _3318_/ZN (OAI22_X1)
                                         _1131_ (net)
                  0.05    0.00    1.70 ^ _3319_/B (XOR2_X1)
     2    7.68    0.05    0.08    1.79 ^ _3319_/Z (XOR2_X1)
                                         _1132_ (net)
                  0.05    0.00    1.79 ^ _3355_/A2 (NAND4_X1)
     1    7.24    0.03    0.06    1.85 v _3355_/ZN (NAND4_X1)
                                         _1168_ (net)
                  0.03    0.00    1.85 v _3412_/A3 (NOR4_X4)
     1    4.74    0.04    0.08    1.93 ^ _3412_/ZN (NOR4_X4)
                                         _1225_ (net)
                  0.04    0.00    1.93 ^ _3544_/A3 (AND4_X4)
     4    8.32    0.01    0.06    1.99 ^ _3544_/ZN (AND4_X4)
                                         _1357_ (net)
                  0.01    0.00    1.99 ^ _3545_/A2 (AND2_X4)
     6   39.29    0.02    0.05    2.04 ^ _3545_/ZN (AND2_X4)
                                         _1358_ (net)
                  0.02    0.00    2.04 ^ place20460/A (BUF_X16)
     7   54.58    0.01    0.03    2.07 ^ place20460/Z (BUF_X16)
                                         net20460 (net)
                  0.01    0.00    2.08 ^ place20462/A (BUF_X32)
     6   59.18    0.01    0.02    2.10 ^ place20462/Z (BUF_X32)
                                         net20462 (net)
                  0.01    0.01    2.10 ^ place20463/A (BUF_X32)
     9   24.60    0.01    0.02    2.12 ^ place20463/Z (BUF_X32)
                                         net20463 (net)
                  0.01    0.00    2.13 ^ _4554_/S (MUX2_X1)
     1    3.67    0.01    0.06    2.19 v _4554_/Z (MUX2_X1)
                                         net1800 (net)
                  0.01    0.00    2.19 v output1800/A (BUF_X4)
     1   21.11    0.01    0.03    2.22 v output1800/Z (BUF_X4)
                                         fe_cmd_o[6] (net)
                  0.01    0.00    2.22 v fe_cmd_o[6] (out)
                                  2.22   data arrival time

                          2.60    2.60   clock CLK (rise edge)
                          0.00    2.60   clock network delay (propagated)
                          0.00    2.60   clock reconvergence pessimism
                         -0.60    2.00   output external delay
                                  2.00   data required time
-----------------------------------------------------------------------------
                                  2.00   data required time
                                 -2.22   data arrival time
-----------------------------------------------------------------------------
                                 -0.22   slack (VIOLATED)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
clkbuf_1_0__f_clk_i/Z                 181.88  260.55  -78.67 (VIOLATED)
clkbuf_1_1__f_clk_i/Z                 181.88  227.96  -46.08 (VIOLATED)
be_mmu.dcache/_19606_/ZN               27.62   32.26   -4.64 (VIOLATED)
be_mmu.dcache/_20273_/ZN               27.62   30.03   -2.41 (VIOLATED)
be_mmu.dcache/_17837_/ZN               27.62   29.80   -2.18 (VIOLATED)
be_mmu.dcache/_25381_/ZN               27.62   28.55   -0.93 (VIOLATED)
be_calculator/pipe_int.alu/_6264_/ZN   11.48   12.30   -0.81 (VIOLATED)


==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.026968760415911674

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.1358

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
-78.66889953613281

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
181.88499450683594

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.4325

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 7

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 109

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: be_calculator/calc_stage_reg.data_o[2]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: be_calculator/issue_reg.data_o[57]$_SDFFCE_PP0P_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock CLK (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.06    0.06 ^ clkbuf_regs_0_CLK/Z (CLKBUF_X3)
   0.06    0.12 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
   0.08    0.20 ^ clkbuf_1_0_0_clk_i_regs/Z (CLKBUF_X3)
   0.06    0.26 ^ clkbuf_3_2_0_clk_i_regs/Z (CLKBUF_X3)
   0.08    0.35 ^ clkbuf_5_9_0_clk_i_regs/Z (CLKBUF_X3)
   0.08    0.42 ^ clkbuf_leaf_83_clk_i_regs/Z (CLKBUF_X3)
   0.00    0.42 ^ be_calculator/calc_stage_reg.data_o[2]$_SDFF_PP0_/CK (DFF_X2)
   0.14    0.56 ^ be_calculator/calc_stage_reg.data_o[2]$_SDFF_PP0_/Q (DFF_X2)
   0.03    0.59 ^ place23197/Z (BUF_X16)
   0.05    0.64 ^ place23202/Z (BUF_X16)
   0.08    0.72 v be_calculator/_8732_/Z (MUX2_X2)
   0.02    0.75 ^ be_calculator/pipe_int.alu/_4232_/ZN (INV_X1)
   0.09    0.83 ^ be_calculator/pipe_int.alu/_8004_/S (HA_X1)
   0.03    0.86 v be_calculator/pipe_int.alu/_4687_/ZN (INV_X2)
   0.04    0.90 ^ be_calculator/pipe_int.alu/_4688_/ZN (AOI21_X1)
   0.03    0.93 ^ be_calculator/pipe_int.alu/_4689_/ZN (OR3_X2)
   0.02    0.96 v be_calculator/pipe_int.alu/_4690_/ZN (NAND2_X1)
   0.06    1.02 ^ be_calculator/pipe_int.alu/_4699_/ZN (AOI211_X2)
   0.02    1.04 v be_calculator/pipe_int.alu/_4703_/ZN (OAI21_X1)
   0.05    1.09 ^ be_calculator/pipe_int.alu/_4704_/ZN (AOI21_X2)
   0.05    1.14 v be_calculator/pipe_int.alu/_4705_/ZN (OAI221_X2)
   0.07    1.21 ^ be_calculator/pipe_int.alu/_4742_/Z (MUX2_X1)
   0.04    1.25 ^ be_calculator/pipe_int.alu/_4743_/ZN (AND3_X4)
   0.02    1.27 v be_calculator/pipe_int.alu/_4744_/ZN (OAI21_X4)
   0.07    1.34 v be_calculator/_5723_/Z (MUX2_X1)
   0.07    1.41 v be_calculator/_5724_/Z (MUX2_X2)
   0.03    1.44 ^ be_calculator/_6848_/ZN (AOI21_X4)
   0.02    1.45 v be_calculator/_6849_/ZN (INV_X4)
   0.05    1.50 v _2418_/ZN (AND2_X4)
   0.04    1.54 v rebuffer93/Z (BUF_X2)
   0.04    1.58 v rebuffer89/Z (BUF_X2)
   0.03    1.61 v clone88/Z (BUF_X16)
   0.02    1.63 ^ _3311_/ZN (NAND2_X1)
   0.02    1.65 v _3312_/ZN (AOI21_X1)
   0.06    1.70 ^ _3318_/ZN (OAI22_X1)
   0.08    1.79 ^ _3319_/Z (XOR2_X1)
   0.06    1.85 v _3355_/ZN (NAND4_X1)
   0.08    1.93 ^ _3412_/ZN (NOR4_X4)
   0.06    1.99 ^ _3544_/ZN (AND4_X4)
   0.05    2.04 ^ _3545_/ZN (AND2_X4)
   0.02    2.07 v _4057_/ZN (OAI21_X2)
   0.04    2.11 v be_calculator/_7738_/ZN (OR2_X4)
   0.04    2.15 ^ be_calculator/_7739_/ZN (AOI21_X4)
   0.02    2.17 v _2264_/ZN (NAND2_X4)
   0.01    2.18 ^ _2265_/ZN (INV_X8)
   0.09    2.27 ^ rebuffer27/Z (BUF_X1)
   0.03    2.30 v be_calculator/_6248_/ZN (NOR2_X1)
   0.15    2.45 ^ be_calculator/_6249_/ZN (NOR3_X4)
   0.07    2.52 ^ place20446/Z (BUF_X4)
   0.06    2.58 ^ place20448/Z (BUF_X4)
   0.06    2.64 ^ place20449/Z (BUF_X4)
   0.03    2.67 v be_calculator/_6634_/ZN (AOI22_X1)
   0.02    2.69 ^ be_calculator/_6635_/ZN (INV_X1)
   0.00    2.69 ^ be_calculator/issue_reg.data_o[57]$_SDFFCE_PP0P_/D (DFF_X1)
           2.69   data arrival time

   2.60    2.60   clock CLK (rise edge)
   0.00    2.60   clock source latency
   0.00    2.60 ^ clk_i (in)
   0.06    2.66 ^ clkbuf_regs_0_CLK/Z (CLKBUF_X3)
   0.06    2.72 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
   0.08    2.80 ^ clkbuf_1_0_0_clk_i_regs/Z (CLKBUF_X3)
   0.07    2.87 ^ clkbuf_3_1_0_clk_i_regs/Z (CLKBUF_X3)
   0.08    2.95 ^ clkbuf_5_6_0_clk_i_regs/Z (CLKBUF_X3)
   0.08    3.03 ^ clkbuf_leaf_51_clk_i_regs/Z (CLKBUF_X3)
   0.00    3.03 ^ be_calculator/issue_reg.data_o[57]$_SDFFCE_PP0P_/CK (DFF_X1)
   0.00    3.03   clock reconvergence pessimism
  -0.03    3.00   library setup time
           3.00   data required time
---------------------------------------------------------
           3.00   data required time
          -2.69   data arrival time
---------------------------------------------------------
           0.31   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: be_calculator/calc_stage_reg.data_o[645]$_DFF_P_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: be_calculator/calc_stage_reg.data_o[1023]$_DFF_P_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock CLK (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.06    0.06 ^ clkbuf_regs_0_CLK/Z (CLKBUF_X3)
   0.06    0.12 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
   0.08    0.20 ^ clkbuf_1_0_0_clk_i_regs/Z (CLKBUF_X3)
   0.06    0.26 ^ clkbuf_3_2_0_clk_i_regs/Z (CLKBUF_X3)
   0.08    0.35 ^ clkbuf_5_8_0_clk_i_regs/Z (CLKBUF_X3)
   0.08    0.42 ^ clkbuf_leaf_98_clk_i_regs/Z (CLKBUF_X3)
   0.00    0.42 ^ be_calculator/calc_stage_reg.data_o[645]$_DFF_P_/CK (DFF_X1)
   0.10    0.52 ^ be_calculator/calc_stage_reg.data_o[645]$_DFF_P_/Q (DFF_X1)
   0.00    0.52 ^ be_calculator/calc_stage_reg.data_o[1023]$_DFF_P_/D (DFF_X1)
           0.52   data arrival time

   0.00    0.00   clock CLK (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.06    0.06 ^ clkbuf_regs_0_CLK/Z (CLKBUF_X3)
   0.06    0.12 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
   0.08    0.20 ^ clkbuf_1_0_0_clk_i_regs/Z (CLKBUF_X3)
   0.07    0.27 ^ clkbuf_3_0_0_clk_i_regs/Z (CLKBUF_X3)
   0.10    0.37 ^ clkbuf_5_2_0_clk_i_regs/Z (CLKBUF_X3)
   0.09    0.46 ^ clkbuf_leaf_95_clk_i_regs/Z (CLKBUF_X3)
   0.00    0.46 ^ be_calculator/calc_stage_reg.data_o[1023]$_DFF_P_/CK (DFF_X1)
   0.00    0.46   clock reconvergence pessimism
   0.02    0.47   library hold time
           0.47   data required time
---------------------------------------------------------
           0.47   data required time
          -0.52   data arrival time
---------------------------------------------------------
           0.05   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.4274

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.4570

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
2.2224

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
-0.2224

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
-10.007199

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.70e-02   1.84e-03   6.61e-04   2.95e-02  22.5%
Combinational          1.49e-02   2.34e-02   1.88e-03   4.02e-02  30.6%
Clock                  2.49e-03   7.44e-03   2.59e-05   9.96e-03   7.6%
Macro                  4.47e-02   0.00e+00   6.81e-03   5.15e-02  39.3%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.91e-02   3.27e-02   9.38e-03   1.31e-01 100.0%
                          67.9%      24.9%       7.1%
