Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Jan 17 23:34:46 2020
| Host         : DESKTOP-5VC2SBS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file AXI_BayerToRGB_control_sets_placed.rpt
| Design       : AXI_BayerToRGB
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               5 |            3 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               7 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+------------------------------+--------------------------+------------------+----------------+
|     Clock Signal     |         Enable Signal        |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------------+------------------------------+--------------------------+------------------+----------------+
|  StreamClk_IBUF_BUFG |                              |                          |                1 |              1 |
|  StreamClk_IBUF_BUFG | m_axis_video_tready_IBUF     | sCntRemPixels[1]_i_1_n_0 |                1 |              1 |
|  StreamClk_IBUF_BUFG |                              | sCntRemPixels[1]_i_1_n_0 |                3 |              5 |
|  StreamClk_IBUF_BUFG | sDataIsAvailableAndRequested | sCntRemPixels[1]_i_1_n_0 |                1 |              6 |
+----------------------+------------------------------+--------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 5      |                     1 |
| 6      |                     1 |
+--------+-----------------------+


