

================================================================
== Vitis HLS Report for 'Self_attention'
================================================================
* Date:           Sat Sep  2 22:11:29 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.352 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    44881|    44881|  0.449 ms|  0.449 ms|  44881|  44881|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                      |                                                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                               Instance                               |                           Module                          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126              |Self_attention_Pipeline_l_mh_separate_i7_l_j7              |      771|      771|  7.710 us|  7.710 us|  771|  771|       no|
        |grp_Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2_fu_140    |Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2    |      146|      146|  1.460 us|  1.460 us|  146|  146|       no|
        |grp_Self_attention_Pipeline_VITIS_LOOP_85_1_fu_145                    |Self_attention_Pipeline_VITIS_LOOP_85_1                    |       14|       14|  0.140 us|  0.140 us|   14|   14|       no|
        |grp_Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2_fu_150  |Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2  |      770|      770|  7.700 us|  7.700 us|  770|  770|       no|
        |grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155                     |Self_attention_Pipeline_l_gemm_i2_l_j2                     |      900|      900|  9.000 us|  9.000 us|  900|  900|       no|
        |grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162                     |Self_attention_Pipeline_l_norm_i3_l_j3                     |      152|      152|  1.520 us|  1.520 us|  152|  152|       no|
        |grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167                       |Self_attention_Pipeline_l_exp_sum_i4                       |      206|      206|  2.060 us|  2.060 us|  206|  206|       no|
        |grp_Self_attention_Pipeline_l_update_i5_fu_173                        |Self_attention_Pipeline_l_update_i5                        |       91|       91|  0.910 us|  0.910 us|   91|   91|       no|
        |grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191                     |Self_attention_Pipeline_l_gemm_i6_l_j6                     |      835|      835|  8.350 us|  8.350 us|  835|  835|       no|
        |grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_209                 |Self_attention_Pipeline_l_mh_merge_i8_l_j8                 |      771|      771|  7.710 us|  7.710 us|  771|  771|       no|
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_h_0_h  |    44880|    44880|      3740|          -|          -|    12|        no|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     24|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   77|   23239|  21519|    -|
|Memory           |       86|    -|     448|     78|    0|
|Multiplexer      |        -|    -|       -|   2395|    -|
|Register         |        -|    -|      33|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       86|   77|   23720|  24016|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       30|   35|      22|     45|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-------+-------+-----+
    |                               Instance                               |                           Module                          | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-------+-------+-----+
    |grp_Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2_fu_150  |Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2  |        0|   0|     35|    160|    0|
    |grp_Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2_fu_140    |Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2    |        0|   0|     27|    159|    0|
    |grp_Self_attention_Pipeline_VITIS_LOOP_85_1_fu_145                    |Self_attention_Pipeline_VITIS_LOOP_85_1                    |        0|   0|      6|     49|    0|
    |grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167                       |Self_attention_Pipeline_l_exp_sum_i4                       |        0|   7|   2133|   1929|    0|
    |grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155                     |Self_attention_Pipeline_l_gemm_i2_l_j2                     |        0|  20|  13989|  10352|    0|
    |grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191                     |Self_attention_Pipeline_l_gemm_i6_l_j6                     |        0|   0|   2714|    722|    0|
    |grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_209                 |Self_attention_Pipeline_l_mh_merge_i8_l_j8                 |        0|   0|     51|    201|    0|
    |grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126              |Self_attention_Pipeline_l_mh_separate_i7_l_j7              |        0|   0|     57|    201|    0|
    |grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162                     |Self_attention_Pipeline_l_norm_i3_l_j3                     |        0|   0|    175|    191|    0|
    |grp_Self_attention_Pipeline_l_update_i5_fu_173                        |Self_attention_Pipeline_l_update_i5                        |        0|   0|    572|    445|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U132                                   |fadd_32ns_32ns_32_5_full_dsp_1                             |        0|   2|    205|    390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U133                                   |fadd_32ns_32ns_32_5_full_dsp_1                             |        0|   2|    205|    390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U134                                   |fadd_32ns_32ns_32_5_full_dsp_1                             |        0|   2|    205|    390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U135                                   |fadd_32ns_32ns_32_5_full_dsp_1                             |        0|   2|    205|    390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U136                                   |fadd_32ns_32ns_32_5_full_dsp_1                             |        0|   2|    205|    390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U137                                   |fadd_32ns_32ns_32_5_full_dsp_1                             |        0|   2|    205|    390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U138                                   |fadd_32ns_32ns_32_5_full_dsp_1                             |        0|   2|    205|    390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U139                                   |fadd_32ns_32ns_32_5_full_dsp_1                             |        0|   2|    205|    390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U140                                   |fadd_32ns_32ns_32_5_full_dsp_1                             |        0|   2|    205|    390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U141                                   |fadd_32ns_32ns_32_5_full_dsp_1                             |        0|   2|    205|    390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U144                                    |fmul_32ns_32ns_32_4_max_dsp_1                              |        0|   3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U145                                    |fmul_32ns_32ns_32_4_max_dsp_1                              |        0|   3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U146                                    |fmul_32ns_32ns_32_4_max_dsp_1                              |        0|   3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U147                                    |fmul_32ns_32ns_32_4_max_dsp_1                              |        0|   3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U148                                    |fmul_32ns_32ns_32_4_max_dsp_1                              |        0|   3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U149                                    |fmul_32ns_32ns_32_4_max_dsp_1                              |        0|   3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U150                                    |fmul_32ns_32ns_32_4_max_dsp_1                              |        0|   3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U151                                    |fmul_32ns_32ns_32_4_max_dsp_1                              |        0|   3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U152                                    |fmul_32ns_32ns_32_4_max_dsp_1                              |        0|   3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U153                                    |fmul_32ns_32ns_32_4_max_dsp_1                              |        0|   3|    143|    321|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-------+-------+-----+
    |Total                                                                 |                                                           |        0|  77|  23239|  21519|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+-----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory    |                  Module                 | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Q_h_U         |Self_attention_Q_h_RAM_1WNR_AUTO_1R1W    |       30|   0|   0|    0|   768|   32|     1|        24576|
    |K_h_U         |Self_attention_Q_h_RAM_1WNR_AUTO_1R1W    |       30|   0|   0|    0|   768|   32|     1|        24576|
    |V_h_U         |Self_attention_V_h_RAM_1WNR_AUTO_1R1W    |       22|   0|   0|    0|   768|   32|     1|        24576|
    |inp_sumRow_U  |Self_attention_inp_sumRow_RAM_AUTO_1R1W  |        0|  64|   6|    0|    12|   32|     1|          384|
    |v78_U         |Self_attention_v78_RAM_AUTO_1R1W         |        2|   0|   0|    0|   144|   32|     1|         4608|
    |v79_0_U       |Self_attention_v79_0_RAM_AUTO_1R1W       |        0|  32|   6|    0|    12|   32|     1|          384|
    |v79_1_U       |Self_attention_v79_0_RAM_AUTO_1R1W       |        0|  32|   6|    0|    12|   32|     1|          384|
    |v79_2_U       |Self_attention_v79_0_RAM_AUTO_1R1W       |        0|  32|   6|    0|    12|   32|     1|          384|
    |v79_3_U       |Self_attention_v79_0_RAM_AUTO_1R1W       |        0|  32|   6|    0|    12|   32|     1|          384|
    |v79_4_U       |Self_attention_v79_0_RAM_AUTO_1R1W       |        0|  32|   6|    0|    12|   32|     1|          384|
    |v79_5_U       |Self_attention_v79_0_RAM_AUTO_1R1W       |        0|  32|   6|    0|    12|   32|     1|          384|
    |v79_6_U       |Self_attention_v79_0_RAM_AUTO_1R1W       |        0|  32|   6|    0|    12|   32|     1|          384|
    |v79_7_U       |Self_attention_v79_0_RAM_AUTO_1R1W       |        0|  32|   6|    0|    12|   32|     1|          384|
    |v79_8_U       |Self_attention_v79_0_RAM_AUTO_1R1W       |        0|  32|   6|    0|    12|   32|     1|          384|
    |v79_9_U       |Self_attention_v79_0_RAM_AUTO_1R1W       |        0|  32|   6|    0|    12|   32|     1|          384|
    |v79_10_U      |Self_attention_v79_0_RAM_AUTO_1R1W       |        0|  32|   6|    0|    12|   32|     1|          384|
    |v79_11_U      |Self_attention_v79_0_RAM_AUTO_1R1W       |        0|  32|   6|    0|    12|   32|     1|          384|
    |v80_U         |Self_attention_v80_RAM_AUTO_1R1W         |        2|   0|   0|    0|   768|   32|     1|        24576|
    +--------------+-----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total         |                                         |       86| 448|  78|    0|  3372|  576|    18|       107904|
    +--------------+-----------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln139_fu_231_p2              |         +|   0|  0|  13|           4|           1|
    |icmp_ln139_fu_225_p2             |      icmp|   0|  0|   9|           4|           4|
    |ap_block_state3_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  24|           9|           6|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |K_h_address0         |  14|          3|   10|         30|
    |K_h_ce0              |  14|          3|    1|          3|
    |K_h_ce1              |   9|          2|    1|          2|
    |K_h_ce10             |   9|          2|    1|          2|
    |K_h_ce11             |   9|          2|    1|          2|
    |K_h_ce12             |   9|          2|    1|          2|
    |K_h_ce13             |   9|          2|    1|          2|
    |K_h_ce14             |   9|          2|    1|          2|
    |K_h_ce15             |   9|          2|    1|          2|
    |K_h_ce2              |   9|          2|    1|          2|
    |K_h_ce3              |   9|          2|    1|          2|
    |K_h_ce4              |   9|          2|    1|          2|
    |K_h_ce5              |   9|          2|    1|          2|
    |K_h_ce6              |   9|          2|    1|          2|
    |K_h_ce7              |   9|          2|    1|          2|
    |K_h_ce8              |   9|          2|    1|          2|
    |K_h_ce9              |   9|          2|    1|          2|
    |K_h_we0              |   9|          2|    1|          2|
    |Q_h_address0         |  14|          3|   10|         30|
    |Q_h_ce0              |  14|          3|    1|          3|
    |Q_h_ce1              |   9|          2|    1|          2|
    |Q_h_ce10             |   9|          2|    1|          2|
    |Q_h_ce11             |   9|          2|    1|          2|
    |Q_h_ce12             |   9|          2|    1|          2|
    |Q_h_ce13             |   9|          2|    1|          2|
    |Q_h_ce14             |   9|          2|    1|          2|
    |Q_h_ce15             |   9|          2|    1|          2|
    |Q_h_ce2              |   9|          2|    1|          2|
    |Q_h_ce3              |   9|          2|    1|          2|
    |Q_h_ce4              |   9|          2|    1|          2|
    |Q_h_ce5              |   9|          2|    1|          2|
    |Q_h_ce6              |   9|          2|    1|          2|
    |Q_h_ce7              |   9|          2|    1|          2|
    |Q_h_ce8              |   9|          2|    1|          2|
    |Q_h_ce9              |   9|          2|    1|          2|
    |Q_h_we0              |   9|          2|    1|          2|
    |V_h_address0         |  14|          3|   10|         30|
    |V_h_ce0              |  14|          3|    1|          3|
    |V_h_ce1              |   9|          2|    1|          2|
    |V_h_ce10             |   9|          2|    1|          2|
    |V_h_ce11             |   9|          2|    1|          2|
    |V_h_ce2              |   9|          2|    1|          2|
    |V_h_ce3              |   9|          2|    1|          2|
    |V_h_ce4              |   9|          2|    1|          2|
    |V_h_ce5              |   9|          2|    1|          2|
    |V_h_ce6              |   9|          2|    1|          2|
    |V_h_ce7              |   9|          2|    1|          2|
    |V_h_ce8              |   9|          2|    1|          2|
    |V_h_ce9              |   9|          2|    1|          2|
    |V_h_we0              |   9|          2|    1|          2|
    |ap_NS_fsm            |  65|         16|    1|         16|
    |grp_fu_267_ce        |  20|          4|    1|          4|
    |grp_fu_267_opcode    |  20|          4|    2|          8|
    |grp_fu_267_p0        |  20|          4|   32|        128|
    |grp_fu_267_p1        |  20|          4|   32|        128|
    |grp_fu_271_ce        |  14|          3|    1|          3|
    |grp_fu_271_p0        |  14|          3|   32|         96|
    |grp_fu_271_p1        |  14|          3|   32|         96|
    |grp_fu_275_ce        |  14|          3|    1|          3|
    |grp_fu_275_p0        |  14|          3|   32|         96|
    |grp_fu_275_p1        |  14|          3|   32|         96|
    |grp_fu_279_ce        |  14|          3|    1|          3|
    |grp_fu_279_p0        |  14|          3|   32|         96|
    |grp_fu_279_p1        |  14|          3|   32|         96|
    |grp_fu_283_ce        |  14|          3|    1|          3|
    |grp_fu_283_p0        |  14|          3|   32|         96|
    |grp_fu_283_p1        |  14|          3|   32|         96|
    |grp_fu_287_ce        |  14|          3|    1|          3|
    |grp_fu_287_p0        |  14|          3|   32|         96|
    |grp_fu_287_p1        |  14|          3|   32|         96|
    |grp_fu_291_ce        |  14|          3|    1|          3|
    |grp_fu_291_p0        |  14|          3|   32|         96|
    |grp_fu_291_p1        |  14|          3|   32|         96|
    |grp_fu_295_ce        |  14|          3|    1|          3|
    |grp_fu_295_p0        |  14|          3|   32|         96|
    |grp_fu_295_p1        |  14|          3|   32|         96|
    |grp_fu_299_ce        |  14|          3|    1|          3|
    |grp_fu_299_p0        |  14|          3|   32|         96|
    |grp_fu_299_p1        |  14|          3|   32|         96|
    |grp_fu_303_ce        |  14|          3|    1|          3|
    |grp_fu_303_p0        |  14|          3|   32|         96|
    |grp_fu_303_p1        |  14|          3|   32|         96|
    |grp_fu_307_ce        |  14|          3|    1|          3|
    |grp_fu_307_p0        |  14|          3|   32|         96|
    |grp_fu_307_p1        |  14|          3|   32|         96|
    |grp_fu_311_ce        |  14|          3|    1|          3|
    |grp_fu_311_p0        |  14|          3|   32|         96|
    |grp_fu_311_p1        |  14|          3|   32|         96|
    |grp_fu_315_ce        |  20|          4|    1|          4|
    |grp_fu_315_p0        |  20|          4|   32|        128|
    |grp_fu_315_p1        |  20|          4|   32|        128|
    |grp_fu_319_ce        |  14|          3|    1|          3|
    |grp_fu_319_p0        |  14|          3|   32|         96|
    |grp_fu_319_p1        |  14|          3|   32|         96|
    |grp_fu_323_ce        |  14|          3|    1|          3|
    |grp_fu_323_p0        |  14|          3|   32|         96|
    |grp_fu_323_p1        |  14|          3|   32|         96|
    |grp_fu_327_ce        |  14|          3|    1|          3|
    |grp_fu_327_p0        |  14|          3|   32|         96|
    |grp_fu_327_p1        |  14|          3|   32|         96|
    |grp_fu_331_ce        |  14|          3|    1|          3|
    |grp_fu_331_p0        |  14|          3|   32|         96|
    |grp_fu_331_p1        |  14|          3|   32|         96|
    |grp_fu_335_ce        |  14|          3|    1|          3|
    |grp_fu_335_p0        |  14|          3|   32|         96|
    |grp_fu_335_p1        |  14|          3|   32|         96|
    |grp_fu_339_ce        |  14|          3|    1|          3|
    |grp_fu_339_p0        |  14|          3|   32|         96|
    |grp_fu_339_p1        |  14|          3|   32|         96|
    |grp_fu_343_ce        |  14|          3|    1|          3|
    |grp_fu_343_p0        |  14|          3|   32|         96|
    |grp_fu_343_p1        |  14|          3|   32|         96|
    |grp_fu_347_ce        |  14|          3|    1|          3|
    |grp_fu_347_p0        |  14|          3|   32|         96|
    |grp_fu_347_p1        |  14|          3|   32|         96|
    |grp_fu_351_ce        |  14|          3|    1|          3|
    |grp_fu_351_p0        |  14|          3|   32|         96|
    |grp_fu_351_p1        |  14|          3|   32|         96|
    |grp_fu_355_ce        |  14|          3|    1|          3|
    |grp_fu_355_p0        |  14|          3|   32|         96|
    |grp_fu_355_p1        |  14|          3|   32|         96|
    |grp_fu_359_ce        |  14|          3|    1|          3|
    |grp_fu_359_p0        |  14|          3|   32|         96|
    |grp_fu_359_p1        |  14|          3|   32|         96|
    |grp_fu_363_ce        |   9|          2|    1|          2|
    |grp_fu_367_ce        |   9|          2|    1|          2|
    |h_fu_50              |   9|          2|    4|          8|
    |inp_sumRow_address0  |  20|          4|    4|         16|
    |inp_sumRow_ce0       |  20|          4|    1|          4|
    |inp_sumRow_ce1       |   9|          2|    1|          2|
    |inp_sumRow_d0        |  14|          3|   32|         96|
    |inp_sumRow_we0       |  14|          3|    1|          3|
    |v78_address0         |  31|          6|    8|         48|
    |v78_address1         |  20|          4|    8|         32|
    |v78_ce0              |  31|          6|    1|          6|
    |v78_ce1              |  20|          4|    1|          4|
    |v78_d0               |  25|          5|   32|        160|
    |v78_we0              |  25|          5|    1|          5|
    |v78_we1              |   9|          2|    1|          2|
    |v79_0_address0       |  14|          3|    4|         12|
    |v79_0_ce0            |  14|          3|    1|          3|
    |v79_0_we0            |   9|          2|    1|          2|
    |v79_10_address0      |  14|          3|    4|         12|
    |v79_10_ce0           |  14|          3|    1|          3|
    |v79_10_we0           |   9|          2|    1|          2|
    |v79_11_address0      |  14|          3|    4|         12|
    |v79_11_ce0           |  14|          3|    1|          3|
    |v79_11_we0           |   9|          2|    1|          2|
    |v79_1_address0       |  14|          3|    4|         12|
    |v79_1_ce0            |  14|          3|    1|          3|
    |v79_1_we0            |   9|          2|    1|          2|
    |v79_2_address0       |  14|          3|    4|         12|
    |v79_2_ce0            |  14|          3|    1|          3|
    |v79_2_we0            |   9|          2|    1|          2|
    |v79_3_address0       |  14|          3|    4|         12|
    |v79_3_ce0            |  14|          3|    1|          3|
    |v79_3_we0            |   9|          2|    1|          2|
    |v79_4_address0       |  14|          3|    4|         12|
    |v79_4_ce0            |  14|          3|    1|          3|
    |v79_4_we0            |   9|          2|    1|          2|
    |v79_5_address0       |  14|          3|    4|         12|
    |v79_5_ce0            |  14|          3|    1|          3|
    |v79_5_we0            |   9|          2|    1|          2|
    |v79_6_address0       |  14|          3|    4|         12|
    |v79_6_ce0            |  14|          3|    1|          3|
    |v79_6_we0            |   9|          2|    1|          2|
    |v79_7_address0       |  14|          3|    4|         12|
    |v79_7_ce0            |  14|          3|    1|          3|
    |v79_7_we0            |   9|          2|    1|          2|
    |v79_8_address0       |  14|          3|    4|         12|
    |v79_8_ce0            |  14|          3|    1|          3|
    |v79_8_we0            |   9|          2|    1|          2|
    |v79_9_address0       |  14|          3|    4|         12|
    |v79_9_ce0            |  14|          3|    1|          3|
    |v79_9_we0            |   9|          2|    1|          2|
    |v80_address0         |  20|          4|   10|         40|
    |v80_ce0              |  20|          4|    1|          4|
    |v80_ce1              |   9|          2|    1|          2|
    |v80_d0               |  14|          3|   32|         96|
    |v80_we0              |  14|          3|    1|          3|
    +---------------------+----+-----------+-----+-----------+
    |Total                |2395|        514| 1854|       5760|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                        Name                                       | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                          |  15|   0|   15|          0|
    |grp_Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2_fu_150_ap_start_reg  |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2_fu_140_ap_start_reg    |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_VITIS_LOOP_85_1_fu_145_ap_start_reg                    |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_ap_start_reg                       |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_ap_start_reg                     |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_ap_start_reg                     |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_209_ap_start_reg                 |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_ap_start_reg              |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162_ap_start_reg                     |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_l_update_i5_fu_173_ap_start_reg                        |   1|   0|    1|          0|
    |h_fu_50                                                                            |   4|   0|    4|          0|
    |tmp_reg_261                                                                        |   4|   0|   10|          6|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                              |  33|   0|   39|          6|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  Self_attention|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  Self_attention|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  Self_attention|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1134_p_din0    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1134_p_din1    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1134_p_opcode  |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1134_p_dout0   |   in|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1134_p_ce      |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1138_p_din0    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1138_p_din1    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1138_p_opcode  |  out|    2|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1138_p_dout0   |   in|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1138_p_ce      |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1142_p_din0    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1142_p_din1    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1142_p_dout0   |   in|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1142_p_ce      |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1146_p_din0    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1146_p_din1    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1146_p_dout0   |   in|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1146_p_ce      |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1150_p_din0    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1150_p_din1    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1150_p_dout0   |   in|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1150_p_ce      |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1154_p_din0    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1154_p_din1    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1154_p_dout0   |   in|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1154_p_ce      |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|v65_address0          |  out|   14|   ap_memory|             v65|         array|
|v65_ce0               |  out|    1|   ap_memory|             v65|         array|
|v65_q0                |   in|   32|   ap_memory|             v65|         array|
|v66_address0          |  out|   14|   ap_memory|             v66|         array|
|v66_ce0               |  out|    1|   ap_memory|             v66|         array|
|v66_q0                |   in|   32|   ap_memory|             v66|         array|
|v67_address0          |  out|   14|   ap_memory|             v67|         array|
|v67_ce0               |  out|    1|   ap_memory|             v67|         array|
|v67_q0                |   in|   32|   ap_memory|             v67|         array|
|v68_address0          |  out|   14|   ap_memory|             v68|         array|
|v68_ce0               |  out|    1|   ap_memory|             v68|         array|
|v68_we0               |  out|    1|   ap_memory|             v68|         array|
|v68_d0                |  out|   32|   ap_memory|             v68|         array|
+----------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 16 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.32ns)   --->   "%inp_sumRow = alloca i64 1" [kernel.cpp:84]   --->   Operation 17 'alloca' 'inp_sumRow' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 18 [1/1] (3.25ns)   --->   "%Q_h = alloca i64 1" [kernel.cpp:140]   --->   Operation 18 'alloca' 'Q_h' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 19 [1/1] (3.25ns)   --->   "%K_h = alloca i64 1" [kernel.cpp:141]   --->   Operation 19 'alloca' 'K_h' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 20 [1/1] (3.25ns)   --->   "%V_h = alloca i64 1" [kernel.cpp:142]   --->   Operation 20 'alloca' 'V_h' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 21 [1/1] (3.25ns)   --->   "%v78 = alloca i64 1" [kernel.cpp:153]   --->   Operation 21 'alloca' 'v78' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 22 [1/1] (2.32ns)   --->   "%v79_0 = alloca i64 1" [kernel.cpp:155]   --->   Operation 22 'alloca' 'v79_0' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 23 [1/1] (2.32ns)   --->   "%v79_1 = alloca i64 1" [kernel.cpp:155]   --->   Operation 23 'alloca' 'v79_1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 24 [1/1] (2.32ns)   --->   "%v79_2 = alloca i64 1" [kernel.cpp:155]   --->   Operation 24 'alloca' 'v79_2' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 25 [1/1] (2.32ns)   --->   "%v79_3 = alloca i64 1" [kernel.cpp:155]   --->   Operation 25 'alloca' 'v79_3' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 26 [1/1] (2.32ns)   --->   "%v79_4 = alloca i64 1" [kernel.cpp:155]   --->   Operation 26 'alloca' 'v79_4' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 27 [1/1] (2.32ns)   --->   "%v79_5 = alloca i64 1" [kernel.cpp:155]   --->   Operation 27 'alloca' 'v79_5' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 28 [1/1] (2.32ns)   --->   "%v79_6 = alloca i64 1" [kernel.cpp:155]   --->   Operation 28 'alloca' 'v79_6' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 29 [1/1] (2.32ns)   --->   "%v79_7 = alloca i64 1" [kernel.cpp:155]   --->   Operation 29 'alloca' 'v79_7' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 30 [1/1] (2.32ns)   --->   "%v79_8 = alloca i64 1" [kernel.cpp:155]   --->   Operation 30 'alloca' 'v79_8' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 31 [1/1] (2.32ns)   --->   "%v79_9 = alloca i64 1" [kernel.cpp:155]   --->   Operation 31 'alloca' 'v79_9' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 32 [1/1] (2.32ns)   --->   "%v79_10 = alloca i64 1" [kernel.cpp:155]   --->   Operation 32 'alloca' 'v79_10' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 33 [1/1] (2.32ns)   --->   "%v79_11 = alloca i64 1" [kernel.cpp:155]   --->   Operation 33 'alloca' 'v79_11' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 34 [1/1] (3.25ns)   --->   "%v80 = alloca i64 1" [kernel.cpp:157]   --->   Operation 34 'alloca' 'v80' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 0, i4 %h" [kernel.cpp:139]   --->   Operation 35 'store' 'store_ln139' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln139 = br void %l_mh_separate_i7" [kernel.cpp:139]   --->   Operation 36 'br' 'br_ln139' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.32>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%h_1 = load i4 %h" [kernel.cpp:139]   --->   Operation 37 'load' 'h_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.30ns)   --->   "%icmp_ln139 = icmp_eq  i4 %h_1, i4 12" [kernel.cpp:139]   --->   Operation 38 'icmp' 'icmp_ln139' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 39 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.73ns)   --->   "%add_ln139 = add i4 %h_1, i4 1" [kernel.cpp:139]   --->   Operation 40 'add' 'add_ln139' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln139 = br i1 %icmp_ln139, void %l_mh_separate_i7.split, void %for.end71" [kernel.cpp:139]   --->   Operation 41 'br' 'br_ln139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %h_1, i6 0" [kernel.cpp:139]   --->   Operation 42 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (1.73ns)   --->   "%call_ln139 = call void @Self_attention_Pipeline_l_mh_separate_i7_l_j7, i32 %Q_h, i32 %K_h, i32 %V_h, i10 %tmp, i32 %v65, i32 %v66, i32 %v67" [kernel.cpp:139]   --->   Operation 43 'call' 'call_ln139' <Predicate = (!icmp_ln139)> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 44 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2, i32 %v78"   --->   Operation 44 'call' 'call_ln0' <Predicate = (!icmp_ln139)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 45 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_85_1, i32 %inp_sumRow"   --->   Operation 45 'call' 'call_ln0' <Predicate = (!icmp_ln139)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 46 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2, i32 %v80"   --->   Operation 46 'call' 'call_ln0' <Predicate = (!icmp_ln139)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %add_ln139, i4 %h" [kernel.cpp:139]   --->   Operation 47 'store' 'store_ln139' <Predicate = (!icmp_ln139)> <Delay = 1.58>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln166 = ret" [kernel.cpp:166]   --->   Operation 48 'ret' 'ret_ln166' <Predicate = (icmp_ln139)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 49 [1/2] (0.00ns)   --->   "%call_ln139 = call void @Self_attention_Pipeline_l_mh_separate_i7_l_j7, i32 %Q_h, i32 %K_h, i32 %V_h, i10 %tmp, i32 %v65, i32 %v66, i32 %v67" [kernel.cpp:139]   --->   Operation 49 'call' 'call_ln139' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 50 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2, i32 %v78"   --->   Operation 50 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 51 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_85_1, i32 %inp_sumRow"   --->   Operation 51 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 52 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2, i32 %v80"   --->   Operation 52 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 53 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_gemm_i2_l_j2, i32 %Q_h, i32 %K_h, i32 %v78"   --->   Operation 53 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_gemm_i2_l_j2, i32 %Q_h, i32 %K_h, i32 %v78"   --->   Operation 54 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 55 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_norm_i3_l_j3, i32 %v78"   --->   Operation 55 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_norm_i3_l_j3, i32 %v78"   --->   Operation 56 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 57 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_exp_sum_i4, i32 %v78, i32 %inp_sumRow"   --->   Operation 57 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 58 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_exp_sum_i4, i32 %v78, i32 %inp_sumRow"   --->   Operation 58 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 59 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_update_i5, i32 %v78, i32 %inp_sumRow, i32 %v79_0, i32 %v79_1, i32 %v79_2, i32 %v79_3, i32 %v79_4, i32 %v79_5, i32 %v79_6, i32 %v79_7, i32 %v79_8, i32 %v79_9, i32 %v79_10, i32 %v79_11"   --->   Operation 59 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_update_i5, i32 %v78, i32 %inp_sumRow, i32 %v79_0, i32 %v79_1, i32 %v79_2, i32 %v79_3, i32 %v79_4, i32 %v79_5, i32 %v79_6, i32 %v79_7, i32 %v79_8, i32 %v79_9, i32 %v79_10, i32 %v79_11"   --->   Operation 60 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 61 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_gemm_i6_l_j6, i32 %v79_0, i32 %v79_1, i32 %v79_2, i32 %v79_3, i32 %v79_4, i32 %v79_5, i32 %v79_6, i32 %v79_7, i32 %v79_8, i32 %v79_9, i32 %v79_10, i32 %v79_11, i32 %V_h, i32 %v80"   --->   Operation 61 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 62 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_gemm_i6_l_j6, i32 %v79_0, i32 %v79_1, i32 %v79_2, i32 %v79_3, i32 %v79_4, i32 %v79_5, i32 %v79_6, i32 %v79_7, i32 %v79_8, i32 %v79_9, i32 %v79_10, i32 %v79_11, i32 %V_h, i32 %v80"   --->   Operation 62 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 63 [2/2] (0.00ns)   --->   "%call_ln139 = call void @Self_attention_Pipeline_l_mh_merge_i8_l_j8, i32 %v80, i10 %tmp, i32 %v68" [kernel.cpp:139]   --->   Operation 63 'call' 'call_ln139' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln140 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [kernel.cpp:140]   --->   Operation 64 'specloopname' 'specloopname_ln140' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 65 [1/2] (0.00ns)   --->   "%call_ln139 = call void @Self_attention_Pipeline_l_mh_merge_i8_l_j8, i32 %v80, i10 %tmp, i32 %v68" [kernel.cpp:139]   --->   Operation 65 'call' 'call_ln139' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln139 = br void %l_mh_separate_i7" [kernel.cpp:139]   --->   Operation 66 'br' 'br_ln139' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v65]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v66]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v67]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v68]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
h                  (alloca           ) [ 0111111111111111]
inp_sumRow         (alloca           ) [ 0011111111111111]
Q_h                (alloca           ) [ 0011111111111111]
K_h                (alloca           ) [ 0011111111111111]
V_h                (alloca           ) [ 0011111111111111]
v78                (alloca           ) [ 0011111111111111]
v79_0              (alloca           ) [ 0011111111111111]
v79_1              (alloca           ) [ 0011111111111111]
v79_2              (alloca           ) [ 0011111111111111]
v79_3              (alloca           ) [ 0011111111111111]
v79_4              (alloca           ) [ 0011111111111111]
v79_5              (alloca           ) [ 0011111111111111]
v79_6              (alloca           ) [ 0011111111111111]
v79_7              (alloca           ) [ 0011111111111111]
v79_8              (alloca           ) [ 0011111111111111]
v79_9              (alloca           ) [ 0011111111111111]
v79_10             (alloca           ) [ 0011111111111111]
v79_11             (alloca           ) [ 0011111111111111]
v80                (alloca           ) [ 0011111111111111]
store_ln139        (store            ) [ 0000000000000000]
br_ln139           (br               ) [ 0000000000000000]
h_1                (load             ) [ 0000000000000000]
icmp_ln139         (icmp             ) [ 0011111111111111]
empty              (speclooptripcount) [ 0000000000000000]
add_ln139          (add              ) [ 0000000000000000]
br_ln139           (br               ) [ 0000000000000000]
tmp                (bitconcatenate   ) [ 0001111111111111]
store_ln139        (store            ) [ 0000000000000000]
ret_ln166          (ret              ) [ 0000000000000000]
call_ln139         (call             ) [ 0000000000000000]
call_ln0           (call             ) [ 0000000000000000]
call_ln0           (call             ) [ 0000000000000000]
call_ln0           (call             ) [ 0000000000000000]
call_ln0           (call             ) [ 0000000000000000]
call_ln0           (call             ) [ 0000000000000000]
call_ln0           (call             ) [ 0000000000000000]
call_ln0           (call             ) [ 0000000000000000]
call_ln0           (call             ) [ 0000000000000000]
specloopname_ln140 (specloopname     ) [ 0000000000000000]
call_ln139         (call             ) [ 0000000000000000]
br_ln139           (br               ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v65">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v65"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v66">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v66"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v67">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v67"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v68">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v68"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_l_mh_separate_i7_l_j7"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_VITIS_LOOP_85_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_l_gemm_i2_l_j2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_l_norm_i3_l_j3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_l_exp_sum_i4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_l_update_i5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_l_gemm_i6_l_j6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_l_mh_merge_i8_l_j8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="h_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="inp_sumRow_alloca_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_sumRow/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="Q_h_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Q_h/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="K_h_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="K_h/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="V_h_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="V_h/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="v78_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v78/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="v79_0_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v79_0/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="v79_1_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v79_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="v79_2_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v79_2/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="v79_3_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v79_3/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="v79_4_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v79_4/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="v79_5_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v79_5/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="v79_6_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v79_6/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="v79_7_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v79_7/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="v79_8_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v79_8/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="v79_9_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v79_9/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="v79_10_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v79_10/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="v79_11_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v79_11/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="v80_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v80/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="130" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="131" dir="0" index="4" bw="10" slack="0"/>
<pin id="132" dir="0" index="5" bw="32" slack="0"/>
<pin id="133" dir="0" index="6" bw="32" slack="0"/>
<pin id="134" dir="0" index="7" bw="32" slack="0"/>
<pin id="135" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln139/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_Self_attention_Pipeline_VITIS_LOOP_85_1_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="0" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="153" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="0" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="159" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="0" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/6 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="0" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/8 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_Self_attention_Pipeline_l_update_i5_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="0" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="177" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="178" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="179" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="180" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="181" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="182" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="183" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="184" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="185" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="186" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="187" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="188" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="189" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/10 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="0" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="195" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="196" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="197" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="198" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="199" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="200" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="201" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="202" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="203" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="204" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="205" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="206" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="207" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/12 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="0" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="10" slack="12"/>
<pin id="213" dir="0" index="3" bw="32" slack="0"/>
<pin id="214" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln139/14 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln139_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="4" slack="0"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="h_1_load_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="1"/>
<pin id="224" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_1/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="icmp_ln139_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="0"/>
<pin id="227" dir="0" index="1" bw="4" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln139/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="add_ln139_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="4" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln139/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="10" slack="0"/>
<pin id="239" dir="0" index="1" bw="4" slack="0"/>
<pin id="240" dir="0" index="2" bw="1" slack="0"/>
<pin id="241" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln139_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="4" slack="0"/>
<pin id="248" dir="0" index="1" bw="4" slack="1"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/2 "/>
</bind>
</comp>

<comp id="251" class="1005" name="h_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="0"/>
<pin id="253" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="261" class="1005" name="tmp_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="10" slack="1"/>
<pin id="263" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="269" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="270" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v1/7 v31_1/12 v31_2/17 v31_3/22 v4/13 v46_1/18 v46_2/23 v46_3/28 v46_4/33 v46_5/38 v46_6/43 v46_7/48 v46_8/53 v46_9/58 v46_s/63 v46_10/68 v7/7 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="273" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="274" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v31_4/27 v31_5/32 v31_6/37 v31_7/42 v64_1/12 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="277" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="278" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v31_8/47 v31_9/52 v31_s/57 v31_10/62 v64_2/17 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="281" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="282" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v31_11/67 v31_12/72 v31_13/77 v31_14/82 v64_3/22 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="285" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="286" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v31_15/87 v31_16/92 v31_17/97 v31_18/102 v64_4/27 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="289" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="290" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v31_19/107 v31_20/112 v31_21/117 v31_22/122 v64_5/32 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="293" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="294" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v31_23/127 v31_24/132 v31_25/137 v31_26/142 v64_6/37 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="297" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="298" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v31_27/147 v31_28/152 v31_29/157 v31_30/162 v64_7/42 "/>
</bind>
</comp>

<comp id="299" class="1004" name="grp_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="301" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="302" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v31_31/167 v31_32/172 v31_33/177 v31_34/182 v64_8/47 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="305" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="306" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v31_35/187 v31_36/192 v31_37/197 v31_38/202 v64_9/52 "/>
</bind>
</comp>

<comp id="307" class="1004" name="grp_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="309" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="310" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v31_39/207 v31_40/212 v31_41/217 v31_42/222 v64_s/57 "/>
</bind>
</comp>

<comp id="311" class="1004" name="grp_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="313" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="314" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v31_43/227 v31_44/232 v31_45/237 v31_46/242 v64_10/62 "/>
</bind>
</comp>

<comp id="315" class="1004" name="grp_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="317" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="318" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v/3 v29_15/4 v29_31/5 v29_47/6 v35/4 v6/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="grp_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="321" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="322" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v29_1/3 v29_16/4 v29_32/5 v29_48/6 v62_1/8 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="325" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="326" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v29_2/3 v29_17/4 v29_33/5 v29_49/6 v62_2/13 "/>
</bind>
</comp>

<comp id="327" class="1004" name="grp_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="329" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="330" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v29_3/3 v29_18/4 v29_34/5 v29_50/6 v62_3/18 "/>
</bind>
</comp>

<comp id="331" class="1004" name="grp_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="333" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="334" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v29_4/3 v29_19/4 v29_35/5 v29_51/6 v62_4/23 "/>
</bind>
</comp>

<comp id="335" class="1004" name="grp_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="337" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="338" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v29_5/3 v29_20/4 v29_36/5 v29_52/6 v62_5/28 "/>
</bind>
</comp>

<comp id="339" class="1004" name="grp_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="341" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="342" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v29_6/3 v29_21/4 v29_37/5 v29_53/6 v62_6/33 "/>
</bind>
</comp>

<comp id="343" class="1004" name="grp_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="345" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="346" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v29_7/3 v29_22/4 v29_38/5 v29_54/6 v62_7/38 "/>
</bind>
</comp>

<comp id="347" class="1004" name="grp_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="349" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="350" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v29_8/3 v29_23/4 v29_39/5 v29_55/6 v62_8/43 "/>
</bind>
</comp>

<comp id="351" class="1004" name="grp_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="353" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="354" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v29_9/3 v29_24/4 v29_40/5 v29_56/6 v62_9/48 "/>
</bind>
</comp>

<comp id="355" class="1004" name="grp_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="357" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="358" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v29_s/3 v29_25/4 v29_41/5 v29_57/6 v62_s/53 "/>
</bind>
</comp>

<comp id="359" class="1004" name="grp_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="361" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="362" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v29_10/3 v29_26/4 v29_42/5 v29_58/6 v62_10/58 "/>
</bind>
</comp>

<comp id="363" class="1004" name="grp_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="365" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="366" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="v5/3 v51_2/4 v51_4/5 v51_6/6 v51_8/7 v51_s/8 "/>
</bind>
</comp>

<comp id="367" class="1004" name="grp_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="369" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="370" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="v51_1/3 v51_3/4 v51_5/5 v51_7/6 v51_9/7 v51_10/8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="136"><net_src comp="26" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="126" pin=5"/></net>

<net id="138"><net_src comp="2" pin="0"/><net_sink comp="126" pin=6"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="126" pin=7"/></net>

<net id="144"><net_src comp="28" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="30" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="154"><net_src comp="32" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="161"><net_src comp="34" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="166"><net_src comp="36" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="38" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="190"><net_src comp="40" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="208"><net_src comp="42" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="215"><net_src comp="44" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="6" pin="0"/><net_sink comp="209" pin=3"/></net>

<net id="221"><net_src comp="12" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="229"><net_src comp="222" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="14" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="222" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="20" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="242"><net_src comp="22" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="222" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="24" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="245"><net_src comp="237" pin="3"/><net_sink comp="126" pin=4"/></net>

<net id="250"><net_src comp="231" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="50" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="256"><net_src comp="251" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="257"><net_src comp="251" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="264"><net_src comp="237" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="126" pin=4"/></net>

<net id="266"><net_src comp="261" pin="1"/><net_sink comp="209" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v68 | {14 15 }
 - Input state : 
	Port: Self_attention : v65 | {2 3 }
	Port: Self_attention : v66 | {2 3 }
	Port: Self_attention : v67 | {2 3 }
  - Chain level:
	State 1
		store_ln139 : 1
	State 2
		icmp_ln139 : 1
		add_ln139 : 1
		br_ln139 : 2
		tmp : 1
		call_ln139 : 2
		store_ln139 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                            Functional Unit                           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |       grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126       |    0    |  4.764  |    98   |   153   |
|          |  grp_Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2_fu_140  |    0    |    0    |    24   |    85   |
|          |          grp_Self_attention_Pipeline_VITIS_LOOP_85_1_fu_145          |    0    |    0    |    4    |    22   |
|          | grp_Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2_fu_150 |    0    |    0    |    32   |    85   |
|   call   |           grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155          |    80   | 268.436 |  15136  |  14686  |
|          |           grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162          |    3    |  1.588  |   240   |   415   |
|          |            grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167           |    9    | 19.0269 |   1627  |   1833  |
|          |            grp_Self_attention_Pipeline_l_update_i5_fu_173            |    0    | 11.2804 |   657   |   358   |
|          |           grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191          |    60   |   39.7  |   6029  |   8924  |
|          |         grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_209        |    0    |  1.588  |    67   |   135   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                              grp_fu_267                              |    2    |    0    |   205   |   390   |
|          |                              grp_fu_271                              |    2    |    0    |   205   |   390   |
|          |                              grp_fu_275                              |    2    |    0    |   205   |   390   |
|          |                              grp_fu_279                              |    2    |    0    |   205   |   390   |
|          |                              grp_fu_283                              |    2    |    0    |   205   |   390   |
|   fadd   |                              grp_fu_287                              |    2    |    0    |   205   |   390   |
|          |                              grp_fu_291                              |    2    |    0    |   205   |   390   |
|          |                              grp_fu_295                              |    2    |    0    |   205   |   390   |
|          |                              grp_fu_299                              |    2    |    0    |   205   |   390   |
|          |                              grp_fu_303                              |    2    |    0    |   205   |   390   |
|          |                              grp_fu_307                              |    2    |    0    |   205   |   390   |
|          |                              grp_fu_311                              |    2    |    0    |   205   |   390   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                              grp_fu_315                              |    3    |    0    |   143   |   321   |
|          |                              grp_fu_319                              |    3    |    0    |   143   |   321   |
|          |                              grp_fu_323                              |    3    |    0    |   143   |   321   |
|          |                              grp_fu_327                              |    3    |    0    |   143   |   321   |
|          |                              grp_fu_331                              |    3    |    0    |   143   |   321   |
|   fmul   |                              grp_fu_335                              |    3    |    0    |   143   |   321   |
|          |                              grp_fu_339                              |    3    |    0    |   143   |   321   |
|          |                              grp_fu_343                              |    3    |    0    |   143   |   321   |
|          |                              grp_fu_347                              |    3    |    0    |   143   |   321   |
|          |                              grp_fu_351                              |    3    |    0    |   143   |   321   |
|          |                              grp_fu_355                              |    3    |    0    |   143   |   321   |
|          |                              grp_fu_359                              |    3    |    0    |   143   |   321   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                           add_ln139_fu_231                           |    0    |    0    |    0    |    13   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                           icmp_ln139_fu_225                          |    0    |    0    |    0    |    9    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                              tmp_fu_237                              |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|   fdiv   |                              grp_fu_363                              |    0    |    0    |    0    |    0    |
|          |                              grp_fu_367                              |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                      |   212   | 346.383 |  28090  |  35250  |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------+--------+--------+--------+--------+
|    K_h   |   30   |    0   |    0   |    0   |
|    Q_h   |   30   |    0   |    0   |    0   |
|    V_h   |   22   |    0   |    0   |    0   |
|inp_sumRow|    0   |   64   |    6   |    0   |
|    v78   |    2   |    0   |    0   |    0   |
|   v79_0  |    0   |   32   |    6   |    0   |
|   v79_1  |    0   |   32   |    6   |    0   |
|  v79_10  |    0   |   32   |    6   |    0   |
|  v79_11  |    0   |   32   |    6   |    0   |
|   v79_2  |    0   |   32   |    6   |    0   |
|   v79_3  |    0   |   32   |    6   |    0   |
|   v79_4  |    0   |   32   |    6   |    0   |
|   v79_5  |    0   |   32   |    6   |    0   |
|   v79_6  |    0   |   32   |    6   |    0   |
|   v79_7  |    0   |   32   |    6   |    0   |
|   v79_8  |    0   |   32   |    6   |    0   |
|   v79_9  |    0   |   32   |    6   |    0   |
|    v80   |    2   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+
|   Total  |   86   |   448  |   78   |    0   |
+----------+--------+--------+--------+--------+

* Register list:
+-----------+--------+
|           |   FF   |
+-----------+--------+
| h_reg_251 |    4   |
|tmp_reg_261|   10   |
+-----------+--------+
|   Total   |   14   |
+-----------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------------|------|------|------|--------||---------||---------|
|                           Comp                           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126 |  p4  |   2  |  10  |   20   ||    9    |
|----------------------------------------------------------|------|------|------|--------||---------||---------|
|                           Total                          |      |      |      |   20   ||  1.588  ||    9    |
|----------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   212  |   346  |  28090 |  35250 |    -   |
|   Memory  |   86   |    -   |    -   |   448  |   78   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |    9   |    -   |
|  Register |    -   |    -   |    -   |   14   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   86   |   212  |   347  |  28552 |  35337 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
