Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Nov 29 18:49:04 2021
| Host         : hp6g4-mlab-2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  32          
TIMING-20  Warning           Non-clocked latch            168         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (291)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (232)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (291)
--------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_1/U0/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_1/U0/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_1/U0/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_1/U0/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_1/U0/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fsm_1/U0/logic/done_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fsm_1/U0/logic/valid_aux_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_2/U0/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_2/U0/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_2/U0/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_2/U0/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_2/U0/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fsm_2/U0/logic/done_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fsm_2/U0/logic/valid_aux_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_3/U0/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_3/U0/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_3/U0/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_3/U0/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_3/U0/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fsm_3/U0/logic/done_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fsm_3/U0/logic/valid_aux_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_4/U0/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_4/U0/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_4/U0/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_4/U0/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_4/U0/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fsm_4/U0/logic/done_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fsm_4/U0/logic/valid_aux_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_5/U0/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_5/U0/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_5/U0/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_5/U0/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_5/U0/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fsm_5/U0/logic/done_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fsm_5/U0/logic/valid_aux_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_6/U0/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_6/U0/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_6/U0/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_6/U0/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_6/U0/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fsm_6/U0/logic/done_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fsm_6/U0/logic/valid_aux_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_7/U0/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_7/U0/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_7/U0/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_7/U0/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_7/U0/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/fsm_7/U0/acks_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fsm_7/U0/logic/done_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/fsm_7/U0/logic/valid_aux_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (232)
--------------------------------------------------
 There are 232 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.024        0.000                      0                 1402        0.061        0.000                      0                 1402        4.020        0.000                       0                   712  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          4.024        0.000                      0                 1398        0.061        0.000                      0                 1398        4.020        0.000                       0                   712  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               8.066        0.000                      0                    4        0.516        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.024ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.024ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.792ns  (logic 2.174ns (37.533%)  route 3.618ns (62.467%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.700     2.994    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.478     3.472 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=10, routed)          0.908     4.380    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X32Y102        LUT3 (Prop_lut3_I1_O)        0.296     4.676 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.649     5.325    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X31Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.449 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.712     6.161    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X32Y101        LUT3 (Prop_lut3_I2_O)        0.124     6.285 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          0.769     7.054    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X34Y100        LUT4 (Prop_lut4_I3_O)        0.124     7.178 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_8/O
                         net (fo=1, routed)           0.000     7.178    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][2]
    SLICE_X34Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.558 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.558    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.873 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.580     8.453    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X35Y99         LUT3 (Prop_lut3_I0_O)        0.333     8.786 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     8.786    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X35Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.481    12.660    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X35Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.229    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X35Y99         FDRE (Setup_fdre_C_D)        0.075    12.810    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.810    
                         arrival time                          -8.786    
  -------------------------------------------------------------------
                         slack                                  4.024    

Slack (MET) :             4.024ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.748ns  (logic 2.155ns (37.494%)  route 3.593ns (62.506%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.700     2.994    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.478     3.472 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=10, routed)          0.908     4.380    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X32Y102        LUT3 (Prop_lut3_I1_O)        0.296     4.676 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.649     5.325    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X31Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.449 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.712     6.161    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X32Y101        LUT3 (Prop_lut3_I2_O)        0.124     6.285 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          0.769     7.054    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X34Y100        LUT4 (Prop_lut4_I3_O)        0.124     7.178 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_8/O
                         net (fo=1, routed)           0.000     7.178    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][2]
    SLICE_X34Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.558 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.558    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.881 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.555     8.436    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X35Y99         LUT3 (Prop_lut3_I0_O)        0.306     8.742 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     8.742    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X35Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.481    12.660    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X35Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.229    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X35Y99         FDRE (Setup_fdre_C_D)        0.031    12.766    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.766    
                         arrival time                          -8.742    
  -------------------------------------------------------------------
                         slack                                  4.024    

Slack (MET) :             4.086ns  (required time - arrival time)
  Source:                 design_1_i/fsm_7/U0/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_7/U0/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.591ns  (logic 0.743ns (13.290%)  route 4.848ns (86.710%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.652     2.946    design_1_i/fsm_7/U0/clk
    SLICE_X36Y93         FDRE                                         r  design_1_i/fsm_7/U0/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  design_1_i/fsm_7/U0/FSM_onehot_state_reg[3]/Q
                         net (fo=1, routed)           2.342     5.806    design_1_i/fsm_7/U0/asout_array[7]_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.907 r  design_1_i/fsm_7/U0/asout_array[7]_0_BUFG_inst/O
                         net (fo=37, routed)          2.165     8.071    design_1_i/fsm_7/U0/logic/ack_out[3]
    SLICE_X36Y92         LUT5 (Prop_lut5_I2_O)        0.124     8.195 r  design_1_i/fsm_7/U0/logic/FSM_onehot_state[4]_i_2/O
                         net (fo=5, routed)           0.341     8.537    design_1_i/fsm_7/U0/logic_n_2
    SLICE_X36Y93         FDRE                                         r  design_1_i/fsm_7/U0/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.479    12.658    design_1_i/fsm_7/U0/clk
    SLICE_X36Y93         FDRE                                         r  design_1_i/fsm_7/U0/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.288    12.946    
                         clock uncertainty           -0.154    12.792    
    SLICE_X36Y93         FDRE (Setup_fdre_C_CE)      -0.169    12.623    design_1_i/fsm_7/U0/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.623    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                  4.086    

Slack (MET) :             4.086ns  (required time - arrival time)
  Source:                 design_1_i/fsm_7/U0/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_7/U0/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.591ns  (logic 0.743ns (13.290%)  route 4.848ns (86.710%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.652     2.946    design_1_i/fsm_7/U0/clk
    SLICE_X36Y93         FDRE                                         r  design_1_i/fsm_7/U0/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  design_1_i/fsm_7/U0/FSM_onehot_state_reg[3]/Q
                         net (fo=1, routed)           2.342     5.806    design_1_i/fsm_7/U0/asout_array[7]_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.907 r  design_1_i/fsm_7/U0/asout_array[7]_0_BUFG_inst/O
                         net (fo=37, routed)          2.165     8.071    design_1_i/fsm_7/U0/logic/ack_out[3]
    SLICE_X36Y92         LUT5 (Prop_lut5_I2_O)        0.124     8.195 r  design_1_i/fsm_7/U0/logic/FSM_onehot_state[4]_i_2/O
                         net (fo=5, routed)           0.341     8.537    design_1_i/fsm_7/U0/logic_n_2
    SLICE_X36Y93         FDRE                                         r  design_1_i/fsm_7/U0/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.479    12.658    design_1_i/fsm_7/U0/clk
    SLICE_X36Y93         FDRE                                         r  design_1_i/fsm_7/U0/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.288    12.946    
                         clock uncertainty           -0.154    12.792    
    SLICE_X36Y93         FDRE (Setup_fdre_C_CE)      -0.169    12.623    design_1_i/fsm_7/U0/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.623    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                  4.086    

Slack (MET) :             4.096ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.674ns  (logic 2.040ns (35.951%)  route 3.634ns (64.049%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.700     2.994    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.478     3.472 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=10, routed)          0.908     4.380    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X32Y102        LUT3 (Prop_lut3_I1_O)        0.296     4.676 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.649     5.325    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X31Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.449 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.712     6.161    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X32Y101        LUT3 (Prop_lut3_I2_O)        0.124     6.285 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          0.769     7.054    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X34Y100        LUT4 (Prop_lut4_I3_O)        0.124     7.178 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_8/O
                         net (fo=1, routed)           0.000     7.178    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][2]
    SLICE_X34Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.558 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.558    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.777 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.596     8.373    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X35Y99         LUT3 (Prop_lut3_I0_O)        0.295     8.668 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     8.668    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X35Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.481    12.660    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X35Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.229    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X35Y99         FDRE (Setup_fdre_C_D)        0.029    12.764    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.764    
                         arrival time                          -8.668    
  -------------------------------------------------------------------
                         slack                                  4.096    

Slack (MET) :             4.104ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.712ns  (logic 2.092ns (36.625%)  route 3.620ns (63.375%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.700     2.994    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.478     3.472 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=10, routed)          0.908     4.380    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X32Y102        LUT3 (Prop_lut3_I1_O)        0.296     4.676 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.649     5.325    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X31Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.449 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.712     6.161    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X32Y101        LUT3 (Prop_lut3_I2_O)        0.124     6.285 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          0.769     7.054    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X34Y100        LUT4 (Prop_lut4_I3_O)        0.124     7.178 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_8/O
                         net (fo=1, routed)           0.000     7.178    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][2]
    SLICE_X34Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.558 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.558    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.797 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.582     8.379    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X35Y99         LUT3 (Prop_lut3_I0_O)        0.327     8.706 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     8.706    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X35Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.481    12.660    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X35Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.229    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X35Y99         FDRE (Setup_fdre_C_D)        0.075    12.810    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.810    
                         arrival time                          -8.706    
  -------------------------------------------------------------------
                         slack                                  4.104    

Slack (MET) :             4.119ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.697ns  (logic 1.905ns (33.441%)  route 3.792ns (66.559%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.700     2.994    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.478     3.472 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=10, routed)          0.908     4.380    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X32Y102        LUT3 (Prop_lut3_I1_O)        0.296     4.676 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.649     5.325    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X31Y101        LUT6 (Prop_lut6_I3_O)        0.124     5.449 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.712     6.161    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X32Y101        LUT3 (Prop_lut3_I2_O)        0.124     6.285 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          0.534     6.819    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X34Y100        LUT4 (Prop_lut4_I3_O)        0.124     6.943 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     6.943    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X34Y100        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     7.370 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.988     8.359    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]
    SLICE_X35Y98         LUT3 (Prop_lut3_I0_O)        0.332     8.691 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]_i_1/O
                         net (fo=1, routed)           0.000     8.691    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[1]
    SLICE_X35Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.481    12.660    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X35Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
                         clock pessimism              0.229    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X35Y98         FDRE (Setup_fdre_C_D)        0.075    12.810    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.810    
                         arrival time                          -8.691    
  -------------------------------------------------------------------
                         slack                                  4.119    

Slack (MET) :             4.200ns  (required time - arrival time)
  Source:                 design_1_i/fsm_7/U0/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_7/U0/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.451ns  (logic 0.743ns (13.631%)  route 4.708ns (86.369%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.652     2.946    design_1_i/fsm_7/U0/clk
    SLICE_X36Y93         FDRE                                         r  design_1_i/fsm_7/U0/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  design_1_i/fsm_7/U0/FSM_onehot_state_reg[3]/Q
                         net (fo=1, routed)           2.342     5.806    design_1_i/fsm_7/U0/asout_array[7]_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.907 r  design_1_i/fsm_7/U0/asout_array[7]_0_BUFG_inst/O
                         net (fo=37, routed)          2.165     8.071    design_1_i/fsm_7/U0/logic/ack_out[3]
    SLICE_X36Y92         LUT5 (Prop_lut5_I2_O)        0.124     8.195 r  design_1_i/fsm_7/U0/logic/FSM_onehot_state[4]_i_2/O
                         net (fo=5, routed)           0.202     8.397    design_1_i/fsm_7/U0/logic_n_2
    SLICE_X36Y92         FDSE                                         r  design_1_i/fsm_7/U0/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.478    12.657    design_1_i/fsm_7/U0/clk
    SLICE_X36Y92         FDSE                                         r  design_1_i/fsm_7/U0/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.263    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X36Y92         FDSE (Setup_fdse_C_CE)      -0.169    12.597    design_1_i/fsm_7/U0/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.597    
                         arrival time                          -8.397    
  -------------------------------------------------------------------
                         slack                                  4.200    

Slack (MET) :             4.200ns  (required time - arrival time)
  Source:                 design_1_i/fsm_7/U0/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_7/U0/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.451ns  (logic 0.743ns (13.631%)  route 4.708ns (86.369%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.652     2.946    design_1_i/fsm_7/U0/clk
    SLICE_X36Y93         FDRE                                         r  design_1_i/fsm_7/U0/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  design_1_i/fsm_7/U0/FSM_onehot_state_reg[3]/Q
                         net (fo=1, routed)           2.342     5.806    design_1_i/fsm_7/U0/asout_array[7]_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.907 r  design_1_i/fsm_7/U0/asout_array[7]_0_BUFG_inst/O
                         net (fo=37, routed)          2.165     8.071    design_1_i/fsm_7/U0/logic/ack_out[3]
    SLICE_X36Y92         LUT5 (Prop_lut5_I2_O)        0.124     8.195 r  design_1_i/fsm_7/U0/logic/FSM_onehot_state[4]_i_2/O
                         net (fo=5, routed)           0.202     8.397    design_1_i/fsm_7/U0/logic_n_2
    SLICE_X36Y92         FDRE                                         r  design_1_i/fsm_7/U0/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.478    12.657    design_1_i/fsm_7/U0/clk
    SLICE_X36Y92         FDRE                                         r  design_1_i/fsm_7/U0/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.263    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X36Y92         FDRE (Setup_fdre_C_CE)      -0.169    12.597    design_1_i/fsm_7/U0/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.597    
                         arrival time                          -8.397    
  -------------------------------------------------------------------
                         slack                                  4.200    

Slack (MET) :             4.200ns  (required time - arrival time)
  Source:                 design_1_i/fsm_7/U0/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_7/U0/FSM_onehot_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.451ns  (logic 0.743ns (13.631%)  route 4.708ns (86.369%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.652     2.946    design_1_i/fsm_7/U0/clk
    SLICE_X36Y93         FDRE                                         r  design_1_i/fsm_7/U0/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  design_1_i/fsm_7/U0/FSM_onehot_state_reg[3]/Q
                         net (fo=1, routed)           2.342     5.806    design_1_i/fsm_7/U0/asout_array[7]_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.907 r  design_1_i/fsm_7/U0/asout_array[7]_0_BUFG_inst/O
                         net (fo=37, routed)          2.165     8.071    design_1_i/fsm_7/U0/logic/ack_out[3]
    SLICE_X36Y92         LUT5 (Prop_lut5_I2_O)        0.124     8.195 r  design_1_i/fsm_7/U0/logic/FSM_onehot_state[4]_i_2/O
                         net (fo=5, routed)           0.202     8.397    design_1_i/fsm_7/U0/logic_n_2
    SLICE_X36Y92         FDRE                                         r  design_1_i/fsm_7/U0/FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.478    12.657    design_1_i/fsm_7/U0/clk
    SLICE_X36Y92         FDRE                                         r  design_1_i/fsm_7/U0/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.263    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X36Y92         FDRE (Setup_fdre_C_CE)      -0.169    12.597    design_1_i/fsm_7/U0/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         12.597    
                         arrival time                          -8.397    
  -------------------------------------------------------------------
                         slack                                  4.200    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.557     0.893    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X35Y91         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[6]/Q
                         net (fo=1, routed)           0.116     1.150    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X34Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.284     0.906    
    SLICE_X34Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.089    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_awaddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.886%)  route 0.187ns (50.114%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.641     0.977    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X33Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]/Q
                         net (fo=3, routed)           0.187     1.305    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[11][3]
    SLICE_X32Y97         LUT6 (Prop_lut6_I3_O)        0.045     1.350 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_axi_awaddr[3]_INST_0/O
                         net (fo=1, routed)           0.000     1.350    design_1_i/comblock_0/U0/AXIL_inst/axil_awaddr[1]
    SLICE_X32Y97         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_awaddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.826     1.192    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X32Y97         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_awaddr_reg[3]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X32Y97         FDRE (Hold_fdre_C_D)         0.121     1.278    design_1_i/comblock_0/U0/AXIL_inst/axi_awaddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.557     0.893    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X35Y91         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           0.145     1.179    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X34Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.281     0.909    
    SLICE_X34Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.092    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.622%)  route 0.168ns (54.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.559     0.895    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X33Y97         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[31]/Q
                         net (fo=1, routed)           0.168     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X34Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X34Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.573     0.909    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X27Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[34]/Q
                         net (fo=1, routed)           0.054     1.104    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[34]
    SLICE_X26Y93         LUT3 (Prop_lut3_I2_O)        0.045     1.149 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[34]_i_1__1/O
                         net (fo=1, routed)           0.000     1.149    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[34]_i_1__1_n_0
    SLICE_X26Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X26Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[34]/C
                         clock pessimism             -0.287     0.922    
    SLICE_X26Y93         FDRE (Hold_fdre_C_D)         0.121     1.043    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.078%)  route 0.201ns (51.922%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[10]/Q
                         net (fo=1, routed)           0.201     1.334    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[10]
    SLICE_X27Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.379 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[10]_i_1__1/O
                         net (fo=1, routed)           0.000     1.379    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[10]_i_1__1_n_0
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.092     1.267    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.115     1.168    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X26Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.055    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.246ns (43.191%)  route 0.324ns (56.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97         FDRE (Prop_fdre_C_Q)         0.148     1.061 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[45]/Q
                         net (fo=10, routed)          0.324     1.384    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]_0[39]
    SLICE_X34Y102        LUT6 (Prop_lut6_I5_O)        0.098     1.482 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[4]_i_1/O
                         net (fo=1, routed)           0.000     1.482    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]_0[4]
    SLICE_X34Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.912     1.278    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X34Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X34Y102        FDRE (Hold_fdre_C_D)         0.120     1.363    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.575     0.911    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X31Y90         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[3]/Q
                         net (fo=1, routed)           0.110     1.162    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X30Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.042    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.639     0.975    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X39Y100        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.172    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X39Y100        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.911     1.277    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X39Y100        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.302     0.975    
    SLICE_X39Y100        FDRE (Hold_fdre_C_D)         0.075     1.050    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X30Y100   design_1_i/comblock_0/U0/AXIL_inst/aw_en_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X29Y88    design_1_i/comblock_0/U0/AXIL_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X29Y88    design_1_i/comblock_0/U0/AXIL_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X29Y89    design_1_i/comblock_0/U0/AXIL_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X29Y89    design_1_i/comblock_0/U0/AXIL_inst/axi_araddr_reg[5]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X29Y89    design_1_i/comblock_0/U0/AXIL_inst/axi_araddr_reg[6]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X29Y88    design_1_i/comblock_0/U0/AXIL_inst/axi_araddr_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y89    design_1_i/comblock_0/U0/AXIL_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y97    design_1_i/comblock_0/U0/AXIL_inst/axi_awaddr_reg[2]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.066ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.516ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.066ns  (required time - arrival time)
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_1/U0/dut/count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.360ns  (logic 0.518ns (38.094%)  route 0.842ns (61.906%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.650     2.944    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X34Y90         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/Q
                         net (fo=6, routed)           0.842     4.304    design_1_i/fsm_1/U0/dut/ack_in
    SLICE_X38Y90         FDCE                                         f  design_1_i/fsm_1/U0/dut/count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.477    12.656    design_1_i/fsm_1/U0/dut/clk
    SLICE_X38Y90         FDCE                                         r  design_1_i/fsm_1/U0/dut/count_reg_reg[0]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X38Y90         FDCE (Recov_fdce_C_CLR)     -0.361    12.370    design_1_i/fsm_1/U0/dut/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.370    
                         arrival time                          -4.304    
  -------------------------------------------------------------------
                         slack                                  8.066    

Slack (MET) :             8.066ns  (required time - arrival time)
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_1/U0/dut/count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.360ns  (logic 0.518ns (38.094%)  route 0.842ns (61.906%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.650     2.944    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X34Y90         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/Q
                         net (fo=6, routed)           0.842     4.304    design_1_i/fsm_1/U0/dut/ack_in
    SLICE_X38Y90         FDCE                                         f  design_1_i/fsm_1/U0/dut/count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.477    12.656    design_1_i/fsm_1/U0/dut/clk
    SLICE_X38Y90         FDCE                                         r  design_1_i/fsm_1/U0/dut/count_reg_reg[3]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X38Y90         FDCE (Recov_fdce_C_CLR)     -0.361    12.370    design_1_i/fsm_1/U0/dut/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.370    
                         arrival time                          -4.304    
  -------------------------------------------------------------------
                         slack                                  8.066    

Slack (MET) :             8.108ns  (required time - arrival time)
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_1/U0/dut/count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.360ns  (logic 0.518ns (38.094%)  route 0.842ns (61.906%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.650     2.944    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X34Y90         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/Q
                         net (fo=6, routed)           0.842     4.304    design_1_i/fsm_1/U0/dut/ack_in
    SLICE_X38Y90         FDCE                                         f  design_1_i/fsm_1/U0/dut/count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.477    12.656    design_1_i/fsm_1/U0/dut/clk
    SLICE_X38Y90         FDCE                                         r  design_1_i/fsm_1/U0/dut/count_reg_reg[1]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X38Y90         FDCE (Recov_fdce_C_CLR)     -0.319    12.412    design_1_i/fsm_1/U0/dut/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.412    
                         arrival time                          -4.304    
  -------------------------------------------------------------------
                         slack                                  8.108    

Slack (MET) :             8.108ns  (required time - arrival time)
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_1/U0/dut/count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.360ns  (logic 0.518ns (38.094%)  route 0.842ns (61.906%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.650     2.944    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X34Y90         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/Q
                         net (fo=6, routed)           0.842     4.304    design_1_i/fsm_1/U0/dut/ack_in
    SLICE_X38Y90         FDCE                                         f  design_1_i/fsm_1/U0/dut/count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.477    12.656    design_1_i/fsm_1/U0/dut/clk
    SLICE_X38Y90         FDCE                                         r  design_1_i/fsm_1/U0/dut/count_reg_reg[2]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X38Y90         FDCE (Recov_fdce_C_CLR)     -0.319    12.412    design_1_i/fsm_1/U0/dut/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.412    
                         arrival time                          -4.304    
  -------------------------------------------------------------------
                         slack                                  8.108    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_1/U0/dut/count_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.164ns (34.111%)  route 0.317ns (65.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.557     0.893    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X34Y90         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.164     1.057 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/Q
                         net (fo=6, routed)           0.317     1.373    design_1_i/fsm_1/U0/dut/ack_in
    SLICE_X38Y90         FDCE                                         f  design_1_i/fsm_1/U0/dut/count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.823     1.189    design_1_i/fsm_1/U0/dut/clk
    SLICE_X38Y90         FDCE                                         r  design_1_i/fsm_1/U0/dut/count_reg_reg[0]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X38Y90         FDCE (Remov_fdce_C_CLR)     -0.067     0.858    design_1_i/fsm_1/U0/dut/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_1/U0/dut/count_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.164ns (34.111%)  route 0.317ns (65.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.557     0.893    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X34Y90         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.164     1.057 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/Q
                         net (fo=6, routed)           0.317     1.373    design_1_i/fsm_1/U0/dut/ack_in
    SLICE_X38Y90         FDCE                                         f  design_1_i/fsm_1/U0/dut/count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.823     1.189    design_1_i/fsm_1/U0/dut/clk
    SLICE_X38Y90         FDCE                                         r  design_1_i/fsm_1/U0/dut/count_reg_reg[1]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X38Y90         FDCE (Remov_fdce_C_CLR)     -0.067     0.858    design_1_i/fsm_1/U0/dut/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_1/U0/dut/count_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.164ns (34.111%)  route 0.317ns (65.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.557     0.893    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X34Y90         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.164     1.057 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/Q
                         net (fo=6, routed)           0.317     1.373    design_1_i/fsm_1/U0/dut/ack_in
    SLICE_X38Y90         FDCE                                         f  design_1_i/fsm_1/U0/dut/count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.823     1.189    design_1_i/fsm_1/U0/dut/clk
    SLICE_X38Y90         FDCE                                         r  design_1_i/fsm_1/U0/dut/count_reg_reg[2]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X38Y90         FDCE (Remov_fdce_C_CLR)     -0.067     0.858    design_1_i/fsm_1/U0/dut/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_1/U0/dut/count_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.164ns (34.111%)  route 0.317ns (65.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.557     0.893    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X34Y90         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.164     1.057 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/Q
                         net (fo=6, routed)           0.317     1.373    design_1_i/fsm_1/U0/dut/ack_in
    SLICE_X38Y90         FDCE                                         f  design_1_i/fsm_1/U0/dut/count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.823     1.189    design_1_i/fsm_1/U0/dut/clk
    SLICE_X38Y90         FDCE                                         r  design_1_i/fsm_1/U0/dut/count_reg_reg[3]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X38Y90         FDCE (Remov_fdce_C_CLR)     -0.067     0.858    design_1_i/fsm_1/U0/dut/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.516    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.802ns  (logic 0.124ns (6.883%)  route 1.678ns (93.117%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.678     1.678    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X36Y99         LUT1 (Prop_lut1_I0_O)        0.124     1.802 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.802    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X36Y99         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.480     2.659    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y99         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.045ns (6.236%)  route 0.677ns (93.764%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.677     0.677    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X36Y99         LUT1 (Prop_lut1_I0_O)        0.045     0.722 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.722    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X36Y99         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.825     1.191    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y99         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           140 Endpoints
Min Delay           140 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/sol_counter_0/U0/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/sol_counter_0/U0/count_reg_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.770ns  (logic 2.151ns (77.647%)  route 0.619ns (22.353%))
  Logic Levels:           9  (CARRY4=8 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDCE                         0.000     0.000 r  design_1_i/sol_counter_0/U0/count_reg_reg[1]/C
    SLICE_X33Y89         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  design_1_i/sol_counter_0/U0/count_reg_reg[1]/Q
                         net (fo=2, routed)           0.619     1.078    design_1_i/sol_counter_0/U0/count[1]
    SLICE_X33Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.752 r  design_1_i/sol_counter_0/U0/count_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.752    design_1_i/sol_counter_0/U0/count_reg_reg[3]_i_1_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.866 r  design_1_i/sol_counter_0/U0/count_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.866    design_1_i/sol_counter_0/U0/count_reg_reg[7]_i_1_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.980 r  design_1_i/sol_counter_0/U0/count_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.980    design_1_i/sol_counter_0/U0/count_reg_reg[11]_i_1_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.094 r  design_1_i/sol_counter_0/U0/count_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.094    design_1_i/sol_counter_0/U0/count_reg_reg[15]_i_1_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.208 r  design_1_i/sol_counter_0/U0/count_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.208    design_1_i/sol_counter_0/U0/count_reg_reg[19]_i_1_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.322 r  design_1_i/sol_counter_0/U0/count_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.322    design_1_i/sol_counter_0/U0/count_reg_reg[23]_i_1_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.436 r  design_1_i/sol_counter_0/U0/count_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.436    design_1_i/sol_counter_0/U0/count_reg_reg[27]_i_1_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.770 r  design_1_i/sol_counter_0/U0/count_reg_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.770    design_1_i/sol_counter_0/U0/count_reg_reg[31]_i_1_n_6
    SLICE_X33Y96         FDCE                                         r  design_1_i/sol_counter_0/U0/count_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/sol_counter_0/U0/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/sol_counter_0/U0/count_reg_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.749ns  (logic 2.130ns (77.476%)  route 0.619ns (22.524%))
  Logic Levels:           9  (CARRY4=8 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDCE                         0.000     0.000 r  design_1_i/sol_counter_0/U0/count_reg_reg[1]/C
    SLICE_X33Y89         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  design_1_i/sol_counter_0/U0/count_reg_reg[1]/Q
                         net (fo=2, routed)           0.619     1.078    design_1_i/sol_counter_0/U0/count[1]
    SLICE_X33Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.752 r  design_1_i/sol_counter_0/U0/count_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.752    design_1_i/sol_counter_0/U0/count_reg_reg[3]_i_1_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.866 r  design_1_i/sol_counter_0/U0/count_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.866    design_1_i/sol_counter_0/U0/count_reg_reg[7]_i_1_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.980 r  design_1_i/sol_counter_0/U0/count_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.980    design_1_i/sol_counter_0/U0/count_reg_reg[11]_i_1_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.094 r  design_1_i/sol_counter_0/U0/count_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.094    design_1_i/sol_counter_0/U0/count_reg_reg[15]_i_1_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.208 r  design_1_i/sol_counter_0/U0/count_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.208    design_1_i/sol_counter_0/U0/count_reg_reg[19]_i_1_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.322 r  design_1_i/sol_counter_0/U0/count_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.322    design_1_i/sol_counter_0/U0/count_reg_reg[23]_i_1_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.436 r  design_1_i/sol_counter_0/U0/count_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.436    design_1_i/sol_counter_0/U0/count_reg_reg[27]_i_1_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.749 r  design_1_i/sol_counter_0/U0/count_reg_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.749    design_1_i/sol_counter_0/U0/count_reg_reg[31]_i_1_n_4
    SLICE_X33Y96         FDCE                                         r  design_1_i/sol_counter_0/U0/count_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/sol_counter_0/U0/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/sol_counter_0/U0/count_reg_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.675ns  (logic 2.056ns (76.853%)  route 0.619ns (23.147%))
  Logic Levels:           9  (CARRY4=8 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDCE                         0.000     0.000 r  design_1_i/sol_counter_0/U0/count_reg_reg[1]/C
    SLICE_X33Y89         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  design_1_i/sol_counter_0/U0/count_reg_reg[1]/Q
                         net (fo=2, routed)           0.619     1.078    design_1_i/sol_counter_0/U0/count[1]
    SLICE_X33Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.752 r  design_1_i/sol_counter_0/U0/count_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.752    design_1_i/sol_counter_0/U0/count_reg_reg[3]_i_1_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.866 r  design_1_i/sol_counter_0/U0/count_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.866    design_1_i/sol_counter_0/U0/count_reg_reg[7]_i_1_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.980 r  design_1_i/sol_counter_0/U0/count_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.980    design_1_i/sol_counter_0/U0/count_reg_reg[11]_i_1_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.094 r  design_1_i/sol_counter_0/U0/count_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.094    design_1_i/sol_counter_0/U0/count_reg_reg[15]_i_1_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.208 r  design_1_i/sol_counter_0/U0/count_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.208    design_1_i/sol_counter_0/U0/count_reg_reg[19]_i_1_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.322 r  design_1_i/sol_counter_0/U0/count_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.322    design_1_i/sol_counter_0/U0/count_reg_reg[23]_i_1_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.436 r  design_1_i/sol_counter_0/U0/count_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.436    design_1_i/sol_counter_0/U0/count_reg_reg[27]_i_1_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.675 r  design_1_i/sol_counter_0/U0/count_reg_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.675    design_1_i/sol_counter_0/U0/count_reg_reg[31]_i_1_n_5
    SLICE_X33Y96         FDCE                                         r  design_1_i/sol_counter_0/U0/count_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/sol_counter_0/U0/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/sol_counter_0/U0/count_reg_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.659ns  (logic 2.040ns (76.714%)  route 0.619ns (23.286%))
  Logic Levels:           9  (CARRY4=8 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDCE                         0.000     0.000 r  design_1_i/sol_counter_0/U0/count_reg_reg[1]/C
    SLICE_X33Y89         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  design_1_i/sol_counter_0/U0/count_reg_reg[1]/Q
                         net (fo=2, routed)           0.619     1.078    design_1_i/sol_counter_0/U0/count[1]
    SLICE_X33Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.752 r  design_1_i/sol_counter_0/U0/count_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.752    design_1_i/sol_counter_0/U0/count_reg_reg[3]_i_1_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.866 r  design_1_i/sol_counter_0/U0/count_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.866    design_1_i/sol_counter_0/U0/count_reg_reg[7]_i_1_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.980 r  design_1_i/sol_counter_0/U0/count_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.980    design_1_i/sol_counter_0/U0/count_reg_reg[11]_i_1_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.094 r  design_1_i/sol_counter_0/U0/count_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.094    design_1_i/sol_counter_0/U0/count_reg_reg[15]_i_1_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.208 r  design_1_i/sol_counter_0/U0/count_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.208    design_1_i/sol_counter_0/U0/count_reg_reg[19]_i_1_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.322 r  design_1_i/sol_counter_0/U0/count_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.322    design_1_i/sol_counter_0/U0/count_reg_reg[23]_i_1_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.436 r  design_1_i/sol_counter_0/U0/count_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.436    design_1_i/sol_counter_0/U0/count_reg_reg[27]_i_1_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.659 r  design_1_i/sol_counter_0/U0/count_reg_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.659    design_1_i/sol_counter_0/U0/count_reg_reg[31]_i_1_n_7
    SLICE_X33Y96         FDCE                                         r  design_1_i/sol_counter_0/U0/count_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/sol_counter_0/U0/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/sol_counter_0/U0/count_reg_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.656ns  (logic 2.037ns (76.687%)  route 0.619ns (23.313%))
  Logic Levels:           8  (CARRY4=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDCE                         0.000     0.000 r  design_1_i/sol_counter_0/U0/count_reg_reg[1]/C
    SLICE_X33Y89         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  design_1_i/sol_counter_0/U0/count_reg_reg[1]/Q
                         net (fo=2, routed)           0.619     1.078    design_1_i/sol_counter_0/U0/count[1]
    SLICE_X33Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.752 r  design_1_i/sol_counter_0/U0/count_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.752    design_1_i/sol_counter_0/U0/count_reg_reg[3]_i_1_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.866 r  design_1_i/sol_counter_0/U0/count_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.866    design_1_i/sol_counter_0/U0/count_reg_reg[7]_i_1_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.980 r  design_1_i/sol_counter_0/U0/count_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.980    design_1_i/sol_counter_0/U0/count_reg_reg[11]_i_1_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.094 r  design_1_i/sol_counter_0/U0/count_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.094    design_1_i/sol_counter_0/U0/count_reg_reg[15]_i_1_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.208 r  design_1_i/sol_counter_0/U0/count_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.208    design_1_i/sol_counter_0/U0/count_reg_reg[19]_i_1_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.322 r  design_1_i/sol_counter_0/U0/count_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.322    design_1_i/sol_counter_0/U0/count_reg_reg[23]_i_1_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.656 r  design_1_i/sol_counter_0/U0/count_reg_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.656    design_1_i/sol_counter_0/U0/count_reg_reg[27]_i_1_n_6
    SLICE_X33Y95         FDCE                                         r  design_1_i/sol_counter_0/U0/count_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/sol_counter_0/U0/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/sol_counter_0/U0/count_reg_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.635ns  (logic 2.016ns (76.502%)  route 0.619ns (23.498%))
  Logic Levels:           8  (CARRY4=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDCE                         0.000     0.000 r  design_1_i/sol_counter_0/U0/count_reg_reg[1]/C
    SLICE_X33Y89         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  design_1_i/sol_counter_0/U0/count_reg_reg[1]/Q
                         net (fo=2, routed)           0.619     1.078    design_1_i/sol_counter_0/U0/count[1]
    SLICE_X33Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.752 r  design_1_i/sol_counter_0/U0/count_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.752    design_1_i/sol_counter_0/U0/count_reg_reg[3]_i_1_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.866 r  design_1_i/sol_counter_0/U0/count_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.866    design_1_i/sol_counter_0/U0/count_reg_reg[7]_i_1_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.980 r  design_1_i/sol_counter_0/U0/count_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.980    design_1_i/sol_counter_0/U0/count_reg_reg[11]_i_1_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.094 r  design_1_i/sol_counter_0/U0/count_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.094    design_1_i/sol_counter_0/U0/count_reg_reg[15]_i_1_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.208 r  design_1_i/sol_counter_0/U0/count_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.208    design_1_i/sol_counter_0/U0/count_reg_reg[19]_i_1_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.322 r  design_1_i/sol_counter_0/U0/count_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.322    design_1_i/sol_counter_0/U0/count_reg_reg[23]_i_1_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.635 r  design_1_i/sol_counter_0/U0/count_reg_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.635    design_1_i/sol_counter_0/U0/count_reg_reg[27]_i_1_n_4
    SLICE_X33Y95         FDCE                                         r  design_1_i/sol_counter_0/U0/count_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/sol_counter_0/U0/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/sol_counter_0/U0/count_reg_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.561ns  (logic 1.942ns (75.823%)  route 0.619ns (24.177%))
  Logic Levels:           8  (CARRY4=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDCE                         0.000     0.000 r  design_1_i/sol_counter_0/U0/count_reg_reg[1]/C
    SLICE_X33Y89         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  design_1_i/sol_counter_0/U0/count_reg_reg[1]/Q
                         net (fo=2, routed)           0.619     1.078    design_1_i/sol_counter_0/U0/count[1]
    SLICE_X33Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.752 r  design_1_i/sol_counter_0/U0/count_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.752    design_1_i/sol_counter_0/U0/count_reg_reg[3]_i_1_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.866 r  design_1_i/sol_counter_0/U0/count_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.866    design_1_i/sol_counter_0/U0/count_reg_reg[7]_i_1_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.980 r  design_1_i/sol_counter_0/U0/count_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.980    design_1_i/sol_counter_0/U0/count_reg_reg[11]_i_1_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.094 r  design_1_i/sol_counter_0/U0/count_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.094    design_1_i/sol_counter_0/U0/count_reg_reg[15]_i_1_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.208 r  design_1_i/sol_counter_0/U0/count_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.208    design_1_i/sol_counter_0/U0/count_reg_reg[19]_i_1_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.322 r  design_1_i/sol_counter_0/U0/count_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.322    design_1_i/sol_counter_0/U0/count_reg_reg[23]_i_1_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.561 r  design_1_i/sol_counter_0/U0/count_reg_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.561    design_1_i/sol_counter_0/U0/count_reg_reg[27]_i_1_n_5
    SLICE_X33Y95         FDCE                                         r  design_1_i/sol_counter_0/U0/count_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/sol_counter_0/U0/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/sol_counter_0/U0/count_reg_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.545ns  (logic 1.926ns (75.671%)  route 0.619ns (24.329%))
  Logic Levels:           8  (CARRY4=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDCE                         0.000     0.000 r  design_1_i/sol_counter_0/U0/count_reg_reg[1]/C
    SLICE_X33Y89         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  design_1_i/sol_counter_0/U0/count_reg_reg[1]/Q
                         net (fo=2, routed)           0.619     1.078    design_1_i/sol_counter_0/U0/count[1]
    SLICE_X33Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.752 r  design_1_i/sol_counter_0/U0/count_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.752    design_1_i/sol_counter_0/U0/count_reg_reg[3]_i_1_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.866 r  design_1_i/sol_counter_0/U0/count_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.866    design_1_i/sol_counter_0/U0/count_reg_reg[7]_i_1_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.980 r  design_1_i/sol_counter_0/U0/count_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.980    design_1_i/sol_counter_0/U0/count_reg_reg[11]_i_1_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.094 r  design_1_i/sol_counter_0/U0/count_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.094    design_1_i/sol_counter_0/U0/count_reg_reg[15]_i_1_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.208 r  design_1_i/sol_counter_0/U0/count_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.208    design_1_i/sol_counter_0/U0/count_reg_reg[19]_i_1_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.322 r  design_1_i/sol_counter_0/U0/count_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.322    design_1_i/sol_counter_0/U0/count_reg_reg[23]_i_1_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.545 r  design_1_i/sol_counter_0/U0/count_reg_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.545    design_1_i/sol_counter_0/U0/count_reg_reg[27]_i_1_n_7
    SLICE_X33Y95         FDCE                                         r  design_1_i/sol_counter_0/U0/count_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/sol_counter_0/U0/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/sol_counter_0/U0/count_reg_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.542ns  (logic 1.923ns (75.642%)  route 0.619ns (24.358%))
  Logic Levels:           7  (CARRY4=6 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDCE                         0.000     0.000 r  design_1_i/sol_counter_0/U0/count_reg_reg[1]/C
    SLICE_X33Y89         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  design_1_i/sol_counter_0/U0/count_reg_reg[1]/Q
                         net (fo=2, routed)           0.619     1.078    design_1_i/sol_counter_0/U0/count[1]
    SLICE_X33Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.752 r  design_1_i/sol_counter_0/U0/count_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.752    design_1_i/sol_counter_0/U0/count_reg_reg[3]_i_1_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.866 r  design_1_i/sol_counter_0/U0/count_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.866    design_1_i/sol_counter_0/U0/count_reg_reg[7]_i_1_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.980 r  design_1_i/sol_counter_0/U0/count_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.980    design_1_i/sol_counter_0/U0/count_reg_reg[11]_i_1_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.094 r  design_1_i/sol_counter_0/U0/count_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.094    design_1_i/sol_counter_0/U0/count_reg_reg[15]_i_1_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.208 r  design_1_i/sol_counter_0/U0/count_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.208    design_1_i/sol_counter_0/U0/count_reg_reg[19]_i_1_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.542 r  design_1_i/sol_counter_0/U0/count_reg_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.542    design_1_i/sol_counter_0/U0/count_reg_reg[23]_i_1_n_6
    SLICE_X33Y94         FDCE                                         r  design_1_i/sol_counter_0/U0/count_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/sol_counter_0/U0/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/sol_counter_0/U0/count_reg_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.521ns  (logic 1.902ns (75.439%)  route 0.619ns (24.561%))
  Logic Levels:           7  (CARRY4=6 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDCE                         0.000     0.000 r  design_1_i/sol_counter_0/U0/count_reg_reg[1]/C
    SLICE_X33Y89         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  design_1_i/sol_counter_0/U0/count_reg_reg[1]/Q
                         net (fo=2, routed)           0.619     1.078    design_1_i/sol_counter_0/U0/count[1]
    SLICE_X33Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.752 r  design_1_i/sol_counter_0/U0/count_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.752    design_1_i/sol_counter_0/U0/count_reg_reg[3]_i_1_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.866 r  design_1_i/sol_counter_0/U0/count_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.866    design_1_i/sol_counter_0/U0/count_reg_reg[7]_i_1_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.980 r  design_1_i/sol_counter_0/U0/count_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.980    design_1_i/sol_counter_0/U0/count_reg_reg[11]_i_1_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.094 r  design_1_i/sol_counter_0/U0/count_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.094    design_1_i/sol_counter_0/U0/count_reg_reg[15]_i_1_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.208 r  design_1_i/sol_counter_0/U0/count_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.208    design_1_i/sol_counter_0/U0/count_reg_reg[19]_i_1_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.521 r  design_1_i/sol_counter_0/U0/count_reg_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.521    design_1_i/sol_counter_0/U0/count_reg_reg[23]_i_1_n_4
    SLICE_X33Y94         FDCE                                         r  design_1_i/sol_counter_0/U0/count_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/fsm_4/U0/asout_array_reg[3][0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_5/U0/asout_array_reg[4][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.158ns (56.622%)  route 0.121ns (43.378%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         LDCE                         0.000     0.000 r  design_1_i/fsm_4/U0/asout_array_reg[3][0]/G
    SLICE_X43Y92         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/fsm_4/U0/asout_array_reg[3][0]/Q
                         net (fo=3, routed)           0.121     0.279    design_1_i/fsm_5/U0/a_in[12]
    SLICE_X43Y93         LDCE                                         r  design_1_i/fsm_5/U0/asout_array_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_5/U0/asout_array_reg[1][0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_6/U0/asout_array_reg[2][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.158ns (55.184%)  route 0.128ns (44.816%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         LDCE                         0.000     0.000 r  design_1_i/fsm_5/U0/asout_array_reg[1][0]/G
    SLICE_X43Y94         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/fsm_5/U0/asout_array_reg[1][0]/Q
                         net (fo=5, routed)           0.128     0.286    design_1_i/fsm_6/U0/a_in[4]
    SLICE_X38Y94         LDCE                                         r  design_1_i/fsm_6/U0/asout_array_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_5/U0/asout_array_reg[2][0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_6/U0/asout_array_reg[3][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.178ns (61.942%)  route 0.109ns (38.058%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         LDCE                         0.000     0.000 r  design_1_i/fsm_5/U0/asout_array_reg[2][0]/G
    SLICE_X42Y94         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/fsm_5/U0/asout_array_reg[2][0]/Q
                         net (fo=5, routed)           0.109     0.287    design_1_i/fsm_6/U0/a_in[8]
    SLICE_X41Y95         LDCE                                         r  design_1_i/fsm_6/U0/asout_array_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_5/U0/asout_array_reg[5][3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_6/U0/asout_array_reg[6][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.158ns (53.336%)  route 0.138ns (46.664%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         LDCE                         0.000     0.000 r  design_1_i/fsm_5/U0/asout_array_reg[5][3]/G
    SLICE_X41Y94         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/fsm_5/U0/asout_array_reg[5][3]/Q
                         net (fo=3, routed)           0.138     0.296    design_1_i/fsm_6/U0/a_in[23]
    SLICE_X39Y94         LDCE                                         r  design_1_i/fsm_6/U0/asout_array_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_4/U0/asout_array_reg[4][1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_5/U0/asout_array_reg[5][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.158ns (53.335%)  route 0.138ns (46.665%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         LDCE                         0.000     0.000 r  design_1_i/fsm_4/U0/asout_array_reg[4][1]/G
    SLICE_X45Y92         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/fsm_4/U0/asout_array_reg[4][1]/Q
                         net (fo=5, routed)           0.138     0.296    design_1_i/fsm_5/U0/a_in[17]
    SLICE_X43Y93         LDCE                                         r  design_1_i/fsm_5/U0/asout_array_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_5/U0/asout_array_reg[0][3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_6/U0/asout_array_reg[1][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.158ns (53.329%)  route 0.138ns (46.671%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         LDCE                         0.000     0.000 r  design_1_i/fsm_5/U0/asout_array_reg[0][3]/G
    SLICE_X41Y94         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/fsm_5/U0/asout_array_reg[0][3]/Q
                         net (fo=3, routed)           0.138     0.296    design_1_i/fsm_6/U0/a_in[3]
    SLICE_X39Y93         LDCE                                         r  design_1_i/fsm_6/U0/asout_array_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_5/U0/asout_array_reg[2][2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_6/U0/asout_array_reg[3][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.178ns (59.797%)  route 0.120ns (40.203%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         LDCE                         0.000     0.000 r  design_1_i/fsm_5/U0/asout_array_reg[2][2]/G
    SLICE_X42Y94         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/fsm_5/U0/asout_array_reg[2][2]/Q
                         net (fo=5, routed)           0.120     0.298    design_1_i/fsm_6/U0/a_in[10]
    SLICE_X41Y95         LDCE                                         r  design_1_i/fsm_6/U0/asout_array_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_5/U0/asout_array_reg[0][2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_6/U0/asout_array_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.178ns (56.480%)  route 0.137ns (43.520%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         LDCE                         0.000     0.000 r  design_1_i/fsm_5/U0/asout_array_reg[0][2]/G
    SLICE_X42Y93         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/fsm_5/U0/asout_array_reg[0][2]/Q
                         net (fo=5, routed)           0.137     0.315    design_1_i/fsm_6/U0/a_in[2]
    SLICE_X40Y93         LDCE                                         r  design_1_i/fsm_6/U0/asout_array_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_5/U0/asout_array_reg[0][0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_6/U0/asout_array_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.178ns (55.449%)  route 0.143ns (44.551%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         LDCE                         0.000     0.000 r  design_1_i/fsm_5/U0/asout_array_reg[0][0]/G
    SLICE_X42Y93         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/fsm_5/U0/asout_array_reg[0][0]/Q
                         net (fo=5, routed)           0.143     0.321    design_1_i/fsm_6/U0/a_in[0]
    SLICE_X40Y93         LDCE                                         r  design_1_i/fsm_6/U0/asout_array_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_2/U0/asout_array_reg[1][3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_3/U0/asout_array_reg[2][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.212ns (65.343%)  route 0.112ns (34.657%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         LDCE                         0.000     0.000 r  design_1_i/fsm_2/U0/asout_array_reg[1][3]/G
    SLICE_X41Y89         LDCE (EnToQ_ldce_G_Q)        0.212     0.212 r  design_1_i/fsm_2/U0/asout_array_reg[1][3]/Q
                         net (fo=3, routed)           0.112     0.324    design_1_i/fsm_3/U0/a_in[7]
    SLICE_X42Y90         LDCE                                         r  design_1_i/fsm_3/U0/asout_array_reg[2][3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            92 Endpoints
Min Delay            92 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/fsm_7/U0/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_7/U0/reset_control_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.971ns  (logic 0.743ns (12.444%)  route 5.228ns (87.556%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.652     2.946    design_1_i/fsm_7/U0/clk
    SLICE_X36Y93         FDRE                                         r  design_1_i/fsm_7/U0/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  design_1_i/fsm_7/U0/FSM_onehot_state_reg[3]/Q
                         net (fo=1, routed)           2.342     5.806    design_1_i/fsm_7/U0/asout_array[7]_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.907 r  design_1_i/fsm_7/U0/asout_array[7]_0_BUFG_inst/O
                         net (fo=37, routed)          2.318     8.224    design_1_i/fsm_7/U0/asout_array[7]_0_BUFG
    SLICE_X38Y92         LUT3 (Prop_lut3_I1_O)        0.124     8.348 r  design_1_i/fsm_7/U0/reset_control_reg_i_1/O
                         net (fo=1, routed)           0.568     8.917    design_1_i/fsm_7/U0/reset_control__0
    SLICE_X39Y92         LDCE                                         r  design_1_i/fsm_7/U0/reset_control_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_4/U0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_4/U0/acks_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.148ns  (logic 0.718ns (33.428%)  route 1.430ns (66.572%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.651     2.945    design_1_i/fsm_4/U0/clk
    SLICE_X47Y94         FDSE                                         r  design_1_i/fsm_4/U0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDSE (Prop_fdse_C_Q)         0.419     3.364 r  design_1_i/fsm_4/U0/FSM_onehot_state_reg[0]/Q
                         net (fo=7, routed)           0.904     4.268    design_1_i/fsm_4/U0/FSM_onehot_state_reg_n_0_[0]
    SLICE_X47Y94         LUT3 (Prop_lut3_I1_O)        0.299     4.567 r  design_1_i/fsm_4/U0/acks_out_reg_i_1/O
                         net (fo=2, routed)           0.526     5.093    design_1_i/fsm_4/U0/acks_out
    SLICE_X46Y95         LDCE                                         r  design_1_i/fsm_4/U0/acks_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_4/U0/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_4/U0/reset_control_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.056ns  (logic 0.580ns (28.207%)  route 1.476ns (71.793%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.651     2.945    design_1_i/fsm_4/U0/clk
    SLICE_X47Y94         FDRE                                         r  design_1_i/fsm_4/U0/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/fsm_4/U0/FSM_onehot_state_reg[1]/Q
                         net (fo=9, routed)           1.287     4.688    design_1_i/fsm_4/U0/ce__0
    SLICE_X48Y94         LUT3 (Prop_lut3_I2_O)        0.124     4.812 r  design_1_i/fsm_4/U0/reset_control_reg_i_1/O
                         net (fo=1, routed)           0.189     5.001    design_1_i/fsm_4/U0/reset_control__0
    SLICE_X49Y94         LDCE                                         r  design_1_i/fsm_4/U0/reset_control_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_2/U0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_2/U0/acks_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.056ns  (logic 0.773ns (37.596%)  route 1.283ns (62.404%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.648     2.942    design_1_i/fsm_2/U0/clk
    SLICE_X42Y88         FDSE                                         r  design_1_i/fsm_2/U0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDSE (Prop_fdse_C_Q)         0.478     3.420 r  design_1_i/fsm_2/U0/FSM_onehot_state_reg[0]/Q
                         net (fo=7, routed)           0.855     4.275    design_1_i/fsm_2/U0/FSM_onehot_state_reg_n_0_[0]
    SLICE_X41Y88         LUT3 (Prop_lut3_I0_O)        0.295     4.570 r  design_1_i/fsm_2/U0/acks_out_reg_i_1/O
                         net (fo=2, routed)           0.428     4.998    design_1_i/fsm_2/U0/acks_out
    SLICE_X40Y89         LDCE                                         r  design_1_i/fsm_2/U0/acks_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sol_counter_0/U0/count_reg_reg[28]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.044ns  (logic 0.518ns (25.346%)  route 1.526ns (74.654%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.651     2.945    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X32Y91         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.518     3.463 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/Q
                         net (fo=40, routed)          1.526     4.989    design_1_i/sol_counter_0/U0/reset
    SLICE_X33Y96         FDCE                                         f  design_1_i/sol_counter_0/U0/count_reg_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sol_counter_0/U0/count_reg_reg[29]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.044ns  (logic 0.518ns (25.346%)  route 1.526ns (74.654%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.651     2.945    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X32Y91         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.518     3.463 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/Q
                         net (fo=40, routed)          1.526     4.989    design_1_i/sol_counter_0/U0/reset
    SLICE_X33Y96         FDCE                                         f  design_1_i/sol_counter_0/U0/count_reg_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sol_counter_0/U0/count_reg_reg[30]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.044ns  (logic 0.518ns (25.346%)  route 1.526ns (74.654%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.651     2.945    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X32Y91         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.518     3.463 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/Q
                         net (fo=40, routed)          1.526     4.989    design_1_i/sol_counter_0/U0/reset
    SLICE_X33Y96         FDCE                                         f  design_1_i/sol_counter_0/U0/count_reg_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sol_counter_0/U0/count_reg_reg[31]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.044ns  (logic 0.518ns (25.346%)  route 1.526ns (74.654%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.651     2.945    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X32Y91         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.518     3.463 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[0][0]/Q
                         net (fo=40, routed)          1.526     4.989    design_1_i/sol_counter_0/U0/reset
    SLICE_X33Y96         FDCE                                         f  design_1_i/sol_counter_0/U0/count_reg_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_5/U0/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_5/U0/reset_control_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.029ns  (logic 0.580ns (28.583%)  route 1.449ns (71.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.651     2.945    design_1_i/fsm_5/U0/clk
    SLICE_X45Y96         FDRE                                         r  design_1_i/fsm_5/U0/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/fsm_5/U0/FSM_onehot_state_reg[3]/Q
                         net (fo=29, routed)          1.449     4.850    design_1_i/fsm_5/U0/asout_array[5]_0
    SLICE_X45Y95         LUT3 (Prop_lut3_I1_O)        0.124     4.974 r  design_1_i/fsm_5/U0/reset_control_reg_i_1/O
                         net (fo=1, routed)           0.000     4.974    design_1_i/fsm_5/U0/reset_control__0
    SLICE_X45Y95         LDCE                                         r  design_1_i/fsm_5/U0/reset_control_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_7/U0/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_7/U0/acks_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.958ns  (logic 0.642ns (32.783%)  route 1.316ns (67.217%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.652     2.946    design_1_i/fsm_7/U0/clk
    SLICE_X36Y93         FDRE                                         r  design_1_i/fsm_7/U0/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  design_1_i/fsm_7/U0/FSM_onehot_state_reg[1]/Q
                         net (fo=9, routed)           0.973     4.437    design_1_i/fsm_7/U0/ce__0
    SLICE_X38Y92         LUT3 (Prop_lut3_I0_O)        0.124     4.561 r  design_1_i/fsm_7/U0/acks_out_reg_i_1/O
                         net (fo=2, routed)           0.344     4.904    design_1_i/fsm_7/U0/acks_out
    SLICE_X39Y91         LDCE                                         r  design_1_i/fsm_7/U0/acks_out_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/fsm_2/U0/dut/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_2/U0/asout_array_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.141ns (48.950%)  route 0.147ns (51.050%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.555     0.891    design_1_i/fsm_2/U0/dut/clk
    SLICE_X40Y90         FDCE                                         r  design_1_i/fsm_2/U0/dut/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  design_1_i/fsm_2/U0/dut/count_reg_reg[1]/Q
                         net (fo=16, routed)          0.147     1.179    design_1_i/fsm_2/U0/u_i[1]
    SLICE_X43Y90         LDCE                                         r  design_1_i/fsm_2/U0/asout_array_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_3/U0/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_3/U0/ce_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.141ns (48.667%)  route 0.149ns (51.333%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.555     0.891    design_1_i/fsm_3/U0/clk
    SLICE_X47Y91         FDRE                                         r  design_1_i/fsm_3/U0/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/fsm_3/U0/FSM_onehot_state_reg[1]/Q
                         net (fo=9, routed)           0.149     1.180    design_1_i/fsm_3/U0/ce__0
    SLICE_X44Y90         LDCE                                         r  design_1_i/fsm_3/U0/ce_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_2/U0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_2/U0/nexts_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.164ns (56.104%)  route 0.128ns (43.896%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.554     0.890    design_1_i/fsm_2/U0/clk
    SLICE_X42Y88         FDRE                                         r  design_1_i/fsm_2/U0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/fsm_2/U0/FSM_onehot_state_reg[4]/Q
                         net (fo=4, routed)           0.128     1.182    design_1_i/fsm_2/U0/Q[0]
    SLICE_X38Y88         LDCE                                         r  design_1_i/fsm_2/U0/nexts_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_1/U0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_1/U0/nexts_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.164ns (56.092%)  route 0.128ns (43.908%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.554     0.890    design_1_i/fsm_1/U0/clk
    SLICE_X36Y89         FDRE                                         r  design_1_i/fsm_1/U0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/fsm_1/U0/FSM_onehot_state_reg[4]/Q
                         net (fo=4, routed)           0.128     1.182    design_1_i/fsm_1/U0/Q[0]
    SLICE_X36Y87         LDCE                                         r  design_1_i/fsm_1/U0/nexts_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_1/U0/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_1/U0/ce_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.164ns (53.582%)  route 0.142ns (46.418%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.554     0.890    design_1_i/fsm_1/U0/clk
    SLICE_X36Y89         FDRE                                         r  design_1_i/fsm_1/U0/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/fsm_1/U0/FSM_onehot_state_reg[1]/Q
                         net (fo=9, routed)           0.142     1.196    design_1_i/fsm_1/U0/ce__0
    SLICE_X36Y90         LDCE                                         r  design_1_i/fsm_1/U0/ce_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_5/U0/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_5/U0/ce_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.141ns (46.178%)  route 0.164ns (53.822%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.556     0.892    design_1_i/fsm_5/U0/clk
    SLICE_X45Y96         FDRE                                         r  design_1_i/fsm_5/U0/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/fsm_5/U0/FSM_onehot_state_reg[1]/Q
                         net (fo=9, routed)           0.164     1.197    design_1_i/fsm_5/U0/ce__0
    SLICE_X44Y97         LDCE                                         r  design_1_i/fsm_5/U0/ce_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_2/U0/dut/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_2/U0/asout_array_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.141ns (46.026%)  route 0.165ns (53.974%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.555     0.891    design_1_i/fsm_2/U0/dut/clk
    SLICE_X40Y90         FDCE                                         r  design_1_i/fsm_2/U0/dut/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  design_1_i/fsm_2/U0/dut/count_reg_reg[2]/Q
                         net (fo=15, routed)          0.165     1.197    design_1_i/fsm_2/U0/u_i[2]
    SLICE_X43Y90         LDCE                                         r  design_1_i/fsm_2/U0/asout_array_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_7/U0/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_7/U0/ce_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.164ns (53.087%)  route 0.145ns (46.913%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.556     0.892    design_1_i/fsm_7/U0/clk
    SLICE_X36Y93         FDRE                                         r  design_1_i/fsm_7/U0/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/fsm_7/U0/FSM_onehot_state_reg[1]/Q
                         net (fo=9, routed)           0.145     1.201    design_1_i/fsm_7/U0/ce__0
    SLICE_X38Y92         LDCE                                         r  design_1_i/fsm_7/U0/ce_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_1/U0/dut/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_1/U0/asout_array_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.164ns (51.214%)  route 0.156ns (48.786%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.555     0.891    design_1_i/fsm_1/U0/dut/clk
    SLICE_X38Y90         FDCE                                         r  design_1_i/fsm_1/U0/dut/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y90         FDCE (Prop_fdce_C_Q)         0.164     1.055 r  design_1_i/fsm_1/U0/dut/count_reg_reg[1]/Q
                         net (fo=12, routed)          0.156     1.211    design_1_i/fsm_1/U0/u_i[1]
    SLICE_X39Y89         LDCE                                         r  design_1_i/fsm_1/U0/asout_array_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/fsm_2/U0/dut/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fsm_2/U0/asout_array_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.128ns (39.835%)  route 0.193ns (60.165%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.555     0.891    design_1_i/fsm_2/U0/dut/clk
    SLICE_X40Y90         FDCE                                         r  design_1_i/fsm_2/U0/dut/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDCE (Prop_fdce_C_Q)         0.128     1.019 r  design_1_i/fsm_2/U0/dut/count_reg_reg[3]/Q
                         net (fo=10, routed)          0.193     1.212    design_1_i/fsm_2/U0/u_i[3]
    SLICE_X43Y90         LDCE                                         r  design_1_i/fsm_2/U0/asout_array_reg[0][3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay           237 Endpoints
Min Delay           237 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/fsm_3/U0/asout_array_reg[2][2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_4/U0/logic/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.777ns  (logic 1.588ns (33.245%)  route 3.189ns (66.755%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         LDCE                         0.000     0.000 r  design_1_i/fsm_3/U0/asout_array_reg[2][2]/G
    SLICE_X42Y90         LDCE (EnToQ_ldce_G_Q)        0.800     0.800 r  design_1_i/fsm_3/U0/asout_array_reg[2][2]/Q
                         net (fo=5, routed)           1.432     2.232    design_1_i/fsm_4/U0/dut/a_in[10]
    SLICE_X45Y92         LUT6 (Prop_lut6_I0_O)        0.124     2.356 r  design_1_i/fsm_4/U0/dut/count[3]_i_10/O
                         net (fo=1, routed)           0.409     2.765    design_1_i/fsm_4/U0/dut/count[3]_i_10_n_0
    SLICE_X46Y92         LUT4 (Prop_lut4_I1_O)        0.124     2.889 r  design_1_i/fsm_4/U0/dut/count[3]_i_6/O
                         net (fo=1, routed)           0.000     2.889    design_1_i/fsm_4/U0/dut/count[3]_i_6_n_0
    SLICE_X46Y92         MUXF7 (Prop_muxf7_I1_O)      0.214     3.103 r  design_1_i/fsm_4/U0/dut/count_reg[3]_i_3/O
                         net (fo=1, routed)           1.003     4.106    design_1_i/fsm_4/U0/logic/count_reg[0]_0
    SLICE_X46Y93         LUT5 (Prop_lut5_I1_O)        0.326     4.432 r  design_1_i/fsm_4/U0/logic/count[3]_i_1/O
                         net (fo=4, routed)           0.344     4.777    design_1_i/fsm_4/U0/logic/count
    SLICE_X48Y93         FDCE                                         r  design_1_i/fsm_4/U0/logic/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.477     2.656    design_1_i/fsm_4/U0/logic/clk
    SLICE_X48Y93         FDCE                                         r  design_1_i/fsm_4/U0/logic/count_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/fsm_3/U0/asout_array_reg[2][2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_4/U0/logic/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.777ns  (logic 1.588ns (33.245%)  route 3.189ns (66.755%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         LDCE                         0.000     0.000 r  design_1_i/fsm_3/U0/asout_array_reg[2][2]/G
    SLICE_X42Y90         LDCE (EnToQ_ldce_G_Q)        0.800     0.800 r  design_1_i/fsm_3/U0/asout_array_reg[2][2]/Q
                         net (fo=5, routed)           1.432     2.232    design_1_i/fsm_4/U0/dut/a_in[10]
    SLICE_X45Y92         LUT6 (Prop_lut6_I0_O)        0.124     2.356 r  design_1_i/fsm_4/U0/dut/count[3]_i_10/O
                         net (fo=1, routed)           0.409     2.765    design_1_i/fsm_4/U0/dut/count[3]_i_10_n_0
    SLICE_X46Y92         LUT4 (Prop_lut4_I1_O)        0.124     2.889 r  design_1_i/fsm_4/U0/dut/count[3]_i_6/O
                         net (fo=1, routed)           0.000     2.889    design_1_i/fsm_4/U0/dut/count[3]_i_6_n_0
    SLICE_X46Y92         MUXF7 (Prop_muxf7_I1_O)      0.214     3.103 r  design_1_i/fsm_4/U0/dut/count_reg[3]_i_3/O
                         net (fo=1, routed)           1.003     4.106    design_1_i/fsm_4/U0/logic/count_reg[0]_0
    SLICE_X46Y93         LUT5 (Prop_lut5_I1_O)        0.326     4.432 r  design_1_i/fsm_4/U0/logic/count[3]_i_1/O
                         net (fo=4, routed)           0.344     4.777    design_1_i/fsm_4/U0/logic/count
    SLICE_X48Y93         FDCE                                         r  design_1_i/fsm_4/U0/logic/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.477     2.656    design_1_i/fsm_4/U0/logic/clk
    SLICE_X48Y93         FDCE                                         r  design_1_i/fsm_4/U0/logic/count_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/fsm_3/U0/asout_array_reg[2][2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_4/U0/logic/count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.777ns  (logic 1.588ns (33.245%)  route 3.189ns (66.755%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         LDCE                         0.000     0.000 r  design_1_i/fsm_3/U0/asout_array_reg[2][2]/G
    SLICE_X42Y90         LDCE (EnToQ_ldce_G_Q)        0.800     0.800 r  design_1_i/fsm_3/U0/asout_array_reg[2][2]/Q
                         net (fo=5, routed)           1.432     2.232    design_1_i/fsm_4/U0/dut/a_in[10]
    SLICE_X45Y92         LUT6 (Prop_lut6_I0_O)        0.124     2.356 r  design_1_i/fsm_4/U0/dut/count[3]_i_10/O
                         net (fo=1, routed)           0.409     2.765    design_1_i/fsm_4/U0/dut/count[3]_i_10_n_0
    SLICE_X46Y92         LUT4 (Prop_lut4_I1_O)        0.124     2.889 r  design_1_i/fsm_4/U0/dut/count[3]_i_6/O
                         net (fo=1, routed)           0.000     2.889    design_1_i/fsm_4/U0/dut/count[3]_i_6_n_0
    SLICE_X46Y92         MUXF7 (Prop_muxf7_I1_O)      0.214     3.103 r  design_1_i/fsm_4/U0/dut/count_reg[3]_i_3/O
                         net (fo=1, routed)           1.003     4.106    design_1_i/fsm_4/U0/logic/count_reg[0]_0
    SLICE_X46Y93         LUT5 (Prop_lut5_I1_O)        0.326     4.432 r  design_1_i/fsm_4/U0/logic/count[3]_i_1/O
                         net (fo=4, routed)           0.344     4.777    design_1_i/fsm_4/U0/logic/count
    SLICE_X48Y93         FDCE                                         r  design_1_i/fsm_4/U0/logic/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.477     2.656    design_1_i/fsm_4/U0/logic/clk
    SLICE_X48Y93         FDCE                                         r  design_1_i/fsm_4/U0/logic/count_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/fsm_3/U0/asout_array_reg[2][2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_4/U0/logic/count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.777ns  (logic 1.588ns (33.245%)  route 3.189ns (66.755%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         LDCE                         0.000     0.000 r  design_1_i/fsm_3/U0/asout_array_reg[2][2]/G
    SLICE_X42Y90         LDCE (EnToQ_ldce_G_Q)        0.800     0.800 r  design_1_i/fsm_3/U0/asout_array_reg[2][2]/Q
                         net (fo=5, routed)           1.432     2.232    design_1_i/fsm_4/U0/dut/a_in[10]
    SLICE_X45Y92         LUT6 (Prop_lut6_I0_O)        0.124     2.356 r  design_1_i/fsm_4/U0/dut/count[3]_i_10/O
                         net (fo=1, routed)           0.409     2.765    design_1_i/fsm_4/U0/dut/count[3]_i_10_n_0
    SLICE_X46Y92         LUT4 (Prop_lut4_I1_O)        0.124     2.889 r  design_1_i/fsm_4/U0/dut/count[3]_i_6/O
                         net (fo=1, routed)           0.000     2.889    design_1_i/fsm_4/U0/dut/count[3]_i_6_n_0
    SLICE_X46Y92         MUXF7 (Prop_muxf7_I1_O)      0.214     3.103 r  design_1_i/fsm_4/U0/dut/count_reg[3]_i_3/O
                         net (fo=1, routed)           1.003     4.106    design_1_i/fsm_4/U0/logic/count_reg[0]_0
    SLICE_X46Y93         LUT5 (Prop_lut5_I1_O)        0.326     4.432 r  design_1_i/fsm_4/U0/logic/count[3]_i_1/O
                         net (fo=4, routed)           0.344     4.777    design_1_i/fsm_4/U0/logic/count
    SLICE_X48Y93         FDCE                                         r  design_1_i/fsm_4/U0/logic/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.477     2.656    design_1_i/fsm_4/U0/logic/clk
    SLICE_X48Y93         FDCE                                         r  design_1_i/fsm_4/U0/logic/count_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/fsm_6/U0/asout_array_reg[0][2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_7/U0/logic/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.514ns  (logic 1.500ns (33.230%)  route 3.014ns (66.770%))
  Logic Levels:           6  (LDCE=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         LDCE                         0.000     0.000 r  design_1_i/fsm_6/U0/asout_array_reg[0][2]/G
    SLICE_X38Y93         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/fsm_6/U0/asout_array_reg[0][2]/Q
                         net (fo=5, routed)           1.018     1.643    design_1_i/fsm_7/U0/dut/a_in[2]
    SLICE_X35Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.767 r  design_1_i/fsm_7/U0/dut/count[3]_i_25/O
                         net (fo=1, routed)           0.957     2.724    design_1_i/fsm_7/U0/dut/count[3]_i_25_n_0
    SLICE_X35Y95         LUT4 (Prop_lut4_I1_O)        0.124     2.848 r  design_1_i/fsm_7/U0/dut/count[3]_i_18/O
                         net (fo=1, routed)           0.000     2.848    design_1_i/fsm_7/U0/dut/count[3]_i_18_n_0
    SLICE_X35Y95         MUXF7 (Prop_muxf7_I1_O)      0.217     3.065 r  design_1_i/fsm_7/U0/dut/count_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     3.065    design_1_i/fsm_7/U0/dut/count_reg[3]_i_9_n_0
    SLICE_X35Y95         MUXF8 (Prop_muxf8_I1_O)      0.094     3.159 r  design_1_i/fsm_7/U0/dut/count_reg[3]_i_4/O
                         net (fo=1, routed)           0.568     3.727    design_1_i/fsm_7/U0/logic/count_reg[0]_1
    SLICE_X37Y94         LUT5 (Prop_lut5_I3_O)        0.316     4.043 r  design_1_i/fsm_7/U0/logic/count[3]_i_1/O
                         net (fo=4, routed)           0.471     4.514    design_1_i/fsm_7/U0/logic/count
    SLICE_X37Y93         FDCE                                         r  design_1_i/fsm_7/U0/logic/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.479     2.658    design_1_i/fsm_7/U0/logic/clk
    SLICE_X37Y93         FDCE                                         r  design_1_i/fsm_7/U0/logic/count_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/fsm_6/U0/asout_array_reg[0][2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_7/U0/logic/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.514ns  (logic 1.500ns (33.230%)  route 3.014ns (66.770%))
  Logic Levels:           6  (LDCE=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         LDCE                         0.000     0.000 r  design_1_i/fsm_6/U0/asout_array_reg[0][2]/G
    SLICE_X38Y93         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/fsm_6/U0/asout_array_reg[0][2]/Q
                         net (fo=5, routed)           1.018     1.643    design_1_i/fsm_7/U0/dut/a_in[2]
    SLICE_X35Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.767 r  design_1_i/fsm_7/U0/dut/count[3]_i_25/O
                         net (fo=1, routed)           0.957     2.724    design_1_i/fsm_7/U0/dut/count[3]_i_25_n_0
    SLICE_X35Y95         LUT4 (Prop_lut4_I1_O)        0.124     2.848 r  design_1_i/fsm_7/U0/dut/count[3]_i_18/O
                         net (fo=1, routed)           0.000     2.848    design_1_i/fsm_7/U0/dut/count[3]_i_18_n_0
    SLICE_X35Y95         MUXF7 (Prop_muxf7_I1_O)      0.217     3.065 r  design_1_i/fsm_7/U0/dut/count_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     3.065    design_1_i/fsm_7/U0/dut/count_reg[3]_i_9_n_0
    SLICE_X35Y95         MUXF8 (Prop_muxf8_I1_O)      0.094     3.159 r  design_1_i/fsm_7/U0/dut/count_reg[3]_i_4/O
                         net (fo=1, routed)           0.568     3.727    design_1_i/fsm_7/U0/logic/count_reg[0]_1
    SLICE_X37Y94         LUT5 (Prop_lut5_I3_O)        0.316     4.043 r  design_1_i/fsm_7/U0/logic/count[3]_i_1/O
                         net (fo=4, routed)           0.471     4.514    design_1_i/fsm_7/U0/logic/count
    SLICE_X37Y93         FDCE                                         r  design_1_i/fsm_7/U0/logic/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.479     2.658    design_1_i/fsm_7/U0/logic/clk
    SLICE_X37Y93         FDCE                                         r  design_1_i/fsm_7/U0/logic/count_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/fsm_6/U0/asout_array_reg[0][2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_7/U0/logic/count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.514ns  (logic 1.500ns (33.230%)  route 3.014ns (66.770%))
  Logic Levels:           6  (LDCE=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         LDCE                         0.000     0.000 r  design_1_i/fsm_6/U0/asout_array_reg[0][2]/G
    SLICE_X38Y93         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/fsm_6/U0/asout_array_reg[0][2]/Q
                         net (fo=5, routed)           1.018     1.643    design_1_i/fsm_7/U0/dut/a_in[2]
    SLICE_X35Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.767 r  design_1_i/fsm_7/U0/dut/count[3]_i_25/O
                         net (fo=1, routed)           0.957     2.724    design_1_i/fsm_7/U0/dut/count[3]_i_25_n_0
    SLICE_X35Y95         LUT4 (Prop_lut4_I1_O)        0.124     2.848 r  design_1_i/fsm_7/U0/dut/count[3]_i_18/O
                         net (fo=1, routed)           0.000     2.848    design_1_i/fsm_7/U0/dut/count[3]_i_18_n_0
    SLICE_X35Y95         MUXF7 (Prop_muxf7_I1_O)      0.217     3.065 r  design_1_i/fsm_7/U0/dut/count_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     3.065    design_1_i/fsm_7/U0/dut/count_reg[3]_i_9_n_0
    SLICE_X35Y95         MUXF8 (Prop_muxf8_I1_O)      0.094     3.159 r  design_1_i/fsm_7/U0/dut/count_reg[3]_i_4/O
                         net (fo=1, routed)           0.568     3.727    design_1_i/fsm_7/U0/logic/count_reg[0]_1
    SLICE_X37Y94         LUT5 (Prop_lut5_I3_O)        0.316     4.043 r  design_1_i/fsm_7/U0/logic/count[3]_i_1/O
                         net (fo=4, routed)           0.471     4.514    design_1_i/fsm_7/U0/logic/count
    SLICE_X37Y93         FDCE                                         r  design_1_i/fsm_7/U0/logic/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.479     2.658    design_1_i/fsm_7/U0/logic/clk
    SLICE_X37Y93         FDCE                                         r  design_1_i/fsm_7/U0/logic/count_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/fsm_6/U0/asout_array_reg[0][2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_7/U0/logic/count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.514ns  (logic 1.500ns (33.230%)  route 3.014ns (66.770%))
  Logic Levels:           6  (LDCE=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         LDCE                         0.000     0.000 r  design_1_i/fsm_6/U0/asout_array_reg[0][2]/G
    SLICE_X38Y93         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/fsm_6/U0/asout_array_reg[0][2]/Q
                         net (fo=5, routed)           1.018     1.643    design_1_i/fsm_7/U0/dut/a_in[2]
    SLICE_X35Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.767 r  design_1_i/fsm_7/U0/dut/count[3]_i_25/O
                         net (fo=1, routed)           0.957     2.724    design_1_i/fsm_7/U0/dut/count[3]_i_25_n_0
    SLICE_X35Y95         LUT4 (Prop_lut4_I1_O)        0.124     2.848 r  design_1_i/fsm_7/U0/dut/count[3]_i_18/O
                         net (fo=1, routed)           0.000     2.848    design_1_i/fsm_7/U0/dut/count[3]_i_18_n_0
    SLICE_X35Y95         MUXF7 (Prop_muxf7_I1_O)      0.217     3.065 r  design_1_i/fsm_7/U0/dut/count_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     3.065    design_1_i/fsm_7/U0/dut/count_reg[3]_i_9_n_0
    SLICE_X35Y95         MUXF8 (Prop_muxf8_I1_O)      0.094     3.159 r  design_1_i/fsm_7/U0/dut/count_reg[3]_i_4/O
                         net (fo=1, routed)           0.568     3.727    design_1_i/fsm_7/U0/logic/count_reg[0]_1
    SLICE_X37Y94         LUT5 (Prop_lut5_I3_O)        0.316     4.043 r  design_1_i/fsm_7/U0/logic/count[3]_i_1/O
                         net (fo=4, routed)           0.471     4.514    design_1_i/fsm_7/U0/logic/count
    SLICE_X37Y93         FDCE                                         r  design_1_i/fsm_7/U0/logic/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.479     2.658    design_1_i/fsm_7/U0/logic/clk
    SLICE_X37Y93         FDCE                                         r  design_1_i/fsm_7/U0/logic/count_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/fsm_5/U0/asout_array_reg[4][0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_6/U0/logic/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.461ns  (logic 1.472ns (32.999%)  route 2.989ns (67.001%))
  Logic Levels:           6  (LDCE=1 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         LDCE                         0.000     0.000 r  design_1_i/fsm_5/U0/asout_array_reg[4][0]/G
    SLICE_X43Y93         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/fsm_5/U0/asout_array_reg[4][0]/Q
                         net (fo=5, routed)           1.263     1.822    design_1_i/fsm_6/U0/dut/a_in[16]
    SLICE_X41Y93         LUT6 (Prop_lut6_I5_O)        0.124     1.946 r  design_1_i/fsm_6/U0/dut/count[3]_i_17/O
                         net (fo=1, routed)           0.807     2.753    design_1_i/fsm_6/U0/dut/count[3]_i_17_n_0
    SLICE_X41Y94         LUT4 (Prop_lut4_I1_O)        0.124     2.877 r  design_1_i/fsm_6/U0/dut/count[3]_i_12/O
                         net (fo=1, routed)           0.000     2.877    design_1_i/fsm_6/U0/dut/count[3]_i_12_n_0
    SLICE_X41Y94         MUXF7 (Prop_muxf7_I1_O)      0.245     3.122 r  design_1_i/fsm_6/U0/dut/count_reg[3]_i_8/O
                         net (fo=1, routed)           0.000     3.122    design_1_i/fsm_6/U0/dut/count_reg[3]_i_8_n_0
    SLICE_X41Y94         MUXF8 (Prop_muxf8_I0_O)      0.104     3.226 r  design_1_i/fsm_6/U0/dut/count_reg[3]_i_4/O
                         net (fo=1, routed)           0.447     3.673    design_1_i/fsm_6/U0/logic/count_reg[0]_1
    SLICE_X40Y96         LUT6 (Prop_lut6_I4_O)        0.316     3.989 r  design_1_i/fsm_6/U0/logic/count[3]_i_1/O
                         net (fo=4, routed)           0.472     4.461    design_1_i/fsm_6/U0/logic/count
    SLICE_X40Y98         FDCE                                         r  design_1_i/fsm_6/U0/logic/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.480     2.659    design_1_i/fsm_6/U0/logic/clk
    SLICE_X40Y98         FDCE                                         r  design_1_i/fsm_6/U0/logic/count_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/fsm_5/U0/asout_array_reg[4][0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_6/U0/logic/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.461ns  (logic 1.472ns (32.999%)  route 2.989ns (67.001%))
  Logic Levels:           6  (LDCE=1 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         LDCE                         0.000     0.000 r  design_1_i/fsm_5/U0/asout_array_reg[4][0]/G
    SLICE_X43Y93         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/fsm_5/U0/asout_array_reg[4][0]/Q
                         net (fo=5, routed)           1.263     1.822    design_1_i/fsm_6/U0/dut/a_in[16]
    SLICE_X41Y93         LUT6 (Prop_lut6_I5_O)        0.124     1.946 r  design_1_i/fsm_6/U0/dut/count[3]_i_17/O
                         net (fo=1, routed)           0.807     2.753    design_1_i/fsm_6/U0/dut/count[3]_i_17_n_0
    SLICE_X41Y94         LUT4 (Prop_lut4_I1_O)        0.124     2.877 r  design_1_i/fsm_6/U0/dut/count[3]_i_12/O
                         net (fo=1, routed)           0.000     2.877    design_1_i/fsm_6/U0/dut/count[3]_i_12_n_0
    SLICE_X41Y94         MUXF7 (Prop_muxf7_I1_O)      0.245     3.122 r  design_1_i/fsm_6/U0/dut/count_reg[3]_i_8/O
                         net (fo=1, routed)           0.000     3.122    design_1_i/fsm_6/U0/dut/count_reg[3]_i_8_n_0
    SLICE_X41Y94         MUXF8 (Prop_muxf8_I0_O)      0.104     3.226 r  design_1_i/fsm_6/U0/dut/count_reg[3]_i_4/O
                         net (fo=1, routed)           0.447     3.673    design_1_i/fsm_6/U0/logic/count_reg[0]_1
    SLICE_X40Y96         LUT6 (Prop_lut6_I4_O)        0.316     3.989 r  design_1_i/fsm_6/U0/logic/count[3]_i_1/O
                         net (fo=4, routed)           0.472     4.461    design_1_i/fsm_6/U0/logic/count
    SLICE_X40Y98         FDCE                                         r  design_1_i/fsm_6/U0/logic/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         1.480     2.659    design_1_i/fsm_6/U0/logic/clk
    SLICE_X40Y98         FDCE                                         r  design_1_i/fsm_6/U0/logic/count_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/fsm_1/U0/ce_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_1/U0/dut/count_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.178ns (63.570%)  route 0.102ns (36.430%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         LDCE                         0.000     0.000 r  design_1_i/fsm_1/U0/ce_reg/G
    SLICE_X36Y90         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/fsm_1/U0/ce_reg/Q
                         net (fo=4, routed)           0.102     0.280    design_1_i/fsm_1/U0/dut/count_reg_reg[3]_0[0]
    SLICE_X38Y90         FDCE                                         r  design_1_i/fsm_1/U0/dut/count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.823     1.189    design_1_i/fsm_1/U0/dut/clk
    SLICE_X38Y90         FDCE                                         r  design_1_i/fsm_1/U0/dut/count_reg_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/fsm_1/U0/ce_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_1/U0/dut/count_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.178ns (63.570%)  route 0.102ns (36.430%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         LDCE                         0.000     0.000 r  design_1_i/fsm_1/U0/ce_reg/G
    SLICE_X36Y90         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/fsm_1/U0/ce_reg/Q
                         net (fo=4, routed)           0.102     0.280    design_1_i/fsm_1/U0/dut/count_reg_reg[3]_0[0]
    SLICE_X38Y90         FDCE                                         r  design_1_i/fsm_1/U0/dut/count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.823     1.189    design_1_i/fsm_1/U0/dut/clk
    SLICE_X38Y90         FDCE                                         r  design_1_i/fsm_1/U0/dut/count_reg_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/fsm_1/U0/ce_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_1/U0/dut/count_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.178ns (63.570%)  route 0.102ns (36.430%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         LDCE                         0.000     0.000 r  design_1_i/fsm_1/U0/ce_reg/G
    SLICE_X36Y90         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/fsm_1/U0/ce_reg/Q
                         net (fo=4, routed)           0.102     0.280    design_1_i/fsm_1/U0/dut/count_reg_reg[3]_0[0]
    SLICE_X38Y90         FDCE                                         r  design_1_i/fsm_1/U0/dut/count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.823     1.189    design_1_i/fsm_1/U0/dut/clk
    SLICE_X38Y90         FDCE                                         r  design_1_i/fsm_1/U0/dut/count_reg_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/fsm_1/U0/ce_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/fsm_1/U0/dut/count_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.178ns (63.570%)  route 0.102ns (36.430%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         LDCE                         0.000     0.000 r  design_1_i/fsm_1/U0/ce_reg/G
    SLICE_X36Y90         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/fsm_1/U0/ce_reg/Q
                         net (fo=4, routed)           0.102     0.280    design_1_i/fsm_1/U0/dut/count_reg_reg[3]_0[0]
    SLICE_X38Y90         FDCE                                         r  design_1_i/fsm_1/U0/dut/count_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.823     1.189    design_1_i/fsm_1/U0/dut/clk
    SLICE_X38Y90         FDCE                                         r  design_1_i/fsm_1/U0/dut/count_reg_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/sol_counter_0/U0/count_reg_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.191ns (67.434%)  route 0.092ns (32.566%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDCE                         0.000     0.000 r  design_1_i/sol_counter_0/U0/count_reg_reg[27]/C
    SLICE_X33Y95         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  design_1_i/sol_counter_0/U0/count_reg_reg[27]/Q
                         net (fo=2, routed)           0.092     0.238    design_1_i/comblock_0/U0/AXIL_inst/reg0_i[27]
    SLICE_X32Y95         LUT6 (Prop_lut6_I1_O)        0.045     0.283 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     0.283    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[27]
    SLICE_X32Y95         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.825     1.191    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X32Y95         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[27]/C

Slack:                    inf
  Source:                 design_1_i/sol_counter_0/U0/count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.191ns (61.342%)  route 0.120ns (38.658%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDCE                         0.000     0.000 r  design_1_i/sol_counter_0/U0/count_reg_reg[6]/C
    SLICE_X33Y90         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  design_1_i/sol_counter_0/U0/count_reg_reg[6]/Q
                         net (fo=2, routed)           0.120     0.266    design_1_i/comblock_0/U0/AXIL_inst/reg0_i[6]
    SLICE_X35Y91         LUT6 (Prop_lut6_I1_O)        0.045     0.311 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     0.311    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[6]
    SLICE_X35Y91         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.824     1.190    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X35Y91         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/fsm_7/U0/asout_array_reg[4][1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.316ns  (logic 0.203ns (64.168%)  route 0.113ns (35.832%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         LDCE                         0.000     0.000 r  design_1_i/fsm_7/U0/asout_array_reg[4][1]/G
    SLICE_X35Y95         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/fsm_7/U0/asout_array_reg[4][1]/Q
                         net (fo=1, routed)           0.113     0.271    design_1_i/comblock_0/U0/AXIL_inst/reg2_i[17]
    SLICE_X32Y94         LUT6 (Prop_lut6_I4_O)        0.045     0.316 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000     0.316    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[17]
    SLICE_X32Y94         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.825     1.191    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X32Y94         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[17]/C

Slack:                    inf
  Source:                 design_1_i/sol_counter_0/U0/count_reg_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.191ns (58.950%)  route 0.133ns (41.050%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDCE                         0.000     0.000 r  design_1_i/sol_counter_0/U0/count_reg_reg[18]/C
    SLICE_X33Y93         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  design_1_i/sol_counter_0/U0/count_reg_reg[18]/Q
                         net (fo=2, routed)           0.133     0.279    design_1_i/comblock_0/U0/AXIL_inst/reg0_i[18]
    SLICE_X32Y93         LUT6 (Prop_lut6_I1_O)        0.045     0.324 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     0.324    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[18]
    SLICE_X32Y93         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.825     1.191    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X32Y93         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[18]/C

Slack:                    inf
  Source:                 design_1_i/sol_counter_0/U0/count_reg_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.191ns (58.950%)  route 0.133ns (41.050%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDCE                         0.000     0.000 r  design_1_i/sol_counter_0/U0/count_reg_reg[22]/C
    SLICE_X33Y94         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  design_1_i/sol_counter_0/U0/count_reg_reg[22]/Q
                         net (fo=2, routed)           0.133     0.279    design_1_i/comblock_0/U0/AXIL_inst/reg0_i[22]
    SLICE_X32Y94         LUT6 (Prop_lut6_I1_O)        0.045     0.324 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000     0.324    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[22]
    SLICE_X32Y94         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.825     1.191    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X32Y94         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[22]/C

Slack:                    inf
  Source:                 design_1_i/fsm_7/U0/asout_array_reg[6][1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.223ns (66.497%)  route 0.112ns (33.503%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         LDCE                         0.000     0.000 r  design_1_i/fsm_7/U0/asout_array_reg[6][1]/G
    SLICE_X34Y96         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/fsm_7/U0/asout_array_reg[6][1]/Q
                         net (fo=1, routed)           0.112     0.290    design_1_i/comblock_0/U0/AXIL_inst/reg2_i[25]
    SLICE_X33Y97         LUT6 (Prop_lut6_I4_O)        0.045     0.335 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000     0.335    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[25]
    SLICE_X33Y97         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=712, routed)         0.826     1.192    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X33Y97         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[25]/C





