

================================================================
== Vitis HLS Report for 'merge_sort'
================================================================
* Date:           Thu May 22 09:31:37 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        merge_sort
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.348 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+-------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                               |                                     |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                    Instance                   |                Module               |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------------------------+-------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_merge_sort_Pipeline_VITIS_LOOP_25_3_fu_82  |merge_sort_Pipeline_VITIS_LOOP_25_3  |       18|       18|  90.000 ns|  90.000 ns|   18|   18|       no|
        |grp_merge_sort_Pipeline_VITIS_LOOP_6_1_fu_89   |merge_sort_Pipeline_VITIS_LOOP_6_1   |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        +-----------------------------------------------+-------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_17_1   |        ?|        ?|         ?|          -|          -|     4|        no|
        | + VITIS_LOOP_18_2  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 6 
4 --> 5 
5 --> 3 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.69>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%width = alloca i32 1"   --->   Operation 7 'alloca' 'width' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%spectopmodule_ln15 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:15]   --->   Operation 8 'spectopmodule' 'spectopmodule_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.69ns)   --->   "%temp = alloca i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:16]   --->   Operation 11 'alloca' 'temp' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln17 = store i32 1, i32 %width" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:17]   --->   Operation 12 'store' 'store_ln17' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln17 = br void %for.cond" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:17]   --->   Operation 13 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.81>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%width_1 = load i32 %width"   --->   Operation 14 'load' 'width_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %width_1, i32 4, i32 31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:17]   --->   Operation 15 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.81ns)   --->   "%icmp_ln17 = icmp_slt  i28 %tmp, i28 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:17]   --->   Operation 16 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %for.end22, void %VITIS_LOOP_18_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:17]   --->   Operation 18 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:18]   --->   Operation 19 'specloopname' 'specloopname_ln18' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%width_2 = shl i32 %width_1, i32 1"   --->   Operation 20 'shl' 'width_2' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i32 %width_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:18]   --->   Operation 21 'sext' 'sext_ln18' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.38ns)   --->   "%br_ln18 = br void %for.cond1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:18]   --->   Operation 22 'br' 'br_ln18' <Predicate = (icmp_ln17)> <Delay = 0.38>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln29 = ret" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:29]   --->   Operation 23 'ret' 'ret_ln29' <Predicate = (!icmp_ln17)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.92>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%indvars_iv = phi i64 %add_ln18, void %merge.exit, i64 0, void %VITIS_LOOP_18_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:18]   --->   Operation 24 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%i1_1 = phi i32 %i3, void %merge.exit, i32 0, void %VITIS_LOOP_18_2"   --->   Operation 25 'phi' 'i1_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %i1_1, i32 4, i32 31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:18]   --->   Operation 26 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.81ns)   --->   "%icmp_ln18 = icmp_slt  i28 %tmp_1, i28 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:18]   --->   Operation 27 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %for.inc18.preheader, void %for.body4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:18]   --->   Operation 28 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.88ns)   --->   "%i2 = add i32 %i1_1, i32 %width_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:19]   --->   Operation 29 'add' 'i2' <Predicate = (icmp_ln18)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.88ns)   --->   "%i3 = add i32 %width_2, i32 %i1_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:20]   --->   Operation 30 'add' 'i3' <Predicate = (icmp_ln18)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %i2, i32 4, i32 31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:21]   --->   Operation 31 'partselect' 'tmp_2' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.81ns)   --->   "%icmp_ln21 = icmp_slt  i28 %tmp_2, i28 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:21]   --->   Operation 32 'icmp' 'icmp_ln21' <Predicate = (icmp_ln18)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.22ns)   --->   "%i2_2 = select i1 %icmp_ln21, i32 %i2, i32 16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:21]   --->   Operation 33 'select' 'i2_2' <Predicate = (icmp_ln18)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %i3, i32 4, i32 31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:22]   --->   Operation 34 'partselect' 'tmp_3' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.81ns)   --->   "%icmp_ln22 = icmp_slt  i28 %tmp_3, i28 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:22]   --->   Operation 35 'icmp' 'icmp_ln22' <Predicate = (icmp_ln18)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.22ns)   --->   "%i3_1 = select i1 %icmp_ln22, i32 %i3, i32 16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:22]   --->   Operation 36 'select' 'i3_1' <Predicate = (icmp_ln18)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 37 [2/2] (0.00ns)   --->   "%call_ln0 = call void @merge_sort_Pipeline_VITIS_LOOP_25_3, i32 %temp, i32 %A"   --->   Operation 37 'call' 'call_ln0' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln17 = store i32 %width_2, i32 %width" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:17]   --->   Operation 38 'store' 'store_ln17' <Predicate = (!icmp_ln18)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 1.84>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i64 %indvars_iv" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:18]   --->   Operation 39 'trunc' 'trunc_ln18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:19]   --->   Operation 40 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.85ns)   --->   "%icmp_ln6 = icmp_slt  i32 %i1_1, i32 %i3_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:6]   --->   Operation 41 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %icmp_ln6, void %merge.exit, void %for.body.lr.ph.i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:6]   --->   Operation 42 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i32 %i3_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:6]   --->   Operation 43 'zext' 'zext_ln6' <Predicate = (icmp_ln6)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln6)   --->   "%zext_ln6_1 = zext i32 %i3_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:6]   --->   Operation 44 'zext' 'zext_ln6_1' <Predicate = (icmp_ln6)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.06ns)   --->   "%icmp_ln6_1 = icmp_slt  i64 %indvars_iv, i64 %zext_ln6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:6]   --->   Operation 45 'icmp' 'icmp_ln6_1' <Predicate = (icmp_ln6)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln6)   --->   "%or_ln6 = or i63 %trunc_ln18, i63 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:6]   --->   Operation 46 'or' 'or_ln6' <Predicate = (icmp_ln6)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln6 = select i1 %icmp_ln6_1, i63 %zext_ln6_1, i63 %or_ln6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:6]   --->   Operation 47 'select' 'select_ln6' <Predicate = (icmp_ln6)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 48 [2/2] (0.38ns)   --->   "%call_ln18 = call void @merge_sort_Pipeline_VITIS_LOOP_6_1, i64 %indvars_iv, i32 %i2_2, i32 %i1_1, i63 %select_ln6, i32 %temp, i32 %i3_1, i32 %A" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:18]   --->   Operation 48 'call' 'call_ln18' <Predicate = (icmp_ln6)> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.14>
ST_5 : Operation 49 [1/2] (0.00ns)   --->   "%call_ln18 = call void @merge_sort_Pipeline_VITIS_LOOP_6_1, i64 %indvars_iv, i32 %i2_2, i32 %i1_1, i63 %select_ln6, i32 %temp, i32 %i3_1, i32 %A" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:18]   --->   Operation 49 'call' 'call_ln18' <Predicate = (icmp_ln6)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void %merge.exit"   --->   Operation 50 'br' 'br_ln0' <Predicate = (icmp_ln6)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (1.14ns)   --->   "%add_ln18 = add i64 %sext_ln18, i64 %indvars_iv" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:18]   --->   Operation 51 'add' 'add_ln18' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln18 = br void %for.cond1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:18]   --->   Operation 52 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 53 [1/2] (0.00ns)   --->   "%call_ln0 = call void @merge_sort_Pipeline_VITIS_LOOP_25_3, i32 %temp, i32 %A"   --->   Operation 53 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln17 = br void %for.cond" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:17]   --->   Operation 54 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
width              (alloca           ) [ 0111111]
spectopmodule_ln15 (spectopmodule    ) [ 0000000]
specinterface_ln0  (specinterface    ) [ 0000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000]
temp               (alloca           ) [ 0011111]
store_ln17         (store            ) [ 0000000]
br_ln17            (br               ) [ 0000000]
width_1            (load             ) [ 0001110]
tmp                (partselect       ) [ 0000000]
icmp_ln17          (icmp             ) [ 0011111]
empty              (speclooptripcount) [ 0000000]
br_ln17            (br               ) [ 0000000]
specloopname_ln18  (specloopname     ) [ 0000000]
width_2            (shl              ) [ 0001110]
sext_ln18          (sext             ) [ 0001110]
br_ln18            (br               ) [ 0011111]
ret_ln29           (ret              ) [ 0000000]
indvars_iv         (phi              ) [ 0001110]
i1_1               (phi              ) [ 0001110]
tmp_1              (partselect       ) [ 0000000]
icmp_ln18          (icmp             ) [ 0011111]
br_ln18            (br               ) [ 0000000]
i2                 (add              ) [ 0000000]
i3                 (add              ) [ 0011111]
tmp_2              (partselect       ) [ 0000000]
icmp_ln21          (icmp             ) [ 0000000]
i2_2               (select           ) [ 0000110]
tmp_3              (partselect       ) [ 0000000]
icmp_ln22          (icmp             ) [ 0000000]
i3_1               (select           ) [ 0000110]
store_ln17         (store            ) [ 0000000]
trunc_ln18         (trunc            ) [ 0000000]
specloopname_ln19  (specloopname     ) [ 0000000]
icmp_ln6           (icmp             ) [ 0011111]
br_ln6             (br               ) [ 0000000]
zext_ln6           (zext             ) [ 0000000]
zext_ln6_1         (zext             ) [ 0000000]
icmp_ln6_1         (icmp             ) [ 0000000]
or_ln6             (or               ) [ 0000000]
select_ln6         (select           ) [ 0000010]
call_ln18          (call             ) [ 0000000]
br_ln0             (br               ) [ 0000000]
add_ln18           (add              ) [ 0011111]
br_ln18            (br               ) [ 0011111]
call_ln0           (call             ) [ 0000000]
br_ln17            (br               ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="merge_sort_Pipeline_VITIS_LOOP_25_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="merge_sort_Pipeline_VITIS_LOOP_6_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="width_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="width/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="temp_alloca_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp/1 "/>
</bind>
</comp>

<comp id="58" class="1005" name="indvars_iv_reg_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="64" slack="1"/>
<pin id="60" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv (phireg) "/>
</bind>
</comp>

<comp id="62" class="1004" name="indvars_iv_phi_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="64" slack="1"/>
<pin id="64" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="1" slack="1"/>
<pin id="66" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv/3 "/>
</bind>
</comp>

<comp id="70" class="1005" name="i1_1_reg_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="1"/>
<pin id="72" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i1_1 (phireg) "/>
</bind>
</comp>

<comp id="74" class="1004" name="i1_1_phi_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="1" slack="1"/>
<pin id="78" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_1/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_merge_sort_Pipeline_VITIS_LOOP_25_3_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="32" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_merge_sort_Pipeline_VITIS_LOOP_6_1_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="0" slack="0"/>
<pin id="91" dir="0" index="1" bw="64" slack="1"/>
<pin id="92" dir="0" index="2" bw="32" slack="1"/>
<pin id="93" dir="0" index="3" bw="32" slack="1"/>
<pin id="94" dir="0" index="4" bw="63" slack="0"/>
<pin id="95" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="96" dir="0" index="6" bw="32" slack="1"/>
<pin id="97" dir="0" index="7" bw="32" slack="0"/>
<pin id="98" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln18/4 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln17_store_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="0"/>
<pin id="106" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="width_1_load_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="1"/>
<pin id="110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="width_1/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="tmp_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="28" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="0"/>
<pin id="114" dir="0" index="2" bw="4" slack="0"/>
<pin id="115" dir="0" index="3" bw="6" slack="0"/>
<pin id="116" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="icmp_ln17_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="28" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="width_2_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="width_2/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="sext_ln18_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="tmp_1_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="28" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="0" index="2" bw="4" slack="0"/>
<pin id="141" dir="0" index="3" bw="6" slack="0"/>
<pin id="142" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="icmp_ln18_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="28" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="i2_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="156" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i2/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="i3_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="1"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i3/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_2_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="28" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="0"/>
<pin id="166" dir="0" index="2" bw="4" slack="0"/>
<pin id="167" dir="0" index="3" bw="6" slack="0"/>
<pin id="168" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="icmp_ln21_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="28" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="i2_2_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="0"/>
<pin id="182" dir="0" index="2" bw="6" slack="0"/>
<pin id="183" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i2_2/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_3_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="28" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="0" index="2" bw="4" slack="0"/>
<pin id="191" dir="0" index="3" bw="6" slack="0"/>
<pin id="192" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="icmp_ln22_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="28" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="i3_1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="0" index="2" bw="6" slack="0"/>
<pin id="207" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i3_1/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="store_ln17_store_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="1"/>
<pin id="213" dir="0" index="1" bw="32" slack="2"/>
<pin id="214" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="trunc_ln18_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="64" slack="1"/>
<pin id="217" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln18/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="icmp_ln6_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="1"/>
<pin id="221" dir="0" index="1" bw="32" slack="1"/>
<pin id="222" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln6/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="zext_ln6_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="1"/>
<pin id="226" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="zext_ln6_1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6_1/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="icmp_ln6_1_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="64" slack="1"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln6_1/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="or_ln6_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="63" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln6/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="select_ln6_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="0" index="2" bw="63" slack="0"/>
<pin id="246" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln6/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="add_ln18_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="3"/>
<pin id="253" dir="0" index="1" bw="64" slack="2"/>
<pin id="254" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/5 "/>
</bind>
</comp>

<comp id="256" class="1005" name="width_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="width "/>
</bind>
</comp>

<comp id="269" class="1005" name="width_2_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="1"/>
<pin id="271" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="width_2 "/>
</bind>
</comp>

<comp id="275" class="1005" name="sext_ln18_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="64" slack="3"/>
<pin id="277" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln18 "/>
</bind>
</comp>

<comp id="283" class="1005" name="i3_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i3 "/>
</bind>
</comp>

<comp id="288" class="1005" name="i2_2_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="1"/>
<pin id="290" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i2_2 "/>
</bind>
</comp>

<comp id="293" class="1005" name="i3_1_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="1"/>
<pin id="295" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i3_1 "/>
</bind>
</comp>

<comp id="301" class="1005" name="icmp_ln6_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="1"/>
<pin id="303" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln6 "/>
</bind>
</comp>

<comp id="305" class="1005" name="select_ln6_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="63" slack="1"/>
<pin id="307" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="select_ln6 "/>
</bind>
</comp>

<comp id="310" class="1005" name="add_ln18_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="64" slack="1"/>
<pin id="312" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln18 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="2" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="20" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="38" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="68"><net_src comp="58" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="69"><net_src comp="62" pin="4"/><net_sink comp="58" pin=0"/></net>

<net id="73"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="80"><net_src comp="70" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="81"><net_src comp="74" pin="4"/><net_sink comp="70" pin=0"/></net>

<net id="87"><net_src comp="42" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="0" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="99"><net_src comp="48" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="58" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="70" pin="1"/><net_sink comp="89" pin=3"/></net>

<net id="102"><net_src comp="0" pin="0"/><net_sink comp="89" pin=7"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="117"><net_src comp="22" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="118"><net_src comp="108" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="119"><net_src comp="24" pin="0"/><net_sink comp="111" pin=2"/></net>

<net id="120"><net_src comp="26" pin="0"/><net_sink comp="111" pin=3"/></net>

<net id="125"><net_src comp="111" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="28" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="108" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="2" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="136"><net_src comp="127" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="22" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="74" pin="4"/><net_sink comp="137" pin=1"/></net>

<net id="145"><net_src comp="24" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="146"><net_src comp="26" pin="0"/><net_sink comp="137" pin=3"/></net>

<net id="151"><net_src comp="137" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="28" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="74" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="162"><net_src comp="74" pin="4"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="22" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="153" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="171"><net_src comp="24" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="172"><net_src comp="26" pin="0"/><net_sink comp="163" pin=3"/></net>

<net id="177"><net_src comp="163" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="28" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="184"><net_src comp="173" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="153" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="40" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="193"><net_src comp="22" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="158" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="195"><net_src comp="24" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="196"><net_src comp="26" pin="0"/><net_sink comp="187" pin=3"/></net>

<net id="201"><net_src comp="187" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="28" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="208"><net_src comp="197" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="158" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="40" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="218"><net_src comp="58" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="70" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="234"><net_src comp="58" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="224" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="215" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="46" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="230" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="227" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="236" pin="2"/><net_sink comp="242" pin=2"/></net>

<net id="250"><net_src comp="242" pin="3"/><net_sink comp="89" pin=4"/></net>

<net id="255"><net_src comp="58" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="259"><net_src comp="50" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="261"><net_src comp="256" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="262"><net_src comp="256" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="272"><net_src comp="127" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="274"><net_src comp="269" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="278"><net_src comp="133" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="286"><net_src comp="158" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="291"><net_src comp="179" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="296"><net_src comp="203" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="298"><net_src comp="293" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="299"><net_src comp="293" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="300"><net_src comp="293" pin="1"/><net_sink comp="89" pin=6"/></net>

<net id="304"><net_src comp="219" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="242" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="89" pin=4"/></net>

<net id="313"><net_src comp="251" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="62" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {3 6 }
 - Input state : 
	Port: merge_sort : A | {4 5 }
  - Chain level:
	State 1
		store_ln17 : 1
	State 2
		tmp : 1
		icmp_ln17 : 2
		br_ln17 : 3
		width_2 : 1
		sext_ln18 : 1
	State 3
		tmp_1 : 1
		icmp_ln18 : 2
		br_ln18 : 3
		i2 : 1
		i3 : 1
		tmp_2 : 2
		icmp_ln21 : 3
		i2_2 : 4
		tmp_3 : 2
		icmp_ln22 : 3
		i3_1 : 4
	State 4
		br_ln6 : 1
		icmp_ln6_1 : 1
		or_ln6 : 1
		select_ln6 : 2
		call_ln18 : 3
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------|---------|---------|---------|
| Operation|                Functional Unit                |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------|---------|---------|---------|
|   call   | grp_merge_sort_Pipeline_VITIS_LOOP_25_3_fu_82 |  0.387  |    73   |    30   |
|          |  grp_merge_sort_Pipeline_VITIS_LOOP_6_1_fu_89 | 2.38771 |   468   |   345   |
|----------|-----------------------------------------------|---------|---------|---------|
|          |                   i2_fu_153                   |    0    |    0    |    39   |
|    add   |                   i3_fu_158                   |    0    |    0    |    39   |
|          |                add_ln18_fu_251                |    0    |    0    |    71   |
|----------|-----------------------------------------------|---------|---------|---------|
|          |                  i2_2_fu_179                  |    0    |    0    |    32   |
|  select  |                  i3_1_fu_203                  |    0    |    0    |    32   |
|          |               select_ln6_fu_242               |    0    |    0    |    62   |
|----------|-----------------------------------------------|---------|---------|---------|
|          |                icmp_ln17_fu_121               |    0    |    0    |    18   |
|          |                icmp_ln18_fu_147               |    0    |    0    |    18   |
|   icmp   |                icmp_ln21_fu_173               |    0    |    0    |    18   |
|          |                icmp_ln22_fu_197               |    0    |    0    |    18   |
|          |                icmp_ln6_fu_219                |    0    |    0    |    20   |
|          |               icmp_ln6_1_fu_230               |    0    |    0    |    29   |
|----------|-----------------------------------------------|---------|---------|---------|
|          |                   tmp_fu_111                  |    0    |    0    |    0    |
|partselect|                  tmp_1_fu_137                 |    0    |    0    |    0    |
|          |                  tmp_2_fu_163                 |    0    |    0    |    0    |
|          |                  tmp_3_fu_187                 |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|
|    shl   |                 width_2_fu_127                |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|
|   sext   |                sext_ln18_fu_133               |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|
|   trunc  |               trunc_ln18_fu_215               |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|
|   zext   |                zext_ln6_fu_224                |    0    |    0    |    0    |
|          |               zext_ln6_1_fu_227               |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|
|    or    |                 or_ln6_fu_236                 |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|
|   Total  |                                               | 2.77471 |   541   |   771   |
|----------|-----------------------------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
|temp|    0   |   32   |   33   |    0   |
+----+--------+--------+--------+--------+
|Total|    0   |   32   |   33   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| add_ln18_reg_310 |   64   |
|    i1_1_reg_70   |   32   |
|   i2_2_reg_288   |   32   |
|   i3_1_reg_293   |   32   |
|    i3_reg_283    |   32   |
| icmp_ln6_reg_301 |    1   |
| indvars_iv_reg_58|   64   |
|select_ln6_reg_305|   63   |
| sext_ln18_reg_275|   64   |
|  width_2_reg_269 |   32   |
|   width_reg_256  |   32   |
+------------------+--------+
|       Total      |   448  |
+------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------|------|------|------|--------||---------||---------|
|                     Comp                     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------|------|------|------|--------||---------||---------|
|               indvars_iv_reg_58              |  p0  |   2  |  64  |   128  ||    9    |
|                  i1_1_reg_70                 |  p0  |   2  |  32  |   64   ||    9    |
| grp_merge_sort_Pipeline_VITIS_LOOP_6_1_fu_89 |  p4  |   2  |  63  |   126  ||    9    |
|----------------------------------------------|------|------|------|--------||---------||---------|
|                     Total                    |      |      |      |   318  ||  1.161  ||    27   |
|----------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |   541  |   771  |    -   |
|   Memory  |    0   |    -   |   32   |   33   |    0   |
|Multiplexer|    -   |    1   |    -   |   27   |    -   |
|  Register |    -   |    -   |   448  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    3   |  1021  |   831  |    0   |
+-----------+--------+--------+--------+--------+--------+
