// Seed: 1238839272
`define pp_16 0
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    output id_2,
    input logic id_3,
    output logic id_4,
    input logic id_5,
    output id_6,
    input id_7,
    output id_8,
    output id_9,
    input logic id_10
    , id_16,
    output logic id_11,
    input logic id_12,
    output id_13,
    output logic id_14,
    output id_15
);
  assign id_13 = 1;
  wor id_17;
  initial begin
    id_17[1] <= 1;
  end
  assign id_17[1] = id_12;
  logic id_18;
  assign id_9[1] = id_16;
endmodule
