Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Dec 11 00:49:43 2021
| Host         : DESKTOP-IBH2VC5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_blocks_sprite_top_timing_summary_routed.rpt -pb vga_blocks_sprite_top_timing_summary_routed.pb -rpx vga_blocks_sprite_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_blocks_sprite_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 67 register/latch pins with no clock driven by root clock pin: U1/q_reg[18]/Q (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: U1/q_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 438 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.470        0.000                      0                   19        0.324        0.000                      0                   19        4.500        0.000                       0                    20  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.470        0.000                      0                   19        0.324        0.000                      0                   19        4.500        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.470ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.470ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 1.902ns (41.966%)  route 2.630ns (58.034%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.624     5.227    U1/mclk
    SLICE_X52Y92         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  U1/q_reg[1]/Q
                         net (fo=1, routed)           0.853     6.535    U1/out[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.631 r  U1/out[0]_BUFG_inst/O
                         net (fo=62, routed)          1.778     8.409    U1/out_BUFG[0]
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.083 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.083    U1/q_reg[0]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.197 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.197    U1/q_reg[4]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.311 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.311    U1/q_reg[8]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.425 r  U1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.425    U1/q_reg[12]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.759 r  U1/q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.759    U1/q_reg[16]_i_1_n_6
    SLICE_X52Y96         FDCE                                         r  U1/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.504    14.927    U1/mclk
    SLICE_X52Y96         FDCE                                         r  U1/q_reg[17]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.062    15.229    U1/q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                          -9.759    
  -------------------------------------------------------------------
                         slack                                  5.470    

Slack (MET) :             5.565ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.437ns  (logic 1.807ns (40.724%)  route 2.630ns (59.276%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.624     5.227    U1/mclk
    SLICE_X52Y92         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  U1/q_reg[1]/Q
                         net (fo=1, routed)           0.853     6.535    U1/out[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.631 r  U1/out[0]_BUFG_inst/O
                         net (fo=62, routed)          1.778     8.409    U1/out_BUFG[0]
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.083 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.083    U1/q_reg[0]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.197 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.197    U1/q_reg[4]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.311 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.311    U1/q_reg[8]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.425 r  U1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.425    U1/q_reg[12]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.664 r  U1/q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.664    U1/q_reg[16]_i_1_n_5
    SLICE_X52Y96         FDCE                                         r  U1/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.504    14.927    U1/mclk
    SLICE_X52Y96         FDCE                                         r  U1/q_reg[18]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.062    15.229    U1/q_reg[18]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                          -9.664    
  -------------------------------------------------------------------
                         slack                                  5.565    

Slack (MET) :             5.581ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 1.791ns (40.509%)  route 2.630ns (59.491%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.624     5.227    U1/mclk
    SLICE_X52Y92         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  U1/q_reg[1]/Q
                         net (fo=1, routed)           0.853     6.535    U1/out[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.631 r  U1/out[0]_BUFG_inst/O
                         net (fo=62, routed)          1.778     8.409    U1/out_BUFG[0]
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.083 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.083    U1/q_reg[0]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.197 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.197    U1/q_reg[4]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.311 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.311    U1/q_reg[8]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.425 r  U1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.425    U1/q_reg[12]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.648 r  U1/q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.648    U1/q_reg[16]_i_1_n_7
    SLICE_X52Y96         FDCE                                         r  U1/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.504    14.927    U1/mclk
    SLICE_X52Y96         FDCE                                         r  U1/q_reg[16]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.062    15.229    U1/q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                          -9.648    
  -------------------------------------------------------------------
                         slack                                  5.581    

Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.418ns  (logic 1.788ns (40.469%)  route 2.630ns (59.531%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.624     5.227    U1/mclk
    SLICE_X52Y92         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  U1/q_reg[1]/Q
                         net (fo=1, routed)           0.853     6.535    U1/out[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.631 r  U1/out[0]_BUFG_inst/O
                         net (fo=62, routed)          1.778     8.409    U1/out_BUFG[0]
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.083 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.083    U1/q_reg[0]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.197 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.197    U1/q_reg[4]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.311 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.311    U1/q_reg[8]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.645 r  U1/q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.645    U1/q_reg[12]_i_1_n_6
    SLICE_X52Y95         FDCE                                         r  U1/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.504    14.927    U1/mclk
    SLICE_X52Y95         FDCE                                         r  U1/q_reg[13]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X52Y95         FDCE (Setup_fdce_C_D)        0.062    15.229    U1/q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                          -9.645    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.605ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.397ns  (logic 1.767ns (40.184%)  route 2.630ns (59.816%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.624     5.227    U1/mclk
    SLICE_X52Y92         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  U1/q_reg[1]/Q
                         net (fo=1, routed)           0.853     6.535    U1/out[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.631 r  U1/out[0]_BUFG_inst/O
                         net (fo=62, routed)          1.778     8.409    U1/out_BUFG[0]
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.083 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.083    U1/q_reg[0]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.197 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.197    U1/q_reg[4]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.311 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.311    U1/q_reg[8]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.624 r  U1/q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.624    U1/q_reg[12]_i_1_n_4
    SLICE_X52Y95         FDCE                                         r  U1/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.504    14.927    U1/mclk
    SLICE_X52Y95         FDCE                                         r  U1/q_reg[15]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X52Y95         FDCE (Setup_fdce_C_D)        0.062    15.229    U1/q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                          -9.624    
  -------------------------------------------------------------------
                         slack                                  5.605    

Slack (MET) :             5.679ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.693ns (39.161%)  route 2.630ns (60.839%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.624     5.227    U1/mclk
    SLICE_X52Y92         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  U1/q_reg[1]/Q
                         net (fo=1, routed)           0.853     6.535    U1/out[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.631 r  U1/out[0]_BUFG_inst/O
                         net (fo=62, routed)          1.778     8.409    U1/out_BUFG[0]
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.083 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.083    U1/q_reg[0]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.197 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.197    U1/q_reg[4]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.311 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.311    U1/q_reg[8]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.550 r  U1/q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.550    U1/q_reg[12]_i_1_n_5
    SLICE_X52Y95         FDCE                                         r  U1/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.504    14.927    U1/mclk
    SLICE_X52Y95         FDCE                                         r  U1/q_reg[14]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X52Y95         FDCE (Setup_fdce_C_D)        0.062    15.229    U1/q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                          -9.550    
  -------------------------------------------------------------------
                         slack                                  5.679    

Slack (MET) :             5.695ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 1.677ns (38.935%)  route 2.630ns (61.065%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.624     5.227    U1/mclk
    SLICE_X52Y92         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  U1/q_reg[1]/Q
                         net (fo=1, routed)           0.853     6.535    U1/out[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.631 r  U1/out[0]_BUFG_inst/O
                         net (fo=62, routed)          1.778     8.409    U1/out_BUFG[0]
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.083 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.083    U1/q_reg[0]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.197 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.197    U1/q_reg[4]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.311 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.311    U1/q_reg[8]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.534 r  U1/q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.534    U1/q_reg[12]_i_1_n_7
    SLICE_X52Y95         FDCE                                         r  U1/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.504    14.927    U1/mclk
    SLICE_X52Y95         FDCE                                         r  U1/q_reg[12]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X52Y95         FDCE (Setup_fdce_C_D)        0.062    15.229    U1/q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                          -9.534    
  -------------------------------------------------------------------
                         slack                                  5.695    

Slack (MET) :             5.698ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.304ns  (logic 1.674ns (38.892%)  route 2.630ns (61.108%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.624     5.227    U1/mclk
    SLICE_X52Y92         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  U1/q_reg[1]/Q
                         net (fo=1, routed)           0.853     6.535    U1/out[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.631 r  U1/out[0]_BUFG_inst/O
                         net (fo=62, routed)          1.778     8.409    U1/out_BUFG[0]
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.083 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.083    U1/q_reg[0]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.197 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.197    U1/q_reg[4]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.531 r  U1/q_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.531    U1/q_reg[8]_i_1_n_6
    SLICE_X52Y94         FDCE                                         r  U1/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.504    14.927    U1/mclk
    SLICE_X52Y94         FDCE                                         r  U1/q_reg[9]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X52Y94         FDCE (Setup_fdce_C_D)        0.062    15.229    U1/q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                          -9.531    
  -------------------------------------------------------------------
                         slack                                  5.698    

Slack (MET) :             5.719ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.283ns  (logic 1.653ns (38.592%)  route 2.630ns (61.408%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.624     5.227    U1/mclk
    SLICE_X52Y92         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  U1/q_reg[1]/Q
                         net (fo=1, routed)           0.853     6.535    U1/out[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.631 r  U1/out[0]_BUFG_inst/O
                         net (fo=62, routed)          1.778     8.409    U1/out_BUFG[0]
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.083 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.083    U1/q_reg[0]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.197 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.197    U1/q_reg[4]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.510 r  U1/q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.510    U1/q_reg[8]_i_1_n_4
    SLICE_X52Y94         FDCE                                         r  U1/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.504    14.927    U1/mclk
    SLICE_X52Y94         FDCE                                         r  U1/q_reg[11]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X52Y94         FDCE (Setup_fdce_C_D)        0.062    15.229    U1/q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                          -9.510    
  -------------------------------------------------------------------
                         slack                                  5.719    

Slack (MET) :             5.793ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.209ns  (logic 1.579ns (37.513%)  route 2.630ns (62.487%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.624     5.227    U1/mclk
    SLICE_X52Y92         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  U1/q_reg[1]/Q
                         net (fo=1, routed)           0.853     6.535    U1/out[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.631 r  U1/out[0]_BUFG_inst/O
                         net (fo=62, routed)          1.778     8.409    U1/out_BUFG[0]
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.083 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.083    U1/q_reg[0]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.197 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.197    U1/q_reg[4]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.436 r  U1/q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.436    U1/q_reg[8]_i_1_n_5
    SLICE_X52Y94         FDCE                                         r  U1/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.504    14.927    U1/mclk
    SLICE_X52Y94         FDCE                                         r  U1/q_reg[10]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X52Y94         FDCE (Setup_fdce_C_D)        0.062    15.229    U1/q_reg[10]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                          -9.436    
  -------------------------------------------------------------------
                         slack                                  5.793    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 U1/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.563     1.482    U1/mclk
    SLICE_X52Y92         FDCE                                         r  U1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDCE (Prop_fdce_C_Q)         0.141     1.623 f  U1/q_reg[0]/Q
                         net (fo=1, routed)           0.173     1.796    U1/q_reg_n_0_[0]
    SLICE_X52Y92         LUT1 (Prop_lut1_I0_O)        0.045     1.841 r  U1/q[0]_i_2/O
                         net (fo=1, routed)           0.000     1.841    U1/q[0]_i_2_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.911 r  U1/q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.911    U1/q_reg[0]_i_1_n_7
    SLICE_X52Y92         FDCE                                         r  U1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.833     1.998    U1/mclk
    SLICE_X52Y92         FDCE                                         r  U1/q_reg[0]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X52Y92         FDCE (Hold_fdce_C_D)         0.105     1.587    U1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 U1/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.564     1.483    U1/mclk
    SLICE_X52Y94         FDCE                                         r  U1/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  U1/q_reg[11]/Q
                         net (fo=1, routed)           0.183     1.807    U1/q_reg_n_0_[11]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.915 r  U1/q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.915    U1/q_reg[8]_i_1_n_4
    SLICE_X52Y94         FDCE                                         r  U1/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.834     1.999    U1/mclk
    SLICE_X52Y94         FDCE                                         r  U1/q_reg[11]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y94         FDCE (Hold_fdce_C_D)         0.105     1.588    U1/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 U1/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.563     1.482    U1/mclk
    SLICE_X52Y92         FDCE                                         r  U1/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  U1/q_reg[3]/Q
                         net (fo=1, routed)           0.183     1.806    U1/q_reg_n_0_[3]
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.914 r  U1/q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.914    U1/q_reg[0]_i_1_n_4
    SLICE_X52Y92         FDCE                                         r  U1/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.833     1.998    U1/mclk
    SLICE_X52Y92         FDCE                                         r  U1/q_reg[3]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X52Y92         FDCE (Hold_fdce_C_D)         0.105     1.587    U1/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 U1/q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.564     1.483    U1/mclk
    SLICE_X52Y95         FDCE                                         r  U1/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  U1/q_reg[12]/Q
                         net (fo=1, routed)           0.176     1.801    U1/q_reg_n_0_[12]
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.916 r  U1/q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.916    U1/q_reg[12]_i_1_n_7
    SLICE_X52Y95         FDCE                                         r  U1/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.834     1.999    U1/mclk
    SLICE_X52Y95         FDCE                                         r  U1/q_reg[12]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y95         FDCE (Hold_fdce_C_D)         0.105     1.588    U1/q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 U1/q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.564     1.483    U1/mclk
    SLICE_X52Y96         FDCE                                         r  U1/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  U1/q_reg[16]/Q
                         net (fo=1, routed)           0.176     1.801    U1/q_reg_n_0_[16]
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.916 r  U1/q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.916    U1/q_reg[16]_i_1_n_7
    SLICE_X52Y96         FDCE                                         r  U1/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.834     1.999    U1/mclk
    SLICE_X52Y96         FDCE                                         r  U1/q_reg[16]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.105     1.588    U1/q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 U1/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.564     1.483    U1/mclk
    SLICE_X52Y93         FDCE                                         r  U1/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  U1/q_reg[4]/Q
                         net (fo=1, routed)           0.176     1.801    U1/q_reg_n_0_[4]
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.916 r  U1/q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.916    U1/q_reg[4]_i_1_n_7
    SLICE_X52Y93         FDCE                                         r  U1/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.834     1.999    U1/mclk
    SLICE_X52Y93         FDCE                                         r  U1/q_reg[4]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y93         FDCE (Hold_fdce_C_D)         0.105     1.588    U1/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 U1/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.563     1.482    U1/mclk
    SLICE_X52Y92         FDCE                                         r  U1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDCE (Prop_fdce_C_Q)         0.141     1.623 f  U1/q_reg[0]/Q
                         net (fo=1, routed)           0.173     1.796    U1/q_reg_n_0_[0]
    SLICE_X52Y92         LUT1 (Prop_lut1_I0_O)        0.045     1.841 r  U1/q[0]_i_2/O
                         net (fo=1, routed)           0.000     1.841    U1/q[0]_i_2_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.947 r  U1/q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.947    U1/q_reg[0]_i_1_n_6
    SLICE_X52Y92         FDCE                                         r  U1/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.833     1.998    U1/mclk
    SLICE_X52Y92         FDCE                                         r  U1/q_reg[1]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X52Y92         FDCE (Hold_fdce_C_D)         0.105     1.587    U1/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 U1/q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.564     1.483    U1/mclk
    SLICE_X52Y95         FDCE                                         r  U1/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  U1/q_reg[12]/Q
                         net (fo=1, routed)           0.176     1.801    U1/q_reg_n_0_[12]
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.952 r  U1/q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.952    U1/q_reg[12]_i_1_n_6
    SLICE_X52Y95         FDCE                                         r  U1/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.834     1.999    U1/mclk
    SLICE_X52Y95         FDCE                                         r  U1/q_reg[13]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y95         FDCE (Hold_fdce_C_D)         0.105     1.588    U1/q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 U1/q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.564     1.483    U1/mclk
    SLICE_X52Y96         FDCE                                         r  U1/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  U1/q_reg[16]/Q
                         net (fo=1, routed)           0.176     1.801    U1/q_reg_n_0_[16]
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.952 r  U1/q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.952    U1/q_reg[16]_i_1_n_6
    SLICE_X52Y96         FDCE                                         r  U1/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.834     1.999    U1/mclk
    SLICE_X52Y96         FDCE                                         r  U1/q_reg[17]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.105     1.588    U1/q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 U1/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.564     1.483    U1/mclk
    SLICE_X52Y93         FDCE                                         r  U1/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  U1/q_reg[4]/Q
                         net (fo=1, routed)           0.176     1.801    U1/q_reg_n_0_[4]
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.952 r  U1/q_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.952    U1/q_reg[4]_i_1_n_6
    SLICE_X52Y93         FDCE                                         r  U1/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.834     1.999    U1/mclk
    SLICE_X52Y93         FDCE                                         r  U1/q_reg[5]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y93         FDCE (Hold_fdce_C_D)         0.105     1.588    U1/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.363    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  mclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y92    U1/q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y94    U1/q_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y94    U1/q_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y95    U1/q_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y95    U1/q_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y95    U1/q_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y95    U1/q_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    U1/q_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y94    U1/q_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    U1/q_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    U1/q_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    U1/q_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    U1/q_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    U1/q_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    U1/q_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    U1/q_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    U1/q_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    U1/q_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    U1/q_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y92    U1/q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y92    U1/q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    U1/q_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    U1/q_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    U1/q_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    U1/q_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    U1/q_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    U1/q_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    U1/q_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    U1/q_reg[13]/C



