<module close_brace=">" open_brace="&lt;" name="" version="1" root_context_id="vsl: mylib bit_conditioning schematic vl: auCdl schematic symbol" hierarchy_delimiter=".">
<scope name="ModuleDir">
<forward>
<mapping src="vsl: mylib inv_2 schematic vl: auCdl schematic symbol" dst="inv_2"/>
<mapping src="vsl: NCSU_TechLib_FreePDK3 pmos auCdl" dst="pmos"/>
<mapping src="vsl: NCSU_TechLib_FreePDK3 nmos auCdl" dst="nmos"/>
<mapping src="vsl: mylib bit_conditioning schematic vl: auCdl schematic symbol" dst="bit_conditioning"/>
</forward>
<reverse>
<mapping src="inv_2" dst="vsl: mylib inv_2 schematic vl: auCdl schematic symbol"/>
<mapping src="pmos" dst="vsl: NCSU_TechLib_FreePDK3 pmos auCdl"/>
<mapping src="nmos" dst="vsl: NCSU_TechLib_FreePDK3 nmos auCdl"/>
<mapping src="bit_conditioning" dst="vsl: mylib bit_conditioning schematic vl: auCdl schematic symbol"/>
</reverse>
</scope>
<scope name="ModuleName">
<forward>
<mapping src="vsl: mylib inv_2 schematic vl: auCdl schematic symbol" dst="inv_2"/>
<mapping src="vsl: NCSU_TechLib_FreePDK3 pmos auCdl" dst="pmos"/>
<mapping src="vsl: NCSU_TechLib_FreePDK3 nmos auCdl" dst="nmos"/>
<mapping src="vsl: mylib bit_conditioning schematic vl: auCdl schematic symbol" dst="bit_conditioning"/>
</forward>
<reverse>
<mapping src="inv_2" dst="vsl: mylib inv_2 schematic vl: auCdl schematic symbol"/>
<mapping src="pmos" dst="vsl: NCSU_TechLib_FreePDK3 pmos auCdl"/>
<mapping src="nmos" dst="vsl: NCSU_TechLib_FreePDK3 nmos auCdl"/>
<mapping src="bit_conditioning" dst="vsl: mylib bit_conditioning schematic vl: auCdl schematic symbol"/>
</reverse>
</scope>
<scope name="Net">
<forward/>
<reverse/>
</scope>
<scope name="Terminal">
<forward/>
<reverse/>
</scope>
<root_context version="1">
<top_cell_view>
<lib>mylib</lib>
<cell>bit_conditioning</cell>
<view>schematic</view>
</top_cell_view>
<view_search_list>auCdl schematic symbol</view_search_list>
<view_stop_list>auCdl</view_stop_list>
</root_context>
</module>
