{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575675636056 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575675636058 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 06 23:40:35 2019 " "Processing started: Fri Dec 06 23:40:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575675636058 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575675636058 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex8 -c ex8_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex8 -c ex8_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575675636058 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575675637202 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575675637202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reaction_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file reaction_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 reaction_counter " "Found entity 1: reaction_counter" {  } { { "reaction_counter.v" "" { Text "H:/VERI/part_2/ex9B/reaction_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575675646489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575675646489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/veri/mylib/add3_ge5.v 1 1 " "Found 1 design units, including 1 entities, in source file /veri/mylib/add3_ge5.v" { { "Info" "ISGN_ENTITY_NAME" "1 add3_ge5 " "Found entity 1: add3_ge5" {  } { { "../../mylib/add3_ge5.v" "" { Text "H:/VERI/mylib/add3_ge5.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575675646506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575675646506 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fsm.v(38) " "Verilog HDL information at fsm.v(38): always construct contains both blocking and non-blocking assignments" {  } { { "fsm.v" "" { Text "H:/VERI/part_2/ex9B/fsm.v" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1575675646516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.v" "" { Text "H:/VERI/part_2/ex9B/fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575675646518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575675646518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex8_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ex8_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex8_top " "Found entity 1: ex8_top" {  } { { "ex8_top.v" "" { Text "H:/VERI/part_2/ex9B/ex8_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575675646529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575675646529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/veri/mylib/lfsr_7.v 1 1 " "Found 1 design units, including 1 entities, in source file /veri/mylib/lfsr_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_7 " "Found entity 1: LFSR_7" {  } { { "../../mylib/LFSR_7.v" "" { Text "H:/VERI/mylib/LFSR_7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575675646543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575675646543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/veri/mylib/hex_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /veri/mylib/hex_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7seg " "Found entity 1: hex_to_7seg" {  } { { "../../mylib/hex_to_7seg.v" "" { Text "H:/VERI/mylib/hex_to_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575675646555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575675646555 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a1 A1 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a1\" differs only in case from object \"A1\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575675646565 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a2 A2 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a2\" differs only in case from object \"A2\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575675646565 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a3 A3 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a3\" differs only in case from object \"A3\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575675646565 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a4 A4 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a4\" differs only in case from object \"A4\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575675646565 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a5 A5 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a5\" differs only in case from object \"A5\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575675646565 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a6 A6 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a6\" differs only in case from object \"A6\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575675646565 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a7 A7 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a7\" differs only in case from object \"A7\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575675646567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a8 A8 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a8\" differs only in case from object \"A8\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575675646567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a9 A9 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a9\" differs only in case from object \"A9\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575675646567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a10 A10 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a10\" differs only in case from object \"A10\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575675646567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a11 A11 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a11\" differs only in case from object \"A11\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575675646567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a12 A12 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a12\" differs only in case from object \"A12\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575675646567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a13 A13 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a13\" differs only in case from object \"A13\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575675646567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a14 A14 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a14\" differs only in case from object \"A14\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575675646567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a15 A15 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a15\" differs only in case from object \"A15\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575675646568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a16 A16 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a16\" differs only in case from object \"A16\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575675646568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a17 A17 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a17\" differs only in case from object \"A17\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575675646568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a18 A18 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a18\" differs only in case from object \"A18\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575675646568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a19 A19 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a19\" differs only in case from object \"A19\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575675646568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a20 A20 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a20\" differs only in case from object \"A20\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575675646568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a21 A21 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a21\" differs only in case from object \"A21\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575675646568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a22 A22 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a22\" differs only in case from object \"A22\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575675646568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a23 A23 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a23\" differs only in case from object \"A23\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575675646568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a24 A24 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a24\" differs only in case from object \"A24\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575675646570 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a25 A25 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a25\" differs only in case from object \"A25\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575675646570 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a26 A26 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a26\" differs only in case from object \"A26\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575675646570 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a27 A27 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a27\" differs only in case from object \"A27\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575675646570 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a28 A28 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a28\" differs only in case from object \"A28\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575675646570 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a29 A29 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a29\" differs only in case from object \"A29\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575675646570 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a30 A30 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a30\" differs only in case from object \"A30\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575675646570 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a31 A31 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a31\" differs only in case from object \"A31\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575675646570 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a32 A32 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a32\" differs only in case from object \"A32\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575675646570 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a33 A33 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a33\" differs only in case from object \"A33\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575675646571 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a34 A34 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a34\" differs only in case from object \"A34\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575675646571 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a35 A35 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a35\" differs only in case from object \"A35\" in the same scope" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575675646571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/veri/mylib/bin2bcd_16.v 1 1 " "Found 1 design units, including 1 entities, in source file /veri/mylib/bin2bcd_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd_16 " "Found entity 1: bin2bcd_16" {  } { { "../../mylib/bin2bcd_16.v" "" { Text "H:/VERI/mylib/bin2bcd_16.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575675646573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575675646573 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a1 A1 bin2bcd_8.v(18) " "Verilog HDL Declaration information at bin2bcd_8.v(18): object \"a1\" differs only in case from object \"A1\" in the same scope" {  } { { "../../mylib/bin2bcd_8.v" "" { Text "H:/VERI/mylib/bin2bcd_8.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575675646582 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a2 A2 bin2bcd_8.v(18) " "Verilog HDL Declaration information at bin2bcd_8.v(18): object \"a2\" differs only in case from object \"A2\" in the same scope" {  } { { "../../mylib/bin2bcd_8.v" "" { Text "H:/VERI/mylib/bin2bcd_8.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575675646583 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a3 A3 bin2bcd_8.v(18) " "Verilog HDL Declaration information at bin2bcd_8.v(18): object \"a3\" differs only in case from object \"A3\" in the same scope" {  } { { "../../mylib/bin2bcd_8.v" "" { Text "H:/VERI/mylib/bin2bcd_8.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575675646583 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a4 A4 bin2bcd_8.v(18) " "Verilog HDL Declaration information at bin2bcd_8.v(18): object \"a4\" differs only in case from object \"A4\" in the same scope" {  } { { "../../mylib/bin2bcd_8.v" "" { Text "H:/VERI/mylib/bin2bcd_8.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575675646583 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a5 A5 bin2bcd_8.v(18) " "Verilog HDL Declaration information at bin2bcd_8.v(18): object \"a5\" differs only in case from object \"A5\" in the same scope" {  } { { "../../mylib/bin2bcd_8.v" "" { Text "H:/VERI/mylib/bin2bcd_8.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575675646585 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a6 A6 bin2bcd_8.v(18) " "Verilog HDL Declaration information at bin2bcd_8.v(18): object \"a6\" differs only in case from object \"A6\" in the same scope" {  } { { "../../mylib/bin2bcd_8.v" "" { Text "H:/VERI/mylib/bin2bcd_8.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575675646585 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a7 A7 bin2bcd_8.v(18) " "Verilog HDL Declaration information at bin2bcd_8.v(18): object \"a7\" differs only in case from object \"A7\" in the same scope" {  } { { "../../mylib/bin2bcd_8.v" "" { Text "H:/VERI/mylib/bin2bcd_8.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575675646585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/veri/mylib/bin2bcd_8.v 1 1 " "Found 1 design units, including 1 entities, in source file /veri/mylib/bin2bcd_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd8 " "Found entity 1: bin2bcd8" {  } { { "../../mylib/bin2bcd_8.v" "" { Text "H:/VERI/mylib/bin2bcd_8.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575675646586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575675646586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/veri/mylib/tick_5000.v 3 3 " "Found 3 design units, including 3 entities, in source file /veri/mylib/tick_5000.v" { { "Info" "ISGN_ENTITY_NAME" "1 tick_50000 " "Found entity 1: tick_50000" {  } { { "../../mylib/tick_5000.v" "" { Text "H:/VERI/mylib/tick_5000.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575675646602 ""} { "Info" "ISGN_ENTITY_NAME" "2 tick_5000 " "Found entity 2: tick_5000" {  } { { "../../mylib/tick_5000.v" "" { Text "H:/VERI/mylib/tick_5000.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575675646602 ""} { "Info" "ISGN_ENTITY_NAME" "3 tick_500 " "Found entity 3: tick_500" {  } { { "../../mylib/tick_5000.v" "" { Text "H:/VERI/mylib/tick_5000.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575675646602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575675646602 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "time_out TIME_OUT delay.v(42) " "Verilog HDL Declaration information at delay.v(42): object \"time_out\" differs only in case from object \"TIME_OUT\" in the same scope" {  } { { "delay.v" "" { Text "H:/VERI/part_2/ex9B/delay.v" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575675646613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.v 1 1 " "Found 1 design units, including 1 entities, in source file delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "delay.v" "" { Text "H:/VERI/part_2/ex9B/delay.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575675646615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575675646615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_14.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr_14.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_14 " "Found entity 1: LFSR_14" {  } { { "lfsr_14.v" "" { Text "H:/VERI/part_2/ex9B/lfsr_14.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575675646628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575675646628 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex8_top " "Elaborating entity \"ex8_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575675646702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tick_50000 tick_50000:t1 " "Elaborating entity \"tick_50000\" for hierarchy \"tick_50000:t1\"" {  } { { "ex8_top.v" "t1" { Text "H:/VERI/part_2/ex9B/ex8_top.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575675646742 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 tick_5000.v(20) " "Verilog HDL assignment warning at tick_5000.v(20): truncated value with size 32 to match size of target (16)" {  } { { "../../mylib/tick_5000.v" "" { Text "H:/VERI/mylib/tick_5000.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575675646749 "|ex8_top|tick_50000:t1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tick_500 tick_500:t2 " "Elaborating entity \"tick_500\" for hierarchy \"tick_500:t2\"" {  } { { "ex8_top.v" "t2" { Text "H:/VERI/part_2/ex9B/ex8_top.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575675646753 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 tick_5000.v(67) " "Verilog HDL assignment warning at tick_5000.v(67): truncated value with size 32 to match size of target (16)" {  } { { "../../mylib/tick_5000.v" "" { Text "H:/VERI/mylib/tick_5000.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575675646761 "|ex8_top|tick_500:t2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:f " "Elaborating entity \"fsm\" for hierarchy \"fsm:f\"" {  } { { "ex8_top.v" "f" { Text "H:/VERI/part_2/ex9B/ex8_top.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575675646763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR_14 LFSR_14:l " "Elaborating entity \"LFSR_14\" for hierarchy \"LFSR_14:l\"" {  } { { "ex8_top.v" "l" { Text "H:/VERI/part_2/ex9B/ex8_top.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575675646773 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 lfsr_14.v(13) " "Verilog HDL assignment warning at lfsr_14.v(13): truncated value with size 32 to match size of target (14)" {  } { { "lfsr_14.v" "" { Text "H:/VERI/part_2/ex9B/lfsr_14.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575675646780 "|ex8_top|LFSR_14:l"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay delay:d " "Elaborating entity \"delay\" for hierarchy \"delay:d\"" {  } { { "ex8_top.v" "d" { Text "H:/VERI/part_2/ex9B/ex8_top.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575675646783 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "count delay.v(52) " "Verilog HDL warning at delay.v(52): initial value for variable count should be constant" {  } { { "delay.v" "" { Text "H:/VERI/part_2/ex9B/delay.v" 52 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1575675646791 "|ex8_top|delay:d"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reaction_counter reaction_counter:r " "Elaborating entity \"reaction_counter\" for hierarchy \"reaction_counter:r\"" {  } { { "ex8_top.v" "r" { Text "H:/VERI/part_2/ex9B/ex8_top.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575675646795 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 reaction_counter.v(21) " "Verilog HDL assignment warning at reaction_counter.v(21): truncated value with size 32 to match size of target (16)" {  } { { "reaction_counter.v" "" { Text "H:/VERI/part_2/ex9B/reaction_counter.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575675646796 "|ex8_top|reaction_counter:r"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state reaction_counter.v(17) " "Verilog HDL Always Construct warning at reaction_counter.v(17): inferring latch(es) for variable \"state\", which holds its previous value in one or more paths through the always construct" {  } { { "reaction_counter.v" "" { Text "H:/VERI/part_2/ex9B/reaction_counter.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575675646796 "|ex8_top|reaction_counter:r"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count reaction_counter.v(17) " "Verilog HDL Always Construct warning at reaction_counter.v(17): inferring latch(es) for variable \"count\", which holds its previous value in one or more paths through the always construct" {  } { { "reaction_counter.v" "" { Text "H:/VERI/part_2/ex9B/reaction_counter.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575675646796 "|ex8_top|reaction_counter:r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] reaction_counter.v(17) " "Inferred latch for \"count\[0\]\" at reaction_counter.v(17)" {  } { { "reaction_counter.v" "" { Text "H:/VERI/part_2/ex9B/reaction_counter.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575675646797 "|ex8_top|reaction_counter:r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] reaction_counter.v(17) " "Inferred latch for \"count\[1\]\" at reaction_counter.v(17)" {  } { { "reaction_counter.v" "" { Text "H:/VERI/part_2/ex9B/reaction_counter.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575675646797 "|ex8_top|reaction_counter:r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] reaction_counter.v(17) " "Inferred latch for \"count\[2\]\" at reaction_counter.v(17)" {  } { { "reaction_counter.v" "" { Text "H:/VERI/part_2/ex9B/reaction_counter.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575675646797 "|ex8_top|reaction_counter:r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] reaction_counter.v(17) " "Inferred latch for \"count\[3\]\" at reaction_counter.v(17)" {  } { { "reaction_counter.v" "" { Text "H:/VERI/part_2/ex9B/reaction_counter.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575675646797 "|ex8_top|reaction_counter:r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] reaction_counter.v(17) " "Inferred latch for \"count\[4\]\" at reaction_counter.v(17)" {  } { { "reaction_counter.v" "" { Text "H:/VERI/part_2/ex9B/reaction_counter.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575675646797 "|ex8_top|reaction_counter:r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\] reaction_counter.v(17) " "Inferred latch for \"count\[5\]\" at reaction_counter.v(17)" {  } { { "reaction_counter.v" "" { Text "H:/VERI/part_2/ex9B/reaction_counter.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575675646797 "|ex8_top|reaction_counter:r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\] reaction_counter.v(17) " "Inferred latch for \"count\[6\]\" at reaction_counter.v(17)" {  } { { "reaction_counter.v" "" { Text "H:/VERI/part_2/ex9B/reaction_counter.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575675646799 "|ex8_top|reaction_counter:r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[7\] reaction_counter.v(17) " "Inferred latch for \"count\[7\]\" at reaction_counter.v(17)" {  } { { "reaction_counter.v" "" { Text "H:/VERI/part_2/ex9B/reaction_counter.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575675646799 "|ex8_top|reaction_counter:r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[8\] reaction_counter.v(17) " "Inferred latch for \"count\[8\]\" at reaction_counter.v(17)" {  } { { "reaction_counter.v" "" { Text "H:/VERI/part_2/ex9B/reaction_counter.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575675646799 "|ex8_top|reaction_counter:r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[9\] reaction_counter.v(17) " "Inferred latch for \"count\[9\]\" at reaction_counter.v(17)" {  } { { "reaction_counter.v" "" { Text "H:/VERI/part_2/ex9B/reaction_counter.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575675646799 "|ex8_top|reaction_counter:r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[10\] reaction_counter.v(17) " "Inferred latch for \"count\[10\]\" at reaction_counter.v(17)" {  } { { "reaction_counter.v" "" { Text "H:/VERI/part_2/ex9B/reaction_counter.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575675646799 "|ex8_top|reaction_counter:r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[11\] reaction_counter.v(17) " "Inferred latch for \"count\[11\]\" at reaction_counter.v(17)" {  } { { "reaction_counter.v" "" { Text "H:/VERI/part_2/ex9B/reaction_counter.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575675646799 "|ex8_top|reaction_counter:r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[12\] reaction_counter.v(17) " "Inferred latch for \"count\[12\]\" at reaction_counter.v(17)" {  } { { "reaction_counter.v" "" { Text "H:/VERI/part_2/ex9B/reaction_counter.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575675646799 "|ex8_top|reaction_counter:r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[13\] reaction_counter.v(17) " "Inferred latch for \"count\[13\]\" at reaction_counter.v(17)" {  } { { "reaction_counter.v" "" { Text "H:/VERI/part_2/ex9B/reaction_counter.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575675646799 "|ex8_top|reaction_counter:r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[14\] reaction_counter.v(17) " "Inferred latch for \"count\[14\]\" at reaction_counter.v(17)" {  } { { "reaction_counter.v" "" { Text "H:/VERI/part_2/ex9B/reaction_counter.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575675646799 "|ex8_top|reaction_counter:r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[15\] reaction_counter.v(17) " "Inferred latch for \"count\[15\]\" at reaction_counter.v(17)" {  } { { "reaction_counter.v" "" { Text "H:/VERI/part_2/ex9B/reaction_counter.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575675646799 "|ex8_top|reaction_counter:r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state reaction_counter.v(17) " "Inferred latch for \"state\" at reaction_counter.v(17)" {  } { { "reaction_counter.v" "" { Text "H:/VERI/part_2/ex9B/reaction_counter.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575675646799 "|ex8_top|reaction_counter:r"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd_16 bin2bcd_16:b " "Elaborating entity \"bin2bcd_16\" for hierarchy \"bin2bcd_16:b\"" {  } { { "ex8_top.v" "b" { Text "H:/VERI/part_2/ex9B/ex8_top.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575675646855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add3_ge5 bin2bcd_16:b\|add3_ge5:A1 " "Elaborating entity \"add3_ge5\" for hierarchy \"bin2bcd_16:b\|add3_ge5:A1\"" {  } { { "../../mylib/bin2bcd_16.v" "A1" { Text "H:/VERI/mylib/bin2bcd_16.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575675646875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_7seg hex_to_7seg:SEG0 " "Elaborating entity \"hex_to_7seg\" for hierarchy \"hex_to_7seg:SEG0\"" {  } { { "ex8_top.v" "SEG0" { Text "H:/VERI/part_2/ex9B/ex8_top.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575675646973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reaction_counter:r\|count\[0\] " "Latch reaction_counter:r\|count\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reaction_counter:r\|state " "Ports D and ENA on the latch are fed by the same signal reaction_counter:r\|state" {  } { { "reaction_counter.v" "" { Text "H:/VERI/part_2/ex9B/reaction_counter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575675648021 ""}  } { { "reaction_counter.v" "" { Text "H:/VERI/part_2/ex9B/reaction_counter.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575675648021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reaction_counter:r\|count\[1\] " "Latch reaction_counter:r\|count\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reaction_counter:r\|state " "Ports D and ENA on the latch are fed by the same signal reaction_counter:r\|state" {  } { { "reaction_counter.v" "" { Text "H:/VERI/part_2/ex9B/reaction_counter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575675648021 ""}  } { { "reaction_counter.v" "" { Text "H:/VERI/part_2/ex9B/reaction_counter.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575675648021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reaction_counter:r\|count\[2\] " "Latch reaction_counter:r\|count\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reaction_counter:r\|state " "Ports D and ENA on the latch are fed by the same signal reaction_counter:r\|state" {  } { { "reaction_counter.v" "" { Text "H:/VERI/part_2/ex9B/reaction_counter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575675648021 ""}  } { { "reaction_counter.v" "" { Text "H:/VERI/part_2/ex9B/reaction_counter.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575675648021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reaction_counter:r\|count\[3\] " "Latch reaction_counter:r\|count\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reaction_counter:r\|state " "Ports D and ENA on the latch are fed by the same signal reaction_counter:r\|state" {  } { { "reaction_counter.v" "" { Text "H:/VERI/part_2/ex9B/reaction_counter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575675648021 ""}  } { { "reaction_counter.v" "" { Text "H:/VERI/part_2/ex9B/reaction_counter.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575675648021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reaction_counter:r\|count\[4\] " "Latch reaction_counter:r\|count\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reaction_counter:r\|state " "Ports D and ENA on the latch are fed by the same signal reaction_counter:r\|state" {  } { { "reaction_counter.v" "" { Text "H:/VERI/part_2/ex9B/reaction_counter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575675648021 ""}  } { { "reaction_counter.v" "" { Text "H:/VERI/part_2/ex9B/reaction_counter.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575675648021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reaction_counter:r\|count\[5\] " "Latch reaction_counter:r\|count\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reaction_counter:r\|state " "Ports D and ENA on the latch are fed by the same signal reaction_counter:r\|state" {  } { { "reaction_counter.v" "" { Text "H:/VERI/part_2/ex9B/reaction_counter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575675648023 ""}  } { { "reaction_counter.v" "" { Text "H:/VERI/part_2/ex9B/reaction_counter.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575675648023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reaction_counter:r\|count\[6\] " "Latch reaction_counter:r\|count\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reaction_counter:r\|state " "Ports D and ENA on the latch are fed by the same signal reaction_counter:r\|state" {  } { { "reaction_counter.v" "" { Text "H:/VERI/part_2/ex9B/reaction_counter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575675648023 ""}  } { { "reaction_counter.v" "" { Text "H:/VERI/part_2/ex9B/reaction_counter.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575675648023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reaction_counter:r\|count\[7\] " "Latch reaction_counter:r\|count\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reaction_counter:r\|state " "Ports D and ENA on the latch are fed by the same signal reaction_counter:r\|state" {  } { { "reaction_counter.v" "" { Text "H:/VERI/part_2/ex9B/reaction_counter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575675648023 ""}  } { { "reaction_counter.v" "" { Text "H:/VERI/part_2/ex9B/reaction_counter.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575675648023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reaction_counter:r\|count\[8\] " "Latch reaction_counter:r\|count\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reaction_counter:r\|state " "Ports D and ENA on the latch are fed by the same signal reaction_counter:r\|state" {  } { { "reaction_counter.v" "" { Text "H:/VERI/part_2/ex9B/reaction_counter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575675648023 ""}  } { { "reaction_counter.v" "" { Text "H:/VERI/part_2/ex9B/reaction_counter.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575675648023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reaction_counter:r\|count\[9\] " "Latch reaction_counter:r\|count\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reaction_counter:r\|state " "Ports D and ENA on the latch are fed by the same signal reaction_counter:r\|state" {  } { { "reaction_counter.v" "" { Text "H:/VERI/part_2/ex9B/reaction_counter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575675648023 ""}  } { { "reaction_counter.v" "" { Text "H:/VERI/part_2/ex9B/reaction_counter.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575675648023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reaction_counter:r\|count\[10\] " "Latch reaction_counter:r\|count\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reaction_counter:r\|state " "Ports D and ENA on the latch are fed by the same signal reaction_counter:r\|state" {  } { { "reaction_counter.v" "" { Text "H:/VERI/part_2/ex9B/reaction_counter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575675648023 ""}  } { { "reaction_counter.v" "" { Text "H:/VERI/part_2/ex9B/reaction_counter.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575675648023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reaction_counter:r\|count\[11\] " "Latch reaction_counter:r\|count\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reaction_counter:r\|state " "Ports D and ENA on the latch are fed by the same signal reaction_counter:r\|state" {  } { { "reaction_counter.v" "" { Text "H:/VERI/part_2/ex9B/reaction_counter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575675648025 ""}  } { { "reaction_counter.v" "" { Text "H:/VERI/part_2/ex9B/reaction_counter.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575675648025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reaction_counter:r\|count\[12\] " "Latch reaction_counter:r\|count\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reaction_counter:r\|state " "Ports D and ENA on the latch are fed by the same signal reaction_counter:r\|state" {  } { { "reaction_counter.v" "" { Text "H:/VERI/part_2/ex9B/reaction_counter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575675648025 ""}  } { { "reaction_counter.v" "" { Text "H:/VERI/part_2/ex9B/reaction_counter.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575675648025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reaction_counter:r\|count\[13\] " "Latch reaction_counter:r\|count\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reaction_counter:r\|state " "Ports D and ENA on the latch are fed by the same signal reaction_counter:r\|state" {  } { { "reaction_counter.v" "" { Text "H:/VERI/part_2/ex9B/reaction_counter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575675648025 ""}  } { { "reaction_counter.v" "" { Text "H:/VERI/part_2/ex9B/reaction_counter.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575675648025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reaction_counter:r\|count\[14\] " "Latch reaction_counter:r\|count\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reaction_counter:r\|state " "Ports D and ENA on the latch are fed by the same signal reaction_counter:r\|state" {  } { { "reaction_counter.v" "" { Text "H:/VERI/part_2/ex9B/reaction_counter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575675648025 ""}  } { { "reaction_counter.v" "" { Text "H:/VERI/part_2/ex9B/reaction_counter.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575675648025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reaction_counter:r\|count\[15\] " "Latch reaction_counter:r\|count\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reaction_counter:r\|state " "Ports D and ENA on the latch are fed by the same signal reaction_counter:r\|state" {  } { { "reaction_counter.v" "" { Text "H:/VERI/part_2/ex9B/reaction_counter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575675648025 ""}  } { { "reaction_counter.v" "" { Text "H:/VERI/part_2/ex9B/reaction_counter.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575675648025 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1575675648283 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575675648764 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/VERI/part_2/ex9B/output_files/ex8_top.map.smsg " "Generated suppressed messages file H:/VERI/part_2/ex9B/output_files/ex8_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575675648843 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575675649207 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575675649207 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "ex8_top.v" "" { Text "H:/VERI/part_2/ex9B/ex8_top.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575675649782 "|ex8_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "ex8_top.v" "" { Text "H:/VERI/part_2/ex9B/ex8_top.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575675649782 "|ex8_top|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1575675649782 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "388 " "Implemented 388 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575675649784 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575675649784 ""} { "Info" "ICUT_CUT_TM_LCELLS" "338 " "Implemented 338 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575675649784 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575675649784 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575675649892 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 06 23:40:49 2019 " "Processing ended: Fri Dec 06 23:40:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575675649892 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575675649892 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575675649892 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575675649892 ""}
