// Seed: 2404985519
module module_0 (
    output tri0 id_0
);
  tri [-1 : -1  <  -1] id_2 = 1, id_3 = -1'b0;
  assign id_2 = id_2 == 1;
  reg   id_4 = -1;
  logic id_5;
  ;
  always id_4 <= -1'b0 + -1 - -1'h0;
  wire id_6;
  ;
  wire [(  1  ) : -1] id_7 = id_2;
endmodule
module module_1 #(
    parameter id_4 = 32'd22
) (
    output logic id_0,
    output logic id_1,
    input tri id_2,
    output wand id_3,
    input supply1 _id_4
);
  localparam id_6 = 1;
  assign id_0 = id_6 - 1;
  always begin : LABEL_0
    id_1 <= -1;
    wait (-1 % id_2);
  end
  wire id_7;
  tri1 [1 : 1] id_8;
  assign id_7 = id_2;
  always begin : LABEL_1
    id_0 <= id_4;
  end
  assign #({id_6 | id_8, id_6 & -1, id_2} - id_6) id_8 = 1;
  module_0 modCall_1 (id_3);
  assign modCall_1.id_3 = 0;
  always begin : LABEL_2
    $signed(87);
    ;
  end
  bit [id_4 : 1] id_9;
  always_ff begin : LABEL_3
    id_9 <= -1;
  end
endmodule
