#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat Mar 26 08:24:31 2022
# Process ID: 10448
# Current directory: /home/muheet/stableEnv/nova_project
# Command line: vivado nova_project.xpr
# Log file: /home/muheet/stableEnv/nova_project/vivado.log
# Journal file: /home/muheet/stableEnv/nova_project/vivado.jou
#-----------------------------------------------------------
start_gui
open_project nova_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 7625.457 ; gain = 80.242 ; free physical = 10335 ; free virtual = 30249
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
open_bd_design {/home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/xlx_design_subsystem.bd}
Reading block design file </home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/xlx_design_subsystem.bd>...
CRITICAL WARNING: [BD 41-1287] Associated interface by name hydra_m not found for clock port /s_axi_aclk_0
CRITICAL WARNING: [BD 41-1287] Associated interface by name SMU_s not found for clock port /s_axi_aclk_0
CRITICAL WARNING: [BD 41-1287] Associated interface by name ethernet_s not found for clock port /s_axi_aclk_0
CRITICAL WARNING: [BD 41-1287] Associated interface by name hydra_S not found for clock port /s_axi_aclk_0
CRITICAL WARNING: [BD 41-1287] Associated interface by name DDR_s not found for clock port /s_axi_aclk_0
CRITICAL WARNING: [BD 41-1287] Associated interface by name MTMLAddr_s not found for clock port /s_axi_aclk_0
CRITICAL WARNING: [BD 41-1287] Associated interface by name MTMLAddr_m not found for clock port /s_axi_aclk_0
CRITICAL WARNING: [BD 41-1287] Associated interface by name XBAR2Addr_s not found for clock port /s_axi_aclk_0
CRITICAL WARNING: [BD 41-1287] Associated interface by name XBAR2Addr_m not found for clock port /s_axi_aclk_0
CRITICAL WARNING: [BD 41-1287] Associated interface by name XBAR1Addr_m not found for clock port /s_axi_aclk_0
CRITICAL WARNING: [BD 41-1287] Associated interface by name XBAR1Addr_s not found for clock port /s_axi_aclk_0
CRITICAL WARNING: [BD 41-1287] Associated interface by name S00_AXI_0 not found for clock port /s_axi_aclk_0
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - axi_dwidth_converter_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_convert_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - axi_crossbar_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - axi_crossbar_1
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Successfully read diagram <xlx_design_subsystem> from block design file </home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/xlx_design_subsystem.bd>
startgroup
set_property -dict [list CONFIG.M00_A00_BASE_ADDR {0x0000000084000000} CONFIG.M02_A00_BASE_ADDR {0x0000000081000000}] [get_bd_cells axi_crossbar_1]
endgroup
set_property offset 0x0000000084000000 [get_bd_addr_segs {hydra_m/SEG_DDR_s_Reg}]
set_property offset 0x0000000084000000 [get_bd_addr_segs {MTMLAddr_m/SEG_DDR_s_Reg}]
set_property offset 0x0000000084000000 [get_bd_addr_segs {XBAR1Addr_m/SEG_DDR_s_Reg}]
set_property offset 0x0000000081000000 [get_bd_addr_segs {XBAR1Addr_m/SEG_XBAR2Addr_s_Reg}]
set_property offset 0x0000000081000000 [get_bd_addr_segs {MTMLAddr_m/SEG_XBAR2Addr_s_Reg}]
set_property offset 0x0000000081000000 [get_bd_addr_segs {hydra_m/SEG_XBAR2Addr_s_Reg}]
set_property offset 0x0000000080000000 [get_bd_addr_segs {hydra_m/SEG_DDR_s_Reg}]
set_property offset 0x0000000080000000 [get_bd_addr_segs {MTMLAddr_m/SEG_DDR_s_Reg}]
save_bd_design
Wrote  : </home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/xlx_design_subsystem.bd> 
set_property offset 0x0000000080000000 [get_bd_addr_segs {XBAR1Addr_m/SEG_DDR_s_Reg}]
save_bd_design
Wrote  : </home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/xlx_design_subsystem.bd> 
generate_target all [get_files  /home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/xlx_design_subsystem.bd]
Wrote  : </home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/xlx_design_subsystem.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : /home/muheet/stableEnv/nova_project/nova_project.gen/sources_1/bd/xlx_design_subsystem/synth/xlx_design_subsystem.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : /home/muheet/stableEnv/nova_project/nova_project.gen/sources_1/bd/xlx_design_subsystem/sim/xlx_design_subsystem.v
VHDL Output written to : /home/muheet/stableEnv/nova_project/nova_project.gen/sources_1/bd/xlx_design_subsystem/hdl/xlx_design_subsystem_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_crossbar_1 .
Exporting to file /home/muheet/stableEnv/nova_project/nova_project.gen/sources_1/bd/xlx_design_subsystem/hw_handoff/xlx_design_subsystem.hwh
Generated Block Design Tcl file /home/muheet/stableEnv/nova_project/nova_project.gen/sources_1/bd/xlx_design_subsystem/hw_handoff/xlx_design_subsystem_bd.tcl
Generated Hardware Definition File /home/muheet/stableEnv/nova_project/nova_project.gen/sources_1/bd/xlx_design_subsystem/synth/xlx_design_subsystem.hwdef
generate_target: Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 9399.836 ; gain = 0.000 ; free physical = 8365 ; free virtual = 28291
export_ip_user_files -of_objects [get_files /home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/xlx_design_subsystem.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/xlx_design_subsystem.bd] -directory /home/muheet/stableEnv/nova_project/nova_project.ip_user_files/sim_scripts -ip_user_files_dir /home/muheet/stableEnv/nova_project/nova_project.ip_user_files -ipstatic_source_dir /home/muheet/stableEnv/nova_project/nova_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/muheet/stableEnv/nova_project/nova_project.cache/compile_simlib/modelsim} {questa=/home/muheet/stableEnv/nova_project/nova_project.cache/compile_simlib/questa} {ies=/home/muheet/stableEnv/nova_project/nova_project.cache/compile_simlib/ies} {xcelium=/home/muheet/stableEnv/nova_project/nova_project.cache/compile_simlib/xcelium} {vcs=/home/muheet/stableEnv/nova_project/nova_project.cache/compile_simlib/vcs} {riviera=/home/muheet/stableEnv/nova_project/nova_project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar 26 08:55:18 2022...
