Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (lin64) Build 1368829 Mon Sep 28 20:06:39 MDT 2015
| Date         : Wed Jun 29 19:40:32 2016
| Host         : finance.eit.uni-kl.de running 64-bit Scientific Linux release 6.7 (Carbon)
| Command      : report_timing_summary -file ./report/axi_interfaces_timing_routed.rpt
| Design       : axi_interfaces
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 162 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 155 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.732        0.000                      0                  302        0.079        0.000                      0                  302        1.600        0.000                       0                   161  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.732        0.000                      0                  302        0.079        0.000                      0                  302        1.600        0.000                       0                   161  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.732ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 ap_reg_ioackin_d_o_1_TREADY_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ap_reg_ioackin_d_o_0_TREADY_reg/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.572ns  (logic 0.428ns (16.641%)  route 2.144ns (83.359%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.407ns = ( 5.407 - 4.000 ) 
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=160, unset)          1.711     1.711    ap_clk
    SLICE_X1Y98          FDRE                                         r  ap_reg_ioackin_d_o_1_TREADY_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.269     1.980 r  ap_reg_ioackin_d_o_1_TREADY_reg/Q
                         net (fo=3, routed)           0.600     2.580    axi_interfaces_AXILiteS_s_axi_U/ap_reg_ioackin_d_o_1_TREADY_reg_0
    SLICE_X0Y100         LUT4 (Prop_lut4_I0_O)        0.053     2.633 r  axi_interfaces_AXILiteS_s_axi_U/d_i_7_TREADY_INST_0_i_3/O
                         net (fo=1, routed)           0.658     3.291    axi_interfaces_AXILiteS_s_axi_U/d_i_7_TREADY_INST_0_i_3_n_2
    SLICE_X0Y99          LUT6 (Prop_lut6_I2_O)        0.053     3.344 r  axi_interfaces_AXILiteS_s_axi_U/d_i_7_TREADY_INST_0/O
                         net (fo=136, routed)         0.391     3.736    axi_interfaces_AXILiteS_s_axi_U/d_i_7_TREADY
    SLICE_X2Y99          LUT2 (Prop_lut2_I0_O)        0.053     3.789 r  axi_interfaces_AXILiteS_s_axi_U/ap_reg_ioackin_d_o_0_TREADY_i_1/O
                         net (fo=8, routed)           0.494     4.283    ap_reg_ioackin_d_o_7_TREADY
    SLICE_X0Y100         FDRE                                         r  ap_reg_ioackin_d_o_0_TREADY_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=160, unset)          1.407     5.407    ap_clk
    SLICE_X0Y100         FDRE                                         r  ap_reg_ioackin_d_o_0_TREADY_reg/C
                         clock pessimism              0.010     5.417    
                         clock uncertainty           -0.035     5.382    
    SLICE_X0Y100         FDRE (Setup_fdre_C_R)       -0.367     5.015    ap_reg_ioackin_d_o_0_TREADY_reg
  -------------------------------------------------------------------
                         required time                          5.015    
                         arrival time                          -4.283    
  -------------------------------------------------------------------
                         slack                                  0.732    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 axi_interfaces_AXILiteS_s_axi_U/int_gie_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.173ns (42.956%)  route 0.230ns (57.044%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=160, unset)          0.614     0.614    axi_interfaces_AXILiteS_s_axi_U/ap_clk
    SLICE_X6Y100         FDRE                                         r  axi_interfaces_AXILiteS_s_axi_U/int_gie_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.107     0.721 r  axi_interfaces_AXILiteS_s_axi_U/int_gie_reg/Q
                         net (fo=3, routed)           0.230     0.951    axi_interfaces_AXILiteS_s_axi_U/int_gie_reg_n_2
    SLICE_X7Y99          LUT6 (Prop_lut6_I1_O)        0.066     1.017 r  axi_interfaces_AXILiteS_s_axi_U/rdata_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.017    axi_interfaces_AXILiteS_s_axi_U/rdata_data[0]
    SLICE_X7Y99          FDRE                                         r  axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=160, unset)          0.886     0.886    axi_interfaces_AXILiteS_s_axi_U/ap_clk
    SLICE_X7Y99          FDRE                                         r  axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[0]/C
                         clock pessimism             -0.008     0.878    
    SLICE_X7Y99          FDRE (Hold_fdre_C_D)         0.060     0.938    axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            0.750         4.000       3.250      SLICE_X2Y99   ap_CS_fsm_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.000       1.600      SLICE_X2Y99   ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.000       1.650      SLICE_X7Y109  acc_6_reg[10]/C



