CKID0001:@|S:SF2_MSS_sys_sb_0.CCC_0.CCC_INST@|E:SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001 
CKID0002:@|S:SF2_MSS_sys_sb_0.CCC_0.CCC_INST@|E:SF2_MSS_sys_sb_0.corepwm_0_0.xhdl63.pwm_gen_inst.PWM_int[1]@|F:@syn_sample_clock_path1==CKID0002@|M:ClockId0002 
CKID0003:@|S:SF2_MSS_sys_sb_0.CORESPI_0.USPI.UCC.un1_resetn_rx@|E:SF2_MSS_sys_sb_0.CORESPI_0.USPI.UCC.stxs_txready_at_ssel@|F:@syn_sample_clock_path==CKID0003@|M:ClockId0003 
CKID0004:@|S:SPI_0_CLK_F2M@|E:SF2_MSS_sys_sb_0.SF2_MSS_sys_sb_MSS_0.MSS_ADLIB_INST@|F:@syn_sample_clock_path1==CKID0004@|M:ClockId0004 
