<stg><name>top</name>


<trans_list>

<trans id="104" from="1" to="2">
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="2" to="3">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="3" to="4">
<condition id="61">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp><and_exp><literal name="tmp_37" val="1"/>
<literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="3" to="11">
<condition id="62">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_37" val="0"/>
</and_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_39" val="0"/>
</and_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="tmp_37" val="0"/>
</and_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="4" to="5">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="5" to="6">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="6" to="7">
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="7" to="8">
<condition id="81">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="7" to="7">
<condition id="82">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="8" to="10">
<condition id="83">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="8" to="9">
<condition id="85">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="9" to="8">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="10" to="11">
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="11" to="12">
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="12" to="13">
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:0  %input_read = call i16 @_ssdm_op_WireRead.i16(i16 %input_r) nounwind ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="input_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
entry:1  %input0_V = call i22 @_ssdm_op_BitConcatenate.i22.i16.i6(i16 %input_read, i6 0) ; <i22> [#uses=1]

]]></node>
<StgValue><ssdm name="input0_V"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="0" op_1_bw="22">
<![CDATA[
entry:2  call fastcc void @input_transfer(i22 %input0_V) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="0" op_1_bw="22">
<![CDATA[
entry:2  call fastcc void @input_transfer(i22 %input0_V) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="32" op_0_bw="32">
<![CDATA[
entry:3  %initialize_load = load i32* @initialize, align 4 ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="initialize_load"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4  %tmp_s = icmp eq i32 %initialize_load, 0        ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:5  br i1 %tmp_s, label %bb, label %bb1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="32" op_0_bw="32">
<![CDATA[
bb:0  %input_buffer_pointer_load = load i32* @input_buffer_pointer, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="input_buffer_pointer_load"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb:1  %tmp_36 = icmp eq i32 %input_buffer_pointer_load, 1023 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb:2  br i1 %tmp_36, label %bb3, label %bb1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1:0  %tmp_37 = icmp eq i32 %initialize_load, 1       ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb1:1  br i1 %tmp_37, label %bb2, label %bb10_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_37" val="1"/>
</and_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32">
<![CDATA[
bb2:0  %input_buffer_pointer_load_1 = load i32* @input_buffer_pointer, align 4 ; <i32> [#uses=3]

]]></node>
<StgValue><ssdm name="input_buffer_pointer_load_1"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_37" val="1"/>
</and_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb2:1  %tmp_101 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %input_buffer_pointer_load_1, i32 31) ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_37" val="1"/>
</and_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="8" op_0_bw="32">
<![CDATA[
bb2:2  %tmp_102 = trunc i32 %input_buffer_pointer_load_1 to i8 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_37" val="1"/>
</and_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
bb2:3  %p_and_f = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 0, i8 %tmp_102) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_and_f"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_37" val="1"/>
</and_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb2:4  %p_neg = sub i32 0, %input_buffer_pointer_load_1 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_neg"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_37" val="1"/>
</and_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="8" op_0_bw="32">
<![CDATA[
bb2:5  %tmp_103 = trunc i32 %p_neg to i8               ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_37" val="1"/>
</and_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
bb2:6  %p_and_t = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 0, i8 %tmp_103) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_and_t"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_37" val="1"/>
</and_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb2:7  %p_neg_t = sub i32 0, %p_and_t                  ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_neg_t"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_37" val="1"/>
</and_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb2:8  %tmp_38 = select i1 %tmp_101, i32 %p_neg_t, i32 %p_and_f ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_37" val="1"/>
</and_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="9" op_0_bw="32">
<![CDATA[
bb2:9  %tmp_104 = trunc i32 %tmp_38 to i9              ; <i9> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_37" val="1"/>
</and_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb2:10  %tmp_39 = icmp eq i9 %tmp_104, 255              ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_37" val="1"/>
</and_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb2:11  br i1 %tmp_39, label %bb3, label %bb10_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp><and_exp><literal name="tmp_37" val="1"/>
<literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="0">
<![CDATA[
bb3:0  call fastcc void @combine() nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="39" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="0">
<![CDATA[
bb3:0  call fastcc void @combine() nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="40" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="0">
<![CDATA[
bb3:1  call fastcc void @output_transfer() nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="41" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="0">
<![CDATA[
bb3:1  call fastcc void @output_transfer() nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="0">
<![CDATA[
bb3:2  br label %bb5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="43" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
bb5:0  %ii_2 = phi i9 [ 0, %bb3 ], [ %ii, %bb4 ]       ; <i9> [#uses=4]

]]></node>
<StgValue><ssdm name="ii_2"/></StgValue>
</operation>

<operation id="44" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb5:1  %exitcond = icmp eq i9 %ii_2, -189              ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="45" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb5:2  %ii = add i9 %ii_2, 1                           ; <i9> [#uses=1]

]]></node>
<StgValue><ssdm name="ii"/></StgValue>
</operation>

<operation id="46" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb5:3  br i1 %exitcond, label %bb8, label %bb4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb4:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 323, i64 323, i64 323) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="48" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
bb4:1  %tmp_40 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str28) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="49" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
bb4:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str70) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="15" op_0_bw="15" op_1_bw="9" op_2_bw="6">
<![CDATA[
bb4:3  %tmp_41 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %ii_2, i6 0) ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="51" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="15">
<![CDATA[
bb4:4  %tmp_52_cast = zext i15 %tmp_41 to i32          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_52_cast"/></StgValue>
</operation>

<operation id="52" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="64" op_0_bw="9">
<![CDATA[
bb4:5  %tmp_42 = zext i9 %ii_2 to i64                  ; <i64> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb4:6  %index_input_V_addr = getelementptr [323 x i32]* @index_input_V, i64 0, i64 %tmp_42 ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="index_input_V_addr"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
bb4:7  store i32 %tmp_52_cast, i32* %index_input_V_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
bb4:8  %empty_93 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str28, i32 %tmp_40) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="0" op_0_bw="0">
<![CDATA[
bb4:9  br label %bb5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="57" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
bb8:0  %jj = phi i9 [ %jj_2, %bb7 ], [ 0, %bb5 ]       ; <i9> [#uses=3]

]]></node>
<StgValue><ssdm name="jj"/></StgValue>
</operation>

<operation id="58" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
bb8:1  %phi_mul = phi i17 [ %next_mul, %bb7 ], [ 0, %bb5 ] ; <i17> [#uses=2]

]]></node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="59" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb8:2  %exitcond8 = icmp eq i9 %jj, -256               ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="60" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb8:3  %jj_2 = add i9 %jj, 1                           ; <i9> [#uses=1]

]]></node>
<StgValue><ssdm name="jj_2"/></StgValue>
</operation>

<operation id="61" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb8:4  br i1 %exitcond8, label %bb9, label %bb7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb7:3  %next_mul = add i17 %phi_mul, 322               ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="36" op_0_bw="17">
<![CDATA[
bb7:4  %tmp = zext i17 %phi_mul to i36                 ; <i36> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
bb7:5  %mul_cast5 = mul i36 %tmp, 526345               ; <i36> [#uses=1]

]]></node>
<StgValue><ssdm name="mul_cast5"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="9" op_0_bw="9" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb7:6  %tmp_44 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %mul_cast5, i32 27, i32 35) ; <i9> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="66" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb7:0  %empty_94 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="67" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
bb7:1  %tmp_43 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str29) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="68" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
bb7:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str70) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="15" op_0_bw="15" op_1_bw="9" op_2_bw="6">
<![CDATA[
bb7:7  %tmp_45 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_44, i6 0) ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="70" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="15">
<![CDATA[
bb7:8  %tmp_54_cast = zext i15 %tmp_45 to i32          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_54_cast"/></StgValue>
</operation>

<operation id="71" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="9">
<![CDATA[
bb7:9  %tmp_46 = zext i9 %jj to i64                    ; <i64> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="72" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb7:10  %index_output_V_addr = getelementptr [256 x i32]* @index_output_V, i64 0, i64 %tmp_46 ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="index_output_V_addr"/></StgValue>
</operation>

<operation id="73" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
bb7:11  store i32 %tmp_54_cast, i32* %index_output_V_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
bb7:12  %empty_95 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str29, i32 %tmp_43) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="75" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="0" op_0_bw="0">
<![CDATA[
bb7:13  br label %bb8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="76" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="0" op_0_bw="0">
<![CDATA[
bb9:0  call fastcc void @interp1() nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="77" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp><and_exp><literal name="tmp_37" val="1"/>
<literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="0" op_0_bw="0">
<![CDATA[
bb9:0  call fastcc void @interp1() nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp><and_exp><literal name="tmp_37" val="1"/>
<literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="0" op_0_bw="0">
<![CDATA[
bb9:1  br label %bb10_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="79" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="32" op_0_bw="32">
<![CDATA[
bb10_ifconv:0  %output_count_load = load i32* @output_count, align 4 ; <i32> [#uses=3]

]]></node>
<StgValue><ssdm name="output_count_load"/></StgValue>
</operation>

<operation id="80" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="64" op_0_bw="32">
<![CDATA[
bb10_ifconv:1  %tmp_47 = sext i32 %output_count_load to i64    ; <i64> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="81" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb10_ifconv:2  %output_realtime_V_addr = getelementptr [256 x i32]* @output_realtime_V, i64 0, i64 %tmp_47 ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="output_realtime_V_addr"/></StgValue>
</operation>

<operation id="82" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="32" op_0_bw="8">
<![CDATA[
bb10_ifconv:3  %p_Val2_284 = load i32* %output_realtime_V_addr, align 4 ; <i32> [#uses=3]

]]></node>
<StgValue><ssdm name="p_Val2_284"/></StgValue>
</operation>

<operation id="83" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb10_ifconv:13  %tmp_49 = add nsw i32 %output_count_load, 1     ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="84" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb10_ifconv:14  %tmp_108 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_49, i32 31) ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="85" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="8" op_0_bw="32">
<![CDATA[
bb10_ifconv:15  %tmp_109 = trunc i32 %tmp_49 to i8              ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="86" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
bb10_ifconv:16  %p_and_f4 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 0, i8 %tmp_109) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_and_f4"/></StgValue>
</operation>

<operation id="87" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb10_ifconv:17  %p_neg5 = xor i32 %output_count_load, -1        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_neg5"/></StgValue>
</operation>

<operation id="88" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="8" op_0_bw="32">
<![CDATA[
bb10_ifconv:18  %tmp_110 = trunc i32 %p_neg5 to i8              ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="89" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
bb10_ifconv:19  %p_and_t6 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 0, i8 %tmp_110) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_and_t6"/></StgValue>
</operation>

<operation id="90" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb10_ifconv:20  %p_neg_t7 = sub i32 0, %p_and_t6                ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_neg_t7"/></StgValue>
</operation>

<operation id="91" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb10_ifconv:21  %tmp_50 = select i1 %tmp_108, i32 %p_neg_t7, i32 %p_and_f4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="92" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb10_ifconv:22  store i32 %tmp_50, i32* @output_count, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="93" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="32" op_0_bw="8">
<![CDATA[
bb10_ifconv:3  %p_Val2_284 = load i32* %output_realtime_V_addr, align 4 ; <i32> [#uses=3]

]]></node>
<StgValue><ssdm name="p_Val2_284"/></StgValue>
</operation>

<operation id="94" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb10_ifconv:4  %ret_V = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %p_Val2_284, i32 6, i32 31) ; <i26> [#uses=3]

]]></node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="95" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb10_ifconv:5  %tmp_105 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_284, i32 31) ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="96" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="6" op_0_bw="32">
<![CDATA[
bb10_ifconv:6  %tmp_106 = trunc i32 %p_Val2_284 to i6          ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="97" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
bb10_ifconv:7  %ret_V_3 = add nsw i26 %ret_V, 1                ; <i26> [#uses=1]

]]></node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="98" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb10_ifconv:8  %tmp_48 = icmp eq i6 %tmp_106, 0                ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="99" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
bb10_ifconv:9  %p_s = select i1 %tmp_48, i26 %ret_V, i26 %ret_V_3 ; <i26> [#uses=1]

]]></node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="100" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
bb10_ifconv:10  %ret_V_4 = select i1 %tmp_105, i26 %p_s, i26 %ret_V ; <i26> [#uses=1]

]]></node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="101" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="16" op_0_bw="26">
<![CDATA[
bb10_ifconv:11  %tmp_107 = trunc i26 %ret_V_4 to i16            ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="102" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb10_ifconv:12  call void @_ssdm_op_WireWrite.i16P(i16* %output_r, i16 %tmp_107) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="0">
<![CDATA[
bb10_ifconv:23  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
