INFO-FLOW: Workspace D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1 opened at Sat Sep 02 13:36:41 +0200 2023
Execute     ap_set_clock -name default -period 6 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6ns.
Execute     set_part xc7z020-clg484-1 
Execute       create_platform xc7z020-clg484-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 7.453 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.115 sec.
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.157 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 7.684 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 7.924 sec.
Execute   set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
Execute     create_platform xc7z020-clg484-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.12 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.164 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.273 sec.
Execute   create_clock -period 6 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 6 -name default 
Execute   source ./wr_data_dir_adv/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./wr_data_dir_adv/solution1/directives.tcl
Execute     set_directive_top -name wr_data_dir_adv wr_data_dir_adv 
INFO: [HLS 200-1510] Running: set_directive_top -name wr_data_dir_adv wr_data_dir_adv 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.024 GB.
Execute       set_directive_top wr_data_dir_adv -name=wr_data_dir_adv 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file '../hls_src/wr_data_dir_adv.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../hls_src/wr_data_dir_adv.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang ../hls_src/wr_data_dir_adv.cpp -foptimization-record-file=D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.cpp.clang.out.log 2> D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.5 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/clang.out.log 2> D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/.systemc_flag -fix-errors D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.799 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/all.directive.json -fix-errors D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.5 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.575 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.pp.0.cpp.clang.out.log 2> D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.636 seconds; current allocated memory: 1.026 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.0.bc -args  "D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.g.bc -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.0.bc > D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.1.lower.bc -args D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.1.lower.bc > D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.2.m1.bc -args D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.2.m1.bc > D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 2.422 sec.
Execute       run_link_or_opt -opt -out D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=wr_data_dir_adv -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=wr_data_dir_adv -reflow-float-conversion -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.3.fpc.bc > D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 1.088 sec.
Execute       run_link_or_opt -out D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.4.m2.bc -args D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.4.m2.bc > D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=wr_data_dir_adv 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=wr_data_dir_adv -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.5.gdce.bc > D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=wr_data_dir_adv -mllvm -hls-db-dir -mllvm D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=6 -x ir D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.out.log 2> D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 's_dir' (../hls_src/wr_data_dir_adv.cpp:33:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 's_data' (../hls_src/wr_data_dir_adv.cpp:33:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.512 seconds; current allocated memory: 1.028 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.028 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top wr_data_dir_adv -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.0.bc -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.032 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.1.bc -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.2.prechk.bc -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.034 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.1.bc to D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.o.1.bc -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.o.1.tmp.bc -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../hls_src/wr_data_dir_adv.cpp:64:11) to (../hls_src/wr_data_dir_adv.cpp:89:7) in function 'wr_data_dir_adv'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.055 GB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.o.2.bc -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.055 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.366 sec.
Command     elaborate done; 12.557 sec.
Execute     ap_eval exec zip -j D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.138 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'wr_data_dir_adv' ...
Execute       ap_set_top_model wr_data_dir_adv 
Execute       get_model_list wr_data_dir_adv -filter all-wo-channel -topdown 
Execute       preproc_iomode -model wr_data_dir_adv 
Execute       get_model_list wr_data_dir_adv -filter all-wo-channel 
INFO-FLOW: Model list for configure: wr_data_dir_adv
INFO-FLOW: Configuring Module : wr_data_dir_adv ...
Execute       set_default_model wr_data_dir_adv 
Execute       apply_spec_resource_limit wr_data_dir_adv 
INFO-FLOW: Model list for preprocess: wr_data_dir_adv
INFO-FLOW: Preprocessing Module: wr_data_dir_adv ...
Execute       set_default_model wr_data_dir_adv 
Execute       cdfg_preprocess -model wr_data_dir_adv 
Execute       rtl_gen_preprocess wr_data_dir_adv 
INFO-FLOW: Model list for synthesis: wr_data_dir_adv
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wr_data_dir_adv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model wr_data_dir_adv 
Execute       schedule -model wr_data_dir_adv 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln76) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'wr_data_dir_adv'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, function 'wr_data_dir_adv'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.193 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.406 seconds; current allocated memory: 1.055 GB.
Execute       syn_report -verbosereport -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.sched.adb -f 
INFO-FLOW: Finish scheduling wr_data_dir_adv.
Execute       set_default_model wr_data_dir_adv 
Execute       bind -model wr_data_dir_adv 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.055 GB.
Execute       syn_report -verbosereport -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.bind.adb -f 
INFO-FLOW: Finish binding wr_data_dir_adv.
Execute       get_model_list wr_data_dir_adv -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess wr_data_dir_adv 
INFO-FLOW: Model list for RTL generation: wr_data_dir_adv
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wr_data_dir_adv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model wr_data_dir_adv -top_prefix  -sub_prefix wr_data_dir_adv_ -mg_file D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'wr_data_dir_adv/strm_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'wr_data_dir_adv/strm_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'wr_data_dir_adv/strm_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'wr_data_dir_adv/strm_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'wr_data_dir_adv/strm_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'wr_data_dir_adv/strm_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'wr_data_dir_adv/strm_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'wr_data_dir_adv/s_dir' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'wr_data_dir_adv/s_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'wr_data_dir_adv/base_addr_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wr_data_dir_adv/base_addr_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wr_data_dir_adv/base_addr_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wr_data_dir_adv/base_addr_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wr_data_dir_adv/frame_ptr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wr_data_dir_adv/width_img' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wr_data_dir_adv/total_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wr_data_dir_adv/completed' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'completed' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'wr_data_dir_adv/processed_elem' to 's_axilite & ap_ovld' (last_write_notify).
INFO: [RTGEN 206-500] Setting interface mode on function 'wr_data_dir_adv' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'numWrites' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_frame' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'wr_data_dir_adv' pipeline 'wr_data_dir_adv' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Bundling port 'base_addr_0', 'base_addr_1', 'base_addr_2', 'base_addr_3', 'width_img', 'total_size' and 'processed_elem' to AXI-Lite port Axi_lite.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_12ns_11ns_11ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'wr_data_dir_adv'.
Command       create_rtl_model done; 0.505 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.612 seconds; current allocated memory: 1.057 GB.
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.rtl_wrap.cfg.tcl 
Execute       gen_rtl wr_data_dir_adv -istop -style xilinx -f -lang vhdl -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/syn/vhdl/wr_data_dir_adv 
Command       gen_rtl done; 0.238 sec.
Execute       gen_rtl wr_data_dir_adv -istop -style xilinx -f -lang vlog -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/syn/verilog/wr_data_dir_adv 
Command       gen_rtl done; 0.106 sec.
Execute       syn_report -csynth -model wr_data_dir_adv -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/syn/report/wr_data_dir_adv_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Command       syn_report done; 0.108 sec.
Execute       syn_report -rtlxml -model wr_data_dir_adv -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/syn/report/wr_data_dir_adv_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model wr_data_dir_adv -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Command       syn_report done; 0.129 sec.
Execute       db_write -model wr_data_dir_adv -f -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.adb 
Command       db_write done; 0.112 sec.
Execute       db_write -model wr_data_dir_adv -bindview -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info wr_data_dir_adv -p D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv 
Execute       export_constraint_db -f -tool general -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.constraint.tcl 
Execute       syn_report -designview -model wr_data_dir_adv -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.design.xml 
Command       syn_report done; 0.187 sec.
Execute       syn_report -csynthDesign -model wr_data_dir_adv -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/syn/report/csynth.rpt -MHOut D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -wcfg -model wr_data_dir_adv -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model wr_data_dir_adv -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.protoinst 
Execute       sc_get_clocks wr_data_dir_adv 
Execute       sc_get_portdomain wr_data_dir_adv 
INFO-FLOW: Model list for RTL component generation: wr_data_dir_adv
INFO-FLOW: Handling components in module [wr_data_dir_adv] ... 
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.compgen.tcl 
INFO-FLOW: Found component wr_data_dir_adv_mac_muladd_12ns_11ns_11ns_22_4_1.
INFO-FLOW: Append model wr_data_dir_adv_mac_muladd_12ns_11ns_11ns_22_4_1
INFO-FLOW: Found component wr_data_dir_adv_Axi_lite_s_axi.
INFO-FLOW: Append model wr_data_dir_adv_Axi_lite_s_axi
INFO-FLOW: Found component wr_data_dir_adv_regslice_both.
INFO-FLOW: Append model wr_data_dir_adv_regslice_both
INFO-FLOW: Found component wr_data_dir_adv_regslice_both.
INFO-FLOW: Append model wr_data_dir_adv_regslice_both
INFO-FLOW: Found component wr_data_dir_adv_regslice_both.
INFO-FLOW: Append model wr_data_dir_adv_regslice_both
INFO-FLOW: Found component wr_data_dir_adv_regslice_both.
INFO-FLOW: Append model wr_data_dir_adv_regslice_both
INFO-FLOW: Found component wr_data_dir_adv_regslice_both.
INFO-FLOW: Append model wr_data_dir_adv_regslice_both
INFO-FLOW: Found component wr_data_dir_adv_regslice_both.
INFO-FLOW: Append model wr_data_dir_adv_regslice_both
INFO-FLOW: Found component wr_data_dir_adv_regslice_both.
INFO-FLOW: Append model wr_data_dir_adv_regslice_both
INFO-FLOW: Found component wr_data_dir_adv_regslice_both.
INFO-FLOW: Append model wr_data_dir_adv_regslice_both
INFO-FLOW: Found component wr_data_dir_adv_regslice_both.
INFO-FLOW: Append model wr_data_dir_adv_regslice_both
INFO-FLOW: Append model wr_data_dir_adv
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: wr_data_dir_adv_mac_muladd_12ns_11ns_11ns_22_4_1 wr_data_dir_adv_Axi_lite_s_axi wr_data_dir_adv_regslice_both wr_data_dir_adv_regslice_both wr_data_dir_adv_regslice_both wr_data_dir_adv_regslice_both wr_data_dir_adv_regslice_both wr_data_dir_adv_regslice_both wr_data_dir_adv_regslice_both wr_data_dir_adv_regslice_both wr_data_dir_adv_regslice_both wr_data_dir_adv
INFO-FLOW: Generating D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model wr_data_dir_adv_mac_muladd_12ns_11ns_11ns_22_4_1
INFO-FLOW: To file: write model wr_data_dir_adv_Axi_lite_s_axi
INFO-FLOW: To file: write model wr_data_dir_adv_regslice_both
INFO-FLOW: To file: write model wr_data_dir_adv_regslice_both
INFO-FLOW: To file: write model wr_data_dir_adv_regslice_both
INFO-FLOW: To file: write model wr_data_dir_adv_regslice_both
INFO-FLOW: To file: write model wr_data_dir_adv_regslice_both
INFO-FLOW: To file: write model wr_data_dir_adv_regslice_both
INFO-FLOW: To file: write model wr_data_dir_adv_regslice_both
INFO-FLOW: To file: write model wr_data_dir_adv_regslice_both
INFO-FLOW: To file: write model wr_data_dir_adv_regslice_both
INFO-FLOW: To file: write model wr_data_dir_adv
INFO-FLOW: Generating D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.115 sec.
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.159 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=6.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/vhdl' dstVlogDir='D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/vlog' tclDir='D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db' modelList='wr_data_dir_adv_mac_muladd_12ns_11ns_11ns_22_4_1
wr_data_dir_adv_Axi_lite_s_axi
wr_data_dir_adv_regslice_both
wr_data_dir_adv_regslice_both
wr_data_dir_adv_regslice_both
wr_data_dir_adv_regslice_both
wr_data_dir_adv_regslice_both
wr_data_dir_adv_regslice_both
wr_data_dir_adv_regslice_both
wr_data_dir_adv_regslice_both
wr_data_dir_adv_regslice_both
wr_data_dir_adv
' expOnly='0'
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         source ./Axi_lite.slave.tcl 
Command       ap_source done; 0.28 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.74 seconds; current allocated memory: 1.063 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='wr_data_dir_adv_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='wr_data_dir_adv_mac_muladd_12ns_11ns_11ns_22_4_1
wr_data_dir_adv_Axi_lite_s_axi
wr_data_dir_adv_regslice_both
wr_data_dir_adv_regslice_both
wr_data_dir_adv_regslice_both
wr_data_dir_adv_regslice_both
wr_data_dir_adv_regslice_both
wr_data_dir_adv_regslice_both
wr_data_dir_adv_regslice_both
wr_data_dir_adv_regslice_both
wr_data_dir_adv_regslice_both
wr_data_dir_adv
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/top-io-be.tcl 
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.tbgen.tcl 
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.compgen.dataonly.tcl 
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.compgen.dataonly.tcl 
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.rtl_wrap.cfg.tcl 
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.compgen.dataonly.tcl 
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.tbgen.tcl 
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.constraint.tcl 
Execute       sc_get_clocks wr_data_dir_adv 
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME Axi_lite_s_axi_U SOURCE {} VARIABLE {} MODULE wr_data_dir_adv LOOP {} BUNDLEDNAME Axi_lite DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST wr_data_dir_adv MODULE2INSTS {wr_data_dir_adv wr_data_dir_adv} INST2MODULE {wr_data_dir_adv wr_data_dir_adv} INSTDATA {wr_data_dir_adv {DEPTH 1 CHILDREN {}}} MODULEDATA {wr_data_dir_adv {BINDINFO {{BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12ns_11ns_11ns_22_4_1_U1 SOURCE ../hls_src/wr_data_dir_adv.cpp:76 VARIABLE mul_ln76 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12ns_11ns_11ns_22_4_1_U1 SOURCE ../hls_src/wr_data_dir_adv.cpp:76 VARIABLE add_ln76 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_308_p2 SOURCE ../hls_src/wr_data_dir_adv.cpp:87 VARIABLE add_ln87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_fu_465_p2 SOURCE ../hls_src/wr_data_dir_adv.cpp:90 VARIABLE add_ln90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.963 seconds; current allocated memory: 1.069 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for wr_data_dir_adv.
INFO: [VLOG 209-307] Generating Verilog RTL for wr_data_dir_adv.
Execute       syn_report -model wr_data_dir_adv -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 241.55 MHz
Command     autosyn done; 3.88 sec.
Command   csynth_design done; 16.721 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 16.721 seconds; current allocated memory: 46.328 MB.
Command ap_source done; 25.002 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1 opened at Sat Sep 02 13:37:17 +0200 2023
Execute     ap_set_clock -name default -period 6 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6ns.
Execute     set_part xc7z020-clg484-1 
Execute       create_platform xc7z020-clg484-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 6.776 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.113 sec.
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.154 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 6.99 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 7.168 sec.
Execute   set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
Execute     create_platform xc7z020-clg484-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.137 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.243 sec.
Execute   create_clock -period 6 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 6 -name default 
Execute   source ./wr_data_dir_adv/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./wr_data_dir_adv/solution1/directives.tcl
Execute     set_directive_top -name wr_data_dir_adv wr_data_dir_adv 
INFO: [HLS 200-1510] Running: set_directive_top -name wr_data_dir_adv wr_data_dir_adv 
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.102 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.137 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=6.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=wr_data_dir_adv xml_exists=0
Execute     source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.rtl_wrap.cfg.tcl 
Execute     source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.rtl_wrap.cfg.tcl 
Execute     source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.rtl_wrap.cfg.tcl 
Execute     source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.tbgen.tcl 
Execute     source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.tbgen.tcl 
Execute     source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to wr_data_dir_adv
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=18
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=12 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='wr_data_dir_adv_mac_muladd_12ns_11ns_11ns_22_4_1
wr_data_dir_adv_Axi_lite_s_axi
wr_data_dir_adv_regslice_both
wr_data_dir_adv_regslice_both
wr_data_dir_adv_regslice_both
wr_data_dir_adv_regslice_both
wr_data_dir_adv_regslice_both
wr_data_dir_adv_regslice_both
wr_data_dir_adv_regslice_both
wr_data_dir_adv_regslice_both
wr_data_dir_adv_regslice_both
wr_data_dir_adv
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/top-io-be.tcl 
Execute     source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.tbgen.tcl 
Execute     source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.compgen.dataonly.tcl 
Execute     source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.compgen.dataonly.tcl 
Execute     source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.rtl_wrap.cfg.tcl 
Execute     source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.compgen.dataonly.tcl 
Execute     source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.tbgen.tcl 
Execute     source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.constraint.tcl 
Execute     sc_get_clocks wr_data_dir_adv 
Execute     source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to wr_data_dir_adv
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.tbgen.tcl 
Execute     source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.compgen.dataonly.tcl 
Execute     source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.compgen.dataonly.tcl 
Execute     source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.tbgen.tcl 
Execute     source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.tbgen.tcl 
Execute     source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.tbgen.tcl 
Execute     source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.tbgen.tcl 
Execute     source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=wr_data_dir_adv
Execute     source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.rtl_wrap.cfg.tcl 
Execute     source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.rtl_wrap.cfg.tcl 
Execute     source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.rtl_wrap.cfg.tcl 
Execute     source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.tbgen.tcl 
Execute     source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.tbgen.tcl 
Execute     source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.constraint.tcl 
Execute     source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.102 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.143 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/impl/ip/pack.bat
Execute     send_msg_by_id INFO @200-802@%s wr_data_dir_adv/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file wr_data_dir_adv/solution1/impl/export.zip
Command   export_design done; 32.58 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 32.58 seconds; current allocated memory: 7.703 MB.
Command ap_source done; 40.053 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1 opened at Sat Sep 02 15:29:56 +0200 2023
Execute       ap_set_clock -name default -period 6 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6ns.
Execute       set_part xc7z020-clg484-1 
Execute         create_platform xc7z020-clg484-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command         create_platform done; 6.616 sec.
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.107 sec.
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.147 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 6.821 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute       config_export -format=ip_catalog 
Execute       send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute       config_export -rtl=verilog 
Command     open_solution done; 7.029 sec.
Execute     set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
Execute       create_platform xc7z020clg484-1 -board  
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.135 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.247 sec.
Execute     create_clock -period 6 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 6 -name default 
Execute     config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.026 GB.
Execute         set_directive_top wr_data_dir_adv -name=wr_data_dir_adv 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file '../hls_src/wr_data_dir_adv.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../hls_src/wr_data_dir_adv.cpp as C++
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang ../hls_src/wr_data_dir_adv.cpp -foptimization-record-file=D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.cpp.clang.out.log 2> D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/clang.out.log 2> D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/.systemc_flag -fix-errors D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.697 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/all.directive.json -fix-errors D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.246 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 1.606 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.pp.0.cpp.clang.out.log 2> D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.251 seconds; current allocated memory: 1.028 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.0.bc -args  "D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.g.bc -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.0.bc > D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.1.lower.bc -args D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.1.lower.bc > D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.2.m1.bc -args D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.2.m1.bc > D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 2.238 sec.
Execute         run_link_or_opt -opt -out D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=wr_data_dir_adv -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=wr_data_dir_adv -reflow-float-conversion -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.3.fpc.bc > D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 1.123 sec.
Execute         run_link_or_opt -out D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.4.m2.bc -args D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.4.m2.bc > D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=wr_data_dir_adv 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=wr_data_dir_adv -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.5.gdce.bc > D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=wr_data_dir_adv -mllvm -hls-db-dir -mllvm D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=6 -x ir D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.out.log 2> D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 's_dir' (../hls_src/wr_data_dir_adv.cpp:33:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 's_data' (../hls_src/wr_data_dir_adv.cpp:33:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.378 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.029 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top wr_data_dir_adv -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.0.bc -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.033 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.1.bc -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.2.prechk.bc -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.035 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.g.1.bc to D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.o.1.bc -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.o.1.tmp.bc -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../hls_src/wr_data_dir_adv.cpp:64:11) to (../hls_src/wr_data_dir_adv.cpp:89:7) in function 'wr_data_dir_adv'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.056 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.o.2.bc -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute             auto_get_db
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.056 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.372 sec.
Command       elaborate done; 12.045 sec.
Execute       ap_eval exec zip -j D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.158 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'wr_data_dir_adv' ...
Execute         ap_set_top_model wr_data_dir_adv 
Execute         get_model_list wr_data_dir_adv -filter all-wo-channel -topdown 
Execute         preproc_iomode -model wr_data_dir_adv 
Execute         get_model_list wr_data_dir_adv -filter all-wo-channel 
INFO-FLOW: Model list for configure: wr_data_dir_adv
INFO-FLOW: Configuring Module : wr_data_dir_adv ...
Execute         set_default_model wr_data_dir_adv 
Execute         apply_spec_resource_limit wr_data_dir_adv 
INFO-FLOW: Model list for preprocess: wr_data_dir_adv
INFO-FLOW: Preprocessing Module: wr_data_dir_adv ...
Execute         set_default_model wr_data_dir_adv 
Execute         cdfg_preprocess -model wr_data_dir_adv 
Execute         rtl_gen_preprocess wr_data_dir_adv 
INFO-FLOW: Model list for synthesis: wr_data_dir_adv
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wr_data_dir_adv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model wr_data_dir_adv 
Execute         schedule -model wr_data_dir_adv 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln76) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'wr_data_dir_adv'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, function 'wr_data_dir_adv'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.206 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.442 seconds; current allocated memory: 1.056 GB.
Execute         syn_report -verbosereport -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.sched.adb -f 
INFO-FLOW: Finish scheduling wr_data_dir_adv.
Execute         set_default_model wr_data_dir_adv 
Execute         bind -model wr_data_dir_adv 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.056 GB.
Execute         syn_report -verbosereport -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.bind.adb -f 
INFO-FLOW: Finish binding wr_data_dir_adv.
Execute         get_model_list wr_data_dir_adv -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess wr_data_dir_adv 
INFO-FLOW: Model list for RTL generation: wr_data_dir_adv
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wr_data_dir_adv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model wr_data_dir_adv -top_prefix  -sub_prefix wr_data_dir_adv_ -mg_file D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'wr_data_dir_adv/strm_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'wr_data_dir_adv/strm_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'wr_data_dir_adv/strm_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'wr_data_dir_adv/strm_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'wr_data_dir_adv/strm_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'wr_data_dir_adv/strm_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'wr_data_dir_adv/strm_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'wr_data_dir_adv/s_dir' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'wr_data_dir_adv/s_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'wr_data_dir_adv/base_addr_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wr_data_dir_adv/base_addr_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wr_data_dir_adv/base_addr_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wr_data_dir_adv/base_addr_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wr_data_dir_adv/frame_ptr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wr_data_dir_adv/width_img' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wr_data_dir_adv/total_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wr_data_dir_adv/completed' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'completed' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'wr_data_dir_adv/processed_elem' to 's_axilite & ap_ovld' (last_write_notify).
INFO: [RTGEN 206-500] Setting interface mode on function 'wr_data_dir_adv' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'numWrites' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_frame' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'wr_data_dir_adv' pipeline 'wr_data_dir_adv' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Bundling port 'base_addr_0', 'base_addr_1', 'base_addr_2', 'base_addr_3', 'width_img', 'total_size' and 'processed_elem' to AXI-Lite port Axi_lite.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_12ns_11ns_11ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'wr_data_dir_adv'.
Command         create_rtl_model done; 0.476 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.576 seconds; current allocated memory: 1.058 GB.
Execute         source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.rtl_wrap.cfg.tcl 
Execute         gen_rtl wr_data_dir_adv -istop -style xilinx -f -lang vhdl -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/syn/vhdl/wr_data_dir_adv 
Command         gen_rtl done; 0.152 sec.
Execute         gen_rtl wr_data_dir_adv -istop -style xilinx -f -lang vlog -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/syn/verilog/wr_data_dir_adv 
Execute         syn_report -csynth -model wr_data_dir_adv -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/syn/report/wr_data_dir_adv_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model wr_data_dir_adv -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/syn/report/wr_data_dir_adv_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model wr_data_dir_adv -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Command         syn_report done; 0.107 sec.
Execute         db_write -model wr_data_dir_adv -f -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.adb 
Execute         db_write -model wr_data_dir_adv -bindview -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info wr_data_dir_adv -p D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv 
Execute         export_constraint_db -f -tool general -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.constraint.tcl 
Execute         syn_report -designview -model wr_data_dir_adv -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.design.xml 
Command         syn_report done; 0.153 sec.
Execute         syn_report -csynthDesign -model wr_data_dir_adv -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/syn/report/csynth.rpt -MHOut D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -wcfg -model wr_data_dir_adv -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model wr_data_dir_adv -o D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.protoinst 
Execute         sc_get_clocks wr_data_dir_adv 
Execute         sc_get_portdomain wr_data_dir_adv 
INFO-FLOW: Model list for RTL component generation: wr_data_dir_adv
INFO-FLOW: Handling components in module [wr_data_dir_adv] ... 
Execute         source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.compgen.tcl 
INFO-FLOW: Found component wr_data_dir_adv_mac_muladd_12ns_11ns_11ns_22_4_1.
INFO-FLOW: Append model wr_data_dir_adv_mac_muladd_12ns_11ns_11ns_22_4_1
INFO-FLOW: Found component wr_data_dir_adv_Axi_lite_s_axi.
INFO-FLOW: Append model wr_data_dir_adv_Axi_lite_s_axi
INFO-FLOW: Found component wr_data_dir_adv_regslice_both.
INFO-FLOW: Append model wr_data_dir_adv_regslice_both
INFO-FLOW: Found component wr_data_dir_adv_regslice_both.
INFO-FLOW: Append model wr_data_dir_adv_regslice_both
INFO-FLOW: Found component wr_data_dir_adv_regslice_both.
INFO-FLOW: Append model wr_data_dir_adv_regslice_both
INFO-FLOW: Found component wr_data_dir_adv_regslice_both.
INFO-FLOW: Append model wr_data_dir_adv_regslice_both
INFO-FLOW: Found component wr_data_dir_adv_regslice_both.
INFO-FLOW: Append model wr_data_dir_adv_regslice_both
INFO-FLOW: Found component wr_data_dir_adv_regslice_both.
INFO-FLOW: Append model wr_data_dir_adv_regslice_both
INFO-FLOW: Found component wr_data_dir_adv_regslice_both.
INFO-FLOW: Append model wr_data_dir_adv_regslice_both
INFO-FLOW: Found component wr_data_dir_adv_regslice_both.
INFO-FLOW: Append model wr_data_dir_adv_regslice_both
INFO-FLOW: Found component wr_data_dir_adv_regslice_both.
INFO-FLOW: Append model wr_data_dir_adv_regslice_both
INFO-FLOW: Append model wr_data_dir_adv
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: wr_data_dir_adv_mac_muladd_12ns_11ns_11ns_22_4_1 wr_data_dir_adv_Axi_lite_s_axi wr_data_dir_adv_regslice_both wr_data_dir_adv_regslice_both wr_data_dir_adv_regslice_both wr_data_dir_adv_regslice_both wr_data_dir_adv_regslice_both wr_data_dir_adv_regslice_both wr_data_dir_adv_regslice_both wr_data_dir_adv_regslice_both wr_data_dir_adv_regslice_both wr_data_dir_adv
INFO-FLOW: Generating D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model wr_data_dir_adv_mac_muladd_12ns_11ns_11ns_22_4_1
INFO-FLOW: To file: write model wr_data_dir_adv_Axi_lite_s_axi
INFO-FLOW: To file: write model wr_data_dir_adv_regslice_both
INFO-FLOW: To file: write model wr_data_dir_adv_regslice_both
INFO-FLOW: To file: write model wr_data_dir_adv_regslice_both
INFO-FLOW: To file: write model wr_data_dir_adv_regslice_both
INFO-FLOW: To file: write model wr_data_dir_adv_regslice_both
INFO-FLOW: To file: write model wr_data_dir_adv_regslice_both
INFO-FLOW: To file: write model wr_data_dir_adv_regslice_both
INFO-FLOW: To file: write model wr_data_dir_adv_regslice_both
INFO-FLOW: To file: write model wr_data_dir_adv_regslice_both
INFO-FLOW: To file: write model wr_data_dir_adv
INFO-FLOW: Generating D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/global.setting.tcl
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute         source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/global.setting.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.137 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=6.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/vhdl' dstVlogDir='D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/vlog' tclDir='D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db' modelList='wr_data_dir_adv_mac_muladd_12ns_11ns_11ns_22_4_1
wr_data_dir_adv_Axi_lite_s_axi
wr_data_dir_adv_regslice_both
wr_data_dir_adv_regslice_both
wr_data_dir_adv_regslice_both
wr_data_dir_adv_regslice_both
wr_data_dir_adv_regslice_both
wr_data_dir_adv_regslice_both
wr_data_dir_adv_regslice_both
wr_data_dir_adv_regslice_both
wr_data_dir_adv_regslice_both
wr_data_dir_adv
' expOnly='0'
Execute         source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           source ./Axi_lite.slave.tcl 
Command         ap_source done; 0.268 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.42 seconds; current allocated memory: 1.065 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='wr_data_dir_adv_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.4 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='wr_data_dir_adv_mac_muladd_12ns_11ns_11ns_22_4_1
wr_data_dir_adv_Axi_lite_s_axi
wr_data_dir_adv_regslice_both
wr_data_dir_adv_regslice_both
wr_data_dir_adv_regslice_both
wr_data_dir_adv_regslice_both
wr_data_dir_adv_regslice_both
wr_data_dir_adv_regslice_both
wr_data_dir_adv_regslice_both
wr_data_dir_adv_regslice_both
wr_data_dir_adv_regslice_both
wr_data_dir_adv
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/top-io-be.tcl 
Execute         source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.tbgen.tcl 
Execute         source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.compgen.dataonly.tcl 
Execute         source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.compgen.dataonly.tcl 
Execute         source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.rtl_wrap.cfg.tcl 
Execute         source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.compgen.dataonly.tcl 
Execute         source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.tbgen.tcl 
Execute         source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.constraint.tcl 
Execute         sc_get_clocks wr_data_dir_adv 
Execute         source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME Axi_lite_s_axi_U SOURCE {} VARIABLE {} MODULE wr_data_dir_adv LOOP {} BUNDLEDNAME Axi_lite DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST wr_data_dir_adv MODULE2INSTS {wr_data_dir_adv wr_data_dir_adv} INST2MODULE {wr_data_dir_adv wr_data_dir_adv} INSTDATA {wr_data_dir_adv {DEPTH 1 CHILDREN {}}} MODULEDATA {wr_data_dir_adv {BINDINFO {{BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12ns_11ns_11ns_22_4_1_U1 SOURCE ../hls_src/wr_data_dir_adv.cpp:76 VARIABLE mul_ln76 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12ns_11ns_11ns_22_4_1_U1 SOURCE ../hls_src/wr_data_dir_adv.cpp:76 VARIABLE add_ln76 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_308_p2 SOURCE ../hls_src/wr_data_dir_adv.cpp:87 VARIABLE add_ln87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_fu_465_p2 SOURCE ../hls_src/wr_data_dir_adv.cpp:90 VARIABLE add_ln90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.142 seconds; current allocated memory: 1.071 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for wr_data_dir_adv.
INFO: [VLOG 209-307] Generating Verilog RTL for wr_data_dir_adv.
Execute         syn_report -model wr_data_dir_adv -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 241.55 MHz
Command       autosyn done; 3.753 sec.
Command     csynth_design done; 16.104 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 16.104 seconds; current allocated memory: 45.879 MB.
Execute     export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute       config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.115 sec.
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.166 sec.
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=wr_data_dir_adv xml_exists=1
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.rtl_wrap.cfg.tcl 
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.rtl_wrap.cfg.tcl 
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.rtl_wrap.cfg.tcl 
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.tbgen.tcl 
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.tbgen.tcl 
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to wr_data_dir_adv
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=18
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=12 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='wr_data_dir_adv_mac_muladd_12ns_11ns_11ns_22_4_1
wr_data_dir_adv_Axi_lite_s_axi
wr_data_dir_adv_regslice_both
wr_data_dir_adv_regslice_both
wr_data_dir_adv_regslice_both
wr_data_dir_adv_regslice_both
wr_data_dir_adv_regslice_both
wr_data_dir_adv_regslice_both
wr_data_dir_adv_regslice_both
wr_data_dir_adv_regslice_both
wr_data_dir_adv_regslice_both
wr_data_dir_adv
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/top-io-be.tcl 
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.tbgen.tcl 
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.compgen.dataonly.tcl 
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.compgen.dataonly.tcl 
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.rtl_wrap.cfg.tcl 
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.compgen.dataonly.tcl 
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.tbgen.tcl 
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.constraint.tcl 
Execute       sc_get_clocks wr_data_dir_adv 
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to wr_data_dir_adv
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.tbgen.tcl 
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.compgen.dataonly.tcl 
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.compgen.dataonly.tcl 
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.tbgen.tcl 
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.tbgen.tcl 
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.tbgen.tcl 
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.tbgen.tcl 
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=wr_data_dir_adv
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.rtl_wrap.cfg.tcl 
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.rtl_wrap.cfg.tcl 
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.rtl_wrap.cfg.tcl 
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.tbgen.tcl 
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.tbgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.tbgen.tcl 
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.constraint.tcl 
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/wr_data_dir_adv.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.131 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success D:/ITCL_video/movDataZynq/prj_hls/wr_data_dir_adv/solution1/impl/ip/pack.bat
Execute       send_msg_by_id INFO @200-802@%s wr_data_dir_adv/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file wr_data_dir_adv/solution1/impl/export.zip
Command     export_design done; 26.438 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 26.438 seconds; current allocated memory: 5.973 MB.
Execute     cleanup_all 
