Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Feb 22 05:08:52 2019
| Host         : H370HD3 running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_control_sets -verbose -file top_zedboard_control_sets_placed.rpt
| Design       : top_zedboard
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    66 |
| Unused register locations in slices containing registers |   183 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            4 |
|      2 |            3 |
|      3 |            3 |
|      4 |            3 |
|      5 |            2 |
|      6 |            2 |
|      7 |            1 |
|      8 |            2 |
|      9 |            2 |
|     10 |            2 |
|     13 |            1 |
|     14 |            1 |
|    16+ |           40 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            3 |
| No           | No                    | Yes                    |               6 |            3 |
| No           | Yes                   | No                     |               7 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            1455 |          579 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------------------+------------------------------------------------+------------------+----------------+
|  Clock Signal  |                         Enable Signal                        |                Set/Reset Signal                | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------------------------------+------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                                              | u_top_core/u_top_fetch/rst_n_reg               |                1 |              1 |
|  clk_IBUF_BUFG |                                                              | u_top_core/u_top_memoryaccess/rst_n_reg        |                1 |              1 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/selx10                            | u_top_core/u_register_file/x30/rst_n_reg       |                1 |              1 |
|  clk_IBUF_BUFG | u_top_core/u_statemachine/phase_writeback                    | u_top_core/u_top_memoryaccess/rst_n_reg        |                1 |              1 |
|  clk_IBUF_BUFG | u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[0]_4[0] | u_top_core/u_register_file/x23/rst_n_reg       |                2 |              2 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/selx10                            | u_top_core/u_register_file/x8/rst_n_reg        |                1 |              2 |
|  clk_IBUF_BUFG | u_top_core/u_statemachine/FSM_onehot_current_reg[3]_0[0]     | u_top_core/u_register_file/x30/rst_n_reg       |                1 |              2 |
|  clk_IBUF_BUFG | u_top_core/u_statemachine/FSM_onehot_current_reg[1]_0[0]     | u_top_core/u_register_file/x30/rst_n_reg       |                1 |              3 |
|  clk_IBUF_BUFG | u_top_core/u_statemachine/FSM_onehot_current_reg[1]_0[0]     | u_top_core/u_top_execute/rst_n_reg             |                2 |              3 |
|  clk_IBUF_BUFG | u_top_core/u_statemachine/FSM_onehot_current_reg[2]_0[0]     | u_top_core/u_top_execute/rst_n_reg             |                1 |              3 |
|  clk_IBUF_BUFG |                                                              | u_top_core/u_top_execute/rst_n_reg             |                1 |              4 |
|  clk_IBUF_BUFG | u_top_core/u_statemachine/FSM_onehot_current_reg[3]_0[0]     | u_top_core/u_top_execute/rst_n_reg             |                2 |              4 |
|  clk_IBUF_BUFG | u_top_core/u_statemachine/FSM_onehot_current_reg[2]_0[0]     | u_top_core/u_register_file/x30/rst_n_reg       |                2 |              4 |
|  clk_IBUF_BUFG | u_top_core/u_statemachine/E[0]                               | u_top_core/u_top_fetch/rst_n_reg               |                1 |              5 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/selx16                            | u_top_core/u_register_file/x22/rst_n_reg       |                3 |              5 |
|  clk_IBUF_BUFG |                                                              |                                                |                3 |              6 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/selx15                            | u_top_core/u_register_file/x9/rst_n_reg        |                6 |              6 |
|  clk_IBUF_BUFG |                                                              | cnt[7]_i_1_n_0                                 |                2 |              7 |
|  clk_IBUF_BUFG | u_top_core/u_statemachine/FSM_onehot_current_reg[2]_0[0]     | u_top_core/u_top_memoryaccess/rst_n_reg        |                4 |              8 |
|  clk_IBUF_BUFG | u_top_core/u_statemachine/FSM_onehot_current_reg[1]_0[0]     | u_top_core/u_instruction_decode/u_o1/rst_n_reg |                2 |              8 |
|  clk_IBUF_BUFG | u_top_core/u_statemachine/FSM_onehot_current_reg[1]_0[0]     | u_top_core/u_top_memoryaccess/rst_n_reg        |                3 |              9 |
|  clk_IBUF_BUFG | u_top_core/u_statemachine/FSM_onehot_current_reg[3]_0[0]     | u_top_core/u_instruction_decode/u_o1/rst_n_reg |                2 |              9 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/selx2                             | u_top_core/u_register_file/x1/rst_n_reg        |                5 |             10 |
|  clk_IBUF_BUFG | u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[0]_2[0] | u_top_core/u_register_file/x31/rst_n_reg       |                5 |             10 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/selx24                            | u_top_core/u_register_file/x30/rst_n_reg       |                6 |             13 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/selx7                             | u_top_core/u_register_file/x1/rst_n_reg        |                8 |             14 |
|  clk_IBUF_BUFG | u_top_core/u_statemachine/FSM_onehot_current_reg[2]_0[0]     | u_top_core/u_top_fetch/rst_n_reg               |                6 |             18 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/selx7                             | u_top_core/u_register_file/x9/rst_n_reg        |               10 |             18 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/selx24                            | u_top_core/u_register_file/x22/rst_n_reg       |                3 |             19 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/selx2                             | u_top_core/u_register_file/x8/rst_n_reg        |                7 |             22 |
|  clk_IBUF_BUFG | u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[0]_2[0] | u_top_core/u_register_file/x23/rst_n_reg       |                7 |             22 |
|  clk_IBUF_BUFG | u_top_core/u_statemachine/FSM_onehot_current_reg[3]_0[0]     | u_top_core/u_top_fetch/rst_n_reg               |               12 |             25 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/selx15                            | u_top_core/u_register_file/x17/rst_n_reg       |                7 |             26 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/selx16                            | u_top_core/u_register_file/x14/rst_n_reg       |               13 |             27 |
|  clk_IBUF_BUFG | u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[0]_4[0] | u_top_core/u_register_file/x17/rst_n_reg       |               11 |             30 |
|  clk_IBUF_BUFG | u_top_core/u_statemachine/phase_writeback                    | u_top_core/u_top_fetch/rst_n_reg               |               10 |             31 |
|  clk_IBUF_BUFG | u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[0]_1[0] | u_top_core/u_register_file/x9/rst_n_reg        |               18 |             32 |
|  clk_IBUF_BUFG | u_top_core/u_top_memoryaccess/E[0]                           | u_top_core/u_register_file/x1/rst_n_reg        |               11 |             32 |
|  clk_IBUF_BUFG | u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[0]_0[0] | u_top_core/u_register_file/x9/rst_n_reg        |                9 |             32 |
|  clk_IBUF_BUFG | u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[0]_3[0] | u_top_core/u_register_file/x23/rst_n_reg       |                7 |             32 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/selx11                            | u_top_core/u_register_file/x9/rst_n_reg        |               12 |             32 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/selx12                            | u_top_core/u_register_file/x14/rst_n_reg       |               14 |             32 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/selx14                            | u_top_core/u_register_file/x14/rst_n_reg       |               10 |             32 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/data[31]_i_1_n_0                  | u_top_core/u_register_file/x1/rst_n_reg        |               16 |             32 |
|  clk_IBUF_BUFG | u_top_core/u_top_memoryaccess/latch_memoryaccess_reg[0]_5[0] | u_top_core/u_register_file/x17/rst_n_reg       |               11 |             32 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/selx18                            | u_top_core/u_register_file/x22/rst_n_reg       |               11 |             32 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/selx28                            | u_top_core/u_register_file/x30/rst_n_reg       |               10 |             32 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/selx3                             | u_top_core/u_register_file/x1/rst_n_reg        |                9 |             32 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/selx19                            | u_top_core/u_register_file/x17/rst_n_reg       |               11 |             32 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/selx30                            | u_top_core/u_register_file/x30/rst_n_reg       |               18 |             32 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/selx20                            | u_top_core/u_register_file/x22/rst_n_reg       |               12 |             32 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/selx22                            | u_top_core/u_register_file/x22/rst_n_reg       |               17 |             32 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/selx31                            | u_top_core/u_register_file/x31/rst_n_reg       |               19 |             32 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/selx23                            | u_top_core/u_register_file/x23/rst_n_reg       |               19 |             32 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/selx4                             | u_top_core/u_register_file/x8/rst_n_reg        |               12 |             32 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/selx27                            | u_top_core/u_register_file/x23/rst_n_reg       |               12 |             32 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/selx8                             | u_top_core/u_register_file/x8/rst_n_reg        |               17 |             32 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/selx26                            | u_top_core/u_register_file/x30/rst_n_reg       |                9 |             32 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/selx6                             | u_top_core/u_register_file/x8/rst_n_reg        |               17 |             32 |
|  clk_IBUF_BUFG | u_top_core/u_statemachine/FSM_onehot_current_reg[3]_0[0]     | u_top_core/u_top_memoryaccess/rst_n_reg        |               19 |             33 |
|  clk_IBUF_BUFG | u_top_core/u_statemachine/FSM_onehot_current_reg[3]_0[0]     | u_top_core/u_register_file/x31/rst_n_reg       |               13 |             36 |
|  clk_IBUF_BUFG | u_top_core/u_register_file/selx10                            | u_top_core/u_register_file/x14/rst_n_reg       |               15 |             37 |
|  clk_IBUF_BUFG | u_top_core/u_statemachine/FSM_onehot_current_reg[1]_0[0]     | u_top_core/u_top_fetch/rst_n_reg               |                9 |             40 |
|  clk_IBUF_BUFG | u_top_core/u_statemachine/FSM_onehot_current_reg[2]_0[0]     | u_top_core/u_register_file/x31/rst_n_reg       |               23 |             42 |
|  clk_IBUF_BUFG | u_top_core/u_statemachine/E[0]                               | u_top_core/u_top_memoryaccess/rst_n_reg        |               18 |             68 |
|  clk_IBUF_BUFG | u_top_core/u_statemachine/FSM_onehot_current_reg[2]_0[0]     | u_top_core/u_instruction_decode/u_o1/rst_n_reg |               36 |            103 |
+----------------+--------------------------------------------------------------+------------------------------------------------+------------------+----------------+


